Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 21 15:15:05 2024
| Host         : LAPTOP-14CM3F3C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/disp_dat_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/disp_dat_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: segs_inst/divclk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[7]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: vgas_inst/vga_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 574 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.952        0.000                      0                  349        0.069        0.000                      0                  349        2.633        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          
  cpu_clk_cpuclk   {0.000 21.739}       43.478          23.000          
  uart_clk_cpuclk  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  
  cpu_clk_cpuclk        39.727        0.000                      0                   44        0.261        0.000                      0                   44       21.239        0.000                       0                    28  
  uart_clk_cpuclk       94.615        0.000                      0                  301        0.069        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  uart_clk_cpuclk    cpu_clk_cpuclk           0.952        0.000                      0                    4        0.279        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk1/inst/clk_in1
  To Clock:  clk1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   clk1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_cpuclk
  To Clock:  cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       39.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.727ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (cpu_clk_cpuclk rise@43.478ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.952ns (30.496%)  route 2.170ns (69.504%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.398ns = ( 40.080 - 43.478 ) 
    Source Clock Delay      (SCD):    -3.856ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.620    -3.856    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456    -3.400 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.875    -2.525    segs_inst/divclk_cnt[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.124    -2.401 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.300    -2.102    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124    -1.978 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.159    -1.819    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.124    -1.695 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172    -1.523    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.124    -1.399 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.664    -0.735    segs_inst/divclk_0
    SLICE_X59Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    44.659    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.579 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.502    40.080    segs_inst/cpu_clk
    SLICE_X59Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[17]/C
                         clock pessimism             -0.485    39.596    
                         clock uncertainty           -0.175    39.421    
    SLICE_X59Y65         FDRE (Setup_fdre_C_R)       -0.429    38.992    segs_inst/divclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                 39.727    

Slack (MET) :             39.727ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (cpu_clk_cpuclk rise@43.478ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.952ns (30.496%)  route 2.170ns (69.504%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.398ns = ( 40.080 - 43.478 ) 
    Source Clock Delay      (SCD):    -3.856ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.620    -3.856    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456    -3.400 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.875    -2.525    segs_inst/divclk_cnt[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.124    -2.401 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.300    -2.102    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124    -1.978 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.159    -1.819    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.124    -1.695 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172    -1.523    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.124    -1.399 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.664    -0.735    segs_inst/divclk_0
    SLICE_X59Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    44.659    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.579 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.502    40.080    segs_inst/cpu_clk
    SLICE_X59Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[18]/C
                         clock pessimism             -0.485    39.596    
                         clock uncertainty           -0.175    39.421    
    SLICE_X59Y65         FDRE (Setup_fdre_C_R)       -0.429    38.992    segs_inst/divclk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                 39.727    

Slack (MET) :             39.828ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (cpu_clk_cpuclk rise@43.478ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.952ns (31.497%)  route 2.070ns (68.503%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.396ns = ( 40.082 - 43.478 ) 
    Source Clock Delay      (SCD):    -3.856ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.620    -3.856    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456    -3.400 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.875    -2.525    segs_inst/divclk_cnt[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.124    -2.401 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.300    -2.102    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124    -1.978 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.159    -1.819    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.124    -1.695 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172    -1.523    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.124    -1.399 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.565    -0.834    segs_inst/divclk_0
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    44.659    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.579 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.504    40.082    segs_inst/cpu_clk
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[5]/C
                         clock pessimism             -0.485    39.598    
                         clock uncertainty           -0.175    39.423    
    SLICE_X59Y62         FDRE (Setup_fdre_C_R)       -0.429    38.994    segs_inst/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.994    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                 39.828    

Slack (MET) :             39.828ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (cpu_clk_cpuclk rise@43.478ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.952ns (31.497%)  route 2.070ns (68.503%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.396ns = ( 40.082 - 43.478 ) 
    Source Clock Delay      (SCD):    -3.856ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.620    -3.856    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456    -3.400 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.875    -2.525    segs_inst/divclk_cnt[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.124    -2.401 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.300    -2.102    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124    -1.978 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.159    -1.819    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.124    -1.695 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172    -1.523    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.124    -1.399 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.565    -0.834    segs_inst/divclk_0
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    44.659    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.579 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.504    40.082    segs_inst/cpu_clk
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[6]/C
                         clock pessimism             -0.485    39.598    
                         clock uncertainty           -0.175    39.423    
    SLICE_X59Y62         FDRE (Setup_fdre_C_R)       -0.429    38.994    segs_inst/divclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.994    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                 39.828    

Slack (MET) :             39.828ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (cpu_clk_cpuclk rise@43.478ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.952ns (31.497%)  route 2.070ns (68.503%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.396ns = ( 40.082 - 43.478 ) 
    Source Clock Delay      (SCD):    -3.856ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.620    -3.856    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456    -3.400 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.875    -2.525    segs_inst/divclk_cnt[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.124    -2.401 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.300    -2.102    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124    -1.978 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.159    -1.819    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.124    -1.695 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172    -1.523    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.124    -1.399 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.565    -0.834    segs_inst/divclk_0
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    44.659    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.579 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.504    40.082    segs_inst/cpu_clk
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[7]/C
                         clock pessimism             -0.485    39.598    
                         clock uncertainty           -0.175    39.423    
    SLICE_X59Y62         FDRE (Setup_fdre_C_R)       -0.429    38.994    segs_inst/divclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.994    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                 39.828    

Slack (MET) :             39.828ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (cpu_clk_cpuclk rise@43.478ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.952ns (31.497%)  route 2.070ns (68.503%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.396ns = ( 40.082 - 43.478 ) 
    Source Clock Delay      (SCD):    -3.856ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.620    -3.856    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456    -3.400 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.875    -2.525    segs_inst/divclk_cnt[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.124    -2.401 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.300    -2.102    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124    -1.978 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.159    -1.819    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.124    -1.695 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172    -1.523    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.124    -1.399 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.565    -0.834    segs_inst/divclk_0
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    44.659    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.579 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.504    40.082    segs_inst/cpu_clk
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[8]/C
                         clock pessimism             -0.485    39.598    
                         clock uncertainty           -0.175    39.423    
    SLICE_X59Y62         FDRE (Setup_fdre_C_R)       -0.429    38.994    segs_inst/divclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.994    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                 39.828    

Slack (MET) :             39.828ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (cpu_clk_cpuclk rise@43.478ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.952ns (31.508%)  route 2.069ns (68.492%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.397ns = ( 40.081 - 43.478 ) 
    Source Clock Delay      (SCD):    -3.856ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.620    -3.856    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456    -3.400 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.875    -2.525    segs_inst/divclk_cnt[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.124    -2.401 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.300    -2.102    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124    -1.978 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.159    -1.819    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.124    -1.695 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172    -1.523    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.124    -1.399 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.564    -0.835    segs_inst/divclk_0
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    44.659    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.579 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503    40.081    segs_inst/cpu_clk
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[10]/C
                         clock pessimism             -0.485    39.597    
                         clock uncertainty           -0.175    39.422    
    SLICE_X59Y63         FDRE (Setup_fdre_C_R)       -0.429    38.993    segs_inst/divclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                 39.828    

Slack (MET) :             39.828ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (cpu_clk_cpuclk rise@43.478ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.952ns (31.508%)  route 2.069ns (68.492%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.397ns = ( 40.081 - 43.478 ) 
    Source Clock Delay      (SCD):    -3.856ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.620    -3.856    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456    -3.400 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.875    -2.525    segs_inst/divclk_cnt[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.124    -2.401 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.300    -2.102    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124    -1.978 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.159    -1.819    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.124    -1.695 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172    -1.523    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.124    -1.399 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.564    -0.835    segs_inst/divclk_0
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    44.659    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.579 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503    40.081    segs_inst/cpu_clk
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[11]/C
                         clock pessimism             -0.485    39.597    
                         clock uncertainty           -0.175    39.422    
    SLICE_X59Y63         FDRE (Setup_fdre_C_R)       -0.429    38.993    segs_inst/divclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                 39.828    

Slack (MET) :             39.828ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (cpu_clk_cpuclk rise@43.478ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.952ns (31.508%)  route 2.069ns (68.492%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.397ns = ( 40.081 - 43.478 ) 
    Source Clock Delay      (SCD):    -3.856ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.620    -3.856    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456    -3.400 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.875    -2.525    segs_inst/divclk_cnt[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.124    -2.401 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.300    -2.102    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124    -1.978 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.159    -1.819    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.124    -1.695 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172    -1.523    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.124    -1.399 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.564    -0.835    segs_inst/divclk_0
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    44.659    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.579 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503    40.081    segs_inst/cpu_clk
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/C
                         clock pessimism             -0.485    39.597    
                         clock uncertainty           -0.175    39.422    
    SLICE_X59Y63         FDRE (Setup_fdre_C_R)       -0.429    38.993    segs_inst/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                 39.828    

Slack (MET) :             39.828ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (cpu_clk_cpuclk rise@43.478ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.952ns (31.508%)  route 2.069ns (68.492%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.397ns = ( 40.081 - 43.478 ) 
    Source Clock Delay      (SCD):    -3.856ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.620    -3.856    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456    -3.400 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.875    -2.525    segs_inst/divclk_cnt[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.124    -2.401 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.300    -2.102    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124    -1.978 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.159    -1.819    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.124    -1.695 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172    -1.523    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X58Y62         LUT2 (Prop_lut2_I0_O)        0.124    -1.399 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.564    -0.835    segs_inst/divclk_0
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    44.659    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    38.579 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503    40.081    segs_inst/cpu_clk
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[9]/C
                         clock pessimism             -0.485    39.597    
                         clock uncertainty           -0.175    39.422    
    SLICE_X59Y63         FDRE (Setup_fdre_C_R)       -0.429    38.993    segs_inst/divclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                 39.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.768    segs_inst/cpu_clk
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  segs_inst/divclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.509    segs_inst/divclk_cnt[12]
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.401 r  segs_inst/divclk_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.401    segs_inst/divclk_cnt0_carry__1_n_4
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.725    segs_inst/cpu_clk
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/C
                         clock pessimism             -0.043    -0.768    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.105    -0.663    segs_inst/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.768    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  segs_inst/divclk_cnt_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.507    segs_inst/divclk_cnt[16]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.399 r  segs_inst/divclk_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.399    segs_inst/divclk_cnt0_carry__2_n_4
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.725    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[16]/C
                         clock pessimism             -0.043    -0.768    
    SLICE_X59Y64         FDRE (Hold_fdre_C_D)         0.105    -0.663    segs_inst/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.766    segs_inst/cpu_clk
    SLICE_X59Y61         FDRE                                         r  segs_inst/divclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  segs_inst/divclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.504    segs_inst/divclk_cnt[4]
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.396 r  segs_inst/divclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.396    segs_inst/divclk_cnt0_carry_n_4
    SLICE_X59Y61         FDRE                                         r  segs_inst/divclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -0.722    segs_inst/cpu_clk
    SLICE_X59Y61         FDRE                                         r  segs_inst/divclk_cnt_reg[4]/C
                         clock pessimism             -0.044    -0.766    
    SLICE_X59Y61         FDRE (Hold_fdre_C_D)         0.105    -0.661    segs_inst/divclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589    -0.767    segs_inst/cpu_clk
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  segs_inst/divclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.114    -0.512    segs_inst/divclk_cnt[5]
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.397 r  segs_inst/divclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.397    segs_inst/divclk_cnt0_carry__0_n_7
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858    -0.724    segs_inst/cpu_clk
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[5]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.105    -0.662    segs_inst/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.768    segs_inst/cpu_clk
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  segs_inst/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.506    segs_inst/divclk_cnt[11]
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.395 r  segs_inst/divclk_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.395    segs_inst/divclk_cnt0_carry__1_n_5
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.725    segs_inst/cpu_clk
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[11]/C
                         clock pessimism             -0.043    -0.768    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.105    -0.663    segs_inst/divclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.768    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  segs_inst/divclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.506    segs_inst/divclk_cnt[15]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.395 r  segs_inst/divclk_cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.395    segs_inst/divclk_cnt0_carry__2_n_5
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.725    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[15]/C
                         clock pessimism             -0.043    -0.768    
    SLICE_X59Y64         FDRE (Hold_fdre_C_D)         0.105    -0.663    segs_inst/divclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589    -0.767    segs_inst/cpu_clk
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  segs_inst/divclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.505    segs_inst/divclk_cnt[7]
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.394 r  segs_inst/divclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.394    segs_inst/divclk_cnt0_carry__0_n_5
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858    -0.724    segs_inst/cpu_clk
    SLICE_X59Y62         FDRE                                         r  segs_inst/divclk_cnt_reg[7]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.105    -0.662    segs_inst/divclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.768    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  segs_inst/divclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.117    -0.509    segs_inst/divclk_cnt[13]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.394 r  segs_inst/divclk_cnt0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.394    segs_inst/divclk_cnt0_carry__2_n_7
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.725    segs_inst/cpu_clk
    SLICE_X59Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[13]/C
                         clock pessimism             -0.043    -0.768    
    SLICE_X59Y64         FDRE (Hold_fdre_C_D)         0.105    -0.663    segs_inst/divclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.768    segs_inst/cpu_clk
    SLICE_X59Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  segs_inst/divclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.117    -0.509    segs_inst/divclk_cnt[17]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.394 r  segs_inst/divclk_cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.394    segs_inst/divclk_cnt0_carry__3_n_7
    SLICE_X59Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.726    segs_inst/cpu_clk
    SLICE_X59Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[17]/C
                         clock pessimism             -0.042    -0.768    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.105    -0.663    segs_inst/divclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.768    segs_inst/cpu_clk
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  segs_inst/divclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.509    segs_inst/divclk_cnt[9]
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.394 r  segs_inst/divclk_cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.394    segs_inst/divclk_cnt0_carry__1_n_7
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.725    segs_inst/cpu_clk
    SLICE_X59Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[9]/C
                         clock pessimism             -0.043    -0.768    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.105    -0.663    segs_inst/divclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clk1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         43.478      41.323     BUFGCTRL_X0Y3   clk1/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         43.478      42.229     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         43.478      42.478     SLICE_X58Y62    segs_inst/divclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.478      42.478     SLICE_X59Y63    segs_inst/divclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.478      42.478     SLICE_X59Y63    segs_inst/divclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.478      42.478     SLICE_X59Y63    segs_inst/divclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.478      42.478     SLICE_X59Y64    segs_inst/divclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.478      42.478     SLICE_X59Y64    segs_inst/divclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.478      42.478     SLICE_X59Y64    segs_inst/divclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.478      42.478     SLICE_X59Y64    segs_inst/divclk_cnt_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X58Y62    segs_inst/divclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X58Y62    segs_inst/divclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y65    segs_inst/divclk_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y65    segs_inst/divclk_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y62    segs_inst/divclk_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y62    segs_inst/divclk_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y62    segs_inst/divclk_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y62    segs_inst/divclk_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y62    segs_inst/divclk_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y62    segs_inst/divclk_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y65    segs_inst/divclk_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y65    segs_inst/divclk_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y61    segs_inst/divclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y61    segs_inst/divclk_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y61    segs_inst/divclk_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X59Y61    segs_inst/divclk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X63Y65    segs_inst/num7_reg[0]_C/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X36Y46    vgas_inst/cnt_clk_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         21.739      21.239     SLICE_X63Y65    segs_inst/num7_reg[1]_P/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         21.739      21.239     SLICE_X36Y46    vgas_inst/vga_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  uart_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.615ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.291ns (26.127%)  route 3.650ns (73.873%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.503 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.221    -2.283    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.292    -1.991 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.300    -1.691    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.332    -1.359 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.851    -0.508    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.124    -0.384 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.447     0.064    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.188 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.831     1.019    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X36Y51         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.436    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism             -0.499    96.038    
                         clock uncertainty           -0.199    95.839    
    SLICE_X36Y51         FDRE (Setup_fdre_C_CE)      -0.205    95.634    uart_inst/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         95.634    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 94.615    

Slack (MET) :             94.615ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.291ns (26.127%)  route 3.650ns (73.873%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.503 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.221    -2.283    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.292    -1.991 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.300    -1.691    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.332    -1.359 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.851    -0.508    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.124    -0.384 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.447     0.064    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.188 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.831     1.019    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X36Y51         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.436    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.499    96.038    
                         clock uncertainty           -0.199    95.839    
    SLICE_X36Y51         FDRE (Setup_fdre_C_CE)      -0.205    95.634    uart_inst/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         95.634    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 94.615    

Slack (MET) :             94.677ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.291ns (26.374%)  route 3.604ns (73.626%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.503 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.221    -2.283    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.292    -1.991 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.300    -1.691    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.332    -1.359 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.851    -0.508    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.124    -0.384 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.730     0.347    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.124     0.471 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.502     0.973    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X41Y52         FDCE (Setup_fdce_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                 94.677    

Slack (MET) :             94.677ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.291ns (26.374%)  route 3.604ns (73.626%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.503 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.221    -2.283    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.292    -1.991 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.300    -1.691    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.332    -1.359 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.851    -0.508    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.124    -0.384 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.730     0.347    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.124     0.471 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.502     0.973    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X41Y52         FDCE (Setup_fdce_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                 94.677    

Slack (MET) :             94.677ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.291ns (26.374%)  route 3.604ns (73.626%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.503 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.221    -2.283    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.292    -1.991 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.300    -1.691    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.332    -1.359 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.851    -0.508    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.124    -0.384 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.730     0.347    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.124     0.471 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.502     0.973    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.438    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.485    96.054    
                         clock uncertainty           -0.199    95.855    
    SLICE_X41Y52         FDCE (Setup_fdce_C_CE)      -0.205    95.650    uart_inst/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.650    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                 94.677    

Slack (MET) :             94.804ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.291ns (27.168%)  route 3.461ns (72.832%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.503 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.221    -2.283    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.292    -1.991 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.300    -1.691    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.332    -1.359 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.851    -0.508    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.124    -0.384 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.447     0.064    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124     0.188 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.642     0.830    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X37Y51         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.436    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.499    96.038    
                         clock uncertainty           -0.199    95.839    
    SLICE_X37Y51         FDRE (Setup_fdre_C_CE)      -0.205    95.634    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.634    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 94.804    

Slack (MET) :             94.819ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 1.291ns (27.150%)  route 3.464ns (72.850%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.503 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.221    -2.283    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.292    -1.991 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.300    -1.691    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.332    -1.359 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.851    -0.508    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.124    -0.384 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.730     0.347    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.124     0.471 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.362     0.833    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437    96.537    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.482    96.056    
                         clock uncertainty           -0.199    95.857    
    SLICE_X41Y53         FDCE (Setup_fdce_C_CE)      -0.205    95.652    uart_inst/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         95.652    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 94.819    

Slack (MET) :             94.819ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 1.291ns (27.150%)  route 3.464ns (72.850%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.503 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.221    -2.283    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.292    -1.991 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.300    -1.691    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.332    -1.359 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.851    -0.508    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.124    -0.384 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.730     0.347    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.124     0.471 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.362     0.833    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437    96.537    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.482    96.056    
                         clock uncertainty           -0.199    95.857    
    SLICE_X41Y53         FDCE (Setup_fdce_C_CE)      -0.205    95.652    uart_inst/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         95.652    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 94.819    

Slack (MET) :             94.819ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 1.291ns (27.150%)  route 3.464ns (72.850%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.503 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.221    -2.283    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.292    -1.991 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.300    -1.691    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.332    -1.359 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.851    -0.508    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.124    -0.384 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.730     0.347    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.124     0.471 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.362     0.833    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X41Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437    96.537    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.482    96.056    
                         clock uncertainty           -0.199    95.857    
    SLICE_X41Y53         FDCE (Setup_fdce_C_CE)      -0.205    95.652    uart_inst/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         95.652    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 94.819    

Slack (MET) :             94.841ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 1.291ns (27.150%)  route 3.464ns (72.850%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.503 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.221    -2.283    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.292    -1.991 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.300    -1.691    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.332    -1.359 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.851    -0.508    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.124    -0.384 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.730     0.347    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.124     0.471 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.362     0.833    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X40Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437    96.537    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.460    96.078    
                         clock uncertainty           -0.199    95.879    
    SLICE_X40Y53         FDCE (Setup_fdce_C_CE)      -0.205    95.674    uart_inst/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.674    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 94.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
                            (rising edge-triggered cell FDSE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.187ns (40.350%)  route 0.276ns (59.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.276    -0.377    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X34Y51         LUT3 (Prop_lut3_I2_O)        0.046    -0.331 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_TX_FIFO_i_1/O
                         net (fo=1, routed)           0.000    -0.331    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO
    SLICE_X34Y51         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.829    -0.752    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X34Y51         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                         clock pessimism              0.221    -0.531    
    SLICE_X34Y51         FDSE (Hold_fdse_C_D)         0.131    -0.400    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/WCS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.728%)  route 0.249ns (57.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y54         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.654 r  uart_inst/inst/upg_inst/WCS_reg[1]/Q
                         net (fo=13, routed)          0.249    -0.404    uart_inst/inst/upg_inst/WCS_reg_n_0_[1]
    SLICE_X35Y52         LUT6 (Prop_lut6_I4_O)        0.045    -0.359 r  uart_inst/inst/upg_inst/s_axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    uart_inst/inst/upg_inst/s_axi_awaddr[3]_i_1_n_0
    SLICE_X35Y52         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.829    -0.752    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_awaddr_reg[3]/C
                         clock pessimism              0.221    -0.531    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.091    -0.440    uart_inst/inst/upg_inst/s_axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.854%)  route 0.258ns (58.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X32Y51         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDSE (Prop_fdse_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=8, routed)           0.258    -0.394    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INFERRED_GEN.cnt_i_reg[4]_0[0]
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.349 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[5]
    SLICE_X32Y49         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.226    -0.523    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.091    -0.432    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.805%)  route 0.135ns (45.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X34Y47         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.629 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.135    -0.494    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X34Y48         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y48         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.027    -0.777    
    SLICE_X34Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.594    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.539%)  route 0.260ns (55.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X30Y50         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.630 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=15, routed)          0.260    -0.369    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.324 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[2]
    SLICE_X33Y48         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y48         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism              0.226    -0.523    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.092    -0.431    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.539%)  route 0.260ns (55.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X30Y50         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.630 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=15, routed)          0.260    -0.369    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.324 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[1]
    SLICE_X33Y48         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y48         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism              0.226    -0.523    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.092    -0.431    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y41         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.598    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X35Y41         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.752    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y41         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.043    -0.795    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.075    -0.720    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.479%)  route 0.324ns (63.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.324    -0.330    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[2]
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.045    -0.285 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts_i_1/O
                         net (fo=1, routed)           0.000    -0.285    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
    SLICE_X34Y51         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.829    -0.752    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X34Y51         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                         clock pessimism              0.221    -0.531    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.120    -0.411    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/WCS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_awvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.231ns (46.422%)  route 0.267ns (53.578%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y54         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.654 f  uart_inst/inst/upg_inst/WCS_reg[1]/Q
                         net (fo=13, routed)          0.216    -0.437    uart_inst/inst/upg_inst/WCS_reg_n_0_[1]
    SLICE_X35Y52         LUT5 (Prop_lut5_I3_O)        0.045    -0.392 r  uart_inst/inst/upg_inst/s_axi_awvalid_i_2/O
                         net (fo=1, routed)           0.050    -0.342    uart_inst/inst/upg_inst/s_axi_awvalid_i_2_n_0
    SLICE_X35Y52         LUT5 (Prop_lut5_I0_O)        0.045    -0.297 r  uart_inst/inst/upg_inst/s_axi_awvalid_i_1/O
                         net (fo=1, routed)           0.000    -0.297    uart_inst/inst/upg_inst/s_axi_awvalid_i_1_n_0
    SLICE_X35Y52         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_awvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.829    -0.752    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_awvalid_reg/C
                         clock pessimism              0.221    -0.531    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.092    -0.439    uart_inst/inst/upg_inst/s_axi_awvalid_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y45         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.652 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/Q
                         net (fo=2, routed)           0.066    -0.586    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.541 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_i_1/O
                         net (fo=1, routed)           0.000    -0.541    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected0
    SLICE_X33Y45         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X33Y45         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                         clock pessimism             -0.030    -0.780    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.091    -0.689    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk1/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y51    uart_inst/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X28Y51    uart_inst/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y51    uart_inst/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X36Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X36Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X34Y46    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X34Y46    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X32Y51    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y46    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y46    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y46    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y50    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y50    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y50    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y50    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y50    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y50    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y50    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y46    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y46    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uart_clk_cpuclk
  To Clock:  cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_C/CLR
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        2.538ns  (logic 0.642ns (25.295%)  route 1.896ns (74.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.397ns = ( 300.951 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 296.077 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   296.077    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518   296.595 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.444   297.038    segs_inst/upg_done_o
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.124   297.162 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           1.452   298.615    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X63Y65         FDCE                                         f  segs_inst/num7_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503   300.951    segs_inst/cpu_clk
    SLICE_X63Y65         FDCE                                         r  segs_inst/num7_reg[0]_C/C
                         clock pessimism             -0.660   300.291    
                         clock uncertainty           -0.319   299.972    
    SLICE_X63Y65         FDCE (Recov_fdce_C_CLR)     -0.405   299.567    segs_inst/num7_reg[0]_C
  -------------------------------------------------------------------
                         required time                        299.567    
                         arrival time                        -298.615    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_P/PRE
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        2.538ns  (logic 0.642ns (25.295%)  route 1.896ns (74.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.397ns = ( 300.951 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 296.077 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   296.077    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518   296.595 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.444   297.038    segs_inst/upg_done_o
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.124   297.162 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           1.452   298.615    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X63Y65         FDPE                                         f  segs_inst/num7_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503   300.951    segs_inst/cpu_clk
    SLICE_X63Y65         FDPE                                         r  segs_inst/num7_reg[1]_P/C
                         clock pessimism             -0.660   300.291    
                         clock uncertainty           -0.319   299.972    
    SLICE_X63Y65         FDPE (Recov_fdpe_C_PRE)     -0.359   299.613    segs_inst/num7_reg[1]_P
  -------------------------------------------------------------------
                         required time                        299.613    
                         arrival time                        -298.615    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        2.326ns  (logic 0.642ns (27.596%)  route 1.684ns (72.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.396ns = ( 300.952 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 296.077 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   296.077    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518   296.595 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.448   297.042    dmem/upg_done_o
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.124   297.166 f  dmem/let0[3]_i_1/O
                         net (fo=5, routed)           1.237   298.403    segs_inst/upg_rst_reg
    SLICE_X64Y64         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.504   300.952    segs_inst/cpu_clk
    SLICE_X64Y64         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism             -0.660   300.292    
                         clock uncertainty           -0.319   299.973    
    SLICE_X64Y64         FDPE (Recov_fdpe_C_PRE)     -0.361   299.612    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                        299.612    
                         arrival time                        -298.403    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        2.326ns  (logic 0.642ns (27.596%)  route 1.684ns (72.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.396ns = ( 300.952 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 296.077 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   294.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   296.077    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518   296.595 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.448   297.042    dmem/upg_done_o
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.124   297.166 f  dmem/let0[3]_i_1/O
                         net (fo=5, routed)           1.237   298.403    segs_inst/upg_rst_reg
    SLICE_X64Y64         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.504   300.952    segs_inst/cpu_clk
    SLICE_X64Y64         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism             -0.660   300.292    
                         clock uncertainty           -0.319   299.973    
    SLICE_X64Y64         FDCE (Recov_fdce_C_CLR)     -0.319   299.654    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                        299.654    
                         arrival time                        -298.403    
  -------------------------------------------------------------------
                         slack                                  1.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.820%)  route 0.668ns (76.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.631 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.160    -0.471    dmem/upg_done_o
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.045    -0.426 f  dmem/let0[3]_i_1/O
                         net (fo=5, routed)           0.509     0.083    segs_inst/upg_rst_reg
    SLICE_X64Y64         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858    -0.723    segs_inst/cpu_clk
    SLICE_X64Y64         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism              0.275    -0.448    
                         clock uncertainty            0.319    -0.129    
    SLICE_X64Y64         FDCE (Remov_fdce_C_CLR)     -0.067    -0.196    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.820%)  route 0.668ns (76.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.631 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.160    -0.471    dmem/upg_done_o
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.045    -0.426 f  dmem/let0[3]_i_1/O
                         net (fo=5, routed)           0.509     0.083    segs_inst/upg_rst_reg
    SLICE_X64Y64         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858    -0.723    segs_inst/cpu_clk
    SLICE_X64Y64         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism              0.275    -0.448    
                         clock uncertainty            0.319    -0.129    
    SLICE_X64Y64         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.200    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_C/CLR
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.209ns (19.715%)  route 0.851ns (80.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.631 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.169    -0.462    segs_inst/upg_done_o
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.045    -0.417 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           0.682     0.265    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X63Y65         FDCE                                         f  segs_inst/num7_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.857    -0.724    segs_inst/cpu_clk
    SLICE_X63Y65         FDCE                                         r  segs_inst/num7_reg[0]_C/C
                         clock pessimism              0.275    -0.449    
                         clock uncertainty            0.319    -0.130    
    SLICE_X63Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.222    segs_inst/num7_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_P/PRE
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.209ns (19.715%)  route 0.851ns (80.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.631 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.169    -0.462    segs_inst/upg_done_o
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.045    -0.417 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           0.682     0.265    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X63Y65         FDPE                                         f  segs_inst/num7_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.857    -0.724    segs_inst/cpu_clk
    SLICE_X63Y65         FDPE                                         r  segs_inst/num7_reg[1]_P/C
                         clock pessimism              0.275    -0.449    
                         clock uncertainty            0.319    -0.130    
    SLICE_X63Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.225    segs_inst/num7_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.491    





