{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667499521912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667499521934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 15:18:41 2022 " "Processing started: Thu Nov  3 15:18:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667499521934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667499521934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB5B -c LAB5B " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB5B -c LAB5B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667499521934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667499522107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667499522107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Frequencia " "Found entity 1: Frequencia" {  } { { "../LAB5A/Frequencia.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667499531310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667499531310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference1KHz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference1KHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference1KHz-freq_div " "Found design unit 1: Timing_Reference1KHz-freq_div" {  } { { "../LAB5A/Timing_Reference1KHz.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference1KHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667499531623 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference1KHz " "Found entity 1: Timing_Reference1KHz" {  } { { "../LAB5A/Timing_Reference1KHz.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference1KHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667499531623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667499531623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667499531623 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667499531623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667499531623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversorHexaDecimal-arc_sevenseg " "Found design unit 1: ConversorHexaDecimal-arc_sevenseg" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667499531624 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversorHexaDecimal " "Found entity 1: ConversorHexaDecimal" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667499531624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667499531624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletora " "Found entity 1: Seletora" {  } { { "../Prova1/Seletora.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667499531624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667499531624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Prova1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Prova1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Prova1 " "Found entity 1: Prova1" {  } { { "../Prova1/Prova1.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Prova1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667499531624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667499531624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador09.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador09.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador09 " "Found entity 1: Contador09" {  } { { "Contador09.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/Contador09.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667499531624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667499531624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador06.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador06.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador06 " "Found entity 1: Contador06" {  } { { "Contador06.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/Contador06.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667499531625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667499531625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAB5B.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LAB5B.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB5B " "Found entity 1: LAB5B" {  } { { "LAB5B.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/LAB5B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667499531625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667499531625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB5B " "Elaborating entity \"LAB5B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667499531662 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst40 " "Block or symbol \"NOT\" of instance \"inst40\" overlaps another block or symbol" {  } { { "LAB5B.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/LAB5B.bdf" { { 1184 4304 4336 1232 "inst40" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667499531672 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst44 " "Block or symbol \"NOT\" of instance \"inst44\" overlaps another block or symbol" {  } { { "LAB5B.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/LAB5B.bdf" { { 1184 3928 3960 1232 "inst44" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667499531672 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst47 " "Block or symbol \"NOT\" of instance \"inst47\" overlaps another block or symbol" {  } { { "LAB5B.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/LAB5B.bdf" { { 1184 3536 3568 1232 "inst47" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667499531672 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst51 " "Block or symbol \"NOT\" of instance \"inst51\" overlaps another block or symbol" {  } { { "LAB5B.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/LAB5B.bdf" { { 1184 3072 3104 1232 "inst51" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667499531672 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst53 " "Block or symbol \"NOT\" of instance \"inst53\" overlaps another block or symbol" {  } { { "LAB5B.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/LAB5B.bdf" { { 1192 3104 3136 1240 "inst53" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667499531672 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst60 " "Block or symbol \"NOT\" of instance \"inst60\" overlaps another block or symbol" {  } { { "LAB5B.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/LAB5B.bdf" { { 1184 1984 2016 1232 "inst60" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667499531672 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst38 " "Block or symbol \"NOT\" of instance \"inst38\" overlaps another block or symbol" {  } { { "LAB5B.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/LAB5B.bdf" { { 1208 2016 2048 1256 "inst38" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667499531672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorHexaDecimal ConversorHexaDecimal:inst27 " "Elaborating entity \"ConversorHexaDecimal\" for hierarchy \"ConversorHexaDecimal:inst27\"" {  } { { "LAB5B.bdf" "inst27" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/LAB5B.bdf" { { 1656 1920 2096 1776 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667499531676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador09 Contador09:inst4 " "Elaborating entity \"Contador09\" for hierarchy \"Contador09:inst4\"" {  } { { "LAB5B.bdf" "inst4" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/LAB5B.bdf" { { 1400 1800 1920 1528 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667499531678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequencia Frequencia:inst69 " "Elaborating entity \"Frequencia\" for hierarchy \"Frequencia:inst69\"" {  } { { "LAB5B.bdf" "inst69" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/LAB5B.bdf" { { 1456 1272 1408 1552 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667499531678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletora Frequencia:inst69\|Seletora:inst " "Elaborating entity \"Seletora\" for hierarchy \"Frequencia:inst69\|Seletora:inst\"" {  } { { "../LAB5A/Frequencia.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf" { { 160 608 704 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667499531679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference1KHz Frequencia:inst69\|Timing_Reference1KHz:inst3 " "Elaborating entity \"Timing_Reference1KHz\" for hierarchy \"Frequencia:inst69\|Timing_Reference1KHz:inst3\"" {  } { { "../LAB5A/Frequencia.bdf" "inst3" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf" { { 80 208 352 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667499531680 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference1KHz.vhd(27) " "VHDL Process Statement warning at Timing_Reference1KHz.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LAB5A/Timing_Reference1KHz.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference1KHz.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667499531680 "|LAB5B|Frequencia:inst69|Timing_Reference1KHz:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Frequencia:inst69\|Timing_Reference:inst2 " "Elaborating entity \"Timing_Reference\" for hierarchy \"Frequencia:inst69\|Timing_Reference:inst2\"" {  } { { "../LAB5A/Frequencia.bdf" "inst2" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf" { { 256 200 344 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667499531681 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference.vhd(27) " "VHDL Process Statement warning at Timing_Reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/Timing_Reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667499531681 "|LAB5B|Frequencia:inst69|Timing_Reference:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador06 Contador06:inst " "Elaborating entity \"Contador06\" for hierarchy \"Contador06:inst\"" {  } { { "LAB5B.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5B/LAB5B.bdf" { { 1352 3816 3936 1480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667499531682 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Frequencia:inst69\|Seletora:inst\|inst2~0 " "Found clock multiplexer Frequencia:inst69\|Seletora:inst\|inst2~0" {  } { { "../Prova1/Seletora.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf" { { 144 696 760 192 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1667499531845 "|LAB5B|Frequencia:inst69|Seletora:inst|inst2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1667499531845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667499532210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667499532630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667499532630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667499532668 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667499532668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667499532668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667499532668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1017 " "Peak virtual memory: 1017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667499532673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 15:18:52 2022 " "Processing ended: Thu Nov  3 15:18:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667499532673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667499532673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667499532673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667499532673 ""}
