{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1456599510642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456599510648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 12:58:30 2016 " "Processing started: Sat Feb 27 12:58:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456599510648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456599510648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2lcd -c de2lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2lcd -c de2lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456599510648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1456599511058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456599528544 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456599528544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456599528544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2lcd " "Elaborating entity \"de2lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1456599528581 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED de2lcd.vhd(8) " "VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1456599528583 "|de2lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init de2lcd.vhd(46) " "VHDL Process Statement warning at de2lcd.vhd(46): inferring latch(es) for signal or variable \"init\", which holds its previous value in one or more paths through the process" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1456599528583 "|de2lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init de2lcd.vhd(50) " "Inferred latch for \"init\" at de2lcd.vhd(50)" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1456599528583 "|de2lcd"}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[0\]~synth " "Node \"DATA_BUS\[0\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1456599529338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[1\]~synth " "Node \"DATA_BUS\[1\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1456599529338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[2\]~synth " "Node \"DATA_BUS\[2\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1456599529338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[3\]~synth " "Node \"DATA_BUS\[3\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1456599529338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[4\]~synth " "Node \"DATA_BUS\[4\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1456599529338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[5\]~synth " "Node \"DATA_BUS\[5\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1456599529338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[6\]~synth " "Node \"DATA_BUS\[6\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1456599529338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[7\]~synth " "Node \"DATA_BUS\[7\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1456599529338 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1456599529338 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456599529339 "|de2lcd|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED GND " "Pin \"SEC_LED\" is stuck at GND" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456599529339 "|de2lcd|SEC_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/355 Final Project/de2lcd/de2lcd/de2lcd.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456599529339 "|de2lcd|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1456599529339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1456599529461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1456599530395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456599530395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1456599530474 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1456599530474 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1456599530474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1456599530474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1456599530474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "854 " "Peak virtual memory: 854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456599530526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 27 12:58:50 2016 " "Processing ended: Sat Feb 27 12:58:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456599530526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456599530526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456599530526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1456599530526 ""}
