xmvlog(64): 21.03-s002: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
file: ./../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_0/gateware/simulation/frontpanel_0_wrapper_simulation.v
	module xil_defaultlib.frontpanel_0_wrapper_simulation
		errors: 0, warnings: 0
file: ./../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_0/gateware/simulation/FrontPanel/okHost.v
file: ./../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_0/gateware/simulation/FrontPanel/okWireOR.v
file: ./../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_0/gateware/simulation/FrontPanel/okWireIn.v
file: ./../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_0/gateware/simulation/FrontPanel/okWireOut.v
file: ./../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_0/gateware/simulation/frontpanel_0_simulation.v
file: ./../../../../pcb_ok_xem7310.srcs/sim_1/new/top_tb.v
xmvlog(64): 21.03-s002: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
file: glbl.v
