// Seed: 3985551063
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1'b0 ? id_2 : id_3;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input supply0 id_4
    , id_12,
    output uwire id_5,
    input tri0 id_6,
    output tri1 id_7,
    input tri id_8,
    output uwire id_9,
    output supply1 id_10
);
  logic [1 : -1] id_13 = 1;
  parameter id_14 = 1;
  assign id_5 = -1;
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12
  );
  initial begin : LABEL_0
    $signed(77);
    ;
  end
endmodule
