# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 20:47:25 on Dec 05,2024
# vlog -reportprogress 300 module.sv 
# -- Compiling module i2c_master
# -- Compiling module i2c_Slave
# -- Compiling module i2c_top
# -- Compiling interface i2c_if
# 
# Top level modules:
# 	i2c_top
# End time: 20:47:25 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 20:47:25 on Dec 05,2024
# vlog -reportprogress 300 testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package i2c_pkg
# -- Compiling module i2c_top_tb
# 
# Top level modules:
# 	i2c_top_tb
# End time: 20:47:26 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 20:47:26 on Dec 05,2024
# vlog -reportprogress 300 i2c_pkg.sv 
# -- Compiling package i2c_pkg
# 
# Top level modules:
# 	--none--
# End time: 20:47:26 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.i2c_top_tb 
# Start time: 20:47:26 on Dec 05,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.i2c_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.i2c_top_tb(fast)
# Loading work.i2c_top(fast)
# Loading work.i2c_master(fast)
# Loading work.i2c_Slave(fast)
# [INFO] Writing data 170 to address 16
# [WR] din : 1 addr: 3
# [TEST] Write operation complete.
# [WRITE] Addr: 3, Data: 3c
# [READ] Addr: 3, Data: 3c
# [WR] din : 4 addr: 3
# [WR] din : 2 addr: 1
# [WR] din : 4 addr: 4
# [WR] din : 3 addr: 4
# [WR] din : 3 addr: 4
# [WR] din : 1 addr: 1
# [WR] din : 2 addr: 3
# [WR] din : 3 addr: 2
# [WR] din : 4 addr: 4
# [RD] dout : 4 addr: 4
# [RD] dout : 3 addr: 2
# [RD] dout : 3 addr: 2
# [RD] dout : 2 addr: 3
# [RD] dout : 3 addr: 2
# [RD] dout : 2 addr: 3
# [RD] dout : 1 addr: 1
# [RD] dout : 3 addr: 2
# [RD] dout : 2 addr: 3
# [RD] dout : 2 addr: 3
# ** Note: $stop    : testbench.sv(126)
#    Time: 1600495 ns  Iteration: 1  Instance: /i2c_top_tb
# Break in Module i2c_top_tb at testbench.sv line 126
# End time: 20:50:09 on Dec 05,2024, Elapsed time: 0:02:43
# Errors: 0, Warnings: 0
