\babel@toc {english}{}\relax 
\contentsline {chapter}{\numberline {1}Introduction}{1}{chapter.1}%
\contentsline {section}{\numberline {1.1}Context}{1}{section.1.1}%
\contentsline {section}{\numberline {1.2}Motivation and Problem Statement}{2}{section.1.2}%
\contentsline {subsection}{\numberline {1.2.1}Inefficiency of Synchronous Sampling}{2}{subsection.1.2.1}%
\contentsline {subsection}{\numberline {1.2.2}Architectural Problem: Flash ADCs}{3}{subsection.1.2.2}%
\contentsline {subsection}{\numberline {1.2.3}Device Limitation: The Mismatch Problem}{3}{subsection.1.2.3}%
\contentsline {section}{\numberline {1.3}Objectives and Contribution}{4}{section.1.3}%
\contentsline {subsection}{\numberline {1.3.1}Specific Objectives}{4}{subsection.1.3.1}%
\contentsline {chapter}{\numberline {2}Literature Review}{5}{chapter.2}%
\contentsline {section}{\numberline {2.1}Fundamentals of Analog-to-Digital Conversion}{5}{section.2.1}%
\contentsline {subsection}{\numberline {2.1.1}The Data Conversion Process}{5}{subsection.2.1.1}%
\contentsline {subsubsection}{\numberline {2.1.1.1}Ideal Data Conversion}{5}{subsubsection.2.1.1.1}%
\contentsline {subsubsection}{\numberline {2.1.1.2}The Sampling Operation}{5}{subsubsection.2.1.1.2}%
\contentsline {subsubsection}{\numberline {2.1.1.3}The Quantization Operation}{6}{subsubsection.2.1.1.3}%
\contentsline {subsubsection}{\numberline {2.1.1.4}Coding}{6}{subsubsection.2.1.1.4}%
\contentsline {subsection}{\numberline {2.1.2}Performance Metrics}{6}{subsection.2.1.2}%
\contentsline {subsubsection}{\numberline {2.1.2.1}Resolution and Sampling Rate}{6}{subsubsection.2.1.2.1}%
\contentsline {subsubsection}{\numberline {2.1.2.2}Signal-to-Noise-Distortion Ratio (SNDR)}{6}{subsubsection.2.1.2.2}%
\contentsline {subsubsection}{\numberline {2.1.2.3}Differential and Integral Non-Linearity (DNL and INL)}{7}{subsubsection.2.1.2.3}%
\contentsline {subsubsection}{\numberline {2.1.2.4}Offset and Gain Error}{7}{subsubsection.2.1.2.4}%
\contentsline {subsubsection}{\numberline {2.1.2.5}Bit Error Rate (BER)}{7}{subsubsection.2.1.2.5}%
\contentsline {section}{\numberline {2.2}Synchronous Architectures}{7}{section.2.2}%
\contentsline {subsection}{\numberline {2.2.1}Synchronous Flash ADC}{7}{subsection.2.2.1}%
\contentsline {subsection}{\numberline {2.2.2}The Power Bottleneck}{9}{subsection.2.2.2}%
\contentsline {subsection}{\numberline {2.2.3}SAR (Successive Approximation Register)}{11}{subsection.2.2.3}%
\contentsline {subsection}{\numberline {2.2.4}Pipeline}{11}{subsection.2.2.4}%
\contentsline {subsection}{\numberline {2.2.5}Sigma-Delta ($\Sigma \Delta $)}{11}{subsection.2.2.5}%
\contentsline {subsection}{\numberline {2.2.6}Dual-slope}{14}{subsection.2.2.6}%
\contentsline {section}{\numberline {2.3}Asynchronous Architectures}{14}{section.2.3}%
\contentsline {subsection}{\numberline {2.3.1}Level-Crossing Sampling (LCS)}{15}{subsection.2.3.1}%
\contentsline {subsection}{\numberline {2.3.2}Asynchronous Flash ADC}{15}{subsection.2.3.2}%
\contentsline {subsection}{\numberline {2.3.3}Advantage}{15}{subsection.2.3.3}%
\contentsline {subsection}{\numberline {2.3.4}Comparitive Evaluation}{15}{subsection.2.3.4}%
\contentsline {section}{\numberline {2.4}Figures of Merit for ADCs}{16}{section.2.4}%
\contentsline {subsection}{\numberline {2.4.1}Walden Figure of Merit ($FoM_W$)}{16}{subsection.2.4.1}%
\contentsline {subsection}{\numberline {2.4.2}Schreier Figure of Merit ($FoM_S$)}{17}{subsection.2.4.2}%
\contentsline {section}{\numberline {2.5}Calibration and Trimming Techniques}{17}{section.2.5}%
\contentsline {subsection}{\numberline {2.5.1}The Component Mismatch Problem}{17}{subsection.2.5.1}%
\contentsline {subsection}{\numberline {2.5.2}Calibration Classifications}{18}{subsection.2.5.2}%
\contentsline {subsection}{\numberline {2.5.3}Resistive Trimming Techniques}{18}{subsection.2.5.3}%
\contentsline {subsubsection}{\numberline {2.5.3.1}Internal Resistive Loading}{18}{subsubsection.2.5.3.1}%
\contentsline {subsubsection}{\numberline {2.5.3.2}Reference Ladder Trimming}{18}{subsubsection.2.5.3.2}%
\contentsline {subsection}{\numberline {2.5.4}Advantages of Resistive Trimming for Asynchronous ADCs}{19}{subsection.2.5.4}%
\contentsline {section}{\numberline {2.6}Related Works}{19}{section.2.6}%
\contentsline {chapter}{\numberline {3}Future Work Planning, Methodologies and Tools}{20}{chapter.3}%
\contentsline {section}{\numberline {3.1}Methodologies and Tools}{20}{section.3.1}%
\contentsline {section}{\numberline {3.2}Work Plan}{20}{section.3.2}%
\contentsline {chapter}{\numberline {4}Conclusions}{21}{chapter.4}%
