0.6
2019.1
May 24 2019
14:51:52
/home/it/DigitalSystemDesign/Lab7/even_odd_detector/even_odd_detector.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/DigitalSystemDesign/Lab7/even_odd_detector/even_odd_detector.srcs/sim_1/new/tb_even_odd_detector.sv,1733053355,systemVerilog,,,,tb_even_odd_detector,,,,,,,,
/home/it/DigitalSystemDesign/Lab7/even_odd_detector/even_odd_detector.srcs/sources_1/new/even_odd_detector.sv,1733055300,systemVerilog,,/home/it/DigitalSystemDesign/Lab7/even_odd_detector/even_odd_detector.srcs/sim_1/new/tb_even_odd_detector.sv,,even_odd_detector,,,,,,,,
