library IEEE;
use IEEE.STD_LOGIC_1164.all;


entity AccN is
generic(N    : positive :=8);
	port(dataIn: in std_logic_vector(N-1 downto 0))