Cazorla, F. J., Fernandez, E., Ramirez, A., and Valero, M. 2003. Improving memory latency aware fetch policies for SMT processors. In Proceedings of the International Symposium on High-Perfonnance Computing (ISHPC). Lecture Notes in Computer Science, vol. 2858, 70--85.
Francisco J. Cazorla , Alex Ramirez , Mateo Valero , Enrique Fernandez, Dynamically Controlled Resource Allocation in SMT Processors, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.171-182, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.17]
Seungryul Choi , Donald Yeung, Learning-Based SMT Processor Resource Distribution via Hill-Climbing, Proceedings of the 33rd annual international symposium on Computer Architecture, p.239-251, June 17-21, 2006[doi>10.1109/ISCA.2006.25]
Yuan Chou , Brian Fahs , Santosh Abraham, Microarchitecture Optimizations for Exploiting Memory-Level Parallelism, Proceedings of the 31st annual international symposium on Computer architecture, p.76, June 19-23, 2004, München, Germany
Gautham K. Dorai , Donald Yeung, Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.30, September 22-25, 2002
Karel Driesen , Urs Hölzle, The cascaded predictor: economical and adaptive branch target prediction, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.249-258, November 1998, Dallas, Texas, USA
Ali El-Moursy , David H. Albonesi, Front-End Policies for Improved Issue Efficiency in SMT Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.31, February 08-12, 2003
Stijn Everman , Lieven Eeckhout, A Memory-Level Parallelism Aware Fetch Policy for SMT Processors, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.240-249, February 10-14, 2007[doi>10.1109/HPCA.2007.346201]
S. Hily , A. Seznec, Branch Prediction and Simultaneous Multithreading, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.169, October 20-23, 1996
Jimenez, D. A. and Lin, C. 2002. Composite confidence estimators for enhanced speculation control. Tech. rep. TR-0214, Dept. of Computer Sciences, University of Texas at Austin.
Ron Kalla , Balaram Sinharoy , Joel M. Tendler, IBM Power5 Chip: A Dual-Core Multithreaded Processor, IEEE Micro, v.24 n.2, p.40-47, March 2004[doi>10.1109/MM.2004.1289290]
Kang, D. and Gaudiot, J.-L. 2004. Speculation control for simultaneous multithreading. In Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDFS'04). 76--85.
Jack L. Lo , Joel S. Emer , Henry M. Levy , Rebecca L. Stamm , Dean M. Tullsen , S. J. Eggers, Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading, ACM Transactions on Computer Systems (TOCS), v.15 n.3, p.322-354, Aug. 1997[doi>10.1145/263326.263382]
Kun Luo , Manoj Franklin , Shubhendu S. Mukherjee , André Seznec, Boosting SMT Performance by Speculation Control, Proceedings of the 15th International Parallel & Distributed Processing Symposium, p.2, April 23-27, 2001
Luo, K., Gummaraju, J., and Franklin, M. 2001b. Balancing throughput and fairness in SMT processors. In Proceedings of the IEEE International Symposium on Perfonnance Analysis of Systems and Software (ISPASS). 164--171.
Dan Pelleg , Andrew W. Moore, X-means: Extending K-means with Efficient Estimation of the Number of Clusters, Proceedings of the Seventeenth International Conference on Machine Learning, p.727-734, June 29-July 02, 2000
Yiannakis Sazeides , Rakesh Kumar , Dean M. Tullsen , Theofanis Constantinou, The Danger of Interval-Based Power Efficiency Metrics: When Worst Is Best, IEEE Computer Architecture Letters, v.4 n.1, p.1-1, January 2005[doi>10.1109/L-CA.2005.2]
Andre Seznec, Analysis of the O-GEometric History Length Branch Predictor, Proceedings of the 32nd annual international symposium on Computer Architecture, p.394-405, June 04-08, 2005[doi>10.1109/ISCA.2005.13]
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Dean M. Tullsen , Jeffery A. Brown, Handling long-latency loads in a simultaneous multithreading processor, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232993]
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224449]
Hans Vandierendonck , André Seznec, Fetch gating control through speculative instruction window weighting, Proceedings of the 2nd international conference on High performance embedded architectures and compilers, January 28-30, 2007, Ghent, Belgium
