  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_HLS_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.dat' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.res' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.res' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Project/FIR_v5/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.088 seconds; current allocated memory: 272.730 MB.
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.81 seconds; current allocated memory: 275.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,993 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,039 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 487 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,288 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,035 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,035 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 963 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 963 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 965 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 944 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v5/FIR_v5/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_2' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:69:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:65:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_2' (FIR_HLS.cpp:69:19) in function 'FIR_filter' completely with a factor of 4 (FIR_HLS.cpp:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (FIR_HLS.cpp:65:19) in function 'FIR_filter' completely with a factor of 5 (FIR_HLS.cpp:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_2' (FIR_HLS.cpp:69:19) in function 'FIR_filter' completely with a factor of 116 (FIR_HLS.cpp:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (FIR_HLS.cpp:65:19) in function 'FIR_filter' completely with a factor of 117 (FIR_HLS.cpp:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_2' (FIR_HLS.cpp:69:19) in function 'FIR_filter' completely with a factor of 5 (FIR_HLS.cpp:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (FIR_HLS.cpp:65:19) in function 'FIR_filter' completely with a factor of 6 (FIR_HLS.cpp:56:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_43' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_42' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_41' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_40' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:26:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_40' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:30:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_43' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:29:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_41' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:31:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_42' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:28:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_42' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:32:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_41' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:27:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_43' dimension 1 completely based on constant index. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:33:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_41' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_42' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_43' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_40' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:26:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_41' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:27:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_42' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:28:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_43' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:29:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_40' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:30:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_41' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:31:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_42' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:32:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_43' due to pipeline pragma (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:33:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_43': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:33:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_42': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:32:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_41': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:31:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_40': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:30:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_43': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_42': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:28:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_41': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:27:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_40': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_43': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_42': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_41': Complete partitioning on dimension 1. (c:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.269 seconds; current allocated memory: 277.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 277.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.11 seconds; current allocated memory: 282.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FIR_filter.2' into 'FIR_HLS' (FIR_HLS.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 285.156 MB.
INFO: [XFORM 203-602] Inlining function 'FIR_filter.2' into 'FIR_HLS' (FIR_HLS.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'FIR_filter.1' into 'FIR_HLS' (FIR_HLS.cpp:31) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'FIR_filter' (FIR_HLS.cpp:62:1)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FIR_HLS' (FIR_HLS.cpp:13:1)...27 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.603 seconds; current allocated memory: 306.723 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 321.410 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FIR_HLS' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=FIR_accu32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter'.
WARNING: [HLS 200-885] The II Violation in module 'FIR_filter' (function 'FIR_filter'): Unable to schedule 'load' operation 16 bit ('H_filter_FIR_kernel_load_1', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'H_filter_FIR_kernel'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'FIR_filter' (function 'FIR_filter'): Unable to schedule 'load' operation 16 bit ('H_filter_FIR_kernel_load_3', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'H_filter_FIR_kernel'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'FIR_filter' (function 'FIR_filter'): Unable to schedule 'load' operation 16 bit ('H_filter_FIR_kernel_load_43', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'H_filter_FIR_kernel'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'FIR_filter' (function 'FIR_filter'): Unable to schedule 'load' operation 16 bit ('H_filter_FIR_kernel_load_49', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'H_filter_FIR_kernel'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'FIR_filter' (function 'FIR_filter'): Unable to schedule 'store' operation 0 bit ('50_write_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_64', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'H_filter_FIR_kernel'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'FIR_filter' (function 'FIR_filter'): Unable to schedule 'store' operation 0 bit ('103_write_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_11', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array 'H_filter_FIR_kernel'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'FIR_filter' (function 'FIR_filter'): Unable to schedule 'store' operation 0 bit ('111_write_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_3', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' due to limited memory ports (II = 86). Please consider using a memory core with more ports or partitioning the array 'H_filter_FIR_kernel'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'FIR_filter' (function 'FIR_filter'): Unable to schedule 'store' operation 0 bit ('114_write_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' due to limited memory ports (II = 87). Please consider using a memory core with more ports or partitioning the array 'H_filter_FIR_kernel'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 88, Depth = 88, function 'FIR_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 7.723 seconds; current allocated memory: 325.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 326.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp1_i89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp1_i) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_HLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 88, Depth = 100, function 'FIR_HLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 326.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 326.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_10ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_10s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_10s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_14ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_8ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_8s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_8s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9ns_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_17s_17s_6s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_26s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_27s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_31s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_12s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_13s_29s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_4ns_23s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_6ns_31s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_24s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_25s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_24s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8s_25s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_22s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_24s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_25s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_10ns_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_18s_16s_6ns_22s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mul_sub_16s_15ns_16s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter'.
INFO: [RTMG 210-278] Implementing memory 'FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.193 seconds; current allocated memory: 332.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR_HLS' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'mod_value' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_43_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_43_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_43_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_43_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_41_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_41_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_41_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_41_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_42_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_42_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_42_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_42_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_42_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_42_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_42_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_42_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_41_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_41_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_41_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_41_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_43_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_43_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_43_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_43_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_HLS' pipeline 'FIR_HLS' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_13ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_12s_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_12s_30s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_30s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_28s_28_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13ns_27s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13ns_27s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13ns_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13ns_28s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_24s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_24s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_24s_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_27s_27_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_27_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_28_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_HLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.383 seconds; current allocated memory: 346.941 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.164 seconds; current allocated memory: 353.273 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.986 seconds; current allocated memory: 358.293 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR_HLS.
INFO: [HLS 200-789] **** Estimated Fmax: 182.42 MHz
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 3 seconds. Total elapsed time: 40.904 seconds; peak allocated memory: 359.191 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 45s
