/*! \file  pm_config_target_sbl_sequence.c
 *  
 *  \brief  File Contains the PMIC Set Mode Driver Implementation
 *  \details Set Mode Driver implementation is responsible for setting and getting
 *  all mode settings such as Register values, memory values, etc.
 *  
 *    PMIC code generation Version: 1.0.0.0
 *    Date: 2018-07-05
 *    PMIC SBL Version: SDM670-SBL-20180705-b0x19_v0x28 - Approved
 *    PBS RAM Version: PM670_RAM_b0x09_v0x0E
 *    PBS RAM Version: PM670_RAM_b0x19_v0x14
 *    PBS RAM Version: PM670L_RAM_b0x09_v0x0C
 *    PBS RAM Version: PM670L_RAM_b0x19_v0x15
 *    This file contains code for Target specific settings and modes.
 *  
 *  &copy; Copyright 2018 Qualcomm Technologies Inc., All Rights Reserved
 */

/*===========================================================================

                        EDIT HISTORY FOR MODULE

  This document is created by a code generator, therefore this section will
  not contain comments describing changes made to the module.

$Header: //components/rel/boot.xf/2.1/QcomPkg/SDM670Pkg/Library/PmicLib/target/sdm670_pm660_pm660l/psi/pm_config_target_sbl_sequence.c#13 $ 
$DateTime: 2018/08/09 01:23:03 $  $Author: pwbldsvc $

when       who     what, where, why
--------   ---     ---------------------------------------------------------- 

===========================================================================*/

/*===========================================================================

                     INCLUDE FILES 

===========================================================================*/

#include "pm_target_information.h"
#include "pm_config_sbl.h"

/*========================== SBL Sequence LUT =============================*/

//NOTES ON CREATING SBL SEQUENCE:

//1. When creating SBL sequence(Table A), if configuration do not need conditional check, set cond start/end index to 0
//2. If Reg configuration require conditional check, indicate the range of conditional check using cond start/end index
//3. For Reg operation PM_SBL_DELAY case, address field contains delay amount in us
//4. For Reg Operation PM_SBL_PBS_RAM case, data field contains index to access in PBS RAM Table
//5. For Reg Operation PM_SBL_PBS_RAM case, address field contains size of PBS RAM

//Table B (Conditional configuration check Table):
//1. DO NOT use the first entry. Index 0 is used when no conditional configuration is needed (This is just to avoid confusion)
//2. Single or multiple configuration can be added in Table B
//3. If multiple configuration is needed, it should be entered in a consecutive order, so that it can be indexed in one range(from Table A)

pm_sbl_config_info_type
pm_sbl_config_info = 
{
   PSI_SIGNATURE,  // PSI_SIGNATURE
   0x01,           // PSI Major Version
   0x02,           // PSI Minor Version
   0x01,           // Number of target configurations
   0xB            // Total number of conditional entries on pm_sbl_cond_seq_type table (Example: 0x11=17)
};




pm_sbl_cond_seq_type
pm_sbl_cond_seq [ ] = 
{
   //sid	data		Mask	register	operator
   // Clogic_0  From Line 406  CLOGIC
   { 0,		0x03,		0xFF,		0x095C,		LESS},	//1
   // Clogic_1  From Line 410  CLOGIC
   { 0,		0x01,		0xFF,		0x0102,		EQUAL},	//2
   { 0,		0x01,		0xFF,		0x0103,		EQUAL},	//3
   // Clogic_2  From Line 414  CLOGIC
   { 0,		0x03,		0xFF,		0x095C,		EQUAL},	//4
   // Clogic_3  From Line 417  CLOGIC
   { 0,		0x2B,		0xFF,		0x1358,		EQUAL},	//5
   // Clogic_4  From Line 420  CLOGIC
   { 0,		0x6A,		0xFF,		0x1358,		EQUAL},	//6
   // Clogic_5  From Line 423  CLOGIC
   { 0,		0x26,		0xFF,		0x0161,		LESS_OR_EQUAL},	//7
   // Clogic_7  From Line 429  CLOGIC
   { 0,		0x00,		0x01,		0x1358,		EQUAL},	//8
   // Clogic_8  From Line 432  CLOGIC
   { 0,		0x01,		0xFF,		0x0103,		GREATER},	//9
   // Clogic_9_Old_OTPs  From Line 435  CLOGIC
   { 0,		0x05,		0xFF,		0x0161,		LESS},	//10
   // Clogic_10_New_OTPs  From Line 438  CLOGIC
   { 0,		0x05,		0xFF,		0x0161,		GREATER_OR_EQUAL},	//11
};


pm_sbl_seq_type
pm_sbl_seq [ ] =
{

   // MODE - PBS_CONFIG_PM670 : 1
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0x80,		0x7040,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 447     Source: Write(PM670.PBS_CORE.MEM_INTF_CFG, 0x80)
   { 0,		0xC0,		0x7041,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 448     Source: Write(PM670.PBS_CORE.MEM_INTF_CTL, 0xC0)
   { 0,		0x00,		0x7042,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 449     Source: Write(PM670.PBS_CORE.MEM_INTF_ADDR_LSB, 0x0)
   { 0,		0x08,		0x7043,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 450     Source: Write(PM670.PBS_CORE.MEM_INTF_ADDR_MSB, 0x8)
   { 0,		0,		0x0200,		0xFF,	PM_SBL_PBS_RAM,	10,		10},	// Line 453     Source: LoadPbs("PM670_RAM_b0x09_v0x0E", None, Clogic_9_Old_OTPs)
   { 0,		0x0E,		0x0154,		0xFF,	PM_SBL_WRITE,	10,		10},	// Line 454     Source: Write(PM670.REVID.PBS_OTP_ID_0, 0x0E, 0xFF, None, Clogic_9_Old_OTPs)
   { 0,		1,		0x0200,		0xFF,	PM_SBL_PBS_RAM,	11,		11},	// Line 455     Source: LoadPbs("PM670_RAM_b0x19_v0x14", None, Clogic_10_New_OTPs)
   { 0,		0x14,		0x0154,		0xFF,	PM_SBL_WRITE,	11,		11},	// Line 456     Source: Write(PM670.REVID.PBS_OTP_ID_0, 0x14, 0xFF, None, Clogic_10_New_OTPs)
   { 0,		0x00,		0x7040,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 458     Source: Write(PM670.PBS_CORE.MEM_INTF_CFG, 0x0)
   { 0,		0x00,		0x7041,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 459     Source: Write(PM670.PBS_CORE.MEM_INTF_CTL, 0x0)
   { 0,		0x00,		0x7042,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 460     Source: Write(PM670.PBS_CORE.MEM_INTF_ADDR_LSB, 0x0)
   { 0,		0x00,		0x7043,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 461     Source: Write(PM670.PBS_CORE.MEM_INTF_ADDR_MSB, 0x0)
   { 0,		0x08,		0x7050,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 462     Source: Write(PM670.PBS_CORE.TRIG_START_ADDR_LSB_0, 0x08)
   { 0,		0x08,		0x7051,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 463     Source: Write(PM670.PBS_CORE.TRIG_START_ADDR_MSB_0, 0x08)
   { 0,		0x0C,		0x7054,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 464     Source: Write(PM670.PBS_CORE.TRIG_START_ADDR_LSB_1, 0x0C)
   { 0,		0x08,		0x7055,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 465     Source: Write(PM670.PBS_CORE.TRIG_START_ADDR_MSB_1, 0x08)
   { 0,		0x10,		0x7058,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 466     Source: Write(PM670.PBS_CORE.TRIG_START_ADDR_LSB_2, 0x10)
   { 0,		0x08,		0x7059,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 467     Source: Write(PM670.PBS_CORE.TRIG_START_ADDR_MSB_2, 0x08)
   { 0,		0x14,		0x705C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 468     Source: Write(PM670.PBS_CORE.TRIG_START_ADDR_LSB_3, 0x14)
   { 0,		0x08,		0x705D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 469     Source: Write(PM670.PBS_CORE.TRIG_START_ADDR_MSB_3, 0x08)
   { 0,		0xA5,		0x70D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 470     Source: Write(PM670.PBS_CORE.SEC_ACCESS, 0xA5)
   { 0,		0x00,		0x70DA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 471     Source: Write(PM670.PBS_CORE.PERPH_RESET_CTL3, 0x0)
   { 0,		0x6D,		0x7340,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 483     Source: Write(PM670.PBS_CLIENT2.HW_TRIG_RE_EN, 0x6D)
   { 0,		0x0C,		0x7341,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 486     Source: Write(PM670.PBS_CLIENT2.HW_TRIG_FE_EN, 0x0C)
   { 0,		0xFF,		0x7248,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 495     Source: Write(PM670.PBS_CLIENT1.TRIG_LATCHED_CLR, 0xFF)
   { 0,		0xFF,		0x7348,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 496     Source: Write(PM670.PBS_CLIENT2.TRIG_LATCHED_CLR, 0xFF)
   { 0,		0xFF,		0x7448,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 497     Source: Write(PM670.PBS_CLIENT3.TRIG_LATCHED_CLR, 0xFF)
   { 0,		0x80,		0x7246,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 500     Source: Write(PM670.PBS_CLIENT1.EN_CTL, 0x80)
   { 0,		0x80,		0x7346,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 501     Source: Write(PM670.PBS_CLIENT2.EN_CTL, 0x80)
   { 0,		0x80,		0x7446,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 502     Source: Write(PM670.PBS_CLIENT3.EN_CTL, 0x80)
   { 0,		0x80,		0x7040,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 504     Source: Write(PM670.PBS_CORE.MEM_INTF_CFG, 0x80)
   { 0,		0x00,		0x7040,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 505     Source: Write(PM670.PBS_CORE.MEM_INTF_CFG, 0x0)
   { 0,		0x02,		0x7311,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 508     Source: Write(PM670.PBS_CLIENT2.INT_SET_TYPE, 0x02)
   { 0,		0x02,		0x7312,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 509     Source: Write(PM670.PBS_CLIENT2.INT_POLARITY_HIGH, 0x02)
   // MODE - PBS_CONFIG_PM670L : 2
   //sid	data		register	Mask	reg op		cond start	cond end
   { 2,		0x80,		0x7040,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 514     Source: Write(PM670L.PBS_CORE.MEM_INTF_CFG, 0x80)
   { 2,		0xC0,		0x7041,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 515     Source: Write(PM670L.PBS_CORE.MEM_INTF_CTL, 0xC0)
   { 2,		0x00,		0x7042,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 516     Source: Write(PM670L.PBS_CORE.MEM_INTF_ADDR_LSB, 0x00)
   { 2,		0x06,		0x7043,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 517     Source: Write(PM670L.PBS_CORE.MEM_INTF_ADDR_MSB, 0x06)
   { 2,		2,		0x0200,		0xFF,	PM_SBL_PBS_RAM,	10,		10},	// Line 520     Source: LoadPbs("PM670L_RAM_b0x09_v0x0C", None, Clogic_9_Old_OTPs)
   { 2,		0x0C,		0x0154,		0xFF,	PM_SBL_WRITE,	10,		10},	// Line 521     Source: Write(PM670L.REVID.PBS_OTP_ID_0, 0x0C, 0xFF, None, Clogic_9_Old_OTPs)
   { 2,		3,		0x0200,		0xFF,	PM_SBL_PBS_RAM,	11,		11},	// Line 522     Source: LoadPbs("PM670L_RAM_b0x19_v0x15", None, Clogic_10_New_OTPs)
   { 2,		0x15,		0x0154,		0xFF,	PM_SBL_WRITE,	11,		11},	// Line 523     Source: Write(PM670L.REVID.PBS_OTP_ID_0, 0x15, 0xFF, None, Clogic_10_New_OTPs)
   { 2,		0x00,		0x7040,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 525     Source: Write(PM670L.PBS_CORE.MEM_INTF_CFG, 0x0)
   { 2,		0x00,		0x7041,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 526     Source: Write(PM670L.PBS_CORE.MEM_INTF_CTL, 0x0)
   { 2,		0x00,		0x7042,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 527     Source: Write(PM670L.PBS_CORE.MEM_INTF_ADDR_LSB, 0x0)
   { 2,		0x00,		0x7043,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 528     Source: Write(PM670L.PBS_CORE.MEM_INTF_ADDR_MSB, 0x0)
   { 2,		0x06,		0x7051,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 529     Source: Write(PM670L.PBS_CORE.TRIG_START_ADDR_MSB_0, 0x06)
   { 2,		0x08,		0x7050,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 530     Source: Write(PM670L.PBS_CORE.TRIG_START_ADDR_LSB_0, 0x08)
   { 2,		0x06,		0x7055,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 531     Source: Write(PM670L.PBS_CORE.TRIG_START_ADDR_MSB_1, 0x06)
   { 2,		0x0C,		0x7054,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 532     Source: Write(PM670L.PBS_CORE.TRIG_START_ADDR_LSB_1, 0x0C)
   { 2,		0x06,		0x7059,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 533     Source: Write(PM670L.PBS_CORE.TRIG_START_ADDR_MSB_2, 0x06)
   { 2,		0x10,		0x7058,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 534     Source: Write(PM670L.PBS_CORE.TRIG_START_ADDR_LSB_2, 0x10)
   { 2,		0xA5,		0x70D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 535     Source: Write(PM670L.PBS_CORE.SEC_ACCESS, 0xA5)
   { 2,		0x00,		0x70DA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 536     Source: Write(PM670L.PBS_CORE.PERPH_RESET_CTL3, 0x0)
   { 2,		0x08,		0x7240,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 542     Source: Write(PM670L.PBS_CLIENT1.HW_TRIG_RE_EN, 0x08)
   { 2,		0x61,		0x7340,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 548     Source: Write(PM670L.PBS_CLIENT2.HW_TRIG_RE_EN, 0x61)
   { 2,		0x01,		0x7341,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 551     Source: Write(PM670L.PBS_CLIENT2.HW_TRIG_FE_EN, 0x01)
   { 2,		0xFF,		0x7248,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 553     Source: Write(PM670L.PBS_CLIENT1.TRIG_LATCHED_CLR, 0xFF)
   { 2,		0xFF,		0x7348,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 554     Source: Write(PM670L.PBS_CLIENT2.TRIG_LATCHED_CLR, 0xFF)
   { 2,		0x80,		0x7246,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 555     Source: Write(PM670L.PBS_CLIENT1.EN_CTL, 0x80)
   { 2,		0x80,		0x7346,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 556     Source: Write(PM670L.PBS_CLIENT2.EN_CTL, 0x80)
   { 2,		0x80,		0x7040,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 557     Source: Write(PM670L.PBS_CORE.MEM_INTF_CFG, 0x80)
   { 2,		0x00,		0x7040,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 558     Source: Write(PM670L.PBS_CORE.MEM_INTF_CFG, 0x0)
   // MODE - PON_INIT : 3
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0xA5,		0x2CD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 564     Source: Write(PM670.MBG1.SEC_ACCESS, 0xA5)
   { 0,		0x05,		0x2CDA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 565     Source: Write(PM670.MBG1.PERPH_RESET_CTL3, 0x05)
   { 0,		0xA5,		0x08D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 566     Source: Write(PM670.PON.SEC_ACCESS, 0xA5)
   { 0,		0xED,		0x0884,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 567     Source: Write(PM670.PON.UVLO_CTL, 0xED)
   { 0,		0xA5,		0x08D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 568     Source: Write(PM670.PON.SEC_ACCESS, 0xA5)
   { 0,		0xAB,		0x0886,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 569     Source: Write(PM670.PON.OVLO_CTL, 0xAB)
   { 2,		0xA5,		0x08D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 570     Source: Write(PM670L.PON.SEC_ACCESS, 0xA5)
   { 2,		0xED,		0x0884,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 571     Source: Write(PM670L.PON.UVLO_CTL, 0xED)
   { 2,		0xA5,		0x08D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 572     Source: Write(PM670L.PON.SEC_ACCESS, 0xA5)
   { 2,		0xAB,		0x0886,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 573     Source: Write(PM670L.PON.OVLO_CTL, 0xAB)
   { 0,		0x80,		0x087F,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 574     Source: Write(PM670.PON.SMPL_CTL, 0x80)
   { 0,		0x48,		0x3C42,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 576     Source: Write(PM670.VDDGEN.ONE_REG_CTL, 0x48)
   { 2,		0x40,		0x3C42,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 577     Source: Write(PM670L.VDDGEN.ONE_REG_CTL, 0x40)
   // MODE - COINCELL : 4
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0x01,		0x2845,		0xFF,	PM_SBL_WRITE,	9,		9},	// Line 583     Source: Write(PM670.COIN.COIN_CHG_VSET, 0x01, 0xFF, None, Clogic_8)
   { 0,		0x80,		0x2846,		0xFF,	PM_SBL_WRITE,	9,		9},	// Line 584     Source: Write(PM670.COIN.EN_CTL, 0x80, 0xFF, None, Clogic_8)
   // MODE - INIT_GENERAL : 5
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0x80,		0x3746,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 588     Source: Write(PM670.VADC_HC4_CAL.EN_CTL1, 0x80)
   { 0,		0x80,		0x3747,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 589     Source: Write(PM670.VADC_HC4_CAL.CONV_REQ, 0x80)
   // MODE - PBUS_LOGGER_RESET_CONFIG : 6
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0xA5,		0x04D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 594     Source: Write(PM670.BUS.SEC_ACCESS, 0xA5)
   { 0,		0x01,		0x04DA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 595     Source: Write(PM670.BUS.PERPH_RESET_CTL3, 0x01)
   { 2,		0xA5,		0x04D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 597     Source: Write(PM670L.BUS.SEC_ACCESS, 0xA5)
   { 2,		0x01,		0x04DA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 598     Source: Write(PM670L.BUS.PERPH_RESET_CTL3, 0x01)
   // MODE - RESET_CONFIG_PM670 : 7
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0x74,		0x0880,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 602     Source: Write(PM670.PON.PON_TRIGGER_EN, 0x74)
   { 0,		0x99,		0x012C,		0xFF,	PM_SBL_DELAY,	0,		0},	// Line 603     Source: Delay(300)
   { 0,		0x08,		0x0842,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 604     Source: Write(PM670.PON.KPDPWR_N_RESET_S2_CTL, 0x8)
   { 0,		0x99,		0x012C,		0xFF,	PM_SBL_DELAY,	0,		0},	// Line 605     Source: Delay(300)
   { 0,		0x80,		0x0843,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 606     Source: Write(PM670.PON.KPDPWR_N_RESET_S2_CTL2, 0x80)
   { 0,		0x99,		0x012C,		0xFF,	PM_SBL_DELAY,	0,		0},	// Line 607     Source: Delay(300)
   { 0,		0xF4,		0x0880,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 608     Source: Write(PM670.PON.PON_TRIGGER_EN, 0xF4)
   { 0,		0x99,		0x012C,		0xFF,	PM_SBL_DELAY,	0,		0},	// Line 609     Source: Delay(300)
   { 0,		0x00,		0x085B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 610     Source: Write(PM670.PON.PS_HOLD_RESET_CTL2, 0x00)
   { 0,		0x99,		0x0096,		0xFF,	PM_SBL_DELAY,	0,		0},	// Line 611     Source: Delay(150)
   { 0,		0x08,		0x085A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 612     Source: Write(PM670.PON.PS_HOLD_RESET_CTL, 0x8)
   { 0,		0x99,		0x0096,		0xFF,	PM_SBL_DELAY,	0,		0},	// Line 613     Source: Delay(150)
   { 0,		0x80,		0x085B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 614     Source: Write(PM670.PON.PS_HOLD_RESET_CTL2, 0x80)
   // MODE - RESET_CONFIG_PM670L : 8
   //sid	data		register	Mask	reg op		cond start	cond end
   { 2,		0x00,		0x085B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 619     Source: Write(PM670L.PON.PS_HOLD_RESET_CTL2, 0x0)
   { 0,		0x99,		0x012C,		0xFF,	PM_SBL_DELAY,	0,		0},	// Line 620     Source: Delay(300)
   // MODE - INTERRUPT : 9
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0x80,		0x0546,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 632     Source: Write(PM670.INT.EN_CTL1, 0x80)
   { 2,		0x80,		0x0546,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 633     Source: Write(PM670L.INT.EN_CTL1, 0x80)
   // MODE - BUA : 10
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0x16,		0x1C40,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 639     Source: Write(PM670.BUA_2UICC_DUAL_BATT_ALARM.BUA_CTL1, 0x16)
   { 0,		0x02,		0xC640,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 640     Source: Write(PM670.GPIO07.MODE_CTL, 0x2)
   { 0,		0x02,		0xC644,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 641     Source: Write(PM670.GPIO07.DIG_OUT_SOURCE_CTL, 0x2)
   { 0,		0x22,		0xC645,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 642     Source: Write(PM670.GPIO07.DIG_OUT_DRV_CTL, 0x22)
   { 0,		0x80,		0xC646,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 643     Source: Write(PM670.GPIO07.EN_CTL, 0x80)
   { 0,		0x80,		0x1C46,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 644     Source: Write(PM670.BUA_2UICC_DUAL_BATT_ALARM.EN_CTL1, 0x80)
   // MODE - CLOCKS_PM670_STANDALONE : 11
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0x40,		0x6044,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 649     Source: Write(PM670.RTC_RW.TIME_ADJ, 0x40)
   { 0,		0x0D,		0x5058,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 650     Source: Write(PM670.XO.XO_COMP, 0x0D)
   { 0,		0x00,		0x5059,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 651     Source: Write(PM670.XO.XO_COMP_CTL, 0x00)
   { 0,		0x80,		0x505E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 652     Source: Write(PM670.XO.ICTL, 0x80)
   { 0,		0x00,		0x5046,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 653     Source: Write(PM670.XO.EN_CTL, 0x00)
   { 0,		0x01,		0x5048,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 654     Source: Write(PM670.XO.LDO_XO_EN_CTL, 0x01)
   { 0,		0xA5,		0x59D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 655     Source: Write(PM670.CLK_DIST.SEC_ACCESS, 0xA5)
   { 0,		0x01,		0x5941,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 656     Source: Write(PM670.CLK_DIST.CLK_CTL2, 0x01)
   { 0,		0xA5,		0x59D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 657     Source: Write(PM670.CLK_DIST.SEC_ACCESS, 0xA5)
   { 0,		0x00,		0x5944,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 658     Source: Write(PM670.CLK_DIST.CLK_CTL5, 0x00)
   { 0,		0x02,		0x514C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 659     Source: Write(PM670.LN_BB_CLK1.CLK_TIMER, 0x2)
   { 0,		0x02,		0x524C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 660     Source: Write(PM670.LN_BB_CLK2.CLK_TIMER, 0x2)
   { 0,		0x02,		0x534C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 661     Source: Write(PM670.LN_BB_CLK3.CLK_TIMER, 0x2)
   { 0,		0x03,		0x544C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 662     Source: Write(PM670.RF_CLK1.CLK_TIMER, 0x3)
   { 0,		0x03,		0x554C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 663     Source: Write(PM670.RF_CLK2.CLK_TIMER, 0x3)
   { 0,		0x01,		0x5447,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 665     Source: Write(PM670.RF_CLK1.CLK_EN_CTL, 0x01)
   { 0,		0x00,		0x5446,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 667     Source: Write(PM670.RF_CLK1.EN_CTL, 0x00)
   { 0,		0x07,		0x5043,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 669     Source: Write(PM670.XO.LDO_XO_VOLTAGE_CTL2, 0x7)
   { 0,		0x01,		0x5443,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 671     Source: Write(PM670.RF_CLK1.EDGE_CTL1, 0x01)
   { 0,		0x02,		0x5444,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 672     Source: Write(PM670.RF_CLK1.DRV_CTL1, 0x02)
   { 0,		0x80,		0x6046,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 673     Source: Write(PM670.RTC_RW.EN_CTL1, 0x80)
   { 0,		0x80,		0x5A5B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 674     Source: Write(PM670.SLEEP_CLK1.CAL_RC4, 0x80)
   { 0,		0x80,		0x5448,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 675     Source: Write(PM670.RF_CLK1.PD_CTL, 0x80)
   { 0,		0x80,		0x5548,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 676     Source: Write(PM670.RF_CLK2.PD_CTL, 0x80)
   // MODE - CLOCKS_PM670_COMMON : 12
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0xA5,		0x59D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 682     Source: Write(PM670.CLK_DIST.SEC_ACCESS, 0xA5)
   { 0,		0x34,		0x5940,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 683     Source: Write(PM670.CLK_DIST.CLK_CTL1, 0x34)
   { 0,		0x01,		0x5346,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 684     Source: Write(PM670.LN_BB_CLK3.EN_CTL, 0x1)
   { 0,		0x02,		0x5B43,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 685     Source: Write(PM670.DIV_CLK1.DIV_CTL1, 0x2)
   { 0,		0xA5,		0x54D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 686     Source: Write(PM670.RF_CLK1.SEC_ACCESS, 0xA5)
   { 0,		0x00,		0x54E3,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 687     Source: Write(PM670.RF_CLK1.TEST2, 0x0)
   { 0,		0xA5,		0x55D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 688     Source: Write(PM670.RF_CLK2.SEC_ACCESS, 0xA5)
   { 0,		0x00,		0x55E3,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 689     Source: Write(PM670.RF_CLK2.TEST2, 0x0)
   { 0,		0xA5,		0x51D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 690     Source: Write(PM670.LN_BB_CLK1.SEC_ACCESS, 0xA5)
   { 0,		0x00,		0x51E3,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 691     Source: Write(PM670.LN_BB_CLK1.TEST2, 0x0)
   { 0,		0xA5,		0x52D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 692     Source: Write(PM670.LN_BB_CLK2.SEC_ACCESS, 0xA5)
   { 0,		0x00,		0x52E3,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 693     Source: Write(PM670.LN_BB_CLK2.TEST2, 0x0)
   { 0,		0xA5,		0x53D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 694     Source: Write(PM670.LN_BB_CLK3.SEC_ACCESS, 0xA5)
   { 0,		0x00,		0x53E3,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 695     Source: Write(PM670.LN_BB_CLK3.TEST2, 0x0)
   // MODE - LDO_CONFIG : 13
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0x07,		0x4149,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 701     Source: Write(PM670.LDO02.MODE_CTL2, 0x7)
   { 1,		0x07,		0x4449,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 702     Source: Write(PM670.LDO05.MODE_CTL2, 0x7)
   { 1,		0x07,		0x4549,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 703     Source: Write(PM670.LDO06.MODE_CTL2, 0x7)
   { 1,		0x07,		0x4649,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 704     Source: Write(PM670.LDO07.MODE_CTL2, 0x7)
   { 1,		0x07,		0x4849,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 705     Source: Write(PM670.LDO09.MODE_CTL2, 0x7)
   { 1,		0x07,		0x4949,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 706     Source: Write(PM670.LDO10.MODE_CTL2, 0x7)
   { 1,		0x07,		0x4B49,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 707     Source: Write(PM670.LDO12.MODE_CTL2, 0x7)
   { 3,		0x07,		0x4849,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 708     Source: Write(PM670L.LDO09.MODE_CTL2, 0x7)
   { 3,		0x07,		0x4949,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 709     Source: Write(PM670L.LDO10.MODE_CTL2, 0x7)
   // MODE - LDO_PD : 14
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0x00,		0x5248,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 715     Source: Write(PM670.LDO19.PD_CTL, 0x00)
   // MODE - LDO_STEPPER_RATE : 15
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0x82,		0x4161,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 719     Source: Write(PM670.LDO02.STEPPER_CTL, 0x82)
   { 1,		0x82,		0x4261,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 720     Source: Write(PM670.LDO03.STEPPER_CTL, 0x82)
   { 1,		0x82,		0x4461,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 721     Source: Write(PM670.LDO05.STEPPER_CTL, 0x82)
   { 1,		0x82,		0x4561,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 722     Source: Write(PM670.LDO06.STEPPER_CTL, 0x82)
   { 1,		0x82,		0x4661,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 723     Source: Write(PM670.LDO07.STEPPER_CTL, 0x82)
   { 3,		0x82,		0x4861,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 724     Source: Write(PM670L.LDO09.STEPPER_CTL, 0x82)
   { 3,		0x82,		0x4961,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 725     Source: Write(PM670L.LDO10.STEPPER_CTL, 0x82)
   // MODE - LDO_OCP : 16
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0xD4,		0x4066,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 732     Source: Write(PM670.LDO01.OCP_CTL1, 0xD4)
   { 1,		0xD4,		0x4266,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 734     Source: Write(PM670.LDO03.OCP_CTL1, 0xD4)
   { 1,		0xD4,		0x4566,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 737     Source: Write(PM670.LDO06.OCP_CTL1, 0xD4)
   { 1,		0xD4,		0x4766,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 739     Source: Write(PM670.LDO08.OCP_CTL1, 0xD4)
   { 1,		0xD4,		0x4866,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 740     Source: Write(PM670.LDO09.OCP_CTL1, 0xD4)
   { 1,		0xD4,		0x4966,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 741     Source: Write(PM670.LDO10.OCP_CTL1, 0xD4)
   { 1,		0xD4,		0x4A66,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 742     Source: Write(PM670.LDO11.OCP_CTL1, 0xD4)
   { 1,		0xD4,		0x4C66,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 744     Source: Write(PM670.LDO13.OCP_CTL1, 0xD4)
   { 1,		0xD4,		0x4D66,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 745     Source: Write(PM670.LDO14.OCP_CTL1, 0xD4)
   { 1,		0xD4,		0x4F66,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 747     Source: Write(PM670.LDO16.OCP_CTL1, 0xD4)
   { 1,		0xD4,		0x5166,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 749     Source: Write(PM670.LDO18.OCP_CTL1, 0xD4)
   { 1,		0xD4,		0x5266,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 750     Source: Write(PM670.LDO19.OCP_CTL1, 0xD4)
   { 3,		0xD4,		0x4066,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 752     Source: Write(PM670L.LDO01.OCP_CTL1, 0xD4)
   { 3,		0xD4,		0x4266,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 754     Source: Write(PM670L.LDO03.OCP_CTL1, 0xD4)
   { 3,		0xD4,		0x4366,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 755     Source: Write(PM670L.LDO04.OCP_CTL1, 0xD4)
   { 3,		0xD4,		0x4666,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 758     Source: Write(PM670L.LDO07.OCP_CTL1, 0xD4)
   { 3,		0xD4,		0x4766,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 759     Source: Write(PM670L.LDO08.OCP_CTL1, 0xD4)
   { 3,		0xD4,		0x4866,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 760     Source: Write(PM670L.LDO09.OCP_CTL1, 0xD4)
   { 3,		0xD4,		0x4966,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 761     Source: Write(PM670L.LDO10.OCP_CTL1, 0xD4)
   { 3,		0xE4,		0x4566,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 764     Source: Write(PM670L.LDO06.OCP_CTL1, 0xE4)
   // MODE - RPMH_INIT_PIN_CTRL_CONFIGS : 17
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0x01,		0x0970,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 782     Source: Write(PM670.MISC.RF_CLK_LDO_HW_EN, 0x01)
   { 0,		0xA5,		0x09D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 784     Source: Write(PM670.MISC.SEC_ACCESS, 0xA5)
   { 0,		0x0D,		0x09DA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 785     Source: Write(PM670.MISC.PERPH_RESET_CTL3, 0x0D)
   { 1,		0x07,		0x4549,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 787     Source: Write(PM670.LDO06.MODE_CTL2, 0x7)
   { 1,		0x22,		0x4547,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 788     Source: Write(PM670.LDO06.FOLLOW_HWEN, 0x22)
   { 1,		0x07,		0x4849,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 790     Source: Write(PM670.LDO09.MODE_CTL2, 0x7)
   { 1,		0x22,		0x4847,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 791     Source: Write(PM670.LDO09.FOLLOW_HWEN, 0x22)
   { 1,		0x07,		0x5249,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 793     Source: Write(PM670.LDO19.MODE_CTL2, 0x7)
   { 1,		0x22,		0x5247,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 794     Source: Write(PM670.LDO19.FOLLOW_HWEN, 0x22)
   { 1,		0x07,		0x5149,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 796     Source: Write(PM670.LDO18.MODE_CTL2, 0x7)
   { 1,		0x20,		0x5147,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 797     Source: Write(PM670.LDO18.FOLLOW_HWEN, 0x20)
   { 1,		0x04,		0x4247,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 801     Source: Write(PM670.LDO03.FOLLOW_HWEN, 0x04)
   { 1,		0x04,		0x4647,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 802     Source: Write(PM670.LDO07.FOLLOW_HWEN, 0x04)
   { 1,		0x04,		0x4B47,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 803     Source: Write(PM670.LDO12.FOLLOW_HWEN, 0x04)
   // MODE - LDO_VSET : 18
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0xB0,		0x4040,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 810     Source: Write(PM670.LDO01.VSET_LB, 0xB0)
   { 1,		0x04,		0x4041,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 811     Source: Write(PM670.LDO01.VSET_UB, 0x04)
   { 1,		0xE8,		0x4140,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 812     Source: Write(PM670.LDO02.VSET_LB, 0xE8)
   { 1,		0x03,		0x4141,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 813     Source: Write(PM670.LDO02.VSET_UB, 0x03)
   { 1,		0xE8,		0x4240,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 814     Source: Write(PM670.LDO03.VSET_LB, 0xE8)
   { 1,		0x03,		0x4241,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 815     Source: Write(PM670.LDO03.VSET_UB, 0x03)
   { 1,		0x20,		0x4440,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 817     Source: Write(PM670.LDO05.VSET_LB, 0x20)
   { 1,		0x03,		0x4441,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 818     Source: Write(PM670.LDO05.VSET_UB, 0x03)
   { 1,		0x18,		0x4540,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 819     Source: Write(PM670.LDO06.VSET_LB, 0x18)
   { 1,		0x05,		0x4541,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 820     Source: Write(PM670.LDO06.VSET_UB, 0x05)
   { 1,		0xB0,		0x4640,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 821     Source: Write(PM670.LDO07.VSET_LB, 0xB0)
   { 1,		0x04,		0x4641,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 822     Source: Write(PM670.LDO07.VSET_UB, 0x04)
   { 1,		0x08,		0x4740,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 823     Source: Write(PM670.LDO08.VSET_LB, 0x08)
   { 1,		0x07,		0x4741,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 824     Source: Write(PM670.LDO08.VSET_UB, 0x07)
   { 1,		0x08,		0x4840,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 825     Source: Write(PM670.LDO09.VSET_LB, 0x08)
   { 1,		0x07,		0x4841,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 826     Source: Write(PM670.LDO09.VSET_UB, 0x07)
   { 1,		0x08,		0x4940,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 827     Source: Write(PM670.LDO10.VSET_LB, 0x08)
   { 1,		0x07,		0x4941,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 828     Source: Write(PM670.LDO10.VSET_UB, 0x07)
   { 1,		0x08,		0x4A40,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 829     Source: Write(PM670.LDO11.VSET_LB, 0x08)
   { 1,		0x07,		0x4A41,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 830     Source: Write(PM670.LDO11.VSET_UB, 0x07)
   { 1,		0x08,		0x4B40,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 831     Source: Write(PM670.LDO12.VSET_LB, 0x08)
   { 1,		0x07,		0x4B41,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 832     Source: Write(PM670.LDO12.VSET_UB, 0x07)
   { 1,		0x08,		0x4C40,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 833     Source: Write(PM670.LDO13.VSET_LB, 0x08)
   { 1,		0x07,		0x4C41,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 834     Source: Write(PM670.LDO13.VSET_UB, 0x07)
   { 1,		0x08,		0x4D40,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 835     Source: Write(PM670.LDO14.VSET_LB, 0x08)
   { 1,		0x07,		0x4D41,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 836     Source: Write(PM670.LDO14.VSET_UB, 0x07)
   { 1,		0x10,		0x4E40,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 837     Source: Write(PM670.LDO15.VSET_LB, 0x10)
   { 1,		0x07,		0x4E41,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 838     Source: Write(PM670.LDO15.VSET_UB, 0x07)
   { 1,		0x90,		0x4F40,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 839     Source: Write(PM670.LDO16.VSET_LB, 0x90)
   { 1,		0x0A,		0x4F41,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 840     Source: Write(PM670.LDO16.VSET_UB, 0x0A)
   { 1,		0x10,		0x5040,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 841     Source: Write(PM670.LDO17.VSET_LB, 0x10)
   { 1,		0x07,		0x5041,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 842     Source: Write(PM670.LDO17.VSET_UB, 0x07)
   { 1,		0x90,		0x5140,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 843     Source: Write(PM670.LDO18.VSET_LB, 0x90)
   { 1,		0x0A,		0x5141,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 844     Source: Write(PM670.LDO18.VSET_UB, 0x0A)
   { 1,		0x20,		0x5240,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 845     Source: Write(PM670.LDO19.VSET_LB, 0x20)
   { 1,		0x0C,		0x5241,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 846     Source: Write(PM670.LDO19.VSET_UB, 0x0C)
   { 3,		0x70,		0x4040,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 855     Source: Write(PM670L.LDO01.VSET_LB, 0x70)
   { 3,		0x03,		0x4041,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 856     Source: Write(PM670L.LDO01.VSET_UB, 0x03)
   { 3,		0x90,		0x4140,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 857     Source: Write(PM670L.LDO02.VSET_LB, 0x90)
   { 3,		0x0B,		0x4141,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 858     Source: Write(PM670L.LDO02.VSET_UB, 0x0B)
   { 3,		0xC0,		0x4240,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 859     Source: Write(PM670L.LDO03.VSET_LB, 0xC0)
   { 3,		0x0B,		0x4241,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 860     Source: Write(PM670L.LDO03.VSET_UB, 0x0B)
   { 3,		0x90,		0x4340,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 861     Source: Write(PM670L.LDO04.VSET_LB, 0x90)
   { 3,		0x0B,		0x4341,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 862     Source: Write(PM670L.LDO04.VSET_UB, 0x0B)
   { 3,		0x90,		0x4440,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 863     Source: Write(PM670L.LDO05.VSET_LB, 0x90)
   { 3,		0x0B,		0x4441,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 864     Source: Write(PM670L.LDO05.VSET_UB, 0x0B)
   { 3,		0xC0,		0x4540,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 865     Source: Write(PM670L.LDO06.VSET_LB, 0xC0)
   { 3,		0x0B,		0x4541,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 866     Source: Write(PM670L.LDO06.VSET_UB, 0x0B)
   { 3,		0x10,		0x4640,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 867     Source: Write(PM670L.LDO07.VSET_LB, 0x10)
   { 3,		0x0C,		0x4641,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 868     Source: Write(PM670L.LDO07.VSET_UB, 0x0C)
   { 3,		0xF0,		0x4740,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 869     Source: Write(PM670L.LDO08.VSET_LB, 0xF0)
   { 3,		0x0C,		0x4741,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 870     Source: Write(PM670L.LDO08.VSET_UB, 0x0C)
   { 3,		0x38,		0x4840,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 871     Source: Write(PM670L.LDO09.VSET_LB, 0x38)
   { 3,		0x03,		0x4841,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 872     Source: Write(PM670L.LDO09.VSET_UB, 0x03)
   { 3,		0x70,		0x4940,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 873     Source: Write(PM670L.LDO10.VSET_LB, 0x70)
   { 3,		0x03,		0x4941,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 874     Source: Write(PM670L.LDO10.VSET_UB, 0x03)
   // MODE - SMPS_VSET : 19
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0x40,		0x1440,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 881     Source: Write(PM670.S1_CTRL.VSET_LB, 0x40)
   { 1,		0x03,		0x1441,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 882     Source: Write(PM670.S1_CTRL.VSET_UB, 0x03)
   { 1,		0xF0,		0x1740,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 883     Source: Write(PM670.S2_CTRL.VSET_LB, 0xF0, 0xFF, None, Clogic_2)
   { 1,		0x02,		0x1741,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 884     Source: Write(PM670.S2_CTRL.VSET_UB, 0x02, 0xFF, None, Clogic_2)
   { 1,		0x68,		0x1A40,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 885     Source: Write(PM670.S3_CTRL.VSET_LB, 0x68, 0xFF, None, Clogic_2)
   { 1,		0x04,		0x1A41,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 886     Source: Write(PM670.S3_CTRL.VSET_UB, 0x04, 0xFF, None, Clogic_2)
   { 1,		0xF0,		0x1A40,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 887     Source: Write(PM670.S3_CTRL.VSET_LB, 0xF0, 0xFF, None, Clogic_0)
   { 1,		0x02,		0x1A41,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 888     Source: Write(PM670.S3_CTRL.VSET_UB, 0x02, 0xFF, None, Clogic_0)
   { 1,		0xF8,		0x1D40,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 889     Source: Write(PM670.S4_CTRL.VSET_LB, 0xF8)
   { 1,		0x07,		0x1D41,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 890     Source: Write(PM670.S4_CTRL.VSET_UB, 0x07)
   { 1,		0x40,		0x2040,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 891     Source: Write(PM670.S5_CTRL.VSET_LB, 0x40)
   { 1,		0x03,		0x2041,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 892     Source: Write(PM670.S5_CTRL.VSET_UB, 0x03)
   { 1,		0x48,		0x2340,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 893     Source: Write(PM670.S6_CTRL.VSET_LB, 0x48)
   { 1,		0x05,		0x2341,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 894     Source: Write(PM670.S6_CTRL.VSET_UB, 0x05)
   { 3,		0x78,		0x1440,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 899     Source: Write(PM670L.S1_CTRL.VSET_LB, 0x78)
   { 3,		0x03,		0x1441,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 900     Source: Write(PM670L.S1_CTRL.VSET_UB, 0x03)
   { 3,		0xF0,		0x1740,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 901     Source: Write(PM670L.S2_CTRL.VSET_LB, 0xF0)
   { 3,		0x02,		0x1741,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 902     Source: Write(PM670L.S2_CTRL.VSET_UB, 0x02)
   { 3,		0x40,		0x1A40,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 903     Source: Write(PM670L.S3_CTRL.VSET_LB, 0x40)
   { 3,		0x03,		0x1A41,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 904     Source: Write(PM670L.S3_CTRL.VSET_UB, 0x03)
   { 3,		0x58,		0x2040,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 905     Source: Write(PM670L.S5_CTRL.VSET_LB, 0x58)
   { 3,		0x02,		0x2041,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 906     Source: Write(PM670L.S5_CTRL.VSET_UB, 0x02)
   // MODE - SMPS_PRESET : 20
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 921     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x01,		0x1AD8,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 922     Source: Write(PM670.S3_CTRL.PERPH_RESET_CTL1, 0x1, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 924     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x01,		0x17D8,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 925     Source: Write(PM670.S2_CTRL.PERPH_RESET_CTL1, 0x1, 0xFF, None, Clogic_2)
   { 2,		0xA5,		0xCAD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 930     Source: Write(PM670L.GPIO11.SEC_ACCESS, 0xA5)
   { 2,		0x01,		0xCADA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 931     Source: Write(PM670L.GPIO11.PERPH_RESET_CTL3, 0x01)
   // MODE - Groot_MISC : 21
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0xEA,		0x094C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 935     Source: Write(PM670.MISC.VSET1_LB, 0xEA)
   { 0,		0x01,		0x094D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 936     Source: Write(PM670.MISC.VSET1_UB, 0x01)
   { 0,		0x20,		0x094E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 937     Source: Write(PM670.MISC.VSET2_LB, 0x20)
   { 0,		0x03,		0x094F,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 938     Source: Write(PM670.MISC.VSET2_UB, 0x03)
   { 0,		0x00,		0x094B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 939     Source: Write(PM670.MISC.FORCE_PWM_EN, 0x00)
   { 0,		0xAC,		0x0953,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 941     Source: Write(PM670.MISC.MISC_SPARE_4, 0xAC)
   { 0,		0x00,		0x0952,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 942     Source: Write(PM670.MISC.MISC_SPARE_3, 0x00)
   // MODE - Drax_MISC : 22
   //sid	data		register	Mask	reg op		cond start	cond end
   { 2,		0x60,		0x0984,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 947     Source: Write(PM670L.MISC.VSET1_LB,0x60)
   { 2,		0x01,		0x0985,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 948     Source: Write(PM670L.MISC.VSET1_UB,0x01)
   { 2,		0x38,		0x0986,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 949     Source: Write(PM670L.MISC.VSET2_LB,0x38)
   { 2,		0x03,		0x0987,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 950     Source: Write(PM670L.MISC.VSET2_UB,0x03)
   { 2,		0x10,		0x0988,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 951     Source: Write(PM670L.MISC.VSET3_LB,0x10)
   { 2,		0x02,		0x0989,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 952     Source: Write(PM670L.MISC.VSET3_UB,0x02)
   { 2,		0x70,		0x098A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 953     Source: Write(PM670L.MISC.VSET4_LB,0x70)
   { 2,		0x03,		0x098B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 954     Source: Write(PM670L.MISC.VSET4_UB,0x03)
   { 2,		0x01,		0x098F,		0xFF,	PM_SBL_WRITE,	2,		3},	// Line 956     Source: Write(PM670L.MISC.VSET6_UB, 0x01, 0xFF, None, Clogic_1)
   { 2,		0x01,		0x098F,		0xFF,	PM_SBL_WRITE,	9,		9},	// Line 957     Source: Write(PM670L.MISC.VSET6_UB, 0x01, 0xFF, None, Clogic_8)
   { 2,		0xA5,		0x09D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 961     Source: Write(PM670L.MISC.SEC_ACCESS, 0xA5)
   { 2,		0x00,		0x0993,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 962     Source: Write(PM670L.MISC.SSC_STATE, 0x00)
   { 2,		0x8F,		0x098E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 965     Source: Write(PM670L.MISC.VSET6_LB, 0x8F)
   // MODE - S4b_FTS_LUT : 23
   //sid	data		register	Mask	reg op		cond start	cond end
   { 3,		0x0C,		0x1E80,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 968     Source: Write(PM670L.S4_PS.LUT_DAC_PT_0, 0xC)
   { 3,		0x0B,		0x1E81,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 969     Source: Write(PM670L.S4_PS.LUT_DAC_PT_1, 0xB)
   { 3,		0x05,		0x1E82,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 970     Source: Write(PM670L.S4_PS.LUT_DAC_PT_2, 0x5)
   { 3,		0x3F,		0x1E83,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 971     Source: Write(PM670L.S4_PS.LUT_DAC_PT_3, 0x3F)
   { 3,		0x03,		0x1E87,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 972     Source: Write(PM670L.S4_PS.LUT_ADC_PT_1, 0x3)
   { 3,		0x05,		0x1E88,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 973     Source: Write(PM670L.S4_PS.LUT_ADC_PT_2, 0x5)
   { 3,		0x3F,		0x1E89,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 974     Source: Write(PM670L.S4_PS.LUT_ADC_PT_3, 0x3F)
   { 3,		0x40,		0x1E8C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 975     Source: Write(PM670L.S4_PS.LUT_SLOPE_HI_0, 0x40)
   { 3,		0x15,		0x1E8D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 976     Source: Write(PM670L.S4_PS.LUT_SLOPE_LO_0, 0x15)
   { 3,		0x43,		0x1E8E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 977     Source: Write(PM670L.S4_PS.LUT_SLOPE_HI_1, 0x43)
   { 3,		0x00,		0x1E8F,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 978     Source: Write(PM670L.S4_PS.LUT_SLOPE_LO_1, 0x0)
   { 3,		0x01,		0x1E90,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 979     Source: Write(PM670L.S4_PS.LUT_SLOPE_HI_2, 0x1)
   { 3,		0x00,		0x1E91,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 980     Source: Write(PM670L.S4_PS.LUT_SLOPE_LO_2, 0x0)
   // MODE - S2a_FTS_LUT : 24
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0x0C,		0x1880,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 986     Source: Write(PM670.S2_PS.LUT_DAC_PT_0, 0xC, 0xFF, None, Clogic_0)
   { 1,		0x0B,		0x1881,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 987     Source: Write(PM670.S2_PS.LUT_DAC_PT_1, 0xB, 0xFF, None, Clogic_0)
   { 1,		0x05,		0x1882,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 988     Source: Write(PM670.S2_PS.LUT_DAC_PT_2, 0x5, 0xFF, None, Clogic_0)
   { 1,		0x3F,		0x1883,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 989     Source: Write(PM670.S2_PS.LUT_DAC_PT_3, 0x3F, 0xFF, None, Clogic_0)
   { 1,		0x03,		0x1887,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 990     Source: Write(PM670.S2_PS.LUT_ADC_PT_1, 0x3, 0xFF, None, Clogic_0)
   { 1,		0x05,		0x1888,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 991     Source: Write(PM670.S2_PS.LUT_ADC_PT_2, 0x5, 0xFF, None, Clogic_0)
   { 1,		0x3F,		0x1889,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 992     Source: Write(PM670.S2_PS.LUT_ADC_PT_3, 0x3F, 0xFF, None, Clogic_0)
   { 1,		0x40,		0x188C,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 993     Source: Write(PM670.S2_PS.LUT_SLOPE_HI_0, 0x40, 0xFF, None, Clogic_0)
   { 1,		0x15,		0x188D,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 994     Source: Write(PM670.S2_PS.LUT_SLOPE_LO_0, 0x15, 0xFF, None, Clogic_0)
   { 1,		0x43,		0x188E,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 995     Source: Write(PM670.S2_PS.LUT_SLOPE_HI_1, 0x43, 0xFF, None, Clogic_0)
   { 1,		0x00,		0x188F,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 996     Source: Write(PM670.S2_PS.LUT_SLOPE_LO_1, 0x0, 0xFF, None, Clogic_0)
   { 1,		0x01,		0x1890,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 997     Source: Write(PM670.S2_PS.LUT_SLOPE_HI_2, 0x1, 0xFF, None, Clogic_0)
   { 1,		0x00,		0x1891,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 998     Source: Write(PM670.S2_PS.LUT_SLOPE_LO_2, 0x0, 0xFF, None, Clogic_0)
   // MODE - FTS_3a_2a_CONFIG : 25
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1004     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x90,		0x1AA6,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1005     Source: Write(PM670.S3_CTRL.EN_OPTIONS_DFT_2, 0x90, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1008     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x99,		0x1B96,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1009     Source: Write(PM670.S3_PS.MPHASE_PI_CFG1, 0x99, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1010     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x93,		0x1B97,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1011     Source: Write(PM670.S3_PS.MPHASE_PI_CFG4, 0x93, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1012     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x99,		0x1896,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1013     Source: Write(PM670.S2_PS.MPHASE_PI_CFG1, 0x99, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1014     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x93,		0x1897,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1015     Source: Write(PM670.S2_PS.MPHASE_PI_CFG4, 0x93, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1016     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x40,		0x1851,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1017     Source: Write(PM670.S2_PS.MULTIPHASE_CTL, 0x40, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1018     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x01,		0x1771,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1019     Source: Write(PM670.S2_CTRL.VDIP_CFG, 0x1, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1020     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x09,		0x1A71,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1021     Source: Write(PM670.S3_CTRL.VDIP_CFG, 0x9, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1022     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x01,		0x1771,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1023     Source: Write(PM670.S2_CTRL.VDIP_CFG, 0x1, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1024     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x84,		0x1AA8,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1025     Source: Write(PM670.S3_CTRL.EN_OPTIONS_DFT_1_SHADOW, 0x84, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1026     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x32,		0x1AA9,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1027     Source: Write(PM670.S3_CTRL.EN_OPTIONS_DFT_2_SHADOW, 0x32, 0xFF, None, Clogic_0)
   { 1,		0x01,		0x1A54,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1028     Source: Write(PM670.S3_CTRL.PHASE_CNT_MAX, 0x1, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1029     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x04,		0x1B62,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1030     Source: Write(PM670.S3_PS.CL_CTL_3, 0x4, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1033     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x3F,		0x1B75,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1034     Source: Write(PM670.S3_PS.ADC_FRONT_CFG, 0x3F, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1035     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x3F,		0x1875,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1036     Source: Write(PM670.S2_PS.ADC_FRONT_CFG, 0x3F, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1037     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x13,		0x1B74,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1038     Source: Write(PM670.S3_PS.NONOVLAP_CFG, 0x13, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1039     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x13,		0x1874,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1040     Source: Write(PM670.S2_PS.NONOVLAP_CFG, 0x13, 0xFF, None, Clogic_0)
   { 1,		0x06,		0x1A67,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1041     Source: Write(PM670.S3_CTRL.CFG_PFM_COMP, 0x6, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1046     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x00,		0x17E3,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1047     Source: Write(PM670.S2_CTRL.CAL_EN, 0x0, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1048     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x00,		0x1AE3,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1049     Source: Write(PM670.S3_CTRL.CAL_EN, 0x0, 0xFF, None, Clogic_0)
   { 1,		0x06,		0x1A45,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1052     Source: Write(PM670.S3_CTRL.MODE_CTL1, 0x6, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1053     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x28,		0x1A4B,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1054     Source: Write(PM670.S3_CTRL.RETENTION_CTL2, 0x28, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1057     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x00,		0x1C51,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1058     Source: Write(PM670.S3_FREQ.CLK_PHASE, 0x0, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1059     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x05,		0x1A50,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1060     Source: Write(PM670.S3_CTRL.FREQ_CTL, 0x5, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1065     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x0A,		0x1A63,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1066     Source: Write(PM670.S3_CTRL.RAMP_CFG, 0x0A, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1069     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x03,		0x1AAC,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1070     Source: Write(PM670.S3_CTRL.ANTI_ESL_CFG_1, 0x03, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1073     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x05,		0x1B66,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1074     Source: Write(PM670.S3_PS.LPM_ADC_VAL, 0x05, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1075     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x02,		0x17AE,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1076     Source: Write(PM670.S2_CTRL.EN_OPTIONS_DFT_3, 0x02, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1077     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x04,		0x17AF,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1078     Source: Write(PM670.S2_CTRL.EN_OPTIONS_DFT_4, 0x04, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1079     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x05,		0x1866,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1080     Source: Write(PM670.S2_PS.LPM_ADC_VAL, 0x05, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1081     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x0C,		0x1862,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1082     Source: Write(PM670.S2_PS.CL_CTL_3, 0x0C, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1085     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x58,		0x1A64,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1086     Source: Write(PM670.S3_CTRL.COMPENS_CFG, 0x58, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1087     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x60,		0x1A62,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1088     Source: Write(PM670.S3_CTRL.CORR_CFG, 0x60, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1091     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0xDA,		0x1B63,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1092     Source: Write(PM670.S3_PS.AUTO_CTL_1, 0xDA, 0xFF, None, Clogic_0)
   // MODE - FTS_1a_CONFIG : 26
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1096     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x90,		0x14A6,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1097     Source: Write(PM670.S1_CTRL.EN_OPTIONS_DFT_2, 0x90)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1100     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x99,		0x1596,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1101     Source: Write(PM670.S1_PS.MPHASE_PI_CFG1, 0x99)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1102     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x93,		0x1597,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1103     Source: Write(PM670.S1_PS.MPHASE_PI_CFG4, 0x93)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1104     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x84,		0x14A8,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1105     Source: Write(PM670.S1_CTRL.EN_OPTIONS_DFT_1_SHADOW, 0x84)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1106     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x32,		0x14A9,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1107     Source: Write(PM670.S1_CTRL.EN_OPTIONS_DFT_2_SHADOW, 0x32)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1114     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x3F,		0x1575,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1115     Source: Write(PM670.S1_PS.ADC_FRONT_CFG, 0x3F)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1116     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x13,		0x1574,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1117     Source: Write(PM670.S1_PS.NONOVLAP_CFG, 0x13)
   { 1,		0x06,		0x1467,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1118     Source: Write(PM670.S1_CTRL.CFG_PFM_COMP, 0x6)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1121     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x00,		0x14E3,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1122     Source: Write(PM670.S1_CTRL.CAL_EN, 0x0)
   { 1,		0x06,		0x1445,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1125     Source: Write(PM670.S1_CTRL.MODE_CTL1, 0x6)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1126     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x28,		0x144B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1127     Source: Write(PM670.S1_CTRL.RETENTION_CTL2, 0x28)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1128     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x05,		0x14DA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1129     Source: Write(PM670.S1_CTRL.PERPH_RESET_CTL3, 0x05)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1130     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x0C,		0x1651,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1131     Source: Write(PM670.S1_FREQ.CLK_PHASE, 0xC)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1132     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x05,		0x1450,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1133     Source: Write(PM670.S1_CTRL.FREQ_CTL, 0x5)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1136     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x20,		0x1462,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1137     Source: Write(PM670.S1_CTRL.CORR_CFG, 0x20, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1138     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x0A,		0x1463,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1139     Source: Write(PM670.S1_CTRL.RAMP_CFG, 0x0A, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1140     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x70,		0x1464,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1141     Source: Write(PM670.S1_CTRL.COMPENS_CFG, 0x70, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1142     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x03,		0x14AC,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1143     Source: Write(PM670.S1_CTRL.ANTI_ESL_CFG_1, 0x03, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1144     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x09,		0x1471,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1145     Source: Write(PM670.S1_CTRL.VDIP_CFG, 0x09, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1146     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_0)
   { 1,		0x04,		0x1562,		0xFF,	PM_SBL_WRITE,	1,		1},	// Line 1147     Source: Write(PM670.S1_PS.CL_CTL_3, 0x04, 0xFF, None, Clogic_0)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1150     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x10,		0x1561,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1151     Source: Write(PM670.S1_PS.CL_CTL_2, 0x10)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1154     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0xAA,		0x1563,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1155     Source: Write(PM670.S1_PS.AUTO_CTL_1, 0xAA)
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1156     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x06,		0x1566,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1157     Source: Write(PM670.S1_PS.LPM_ADC_VAL, 0x6)
   // MODE - FTS_2a_CONFIG : 27
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1160     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x90,		0x17A6,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1161     Source: Write(PM670.S2_CTRL.EN_OPTIONS_DFT_2, 0x90, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1162     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x60,		0x1762,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1163     Source: Write(PM670.S2_CTRL.CORR_CFG, 0x60, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1164     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x99,		0x1896,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1165     Source: Write(PM670.S2_PS.MPHASE_PI_CFG1, 0x99, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1166     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x93,		0x1897,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1167     Source: Write(PM670.S2_PS.MPHASE_PI_CFG4, 0x93, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1168     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x84,		0x17A8,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1169     Source: Write(PM670.S2_CTRL.EN_OPTIONS_DFT_1_SHADOW, 0x84, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1170     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x32,		0x17A9,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1171     Source: Write(PM670.S2_CTRL.EN_OPTIONS_DFT_2_SHADOW, 0x32, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1172     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x05,		0x1862,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1173     Source: Write(PM670.S2_PS.CL_CTL_3, 0x5, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1174     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x8A,		0x1863,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1175     Source: Write(PM670.S2_PS.AUTO_CTL_1, 0x8A, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1176     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x06,		0x1866,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1177     Source: Write(PM670.S2_PS.LPM_ADC_VAL, 0x06, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1178     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x3F,		0x1875,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1179     Source: Write(PM670.S2_PS.ADC_FRONT_CFG, 0x3F, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1180     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x13,		0x1874,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1181     Source: Write(PM670.S2_PS.NONOVLAP_CFG, 0x13, 0xFF, None, Clogic_2)
   { 1,		0x06,		0x1767,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1182     Source: Write(PM670.S2_CTRL.CFG_PFM_COMP, 0x6, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1183     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x0B,		0x1771,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1184     Source: Write(PM670.S2_CTRL.VDIP_CFG, 0x0B, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1185     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x00,		0x17E3,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1186     Source: Write(PM670.S2_CTRL.CAL_EN, 0x0, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1187     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x3F,		0x1764,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1188     Source: Write(PM670.S2_CTRL.COMPENS_CFG, 0x3F, 0xFF, None, Clogic_2)
   // MODE - FTS_3a_CONFIG : 28
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1194     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x90,		0x1AA6,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1195     Source: Write(PM670.S3_CTRL.EN_OPTIONS_DFT_2, 0x90, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1196     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x60,		0x1A62,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1197     Source: Write(PM670.S3_CTRL.CORR_CFG, 0x60, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1198     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x99,		0x1B96,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1199     Source: Write(PM670.S3_PS.MPHASE_PI_CFG1, 0x99, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1200     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x93,		0x1B97,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1201     Source: Write(PM670.S3_PS.MPHASE_PI_CFG4, 0x93, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1202     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x84,		0x1AA8,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1203     Source: Write(PM670.S3_CTRL.EN_OPTIONS_DFT_1_SHADOW, 0x84, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1204     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x32,		0x1AA9,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1205     Source: Write(PM670.S3_CTRL.EN_OPTIONS_DFT_2_SHADOW, 0x32, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1206     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x05,		0x1B62,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1207     Source: Write(PM670.S3_PS.CL_CTL_3, 0x5, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1208     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x8A,		0x1B63,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1209     Source: Write(PM670.S3_PS.AUTO_CTL_1, 0x8A, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1210     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x06,		0x1B66,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1211     Source: Write(PM670.S3_PS.LPM_ADC_VAL, 0x06, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1212     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x3F,		0x1B75,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1213     Source: Write(PM670.S3_PS.ADC_FRONT_CFG, 0x3F, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1214     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x13,		0x1B74,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1215     Source: Write(PM670.S3_PS.NONOVLAP_CFG, 0x13, 0xFF, None, Clogic_2)
   { 1,		0x06,		0x1A67,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1216     Source: Write(PM670.S3_CTRL.CFG_PFM_COMP, 0x6, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1217     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x0B,		0x1A71,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1218     Source: Write(PM670.S3_CTRL.VDIP_CFG, 0x0B, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1219     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x00,		0x1AE3,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1220     Source: Write(PM670.S3_CTRL.CAL_EN, 0x0, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1221     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x3F,		0x1A64,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1222     Source: Write(PM670.S3_CTRL.COMPENS_CFG, 0x3F, 0xFF, None, Clogic_2)
   // MODE - FTS_3b_4b_CONFIG : 29
   //sid	data		register	Mask	reg op		cond start	cond end
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1228     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x90,		0x1AA6,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1229     Source: Write(PM670L.S3_CTRL.EN_OPTIONS_DFT_2, 0x90)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1230     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x60,		0x1A62,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1231     Source: Write(PM670L.S3_CTRL.CORR_CFG, 0x60)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1232     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x99,		0x1B96,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1233     Source: Write(PM670L.S3_PS.MPHASE_PI_CFG1, 0x99)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1234     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x93,		0x1B97,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1235     Source: Write(PM670L.S3_PS.MPHASE_PI_CFG4, 0x93)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1236     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x99,		0x1E96,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1237     Source: Write(PM670L.S4_PS.MPHASE_PI_CFG1, 0x99)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1238     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x93,		0x1E97,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1239     Source: Write(PM670L.S4_PS.MPHASE_PI_CFG4, 0x93)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1240     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x40,		0x1E51,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1241     Source: Write(PM670L.S4_PS.MULTIPHASE_CTL, 0x40)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1242     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x01,		0x1D71,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1243     Source: Write(PM670L.S4_CTRL.VDIP_CFG, 0x1)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1244     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x09,		0x1A71,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1245     Source: Write(PM670L.S3_CTRL.VDIP_CFG, 0x9)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1246     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x01,		0x1D71,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1247     Source: Write(PM670L.S4_CTRL.VDIP_CFG, 0x1)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1248     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x84,		0x1AA8,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1249     Source: Write(PM670L.S3_CTRL.EN_OPTIONS_DFT_1_SHADOW, 0x84)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1250     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x32,		0x1AA9,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1251     Source: Write(PM670L.S3_CTRL.EN_OPTIONS_DFT_2_SHADOW, 0x32)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1253     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x04,		0x1B62,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1254     Source: Write(PM670L.S3_PS.CL_CTL_3, 0x4)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1255     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0xDA,		0x1B63,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1256     Source: Write(PM670L.S3_PS.AUTO_CTL_1, 0xDA)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1257     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x3F,		0x1B75,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1258     Source: Write(PM670L.S3_PS.ADC_FRONT_CFG, 0x3F)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1259     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x3F,		0x1E75,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1260     Source: Write(PM670L.S4_PS.ADC_FRONT_CFG, 0x3F)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1261     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x13,		0x1B74,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1262     Source: Write(PM670L.S3_PS.NONOVLAP_CFG, 0x13)
   { 3,		0x06,		0x1A67,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1263     Source: Write(PM670L.S3_CTRL.CFG_PFM_COMP, 0x6)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1264     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x07,		0x1B66,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1265     Source: Write(PM670L.S3_PS.LPM_ADC_VAL, 0x7)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1266     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x00,		0x1DE3,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1267     Source: Write(PM670L.S4_CTRL.CAL_EN, 0x0)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1268     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x00,		0x1AE3,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1269     Source: Write(PM670L.S3_CTRL.CAL_EN, 0x0)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1270     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0xA6,		0x1A64,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1271     Source: Write(PM670L.S3_CTRL.COMPENS_CFG, 0xA6)
   { 3,		0x06,		0x1A45,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1272     Source: Write(PM670L.S3_CTRL.MODE_CTL1, 0x06)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1273     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x28,		0x1A4B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1274     Source: Write(PM670L.S3_CTRL.RETENTION_CTL2, 0x28)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1275     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x0A,		0x1A63,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1276     Source: Write(PM670L.S3_CTRL.RAMP_CFG, 0x0A)
   { 3,		0x06,		0x1A67,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1277     Source: Write(PM670L.S3_CTRL.CFG_PFM_COMP, 0x6)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1278     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x05,		0x1AAC,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1279     Source: Write(PM670L.S3_CTRL.ANTI_ESL_CFG_1, 0x05)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1280     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x02,		0x1DAE,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1281     Source: Write(PM670L.S4_CTRL.EN_OPTIONS_DFT_3, 0x02)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1282     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x05,		0x1DAF,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1283     Source: Write(PM670L.S4_CTRL.EN_OPTIONS_DFT_4, 0x05)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1284     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x0C,		0x1E62,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1285     Source: Write(PM670L.S4_PS.CL_CTL_3, 0xC)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1286     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x13,		0x1E74,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1287     Source: Write(PM670L.S4_PS.NONOVLAP_CFG, 0x13)
   { 3,		0x01,		0x1A54,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1288     Source: Write(PM670L.S3_CTRL.PHASE_CNT_MAX, 0x01)
   // MODE - FTS_1b_CONFIG : 30
   //sid	data		register	Mask	reg op		cond start	cond end
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1294     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x90,		0x14A6,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1295     Source: Write(PM670L.S1_CTRL.EN_OPTIONS_DFT_2, 0x90)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1296     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x20,		0x1462,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1297     Source: Write(PM670L.S1_CTRL.CORR_CFG, 0x20)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1298     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x99,		0x1596,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1299     Source: Write(PM670L.S1_PS.MPHASE_PI_CFG1, 0x99)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1300     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x93,		0x1597,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1301     Source: Write(PM670L.S1_PS.MPHASE_PI_CFG4, 0x93)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1302     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x84,		0x14A8,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1303     Source: Write(PM670L.S1_CTRL.EN_OPTIONS_DFT_1_SHADOW, 0x84)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1304     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x32,		0x14A9,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1305     Source: Write(PM670L.S1_CTRL.EN_OPTIONS_DFT_2_SHADOW, 0x32)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1306     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x10,		0x1561,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1307     Source: Write(PM670L.S1_PS.CL_CTL_2, 0x10)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1308     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x04,		0x1562,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1309     Source: Write(PM670L.S1_PS.CL_CTL_3, 0x4)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1310     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0xCA,		0x1563,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1311     Source: Write(PM670L.S1_PS.AUTO_CTL_1, 0xCA)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1312     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x07,		0x1566,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1313     Source: Write(PM670L.S1_PS.LPM_ADC_VAL, 0x7)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1314     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x3F,		0x1575,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1315     Source: Write(PM670L.S1_PS.ADC_FRONT_CFG, 0x3F)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1316     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x13,		0x1574,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1317     Source: Write(PM670L.S1_PS.NONOVLAP_CFG, 0x13)
   { 3,		0x06,		0x1467,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1318     Source: Write(PM670L.S1_CTRL.CFG_PFM_COMP, 0x6)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1319     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x09,		0x1471,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1320     Source: Write(PM670L.S1_CTRL.VDIP_CFG, 0x09)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1321     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x00,		0x14E3,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1322     Source: Write(PM670L.S1_CTRL.CAL_EN, 0x0)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1323     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0xA8,		0x1464,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1324     Source: Write(PM670L.S1_CTRL.COMPENS_CFG, 0xA8)
   { 3,		0x06,		0x1445,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1325     Source: Write(PM670L.S1_CTRL.MODE_CTL1, 0x6)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1326     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x28,		0x144B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1327     Source: Write(PM670L.S1_CTRL.RETENTION_CTL2, 0x28)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1328     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x0A,		0x1463,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1329     Source: Write(PM670L.S1_CTRL.RAMP_CFG, 0x0A)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1330     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x03,		0x14AC,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1331     Source: Write(PM670L.S1_CTRL.ANTI_ESL_CFG_1, 0x03)
   // MODE - FTS_2b_CONFIG : 31
   //sid	data		register	Mask	reg op		cond start	cond end
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1338     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x90,		0x17A6,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1339     Source: Write(PM670L.S2_CTRL.EN_OPTIONS_DFT_2, 0x90)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1340     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x20,		0x1762,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1341     Source: Write(PM670L.S2_CTRL.CORR_CFG, 0x20)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1342     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x99,		0x1896,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1343     Source: Write(PM670L.S2_PS.MPHASE_PI_CFG1, 0x99)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1344     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x93,		0x1897,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1345     Source: Write(PM670L.S2_PS.MPHASE_PI_CFG4, 0x93)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1346     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x84,		0x17A8,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1347     Source: Write(PM670L.S2_CTRL.EN_OPTIONS_DFT_1_SHADOW, 0x84)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1348     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x32,		0x17A9,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1349     Source: Write(PM670L.S2_CTRL.EN_OPTIONS_DFT_2_SHADOW, 0x32)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1351     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x1D,		0x1860,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1352     Source: Write(PM670L.S2_PS.CL_CTL_1, 0x1D)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1353     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x1D,		0x1861,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1354     Source: Write(PM670L.S2_PS.CL_CTL_2, 0x1D)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1355     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x05,		0x1862,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1356     Source: Write(PM670L.S2_PS.CL_CTL_3, 0x05)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1361     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0xCA,		0x1863,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1362     Source: Write(PM670L.S2_PS.AUTO_CTL_1, 0xCA)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1363     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x05,		0x1866,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1364     Source: Write(PM670L.S2_PS.LPM_ADC_VAL, 0x05)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1365     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x3F,		0x1875,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1366     Source: Write(PM670L.S2_PS.ADC_FRONT_CFG, 0x3F)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1367     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x13,		0x1874,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1368     Source: Write(PM670L.S2_PS.NONOVLAP_CFG, 0x13)
   { 3,		0x06,		0x1767,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1369     Source: Write(PM670L.S2_CTRL.CFG_PFM_COMP, 0x6)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1370     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x09,		0x1771,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1371     Source: Write(PM670L.S2_CTRL.VDIP_CFG, 0x09)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1372     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x00,		0x17E3,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1373     Source: Write(PM670L.S2_CTRL.CAL_EN, 0x0)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1374     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0xA0,		0x1764,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1375     Source: Write(PM670L.S2_CTRL.COMPENS_CFG, 0xA0)
   { 3,		0x06,		0x1745,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1376     Source: Write(PM670L.S2_CTRL.MODE_CTL1, 0x06)
   { 3,		0x06,		0x1749,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1377     Source: Write(PM670L.S2_CTRL.MODE_CTL2, 0x06)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1378     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x28,		0x174B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1379     Source: Write(PM670L.S2_CTRL.RETENTION_CTL2, 0x28)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1380     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x0A,		0x1763,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1381     Source: Write(PM670L.S2_CTRL.RAMP_CFG, 0x0A)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1382     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x02,		0x17AC,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1383     Source: Write(PM670L.S2_CTRL.ANTI_ESL_CFG_1, 0x02)
   // MODE - FTS_5b_CONFIG : 32
   //sid	data		register	Mask	reg op		cond start	cond end
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1390     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x90,		0x20A6,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1391     Source: Write(PM670L.S5_CTRL.EN_OPTIONS_DFT_2, 0x90)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1392     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x20,		0x2062,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1393     Source: Write(PM670L.S5_CTRL.CORR_CFG, 0x20)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1394     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x99,		0x2196,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1395     Source: Write(PM670L.S5_PS.MPHASE_PI_CFG1, 0x99)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1396     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x93,		0x2197,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1397     Source: Write(PM670L.S5_PS.MPHASE_PI_CFG4, 0x93)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1398     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x84,		0x20A8,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1399     Source: Write(PM670L.S5_CTRL.EN_OPTIONS_DFT_1_SHADOW, 0x84)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1400     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x32,		0x20A9,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1401     Source: Write(PM670L.S5_CTRL.EN_OPTIONS_DFT_2_SHADOW, 0x32)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1402     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1403     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x10,		0x2161,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1404     Source: Write(PM670L.S5_PS.CL_CTL_2, 0x10)
   { 3,		0x04,		0x2162,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1405     Source: Write(PM670L.S5_PS.CL_CTL_3, 0x4)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1406     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0xCA,		0x2163,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1407     Source: Write(PM670L.S5_PS.AUTO_CTL_1, 0xCA)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1408     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x07,		0x2166,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1409     Source: Write(PM670L.S5_PS.LPM_ADC_VAL, 0x7)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1410     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x3F,		0x2175,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1411     Source: Write(PM670L.S5_PS.ADC_FRONT_CFG, 0x3F)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1412     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x13,		0x2174,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1413     Source: Write(PM670L.S5_PS.NONOVLAP_CFG, 0x13)
   { 3,		0x06,		0x2067,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1414     Source: Write(PM670L.S5_CTRL.CFG_PFM_COMP, 0x6)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1415     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x09,		0x2071,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1416     Source: Write(PM670L.S5_CTRL.VDIP_CFG, 0x09)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1417     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x00,		0x20E3,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1418     Source: Write(PM670L.S5_CTRL.CAL_EN, 0x0)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1419     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0xA0,		0x2064,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1420     Source: Write(PM670L.S5_CTRL.COMPENS_CFG, 0xA0)
   { 3,		0x06,		0x2045,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1421     Source: Write(PM670L.S5_CTRL.MODE_CTL1, 0x6)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1422     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x28,		0x204B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1423     Source: Write(PM670L.S5_CTRL.RETENTION_CTL2, 0x28)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1424     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x0A,		0x2063,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1425     Source: Write(PM670L.S5_CTRL.RAMP_CFG, 0x0A)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1426     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x02,		0x20AC,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1427     Source: Write(PM670L.S5_CTRL.ANTI_ESL_CFG_1, 0x02)
   // MODE - FTS_OCP : 33
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1434     Source: Write(PM670.S1_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x4C,		0x1466,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1435     Source: Write(PM670.S1_CTRL.CFG_VREG_OCP, 0x4C)
   { 1,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1436     Source: Write(PM670.S2_CTRL.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_2)
   { 1,		0x4C,		0x1766,		0xFF,	PM_SBL_WRITE,	4,		4},	// Line 1437     Source: Write(PM670.S2_CTRL.CFG_VREG_OCP, 0x4C, 0xFF, None, Clogic_2)
   { 1,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1438     Source: Write(PM670.S3_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x4C,		0x1A66,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1439     Source: Write(PM670.S3_CTRL.CFG_VREG_OCP, 0x4C)
   { 3,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1440     Source: Write(PM670L.S1_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x4C,		0x1466,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1441     Source: Write(PM670L.S1_CTRL.CFG_VREG_OCP, 0x4C)
   { 3,		0xA5,		0x17D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1442     Source: Write(PM670L.S2_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x4C,		0x1766,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1443     Source: Write(PM670L.S2_CTRL.CFG_VREG_OCP, 0x4C)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1444     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x4C,		0x1A66,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1445     Source: Write(PM670L.S3_CTRL.CFG_VREG_OCP, 0x4C)
   { 3,		0xA5,		0x1AD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1446     Source: Write(PM670L.S3_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1448     Source: Write(PM670L.S5_CTRL.SEC_ACCESS, 0xA5)
   { 3,		0x4C,		0x2066,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1449     Source: Write(PM670L.S5_CTRL.CFG_VREG_OCP, 0x4C)
   // MODE - HFS_S4a_CONFIG : 34
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0xA5,		0x1ED0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1455     Source: Write(PM670.S4_PS.SEC_ACCESS, 0xA5)
   { 1,		0x97,		0x1E4A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1456     Source: Write(PM670.S4_PS.PWM_CURRENT_LIM_CTL, 0x97)
   { 1,		0xA5,		0x1ED0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1457     Source: Write(PM670.S4_PS.SEC_ACCESS, 0xA5)
   { 1,		0x88,		0x1E4B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1458     Source: Write(PM670.S4_PS.PFM_CURRENT_LIM_CTL, 0x88)
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1459     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0xF8,		0x1D51,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1460     Source: Write(PM670.S4_CTRL.COMP_CAP_C1_C2_CTL, 0xF8)
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1461     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x18,		0x1D52,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1462     Source: Write(PM670.S4_CTRL.COMP_CAP_C3_CTL, 0x18)
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1463     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x10,		0x1D53,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1464     Source: Write(PM670.S4_CTRL.R1_R2_CTL, 0x10)
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1465     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x0E,		0x1D5B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1466     Source: Write(PM670.S4_CTRL.AUTO_MODE_CTL, 0x0E)
   { 1,		0xA5,		0x1ED0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1467     Source: Write(PM670.S4_PS.SEC_ACCESS, 0xA5)
   { 1,		0xFE,		0x1E70,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1468     Source: Write(PM670.S4_PS.SWITCH_SIZE_CTL, 0xFE)
   { 1,		0xA5,		0x1ED0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1469     Source: Write(PM670.S4_PS.SEC_ACCESS, 0xA5)
   { 1,		0x00,		0x1E72,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1470     Source: Write(PM670.S4_PS.DEAD_TIME_CTRL, 0x0)
   { 1,		0xA5,		0x1ED0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1471     Source: Write(PM670.S4_PS.SEC_ACCESS, 0xA5)
   { 1,		0x03,		0x1E73,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1472     Source: Write(PM670.S4_PS.BLNK_TIME_CTL, 0x3)
   { 1,		0x0E,		0x1E7E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1473     Source: Write(PM670.S4_PS.PWR_STG_MISC, 0xE)
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1474     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x80,		0x1D59,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1475     Source: Write(PM670.S4_CTRL.PULSE_SKIP_CTL, 0x80)
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1476     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x02,		0x1D5A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1477     Source: Write(PM670.S4_CTRL.PS_THRES_ERRAMP, 0x2)
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1478     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0xA7,		0x1D5C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1479     Source: Write(PM670.S4_CTRL.INZERO_COUNT_CTL, 0xA7)
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1480     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x07,		0x1D5D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1481     Source: Write(PM670.S4_CTRL.PFM_COUNT_CTL, 0x7)
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1482     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x30,		0x1D5E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1483     Source: Write(PM670.S4_CTRL.PS_THRES_ILOAD, 0x30)
   { 1,		0xC5,		0x1D44,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1484     Source: Write(PM670.S4_CTRL.PFM_CTL, 0xC5)
   { 1,		0x32,		0x1D7E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1485     Source: Write(PM670.S4_CTRL.CTLR_MISC, 0x32)
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1486     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x62,		0x1D63,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1487     Source: Write(PM670.S4_CTRL.QM_PS_EXIT, 0x62)
   { 1,		0x07,		0x1E45,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1488     Source: Write(PM670.S4_PS.PFM_FREQ_CFG, 0x7)
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1489     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x01,		0x1D54,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1490     Source: Write(PM670.S4_CTRL.BUCK_SNS_CTL, 0x1)
   { 1,		0xA5,		0x1ED0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1491     Source: Write(PM670.S4_PS.SEC_ACCESS, 0xA5)
   { 1,		0x65,		0x1E5A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1492     Source: Write(PM670.S4_PS.ISNS_THRES, 0x65)
   { 1,		0xA5,		0x1ED0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1493     Source: Write(PM670.S4_PS.SEC_ACCESS, 0xA5)
   { 1,		0x05,		0x1E63,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1494     Source: Write(PM670.S4_PS.QM_PS_ENTRY, 0x5)
   { 1,		0x06,		0x1D45,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1495     Source: Write(PM670.S4_CTRL.MODE_CTL1, 0x06)
   { 1,		0x06,		0x1D49,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1496     Source: Write(PM670.S4_CTRL.MODE_CTL2, 0x06)
   { 1,		0x08,		0x1D48,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1497     Source: Write(PM670.S4_CTRL.PD_CTL, 0x08)
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1498     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x82,		0x1D61,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1499     Source: Write(PM670.S4_CTRL.STEPPER_VS_CTL, 0x82)
   { 1,		0x80,		0x1D47,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1500     Source: Write(PM670.S4_CTRL.FOLLOW_HWEN, 0x80)
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1501     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x01,		0x1DDA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1502     Source: Write(PM670.S4_CTRL.PERPH_RESET_CTL3, 0x01)
   // MODE - HFS_S6a_CONFIG : 35
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0xA5,		0x24D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1507     Source: Write(PM670.S6_PS.SEC_ACCESS, 0xA5)
   { 1,		0x69,		0x244A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1508     Source: Write(PM670.S6_PS.PWM_CURRENT_LIM_CTL, 0x69)
   { 1,		0xA5,		0x24D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1509     Source: Write(PM670.S6_PS.SEC_ACCESS, 0xA5)
   { 1,		0x8C,		0x244B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1510     Source: Write(PM670.S6_PS.PFM_CURRENT_LIM_CTL, 0x8C)
   { 1,		0xA5,		0x23D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1511     Source: Write(PM670.S6_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0xEC,		0x2351,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1512     Source: Write(PM670.S6_CTRL.COMP_CAP_C1_C2_CTL, 0xEC)
   { 1,		0xA5,		0x23D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1513     Source: Write(PM670.S6_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x15,		0x2352,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1514     Source: Write(PM670.S6_CTRL.COMP_CAP_C3_CTL, 0x15)
   { 1,		0xA5,		0x23D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1515     Source: Write(PM670.S6_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x20,		0x2353,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1516     Source: Write(PM670.S6_CTRL.R1_R2_CTL, 0x20)
   { 1,		0xA5,		0x24D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1517     Source: Write(PM670.S6_PS.SEC_ACCESS, 0xA5)
   { 1,		0xFE,		0x2470,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1518     Source: Write(PM670.S6_PS.SWITCH_SIZE_CTL, 0xFE)
   { 1,		0xA5,		0x24D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1519     Source: Write(PM670.S6_PS.SEC_ACCESS, 0xA5)
   { 1,		0x00,		0x2472,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1520     Source: Write(PM670.S6_PS.DEAD_TIME_CTRL, 0x0)
   { 1,		0xA5,		0x24D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1521     Source: Write(PM670.S6_PS.SEC_ACCESS, 0xA5)
   { 1,		0x03,		0x2473,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1522     Source: Write(PM670.S6_PS.BLNK_TIME_CTL, 0x3)
   { 1,		0x42,		0x247E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1523     Source: Write(PM670.S6_PS.PWR_STG_MISC, 0x42)
   { 1,		0xA5,		0x23D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1524     Source: Write(PM670.S6_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x80,		0x2359,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1525     Source: Write(PM670.S6_CTRL.PULSE_SKIP_CTL, 0x80)
   { 1,		0xA5,		0x23D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1526     Source: Write(PM670.S6_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x02,		0x235A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1527     Source: Write(PM670.S6_CTRL.PS_THRES_ERRAMP, 0x02)
   { 1,		0xA5,		0x23D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1529     Source: Write(PM670.S6_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0xA6,		0x235C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1530     Source: Write(PM670.S6_CTRL.INZERO_COUNT_CTL, 0xA6)
   { 1,		0xA5,		0x23D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1531     Source: Write(PM670.S6_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x08,		0x235D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1532     Source: Write(PM670.S6_CTRL.PFM_COUNT_CTL, 0x8)
   { 1,		0xA5,		0x23D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1533     Source: Write(PM670.S6_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x30,		0x235E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1534     Source: Write(PM670.S6_CTRL.PS_THRES_ILOAD, 0x30)
   { 1,		0xC6,		0x2344,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1536     Source: Write(PM670.S6_CTRL.PFM_CTL, 0xC6)
   { 1,		0x30,		0x237E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1537     Source: Write(PM670.S6_CTRL.CTLR_MISC, 0x30)
   { 1,		0xA5,		0x23D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1538     Source: Write(PM670.S6_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x42,		0x2363,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1539     Source: Write(PM670.S6_CTRL.QM_PS_EXIT, 0x42)
   { 1,		0x07,		0x2445,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1540     Source: Write(PM670.S6_PS.PFM_FREQ_CFG, 0x7)
   { 1,		0xA5,		0x23D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1541     Source: Write(PM670.S6_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x01,		0x2354,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1542     Source: Write(PM670.S6_CTRL.BUCK_SNS_CTL, 0x1)
   { 1,		0xA5,		0x24D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1543     Source: Write(PM670.S6_PS.SEC_ACCESS, 0xA5)
   { 1,		0x97,		0x245A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1544     Source: Write(PM670.S6_PS.ISNS_THRES, 0x97)
   { 1,		0xA5,		0x24D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1545     Source: Write(PM670.S6_PS.SEC_ACCESS, 0xA5)
   { 1,		0x07,		0x2463,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1546     Source: Write(PM670.S6_PS.QM_PS_ENTRY, 0x7)
   { 1,		0x06,		0x2345,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1547     Source: Write(PM670.S6_CTRL.MODE_CTL1, 0x06)
   { 1,		0x06,		0x2349,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1548     Source: Write(PM670.S6_CTRL.MODE_CTL2, 0x06)
   { 1,		0x00,		0x2348,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1549     Source: Write(PM670.S6_CTRL.PD_CTL, 0x0)
   { 1,		0xA5,		0x23D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1550     Source: Write(PM670.S6_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x82,		0x2361,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1551     Source: Write(PM670.S6_CTRL.STEPPER_VS_CTL, 0x82)
   // MODE - HFS_S5a_CONFIG : 36
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0xA5,		0x21D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1557     Source: Write(PM670.S5_PS.SEC_ACCESS, 0xA5)
   { 1,		0x3B,		0x214A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1558     Source: Write(PM670.S5_PS.PWM_CURRENT_LIM_CTL, 0x3B)
   { 1,		0xA5,		0x21D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1559     Source: Write(PM670.S5_PS.SEC_ACCESS, 0xA5)
   { 1,		0x86,		0x214B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1560     Source: Write(PM670.S5_PS.PFM_CURRENT_LIM_CTL, 0x86)
   { 1,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1561     Source: Write(PM670.S5_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0xA0,		0x2051,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1562     Source: Write(PM670.S5_CTRL.COMP_CAP_C1_C2_CTL, 0xA0)
   { 1,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1563     Source: Write(PM670.S5_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x1E,		0x2052,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1564     Source: Write(PM670.S5_CTRL.COMP_CAP_C3_CTL, 0x1E)
   { 1,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1565     Source: Write(PM670.S5_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x20,		0x2053,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1566     Source: Write(PM670.S5_CTRL.R1_R2_CTL, 0x20)
   { 1,		0xA5,		0x21D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1567     Source: Write(PM670.S5_PS.SEC_ACCESS, 0xA5)
   { 1,		0xFE,		0x2170,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1568     Source: Write(PM670.S5_PS.SWITCH_SIZE_CTL, 0xFE)
   { 1,		0xA5,		0x21D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1569     Source: Write(PM670.S5_PS.SEC_ACCESS, 0xA5)
   { 1,		0x00,		0x2172,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1570     Source: Write(PM670.S5_PS.DEAD_TIME_CTRL, 0x0)
   { 1,		0xA5,		0x21D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1571     Source: Write(PM670.S5_PS.SEC_ACCESS, 0xA5)
   { 1,		0x03,		0x2173,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1572     Source: Write(PM670.S5_PS.BLNK_TIME_CTL, 0x3)
   { 1,		0xA5,		0x21D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1573     Source: Write(PM670.S5_PS.SEC_ACCESS, 0xA5)
   { 1,		0x02,		0x217E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1574     Source: Write(PM670.S5_PS.PWR_STG_MISC, 0x2)
   { 1,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1575     Source: Write(PM670.S5_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x80,		0x2059,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1576     Source: Write(PM670.S5_CTRL.PULSE_SKIP_CTL, 0x80)
   { 1,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1577     Source: Write(PM670.S5_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x02,		0x205A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1578     Source: Write(PM670.S5_CTRL.PS_THRES_ERRAMP, 0x2)
   { 1,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1579     Source: Write(PM670.S5_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x0E,		0x205B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1580     Source: Write(PM670.S5_CTRL.AUTO_MODE_CTL, 0xE)
   { 1,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1581     Source: Write(PM670.S5_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0xA6,		0x205C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1582     Source: Write(PM670.S5_CTRL.INZERO_COUNT_CTL, 0xA6)
   { 1,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1583     Source: Write(PM670.S5_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x09,		0x205D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1584     Source: Write(PM670.S5_CTRL.PFM_COUNT_CTL, 0x9)
   { 1,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1585     Source: Write(PM670.S5_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x30,		0x205E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1586     Source: Write(PM670.S5_CTRL.PS_THRES_ILOAD, 0x30)
   { 1,		0xC6,		0x2044,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1587     Source: Write(PM670.S5_CTRL.PFM_CTL, 0xC6)
   { 1,		0x30,		0x207E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1588     Source: Write(PM670.S5_CTRL.CTLR_MISC, 0x30)
   { 1,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1589     Source: Write(PM670.S5_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x42,		0x2063,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1590     Source: Write(PM670.S5_CTRL.QM_PS_EXIT, 0x42)
   { 1,		0x07,		0x2145,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1591     Source: Write(PM670.S5_PS.PFM_FREQ_CFG, 0x7)
   { 1,		0xA5,		0x21D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1595     Source: Write(PM670.S5_PS.SEC_ACCESS, 0xA5)
   { 1,		0x54,		0x215A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1596     Source: Write(PM670.S5_PS.ISNS_THRES, 0x54)
   { 1,		0xA5,		0x21D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1597     Source: Write(PM670.S5_PS.SEC_ACCESS, 0xA5)
   { 1,		0x04,		0x2163,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1598     Source: Write(PM670.S5_PS.QM_PS_ENTRY, 0x4)
   { 1,		0x06,		0x2045,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1599     Source: Write(PM670.S5_CTRL.MODE_CTL1, 0x6)
   { 1,		0x08,		0x2048,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1600     Source: Write(PM670.S5_CTRL.PD_CTL, 0x08)
   { 1,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1601     Source: Write(PM670.S5_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x82,		0x2061,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1602     Source: Write(PM670.S5_CTRL.STEPPER_VS_CTL, 0x82)
   // MODE - HFS_OCP : 37
   //sid	data		register	Mask	reg op		cond start	cond end
   { 1,		0xA5,		0x1DD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1608     Source: Write(PM670.S4_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x4C,		0x1D66,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1609     Source: Write(PM670.S4_CTRL.OCP, 0x4C)
   { 1,		0xA5,		0x20D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1610     Source: Write(PM670.S5_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x6C,		0x2066,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1611     Source: Write(PM670.S5_CTRL.OCP, 0x6C)
   { 1,		0xA5,		0x23D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1612     Source: Write(PM670.S6_CTRL.SEC_ACCESS, 0xA5)
   { 1,		0x4C,		0x2366,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1613     Source: Write(PM670.S6_CTRL.OCP, 0x4C)
   // MODE - SCHG_Config : 38
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0xB8,		0x1363,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1622     Source: Write(PM670.SCHG_USB.USBIN_OPTIONS_2_CFG, 0xB8)
   { 0,		0xA5,		0x19D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1628     Source: Write(PM670.SCHG_CHGR_FREQ.SEC_ACCESS, 0xA5)
   { 0,		0x81,		0x1946,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1629     Source: Write(PM670.SCHG_CHGR_FREQ.CLK_ENABLE, 0x81)
   { 0,		0xA5,		0x19D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1630     Source: Write(PM670.SCHG_CHGR_FREQ.SEC_ACCESS, 0xA5)
   { 0,		0x08,		0x1950,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1631     Source: Write(PM670.SCHG_CHGR_FREQ.CLK_DIV, 0x08)
   { 0,		0xA5,		0x19D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1632     Source: Write(PM670.SCHG_CHGR_FREQ.SEC_ACCESS, 0xA5)
   { 0,		0x01,		0x1946,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1633     Source: Write(PM670.SCHG_CHGR_FREQ.CLK_ENABLE, 0x01)
   { 0,		0xC3,		0x1051,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1636     Source: Write(PM670.SCHG_CHGR.CHGR_CFG2, 0xC3)
   { 0,		0x0C,		0x107D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1637     Source: Write(PM670.SCHG_CHGR.FG_UPDATE_CFG_2_SEL, 0x0C)
   { 0,		0x00,		0x10B0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1638     Source: Write(PM670.SCHG_CHGR.STEP_CHG_MODE_CFG, 0x00)
   { 0,		0xA5,		0x14D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1639     Source: Write(PM670.SCHG_DC.SEC_ACCESS, 0xA5)
   { 0,		0x18,		0x14C2,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1640     Source: Write(PM670.SCHG_DC.ENG_SSUPPLY_CFG3, 0x18)
   { 0,		0x06,		0x7240,		0xFF,	PM_SBL_WRITE,	8,		8},	// Line 1647     Source: Write(PM670.PBS_CLIENT1.HW_TRIG_RE_EN, 0x06, 0xFF, None, Clogic_7)
   { 0,		0x04,		0x7440,		0xFF,	PM_SBL_WRITE,	8,		8},	// Line 1650     Source: Write(PM670.PBS_CLIENT3.HW_TRIG_RE_EN, 0x04, 0xFF, None, Clogic_7)
   { 0,		0xA5,		0x16D0,		0xFF,	PM_SBL_WRITE,	8,		8},	// Line 1652     Source: Write(PM670.SCHG_MISC.SEC_ACCESS, 0xA5, 0xFF, None, Clogic_7)
   { 0,		0xA5,		0x16E9,		0xFF,	PM_SBL_WRITE,	8,		8},	// Line 1653     Source: Write(PM670.SCHG_MISC.TM_IO_DTEST4_SEL, 0xA5, 0xFF, None, Clogic_7)
   { 0,		0x0B,		0x1358,		0xFF,	PM_SBL_WRITE,	5,		5},	// Line 1657     Source: Write(PM670.SCHG_USB.TYPE_C_CFG, 0x0B, 0xFF, None, Clogic_3)
   { 0,		0xCA,		0x1358,		0xFF,	PM_SBL_WRITE,	6,		6},	// Line 1658     Source: Write(PM670.SCHG_USB.TYPE_C_CFG, 0xCA, 0xFF, None, Clogic_4)
   { 0,		0x31,		0x1359,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1662     Source: Write(PM670.SCHG_USB.TYPE_C_CFG_2, 0x31)
   { 0,		0xA5,		0x16D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1665     Source: Write(PM670.SCHG_MISC.SEC_ACCESS, 0xA5)
   { 0,		0x14,		0x16C8,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1666     Source: Write(PM670.SCHG_MISC.ENG_BUCKBOOST_CFG9, 0x14)
   { 0,		0xA5,		0x16D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1669     Source: Write(PM670.SCHG_MISC.SEC_ACCESS, 0xA5)
   { 0,		0x07,		0x16C1,		0xFF,	PM_SBL_WRITE,	7,		7},	// Line 1670     Source: Write(PM670.SCHG_MISC.ENG_BUCKBOOST_CFG2, 0x07, 0xFF, None, Clogic_5)
   { 0,		0xE7,		0x1365,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1672     Source: Write(PM670.SCHG_USB.USBIN_LOAD_CFG, 0xE7)
   // MODE - SFG_Config : 39
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0xA5,		0x40D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1676     Source: Write(PM670.FG_BATT_SOC.SEC_ACCESS, 0xA5)
   { 0,		0x00,		0x40DA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1677     Source: Write(PM670.FG_BATT_SOC.PERPH_RESET_CTL3, 0x00)
   { 0,		0xA5,		0x41D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1678     Source: Write(PM670.FG_BATT_INFO.SEC_ACCESS, 0xA5)
   { 0,		0x00,		0x41DA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1679     Source: Write(PM670.FG_BATT_INFO.PERPH_RESET_CTL3, 0x00)
   { 0,		0xA5,		0x42D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1680     Source: Write(PM670.FG_BCL.SEC_ACCESS, 0xA5)
   { 0,		0x03,		0x42DA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1681     Source: Write(PM670.FG_BCL.PERPH_RESET_CTL3, 0x3)
   { 0,		0xA5,		0x43D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1682     Source: Write(PM670.FG_LMH.SEC_ACCESS, 0xA5)
   { 0,		0x03,		0x43DA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1683     Source: Write(PM670.FG_LMH.PERPH_RESET_CTL3, 0x3)
   { 0,		0xA5,		0x44D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1684     Source: Write(PM670.FG_MEM_IF.SEC_ACCESS, 0xA5)
   { 0,		0x07,		0x44DA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1685     Source: Write(PM670.FG_MEM_IF.PERPH_RESET_CTL3, 0x7)
   { 0,		0xA5,		0x45D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1686     Source: Write(PM670.FG_ADC_RR.SEC_ACCESS, 0xA5)
   { 0,		0x07,		0x45DA,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1687     Source: Write(PM670.FG_ADC_RR.PERPH_RESET_CTL3, 0x7)
   { 0,		0x04,		0x42A8,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1688     Source: Write(PM670.FG_BCL.LMH_SLCT_MTGT_WIL, 0x4)
   { 0,		0x04,		0x42A9,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1689     Source: Write(PM670.FG_BCL.LMH_SLCT_MTGT_FLASH, 0x4)
   { 0,		0x89,		0x4586,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1690     Source: Write(PM670.FG_ADC_RR.SKIN_HOT, 0x89)
   { 0,		0x8C,		0x4587,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1691     Source: Write(PM670.FG_ADC_RR.SKIN_TOO_HOT, 0x8C)
   { 0,		0x60,		0x4052,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1692     Source: Write(PM670.FG_BATT_SOC.LOW_PWR_CFG, 0x60)
   { 0,		0x80,		0x4583,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1695     Source: Write(PM670.FG_ADC_RR.AUX_THERM_CFG, 0x80)
   { 0,		0x07,		0x4311,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1696     Source: Write(PM670.FG_LMH.INT_SET_TYPE, 0x07)
   { 0,		0x07,		0x4312,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1697     Source: Write(PM670.FG_LMH.INT_POLARITY_HIGH, 0x07)
   { 0,		0x07,		0x4313,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1698     Source: Write(PM670.FG_LMH.INT_POLARITY_LOW, 0x07)
   // MODE - BCL_CONFIG : 40
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0x8D,		0x426A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1704     Source: Write(PM670.FG_BCL.BCL_CFG, 0x8D)
   { 0,		0x07,		0x4270,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1706     Source: Write(PM670.FG_BCL.VBAT_CMP_CFG, 0x07)
   { 0,		0x52,		0x4272,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1708     Source: Write(PM670.FG_BCL.VBAT_ADC_LOW, 0x52)
   { 0,		0x03,		0x4275,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1710     Source: Write(PM670.FG_BCL.VBAT_LOW, 0x3)
   { 0,		0x02,		0x4276,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1714     Source: Write(PM670.FG_BCL.VBAT_TOO_LOW, 0x02)
   { 0,		0x00,		0x4280,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1716     Source: Write(PM670.FG_BCL.IBATT_H_CFG, 0x0)
   { 0,		0x00,		0x4281,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1718     Source: Write(PM670.FG_BCL.IBATT_TH_CFG, 0x0)
   { 0,		0x00,		0x4284,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1720     Source: Write(PM670.FG_BCL.VBATT_ADC_CFG, 0x0)
   { 0,		0x02,		0x4286,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1722     Source: Write(PM670.FG_BCL.VBATT_L_CFG, 0x2)
   { 0,		0x00,		0x4287,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1724     Source: Write(PM670.FG_BCL.VBATT_L_INT_CFG, 0x0)
   { 0,		0x01,		0x4288,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1726     Source: Write(PM670.FG_BCL.VBATT_TL_CFG, 0x1)
   { 0,		0x00,		0x4289,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1728     Source: Write(PM670.FG_BCL.VBATT_TL_INT_CFG, 0x0)
   { 0,		0x04,		0x4292,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1730     Source: Write(PM670.FG_BCL.BAN_TIMING_DX, 0x4)
   { 0,		0x03,		0x42A3,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1732     Source: Write(PM670.FG_BCL.LMH_CFG, 0x3)
   { 0,		0x06,		0x42A4,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1736     Source: Write(PM670.FG_BCL.LMH_DELAY_0, 0x6)
   { 0,		0x05,		0x42A5,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1738     Source: Write(PM670.FG_BCL.LMH_DELAY_1, 0x5)
   { 0,		0x04,		0x42A6,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1740     Source: Write(PM670.FG_BCL.LMH_DELAY_2, 0x4)
   { 0,		0xA5,		0x42D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1741     Source: Write(PM670.FG_BCL.SEC_ACCESS, 0xA5)
   { 0,		0x03,		0x42C0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1743     Source: Write(PM670.FG_BCL.BATFET_OPEN_CFG, 0x3)
   { 0,		0xA5,		0x42D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1744     Source: Write(PM670.FG_BCL.SEC_ACCESS, 0xA5)
   { 0,		0x18,		0x42C1,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1746     Source: Write(PM670.FG_BCL.BATFET_OPEN_AX_CTL, 0x18)
   { 0,		0xA5,		0x42D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1747     Source: Write(PM670.FG_BCL.SEC_ACCESS, 0xA5)
   { 0,		0x02,		0x42C2,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1749     Source: Write(PM670.FG_BCL.BATFET_OPEN_PX_CTL, 0x2)
   { 0,		0xA5,		0x42D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1750     Source: Write(PM670.FG_BCL.SEC_ACCESS, 0xA5)
   { 0,		0x32,		0x42C7,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1752     Source: Write(PM670.FG_BCL.IBT_THI_MIN_CFG, 0x32)
   { 0,		0x80,		0x4246,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1758     Source: Write(PM670.FG_BCL.EN_CTL, 0x80)
   // MODE - BOB_CONFIG : 41
   //sid	data		register	Mask	reg op		cond start	cond end
   { 3,		0x20,		0xA04A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1762     Source: Write(PM670L.BOB_CONFIG.VOUT_EXT_CTRL1_LB, 0x20)
   { 3,		0x0E,		0xA04B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1763     Source: Write(PM670L.BOB_CONFIG.VOUT_EXT_CTRL1_UB, 0xE)
   { 3,		0xE0,		0xA04C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1764     Source: Write(PM670L.BOB_CONFIG.VOUT_EXT_CTRL2_LB, 0xE0)
   { 3,		0x0C,		0xA04D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1765     Source: Write(PM670L.BOB_CONFIG.VOUT_EXT_CTRL2_UB, 0xC)
   { 3,		0xC0,		0xA04E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1766     Source: Write(PM670L.BOB_CONFIG.VOUT_FLASH_INIT_LB, 0xC0)
   { 3,		0x0D,		0xA04F,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1767     Source: Write(PM670L.BOB_CONFIG.VOUT_FLASH_INIT_UB, 0xD)
   { 3,		0x0F,		0xA034,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1769     Source: Write(PM670L.BOB_CONFIG.FLASH_OVHD_CTL, 0xF)
   { 3,		0xA5,		0xA0D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1770     Source: Write(PM670L.BOB_CONFIG.SEC_ACCESS, 0xA5)
   { 3,		0x05,		0xA08F,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1771     Source: Write(PM670L.BOB_CONFIG.PFM_CONFIG2, 0x5)
   { 3,		0xA5,		0xA0D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1772     Source: Write(PM670L.BOB_CONFIG.SEC_ACCESS, 0xA5)
   { 3,		0x01,		0xA0BC,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1773     Source: Write(PM670L.BOB_CONFIG.GEN_LVL, 0x01)
   { 3,		0x01,		0xA036,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1774     Source: Write(PM670L.BOB_CONFIG.EXT_CTRL_FOLLOW, 0x01)
   // MODE - FLASH_CONFIG : 42
   //sid	data		register	Mask	reg op		cond start	cond end
   { 3,		0x02,		0xD352,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1784     Source: Write(PM670L.MVFLASH1.ISC_DELAY, 0x2)
   // MODE - LCDB : 43
   //sid	data		register	Mask	reg op		cond start	cond end
   { 3,		0x84,		0xEC51,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1792     Source: Write(PM670L.LCDB.PWM_CTL_1, 0x84)
   { 3,		0x03,		0xEC57,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1793     Source: Write(PM670L.LCDB.BST_HDR_CTL, 0x3)
   { 3,		0x99,		0xEC62,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1794     Source: Write(PM670L.LCDB.PFM_CTL, 0x99)
   { 3,		0x13,		0xEC71,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1795     Source: Write(PM670L.LCDB.LDO_OUTPUT_VOLTAGE, 0x13)
   { 3,		0x13,		0xEC81,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1796     Source: Write(PM670L.LCDB.NCP_OUTPUT_VOLTAGE, 0x13)
   { 3,		0x10,		0xEC41,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1797     Source: Write(PM670L.LCDB.BST_OUTPUT_VOLTAGE, 0x10)
   { 3,		0x02,		0xEC8F,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1798     Source: Write(PM670L.LCDB.NCP_SOFT_START_CTL, 0x2)
   { 3,		0x02,		0xEC7F,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1799     Source: Write(PM670L.LCDB.LDO_SOFT_START_CTL, 0x2)
   { 3,		0x02,		0xEC8C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1800     Source: Write(PM670L.LCDB.NCP_ILIM_CTL2, 0x2)
   { 3,		0x92,		0xEC8B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1801     Source: Write(PM670L.LCDB.NCP_ILIM_CTL1, 0x92)
   { 3,		0x84,		0xEC7B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1802     Source: Write(PM670L.LCDB.LDO_ILIM_CTL1, 0x84)
   { 3,		0x04,		0xEC7C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1803     Source: Write(PM670L.LCDB.LDO_ILIM_CTL2, 0x4)
   { 3,		0x00,		0xEC88,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1804     Source: Write(PM670L.LCDB.NCP_CLK_DIV, 0x00)
   { 3,		0x80,		0xEC45,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1805     Source: Write(PM670L.LCDB.MODULE_RDY, 0x80)
   // MODE - WLED_CONFIG : 44
   //sid	data		register	Mask	reg op		cond start	cond end
   { 2,		0x80,		0x0998,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1810     Source: Write(PM670L.MISC.VPH_PWR_DEB_EN, 0x80)
   { 3,		0x00,		0xD848,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1811     Source: Write(PM670L.WLED1_CTRL.FEEDBACK_CONTROL, 0x0)
   { 3,		0x03,		0xD849,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1812     Source: Write(PM670L.WLED1_CTRL.HDR_ADIM_HDIM, 0x3)
   { 3,		0x0B,		0xD84C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1813     Source: Write(PM670L.WLED1_CTRL.SWITCHING_FREQUENCY, 0xB)
   { 3,		0x01,		0xD84D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1814     Source: Write(PM670L.WLED1_CTRL.WLED_OVP, 0x1)
   { 3,		0x84,		0xD84E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1815     Source: Write(PM670L.WLED1_CTRL.WLED_ILIM, 0x84)
   { 3,		0x80,		0xD85A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1816     Source: Write(PM670L.WLED1_CTRL.EN_PSM, 0x80)
   { 3,		0x84,		0xD85B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1817     Source: Write(PM670L.WLED1_CTRL.PSM_CTRL, 0x84)
   { 3,		0x8D,		0xD85C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1818     Source: Write(PM670L.WLED1_CTRL.LCD_AUTO_PFM, 0x8D)
   { 3,		0x8D,		0xD85D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1819     Source: Write(PM670L.WLED1_CTRL.WLED_PFM, 0x8D)
   { 3,		0xD9,		0xD856,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1820     Source: Write(PM670L.WLED1_CTRL.VLOOP_COMP_GM, 0xD9)
   { 3,		0x4C,		0xD94A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1821     Source: Write(PM670L.WLED1_SINK.MODULATION_SCHEME, 0x4C)
   { 3,		0x03,		0xD94B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1822     Source: Write(PM670L.WLED1_SINK.HYBRID_DIMMING_TRESH, 0x3)
   { 3,		0x39,		0xD94C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1823     Source: Write(PM670L.WLED1_SINK.WLED_BAN, 0x39)
   { 3,		0x31,		0xD94D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1824     Source: Write(PM670L.WLED1_SINK.WLED_BAN_TIMER, 0x31)
   { 3,		0x02,		0xD951,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1825     Source: Write(PM670L.WLED1_SINK.LED1_IDAC_SYNC_DELAY, 0x2)
   { 3,		0x02,		0xD961,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1826     Source: Write(PM670L.WLED1_SINK.LED2_IDAC_SYNC_DELAY, 0x2)
   { 3,		0x02,		0xD971,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1827     Source: Write(PM670L.WLED1_SINK.LED3_IDAC_SYNC_DELAY, 0x2)
   { 3,		0x0A,		0xD952,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1828     Source: Write(PM670L.WLED1_SINK.LED1_FULL_SCALE_CURRENT, 0xA)
   { 3,		0x0A,		0xD962,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1829     Source: Write(PM670L.WLED1_SINK.LED2_FULL_SCALE_CURRENT, 0xA)
   { 3,		0x0A,		0xD972,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1830     Source: Write(PM670L.WLED1_SINK.LED3_FULL_SCALE_CURRENT, 0xA)
   // MODE - OLEDB_CONFIG : 45
   //sid	data		register	Mask	reg op		cond start	cond end
   { 2,		0x80,		0x0998,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1852     Source: Write(PM670L.MISC.VPH_PWR_DEB_EN, 0x80)
   { 3,		0x80,		0xE045,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1853     Source: Write(PM670L.OLEDB.MODULE_RDY, 0x80)
   { 3,		0x80,		0xE047,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1854     Source: Write(PM670L.OLEDB.EXT_PIN_CTL, 0x80)
   { 3,		0x0E,		0xE04A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1855     Source: Write(PM670L.OLEDB.VOUT_DEFAULT_CTL, 0xE)
   { 3,		0x09,		0xE055,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1856     Source: Write(PM670L.OLEDB.VLOOP_COMP_GAIN, 0x09)
   { 3,		0xA4,		0xE05A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1857     Source: Write(PM670L.OLEDB.FAST_PRECHARGE, 0xA4)
   { 3,		0x09,		0xE057,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1858     Source: Write(PM670L.OLEDB.VLOOP_COMP_ZERO, 0x09)
   { 3,		0x40,		0xE048,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1859     Source: Write(PM670L.OLEDB.SWIRE_CONTROL, 0x40)
   { 3,		0x00,		0xE05B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1863     Source: Write(PM670L.OLEDB.EN_PSM, 0x00)
   { 3,		0x0B,		0xE060,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1864     Source: Write(PM670L.OLEDB.ZX_COMP_CTL, 0x0B)
   { 3,		0x81,		0xE064,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1865     Source: Write(PM670L.OLEDB.NLIMIT, 0x81)
   { 3,		0xA5,		0xE0D0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1866     Source: Write(PM670L.OLEDB.SEC_ACCESS, 0xA5)
   { 3,		0x02,		0xE0E9,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1867     Source: Write(PM670L.OLEDB.TEST6, 0x02)
   // MODE - IBB_CONFIG : 46
   //sid	data		register	Mask	reg op		cond start	cond end
   { 2,		0x80,		0x0998,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1871     Source: Write(PM670L.MISC.VPH_PWR_DEB_EN, 0x80)
   { 3,		0x80,		0xDC45,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1872     Source: Write(PM670L.IBB.MODULE_RDY, 0x80)
   { 3,		0x40,		0xDC46,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1873     Source: Write(PM670L.IBB.ENABLE_CTL, 0x40)
   { 3,		0xA5,		0xDCD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1874     Source: Write(PM670L.IBB.SEC_ACCESS, 0xA5)
   { 3,		0xBF,		0xDC4B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1875     Source: Write(PM670L.IBB.CURRENT_LIMIT, 0xBF)
   { 3,		0xA5,		0xDCD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1876     Source: Write(PM670L.IBB.SEC_ACCESS, 0xA5)
   { 3,		0x03,		0xDC57,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1877     Source: Write(PM670L.IBB.NONOVERLAP_TIME_2, 0x03)
   { 3,		0xA5,		0xDCD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1878     Source: Write(PM670L.IBB.SEC_ACCESS, 0xA5)
   { 3,		0xFF,		0xDC58,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1879     Source: Write(PM670L.IBB.PWRUP_PWRDN_CTL_1, 0xFF)
   { 3,		0x10,		0xDC60,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1880     Source: Write(PM670L.IBB.SPARE_CTL, 0x10)
   { 3,		0xA5,		0xDCD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1881     Source: Write(PM670L.IBB.SEC_ACCESS, 0xA5)
   { 3,		0x36,		0xDC5B,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1882     Source: Write(PM670L.IBB.VOUT_MAX_MAGNITUDE, 0x36)
   { 3,		0x80,		0xDC65,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1883     Source: Write(PM670L.IBB.SMART_PS_CTL, 0x80)
   { 3,		0x03,		0xDC50,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1884     Source: Write(PM670L.IBB.PS_CTL, 0x03)
   { 3,		0x00,		0xDC4E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1885     Source: Write(PM670L.IBB.SLOPE_COMP_CURRENT, 0x00)
   { 3,		0x03,		0xDC67,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1886     Source: Write(PM670L.IBB.ADAPT_DEAD_TIME, 0x03)
   { 3,		0xA5,		0xDCD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1887     Source: Write(PM670L.IBB.SEC_ACCESS, 0xA5)
   { 3,		0x8A,		0xDC56,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1888     Source: Write(PM670L.IBB.NONOVERLAP_TIME_1, 0x8A)
   { 3,		0x10,		0xDC60,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1889     Source: Write(PM670L.IBB.SPARE_CTL, 0x10)
   { 3,		0xA5,		0xDCD0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1890     Source: Write(PM670L.IBB.SEC_ACCESS, 0xA5)
   { 3,		0x87,		0xDC48,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1891     Source: Write(PM670L.IBB.CLK_DIV, 0x87)
   { 3,		0x05,		0xDC61,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1892     Source: Write(PM670L.IBB.NLIMIT_DAC, 0x05)
   { 3,		0x80,		0xDC43,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1893     Source: Write(PM670L.IBB.FLOAT_CTL, 0x80)
   { 3,		0x03,		0xDC4A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1894     Source: Write(PM670L.IBB.IPLIMIT_STARTUP_CTL_2, 0x03)
   // MODE - LAB_CONFIG : 47
   //sid	data		register	Mask	reg op		cond start	cond end
   { 2,		0x80,		0x0998,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1898     Source: Write(PM670L.MISC.VPH_PWR_DEB_EN, 0x80)
   { 3,		0x80,		0xDE45,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1899     Source: Write(PM670L.LAB.MODULE_RDY, 0x80)
   { 3,		0x80,		0xDE49,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1900     Source: Write(PM670L.LAB.IBB_EN_RDY, 0x80)
   { 3,		0xFC,		0xDE4C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1901     Source: Write(PM670L.LAB.CURRENT_SENSE, 0xFC)
   { 3,		0x01,		0xDE4D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1902     Source: Write(PM670L.LAB.LOOP_COMP_CTL, 0x01)
   { 3,		0x00,		0xDE50,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1903     Source: Write(PM670L.LAB.PS_CTL, 0x0)
   { 3,		0xCB,		0xDE51,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1904     Source: Write(PM670L.LAB.PWM_CTL_1, 0xCB)
   { 3,		0x00,		0xDE52,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1905     Source: Write(PM670L.LAB.PWM_CTL_2, 0x00)
   { 3,		0x83,		0xDE75,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1906     Source: Write(PM670L.LAB.HW_HIGH_PSRR_BLANK_CTL, 0x83)
   { 3,		0x03,		0xDE5E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1907     Source: Write(PM670L.LAB.PRECHARGE_CTL, 0x03)
   { 3,		0x16,		0xDE60,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1908     Source: Write(PM670L.LAB.MISC_CTL, 0x16)
   { 3,		0x04,		0xDE63,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1909     Source: Write(PM670L.LAB.HIGH_BW_CTL, 0x4)
   { 3,		0x04,		0xDE4E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1910     Source: Write(PM670L.LAB.SLOPE_COMP_CURRENT, 0x04)
   { 3,		0x00,		0xDE43,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1911     Source: Write(PM670L.LAB.PWM_MODE_SEL, 0x00)
   { 3,		0x00,		0xDE7D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1912     Source: Write(PM670L.LAB.BST_STEPPER_CTL, 0x00)
   { 3,		0x01,		0xDE7E,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1913     Source: Write(PM670L.LAB.VPH_ENVELOP_CTL, 0x01)
   { 3,		0x81,		0xDE70,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1914     Source: Write(PM670L.LAB.SW_HIGH_PSRR_CTL, 0x81)
   { 3,		0xA5,		0xDED0,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1915     Source: Write(PM670L.LAB.SEC_ACCESS, 0xA5)
   { 3,		0x90,		0xDE77,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1916     Source: Write(PM670L.LAB.PWRUP_PWRDN_CTL, 0x90)
   { 3,		0x40,		0xDE64,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1918     Source: Write(PM670L.LAB.SPARE_CTL, 0x40)
   { 3,		0x80,		0xDE56,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1921     Source: Write(PM670L.LAB.VREG_NOT_OK_CTL, 0x80)
   // MODE - AMOLED_SWIRE_MAP_PBS_SWITCHOVER : 48
   //sid	data		register	Mask	reg op		cond start	cond end
   { 2,		0x04,		0x7340,		0x04,	PM_SBL_WRITE,	0,		0},	// Line 1939     Source: Write(PM670L.PBS_CLIENT2.HW_TRIG_RE_EN, 0x04, 0x04)
   { 3,		0x80,		0xDC47,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1943     Source: Write(PM670L.IBB.PD_CTL, 0x80)
   { 3,		0x36,		0xDC5A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1944     Source: Write(PM670L.IBB.SWIRE_CTL, 0x36)
   { 3,		0x00,		0xDE40,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1945     Source: Write(PM670L.LAB.SWIRE_PGM_CTL, 0x00)
   { 3,		0x00,		0xE048,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1946     Source: Write(PM670L.OLEDB.SWIRE_CONTROL, 0x00)
   // MODE - MULTICARDTRAY_UICC_PROTECTION : 49
   //sid	data		register	Mask	reg op		cond start	cond end
   { 2,		0x05,		0xC142,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1950     Source: Write(PM670L.GPIO02.DIG_PULL_CTL, 0x05)
   { 2,		0x00,		0xC111,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1953     Source: Write(PM670L.GPIO02.INT_SET_TYPE, 0x00)
   { 2,		0x00,		0xC11A,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1956     Source: Write(PM670L.GPIO02.INT_MID_SEL, 0x00)
   { 2,		0x03,		0x098D,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1959     Source: Write(PM670L.MISC.VSET5_UB, 0x03)
   { 2,		0xC0,		0x098C,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 1960     Source: Write(PM670L.MISC.VSET5_LB, 0xC0)
   { 2,		0x08,		0x7340,		0x08,	PM_SBL_WRITE,	0,		0},	// Line 1963     Source: Write(PM670L.PBS_CLIENT2.HW_TRIG_RE_EN, 0x08, 0x08)
   { 2,		0x08,		0x7341,		0x08,	PM_SBL_WRITE,	0,		0},	// Line 1964     Source: Write(PM670L.PBS_CLIENT2.HW_TRIG_FE_EN, 0x08, 0x08)
   // MODE - generateSblBranchAndVersion : 50
   //sid	data		register	Mask	reg op		cond start	cond end
   { 0,		0x28,		0x0150,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 0     Source: Write(PM670.REVID.SBL_ID_0, 0x28)
   { 0,		0x19,		0x0151,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 0     Source: Write(PM670.REVID.SBL_ID_1, 0x19)
   { 2,		0x28,		0x0150,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 0     Source: Write(PM670L.REVID.SBL_ID_0, 0x28)
   { 2,		0x19,		0x0151,		0xFF,	PM_SBL_WRITE,	0,		0},	// Line 0     Source: Write(PM670L.REVID.SBL_ID_1, 0x19)

   // This line of data is created by SBL Compiler per request from Embedded SW Driver. It is not part of original code.
   { 0,    0x00,	0x0000,	0xFF,	PM_SBL_OPERATION_INVALID,	0,	0}
};
