Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Aug 10 15:13:08 2021
| Host         : LAPTOP-ID3APBIA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hs_dual_da_timing_summary_routed.rpt -pb hs_dual_da_timing_summary_routed.pb -rpx hs_dual_da_timing_summary_routed.rpx -warn_on_violation
| Design       : hs_dual_da
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.952        0.000                      0                   42        0.182        0.000                      0                   42        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.952        0.000                      0                   42        0.182        0.000                      0                   42        3.500        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 u_da_wave_send/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 1.070ns (36.002%)  route 1.902ns (63.998%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 6.757 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.738    -0.596    u_da_wave_send/clk_out1
    SLICE_X36Y21         FDCE                                         r  u_da_wave_send/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.419    -0.177 r  u_da_wave_send/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.431     1.254    u_da_wave_send/rd_addr[1]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.325     1.579 r  u_da_wave_send/rd_addr[9]_i_3/O
                         net (fo=4, routed)           0.471     2.050    u_da_wave_send/rd_addr[9]_i_3_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326     2.376 r  u_da_wave_send/rd_addr[9]_i_2/O
                         net (fo=1, routed)           0.000     2.376    u_da_wave_send/p_0_in[9]
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     9.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     3.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.564     6.757    u_da_wave_send/clk_out1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[9]/C
                         clock pessimism              0.625     7.382    
                         clock uncertainty           -0.085     7.297    
    SLICE_X36Y20         FDCE (Setup_fdce_C_D)        0.031     7.328    u_da_wave_send/rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.328    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 u_da_wave_send/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.070ns (36.055%)  route 1.898ns (63.945%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 6.757 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.738    -0.596    u_da_wave_send/clk_out1
    SLICE_X36Y21         FDCE                                         r  u_da_wave_send/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.419    -0.177 r  u_da_wave_send/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.431     1.254    u_da_wave_send/rd_addr[1]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.325     1.579 r  u_da_wave_send/rd_addr[9]_i_3/O
                         net (fo=4, routed)           0.467     2.046    u_da_wave_send/rd_addr[9]_i_3_n_0
    SLICE_X36Y20         LUT3 (Prop_lut3_I1_O)        0.326     2.372 r  u_da_wave_send/rd_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.372    u_da_wave_send/p_0_in[6]
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     9.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     3.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.564     6.757    u_da_wave_send/clk_out1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[6]/C
                         clock pessimism              0.625     7.382    
                         clock uncertainty           -0.085     7.297    
    SLICE_X36Y20         FDCE (Setup_fdce_C_D)        0.032     7.329    u_da_wave_send/rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.329    
                         arrival time                          -2.372    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 u_da_wave_send/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 1.070ns (36.106%)  route 1.893ns (63.894%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 6.757 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.738    -0.596    u_da_wave_send/clk_out1
    SLICE_X36Y21         FDCE                                         r  u_da_wave_send/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.419    -0.177 r  u_da_wave_send/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.431     1.254    u_da_wave_send/rd_addr[1]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.325     1.579 r  u_da_wave_send/rd_addr[9]_i_3/O
                         net (fo=4, routed)           0.462     2.042    u_da_wave_send/rd_addr[9]_i_3_n_0
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.326     2.368 r  u_da_wave_send/rd_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     2.368    u_da_wave_send/p_0_in[7]
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     9.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     3.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.564     6.757    u_da_wave_send/clk_out1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[7]/C
                         clock pessimism              0.625     7.382    
                         clock uncertainty           -0.085     7.297    
    SLICE_X36Y20         FDCE (Setup_fdce_C_D)        0.031     7.328    u_da_wave_send/rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.328    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 u_da_wave_send/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 1.065ns (35.998%)  route 1.893ns (64.002%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 6.757 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.738    -0.596    u_da_wave_send/clk_out1
    SLICE_X36Y21         FDCE                                         r  u_da_wave_send/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.419    -0.177 r  u_da_wave_send/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.431     1.254    u_da_wave_send/rd_addr[1]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.325     1.579 r  u_da_wave_send/rd_addr[9]_i_3/O
                         net (fo=4, routed)           0.462     2.042    u_da_wave_send/rd_addr[9]_i_3_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.321     2.363 r  u_da_wave_send/rd_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     2.363    u_da_wave_send/p_0_in[8]
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     9.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     3.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.564     6.757    u_da_wave_send/clk_out1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[8]/C
                         clock pessimism              0.625     7.382    
                         clock uncertainty           -0.085     7.297    
    SLICE_X36Y20         FDCE (Setup_fdce_C_D)        0.075     7.372    u_da_wave_send/rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.372    
                         arrival time                          -2.363    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.839ns (32.709%)  route 1.726ns (67.291%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 6.757 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.735    -0.599    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.419    -0.180 f  u_da_wave_send/freq_cnt_reg[4]/Q
                         net (fo=4, routed)           0.874     0.695    u_da_wave_send/freq_cnt[4]
    SLICE_X36Y22         LUT6 (Prop_lut6_I3_O)        0.296     0.991 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.169     1.160    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.284 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.683     1.966    u_da_wave_send/rd_addr_1
    SLICE_X37Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     9.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     3.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.564     6.757    u_da_wave_send/clk_out1
    SLICE_X37Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[4]/C
                         clock pessimism              0.625     7.382    
                         clock uncertainty           -0.085     7.297    
    SLICE_X37Y20         FDCE (Setup_fdce_C_CE)      -0.205     7.092    u_da_wave_send/rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                          -1.966    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.839ns (35.315%)  route 1.537ns (64.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 6.757 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.735    -0.599    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.419    -0.180 f  u_da_wave_send/freq_cnt_reg[4]/Q
                         net (fo=4, routed)           0.874     0.695    u_da_wave_send/freq_cnt[4]
    SLICE_X36Y22         LUT6 (Prop_lut6_I3_O)        0.296     0.991 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.169     1.160    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.284 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.493     1.777    u_da_wave_send/rd_addr_1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     9.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     3.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.564     6.757    u_da_wave_send/clk_out1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[6]/C
                         clock pessimism              0.625     7.382    
                         clock uncertainty           -0.085     7.297    
    SLICE_X36Y20         FDCE (Setup_fdce_C_CE)      -0.205     7.092    u_da_wave_send/rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.839ns (35.315%)  route 1.537ns (64.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 6.757 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.735    -0.599    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.419    -0.180 f  u_da_wave_send/freq_cnt_reg[4]/Q
                         net (fo=4, routed)           0.874     0.695    u_da_wave_send/freq_cnt[4]
    SLICE_X36Y22         LUT6 (Prop_lut6_I3_O)        0.296     0.991 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.169     1.160    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.284 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.493     1.777    u_da_wave_send/rd_addr_1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     9.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     3.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.564     6.757    u_da_wave_send/clk_out1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[7]/C
                         clock pessimism              0.625     7.382    
                         clock uncertainty           -0.085     7.297    
    SLICE_X36Y20         FDCE (Setup_fdce_C_CE)      -0.205     7.092    u_da_wave_send/rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.839ns (35.315%)  route 1.537ns (64.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 6.757 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.735    -0.599    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.419    -0.180 f  u_da_wave_send/freq_cnt_reg[4]/Q
                         net (fo=4, routed)           0.874     0.695    u_da_wave_send/freq_cnt[4]
    SLICE_X36Y22         LUT6 (Prop_lut6_I3_O)        0.296     0.991 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.169     1.160    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.284 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.493     1.777    u_da_wave_send/rd_addr_1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     9.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     3.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.564     6.757    u_da_wave_send/clk_out1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[8]/C
                         clock pessimism              0.625     7.382    
                         clock uncertainty           -0.085     7.297    
    SLICE_X36Y20         FDCE (Setup_fdce_C_CE)      -0.205     7.092    u_da_wave_send/rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.839ns (35.315%)  route 1.537ns (64.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 6.757 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.735    -0.599    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.419    -0.180 f  u_da_wave_send/freq_cnt_reg[4]/Q
                         net (fo=4, routed)           0.874     0.695    u_da_wave_send/freq_cnt[4]
    SLICE_X36Y22         LUT6 (Prop_lut6_I3_O)        0.296     0.991 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.169     1.160    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.284 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.493     1.777    u_da_wave_send/rd_addr_1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     9.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     3.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.564     6.757    u_da_wave_send/clk_out1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[9]/C
                         clock pessimism              0.625     7.382    
                         clock uncertainty           -0.085     7.297    
    SLICE_X36Y20         FDCE (Setup_fdce_C_CE)      -0.205     7.092    u_da_wave_send/rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.839ns (34.524%)  route 1.591ns (65.476%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 6.754 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.735    -0.599    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.419    -0.180 f  u_da_wave_send/freq_cnt_reg[4]/Q
                         net (fo=4, routed)           0.874     0.695    u_da_wave_send/freq_cnt[4]
    SLICE_X36Y22         LUT6 (Prop_lut6_I3_O)        0.296     0.991 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.169     1.160    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.284 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.548     1.831    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X36Y22         FDCE                                         r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     9.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     3.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.561     6.754    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X36Y22         FDCE                                         r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.625     7.379    
                         clock uncertainty           -0.085     7.294    
    SLICE_X36Y22         FDCE (Setup_fdce_C_D)       -0.067     7.227    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          7.227    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  5.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.232%)  route 0.271ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.580    -0.446    u_da_wave_send/clk_out1
    SLICE_X36Y21         FDCE                                         r  u_da_wave_send/rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u_da_wave_send/rd_addr_reg[5]/Q
                         net (fo=6, routed)           0.271    -0.034    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y8          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.859    -0.668    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.400    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.217    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.459%)  route 0.280ns (66.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.581    -0.445    u_da_wave_send/clk_out1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.304 r  u_da_wave_send/rd_addr_reg[6]/Q
                         net (fo=5, routed)           0.280    -0.024    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y8          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.859    -0.668    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.400    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.217    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_da_wave_send/freq_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/freq_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.447%)  route 0.132ns (41.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.578    -0.448    u_da_wave_send/clk_out1
    SLICE_X36Y23         FDCE                                         r  u_da_wave_send/freq_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.307 r  u_da_wave_send/freq_cnt_reg[7]/Q
                         net (fo=4, routed)           0.132    -0.175    u_da_wave_send/freq_cnt[7]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.130 r  u_da_wave_send/freq_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    u_da_wave_send/freq_cnt_0[9]
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.681    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/C
                         clock pessimism              0.248    -0.433    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.092    -0.341    u_da_wave_send/freq_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.665%)  route 0.334ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.580    -0.446    u_da_wave_send/clk_out1
    SLICE_X36Y21         FDCE                                         r  u_da_wave_send/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u_da_wave_send/rd_addr_reg[2]/Q
                         net (fo=6, routed)           0.334     0.029    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y8          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.859    -0.668    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.400    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.217    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_da_wave_send/freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/freq_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.297%)  route 0.166ns (46.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.580    -0.446    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u_da_wave_send/freq_cnt_reg[9]/Q
                         net (fo=4, routed)           0.166    -0.140    u_da_wave_send/freq_cnt[9]
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.048    -0.092 r  u_da_wave_send/freq_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    u_da_wave_send/freq_cnt_0[2]
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.681    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[2]/C
                         clock pessimism              0.235    -0.446    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.107    -0.339    u_da_wave_send/freq_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_da_wave_send/freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/freq_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.898%)  route 0.166ns (47.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.580    -0.446    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u_da_wave_send/freq_cnt_reg[9]/Q
                         net (fo=4, routed)           0.166    -0.140    u_da_wave_send/freq_cnt[9]
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.045    -0.095 r  u_da_wave_send/freq_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    u_da_wave_send/freq_cnt_0[1]
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.681    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[1]/C
                         clock pessimism              0.235    -0.446    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.091    -0.355    u_da_wave_send/freq_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.851%)  route 0.187ns (50.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.580    -0.446    u_da_wave_send/clk_out1
    SLICE_X36Y21         FDCE                                         r  u_da_wave_send/rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u_da_wave_send/rd_addr_reg[5]/Q
                         net (fo=6, routed)           0.187    -0.118    u_da_wave_send/rd_addr[5]
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.045    -0.073 r  u_da_wave_send/rd_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    u_da_wave_send/p_0_in[6]
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.848    -0.679    u_da_wave_send/clk_out1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[6]/C
                         clock pessimism              0.248    -0.431    
    SLICE_X36Y20         FDCE (Hold_fdce_C_D)         0.092    -0.339    u_da_wave_send/rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 u_da_wave_send/freq_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/freq_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.481%)  route 0.136ns (37.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.580    -0.446    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.128    -0.318 r  u_da_wave_send/freq_cnt_reg[4]/Q
                         net (fo=4, routed)           0.136    -0.183    u_da_wave_send/freq_cnt[4]
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.098    -0.085 r  u_da_wave_send/freq_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    u_da_wave_send/freq_cnt_0[5]
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.681    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[5]/C
                         clock pessimism              0.235    -0.446    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.092    -0.354    u_da_wave_send/freq_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.226ns (62.238%)  route 0.137ns (37.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.581    -0.445    u_da_wave_send/clk_out1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.128    -0.317 r  u_da_wave_send/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.137    -0.180    u_da_wave_send/rd_addr[8]
    SLICE_X36Y20         LUT6 (Prop_lut6_I5_O)        0.098    -0.082 r  u_da_wave_send/rd_addr[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.082    u_da_wave_send/p_0_in[9]
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.848    -0.679    u_da_wave_send/clk_out1
    SLICE_X36Y20         FDCE                                         r  u_da_wave_send/rd_addr_reg[9]/C
                         clock pessimism              0.234    -0.445    
    SLICE_X36Y20         FDCE (Hold_fdce_C_D)         0.092    -0.353    u_da_wave_send/rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_da_wave_send/freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/freq_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.580    -0.446    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u_da_wave_send/freq_cnt_reg[6]/Q
                         net (fo=5, routed)           0.182    -0.123    u_da_wave_send/freq_cnt[6]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.078 r  u_da_wave_send/freq_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    u_da_wave_send/freq_cnt_0[6]
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.681    u_da_wave_send/clk_out1
    SLICE_X37Y22         FDCE                                         r  u_da_wave_send/freq_cnt_reg[6]/C
                         clock pessimism              0.235    -0.446    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.092    -0.354    u_da_wave_send/freq_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y8      u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y8      u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X36Y23     u_da_wave_send/freq_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X37Y22     u_da_wave_send/freq_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X37Y22     u_da_wave_send/freq_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X36Y23     u_da_wave_send/freq_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X37Y22     u_da_wave_send/freq_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X37Y22     u_da_wave_send/freq_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y23     u_da_wave_send/freq_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y23     u_da_wave_send/freq_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y23     u_da_wave_send/freq_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y23     u_da_wave_send/freq_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y21     u_da_wave_send/rd_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y21     u_da_wave_send/rd_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y21     u_da_wave_send/rd_addr_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y21     u_da_wave_send/rd_addr_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y20     u_da_wave_send/rd_addr_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y21     u_da_wave_send/rd_addr_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y23     u_da_wave_send/freq_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y23     u_da_wave_send/freq_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y22     u_da_wave_send/freq_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y22     u_da_wave_send/freq_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y22     u_da_wave_send/freq_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y22     u_da_wave_send/freq_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y23     u_da_wave_send/freq_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y23     u_da_wave_send/freq_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y22     u_da_wave_send/freq_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y22     u_da_wave_send/freq_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



