#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May  8 23:01:36 2023
# Process ID: 21240
# Current directory: D:/github_repo/axi_stream_insert_header/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18904 D:\github_repo\axi_stream_insert_header\vivado_project\axi_stream_insert_header.xpr
# Log file: D:/github_repo/axi_stream_insert_header/vivado_project/vivado.log
# Journal file: D:/github_repo/axi_stream_insert_header/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.srcs/sim_1/new/test_bench_tmp.v w ]
add_files -fileset sim_1 D:/github_repo/axi_stream_insert_header/vivado_project/axi_stream_insert_header.srcs/sim_1/new/test_bench_tmp.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_bench_tmp [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source test_bench_tmp.tcl
close_sim
launch_simulation
source test_bench_tmp.tcl
close_sim
launch_simulation
source test_bench_tmp.tcl
restart
current_wave_config {Untitled 3}
add_wave {{/test_bench_tmp/axi_stream_insert_header_inst}} 
run all
close_sim
launch_simulation
source test_bench_tmp.tcl
restart
current_wave_config {Untitled 4}
add_wave {{/test_bench_tmp/axi_stream_insert_header_inst}} 
run all
close_sim
launch_simulation
source test_bench_tmp.tcl
restart
current_wave_config {Untitled 5}
add_wave {{/test_bench_tmp/axi_stream_insert_header_inst}} 
run 1.5 us
close_sim
launch_simulation
source test_bench_tmp.tcl
restart
current_wave_config {Untitled 6}
add_wave {{/test_bench_tmp/axi_stream_insert_header_inst}} 
run 1.5 us
close_sim
launch_simulation
launch_simulation
source test_bench_tmp.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_bench_revise1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test_bench_revise1.tcl
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_bench_tmp [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test_bench_tmp.tcl
restart
current_wave_config {Untitled 9}
add_wave {{/test_bench_tmp/axi_stream_insert_header_inst}} 
run 1.5 us
close_sim
launch_simulation
source test_bench_tmp.tcl
close_sim
launch_simulation
source test_bench_tmp.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_bench_revise1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test_bench_revise1.tcl
run all
current_wave_config {Untitled 12}
add_wave {{/test_bench_revise1/axi_stream_insert_header_inst}} 
restart
run all
close_sim
launch_simulation
source test_bench_revise1.tcl
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_bench_tmp [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test_bench_tmp.tcl
restart
current_wave_config {Untitled 14}
add_wave {{/test_bench_tmp/axi_stream_insert_header_inst}} 
run 1.5 us
close_sim
launch_simulation
source test_bench_tmp.tcl
close_sim
launch_simulation
source test_bench_tmp.tcl
restart
current_wave_config {Untitled 16}
add_wave {{/test_bench_tmp/axi_stream_insert_header_inst}} 
run 1.5 us
close_sim
launch_simulation
source test_bench_tmp.tcl
close_sim
launch_simulation
source test_bench_tmp.tcl
close_sim
launch_simulation
source test_bench_tmp.tcl
close_sim
launch_simulation
source test_bench_tmp.tcl
restart
current_wave_config {Untitled 20}
add_wave {{/test_bench_tmp/axi_stream_insert_header_inst}} 
run 1.5 us
close_sim
launch_simulation
source test_bench_tmp.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_bench_revise1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test_bench_revise1.tcl
run all
restart
current_wave_config {Untitled 22}
add_wave {{/test_bench_revise1/axi_stream_insert_header_inst}} 
run all
close_sim
launch_simulation
source test_bench_revise1.tcl
run all
restart
current_wave_config {Untitled 23}
add_wave {{/test_bench_revise1/axi_stream_insert_header_inst}} 
run 1.5 us
close_sim
launch_simulation
source test_bench_revise1.tcl
run all
close_sim
launch_simulation
source test_bench_revise1.tcl
run all
close_sim
launch_simulation
source test_bench_revise1.tcl
run all
close_sim
launch_simulation
source test_bench_revise1.tcl
run all
restart
current_wave_config {Untitled 27}
add_wave {{/test_bench_revise1/axi_stream_insert_header_inst}} 
run all
close_sim
launch_simulation
source test_bench_revise1.tcl
run all
run all
close_sim
launch_simulation
source test_bench_revise1.tcl
run all
close_sim
launch_simulation
source test_bench_revise1.tcl
run all
close_sim
launch_simulation
source test_bench_revise1.tcl
run all
run all
close_sim
launch_simulation
launch_simulation
source test_bench_revise1.tcl
run all
restart
run all
close_sim
launch_simulation
source test_bench_revise1.tcl
run all
close_sim
launch_simulation
source test_bench_revise1.tcl
run all
restart
run all
close_sim
launch_simulation
source test_bench_revise1.tcl
run all
close_sim
