(S (NP (NML (JJ Low) (HYPH -) (NN power)) (NNS designs)) (VP (VBP are) (NP (NP (DT a) (NN necessity)) (PP (IN with) (NP (NP (DT the) (VBG increasing) (NN demand)) (PP (IN of) (NP (NP (JJ portable) (NNS devices)) (SBAR (WHNP (WDT which)) (S (VP (VBP are) (ADJP (NN battery) (VBN operated))))))))))) (. .))
(S (PP (IN In) (NP (NP (JJ many)) (PP (IN of) (NP (JJ such) (NNS devices))))) (NP (DT the) (JJ operational) (NN speed)) (VP (VBZ is) (RB not) (ADJP (RB as) (JJ important) (PP (IN as) (NP (NN battery) (NN life))))) (. .))
(FRAG (NP (NN Logic)) (: -) (S (NP (NP (NML (IN in) (HYPH -) (NN memory)) (NNS structures)) (VP (VBG using) (NP (UCP (NML (NN nano) (HYPH -) (NNS devices)) (CC and) (ADJP (JJ adiabatic))) (NNS designs)))) (VP (VBP are) (NP (NP (CD two) (NNS methods)) (S (VP (TO to) (VP (VB reduce) (NP (NP (DT the) (NN static)) (CC and) (NP (JJ dynamic) (NN power) (NN consumption))) (ADVP (RB respectively)))))))) (. .))
(S (NP (JJ Magnetic) (NN tunnel) (NN junction) (PRN (-LRB- -LRB-) (NP (NN MTJ)) (-RRB- -RRB-))) (VP (VBZ is) (NP (NP (DT an) (VBG emerging) (NN technology)) (SBAR (WHNP (WDT which)) (S (VP (VBZ has) (NP (NP (JJ many) (NNS advantages)) (SBAR (WHADVP (WRB when)) (S (VP (VBN used) (PP (IN in) (NP (NML (NN logic) (HYPH -) (IN in) (HYPH -) (NN memory)) (NNS structures))) (PP (IN in) (NP (NN conjunction))) (PP (IN with) (NP (NN CMOS)))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP introduce) (NP (NP (NP (DT a) (JJ novel) (JJ adiabatic) (NN hybrid) (NN MTJ)) (HYPH /) (NP (NN CMOS) (NN structure))) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (VP (VBN used) (S (VP (TO to) (VP (VB design) (NP (CC AND) (NP (HYPH /) (NN NAND)) (, ,) (NP (NN XOR) (HYPH /) (NN XNOR)) (CC and) (NP (NML (CD 1) (HYPH -) (NN bit)) (NML (JJ full) (NN adder)) (NNS circuits)))))))))))) (. .))
(S (NP (PRP We)) (VP (VP (VBP simulate) (NP (DT the) (NNS designs)) (S (VP (VBG using) (NP (NNP HSPICE)) (PP (IN with) (NP (CD 32nm) (NN CMOS) (NN technology)))))) (CC and) (VP (VBN compared) (NP (PRP it)) (PP (IN with) (NP (NP (DT a) (JJ non-adiabatic) (NN hybrid) (NN MTJ)) (HYPH /) (NP (NN CMOS) (NNS circuits)))))) (. .))
(S (NP (NP (DT The) (VBN proposed) (JJ adiabatic) (NN MTJ) (HYPH /) (NN CMOS)) (NP (NML (JJ full) (NN adder)) (NN design))) (VP (VBZ has) (NP (NP (ADJP (QP (JJR more) (IN than) (CD 7) (NNS times)) (JJR lower)) (NN power) (NN consumtion)) (PP (VBN compared) (PP (IN to) (NP (DT the) (JJ previous) (ADJP (NP (NN MTJ) (HYPH /) (NN CMOS)) (JJ full)) (NN adder)))))) (. .))
