// Seed: 3372888613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  assign module_1.type_7 = 0;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output tri0 id_2,
    output wand id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri1 id_7,
    output tri1 id_8,
    output tri0 id_9,
    input wor id_10,
    input supply0 id_11,
    output wire id_12,
    output wor id_13
    , id_16,
    input supply0 id_14
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16
  );
  assign id_9 = 1'd0;
  xor primCall (id_4, id_11, id_0, id_7, id_17, id_5, id_6, id_10, id_14);
endmodule
