{
  abstractionDefinition: {
    vendor: 'sifive.com',
    library: 'MEM',
    name: 'RO_rtl',
    version: '0.1.0',
    busType: {
      vendor: 'sifive.com',
      library: 'MEM',
      name: 'RO',
      version: '0.1.0',
    },
    ports: {
      CLK: {
        description: 'Memory clock',
        wire: {
          isClock: true,
          requiresDriver: true,
          onMaster: {width: 1, direction: 'in'},
          onSlave:  {width: 1, direction: 'in'}
        }
      },
      RDEN: {
        description: 'Read enable',
        wire: {
          onMaster: {width: 1, direction: 'out'},
          onSlave:  {width: 1, direction: 'in'}
        }
      },
      BEN: {
        description: 'Byte enable',
        wire: {
          onMaster: {width: 'BEN_WIDTH', direction: 'out'},
          onSlave:  {width: 'BEN_WIDTH', direction: 'in'}
        }
      },
      ADDR: {
        description: 'Read / Write port address',
        wire: {
          onMaster: {width: 'ADDR_WIDTH', direction: 'out', presence: 'required'},
          onSlave:  {width: 'ADDR_WIDTH', direction: 'in', presence: 'required'}
        }
      },
      RDDATA: {
        description: 'Read port data',
        wire: {
          onMaster: {width: 'DATA_WIDTH', direction: 'in', presence: 'required'},
          onSlave:  {width: 'DATA_WIDTH', direction: 'out', presence: 'required'}
        }
      },
      RDERR: {
        description: 'If ECC feature is present, this signals that an undorrectable error was detected on the read data',
        wire: {
          onMaster: {direction: 'in'},
          onSlave:  {direction: 'out'}
        }
      }
    }
  }
}
