Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Users/Jehison/Documents/UTP/Sexto Semestre/Arquitectura de Computadores/Procesador/tb_conexion_procesador_isim_beh.exe -prj D:/Users/Jehison/Documents/UTP/Sexto Semestre/Arquitectura de Computadores/Procesador/tb_conexion_procesador_beh.prj work.tb_conexion_procesador 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Users/Jehison/Documents/UTP/Sexto Semestre/Arquitectura de Computadores/Procesador/unidadControl.vhd" into library work
Parsing VHDL file "D:/Users/Jehison/Documents/UTP/Sexto Semestre/Arquitectura de Computadores/Procesador/sumador.vhd" into library work
Parsing VHDL file "D:/Users/Jehison/Documents/UTP/Sexto Semestre/Arquitectura de Computadores/Procesador/seu.vhd" into library work
Parsing VHDL file "D:/Users/Jehison/Documents/UTP/Sexto Semestre/Arquitectura de Computadores/Procesador/registerFile.vhd" into library work
Parsing VHDL file "D:/Users/Jehison/Documents/UTP/Sexto Semestre/Arquitectura de Computadores/Procesador/NPC.vhd" into library work
Parsing VHDL file "D:/Users/Jehison/Documents/UTP/Sexto Semestre/Arquitectura de Computadores/Procesador/multiplexor.vhd" into library work
Parsing VHDL file "D:/Users/Jehison/Documents/UTP/Sexto Semestre/Arquitectura de Computadores/Procesador/IMinstructionMemory.vhd" into library work
Parsing VHDL file "D:/Users/Jehison/Documents/UTP/Sexto Semestre/Arquitectura de Computadores/Procesador/alu.vhd" into library work
Parsing VHDL file "D:/Users/Jehison/Documents/UTP/Sexto Semestre/Arquitectura de Computadores/Procesador/conexion_procesador.vhd" into library work
Parsing VHDL file "D:/Users/Jehison/Documents/UTP/Sexto Semestre/Arquitectura de Computadores/Procesador/tb_conexion_procesador.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture arq_sumador of entity sumador [sumador_default]
Compiling architecture arq_npc of entity NPC [npc_default]
Compiling architecture arqinstructionmemory of entity instructionMemory [instructionmemory_default]
Compiling architecture arq_unidadcontrol of entity unidadControl [unidadcontrol_default]
Compiling architecture arq_registerfile of entity registerFile [registerfile_default]
Compiling architecture arq_multiplexor of entity Multiplexor [multiplexor_default]
Compiling architecture arq_seu of entity seu [seu_default]
Compiling architecture arq_alu of entity alu [alu_default]
Compiling architecture arq_conexion_procesador of entity conexion_procesador [conexion_procesador_default]
Compiling architecture behavior of entity tb_conexion_procesador
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable D:/Users/Jehison/Documents/UTP/Sexto Semestre/Arquitectura de Computadores/Procesador/tb_conexion_procesador_isim_beh.exe
Fuse Memory Usage: 34680 KB
Fuse CPU Usage: 717 ms
