Analysis & Synthesis report for DE2_NET
Sun Apr 24 18:53:56 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |rle_enc|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |rle_enc
 13. Analysis & Synthesis Messages
 14. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 24 18:53:56 2016   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; DE2_NET                                 ;
; Top-level Entity Name              ; rle_enc                                 ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 92                                      ;
;     Total combinational functions  ; 92                                      ;
;     Dedicated logic registers      ; 48                                      ;
; Total registers                    ; 48                                      ;
; Total pins                         ; 39                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; rle_enc            ; DE2_NET            ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                    ;
+----------------------------------+-----------------+------------------------+---------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                ;
+----------------------------------+-----------------+------------------------+---------------------------------------------+
; rle_enc.v                        ; yes             ; User Verilog HDL File  ; C:/Users/tbadams/code/ECE354/lab5/rle_enc.v ;
+----------------------------------+-----------------+------------------------+---------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 92    ;
;                                             ;       ;
; Total combinational functions               ; 92    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 53    ;
;     -- 3 input functions                    ; 5     ;
;     -- <=2 input functions                  ; 34    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 67    ;
;     -- arithmetic mode                      ; 25    ;
;                                             ;       ;
; Total registers                             ; 48    ;
;     -- Dedicated logic registers            ; 48    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 39    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 48    ;
; Total fan-out                               ; 430   ;
; Average fan-out                             ; 2.40  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |rle_enc                   ; 92 (92)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 39   ; 0            ; |rle_enc            ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rle_enc|state                                                                                                                                                                ;
+---------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+---------------------+------------+------------------+
; Name                ; state.RESET_COUNT ; state.WAIT_OUTPUT ; state.COUNT_DONE ; state.SHIFT_BITS ; state.COUNT_BITS ; state.WAIT_INPUT ; state.REQUEST_INPUT ; state.INIT ; state.READ_INPUT ;
+---------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+---------------------+------------+------------------+
; state.INIT          ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0          ; 0                ;
; state.REQUEST_INPUT ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                   ; 1          ; 0                ;
; state.WAIT_INPUT    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                   ; 1          ; 0                ;
; state.COUNT_BITS    ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                   ; 1          ; 0                ;
; state.SHIFT_BITS    ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                   ; 1          ; 0                ;
; state.COUNT_DONE    ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                   ; 1          ; 0                ;
; state.WAIT_OUTPUT   ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1          ; 0                ;
; state.RESET_COUNT   ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1          ; 0                ;
; state.READ_INPUT    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1          ; 1                ;
+---------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+---------------------+------------+------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state~2                               ; Lost fanout        ;
; state~3                               ; Lost fanout        ;
; state~4                               ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 48    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |rle_enc|shift_buf[4]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |rle_enc ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; INIT           ; 0000  ; Unsigned Binary                                ;
; REQUEST_INPUT  ; 0001  ; Unsigned Binary                                ;
; WAIT_INPUT     ; 0010  ; Unsigned Binary                                ;
; COUNT_BITS     ; 0011  ; Unsigned Binary                                ;
; SHIFT_BITS     ; 0100  ; Unsigned Binary                                ;
; COUNT_DONE     ; 0101  ; Unsigned Binary                                ;
; WAIT_OUTPUT    ; 0110  ; Unsigned Binary                                ;
; RESET_COUNT    ; 0111  ; Unsigned Binary                                ;
; READ_INPUT     ; 1000  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Apr 24 18:53:52 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_NET -c DE2_NET
Info: Found 2 design units, including 2 entities, in source file rle_fifo_8_24.v
    Info: Found entity 1: RLE_FIFO_8_256
    Info: Found entity 2: RLE_FIFO_24_256
Info: Found 1 design units, including 1 entities, in source file rle_enc.v
    Info: Found entity 1: rle_enc
Info: Found 1 design units, including 1 entities, in source file audio_0.v
    Info: Found entity 1: Audio_0
Info: Found 1 design units, including 1 entities, in source file audio_dac_fifo.v
    Info: Found entity 1: AUDIO_DAC_FIFO
Info: Found 1 design units, including 1 entities, in source file audio_pll.v
    Info: Found entity 1: Audio_PLL
Info: Found 1 design units, including 1 entities, in source file button_pio.v
    Info: Found entity 1: button_pio
Info: Found 27 design units, including 27 entities, in source file cpu_0.v
    Info: Found entity 1: cpu_0_ic_data_module
    Info: Found entity 2: cpu_0_ic_tag_module
    Info: Found entity 3: cpu_0_bht_module
    Info: Found entity 4: cpu_0_register_bank_a_module
    Info: Found entity 5: cpu_0_register_bank_b_module
    Info: Found entity 6: cpu_0_dc_tag_module
    Info: Found entity 7: cpu_0_dc_data_module
    Info: Found entity 8: cpu_0_nios2_oci_debug
    Info: Found entity 9: cpu_0_ociram_lpm_dram_bdp_component_module
    Info: Found entity 10: cpu_0_nios2_ocimem
    Info: Found entity 11: cpu_0_nios2_avalon_reg
    Info: Found entity 12: cpu_0_nios2_oci_break
    Info: Found entity 13: cpu_0_nios2_oci_xbrk
    Info: Found entity 14: cpu_0_nios2_oci_dbrk
    Info: Found entity 15: cpu_0_nios2_oci_itrace
    Info: Found entity 16: cpu_0_nios2_oci_td_mode
    Info: Found entity 17: cpu_0_nios2_oci_dtrace
    Info: Found entity 18: cpu_0_nios2_oci_compute_tm_count
    Info: Found entity 19: cpu_0_nios2_oci_fifowp_inc
    Info: Found entity 20: cpu_0_nios2_oci_fifocount_inc
    Info: Found entity 21: cpu_0_nios2_oci_fifo
    Info: Found entity 22: cpu_0_nios2_oci_pib
    Info: Found entity 23: cpu_0_traceram_lpm_dram_bdp_component_module
    Info: Found entity 24: cpu_0_nios2_oci_im
    Info: Found entity 25: cpu_0_nios2_performance_monitors
    Info: Found entity 26: cpu_0_nios2_oci
    Info: Found entity 27: cpu_0
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module.v
    Info: Found entity 1: cpu_0_jtag_debug_module
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_wrapper.v
    Info: Found entity 1: cpu_0_jtag_debug_module_wrapper
Info: Found 1 design units, including 1 entities, in source file cpu_0_mult_cell.v
    Info: Found entity 1: cpu_0_mult_cell
Info: Found 1 design units, including 1 entities, in source file cpu_0_test_bench.v
    Info: Found entity 1: cpu_0_test_bench
Info: Found 1 design units, including 1 entities, in source file de2_net.v
    Info: Found entity 1: DE2_NET
Info: Found 1 design units, including 1 entities, in source file dm9000a.v
    Info: Found entity 1: DM9000A
Info: Found 1 design units, including 1 entities, in source file dm9000a_if.v
    Info: Found entity 1: DM9000A_IF
Info: Found 3 design units, including 3 entities, in source file epcs_controller.v
    Info: Found entity 1: epcs_controller_sub
    Info: Found entity 2: tornado_epcs_controller_atom
    Info: Found entity 3: epcs_controller
Info: Found 1 design units, including 1 entities, in source file fifo_16_256.v
    Info: Found entity 1: FIFO_16_256
Info: Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info: Found entity 1: I2C_AV_Config
Info: Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file img_ram.v
    Info: Found entity 1: Img_RAM
Info: Found 1 design units, including 1 entities, in source file isp1362.v
    Info: Found entity 1: ISP1362
Info: Found 1 design units, including 1 entities, in source file isp1362_if.v
    Info: Found entity 1: ISP1362_IF
Info: Found 7 design units, including 7 entities, in source file jtag_uart_0.v
    Info: Found entity 1: jtag_uart_0_log_module
    Info: Found entity 2: jtag_uart_0_sim_scfifo_w
    Info: Found entity 3: jtag_uart_0_scfifo_w
    Info: Found entity 4: jtag_uart_0_drom_module
    Info: Found entity 5: jtag_uart_0_sim_scfifo_r
    Info: Found entity 6: jtag_uart_0_scfifo_r
    Info: Found entity 7: jtag_uart_0
Info: Found 1 design units, including 1 entities, in source file lcd_16207_0.v
    Info: Found entity 1: lcd_16207_0
Info: Found 1 design units, including 1 entities, in source file led_green.v
    Info: Found entity 1: led_green
Info: Found 1 design units, including 1 entities, in source file led_red.v
    Info: Found entity 1: led_red
Info: Found 1 design units, including 1 entities, in source file reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file sd_clk.v
    Info: Found entity 1: SD_CLK
Info: Found 1 design units, including 1 entities, in source file sd_cmd.v
    Info: Found entity 1: SD_CMD
Info: Found 1 design units, including 1 entities, in source file sd_dat.v
    Info: Found entity 1: SD_DAT
Info: Found 2 design units, including 2 entities, in source file sdram_0.v
    Info: Found entity 1: sdram_0_input_efifo_module
    Info: Found entity 2: sdram_0
Info: Found 2 design units, including 2 entities, in source file sdram_0_test_component.v
    Info: Found entity 1: sdram_0_test_component_ram_module
    Info: Found entity 2: sdram_0_test_component
Info: Found 1 design units, including 1 entities, in source file sdram_pll.v
    Info: Found entity 1: SDRAM_PLL
Info: Found 1 design units, including 1 entities, in source file seg7_display.v
    Info: Found entity 1: SEG7_Display
Info: Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file seg7_lut_8.v
    Info: Found entity 1: SEG7_LUT_8
Info: Found 1 design units, including 1 entities, in source file sram_0.v
    Info: Found entity 1: sram_0
Info: Found 1 design units, including 1 entities, in source file sram_16bit_512k.v
    Info: Found entity 1: SRAM_16Bit_512K
Info: Found 1 design units, including 1 entities, in source file switch_pio.v
    Info: Found entity 1: switch_pio
Info: Found 44 design units, including 44 entities, in source file system_0.v
    Info: Found entity 1: Audio_0_avalon_slave_0_arbitrator
    Info: Found entity 2: DM9000A_avalon_slave_0_arbitrator
    Info: Found entity 3: FIFO_IN_FULL_PIO_s1_arbitrator
    Info: Found entity 4: FIFO_IN_WRITE_REQ_PIO_s1_arbitrator
    Info: Found entity 5: FIFO_OUT_READ_REQ_PIO_s1_arbitrator
    Info: Found entity 6: IDATA_PIO_s1_arbitrator
    Info: Found entity 7: ISP1362_avalon_slave_0_arbitrator
    Info: Found entity 8: ISP1362_avalon_slave_1_arbitrator
    Info: Found entity 9: ODATA_PIO_s1_arbitrator
    Info: Found entity 10: RESULT_READY_PIO_s1_arbitrator
    Info: Found entity 11: RLE_FLUSH_PIO_s1_arbitrator
    Info: Found entity 12: SD_CLK_s1_arbitrator
    Info: Found entity 13: SD_CMD_s1_arbitrator
    Info: Found entity 14: SD_DAT_s1_arbitrator
    Info: Found entity 15: SEG7_Display_avalon_slave_0_arbitrator
    Info: Found entity 16: VGA_0_avalon_slave_0_arbitrator
    Info: Found entity 17: button_pio_s1_arbitrator
    Info: Found entity 18: cpu_0_jtag_debug_module_arbitrator
    Info: Found entity 19: cpu_0_data_master_arbitrator
    Info: Found entity 20: cpu_0_instruction_master_arbitrator
    Info: Found entity 21: epcs_controller_epcs_control_port_arbitrator
    Info: Found entity 22: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info: Found entity 23: lcd_16207_0_control_slave_arbitrator
    Info: Found entity 24: led_green_s1_arbitrator
    Info: Found entity 25: led_red_s1_arbitrator
    Info: Found entity 26: rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module
    Info: Found entity 27: rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module
    Info: Found entity 28: sdram_0_s1_arbitrator
    Info: Found entity 29: sram_0_avalon_slave_0_arbitrator
    Info: Found entity 30: switch_pio_s1_arbitrator
    Info: Found entity 31: system_0_clock_0_in_arbitrator
    Info: Found entity 32: system_0_clock_0_out_arbitrator
    Info: Found entity 33: system_0_clock_1_in_arbitrator
    Info: Found entity 34: system_0_clock_1_out_arbitrator
    Info: Found entity 35: timer_0_s1_arbitrator
    Info: Found entity 36: timer_1_s1_arbitrator
    Info: Found entity 37: tri_state_bridge_0_avalon_slave_arbitrator
    Info: Found entity 38: tri_state_bridge_0_bridge_arbitrator
    Info: Found entity 39: uart_0_s1_arbitrator
    Info: Found entity 40: system_0_reset_clk_domain_synch_module
    Info: Found entity 41: system_0_reset_clk_50_domain_synch_module
    Info: Found entity 42: system_0
    Info: Found entity 43: cfi_flash_0_lane0_module
    Info: Found entity 44: cfi_flash_0
Info: Found 1 design units, including 1 entities, in source file timer_0.v
    Info: Found entity 1: timer_0
Info: Found 1 design units, including 1 entities, in source file timer_1.v
    Info: Found entity 1: timer_1
Info: Found 7 design units, including 7 entities, in source file uart_0.v
    Info: Found entity 1: uart_0_log_module
    Info: Found entity 2: uart_0_tx
    Info: Found entity 3: uart_0_rx_stimulus_source_character_source_rom_module
    Info: Found entity 4: uart_0_rx_stimulus_source
    Info: Found entity 5: uart_0_rx
    Info: Found entity 6: uart_0_regs
    Info: Found entity 7: uart_0
Info: Found 1 design units, including 1 entities, in source file vga_0.v
    Info: Found entity 1: VGA_0
Info: Found 1 design units, including 1 entities, in source file vga_controller.v
    Info: Found entity 1: VGA_Controller
Info: Found 1 design units, including 1 entities, in source file vga_nios_ctrl.v
    Info: Found entity 1: VGA_NIOS_CTRL
Info: Found 1 design units, including 1 entities, in source file vga_osd_ram.v
    Info: Found entity 1: VGA_OSD_RAM
Warning (10236): Verilog HDL Implicit Net warning at DE2_NET.v(346): created implicit net for "CPU_RESULT"
Warning (10236): Verilog HDL Implicit Net warning at DE2_NET.v(361): created implicit net for "FIFO_IN_READ_REQ_PIO"
Warning (10236): Verilog HDL Implicit Net warning at DE2_NET.v(365): created implicit net for "FIFO_IN_FULL_PIO"
Warning (10236): Verilog HDL Implicit Net warning at DE2_NET.v(377): created implicit net for "FIFO_IN_READ_REQ"
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1954): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1956): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2106): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(3004): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at epcs_controller.v(401): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(313): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(323): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(333): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(677): conditional expression evaluates to a constant
Info: Elaborating entity "rle_enc" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at rle_enc.v(104): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at rle_enc.v(117): truncated value with size 32 to match size of target (4)
Warning: OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design
    Warning: Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature
        Warning: "Nios II Processor (6AF7_00A2)" does not support the OpenCore Plus Hardware Evaluation feature
Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below.
    Info: Register "state~2" lost all its fanouts during netlist optimizations.
    Info: Register "state~3" lost all its fanouts during netlist optimizations.
    Info: Register "state~4" lost all its fanouts during netlist optimizations.
Info: Implemented 131 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 26 output pins
    Info: Implemented 92 logic cells
Warning: Ignored assignments for entity "DE2_NET" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_NET -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_NET -section_id "Root Region" was ignored
Info: Generated suppressed messages file C:/Users/tbadams/code/ECE354/lab5/DE2_NET.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 204 megabytes
    Info: Processing ended: Sun Apr 24 18:53:56 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tbadams/code/ECE354/lab5/DE2_NET.map.smsg.


