// Seed: 2455225367
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4
  );
  output wire id_1;
  wire [1 : -1 'h0] id_5;
  wire id_6;
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input logic [7:0] id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  parameter id_3 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
