.model matrix_multiplication
.inputs matrix_multiplication^clk matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem \
 matrix_multiplication^enable_reading_from_mem matrix_multiplication^data_pi~0 \
 matrix_multiplication^data_pi~1 matrix_multiplication^data_pi~2 \
 matrix_multiplication^data_pi~3 matrix_multiplication^data_pi~4 \
 matrix_multiplication^data_pi~5 matrix_multiplication^data_pi~6 \
 matrix_multiplication^data_pi~7 matrix_multiplication^data_pi~8 \
 matrix_multiplication^data_pi~9 matrix_multiplication^data_pi~10 \
 matrix_multiplication^data_pi~11 matrix_multiplication^data_pi~12 \
 matrix_multiplication^data_pi~13 matrix_multiplication^data_pi~14 \
 matrix_multiplication^data_pi~15 matrix_multiplication^data_pi~16 \
 matrix_multiplication^data_pi~17 matrix_multiplication^data_pi~18 \
 matrix_multiplication^data_pi~19 matrix_multiplication^data_pi~20 \
 matrix_multiplication^data_pi~21 matrix_multiplication^data_pi~22 \
 matrix_multiplication^data_pi~23 matrix_multiplication^data_pi~24 \
 matrix_multiplication^data_pi~25 matrix_multiplication^data_pi~26 \
 matrix_multiplication^data_pi~27 matrix_multiplication^data_pi~28 \
 matrix_multiplication^data_pi~29 matrix_multiplication^data_pi~30 \
 matrix_multiplication^data_pi~31 matrix_multiplication^data_pi~32 \
 matrix_multiplication^data_pi~33 matrix_multiplication^data_pi~34 \
 matrix_multiplication^data_pi~35 matrix_multiplication^data_pi~36 \
 matrix_multiplication^data_pi~37 matrix_multiplication^data_pi~38 \
 matrix_multiplication^data_pi~39 matrix_multiplication^data_pi~40 \
 matrix_multiplication^data_pi~41 matrix_multiplication^data_pi~42 \
 matrix_multiplication^data_pi~43 matrix_multiplication^data_pi~44 \
 matrix_multiplication^data_pi~45 matrix_multiplication^data_pi~46 \
 matrix_multiplication^data_pi~47 matrix_multiplication^data_pi~48 \
 matrix_multiplication^data_pi~49 matrix_multiplication^data_pi~50 \
 matrix_multiplication^data_pi~51 matrix_multiplication^data_pi~52 \
 matrix_multiplication^data_pi~53 matrix_multiplication^data_pi~54 \
 matrix_multiplication^data_pi~55 matrix_multiplication^data_pi~56 \
 matrix_multiplication^data_pi~57 matrix_multiplication^data_pi~58 \
 matrix_multiplication^data_pi~59 matrix_multiplication^data_pi~60 \
 matrix_multiplication^data_pi~61 matrix_multiplication^data_pi~62 \
 matrix_multiplication^data_pi~63 matrix_multiplication^addr_pi~0 \
 matrix_multiplication^addr_pi~1 matrix_multiplication^addr_pi~2 \
 matrix_multiplication^addr_pi~3 matrix_multiplication^addr_pi~4 \
 matrix_multiplication^addr_pi~5 matrix_multiplication^addr_pi~6 \
 matrix_multiplication^we_a matrix_multiplication^we_b \
 matrix_multiplication^we_c matrix_multiplication^start_mat_mul
.outputs matrix_multiplication^data_from_out_mat~0\
 matrix_multiplication^data_from_out_mat~1\
 matrix_multiplication^data_from_out_mat~2\
 matrix_multiplication^data_from_out_mat~3\
 matrix_multiplication^data_from_out_mat~4\
 matrix_multiplication^data_from_out_mat~5\
 matrix_multiplication^data_from_out_mat~6\
 matrix_multiplication^data_from_out_mat~7\
 matrix_multiplication^data_from_out_mat~8\
 matrix_multiplication^data_from_out_mat~9\
 matrix_multiplication^data_from_out_mat~10\
 matrix_multiplication^data_from_out_mat~11\
 matrix_multiplication^data_from_out_mat~12\
 matrix_multiplication^data_from_out_mat~13\
 matrix_multiplication^data_from_out_mat~14\
 matrix_multiplication^data_from_out_mat~15\
 matrix_multiplication^data_from_out_mat~16\
 matrix_multiplication^data_from_out_mat~17\
 matrix_multiplication^data_from_out_mat~18\
 matrix_multiplication^data_from_out_mat~19\
 matrix_multiplication^data_from_out_mat~20\
 matrix_multiplication^data_from_out_mat~21\
 matrix_multiplication^data_from_out_mat~22\
 matrix_multiplication^data_from_out_mat~23\
 matrix_multiplication^data_from_out_mat~24\
 matrix_multiplication^data_from_out_mat~25\
 matrix_multiplication^data_from_out_mat~26\
 matrix_multiplication^data_from_out_mat~27\
 matrix_multiplication^data_from_out_mat~28\
 matrix_multiplication^data_from_out_mat~29\
 matrix_multiplication^data_from_out_mat~30\
 matrix_multiplication^data_from_out_mat~31\
 matrix_multiplication^data_from_out_mat~32\
 matrix_multiplication^data_from_out_mat~33\
 matrix_multiplication^data_from_out_mat~34\
 matrix_multiplication^data_from_out_mat~35\
 matrix_multiplication^data_from_out_mat~36\
 matrix_multiplication^data_from_out_mat~37\
 matrix_multiplication^data_from_out_mat~38\
 matrix_multiplication^data_from_out_mat~39\
 matrix_multiplication^data_from_out_mat~40\
 matrix_multiplication^data_from_out_mat~41\
 matrix_multiplication^data_from_out_mat~42\
 matrix_multiplication^data_from_out_mat~43\
 matrix_multiplication^data_from_out_mat~44\
 matrix_multiplication^data_from_out_mat~45\
 matrix_multiplication^data_from_out_mat~46\
 matrix_multiplication^data_from_out_mat~47\
 matrix_multiplication^data_from_out_mat~48\
 matrix_multiplication^data_from_out_mat~49\
 matrix_multiplication^data_from_out_mat~50\
 matrix_multiplication^data_from_out_mat~51\
 matrix_multiplication^data_from_out_mat~52\
 matrix_multiplication^data_from_out_mat~53\
 matrix_multiplication^data_from_out_mat~54\
 matrix_multiplication^data_from_out_mat~55\
 matrix_multiplication^data_from_out_mat~56\
 matrix_multiplication^data_from_out_mat~57\
 matrix_multiplication^data_from_out_mat~58\
 matrix_multiplication^data_from_out_mat~59\
 matrix_multiplication^data_from_out_mat~60\
 matrix_multiplication^data_from_out_mat~61\
 matrix_multiplication^data_from_out_mat~62\
 matrix_multiplication^data_from_out_mat~63 matrix_multiplication^done_mat_mul

.names gnd
.names unconn
.names vcc
1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~900\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~63\
 out2=dummy_implicit_memory_output~191

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~63 matrix_multiplication.ram+matrix_A_00^q0~63_FF_NODE re matrix_multiplication^clk 0


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul\
 a_data[0]=matrix_multiplication.ram+matrix_A_00^q0~0_FF_NODE\
 a_data[1]=matrix_multiplication.ram+matrix_A_00^q0~1_FF_NODE\
 a_data[2]=matrix_multiplication.ram+matrix_A_00^q0~2_FF_NODE\
 a_data[3]=matrix_multiplication.ram+matrix_A_00^q0~3_FF_NODE\
 a_data[4]=matrix_multiplication.ram+matrix_A_00^q0~4_FF_NODE\
 a_data[5]=matrix_multiplication.ram+matrix_A_00^q0~5_FF_NODE\
 a_data[6]=matrix_multiplication.ram+matrix_A_00^q0~6_FF_NODE\
 a_data[7]=matrix_multiplication.ram+matrix_A_00^q0~7_FF_NODE\
 a_data[8]=matrix_multiplication.ram+matrix_A_00^q0~8_FF_NODE\
 a_data[9]=matrix_multiplication.ram+matrix_A_00^q0~9_FF_NODE\
 a_data[10]=matrix_multiplication.ram+matrix_A_00^q0~10_FF_NODE\
 a_data[11]=matrix_multiplication.ram+matrix_A_00^q0~11_FF_NODE\
 a_data[12]=matrix_multiplication.ram+matrix_A_00^q0~12_FF_NODE\
 a_data[13]=matrix_multiplication.ram+matrix_A_00^q0~13_FF_NODE\
 a_data[14]=matrix_multiplication.ram+matrix_A_00^q0~14_FF_NODE\
 a_data[15]=matrix_multiplication.ram+matrix_A_00^q0~15_FF_NODE\
 a_data[16]=matrix_multiplication.ram+matrix_A_00^q0~16_FF_NODE\
 a_data[17]=matrix_multiplication.ram+matrix_A_00^q0~17_FF_NODE\
 a_data[18]=matrix_multiplication.ram+matrix_A_00^q0~18_FF_NODE\
 a_data[19]=matrix_multiplication.ram+matrix_A_00^q0~19_FF_NODE\
 a_data[20]=matrix_multiplication.ram+matrix_A_00^q0~20_FF_NODE\
 a_data[21]=matrix_multiplication.ram+matrix_A_00^q0~21_FF_NODE\
 a_data[22]=matrix_multiplication.ram+matrix_A_00^q0~22_FF_NODE\
 a_data[23]=matrix_multiplication.ram+matrix_A_00^q0~23_FF_NODE\
 a_data[24]=matrix_multiplication.ram+matrix_A_00^q0~24_FF_NODE\
 a_data[25]=matrix_multiplication.ram+matrix_A_00^q0~25_FF_NODE\
 a_data[26]=matrix_multiplication.ram+matrix_A_00^q0~26_FF_NODE\
 a_data[27]=matrix_multiplication.ram+matrix_A_00^q0~27_FF_NODE\
 a_data[28]=matrix_multiplication.ram+matrix_A_00^q0~28_FF_NODE\
 a_data[29]=matrix_multiplication.ram+matrix_A_00^q0~29_FF_NODE\
 a_data[30]=matrix_multiplication.ram+matrix_A_00^q0~30_FF_NODE\
 a_data[31]=matrix_multiplication.ram+matrix_A_00^q0~31_FF_NODE\
 a_data[32]=matrix_multiplication.ram+matrix_A_00^q0~32_FF_NODE\
 a_data[33]=matrix_multiplication.ram+matrix_A_00^q0~33_FF_NODE\
 a_data[34]=matrix_multiplication.ram+matrix_A_00^q0~34_FF_NODE\
 a_data[35]=matrix_multiplication.ram+matrix_A_00^q0~35_FF_NODE\
 a_data[36]=matrix_multiplication.ram+matrix_A_00^q0~36_FF_NODE\
 a_data[37]=matrix_multiplication.ram+matrix_A_00^q0~37_FF_NODE\
 a_data[38]=matrix_multiplication.ram+matrix_A_00^q0~38_FF_NODE\
 a_data[39]=matrix_multiplication.ram+matrix_A_00^q0~39_FF_NODE\
 a_data[40]=matrix_multiplication.ram+matrix_A_00^q0~40_FF_NODE\
 a_data[41]=matrix_multiplication.ram+matrix_A_00^q0~41_FF_NODE\
 a_data[42]=matrix_multiplication.ram+matrix_A_00^q0~42_FF_NODE\
 a_data[43]=matrix_multiplication.ram+matrix_A_00^q0~43_FF_NODE\
 a_data[44]=matrix_multiplication.ram+matrix_A_00^q0~44_FF_NODE\
 a_data[45]=matrix_multiplication.ram+matrix_A_00^q0~45_FF_NODE\
 a_data[46]=matrix_multiplication.ram+matrix_A_00^q0~46_FF_NODE\
 a_data[47]=matrix_multiplication.ram+matrix_A_00^q0~47_FF_NODE\
 a_data[48]=matrix_multiplication.ram+matrix_A_00^q0~48_FF_NODE\
 a_data[49]=matrix_multiplication.ram+matrix_A_00^q0~49_FF_NODE\
 a_data[50]=matrix_multiplication.ram+matrix_A_00^q0~50_FF_NODE\
 a_data[51]=matrix_multiplication.ram+matrix_A_00^q0~51_FF_NODE\
 a_data[52]=matrix_multiplication.ram+matrix_A_00^q0~52_FF_NODE\
 a_data[53]=matrix_multiplication.ram+matrix_A_00^q0~53_FF_NODE\
 a_data[54]=matrix_multiplication.ram+matrix_A_00^q0~54_FF_NODE\
 a_data[55]=matrix_multiplication.ram+matrix_A_00^q0~55_FF_NODE\
 a_data[56]=matrix_multiplication.ram+matrix_A_00^q0~56_FF_NODE\
 a_data[57]=matrix_multiplication.ram+matrix_A_00^q0~57_FF_NODE\
 a_data[58]=matrix_multiplication.ram+matrix_A_00^q0~58_FF_NODE\
 a_data[59]=matrix_multiplication.ram+matrix_A_00^q0~59_FF_NODE\
 a_data[60]=matrix_multiplication.ram+matrix_A_00^q0~60_FF_NODE\
 a_data[61]=matrix_multiplication.ram+matrix_A_00^q0~61_FF_NODE\
 a_data[62]=matrix_multiplication.ram+matrix_A_00^q0~62_FF_NODE\
 a_data[63]=matrix_multiplication.ram+matrix_A_00^q0~63_FF_NODE\
 b_data[0]=matrix_multiplication.ram+matrix_B_00^q0~0_FF_NODE\
 b_data[1]=matrix_multiplication.ram+matrix_B_00^q0~1_FF_NODE\
 b_data[2]=matrix_multiplication.ram+matrix_B_00^q0~2_FF_NODE\
 b_data[3]=matrix_multiplication.ram+matrix_B_00^q0~3_FF_NODE\
 b_data[4]=matrix_multiplication.ram+matrix_B_00^q0~4_FF_NODE\
 b_data[5]=matrix_multiplication.ram+matrix_B_00^q0~5_FF_NODE\
 b_data[6]=matrix_multiplication.ram+matrix_B_00^q0~6_FF_NODE\
 b_data[7]=matrix_multiplication.ram+matrix_B_00^q0~7_FF_NODE\
 b_data[8]=matrix_multiplication.ram+matrix_B_00^q0~8_FF_NODE\
 b_data[9]=matrix_multiplication.ram+matrix_B_00^q0~9_FF_NODE\
 b_data[10]=matrix_multiplication.ram+matrix_B_00^q0~10_FF_NODE\
 b_data[11]=matrix_multiplication.ram+matrix_B_00^q0~11_FF_NODE\
 b_data[12]=matrix_multiplication.ram+matrix_B_00^q0~12_FF_NODE\
 b_data[13]=matrix_multiplication.ram+matrix_B_00^q0~13_FF_NODE\
 b_data[14]=matrix_multiplication.ram+matrix_B_00^q0~14_FF_NODE\
 b_data[15]=matrix_multiplication.ram+matrix_B_00^q0~15_FF_NODE\
 b_data[16]=matrix_multiplication.ram+matrix_B_00^q0~16_FF_NODE\
 b_data[17]=matrix_multiplication.ram+matrix_B_00^q0~17_FF_NODE\
 b_data[18]=matrix_multiplication.ram+matrix_B_00^q0~18_FF_NODE\
 b_data[19]=matrix_multiplication.ram+matrix_B_00^q0~19_FF_NODE\
 b_data[20]=matrix_multiplication.ram+matrix_B_00^q0~20_FF_NODE\
 b_data[21]=matrix_multiplication.ram+matrix_B_00^q0~21_FF_NODE\
 b_data[22]=matrix_multiplication.ram+matrix_B_00^q0~22_FF_NODE\
 b_data[23]=matrix_multiplication.ram+matrix_B_00^q0~23_FF_NODE\
 b_data[24]=matrix_multiplication.ram+matrix_B_00^q0~24_FF_NODE\
 b_data[25]=matrix_multiplication.ram+matrix_B_00^q0~25_FF_NODE\
 b_data[26]=matrix_multiplication.ram+matrix_B_00^q0~26_FF_NODE\
 b_data[27]=matrix_multiplication.ram+matrix_B_00^q0~27_FF_NODE\
 b_data[28]=matrix_multiplication.ram+matrix_B_00^q0~28_FF_NODE\
 b_data[29]=matrix_multiplication.ram+matrix_B_00^q0~29_FF_NODE\
 b_data[30]=matrix_multiplication.ram+matrix_B_00^q0~30_FF_NODE\
 b_data[31]=matrix_multiplication.ram+matrix_B_00^q0~31_FF_NODE\
 b_data[32]=matrix_multiplication.ram+matrix_B_00^q0~32_FF_NODE\
 b_data[33]=matrix_multiplication.ram+matrix_B_00^q0~33_FF_NODE\
 b_data[34]=matrix_multiplication.ram+matrix_B_00^q0~34_FF_NODE\
 b_data[35]=matrix_multiplication.ram+matrix_B_00^q0~35_FF_NODE\
 b_data[36]=matrix_multiplication.ram+matrix_B_00^q0~36_FF_NODE\
 b_data[37]=matrix_multiplication.ram+matrix_B_00^q0~37_FF_NODE\
 b_data[38]=matrix_multiplication.ram+matrix_B_00^q0~38_FF_NODE\
 b_data[39]=matrix_multiplication.ram+matrix_B_00^q0~39_FF_NODE\
 b_data[40]=matrix_multiplication.ram+matrix_B_00^q0~40_FF_NODE\
 b_data[41]=matrix_multiplication.ram+matrix_B_00^q0~41_FF_NODE\
 b_data[42]=matrix_multiplication.ram+matrix_B_00^q0~42_FF_NODE\
 b_data[43]=matrix_multiplication.ram+matrix_B_00^q0~43_FF_NODE\
 b_data[44]=matrix_multiplication.ram+matrix_B_00^q0~44_FF_NODE\
 b_data[45]=matrix_multiplication.ram+matrix_B_00^q0~45_FF_NODE\
 b_data[46]=matrix_multiplication.ram+matrix_B_00^q0~46_FF_NODE\
 b_data[47]=matrix_multiplication.ram+matrix_B_00^q0~47_FF_NODE\
 b_data[48]=matrix_multiplication.ram+matrix_B_00^q0~48_FF_NODE\
 b_data[49]=matrix_multiplication.ram+matrix_B_00^q0~49_FF_NODE\
 b_data[50]=matrix_multiplication.ram+matrix_B_00^q0~50_FF_NODE\
 b_data[51]=matrix_multiplication.ram+matrix_B_00^q0~51_FF_NODE\
 b_data[52]=matrix_multiplication.ram+matrix_B_00^q0~52_FF_NODE\
 b_data[53]=matrix_multiplication.ram+matrix_B_00^q0~53_FF_NODE\
 b_data[54]=matrix_multiplication.ram+matrix_B_00^q0~54_FF_NODE\
 b_data[55]=matrix_multiplication.ram+matrix_B_00^q0~55_FF_NODE\
 b_data[56]=matrix_multiplication.ram+matrix_B_00^q0~56_FF_NODE\
 b_data[57]=matrix_multiplication.ram+matrix_B_00^q0~57_FF_NODE\
 b_data[58]=matrix_multiplication.ram+matrix_B_00^q0~58_FF_NODE\
 b_data[59]=matrix_multiplication.ram+matrix_B_00^q0~59_FF_NODE\
 b_data[60]=matrix_multiplication.ram+matrix_B_00^q0~60_FF_NODE\
 b_data[61]=matrix_multiplication.ram+matrix_B_00^q0~61_FF_NODE\
 b_data[62]=matrix_multiplication.ram+matrix_B_00^q0~62_FF_NODE\
 b_data[63]=matrix_multiplication.ram+matrix_B_00^q0~63_FF_NODE\
 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd\
 a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd\
 a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd\
 a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd\
 a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd\
 a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd\
 a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd\
 a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd\
 a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd\
 a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd\
 a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd\
 a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd\
 a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd\
 a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd\
 a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd\
 a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd\
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd\
 b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd\
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd\
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd\
 b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd\
 b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd\
 b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd\
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd\
 b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd\
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd\
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd\
 b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd\
 b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd\
 b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd\
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd\
 b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~0\
 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~1\
 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~2\
 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~3\
 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~4\
 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~5\
 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~6\
 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~7\
 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~8\
 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~9\
 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~10\
 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~11\
 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~12\
 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~13\
 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~14\
 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~15\
 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~16\
 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~17\
 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~18\
 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~19\
 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~20\
 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~21\
 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~22\
 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~23\
 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~24\
 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~25\
 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~26\
 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~27\
 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~28\
 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~29\
 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~30\
 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~31\
 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~32\
 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~33\
 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~34\
 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~35\
 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~36\
 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~37\
 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~38\
 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~39\
 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~40\
 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~41\
 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~42\
 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~43\
 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~44\
 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~45\
 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~46\
 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~47\
 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~48\
 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~49\
 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~50\
 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~51\
 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~52\
 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~53\
 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~54\
 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~55\
 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~56\
 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~57\
 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~58\
 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~59\
 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~60\
 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~61\
 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~62\
 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~6

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~0 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~370
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~370\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~0\
 out2=dummy_implicit_memory_output~384

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~0 matrix_multiplication.ram+matrix_c_00^q0~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~0_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~0_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~299
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~299 matrix_multiplication.ram+matrix_c_10^q0~0_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~235
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~235 matrix_multiplication.ram+matrix_c_11^q0~0_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~171
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~1 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~371
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~371\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~1\
 out2=dummy_implicit_memory_output~385

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~1 matrix_multiplication.ram+matrix_c_00^q0~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~1_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~1_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~300
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~300 matrix_multiplication.ram+matrix_c_10^q0~1_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~236
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~236 matrix_multiplication.ram+matrix_c_11^q0~1_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~172
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~2 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~372
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~372\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~2\
 out2=dummy_implicit_memory_output~386

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~2 matrix_multiplication.ram+matrix_c_00^q0~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~2_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~2_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~301
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~301 matrix_multiplication.ram+matrix_c_10^q0~2_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~237
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~237 matrix_multiplication.ram+matrix_c_11^q0~2_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~173
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~3 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~373
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~373\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~3\
 out2=dummy_implicit_memory_output~387

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~3 matrix_multiplication.ram+matrix_c_00^q0~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~3_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~3_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~302
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~302 matrix_multiplication.ram+matrix_c_10^q0~3_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~238
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~238 matrix_multiplication.ram+matrix_c_11^q0~3_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~174
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~4 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~374
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~374\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~4\
 out2=dummy_implicit_memory_output~388

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~4 matrix_multiplication.ram+matrix_c_00^q0~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~4_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~4_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~303
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~303 matrix_multiplication.ram+matrix_c_10^q0~4_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~239
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~239 matrix_multiplication.ram+matrix_c_11^q0~4_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~175
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~5 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~375
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~375\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~5\
 out2=dummy_implicit_memory_output~389

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~5 matrix_multiplication.ram+matrix_c_00^q0~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~5_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~5_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~304
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~304 matrix_multiplication.ram+matrix_c_10^q0~5_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~240
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~240 matrix_multiplication.ram+matrix_c_11^q0~5_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~176
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~6 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~376
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~376\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~6\
 out2=dummy_implicit_memory_output~390

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~6 matrix_multiplication.ram+matrix_c_00^q0~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~6_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~6_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~305
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~305 matrix_multiplication.ram+matrix_c_10^q0~6_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~241
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~241 matrix_multiplication.ram+matrix_c_11^q0~6_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~177
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~7 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~377
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~377\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~7\
 out2=dummy_implicit_memory_output~391

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~7 matrix_multiplication.ram+matrix_c_00^q0~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~7_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~7_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~306
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~306 matrix_multiplication.ram+matrix_c_10^q0~7_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~242
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~242 matrix_multiplication.ram+matrix_c_11^q0~7_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~178
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~8 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~378
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~378\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~8\
 out2=dummy_implicit_memory_output~392

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~8 matrix_multiplication.ram+matrix_c_00^q0~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~8_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~8_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~307
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~307 matrix_multiplication.ram+matrix_c_10^q0~8_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~243
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~243 matrix_multiplication.ram+matrix_c_11^q0~8_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~179
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~9 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~379
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~379\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~9\
 out2=dummy_implicit_memory_output~393

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~9 matrix_multiplication.ram+matrix_c_00^q0~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~9_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~9_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~308
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~308 matrix_multiplication.ram+matrix_c_10^q0~9_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~244
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~244 matrix_multiplication.ram+matrix_c_11^q0~9_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~180
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~10 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~380
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~380\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~10\
 out2=dummy_implicit_memory_output~394

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~10 matrix_multiplication.ram+matrix_c_00^q0~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~10_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~10_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~309
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~309 matrix_multiplication.ram+matrix_c_10^q0~10_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~245
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~245 matrix_multiplication.ram+matrix_c_11^q0~10_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~181
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~11 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~381
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~381\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~11\
 out2=dummy_implicit_memory_output~395

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~11 matrix_multiplication.ram+matrix_c_00^q0~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~11_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~11_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~310
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~310 matrix_multiplication.ram+matrix_c_10^q0~11_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~246
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~246 matrix_multiplication.ram+matrix_c_11^q0~11_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~182
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~12 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~382
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~382\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~12\
 out2=dummy_implicit_memory_output~396

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~12 matrix_multiplication.ram+matrix_c_00^q0~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~12_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~12_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~311
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~311 matrix_multiplication.ram+matrix_c_10^q0~12_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~247
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~247 matrix_multiplication.ram+matrix_c_11^q0~12_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~183
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~13 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~383
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~383\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~13\
 out2=dummy_implicit_memory_output~397

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~13 matrix_multiplication.ram+matrix_c_00^q0~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~13_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~13_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~312
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~312 matrix_multiplication.ram+matrix_c_10^q0~13_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~248
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~248 matrix_multiplication.ram+matrix_c_11^q0~13_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~184
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~14 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~384
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~384\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~14\
 out2=dummy_implicit_memory_output~398

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~14 matrix_multiplication.ram+matrix_c_00^q0~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~14_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~14_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~313
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~313 matrix_multiplication.ram+matrix_c_10^q0~14_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~249
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~249 matrix_multiplication.ram+matrix_c_11^q0~14_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~185
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~15 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~385
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~385\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~15\
 out2=dummy_implicit_memory_output~399

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~15 matrix_multiplication.ram+matrix_c_00^q0~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~15_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~15_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~314
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~314 matrix_multiplication.ram+matrix_c_10^q0~15_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~250
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~250 matrix_multiplication.ram+matrix_c_11^q0~15_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~186
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~16 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~386
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~386\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~16\
 out2=dummy_implicit_memory_output~400

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~16 matrix_multiplication.ram+matrix_c_00^q0~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~16_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~16_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~315
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~315 matrix_multiplication.ram+matrix_c_10^q0~16_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~251
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~251 matrix_multiplication.ram+matrix_c_11^q0~16_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~187
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~17 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~387
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~387\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~17\
 out2=dummy_implicit_memory_output~401

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~17 matrix_multiplication.ram+matrix_c_00^q0~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~17_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~17_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~316
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~316 matrix_multiplication.ram+matrix_c_10^q0~17_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~252
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~252 matrix_multiplication.ram+matrix_c_11^q0~17_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~188
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~18 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~388
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~388\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~18\
 out2=dummy_implicit_memory_output~402

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~18 matrix_multiplication.ram+matrix_c_00^q0~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~18_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~18_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~317
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~317 matrix_multiplication.ram+matrix_c_10^q0~18_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~253
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~253 matrix_multiplication.ram+matrix_c_11^q0~18_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~189
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~19 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~389
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~389\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~19\
 out2=dummy_implicit_memory_output~403

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~19 matrix_multiplication.ram+matrix_c_00^q0~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~19_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~19_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~318
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~318 matrix_multiplication.ram+matrix_c_10^q0~19_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~254
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~254 matrix_multiplication.ram+matrix_c_11^q0~19_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~190
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~20 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~390
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~390\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~20\
 out2=dummy_implicit_memory_output~404

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~20 matrix_multiplication.ram+matrix_c_00^q0~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~20_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~20_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~319
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~319 matrix_multiplication.ram+matrix_c_10^q0~20_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~255
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~255 matrix_multiplication.ram+matrix_c_11^q0~20_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~191
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~21 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~391
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~391\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~21\
 out2=dummy_implicit_memory_output~405

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~21 matrix_multiplication.ram+matrix_c_00^q0~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~21_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~21_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~320
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~320 matrix_multiplication.ram+matrix_c_10^q0~21_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~256
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~256 matrix_multiplication.ram+matrix_c_11^q0~21_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~192
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~22 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~392
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~392\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~22\
 out2=dummy_implicit_memory_output~406

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~22 matrix_multiplication.ram+matrix_c_00^q0~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~22_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~22_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~321
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~321 matrix_multiplication.ram+matrix_c_10^q0~22_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~257
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~257 matrix_multiplication.ram+matrix_c_11^q0~22_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~193
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~23 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~393
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~393\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~23\
 out2=dummy_implicit_memory_output~407

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~23 matrix_multiplication.ram+matrix_c_00^q0~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~23_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~23_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~322
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~322 matrix_multiplication.ram+matrix_c_10^q0~23_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~258
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~258 matrix_multiplication.ram+matrix_c_11^q0~23_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~194
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~24 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~394
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~394\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~24\
 out2=dummy_implicit_memory_output~408

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~24 matrix_multiplication.ram+matrix_c_00^q0~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~24_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~24_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~323
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~323 matrix_multiplication.ram+matrix_c_10^q0~24_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~259
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~259 matrix_multiplication.ram+matrix_c_11^q0~24_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~195
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~25 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~395
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~395\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~25\
 out2=dummy_implicit_memory_output~409

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~25 matrix_multiplication.ram+matrix_c_00^q0~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~25_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~25_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~324
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~324 matrix_multiplication.ram+matrix_c_10^q0~25_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~260
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~260 matrix_multiplication.ram+matrix_c_11^q0~25_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~196
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~26 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~396
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~396\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~26\
 out2=dummy_implicit_memory_output~410

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~26 matrix_multiplication.ram+matrix_c_00^q0~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~26_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~26_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~325
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~325 matrix_multiplication.ram+matrix_c_10^q0~26_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~261
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~261 matrix_multiplication.ram+matrix_c_11^q0~26_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~197
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~27 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~397
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~397\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~27\
 out2=dummy_implicit_memory_output~411

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~27 matrix_multiplication.ram+matrix_c_00^q0~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~27_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~27_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~326
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~326 matrix_multiplication.ram+matrix_c_10^q0~27_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~262
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~262 matrix_multiplication.ram+matrix_c_11^q0~27_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~198
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~28 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~398
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~398\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~28\
 out2=dummy_implicit_memory_output~412

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~28 matrix_multiplication.ram+matrix_c_00^q0~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~28_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~28_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~327
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~327 matrix_multiplication.ram+matrix_c_10^q0~28_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~263
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~263 matrix_multiplication.ram+matrix_c_11^q0~28_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~199
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~29 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~399
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~399\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~29\
 out2=dummy_implicit_memory_output~413

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~29 matrix_multiplication.ram+matrix_c_00^q0~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~29_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~29_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~328
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~328 matrix_multiplication.ram+matrix_c_10^q0~29_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~264
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~264 matrix_multiplication.ram+matrix_c_11^q0~29_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~200
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~30 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~400
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~400\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~30\
 out2=dummy_implicit_memory_output~414

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~30 matrix_multiplication.ram+matrix_c_00^q0~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~30_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~30_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~329
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~329 matrix_multiplication.ram+matrix_c_10^q0~30_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~265
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~265 matrix_multiplication.ram+matrix_c_11^q0~30_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~201
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~31 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~401
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~401\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~31\
 out2=dummy_implicit_memory_output~415

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~31 matrix_multiplication.ram+matrix_c_00^q0~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~31_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~31_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~330
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~330 matrix_multiplication.ram+matrix_c_10^q0~31_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~266
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~266 matrix_multiplication.ram+matrix_c_11^q0~31_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~202
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~32 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~402
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~402\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~32\
 out2=dummy_implicit_memory_output~416

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~32 matrix_multiplication.ram+matrix_c_00^q0~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~32_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~32_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~331
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~331 matrix_multiplication.ram+matrix_c_10^q0~32_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~267
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~267 matrix_multiplication.ram+matrix_c_11^q0~32_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~203
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~33 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~403
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~403\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~33\
 out2=dummy_implicit_memory_output~417

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~33 matrix_multiplication.ram+matrix_c_00^q0~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~33_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~33_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~332
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~332 matrix_multiplication.ram+matrix_c_10^q0~33_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~268
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~268 matrix_multiplication.ram+matrix_c_11^q0~33_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~204
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~34 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~404
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~404\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~34\
 out2=dummy_implicit_memory_output~418

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~34 matrix_multiplication.ram+matrix_c_00^q0~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~34_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~34_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~333
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~333 matrix_multiplication.ram+matrix_c_10^q0~34_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~269
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~269 matrix_multiplication.ram+matrix_c_11^q0~34_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~205
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~35 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~405
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~405\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~35\
 out2=dummy_implicit_memory_output~419

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~35 matrix_multiplication.ram+matrix_c_00^q0~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~35_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~35_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~334
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~334 matrix_multiplication.ram+matrix_c_10^q0~35_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~270
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~270 matrix_multiplication.ram+matrix_c_11^q0~35_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~206
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~36 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~406
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~406\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~36\
 out2=dummy_implicit_memory_output~420

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~36 matrix_multiplication.ram+matrix_c_00^q0~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~36_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~36_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~335
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~335 matrix_multiplication.ram+matrix_c_10^q0~36_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~271
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~271 matrix_multiplication.ram+matrix_c_11^q0~36_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~207
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~37 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~407
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~407\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~37\
 out2=dummy_implicit_memory_output~421

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~37 matrix_multiplication.ram+matrix_c_00^q0~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~37_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~37_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~336
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~336 matrix_multiplication.ram+matrix_c_10^q0~37_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~272
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~272 matrix_multiplication.ram+matrix_c_11^q0~37_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~208
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~38 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~408
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~408\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~38\
 out2=dummy_implicit_memory_output~422

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~38 matrix_multiplication.ram+matrix_c_00^q0~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~38_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~38_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~337
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~337 matrix_multiplication.ram+matrix_c_10^q0~38_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~273
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~273 matrix_multiplication.ram+matrix_c_11^q0~38_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~209
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~39 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~409
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~409\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~39\
 out2=dummy_implicit_memory_output~423

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~39 matrix_multiplication.ram+matrix_c_00^q0~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~39_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~39_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~338
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~338 matrix_multiplication.ram+matrix_c_10^q0~39_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~274
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~274 matrix_multiplication.ram+matrix_c_11^q0~39_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~210
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~40 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~410
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~410\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~40\
 out2=dummy_implicit_memory_output~424

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~40 matrix_multiplication.ram+matrix_c_00^q0~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~40_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~40_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~339
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~339 matrix_multiplication.ram+matrix_c_10^q0~40_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~275
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~275 matrix_multiplication.ram+matrix_c_11^q0~40_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~211
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~41 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~411
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~411\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~41\
 out2=dummy_implicit_memory_output~425

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~41 matrix_multiplication.ram+matrix_c_00^q0~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~41_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~41_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~340
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~340 matrix_multiplication.ram+matrix_c_10^q0~41_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~276
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~276 matrix_multiplication.ram+matrix_c_11^q0~41_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~212
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~42 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~412
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~412\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~42\
 out2=dummy_implicit_memory_output~426

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~42 matrix_multiplication.ram+matrix_c_00^q0~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~42_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~42_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~341
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~341 matrix_multiplication.ram+matrix_c_10^q0~42_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~277
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~277 matrix_multiplication.ram+matrix_c_11^q0~42_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~213
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~43 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~413
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~413\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~43\
 out2=dummy_implicit_memory_output~427

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~43 matrix_multiplication.ram+matrix_c_00^q0~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~43_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~43_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~342
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~342 matrix_multiplication.ram+matrix_c_10^q0~43_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~278
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~278 matrix_multiplication.ram+matrix_c_11^q0~43_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~214
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~44 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~414
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~414\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~44\
 out2=dummy_implicit_memory_output~428

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~44 matrix_multiplication.ram+matrix_c_00^q0~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~44_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~44_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~343
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~343 matrix_multiplication.ram+matrix_c_10^q0~44_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~279
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~279 matrix_multiplication.ram+matrix_c_11^q0~44_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~215
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~45 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~415
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~415\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~45\
 out2=dummy_implicit_memory_output~429

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~45 matrix_multiplication.ram+matrix_c_00^q0~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~45_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~45_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~344
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~344 matrix_multiplication.ram+matrix_c_10^q0~45_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~280
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~280 matrix_multiplication.ram+matrix_c_11^q0~45_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~216
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~46 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~416
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~416\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~46\
 out2=dummy_implicit_memory_output~430

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~46 matrix_multiplication.ram+matrix_c_00^q0~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~46_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~46_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~345
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~345 matrix_multiplication.ram+matrix_c_10^q0~46_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~281
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~281 matrix_multiplication.ram+matrix_c_11^q0~46_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~217
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~47 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~417
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~417\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~47\
 out2=dummy_implicit_memory_output~431

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~47 matrix_multiplication.ram+matrix_c_00^q0~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~47_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~47_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~346
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~346 matrix_multiplication.ram+matrix_c_10^q0~47_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~282
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~282 matrix_multiplication.ram+matrix_c_11^q0~47_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~218
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~48 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~418
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~418\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~48\
 out2=dummy_implicit_memory_output~432

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~48 matrix_multiplication.ram+matrix_c_00^q0~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~48_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~48_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~347
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~347 matrix_multiplication.ram+matrix_c_10^q0~48_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~283
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~283 matrix_multiplication.ram+matrix_c_11^q0~48_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~219
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~49 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~419
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~419\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~49\
 out2=dummy_implicit_memory_output~433

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~49 matrix_multiplication.ram+matrix_c_00^q0~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~49_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~49_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~348
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~348 matrix_multiplication.ram+matrix_c_10^q0~49_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~284
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~284 matrix_multiplication.ram+matrix_c_11^q0~49_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~220
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~50 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~420
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~420\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~50\
 out2=dummy_implicit_memory_output~434

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~50 matrix_multiplication.ram+matrix_c_00^q0~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~50_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~50_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~349
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~349 matrix_multiplication.ram+matrix_c_10^q0~50_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~285
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~285 matrix_multiplication.ram+matrix_c_11^q0~50_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~221
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~51 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~421
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~421\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~51\
 out2=dummy_implicit_memory_output~435

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~51 matrix_multiplication.ram+matrix_c_00^q0~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~51_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~51_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~350
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~350 matrix_multiplication.ram+matrix_c_10^q0~51_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~286
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~286 matrix_multiplication.ram+matrix_c_11^q0~51_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~222
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~52 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~422
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~422\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~52\
 out2=dummy_implicit_memory_output~436

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~52 matrix_multiplication.ram+matrix_c_00^q0~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~52_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~52_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~351
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~351 matrix_multiplication.ram+matrix_c_10^q0~52_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~287
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~287 matrix_multiplication.ram+matrix_c_11^q0~52_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~223
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~53 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~423
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~423\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~53\
 out2=dummy_implicit_memory_output~437

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~53 matrix_multiplication.ram+matrix_c_00^q0~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~53_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~53_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~352
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~352 matrix_multiplication.ram+matrix_c_10^q0~53_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~288
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~288 matrix_multiplication.ram+matrix_c_11^q0~53_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~224
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~54 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~424
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~424\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~54\
 out2=dummy_implicit_memory_output~438

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~54 matrix_multiplication.ram+matrix_c_00^q0~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~54_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~54_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~353
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~353 matrix_multiplication.ram+matrix_c_10^q0~54_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~289
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~289 matrix_multiplication.ram+matrix_c_11^q0~54_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~225
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~55 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~425
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~425\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~55\
 out2=dummy_implicit_memory_output~439

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~55 matrix_multiplication.ram+matrix_c_00^q0~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~55_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~55_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~354
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~354 matrix_multiplication.ram+matrix_c_10^q0~55_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~290
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~290 matrix_multiplication.ram+matrix_c_11^q0~55_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~226
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~56 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~426
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~426\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~56\
 out2=dummy_implicit_memory_output~440

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~56 matrix_multiplication.ram+matrix_c_00^q0~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~56_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~56_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~355
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~355 matrix_multiplication.ram+matrix_c_10^q0~56_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~291
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~291 matrix_multiplication.ram+matrix_c_11^q0~56_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~227
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~57 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~427
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~427\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~57\
 out2=dummy_implicit_memory_output~441

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~57 matrix_multiplication.ram+matrix_c_00^q0~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~57_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~57_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~356
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~356 matrix_multiplication.ram+matrix_c_10^q0~57_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~292
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~292 matrix_multiplication.ram+matrix_c_11^q0~57_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~228
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~58 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~428
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~428\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~58\
 out2=dummy_implicit_memory_output~442

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~58 matrix_multiplication.ram+matrix_c_00^q0~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~58_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~58_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~357
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~357 matrix_multiplication.ram+matrix_c_10^q0~58_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~293
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~293 matrix_multiplication.ram+matrix_c_11^q0~58_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~229
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~59 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~429
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~429\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~59\
 out2=dummy_implicit_memory_output~443

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~59 matrix_multiplication.ram+matrix_c_00^q0~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~59_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~59_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~358
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~358 matrix_multiplication.ram+matrix_c_10^q0~59_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~294
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~294 matrix_multiplication.ram+matrix_c_11^q0~59_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~230
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~60 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~430
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~430\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~60\
 out2=dummy_implicit_memory_output~444

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~60 matrix_multiplication.ram+matrix_c_00^q0~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~60_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~60_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~359
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~359 matrix_multiplication.ram+matrix_c_10^q0~60_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~295
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~295 matrix_multiplication.ram+matrix_c_11^q0~60_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~231
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~61 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~431
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~431\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~61\
 out2=dummy_implicit_memory_output~445

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~61 matrix_multiplication.ram+matrix_c_00^q0~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~61_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~61_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~360
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~360 matrix_multiplication.ram+matrix_c_10^q0~61_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~296
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~296 matrix_multiplication.ram+matrix_c_11^q0~61_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~232
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~62 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~432
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~432\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~62\
 out2=dummy_implicit_memory_output~446

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~62 matrix_multiplication.ram+matrix_c_00^q0~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~62_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~62_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~361
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~361 matrix_multiplication.ram+matrix_c_10^q0~62_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~297
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~297 matrix_multiplication.ram+matrix_c_11^q0~62_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~233
1- 1
-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~63 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~433
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363\
 addr2[1]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364\
 addr2[2]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365\
 addr2[3]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366\
 addr2[4]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367\
 addr2[5]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368\
 addr2[6]=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~433\
 we2=matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~63\
 out2=dummy_implicit_memory_output~447

.latch ^matrix_multiplication.ram+matrix_c_00.implicit_ram+ram~63 matrix_multiplication.ram+matrix_c_00^q0~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication.ram+matrix_c_00^q0~63_FF_NODE matrix_multiplication.ram+matrix_c_01^q0~63_FF_NODE matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~362
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~104^LOGICAL_OR~362 matrix_multiplication.ram+matrix_c_10^q0~63_FF_NODE matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~298
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~105^LOGICAL_OR~298 matrix_multiplication.ram+matrix_c_11^q0~63_FF_NODE matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~234
1- 1
-1 1


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd\
 b_data[0]=matrix_multiplication.ram+matrix_B_01^q0~0_FF_NODE\
 b_data[1]=matrix_multiplication.ram+matrix_B_01^q0~1_FF_NODE\
 b_data[2]=matrix_multiplication.ram+matrix_B_01^q0~2_FF_NODE\
 b_data[3]=matrix_multiplication.ram+matrix_B_01^q0~3_FF_NODE\
 b_data[4]=matrix_multiplication.ram+matrix_B_01^q0~4_FF_NODE\
 b_data[5]=matrix_multiplication.ram+matrix_B_01^q0~5_FF_NODE\
 b_data[6]=matrix_multiplication.ram+matrix_B_01^q0~6_FF_NODE\
 b_data[7]=matrix_multiplication.ram+matrix_B_01^q0~7_FF_NODE\
 b_data[8]=matrix_multiplication.ram+matrix_B_01^q0~8_FF_NODE\
 b_data[9]=matrix_multiplication.ram+matrix_B_01^q0~9_FF_NODE\
 b_data[10]=matrix_multiplication.ram+matrix_B_01^q0~10_FF_NODE\
 b_data[11]=matrix_multiplication.ram+matrix_B_01^q0~11_FF_NODE\
 b_data[12]=matrix_multiplication.ram+matrix_B_01^q0~12_FF_NODE\
 b_data[13]=matrix_multiplication.ram+matrix_B_01^q0~13_FF_NODE\
 b_data[14]=matrix_multiplication.ram+matrix_B_01^q0~14_FF_NODE\
 b_data[15]=matrix_multiplication.ram+matrix_B_01^q0~15_FF_NODE\
 b_data[16]=matrix_multiplication.ram+matrix_B_01^q0~16_FF_NODE\
 b_data[17]=matrix_multiplication.ram+matrix_B_01^q0~17_FF_NODE\
 b_data[18]=matrix_multiplication.ram+matrix_B_01^q0~18_FF_NODE\
 b_data[19]=matrix_multiplication.ram+matrix_B_01^q0~19_FF_NODE\
 b_data[20]=matrix_multiplication.ram+matrix_B_01^q0~20_FF_NODE\
 b_data[21]=matrix_multiplication.ram+matrix_B_01^q0~21_FF_NODE\
 b_data[22]=matrix_multiplication.ram+matrix_B_01^q0~22_FF_NODE\
 b_data[23]=matrix_multiplication.ram+matrix_B_01^q0~23_FF_NODE\
 b_data[24]=matrix_multiplication.ram+matrix_B_01^q0~24_FF_NODE\
 b_data[25]=matrix_multiplication.ram+matrix_B_01^q0~25_FF_NODE\
 b_data[26]=matrix_multiplication.ram+matrix_B_01^q0~26_FF_NODE\
 b_data[27]=matrix_multiplication.ram+matrix_B_01^q0~27_FF_NODE\
 b_data[28]=matrix_multiplication.ram+matrix_B_01^q0~28_FF_NODE\
 b_data[29]=matrix_multiplication.ram+matrix_B_01^q0~29_FF_NODE\
 b_data[30]=matrix_multiplication.ram+matrix_B_01^q0~30_FF_NODE\
 b_data[31]=matrix_multiplication.ram+matrix_B_01^q0~31_FF_NODE\
 b_data[32]=matrix_multiplication.ram+matrix_B_01^q0~32_FF_NODE\
 b_data[33]=matrix_multiplication.ram+matrix_B_01^q0~33_FF_NODE\
 b_data[34]=matrix_multiplication.ram+matrix_B_01^q0~34_FF_NODE\
 b_data[35]=matrix_multiplication.ram+matrix_B_01^q0~35_FF_NODE\
 b_data[36]=matrix_multiplication.ram+matrix_B_01^q0~36_FF_NODE\
 b_data[37]=matrix_multiplication.ram+matrix_B_01^q0~37_FF_NODE\
 b_data[38]=matrix_multiplication.ram+matrix_B_01^q0~38_FF_NODE\
 b_data[39]=matrix_multiplication.ram+matrix_B_01^q0~39_FF_NODE\
 b_data[40]=matrix_multiplication.ram+matrix_B_01^q0~40_FF_NODE\
 b_data[41]=matrix_multiplication.ram+matrix_B_01^q0~41_FF_NODE\
 b_data[42]=matrix_multiplication.ram+matrix_B_01^q0~42_FF_NODE\
 b_data[43]=matrix_multiplication.ram+matrix_B_01^q0~43_FF_NODE\
 b_data[44]=matrix_multiplication.ram+matrix_B_01^q0~44_FF_NODE\
 b_data[45]=matrix_multiplication.ram+matrix_B_01^q0~45_FF_NODE\
 b_data[46]=matrix_multiplication.ram+matrix_B_01^q0~46_FF_NODE\
 b_data[47]=matrix_multiplication.ram+matrix_B_01^q0~47_FF_NODE\
 b_data[48]=matrix_multiplication.ram+matrix_B_01^q0~48_FF_NODE\
 b_data[49]=matrix_multiplication.ram+matrix_B_01^q0~49_FF_NODE\
 b_data[50]=matrix_multiplication.ram+matrix_B_01^q0~50_FF_NODE\
 b_data[51]=matrix_multiplication.ram+matrix_B_01^q0~51_FF_NODE\
 b_data[52]=matrix_multiplication.ram+matrix_B_01^q0~52_FF_NODE\
 b_data[53]=matrix_multiplication.ram+matrix_B_01^q0~53_FF_NODE\
 b_data[54]=matrix_multiplication.ram+matrix_B_01^q0~54_FF_NODE\
 b_data[55]=matrix_multiplication.ram+matrix_B_01^q0~55_FF_NODE\
 b_data[56]=matrix_multiplication.ram+matrix_B_01^q0~56_FF_NODE\
 b_data[57]=matrix_multiplication.ram+matrix_B_01^q0~57_FF_NODE\
 b_data[58]=matrix_multiplication.ram+matrix_B_01^q0~58_FF_NODE\
 b_data[59]=matrix_multiplication.ram+matrix_B_01^q0~59_FF_NODE\
 b_data[60]=matrix_multiplication.ram+matrix_B_01^q0~60_FF_NODE\
 b_data[61]=matrix_multiplication.ram+matrix_B_01^q0~61_FF_NODE\
 b_data[62]=matrix_multiplication.ram+matrix_B_01^q0~62_FF_NODE\
 b_data[63]=matrix_multiplication.ram+matrix_B_01^q0~63_FF_NODE\
 a_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~63\
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd\
 b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd\
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd\
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd\
 b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd\
 b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd\
 b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd\
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd\
 b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd\
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd\
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd\
 b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd\
 b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd\
 b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd\
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd\
 b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~0\
 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~1\
 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~2\
 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~3\
 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~4\
 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~5\
 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~6\
 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~7\
 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~8\
 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~9\
 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~10\
 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~11\
 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~12\
 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~13\
 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~14\
 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~15\
 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~16\
 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~17\
 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~18\
 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~19\
 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~20\
 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~21\
 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~22\
 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~23\
 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~24\
 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~25\
 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~26\
 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~27\
 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~28\
 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~29\
 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~30\
 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~31\
 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~32\
 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~33\
 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~34\
 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~35\
 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~36\
 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~37\
 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~38\
 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~39\
 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~40\
 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~41\
 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~42\
 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~43\
 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~44\
 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~45\
 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~46\
 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~47\
 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~48\
 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~49\
 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~50\
 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~51\
 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~52\
 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~53\
 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~54\
 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~55\
 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~56\
 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~57\
 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~58\
 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~59\
 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~60\
 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~61\
 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~62\
 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~6

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~0 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~442
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~442\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~0\
 out2=dummy_implicit_memory_output~448

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~0 matrix_multiplication.ram+matrix_c_01^q0~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~1 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~443
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~443\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~1\
 out2=dummy_implicit_memory_output~449

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~1 matrix_multiplication.ram+matrix_c_01^q0~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~2 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~444
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~444\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~2\
 out2=dummy_implicit_memory_output~450

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~2 matrix_multiplication.ram+matrix_c_01^q0~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~3 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~445
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~445\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~3\
 out2=dummy_implicit_memory_output~451

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~3 matrix_multiplication.ram+matrix_c_01^q0~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~4 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~446
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~446\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~4\
 out2=dummy_implicit_memory_output~452

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~4 matrix_multiplication.ram+matrix_c_01^q0~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~5 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~447
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~447\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~5\
 out2=dummy_implicit_memory_output~453

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~5 matrix_multiplication.ram+matrix_c_01^q0~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~6 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~448
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~448\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~6\
 out2=dummy_implicit_memory_output~454

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~6 matrix_multiplication.ram+matrix_c_01^q0~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~7 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~449
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~449\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~7\
 out2=dummy_implicit_memory_output~455

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~7 matrix_multiplication.ram+matrix_c_01^q0~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~8 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~450
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~450\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~8\
 out2=dummy_implicit_memory_output~456

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~8 matrix_multiplication.ram+matrix_c_01^q0~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~9 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~451
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~451\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~9\
 out2=dummy_implicit_memory_output~457

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~9 matrix_multiplication.ram+matrix_c_01^q0~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~10 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~452
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~452\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~10\
 out2=dummy_implicit_memory_output~458

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~10 matrix_multiplication.ram+matrix_c_01^q0~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~11 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~453
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~453\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~11\
 out2=dummy_implicit_memory_output~459

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~11 matrix_multiplication.ram+matrix_c_01^q0~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~12 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~454
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~454\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~12\
 out2=dummy_implicit_memory_output~460

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~12 matrix_multiplication.ram+matrix_c_01^q0~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~13 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~455
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~455\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~13\
 out2=dummy_implicit_memory_output~461

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~13 matrix_multiplication.ram+matrix_c_01^q0~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~14 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~456
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~456\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~14\
 out2=dummy_implicit_memory_output~462

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~14 matrix_multiplication.ram+matrix_c_01^q0~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~15 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~457
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~457\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~15\
 out2=dummy_implicit_memory_output~463

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~15 matrix_multiplication.ram+matrix_c_01^q0~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~16 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~458
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~458\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~16\
 out2=dummy_implicit_memory_output~464

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~16 matrix_multiplication.ram+matrix_c_01^q0~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~17 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~459
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~459\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~17\
 out2=dummy_implicit_memory_output~465

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~17 matrix_multiplication.ram+matrix_c_01^q0~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~18 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~460
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~460\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~18\
 out2=dummy_implicit_memory_output~466

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~18 matrix_multiplication.ram+matrix_c_01^q0~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~19 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~461
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~461\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~19\
 out2=dummy_implicit_memory_output~467

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~19 matrix_multiplication.ram+matrix_c_01^q0~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~20 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~462
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~462\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~20\
 out2=dummy_implicit_memory_output~468

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~20 matrix_multiplication.ram+matrix_c_01^q0~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~21 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~463
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~463\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~21\
 out2=dummy_implicit_memory_output~469

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~21 matrix_multiplication.ram+matrix_c_01^q0~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~22 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~464
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~464\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~22\
 out2=dummy_implicit_memory_output~470

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~22 matrix_multiplication.ram+matrix_c_01^q0~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~23 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~465
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~465\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~23\
 out2=dummy_implicit_memory_output~471

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~23 matrix_multiplication.ram+matrix_c_01^q0~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~24 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~466
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~466\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~24\
 out2=dummy_implicit_memory_output~472

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~24 matrix_multiplication.ram+matrix_c_01^q0~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~25 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~467
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~467\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~25\
 out2=dummy_implicit_memory_output~473

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~25 matrix_multiplication.ram+matrix_c_01^q0~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~26 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~468
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~468\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~26\
 out2=dummy_implicit_memory_output~474

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~26 matrix_multiplication.ram+matrix_c_01^q0~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~27 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~469
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~469\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~27\
 out2=dummy_implicit_memory_output~475

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~27 matrix_multiplication.ram+matrix_c_01^q0~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~28 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~470
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~470\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~28\
 out2=dummy_implicit_memory_output~476

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~28 matrix_multiplication.ram+matrix_c_01^q0~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~29 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~471
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~471\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~29\
 out2=dummy_implicit_memory_output~477

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~29 matrix_multiplication.ram+matrix_c_01^q0~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~30 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~472
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~472\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~30\
 out2=dummy_implicit_memory_output~478

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~30 matrix_multiplication.ram+matrix_c_01^q0~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~31 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~473
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~473\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~31\
 out2=dummy_implicit_memory_output~479

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~31 matrix_multiplication.ram+matrix_c_01^q0~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~32 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~474
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~474\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~32\
 out2=dummy_implicit_memory_output~480

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~32 matrix_multiplication.ram+matrix_c_01^q0~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~33 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~475
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~475\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~33\
 out2=dummy_implicit_memory_output~481

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~33 matrix_multiplication.ram+matrix_c_01^q0~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~34 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~476
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~476\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~34\
 out2=dummy_implicit_memory_output~482

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~34 matrix_multiplication.ram+matrix_c_01^q0~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~35 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~477
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~477\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~35\
 out2=dummy_implicit_memory_output~483

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~35 matrix_multiplication.ram+matrix_c_01^q0~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~36 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~478
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~478\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~36\
 out2=dummy_implicit_memory_output~484

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~36 matrix_multiplication.ram+matrix_c_01^q0~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~37 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~479
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~479\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~37\
 out2=dummy_implicit_memory_output~485

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~37 matrix_multiplication.ram+matrix_c_01^q0~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~38 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~480
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~480\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~38\
 out2=dummy_implicit_memory_output~486

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~38 matrix_multiplication.ram+matrix_c_01^q0~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~39 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~481
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~481\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~39\
 out2=dummy_implicit_memory_output~487

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~39 matrix_multiplication.ram+matrix_c_01^q0~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~40 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~482
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~482\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~40\
 out2=dummy_implicit_memory_output~488

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~40 matrix_multiplication.ram+matrix_c_01^q0~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~41 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~483
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~483\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~41\
 out2=dummy_implicit_memory_output~489

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~41 matrix_multiplication.ram+matrix_c_01^q0~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~42 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~484
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~484\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~42\
 out2=dummy_implicit_memory_output~490

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~42 matrix_multiplication.ram+matrix_c_01^q0~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~43 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~485
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~485\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~43\
 out2=dummy_implicit_memory_output~491

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~43 matrix_multiplication.ram+matrix_c_01^q0~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~44 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~486
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~486\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~44\
 out2=dummy_implicit_memory_output~492

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~44 matrix_multiplication.ram+matrix_c_01^q0~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~45 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~487
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~487\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~45\
 out2=dummy_implicit_memory_output~493

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~45 matrix_multiplication.ram+matrix_c_01^q0~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~46 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~488
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~488\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~46\
 out2=dummy_implicit_memory_output~494

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~46 matrix_multiplication.ram+matrix_c_01^q0~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~47 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~489
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~489\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~47\
 out2=dummy_implicit_memory_output~495

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~47 matrix_multiplication.ram+matrix_c_01^q0~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~48 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~490
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~490\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~48\
 out2=dummy_implicit_memory_output~496

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~48 matrix_multiplication.ram+matrix_c_01^q0~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~49 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~491
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~491\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~49\
 out2=dummy_implicit_memory_output~497

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~49 matrix_multiplication.ram+matrix_c_01^q0~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~50 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~492
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~492\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~50\
 out2=dummy_implicit_memory_output~498

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~50 matrix_multiplication.ram+matrix_c_01^q0~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~51 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~493
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~493\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~51\
 out2=dummy_implicit_memory_output~499

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~51 matrix_multiplication.ram+matrix_c_01^q0~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~52 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~494
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~494\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~52\
 out2=dummy_implicit_memory_output~500

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~52 matrix_multiplication.ram+matrix_c_01^q0~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~53 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~495
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~495\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~53\
 out2=dummy_implicit_memory_output~501

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~53 matrix_multiplication.ram+matrix_c_01^q0~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~54 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~496
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~496\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~54\
 out2=dummy_implicit_memory_output~502

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~54 matrix_multiplication.ram+matrix_c_01^q0~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~55 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~497
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~497\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~55\
 out2=dummy_implicit_memory_output~503

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~55 matrix_multiplication.ram+matrix_c_01^q0~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~56 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~498
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~498\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~56\
 out2=dummy_implicit_memory_output~504

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~56 matrix_multiplication.ram+matrix_c_01^q0~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~57 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~499
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~499\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~57\
 out2=dummy_implicit_memory_output~505

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~57 matrix_multiplication.ram+matrix_c_01^q0~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~58 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~500
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~500\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~58\
 out2=dummy_implicit_memory_output~506

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~58 matrix_multiplication.ram+matrix_c_01^q0~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~59 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~501
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~501\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~59\
 out2=dummy_implicit_memory_output~507

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~59 matrix_multiplication.ram+matrix_c_01^q0~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~60 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~502
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~502\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~60\
 out2=dummy_implicit_memory_output~508

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~60 matrix_multiplication.ram+matrix_c_01^q0~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~61 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~503
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~503\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~61\
 out2=dummy_implicit_memory_output~509

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~61 matrix_multiplication.ram+matrix_c_01^q0~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~62 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~504
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~504\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~62\
 out2=dummy_implicit_memory_output~510

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~62 matrix_multiplication.ram+matrix_c_01^q0~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~63 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~505
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435\
 addr2[1]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436\
 addr2[2]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437\
 addr2[3]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438\
 addr2[4]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439\
 addr2[5]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440\
 addr2[6]=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~505\
 we2=matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~63\
 out2=dummy_implicit_memory_output~511

.latch ^matrix_multiplication.ram+matrix_c_01.implicit_ram+ram~63 matrix_multiplication.ram+matrix_c_01^q0~63_FF_NODE re matrix_multiplication^clk 0


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~0\
 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~1\
 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~2\
 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~3\
 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~4\
 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~5\
 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~6\
 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~7\
 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~8\
 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~9\
 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~10\
 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~11\
 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~12\
 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~13\
 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~14\
 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~15\
 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~16\
 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~17\
 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~18\
 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~19\
 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~20\
 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~21\
 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~22\
 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~23\
 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~24\
 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~25\
 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~26\
 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~27\
 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~28\
 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~29\
 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~30\
 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~31\
 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~32\
 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~33\
 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~34\
 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~35\
 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~36\
 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~37\
 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~38\
 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~39\
 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~40\
 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~41\
 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~42\
 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~43\
 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~44\
 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~45\
 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~46\
 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~47\
 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~48\
 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~49\
 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~50\
 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~51\
 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~52\
 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~53\
 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~54\
 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~55\
 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~56\
 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~57\
 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~58\
 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~59\
 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~60\
 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~61\
 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~62\
 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~6

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~0 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~514
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~514\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~0\
 out2=dummy_implicit_memory_output~0

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~0 matrix_multiplication.ram+matrix_c_11^q0~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~1 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~515
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~515\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~1\
 out2=dummy_implicit_memory_output~1

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~1 matrix_multiplication.ram+matrix_c_11^q0~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~2 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~516
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~516\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~2\
 out2=dummy_implicit_memory_output~2

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~2 matrix_multiplication.ram+matrix_c_11^q0~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~3 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~517
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~517\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~3\
 out2=dummy_implicit_memory_output~3

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~3 matrix_multiplication.ram+matrix_c_11^q0~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~4 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~518
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~518\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~4\
 out2=dummy_implicit_memory_output~4

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~4 matrix_multiplication.ram+matrix_c_11^q0~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~5 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~519
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~519\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~5\
 out2=dummy_implicit_memory_output~5

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~5 matrix_multiplication.ram+matrix_c_11^q0~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~6 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~520
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~520\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~6\
 out2=dummy_implicit_memory_output~6

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~6 matrix_multiplication.ram+matrix_c_11^q0~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~7 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~521
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~521\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~7\
 out2=dummy_implicit_memory_output~7

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~7 matrix_multiplication.ram+matrix_c_11^q0~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~8 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~522
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~522\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~8\
 out2=dummy_implicit_memory_output~8

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~8 matrix_multiplication.ram+matrix_c_11^q0~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~9 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~523
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~523\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~9\
 out2=dummy_implicit_memory_output~9

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~9 matrix_multiplication.ram+matrix_c_11^q0~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~10 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~524
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~524\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~10\
 out2=dummy_implicit_memory_output~10

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~10 matrix_multiplication.ram+matrix_c_11^q0~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~11 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~525
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~525\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~11\
 out2=dummy_implicit_memory_output~11

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~11 matrix_multiplication.ram+matrix_c_11^q0~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~12 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~526
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~526\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~12\
 out2=dummy_implicit_memory_output~12

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~12 matrix_multiplication.ram+matrix_c_11^q0~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~13 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~527
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~527\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~13\
 out2=dummy_implicit_memory_output~13

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~13 matrix_multiplication.ram+matrix_c_11^q0~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~14 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~528
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~528\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~14\
 out2=dummy_implicit_memory_output~14

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~14 matrix_multiplication.ram+matrix_c_11^q0~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~15 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~529
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~529\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~15\
 out2=dummy_implicit_memory_output~15

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~15 matrix_multiplication.ram+matrix_c_11^q0~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~16 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~530
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~530\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~16\
 out2=dummy_implicit_memory_output~16

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~16 matrix_multiplication.ram+matrix_c_11^q0~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~17 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~531
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~531\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~17\
 out2=dummy_implicit_memory_output~17

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~17 matrix_multiplication.ram+matrix_c_11^q0~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~18 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~532
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~532\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~18\
 out2=dummy_implicit_memory_output~18

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~18 matrix_multiplication.ram+matrix_c_11^q0~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~19 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~533
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~533\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~19\
 out2=dummy_implicit_memory_output~19

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~19 matrix_multiplication.ram+matrix_c_11^q0~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~20 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~534
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~534\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~20\
 out2=dummy_implicit_memory_output~20

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~20 matrix_multiplication.ram+matrix_c_11^q0~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~21 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~535
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~535\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~21\
 out2=dummy_implicit_memory_output~21

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~21 matrix_multiplication.ram+matrix_c_11^q0~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~22 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~536
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~536\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~22\
 out2=dummy_implicit_memory_output~22

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~22 matrix_multiplication.ram+matrix_c_11^q0~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~23 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~537
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~537\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~23\
 out2=dummy_implicit_memory_output~23

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~23 matrix_multiplication.ram+matrix_c_11^q0~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~24 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~538
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~538\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~24\
 out2=dummy_implicit_memory_output~24

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~24 matrix_multiplication.ram+matrix_c_11^q0~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~25 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~539
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~539\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~25\
 out2=dummy_implicit_memory_output~25

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~25 matrix_multiplication.ram+matrix_c_11^q0~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~26 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~540
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~540\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~26\
 out2=dummy_implicit_memory_output~26

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~26 matrix_multiplication.ram+matrix_c_11^q0~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~27 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~541
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~541\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~27\
 out2=dummy_implicit_memory_output~27

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~27 matrix_multiplication.ram+matrix_c_11^q0~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~28 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~542
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~542\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~28\
 out2=dummy_implicit_memory_output~28

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~28 matrix_multiplication.ram+matrix_c_11^q0~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~29 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~543
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~543\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~29\
 out2=dummy_implicit_memory_output~29

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~29 matrix_multiplication.ram+matrix_c_11^q0~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~30 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~544
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~544\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~30\
 out2=dummy_implicit_memory_output~30

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~30 matrix_multiplication.ram+matrix_c_11^q0~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~31 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~545
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~545\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~31\
 out2=dummy_implicit_memory_output~31

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~31 matrix_multiplication.ram+matrix_c_11^q0~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~32 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~546
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~546\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~32\
 out2=dummy_implicit_memory_output~32

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~32 matrix_multiplication.ram+matrix_c_11^q0~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~33 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~547
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~547\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~33\
 out2=dummy_implicit_memory_output~33

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~33 matrix_multiplication.ram+matrix_c_11^q0~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~34 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~548
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~548\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~34\
 out2=dummy_implicit_memory_output~34

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~34 matrix_multiplication.ram+matrix_c_11^q0~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~35 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~549
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~549\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~35\
 out2=dummy_implicit_memory_output~35

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~35 matrix_multiplication.ram+matrix_c_11^q0~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~36 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~550
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~550\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~36\
 out2=dummy_implicit_memory_output~36

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~36 matrix_multiplication.ram+matrix_c_11^q0~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~37 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~551
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~551\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~37\
 out2=dummy_implicit_memory_output~37

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~37 matrix_multiplication.ram+matrix_c_11^q0~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~38 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~552
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~552\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~38\
 out2=dummy_implicit_memory_output~38

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~38 matrix_multiplication.ram+matrix_c_11^q0~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~39 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~553
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~553\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~39\
 out2=dummy_implicit_memory_output~39

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~39 matrix_multiplication.ram+matrix_c_11^q0~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~40 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~554
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~554\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~40\
 out2=dummy_implicit_memory_output~40

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~40 matrix_multiplication.ram+matrix_c_11^q0~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~41 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~555
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~555\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~41\
 out2=dummy_implicit_memory_output~41

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~41 matrix_multiplication.ram+matrix_c_11^q0~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~42 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~556
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~556\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~42\
 out2=dummy_implicit_memory_output~42

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~42 matrix_multiplication.ram+matrix_c_11^q0~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~43 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~557
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~557\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~43\
 out2=dummy_implicit_memory_output~43

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~43 matrix_multiplication.ram+matrix_c_11^q0~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~44 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~558
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~558\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~44\
 out2=dummy_implicit_memory_output~44

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~44 matrix_multiplication.ram+matrix_c_11^q0~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~45 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~559
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~559\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~45\
 out2=dummy_implicit_memory_output~45

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~45 matrix_multiplication.ram+matrix_c_11^q0~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~46 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~560
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~560\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~46\
 out2=dummy_implicit_memory_output~46

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~46 matrix_multiplication.ram+matrix_c_11^q0~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~47 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~561
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~561\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~47\
 out2=dummy_implicit_memory_output~47

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~47 matrix_multiplication.ram+matrix_c_11^q0~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~48 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~562
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~562\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~48\
 out2=dummy_implicit_memory_output~48

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~48 matrix_multiplication.ram+matrix_c_11^q0~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~49 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~563
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~563\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~49\
 out2=dummy_implicit_memory_output~49

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~49 matrix_multiplication.ram+matrix_c_11^q0~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~50 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~564
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~564\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~50\
 out2=dummy_implicit_memory_output~50

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~50 matrix_multiplication.ram+matrix_c_11^q0~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~51 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~565
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~565\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~51\
 out2=dummy_implicit_memory_output~51

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~51 matrix_multiplication.ram+matrix_c_11^q0~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~52 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~566
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~566\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~52\
 out2=dummy_implicit_memory_output~52

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~52 matrix_multiplication.ram+matrix_c_11^q0~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~53 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~567
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~567\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~53\
 out2=dummy_implicit_memory_output~53

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~53 matrix_multiplication.ram+matrix_c_11^q0~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~54 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~568
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~568\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~54\
 out2=dummy_implicit_memory_output~54

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~54 matrix_multiplication.ram+matrix_c_11^q0~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~55 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~569
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~569\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~55\
 out2=dummy_implicit_memory_output~55

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~55 matrix_multiplication.ram+matrix_c_11^q0~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~56 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~570
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~570\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~56\
 out2=dummy_implicit_memory_output~56

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~56 matrix_multiplication.ram+matrix_c_11^q0~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~57 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~571
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~571\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~57\
 out2=dummy_implicit_memory_output~57

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~57 matrix_multiplication.ram+matrix_c_11^q0~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~58 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~572
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~572\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~58\
 out2=dummy_implicit_memory_output~58

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~58 matrix_multiplication.ram+matrix_c_11^q0~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~59 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~573
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~573\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~59\
 out2=dummy_implicit_memory_output~59

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~59 matrix_multiplication.ram+matrix_c_11^q0~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~60 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~574
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~574\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~60\
 out2=dummy_implicit_memory_output~60

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~60 matrix_multiplication.ram+matrix_c_11^q0~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~61 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~575
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~575\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~61\
 out2=dummy_implicit_memory_output~61

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~61 matrix_multiplication.ram+matrix_c_11^q0~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~62 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~576
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~576\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~62\
 out2=dummy_implicit_memory_output~62

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~62 matrix_multiplication.ram+matrix_c_11^q0~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~63 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~577
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507\
 addr2[1]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508\
 addr2[2]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509\
 addr2[3]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510\
 addr2[4]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511\
 addr2[5]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512\
 addr2[6]=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~577\
 we2=matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~63\
 out2=dummy_implicit_memory_output~63

.latch ^matrix_multiplication.ram+matrix_c_11.implicit_ram+ram~63 matrix_multiplication.ram+matrix_c_11^q0~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~95^LOGICAL_NOT~96 matrix_multiplication^addr_pi~0 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~579 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~507
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~95^LOGICAL_NOT~96 matrix_multiplication^addr_pi~1 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~580 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~508
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~95^LOGICAL_NOT~96 matrix_multiplication^addr_pi~2 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~581 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~509
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~95^LOGICAL_NOT~96 matrix_multiplication^addr_pi~3 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~582 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~510
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~95^LOGICAL_NOT~96 matrix_multiplication^addr_pi~4 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~583 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~511
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~95^LOGICAL_NOT~96 matrix_multiplication^addr_pi~5 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~584 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~512
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~95^LOGICAL_NOT~96 matrix_multiplication^addr_pi~6 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 matrix_multiplication^MULTI_PORT_MUX~95^MUX_2~585 gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~513
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi~0 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~0 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~656\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~63\
 out2=dummy_implicit_memory_output~255

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~63 matrix_multiplication.ram+matrix_B_01^q0~63_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~593\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~0\
 out2=dummy_implicit_memory_output~192

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~0 matrix_multiplication.ram+matrix_B_01^q0~0_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~594\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~1\
 out2=dummy_implicit_memory_output~193

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~1 matrix_multiplication.ram+matrix_B_01^q0~1_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~595\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~2\
 out2=dummy_implicit_memory_output~194

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~2 matrix_multiplication.ram+matrix_B_01^q0~2_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~596\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~3\
 out2=dummy_implicit_memory_output~195

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~3 matrix_multiplication.ram+matrix_B_01^q0~3_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~597\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~4\
 out2=dummy_implicit_memory_output~196

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~4 matrix_multiplication.ram+matrix_B_01^q0~4_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~598\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~5\
 out2=dummy_implicit_memory_output~197

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~5 matrix_multiplication.ram+matrix_B_01^q0~5_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~599\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~6\
 out2=dummy_implicit_memory_output~198

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~6 matrix_multiplication.ram+matrix_B_01^q0~6_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~600\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~7\
 out2=dummy_implicit_memory_output~199

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~7 matrix_multiplication.ram+matrix_B_01^q0~7_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~601\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~8\
 out2=dummy_implicit_memory_output~200

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~8 matrix_multiplication.ram+matrix_B_01^q0~8_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~602\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~9\
 out2=dummy_implicit_memory_output~201

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~9 matrix_multiplication.ram+matrix_B_01^q0~9_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~603\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~10\
 out2=dummy_implicit_memory_output~202

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~10 matrix_multiplication.ram+matrix_B_01^q0~10_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~604\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~11\
 out2=dummy_implicit_memory_output~203

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~11 matrix_multiplication.ram+matrix_B_01^q0~11_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~605\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~12\
 out2=dummy_implicit_memory_output~204

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~12 matrix_multiplication.ram+matrix_B_01^q0~12_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~606\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~13\
 out2=dummy_implicit_memory_output~205

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~13 matrix_multiplication.ram+matrix_B_01^q0~13_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~607\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~14\
 out2=dummy_implicit_memory_output~206

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~14 matrix_multiplication.ram+matrix_B_01^q0~14_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~608\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~15\
 out2=dummy_implicit_memory_output~207

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~15 matrix_multiplication.ram+matrix_B_01^q0~15_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~609\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~16\
 out2=dummy_implicit_memory_output~208

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~16 matrix_multiplication.ram+matrix_B_01^q0~16_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~610\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~17\
 out2=dummy_implicit_memory_output~209

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~17 matrix_multiplication.ram+matrix_B_01^q0~17_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~611\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~18\
 out2=dummy_implicit_memory_output~210

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~18 matrix_multiplication.ram+matrix_B_01^q0~18_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~612\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~19\
 out2=dummy_implicit_memory_output~211

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~19 matrix_multiplication.ram+matrix_B_01^q0~19_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~613\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~20\
 out2=dummy_implicit_memory_output~212

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~20 matrix_multiplication.ram+matrix_B_01^q0~20_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~614\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~21\
 out2=dummy_implicit_memory_output~213

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~21 matrix_multiplication.ram+matrix_B_01^q0~21_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~615\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~22\
 out2=dummy_implicit_memory_output~214

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~22 matrix_multiplication.ram+matrix_B_01^q0~22_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~616\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~23\
 out2=dummy_implicit_memory_output~215

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~23 matrix_multiplication.ram+matrix_B_01^q0~23_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~617\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~24\
 out2=dummy_implicit_memory_output~216

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~24 matrix_multiplication.ram+matrix_B_01^q0~24_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~618\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~25\
 out2=dummy_implicit_memory_output~217

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~25 matrix_multiplication.ram+matrix_B_01^q0~25_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~619\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~26\
 out2=dummy_implicit_memory_output~218

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~26 matrix_multiplication.ram+matrix_B_01^q0~26_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~620\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~27\
 out2=dummy_implicit_memory_output~219

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~27 matrix_multiplication.ram+matrix_B_01^q0~27_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~621\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~28\
 out2=dummy_implicit_memory_output~220

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~28 matrix_multiplication.ram+matrix_B_01^q0~28_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~622\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~29\
 out2=dummy_implicit_memory_output~221

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~29 matrix_multiplication.ram+matrix_B_01^q0~29_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~623\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~30\
 out2=dummy_implicit_memory_output~222

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~30 matrix_multiplication.ram+matrix_B_01^q0~30_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~624\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~31\
 out2=dummy_implicit_memory_output~223

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~31 matrix_multiplication.ram+matrix_B_01^q0~31_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~625\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~32\
 out2=dummy_implicit_memory_output~224

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~32 matrix_multiplication.ram+matrix_B_01^q0~32_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~626\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~33\
 out2=dummy_implicit_memory_output~225

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~33 matrix_multiplication.ram+matrix_B_01^q0~33_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~627\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~34\
 out2=dummy_implicit_memory_output~226

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~34 matrix_multiplication.ram+matrix_B_01^q0~34_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~628\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~35\
 out2=dummy_implicit_memory_output~227

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~35 matrix_multiplication.ram+matrix_B_01^q0~35_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~629\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~36\
 out2=dummy_implicit_memory_output~228

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~36 matrix_multiplication.ram+matrix_B_01^q0~36_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~630\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~37\
 out2=dummy_implicit_memory_output~229

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~37 matrix_multiplication.ram+matrix_B_01^q0~37_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~631\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~38\
 out2=dummy_implicit_memory_output~230

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~38 matrix_multiplication.ram+matrix_B_01^q0~38_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~632\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~39\
 out2=dummy_implicit_memory_output~231

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~39 matrix_multiplication.ram+matrix_B_01^q0~39_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~633\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~40\
 out2=dummy_implicit_memory_output~232

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~40 matrix_multiplication.ram+matrix_B_01^q0~40_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~634\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~41\
 out2=dummy_implicit_memory_output~233

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~41 matrix_multiplication.ram+matrix_B_01^q0~41_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~635\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~42\
 out2=dummy_implicit_memory_output~234

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~42 matrix_multiplication.ram+matrix_B_01^q0~42_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~636\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~43\
 out2=dummy_implicit_memory_output~235

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~43 matrix_multiplication.ram+matrix_B_01^q0~43_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~637\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~44\
 out2=dummy_implicit_memory_output~236

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~44 matrix_multiplication.ram+matrix_B_01^q0~44_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~638\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~45\
 out2=dummy_implicit_memory_output~237

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~45 matrix_multiplication.ram+matrix_B_01^q0~45_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~639\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~46\
 out2=dummy_implicit_memory_output~238

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~46 matrix_multiplication.ram+matrix_B_01^q0~46_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~640\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~47\
 out2=dummy_implicit_memory_output~239

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~47 matrix_multiplication.ram+matrix_B_01^q0~47_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~641\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~48\
 out2=dummy_implicit_memory_output~240

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~48 matrix_multiplication.ram+matrix_B_01^q0~48_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~642\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~49\
 out2=dummy_implicit_memory_output~241

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~49 matrix_multiplication.ram+matrix_B_01^q0~49_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~643\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~50\
 out2=dummy_implicit_memory_output~242

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~50 matrix_multiplication.ram+matrix_B_01^q0~50_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~644\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~51\
 out2=dummy_implicit_memory_output~243

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~51 matrix_multiplication.ram+matrix_B_01^q0~51_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~645\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~52\
 out2=dummy_implicit_memory_output~244

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~52 matrix_multiplication.ram+matrix_B_01^q0~52_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~646\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~53\
 out2=dummy_implicit_memory_output~245

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~53 matrix_multiplication.ram+matrix_B_01^q0~53_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~647\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~54\
 out2=dummy_implicit_memory_output~246

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~54 matrix_multiplication.ram+matrix_B_01^q0~54_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~648\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~55\
 out2=dummy_implicit_memory_output~247

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~55 matrix_multiplication.ram+matrix_B_01^q0~55_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~649\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~56\
 out2=dummy_implicit_memory_output~248

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~56 matrix_multiplication.ram+matrix_B_01^q0~56_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~650\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~57\
 out2=dummy_implicit_memory_output~249

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~57 matrix_multiplication.ram+matrix_B_01^q0~57_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~651\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~58\
 out2=dummy_implicit_memory_output~250

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~58 matrix_multiplication.ram+matrix_B_01^q0~58_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~652\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~59\
 out2=dummy_implicit_memory_output~251

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~59 matrix_multiplication.ram+matrix_B_01^q0~59_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~653\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~60\
 out2=dummy_implicit_memory_output~252

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~60 matrix_multiplication.ram+matrix_B_01^q0~60_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~654\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~61\
 out2=dummy_implicit_memory_output~253

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~61 matrix_multiplication.ram+matrix_B_01^q0~61_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~586\
 addr2[1]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587\
 addr2[2]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588\
 addr2[3]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589\
 addr2[4]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590\
 addr2[5]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591\
 addr2[6]=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~655\
 we2=matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~658\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~62\
 out2=dummy_implicit_memory_output~254

.latch ^matrix_multiplication.ram+matrix_B_01.implicit_ram+ram~62 matrix_multiplication.ram+matrix_B_01^q0~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi~1 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~1 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~659 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~587
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi~2 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~2 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~660 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~588
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi~3 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~3 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~661 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~589
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi~4 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~4 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~662 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~590
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi~5 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~5 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~663 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~591
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 matrix_multiplication^addr_pi~6 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~6 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~664 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~592
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~77^LOGICAL_NOT~78 matrix_multiplication^addr_pi~0 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~665 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~435
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~77^LOGICAL_NOT~78 matrix_multiplication^addr_pi~1 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~666 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~436
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~77^LOGICAL_NOT~78 matrix_multiplication^addr_pi~2 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~667 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~437
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~77^LOGICAL_NOT~78 matrix_multiplication^addr_pi~3 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~668 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~438
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~77^LOGICAL_NOT~78 matrix_multiplication^addr_pi~4 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~669 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~439
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~77^LOGICAL_NOT~78 matrix_multiplication^addr_pi~5 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~670 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~440
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~77^LOGICAL_NOT~78 matrix_multiplication^addr_pi~6 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 matrix_multiplication^MULTI_PORT_MUX~77^MUX_2~671 gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~441
1-1- 1
-1-1 1


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul\
 a_data[0]=matrix_multiplication.ram+matrix_A_10^q0~0_FF_NODE\
 a_data[1]=matrix_multiplication.ram+matrix_A_10^q0~1_FF_NODE\
 a_data[2]=matrix_multiplication.ram+matrix_A_10^q0~2_FF_NODE\
 a_data[3]=matrix_multiplication.ram+matrix_A_10^q0~3_FF_NODE\
 a_data[4]=matrix_multiplication.ram+matrix_A_10^q0~4_FF_NODE\
 a_data[5]=matrix_multiplication.ram+matrix_A_10^q0~5_FF_NODE\
 a_data[6]=matrix_multiplication.ram+matrix_A_10^q0~6_FF_NODE\
 a_data[7]=matrix_multiplication.ram+matrix_A_10^q0~7_FF_NODE\
 a_data[8]=matrix_multiplication.ram+matrix_A_10^q0~8_FF_NODE\
 a_data[9]=matrix_multiplication.ram+matrix_A_10^q0~9_FF_NODE\
 a_data[10]=matrix_multiplication.ram+matrix_A_10^q0~10_FF_NODE\
 a_data[11]=matrix_multiplication.ram+matrix_A_10^q0~11_FF_NODE\
 a_data[12]=matrix_multiplication.ram+matrix_A_10^q0~12_FF_NODE\
 a_data[13]=matrix_multiplication.ram+matrix_A_10^q0~13_FF_NODE\
 a_data[14]=matrix_multiplication.ram+matrix_A_10^q0~14_FF_NODE\
 a_data[15]=matrix_multiplication.ram+matrix_A_10^q0~15_FF_NODE\
 a_data[16]=matrix_multiplication.ram+matrix_A_10^q0~16_FF_NODE\
 a_data[17]=matrix_multiplication.ram+matrix_A_10^q0~17_FF_NODE\
 a_data[18]=matrix_multiplication.ram+matrix_A_10^q0~18_FF_NODE\
 a_data[19]=matrix_multiplication.ram+matrix_A_10^q0~19_FF_NODE\
 a_data[20]=matrix_multiplication.ram+matrix_A_10^q0~20_FF_NODE\
 a_data[21]=matrix_multiplication.ram+matrix_A_10^q0~21_FF_NODE\
 a_data[22]=matrix_multiplication.ram+matrix_A_10^q0~22_FF_NODE\
 a_data[23]=matrix_multiplication.ram+matrix_A_10^q0~23_FF_NODE\
 a_data[24]=matrix_multiplication.ram+matrix_A_10^q0~24_FF_NODE\
 a_data[25]=matrix_multiplication.ram+matrix_A_10^q0~25_FF_NODE\
 a_data[26]=matrix_multiplication.ram+matrix_A_10^q0~26_FF_NODE\
 a_data[27]=matrix_multiplication.ram+matrix_A_10^q0~27_FF_NODE\
 a_data[28]=matrix_multiplication.ram+matrix_A_10^q0~28_FF_NODE\
 a_data[29]=matrix_multiplication.ram+matrix_A_10^q0~29_FF_NODE\
 a_data[30]=matrix_multiplication.ram+matrix_A_10^q0~30_FF_NODE\
 a_data[31]=matrix_multiplication.ram+matrix_A_10^q0~31_FF_NODE\
 a_data[32]=matrix_multiplication.ram+matrix_A_10^q0~32_FF_NODE\
 a_data[33]=matrix_multiplication.ram+matrix_A_10^q0~33_FF_NODE\
 a_data[34]=matrix_multiplication.ram+matrix_A_10^q0~34_FF_NODE\
 a_data[35]=matrix_multiplication.ram+matrix_A_10^q0~35_FF_NODE\
 a_data[36]=matrix_multiplication.ram+matrix_A_10^q0~36_FF_NODE\
 a_data[37]=matrix_multiplication.ram+matrix_A_10^q0~37_FF_NODE\
 a_data[38]=matrix_multiplication.ram+matrix_A_10^q0~38_FF_NODE\
 a_data[39]=matrix_multiplication.ram+matrix_A_10^q0~39_FF_NODE\
 a_data[40]=matrix_multiplication.ram+matrix_A_10^q0~40_FF_NODE\
 a_data[41]=matrix_multiplication.ram+matrix_A_10^q0~41_FF_NODE\
 a_data[42]=matrix_multiplication.ram+matrix_A_10^q0~42_FF_NODE\
 a_data[43]=matrix_multiplication.ram+matrix_A_10^q0~43_FF_NODE\
 a_data[44]=matrix_multiplication.ram+matrix_A_10^q0~44_FF_NODE\
 a_data[45]=matrix_multiplication.ram+matrix_A_10^q0~45_FF_NODE\
 a_data[46]=matrix_multiplication.ram+matrix_A_10^q0~46_FF_NODE\
 a_data[47]=matrix_multiplication.ram+matrix_A_10^q0~47_FF_NODE\
 a_data[48]=matrix_multiplication.ram+matrix_A_10^q0~48_FF_NODE\
 a_data[49]=matrix_multiplication.ram+matrix_A_10^q0~49_FF_NODE\
 a_data[50]=matrix_multiplication.ram+matrix_A_10^q0~50_FF_NODE\
 a_data[51]=matrix_multiplication.ram+matrix_A_10^q0~51_FF_NODE\
 a_data[52]=matrix_multiplication.ram+matrix_A_10^q0~52_FF_NODE\
 a_data[53]=matrix_multiplication.ram+matrix_A_10^q0~53_FF_NODE\
 a_data[54]=matrix_multiplication.ram+matrix_A_10^q0~54_FF_NODE\
 a_data[55]=matrix_multiplication.ram+matrix_A_10^q0~55_FF_NODE\
 a_data[56]=matrix_multiplication.ram+matrix_A_10^q0~56_FF_NODE\
 a_data[57]=matrix_multiplication.ram+matrix_A_10^q0~57_FF_NODE\
 a_data[58]=matrix_multiplication.ram+matrix_A_10^q0~58_FF_NODE\
 a_data[59]=matrix_multiplication.ram+matrix_A_10^q0~59_FF_NODE\
 a_data[60]=matrix_multiplication.ram+matrix_A_10^q0~60_FF_NODE\
 a_data[61]=matrix_multiplication.ram+matrix_A_10^q0~61_FF_NODE\
 a_data[62]=matrix_multiplication.ram+matrix_A_10^q0~62_FF_NODE\
 a_data[63]=matrix_multiplication.ram+matrix_A_10^q0~63_FF_NODE b_data[0]=gnd\
 b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd\
 b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd\
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd\
 b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd\
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd\
 b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd\
 b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd\
 b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd\
 b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd\
 b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd\
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd\
 b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd\
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data_in[0]=gnd\
 a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd\
 a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd\
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd\
 a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd\
 a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd\
 a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd\
 a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd\
 a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd\
 a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd\
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd\
 a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd\
 a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd\
 a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd\
 a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd\
 a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd\
 a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd\
 b_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~0\
 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~1\
 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~2\
 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~3\
 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~4\
 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~5\
 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~6\
 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~7\
 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~8\
 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~9\
 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~10\
 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~11\
 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~12\
 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~13\
 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~14\
 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~15\
 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~16\
 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~17\
 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~18\
 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~19\
 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~20\
 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~21\
 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~22\
 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~23\
 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~24\
 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~25\
 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~26\
 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~27\
 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~28\
 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~29\
 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~30\
 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~31\
 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~32\
 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~33\
 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~34\
 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~35\
 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~36\
 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~37\
 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~38\
 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~39\
 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~40\
 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~41\
 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~42\
 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~43\
 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~44\
 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~45\
 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~46\
 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~47\
 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~48\
 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~49\
 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~50\
 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~51\
 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~52\
 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~53\
 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~54\
 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~55\
 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~56\
 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~57\
 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~58\
 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~59\
 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~60\
 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~61\
 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~62\
 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~6

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~0 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~679
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~679\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~0\
 out2=dummy_implicit_memory_output~64

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~0 matrix_multiplication.ram+matrix_c_10^q0~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~1 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~680
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~680\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~1\
 out2=dummy_implicit_memory_output~65

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~1 matrix_multiplication.ram+matrix_c_10^q0~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~2 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~681
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~681\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~2\
 out2=dummy_implicit_memory_output~66

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~2 matrix_multiplication.ram+matrix_c_10^q0~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~3 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~682
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~682\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~3\
 out2=dummy_implicit_memory_output~67

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~3 matrix_multiplication.ram+matrix_c_10^q0~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~4 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~683
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~683\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~4\
 out2=dummy_implicit_memory_output~68

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~4 matrix_multiplication.ram+matrix_c_10^q0~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~5 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~684
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~684\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~5\
 out2=dummy_implicit_memory_output~69

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~5 matrix_multiplication.ram+matrix_c_10^q0~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~6 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~685
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~685\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~6\
 out2=dummy_implicit_memory_output~70

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~6 matrix_multiplication.ram+matrix_c_10^q0~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~7 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~686
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~686\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~7\
 out2=dummy_implicit_memory_output~71

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~7 matrix_multiplication.ram+matrix_c_10^q0~7_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~8 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~687
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~687\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~8\
 out2=dummy_implicit_memory_output~72

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~8 matrix_multiplication.ram+matrix_c_10^q0~8_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~9 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~688
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~688\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~9\
 out2=dummy_implicit_memory_output~73

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~9 matrix_multiplication.ram+matrix_c_10^q0~9_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~10 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~689
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~689\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~10\
 out2=dummy_implicit_memory_output~74

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~10 matrix_multiplication.ram+matrix_c_10^q0~10_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~11 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~690
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~690\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~11\
 out2=dummy_implicit_memory_output~75

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~11 matrix_multiplication.ram+matrix_c_10^q0~11_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~12 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~691
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~691\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~12\
 out2=dummy_implicit_memory_output~76

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~12 matrix_multiplication.ram+matrix_c_10^q0~12_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~13 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~692
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~692\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~13\
 out2=dummy_implicit_memory_output~77

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~13 matrix_multiplication.ram+matrix_c_10^q0~13_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~14 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~693
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~693\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~14\
 out2=dummy_implicit_memory_output~78

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~14 matrix_multiplication.ram+matrix_c_10^q0~14_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~15 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~694
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~694\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~15\
 out2=dummy_implicit_memory_output~79

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~15 matrix_multiplication.ram+matrix_c_10^q0~15_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~16 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~695
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~695\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~16\
 out2=dummy_implicit_memory_output~80

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~16 matrix_multiplication.ram+matrix_c_10^q0~16_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~17 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~696
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~696\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~17\
 out2=dummy_implicit_memory_output~81

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~17 matrix_multiplication.ram+matrix_c_10^q0~17_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~18 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~697
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~697\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~18\
 out2=dummy_implicit_memory_output~82

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~18 matrix_multiplication.ram+matrix_c_10^q0~18_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~19 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~698
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~698\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~19\
 out2=dummy_implicit_memory_output~83

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~19 matrix_multiplication.ram+matrix_c_10^q0~19_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~20 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~699
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~699\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~20\
 out2=dummy_implicit_memory_output~84

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~20 matrix_multiplication.ram+matrix_c_10^q0~20_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~21 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~700
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~700\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~21\
 out2=dummy_implicit_memory_output~85

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~21 matrix_multiplication.ram+matrix_c_10^q0~21_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~22 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~701
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~701\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~22\
 out2=dummy_implicit_memory_output~86

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~22 matrix_multiplication.ram+matrix_c_10^q0~22_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~23 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~702
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~702\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~23\
 out2=dummy_implicit_memory_output~87

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~23 matrix_multiplication.ram+matrix_c_10^q0~23_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~24 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~703
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~703\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~24\
 out2=dummy_implicit_memory_output~88

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~24 matrix_multiplication.ram+matrix_c_10^q0~24_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~25 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~704
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~704\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~25\
 out2=dummy_implicit_memory_output~89

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~25 matrix_multiplication.ram+matrix_c_10^q0~25_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~26 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~705
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~705\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~26\
 out2=dummy_implicit_memory_output~90

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~26 matrix_multiplication.ram+matrix_c_10^q0~26_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~27 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~706
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~706\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~27\
 out2=dummy_implicit_memory_output~91

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~27 matrix_multiplication.ram+matrix_c_10^q0~27_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~28 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~707
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~707\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~28\
 out2=dummy_implicit_memory_output~92

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~28 matrix_multiplication.ram+matrix_c_10^q0~28_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~29 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~708
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~708\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~29\
 out2=dummy_implicit_memory_output~93

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~29 matrix_multiplication.ram+matrix_c_10^q0~29_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~30 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~709
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~709\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~30\
 out2=dummy_implicit_memory_output~94

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~30 matrix_multiplication.ram+matrix_c_10^q0~30_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~31 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~710
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~710\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~31\
 out2=dummy_implicit_memory_output~95

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~31 matrix_multiplication.ram+matrix_c_10^q0~31_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~32 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~711
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~711\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~32\
 out2=dummy_implicit_memory_output~96

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~32 matrix_multiplication.ram+matrix_c_10^q0~32_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~33 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~712
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~712\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~33\
 out2=dummy_implicit_memory_output~97

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~33 matrix_multiplication.ram+matrix_c_10^q0~33_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~34 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~713
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~713\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~34\
 out2=dummy_implicit_memory_output~98

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~34 matrix_multiplication.ram+matrix_c_10^q0~34_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~35 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~714
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~714\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~35\
 out2=dummy_implicit_memory_output~99

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~35 matrix_multiplication.ram+matrix_c_10^q0~35_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~36 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~715
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~715\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~36\
 out2=dummy_implicit_memory_output~100

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~36 matrix_multiplication.ram+matrix_c_10^q0~36_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~37 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~716
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~716\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~37\
 out2=dummy_implicit_memory_output~101

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~37 matrix_multiplication.ram+matrix_c_10^q0~37_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~38 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~717
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~717\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~38\
 out2=dummy_implicit_memory_output~102

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~38 matrix_multiplication.ram+matrix_c_10^q0~38_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~39 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~718
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~718\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~39\
 out2=dummy_implicit_memory_output~103

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~39 matrix_multiplication.ram+matrix_c_10^q0~39_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~40 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~719
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~719\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~40\
 out2=dummy_implicit_memory_output~104

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~40 matrix_multiplication.ram+matrix_c_10^q0~40_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~41 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~720
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~720\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~41\
 out2=dummy_implicit_memory_output~105

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~41 matrix_multiplication.ram+matrix_c_10^q0~41_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~42 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~721
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~721\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~42\
 out2=dummy_implicit_memory_output~106

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~42 matrix_multiplication.ram+matrix_c_10^q0~42_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~43 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~722
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~722\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~43\
 out2=dummy_implicit_memory_output~107

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~43 matrix_multiplication.ram+matrix_c_10^q0~43_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~44 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~723
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~723\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~44\
 out2=dummy_implicit_memory_output~108

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~44 matrix_multiplication.ram+matrix_c_10^q0~44_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~45 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~724
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~724\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~45\
 out2=dummy_implicit_memory_output~109

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~45 matrix_multiplication.ram+matrix_c_10^q0~45_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~46 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~725
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~725\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~46\
 out2=dummy_implicit_memory_output~110

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~46 matrix_multiplication.ram+matrix_c_10^q0~46_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~47 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~726
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~726\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~47\
 out2=dummy_implicit_memory_output~111

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~47 matrix_multiplication.ram+matrix_c_10^q0~47_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~48 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~727
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~727\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~48\
 out2=dummy_implicit_memory_output~112

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~48 matrix_multiplication.ram+matrix_c_10^q0~48_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~49 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~728
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~728\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~49\
 out2=dummy_implicit_memory_output~113

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~49 matrix_multiplication.ram+matrix_c_10^q0~49_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~50 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~729
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~729\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~50\
 out2=dummy_implicit_memory_output~114

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~50 matrix_multiplication.ram+matrix_c_10^q0~50_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~51 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~730
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~730\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~51\
 out2=dummy_implicit_memory_output~115

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~51 matrix_multiplication.ram+matrix_c_10^q0~51_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~52 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~731
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~731\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~52\
 out2=dummy_implicit_memory_output~116

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~52 matrix_multiplication.ram+matrix_c_10^q0~52_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~53 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~732
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~732\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~53\
 out2=dummy_implicit_memory_output~117

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~53 matrix_multiplication.ram+matrix_c_10^q0~53_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~54 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~733
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~733\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~54\
 out2=dummy_implicit_memory_output~118

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~54 matrix_multiplication.ram+matrix_c_10^q0~54_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~55 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~734
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~734\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~55\
 out2=dummy_implicit_memory_output~119

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~55 matrix_multiplication.ram+matrix_c_10^q0~55_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~56 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~735
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~735\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~56\
 out2=dummy_implicit_memory_output~120

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~56 matrix_multiplication.ram+matrix_c_10^q0~56_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~57 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~736
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~736\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~57\
 out2=dummy_implicit_memory_output~121

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~57 matrix_multiplication.ram+matrix_c_10^q0~57_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~58 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~737
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~737\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~58\
 out2=dummy_implicit_memory_output~122

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~58 matrix_multiplication.ram+matrix_c_10^q0~58_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~59 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~738
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~738\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~59\
 out2=dummy_implicit_memory_output~123

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~59 matrix_multiplication.ram+matrix_c_10^q0~59_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~60 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~739
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~739\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~60\
 out2=dummy_implicit_memory_output~124

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~60 matrix_multiplication.ram+matrix_c_10^q0~60_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~61 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~740
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~740\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~61\
 out2=dummy_implicit_memory_output~125

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~61 matrix_multiplication.ram+matrix_c_10^q0~61_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~62 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~741
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~741\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~62\
 out2=dummy_implicit_memory_output~126

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~62 matrix_multiplication.ram+matrix_c_10^q0~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~63 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~742
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672\
 addr2[1]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673\
 addr2[2]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674\
 addr2[3]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675\
 addr2[4]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676\
 addr2[5]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677\
 addr2[6]=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~742\
 we2=matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~63\
 out2=dummy_implicit_memory_output~127

.latch ^matrix_multiplication.ram+matrix_c_10.implicit_ram+ram~63 matrix_multiplication.ram+matrix_c_10^q0~63_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~41^LOGICAL_NOT~42 matrix_multiplication^addr_pi~0 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~0 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~814\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~63\
 out2=dummy_implicit_memory_output~383

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~63 matrix_multiplication.ram+matrix_A_10^q0~63_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~751\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~0\
 out2=dummy_implicit_memory_output~320

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~0 matrix_multiplication.ram+matrix_A_10^q0~0_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~752\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~1\
 out2=dummy_implicit_memory_output~321

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~1 matrix_multiplication.ram+matrix_A_10^q0~1_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~753\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~2\
 out2=dummy_implicit_memory_output~322

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~2 matrix_multiplication.ram+matrix_A_10^q0~2_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~754\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~3\
 out2=dummy_implicit_memory_output~323

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~3 matrix_multiplication.ram+matrix_A_10^q0~3_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~755\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~4\
 out2=dummy_implicit_memory_output~324

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~4 matrix_multiplication.ram+matrix_A_10^q0~4_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~756\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~5\
 out2=dummy_implicit_memory_output~325

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~5 matrix_multiplication.ram+matrix_A_10^q0~5_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~757\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~6\
 out2=dummy_implicit_memory_output~326

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~6 matrix_multiplication.ram+matrix_A_10^q0~6_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~758\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~7\
 out2=dummy_implicit_memory_output~327

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~7 matrix_multiplication.ram+matrix_A_10^q0~7_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~759\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~8\
 out2=dummy_implicit_memory_output~328

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~8 matrix_multiplication.ram+matrix_A_10^q0~8_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~760\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~9\
 out2=dummy_implicit_memory_output~329

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~9 matrix_multiplication.ram+matrix_A_10^q0~9_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~761\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~10\
 out2=dummy_implicit_memory_output~330

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~10 matrix_multiplication.ram+matrix_A_10^q0~10_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~762\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~11\
 out2=dummy_implicit_memory_output~331

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~11 matrix_multiplication.ram+matrix_A_10^q0~11_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~763\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~12\
 out2=dummy_implicit_memory_output~332

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~12 matrix_multiplication.ram+matrix_A_10^q0~12_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~764\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~13\
 out2=dummy_implicit_memory_output~333

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~13 matrix_multiplication.ram+matrix_A_10^q0~13_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~765\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~14\
 out2=dummy_implicit_memory_output~334

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~14 matrix_multiplication.ram+matrix_A_10^q0~14_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~766\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~15\
 out2=dummy_implicit_memory_output~335

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~15 matrix_multiplication.ram+matrix_A_10^q0~15_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~767\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~16\
 out2=dummy_implicit_memory_output~336

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~16 matrix_multiplication.ram+matrix_A_10^q0~16_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~768\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~17\
 out2=dummy_implicit_memory_output~337

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~17 matrix_multiplication.ram+matrix_A_10^q0~17_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~769\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~18\
 out2=dummy_implicit_memory_output~338

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~18 matrix_multiplication.ram+matrix_A_10^q0~18_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~770\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~19\
 out2=dummy_implicit_memory_output~339

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~19 matrix_multiplication.ram+matrix_A_10^q0~19_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~771\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~20\
 out2=dummy_implicit_memory_output~340

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~20 matrix_multiplication.ram+matrix_A_10^q0~20_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~772\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~21\
 out2=dummy_implicit_memory_output~341

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~21 matrix_multiplication.ram+matrix_A_10^q0~21_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~773\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~22\
 out2=dummy_implicit_memory_output~342

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~22 matrix_multiplication.ram+matrix_A_10^q0~22_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~774\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~23\
 out2=dummy_implicit_memory_output~343

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~23 matrix_multiplication.ram+matrix_A_10^q0~23_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~775\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~24\
 out2=dummy_implicit_memory_output~344

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~24 matrix_multiplication.ram+matrix_A_10^q0~24_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~776\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~25\
 out2=dummy_implicit_memory_output~345

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~25 matrix_multiplication.ram+matrix_A_10^q0~25_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~777\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~26\
 out2=dummy_implicit_memory_output~346

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~26 matrix_multiplication.ram+matrix_A_10^q0~26_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~778\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~27\
 out2=dummy_implicit_memory_output~347

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~27 matrix_multiplication.ram+matrix_A_10^q0~27_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~779\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~28\
 out2=dummy_implicit_memory_output~348

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~28 matrix_multiplication.ram+matrix_A_10^q0~28_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~780\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~29\
 out2=dummy_implicit_memory_output~349

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~29 matrix_multiplication.ram+matrix_A_10^q0~29_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~781\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~30\
 out2=dummy_implicit_memory_output~350

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~30 matrix_multiplication.ram+matrix_A_10^q0~30_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~782\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~31\
 out2=dummy_implicit_memory_output~351

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~31 matrix_multiplication.ram+matrix_A_10^q0~31_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~783\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~32\
 out2=dummy_implicit_memory_output~352

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~32 matrix_multiplication.ram+matrix_A_10^q0~32_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~784\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~33\
 out2=dummy_implicit_memory_output~353

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~33 matrix_multiplication.ram+matrix_A_10^q0~33_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~785\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~34\
 out2=dummy_implicit_memory_output~354

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~34 matrix_multiplication.ram+matrix_A_10^q0~34_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~786\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~35\
 out2=dummy_implicit_memory_output~355

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~35 matrix_multiplication.ram+matrix_A_10^q0~35_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~787\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~36\
 out2=dummy_implicit_memory_output~356

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~36 matrix_multiplication.ram+matrix_A_10^q0~36_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~788\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~37\
 out2=dummy_implicit_memory_output~357

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~37 matrix_multiplication.ram+matrix_A_10^q0~37_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~789\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~38\
 out2=dummy_implicit_memory_output~358

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~38 matrix_multiplication.ram+matrix_A_10^q0~38_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~790\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~39\
 out2=dummy_implicit_memory_output~359

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~39 matrix_multiplication.ram+matrix_A_10^q0~39_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~791\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~40\
 out2=dummy_implicit_memory_output~360

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~40 matrix_multiplication.ram+matrix_A_10^q0~40_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~792\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~41\
 out2=dummy_implicit_memory_output~361

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~41 matrix_multiplication.ram+matrix_A_10^q0~41_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~793\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~42\
 out2=dummy_implicit_memory_output~362

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~42 matrix_multiplication.ram+matrix_A_10^q0~42_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~794\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~43\
 out2=dummy_implicit_memory_output~363

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~43 matrix_multiplication.ram+matrix_A_10^q0~43_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~795\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~44\
 out2=dummy_implicit_memory_output~364

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~44 matrix_multiplication.ram+matrix_A_10^q0~44_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~796\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~45\
 out2=dummy_implicit_memory_output~365

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~45 matrix_multiplication.ram+matrix_A_10^q0~45_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~797\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~46\
 out2=dummy_implicit_memory_output~366

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~46 matrix_multiplication.ram+matrix_A_10^q0~46_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~798\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~47\
 out2=dummy_implicit_memory_output~367

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~47 matrix_multiplication.ram+matrix_A_10^q0~47_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~799\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~48\
 out2=dummy_implicit_memory_output~368

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~48 matrix_multiplication.ram+matrix_A_10^q0~48_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~800\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~49\
 out2=dummy_implicit_memory_output~369

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~49 matrix_multiplication.ram+matrix_A_10^q0~49_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~801\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~50\
 out2=dummy_implicit_memory_output~370

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~50 matrix_multiplication.ram+matrix_A_10^q0~50_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~802\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~51\
 out2=dummy_implicit_memory_output~371

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~51 matrix_multiplication.ram+matrix_A_10^q0~51_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~803\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~52\
 out2=dummy_implicit_memory_output~372

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~52 matrix_multiplication.ram+matrix_A_10^q0~52_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~804\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~53\
 out2=dummy_implicit_memory_output~373

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~53 matrix_multiplication.ram+matrix_A_10^q0~53_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~805\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~54\
 out2=dummy_implicit_memory_output~374

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~54 matrix_multiplication.ram+matrix_A_10^q0~54_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~806\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~55\
 out2=dummy_implicit_memory_output~375

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~55 matrix_multiplication.ram+matrix_A_10^q0~55_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~807\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~56\
 out2=dummy_implicit_memory_output~376

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~56 matrix_multiplication.ram+matrix_A_10^q0~56_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~808\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~57\
 out2=dummy_implicit_memory_output~377

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~57 matrix_multiplication.ram+matrix_A_10^q0~57_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~809\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~58\
 out2=dummy_implicit_memory_output~378

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~58 matrix_multiplication.ram+matrix_A_10^q0~58_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~810\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~59\
 out2=dummy_implicit_memory_output~379

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~59 matrix_multiplication.ram+matrix_A_10^q0~59_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~811\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~60\
 out2=dummy_implicit_memory_output~380

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~60 matrix_multiplication.ram+matrix_A_10^q0~60_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~812\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~61\
 out2=dummy_implicit_memory_output~381

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~61 matrix_multiplication.ram+matrix_A_10^q0~61_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~744\
 addr2[1]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745\
 addr2[2]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746\
 addr2[3]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747\
 addr2[4]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748\
 addr2[5]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749\
 addr2[6]=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~813\
 we2=matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~816\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~62\
 out2=dummy_implicit_memory_output~382

.latch ^matrix_multiplication.ram+matrix_A_10.implicit_ram+ram~62 matrix_multiplication.ram+matrix_A_10^q0~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~41^LOGICAL_NOT~42 matrix_multiplication^addr_pi~1 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~1 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~817 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~745
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~41^LOGICAL_NOT~42 matrix_multiplication^addr_pi~2 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~2 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~818 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~746
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~41^LOGICAL_NOT~42 matrix_multiplication^addr_pi~3 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~3 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~819 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~747
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~41^LOGICAL_NOT~42 matrix_multiplication^addr_pi~4 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~4 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~820 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~748
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~41^LOGICAL_NOT~42 matrix_multiplication^addr_pi~5 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~5 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~821 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~749
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~41^LOGICAL_NOT~42 matrix_multiplication^addr_pi~6 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~6 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^MULTI_PORT_MUX~41^MUX_2~822 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~750
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~86^LOGICAL_NOT~87 matrix_multiplication^addr_pi~0 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~823 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~672
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~86^LOGICAL_NOT~87 matrix_multiplication^addr_pi~1 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~824 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~673
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~86^LOGICAL_NOT~87 matrix_multiplication^addr_pi~2 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~825 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~674
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~86^LOGICAL_NOT~87 matrix_multiplication^addr_pi~3 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~826 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~675
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~86^LOGICAL_NOT~87 matrix_multiplication^addr_pi~4 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~827 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~676
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~86^LOGICAL_NOT~87 matrix_multiplication^addr_pi~5 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~828 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~677
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~86^LOGICAL_NOT~87 matrix_multiplication^addr_pi~6 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 matrix_multiplication^MULTI_PORT_MUX~86^MUX_2~829 gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~678
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~32^LOGICAL_NOT~33 matrix_multiplication^addr_pi~0 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~0 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~837\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~0\
 out2=dummy_implicit_memory_output~128

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~0 matrix_multiplication.ram+matrix_A_00^q0~0_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~838\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~1\
 out2=dummy_implicit_memory_output~129

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~1 matrix_multiplication.ram+matrix_A_00^q0~1_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~839\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~2\
 out2=dummy_implicit_memory_output~130

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~2 matrix_multiplication.ram+matrix_A_00^q0~2_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~840\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~3\
 out2=dummy_implicit_memory_output~131

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~3 matrix_multiplication.ram+matrix_A_00^q0~3_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~841\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~4\
 out2=dummy_implicit_memory_output~132

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~4 matrix_multiplication.ram+matrix_A_00^q0~4_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~842\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~5\
 out2=dummy_implicit_memory_output~133

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~5 matrix_multiplication.ram+matrix_A_00^q0~5_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~843\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~6\
 out2=dummy_implicit_memory_output~134

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~6 matrix_multiplication.ram+matrix_A_00^q0~6_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~844\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~7\
 out2=dummy_implicit_memory_output~135

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~7 matrix_multiplication.ram+matrix_A_00^q0~7_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~845\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~8\
 out2=dummy_implicit_memory_output~136

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~8 matrix_multiplication.ram+matrix_A_00^q0~8_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~846\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~9\
 out2=dummy_implicit_memory_output~137

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~9 matrix_multiplication.ram+matrix_A_00^q0~9_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~847\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~10\
 out2=dummy_implicit_memory_output~138

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~10 matrix_multiplication.ram+matrix_A_00^q0~10_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~848\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~11\
 out2=dummy_implicit_memory_output~139

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~11 matrix_multiplication.ram+matrix_A_00^q0~11_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~849\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~12\
 out2=dummy_implicit_memory_output~140

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~12 matrix_multiplication.ram+matrix_A_00^q0~12_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~850\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~13\
 out2=dummy_implicit_memory_output~141

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~13 matrix_multiplication.ram+matrix_A_00^q0~13_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~851\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~14\
 out2=dummy_implicit_memory_output~142

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~14 matrix_multiplication.ram+matrix_A_00^q0~14_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~852\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~15\
 out2=dummy_implicit_memory_output~143

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~15 matrix_multiplication.ram+matrix_A_00^q0~15_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~853\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~16\
 out2=dummy_implicit_memory_output~144

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~16 matrix_multiplication.ram+matrix_A_00^q0~16_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~854\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~17\
 out2=dummy_implicit_memory_output~145

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~17 matrix_multiplication.ram+matrix_A_00^q0~17_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~855\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~18\
 out2=dummy_implicit_memory_output~146

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~18 matrix_multiplication.ram+matrix_A_00^q0~18_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~856\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~19\
 out2=dummy_implicit_memory_output~147

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~19 matrix_multiplication.ram+matrix_A_00^q0~19_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~857\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~20\
 out2=dummy_implicit_memory_output~148

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~20 matrix_multiplication.ram+matrix_A_00^q0~20_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~858\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~21\
 out2=dummy_implicit_memory_output~149

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~21 matrix_multiplication.ram+matrix_A_00^q0~21_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~859\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~22\
 out2=dummy_implicit_memory_output~150

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~22 matrix_multiplication.ram+matrix_A_00^q0~22_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~860\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~23\
 out2=dummy_implicit_memory_output~151

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~23 matrix_multiplication.ram+matrix_A_00^q0~23_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~861\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~24\
 out2=dummy_implicit_memory_output~152

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~24 matrix_multiplication.ram+matrix_A_00^q0~24_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~862\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~25\
 out2=dummy_implicit_memory_output~153

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~25 matrix_multiplication.ram+matrix_A_00^q0~25_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~863\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~26\
 out2=dummy_implicit_memory_output~154

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~26 matrix_multiplication.ram+matrix_A_00^q0~26_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~864\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~27\
 out2=dummy_implicit_memory_output~155

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~27 matrix_multiplication.ram+matrix_A_00^q0~27_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~865\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~28\
 out2=dummy_implicit_memory_output~156

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~28 matrix_multiplication.ram+matrix_A_00^q0~28_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~866\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~29\
 out2=dummy_implicit_memory_output~157

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~29 matrix_multiplication.ram+matrix_A_00^q0~29_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~867\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~30\
 out2=dummy_implicit_memory_output~158

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~30 matrix_multiplication.ram+matrix_A_00^q0~30_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~868\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~31\
 out2=dummy_implicit_memory_output~159

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~31 matrix_multiplication.ram+matrix_A_00^q0~31_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~869\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~32\
 out2=dummy_implicit_memory_output~160

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~32 matrix_multiplication.ram+matrix_A_00^q0~32_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~870\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~33\
 out2=dummy_implicit_memory_output~161

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~33 matrix_multiplication.ram+matrix_A_00^q0~33_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~871\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~34\
 out2=dummy_implicit_memory_output~162

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~34 matrix_multiplication.ram+matrix_A_00^q0~34_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~872\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~35\
 out2=dummy_implicit_memory_output~163

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~35 matrix_multiplication.ram+matrix_A_00^q0~35_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~873\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~36\
 out2=dummy_implicit_memory_output~164

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~36 matrix_multiplication.ram+matrix_A_00^q0~36_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~874\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~37\
 out2=dummy_implicit_memory_output~165

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~37 matrix_multiplication.ram+matrix_A_00^q0~37_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~875\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~38\
 out2=dummy_implicit_memory_output~166

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~38 matrix_multiplication.ram+matrix_A_00^q0~38_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~876\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~39\
 out2=dummy_implicit_memory_output~167

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~39 matrix_multiplication.ram+matrix_A_00^q0~39_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~877\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~40\
 out2=dummy_implicit_memory_output~168

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~40 matrix_multiplication.ram+matrix_A_00^q0~40_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~878\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~41\
 out2=dummy_implicit_memory_output~169

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~41 matrix_multiplication.ram+matrix_A_00^q0~41_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~879\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~42\
 out2=dummy_implicit_memory_output~170

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~42 matrix_multiplication.ram+matrix_A_00^q0~42_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~880\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~43\
 out2=dummy_implicit_memory_output~171

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~43 matrix_multiplication.ram+matrix_A_00^q0~43_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~881\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~44\
 out2=dummy_implicit_memory_output~172

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~44 matrix_multiplication.ram+matrix_A_00^q0~44_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~882\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~45\
 out2=dummy_implicit_memory_output~173

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~45 matrix_multiplication.ram+matrix_A_00^q0~45_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~883\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~46\
 out2=dummy_implicit_memory_output~174

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~46 matrix_multiplication.ram+matrix_A_00^q0~46_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~884\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~47\
 out2=dummy_implicit_memory_output~175

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~47 matrix_multiplication.ram+matrix_A_00^q0~47_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~885\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~48\
 out2=dummy_implicit_memory_output~176

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~48 matrix_multiplication.ram+matrix_A_00^q0~48_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~886\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~49\
 out2=dummy_implicit_memory_output~177

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~49 matrix_multiplication.ram+matrix_A_00^q0~49_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~887\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~50\
 out2=dummy_implicit_memory_output~178

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~50 matrix_multiplication.ram+matrix_A_00^q0~50_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~888\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~51\
 out2=dummy_implicit_memory_output~179

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~51 matrix_multiplication.ram+matrix_A_00^q0~51_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~889\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~52\
 out2=dummy_implicit_memory_output~180

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~52 matrix_multiplication.ram+matrix_A_00^q0~52_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~890\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~53\
 out2=dummy_implicit_memory_output~181

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~53 matrix_multiplication.ram+matrix_A_00^q0~53_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~891\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~54\
 out2=dummy_implicit_memory_output~182

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~54 matrix_multiplication.ram+matrix_A_00^q0~54_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~892\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~55\
 out2=dummy_implicit_memory_output~183

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~55 matrix_multiplication.ram+matrix_A_00^q0~55_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~893\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~56\
 out2=dummy_implicit_memory_output~184

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~56 matrix_multiplication.ram+matrix_A_00^q0~56_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~894\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~57\
 out2=dummy_implicit_memory_output~185

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~57 matrix_multiplication.ram+matrix_A_00^q0~57_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~895\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~58\
 out2=dummy_implicit_memory_output~186

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~58 matrix_multiplication.ram+matrix_A_00^q0~58_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~896\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~59\
 out2=dummy_implicit_memory_output~187

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~59 matrix_multiplication.ram+matrix_A_00^q0~59_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~897\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~60\
 out2=dummy_implicit_memory_output~188

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~60 matrix_multiplication.ram+matrix_A_00^q0~60_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~898\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~61\
 out2=dummy_implicit_memory_output~189

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~61 matrix_multiplication.ram+matrix_A_00^q0~61_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~830\
 addr2[1]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831\
 addr2[2]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832\
 addr2[3]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833\
 addr2[4]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834\
 addr2[5]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835\
 addr2[6]=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~899\
 we2=matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~902\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~62\
 out2=dummy_implicit_memory_output~190

.latch ^matrix_multiplication.ram+matrix_A_00.implicit_ram+ram~62 matrix_multiplication.ram+matrix_A_00^q0~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~32^LOGICAL_NOT~33 matrix_multiplication^addr_pi~1 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~1 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~903 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~831
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~32^LOGICAL_NOT~33 matrix_multiplication^addr_pi~2 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~2 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~904 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~832
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~32^LOGICAL_NOT~33 matrix_multiplication^addr_pi~3 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~3 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~905 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~833
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~32^LOGICAL_NOT~33 matrix_multiplication^addr_pi~4 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~4 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~906 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~834
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~32^LOGICAL_NOT~33 matrix_multiplication^addr_pi~5 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~5 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~907 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~835
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~32^LOGICAL_NOT~33 matrix_multiplication^addr_pi~6 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~6 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^MULTI_PORT_MUX~32^MUX_2~908 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~836
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 matrix_multiplication^addr_pi~0 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~0 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909
1-1- 1
-1-1 1


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~979\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~63\
 out2=dummy_implicit_memory_output~319

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~63 matrix_multiplication.ram+matrix_B_00^q0~63_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~916\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~0\
 out2=dummy_implicit_memory_output~256

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~0 matrix_multiplication.ram+matrix_B_00^q0~0_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~917\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~1\
 out2=dummy_implicit_memory_output~257

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~1 matrix_multiplication.ram+matrix_B_00^q0~1_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~918\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~2\
 out2=dummy_implicit_memory_output~258

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~2 matrix_multiplication.ram+matrix_B_00^q0~2_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~919\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~3\
 out2=dummy_implicit_memory_output~259

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~3 matrix_multiplication.ram+matrix_B_00^q0~3_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~920\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~4\
 out2=dummy_implicit_memory_output~260

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~4 matrix_multiplication.ram+matrix_B_00^q0~4_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~921\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~5\
 out2=dummy_implicit_memory_output~261

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~5 matrix_multiplication.ram+matrix_B_00^q0~5_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~922\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~6\
 out2=dummy_implicit_memory_output~262

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~6 matrix_multiplication.ram+matrix_B_00^q0~6_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~923\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~7\
 out2=dummy_implicit_memory_output~263

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~7 matrix_multiplication.ram+matrix_B_00^q0~7_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~924\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~8\
 out2=dummy_implicit_memory_output~264

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~8 matrix_multiplication.ram+matrix_B_00^q0~8_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~925\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~9\
 out2=dummy_implicit_memory_output~265

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~9 matrix_multiplication.ram+matrix_B_00^q0~9_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~926\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~10\
 out2=dummy_implicit_memory_output~266

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~10 matrix_multiplication.ram+matrix_B_00^q0~10_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~927\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~11\
 out2=dummy_implicit_memory_output~267

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~11 matrix_multiplication.ram+matrix_B_00^q0~11_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~928\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~12\
 out2=dummy_implicit_memory_output~268

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~12 matrix_multiplication.ram+matrix_B_00^q0~12_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~929\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~13\
 out2=dummy_implicit_memory_output~269

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~13 matrix_multiplication.ram+matrix_B_00^q0~13_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~930\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~14\
 out2=dummy_implicit_memory_output~270

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~14 matrix_multiplication.ram+matrix_B_00^q0~14_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~931\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~15\
 out2=dummy_implicit_memory_output~271

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~15 matrix_multiplication.ram+matrix_B_00^q0~15_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~932\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~16\
 out2=dummy_implicit_memory_output~272

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~16 matrix_multiplication.ram+matrix_B_00^q0~16_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~933\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~17\
 out2=dummy_implicit_memory_output~273

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~17 matrix_multiplication.ram+matrix_B_00^q0~17_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~934\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~18\
 out2=dummy_implicit_memory_output~274

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~18 matrix_multiplication.ram+matrix_B_00^q0~18_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~935\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~19\
 out2=dummy_implicit_memory_output~275

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~19 matrix_multiplication.ram+matrix_B_00^q0~19_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~936\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~20\
 out2=dummy_implicit_memory_output~276

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~20 matrix_multiplication.ram+matrix_B_00^q0~20_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~937\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~21\
 out2=dummy_implicit_memory_output~277

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~21 matrix_multiplication.ram+matrix_B_00^q0~21_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~938\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~22\
 out2=dummy_implicit_memory_output~278

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~22 matrix_multiplication.ram+matrix_B_00^q0~22_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~939\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~23\
 out2=dummy_implicit_memory_output~279

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~23 matrix_multiplication.ram+matrix_B_00^q0~23_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~940\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~24\
 out2=dummy_implicit_memory_output~280

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~24 matrix_multiplication.ram+matrix_B_00^q0~24_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~941\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~25\
 out2=dummy_implicit_memory_output~281

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~25 matrix_multiplication.ram+matrix_B_00^q0~25_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~942\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~26\
 out2=dummy_implicit_memory_output~282

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~26 matrix_multiplication.ram+matrix_B_00^q0~26_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~943\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~27\
 out2=dummy_implicit_memory_output~283

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~27 matrix_multiplication.ram+matrix_B_00^q0~27_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~944\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~28\
 out2=dummy_implicit_memory_output~284

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~28 matrix_multiplication.ram+matrix_B_00^q0~28_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~945\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~29\
 out2=dummy_implicit_memory_output~285

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~29 matrix_multiplication.ram+matrix_B_00^q0~29_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~946\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~30\
 out2=dummy_implicit_memory_output~286

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~30 matrix_multiplication.ram+matrix_B_00^q0~30_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~947\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~31\
 out2=dummy_implicit_memory_output~287

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~31 matrix_multiplication.ram+matrix_B_00^q0~31_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~948\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~32\
 out2=dummy_implicit_memory_output~288

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~32 matrix_multiplication.ram+matrix_B_00^q0~32_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~949\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~33\
 out2=dummy_implicit_memory_output~289

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~33 matrix_multiplication.ram+matrix_B_00^q0~33_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~950\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~34\
 out2=dummy_implicit_memory_output~290

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~34 matrix_multiplication.ram+matrix_B_00^q0~34_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~951\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~35\
 out2=dummy_implicit_memory_output~291

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~35 matrix_multiplication.ram+matrix_B_00^q0~35_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~952\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~36\
 out2=dummy_implicit_memory_output~292

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~36 matrix_multiplication.ram+matrix_B_00^q0~36_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~953\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~37\
 out2=dummy_implicit_memory_output~293

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~37 matrix_multiplication.ram+matrix_B_00^q0~37_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~954\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~38\
 out2=dummy_implicit_memory_output~294

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~38 matrix_multiplication.ram+matrix_B_00^q0~38_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~955\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~39\
 out2=dummy_implicit_memory_output~295

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~39 matrix_multiplication.ram+matrix_B_00^q0~39_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~956\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~40\
 out2=dummy_implicit_memory_output~296

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~40 matrix_multiplication.ram+matrix_B_00^q0~40_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~957\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~41\
 out2=dummy_implicit_memory_output~297

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~41 matrix_multiplication.ram+matrix_B_00^q0~41_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~958\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~42\
 out2=dummy_implicit_memory_output~298

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~42 matrix_multiplication.ram+matrix_B_00^q0~42_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~959\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~43\
 out2=dummy_implicit_memory_output~299

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~43 matrix_multiplication.ram+matrix_B_00^q0~43_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~960\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~44\
 out2=dummy_implicit_memory_output~300

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~44 matrix_multiplication.ram+matrix_B_00^q0~44_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~961\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~45\
 out2=dummy_implicit_memory_output~301

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~45 matrix_multiplication.ram+matrix_B_00^q0~45_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~962\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~46\
 out2=dummy_implicit_memory_output~302

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~46 matrix_multiplication.ram+matrix_B_00^q0~46_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~963\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~47\
 out2=dummy_implicit_memory_output~303

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~47 matrix_multiplication.ram+matrix_B_00^q0~47_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~964\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~48\
 out2=dummy_implicit_memory_output~304

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~48 matrix_multiplication.ram+matrix_B_00^q0~48_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~965\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~49\
 out2=dummy_implicit_memory_output~305

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~49 matrix_multiplication.ram+matrix_B_00^q0~49_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~966\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~50\
 out2=dummy_implicit_memory_output~306

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~50 matrix_multiplication.ram+matrix_B_00^q0~50_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~967\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~51\
 out2=dummy_implicit_memory_output~307

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~51 matrix_multiplication.ram+matrix_B_00^q0~51_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~968\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~52\
 out2=dummy_implicit_memory_output~308

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~52 matrix_multiplication.ram+matrix_B_00^q0~52_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~969\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~53\
 out2=dummy_implicit_memory_output~309

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~53 matrix_multiplication.ram+matrix_B_00^q0~53_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~970\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~54\
 out2=dummy_implicit_memory_output~310

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~54 matrix_multiplication.ram+matrix_B_00^q0~54_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~971\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~55\
 out2=dummy_implicit_memory_output~311

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~55 matrix_multiplication.ram+matrix_B_00^q0~55_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~972\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~56\
 out2=dummy_implicit_memory_output~312

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~56 matrix_multiplication.ram+matrix_B_00^q0~56_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~973\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~57\
 out2=dummy_implicit_memory_output~313

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~57 matrix_multiplication.ram+matrix_B_00^q0~57_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~974\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~58\
 out2=dummy_implicit_memory_output~314

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~58 matrix_multiplication.ram+matrix_B_00^q0~58_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~975\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~59\
 out2=dummy_implicit_memory_output~315

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~59 matrix_multiplication.ram+matrix_B_00^q0~59_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~976\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~60\
 out2=dummy_implicit_memory_output~316

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~60 matrix_multiplication.ram+matrix_B_00^q0~60_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~977\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~61\
 out2=dummy_implicit_memory_output~317

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~61 matrix_multiplication.ram+matrix_B_00^q0~61_FF_NODE re matrix_multiplication^clk 0


.subckt dual_port_ram\
 addr2[0]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~909\
 addr2[1]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910\
 addr2[2]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911\
 addr2[3]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912\
 addr2[4]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913\
 addr2[5]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914\
 addr2[6]=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915\
 addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn addr2[10]=unconn\
 addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn addr2[14]=unconn\
 data2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~978\
 we2=matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980\
 addr1[0]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~981\
 addr1[1]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982\
 addr1[2]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983\
 addr1[3]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984\
 addr1[4]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985\
 addr1[5]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986\
 addr1[6]=matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 clk=matrix_multiplication^clk data1=gnd we1=gnd\
 out1=^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~62\
 out2=dummy_implicit_memory_output~318

.latch ^matrix_multiplication.ram+matrix_B_00.implicit_ram+ram~62 matrix_multiplication.ram+matrix_B_00^q0~62_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 matrix_multiplication^addr_pi~1 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~1 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~982 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~910
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 matrix_multiplication^addr_pi~2 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~2 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~983 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~911
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 matrix_multiplication^addr_pi~3 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~3 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~984 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~912
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 matrix_multiplication^addr_pi~4 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~4 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~985 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~913
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 matrix_multiplication^addr_pi~5 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~5 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~986 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~914
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51 matrix_multiplication^addr_pi~6 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~6 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^MULTI_PORT_MUX~50^MUX_2~987 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~915
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 matrix_multiplication^addr_pi~0 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~988 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~363
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 matrix_multiplication^addr_pi~1 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~989 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~364
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 matrix_multiplication^addr_pi~2 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~990 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~365
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 matrix_multiplication^addr_pi~3 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~991 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~366
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 matrix_multiplication^addr_pi~4 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~992 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~367
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 matrix_multiplication^addr_pi~5 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~993 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~368
1-1- 1
-1-1 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 matrix_multiplication^addr_pi~6 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~994 gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~369
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~0 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~837
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~1 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~838
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~2 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~839
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~3 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~840
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~4 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~841
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~5 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~842
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~6 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~843
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~7 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~844
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~8 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~845
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~9 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~846
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~10 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~847
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~11 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~848
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~12 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~849
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~13 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~850
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~14 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~851
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~15 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~852
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~16 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~853
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~17 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~854
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~18 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~855
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~19 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~856
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~20 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~857
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~21 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~858
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~22 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~859
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~23 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~860
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~24 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~861
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~25 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~862
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~26 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~863
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~27 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~864
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~28 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~865
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~29 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~866
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~30 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~867
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~31 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~868
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~32 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~869
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~33 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~870
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~34 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~871
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~35 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~872
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~36 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~873
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~37 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~874
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~38 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~875
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~39 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~876
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~40 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~877
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~41 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~878
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~42 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~879
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~43 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~880
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~44 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~881
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~45 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~882
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~46 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~883
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~47 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~884
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~48 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~885
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~49 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~886
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~50 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~887
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~51 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~888
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~52 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~889
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~53 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~890
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~54 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~891
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~55 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~892
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~56 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~893
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~57 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~894
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~58 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~895
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~59 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~896
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~60 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~897
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~61 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~898
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~62 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~899
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 matrix_multiplication^data_pi~63 gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~900
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2 vcc gnd matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^MUX_2~901
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~0 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~751
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~1 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~752
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~2 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~753
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~3 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~754
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~4 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~755
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~5 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~756
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~6 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~757
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~7 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~758
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~8 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~759
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~9 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~760
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~10 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~761
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~11 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~762
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~12 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~763
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~13 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~764
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~14 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~765
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~15 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~766
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~16 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~767
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~17 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~768
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~18 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~769
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~19 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~770
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~20 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~771
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~21 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~772
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~22 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~773
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~23 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~774
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~24 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~775
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~25 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~776
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~26 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~777
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~27 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~778
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~28 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~779
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~29 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~780
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~30 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~781
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~31 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~782
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~32 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~783
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~33 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~784
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~34 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~785
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~35 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~786
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~36 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~787
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~37 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~788
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~38 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~789
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~39 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~790
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~40 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~791
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~41 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~792
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~42 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~793
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~43 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~794
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~44 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~795
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~45 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~796
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~46 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~797
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~47 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~798
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~48 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~799
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~49 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~800
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~50 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~801
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~51 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~802
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~52 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~803
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~53 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~804
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~54 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~805
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~55 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~806
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~56 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~807
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~57 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~808
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~58 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~809
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~59 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~810
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~60 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~811
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~61 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~812
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~62 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~813
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 matrix_multiplication^data_pi~63 gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~814
1-1- 1
-1-1 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5 vcc gnd matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^MUX_2~815
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~0 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~916
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~1 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~917
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~2 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~918
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~3 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~919
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~4 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~920
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~5 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~921
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~6 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~922
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~7 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~923
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~8 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~924
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~9 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~925
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~10 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~926
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~11 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~927
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~12 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~928
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~13 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~929
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~14 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~930
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~15 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~931
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~16 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~932
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~17 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~933
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~18 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~934
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~19 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~935
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~20 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~936
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~21 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~937
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~22 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~938
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~23 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~939
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~24 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~940
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~25 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~941
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~26 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~942
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~27 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~943
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~28 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~944
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~29 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~945
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~30 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~946
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~31 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~947
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~32 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~948
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~33 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~949
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~34 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~950
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~35 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~951
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~36 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~952
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~37 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~953
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~38 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~954
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~39 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~955
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~40 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~956
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~41 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~957
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~42 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~958
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~43 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~959
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~44 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~960
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~45 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~961
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~46 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~962
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~47 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~963
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~48 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~964
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~49 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~965
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~50 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~966
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~51 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~967
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~52 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~968
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~53 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~969
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~54 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~970
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~55 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~971
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~56 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~972
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~57 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~973
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~58 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~974
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~59 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~975
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~60 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~976
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~61 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~977
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~62 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~978
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 matrix_multiplication^data_pi~63 gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~979
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8 vcc gnd matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^MUX_2~980
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~0 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~593
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~1 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~594
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~2 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~595
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~3 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~596
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~4 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~597
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~5 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~598
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~6 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~599
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~7 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~600
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~8 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~601
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~9 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~602
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~10 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~603
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~11 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~604
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~12 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~605
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~13 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~606
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~14 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~607
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~15 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~608
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~16 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~609
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~17 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~610
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~18 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~611
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~19 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~612
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~20 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~613
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~21 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~614
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~22 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~615
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~23 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~616
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~24 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~617
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~25 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~618
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~26 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~619
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~27 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~620
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~28 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~621
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~29 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~622
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~30 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~623
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~31 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~624
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~32 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~625
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~33 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~626
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~34 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~627
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~35 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~628
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~36 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~629
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~37 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~630
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~38 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~631
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~39 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~632
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~40 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~633
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~41 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~634
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~42 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~635
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~43 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~636
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~44 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~637
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~45 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~638
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~46 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~639
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~47 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~640
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~48 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~641
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~49 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~642
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~50 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~643
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~51 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~644
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~52 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~645
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~53 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~646
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~54 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~647
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~55 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~648
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~56 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~649
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~57 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~650
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~58 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~651
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~59 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~652
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~60 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~653
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~61 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~654
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~62 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~655
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 matrix_multiplication^data_pi~63 gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~656
1-1- 1
-1-1 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11 vcc gnd matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^MUX_2~657
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14 vcc gnd matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^MUX_2~434
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17 vcc gnd matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^MUX_2~506
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20 vcc gnd matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^MUX_2~743
1-1- 1
-1-1 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23 vcc gnd matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^MUX_2~578
1-1- 1
-1-1 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~32^LOGICAL_NOT~33
0 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~41^LOGICAL_NOT~42
0 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~50^LOGICAL_NOT~51
0 1

.names matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~77^LOGICAL_NOT~78
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~86^LOGICAL_NOT~87
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~95^LOGICAL_NOT~96
0 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_00^MULTI_PORT_MUX~1^LOGICAL_NOT~2
0 1

.names matrix_multiplication^we_a matrix_multiplication.ram+matrix_A_10^MULTI_PORT_MUX~4^LOGICAL_NOT~5
0 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_00^MULTI_PORT_MUX~7^LOGICAL_NOT~8
0 1

.names matrix_multiplication^we_b matrix_multiplication.ram+matrix_B_01^MULTI_PORT_MUX~10^LOGICAL_NOT~11
0 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_00^MULTI_PORT_MUX~13^LOGICAL_NOT~14
0 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_01^MULTI_PORT_MUX~16^LOGICAL_NOT~17
0 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_10^MULTI_PORT_MUX~19^LOGICAL_NOT~20
0 1

.names matrix_multiplication^we_c matrix_multiplication.ram+matrix_c_11^MULTI_PORT_MUX~22^LOGICAL_NOT~23
0 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~171 matrix_multiplication^data_from_out_mat~0
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~172 matrix_multiplication^data_from_out_mat~1
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~173 matrix_multiplication^data_from_out_mat~2
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~174 matrix_multiplication^data_from_out_mat~3
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~175 matrix_multiplication^data_from_out_mat~4
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~176 matrix_multiplication^data_from_out_mat~5
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~177 matrix_multiplication^data_from_out_mat~6
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~178 matrix_multiplication^data_from_out_mat~7
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~179 matrix_multiplication^data_from_out_mat~8
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~180 matrix_multiplication^data_from_out_mat~9
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~181 matrix_multiplication^data_from_out_mat~10
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~182 matrix_multiplication^data_from_out_mat~11
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~183 matrix_multiplication^data_from_out_mat~12
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~184 matrix_multiplication^data_from_out_mat~13
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~185 matrix_multiplication^data_from_out_mat~14
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~186 matrix_multiplication^data_from_out_mat~15
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~187 matrix_multiplication^data_from_out_mat~16
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~188 matrix_multiplication^data_from_out_mat~17
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~189 matrix_multiplication^data_from_out_mat~18
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~190 matrix_multiplication^data_from_out_mat~19
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~191 matrix_multiplication^data_from_out_mat~20
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~192 matrix_multiplication^data_from_out_mat~21
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~193 matrix_multiplication^data_from_out_mat~22
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~194 matrix_multiplication^data_from_out_mat~23
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~195 matrix_multiplication^data_from_out_mat~24
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~196 matrix_multiplication^data_from_out_mat~25
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~197 matrix_multiplication^data_from_out_mat~26
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~198 matrix_multiplication^data_from_out_mat~27
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~199 matrix_multiplication^data_from_out_mat~28
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~200 matrix_multiplication^data_from_out_mat~29
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~201 matrix_multiplication^data_from_out_mat~30
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~202 matrix_multiplication^data_from_out_mat~31
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~203 matrix_multiplication^data_from_out_mat~32
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~204 matrix_multiplication^data_from_out_mat~33
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~205 matrix_multiplication^data_from_out_mat~34
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~206 matrix_multiplication^data_from_out_mat~35
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~207 matrix_multiplication^data_from_out_mat~36
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~208 matrix_multiplication^data_from_out_mat~37
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~209 matrix_multiplication^data_from_out_mat~38
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~210 matrix_multiplication^data_from_out_mat~39
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~211 matrix_multiplication^data_from_out_mat~40
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~212 matrix_multiplication^data_from_out_mat~41
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~213 matrix_multiplication^data_from_out_mat~42
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~214 matrix_multiplication^data_from_out_mat~43
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~215 matrix_multiplication^data_from_out_mat~44
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~216 matrix_multiplication^data_from_out_mat~45
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~217 matrix_multiplication^data_from_out_mat~46
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~218 matrix_multiplication^data_from_out_mat~47
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~219 matrix_multiplication^data_from_out_mat~48
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~220 matrix_multiplication^data_from_out_mat~49
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~221 matrix_multiplication^data_from_out_mat~50
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~222 matrix_multiplication^data_from_out_mat~51
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~223 matrix_multiplication^data_from_out_mat~52
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~224 matrix_multiplication^data_from_out_mat~53
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~225 matrix_multiplication^data_from_out_mat~54
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~226 matrix_multiplication^data_from_out_mat~55
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~227 matrix_multiplication^data_from_out_mat~56
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~228 matrix_multiplication^data_from_out_mat~57
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~229 matrix_multiplication^data_from_out_mat~58
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~230 matrix_multiplication^data_from_out_mat~59
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~231 matrix_multiplication^data_from_out_mat~60
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~232 matrix_multiplication^data_from_out_mat~61
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~233 matrix_multiplication^data_from_out_mat~62
1 1

.names matrix_multiplication^BITWISE_OR~106^LOGICAL_OR~234 matrix_multiplication^data_from_out_mat~63
1 1

.names matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic^BUF_NODE~27 matrix_multiplication^done_mat_mul
1 1

.end


.model dual_port_ram
.inputs clk data2 data1 addr2[0] addr2[1] addr2[2] addr2[3] addr2[4] \
 addr2[5] addr2[6] addr2[7] addr2[8] addr2[9] addr2[10] addr2[11] \
 addr2[12] addr2[13] addr2[14] addr1[0] addr1[1] addr1[2] addr1[3] \
 addr1[4] addr1[5] addr1[6] addr1[7] addr1[8] addr1[9] addr1[10] \
 addr1[11] addr1[12] addr1[13] addr1[14] we2 we1
.outputs out2 out1
.blackbox
.end


.model matmul_4x4_systolic
.inputs b_data_in[0] b_data_in[1] b_data_in[2] b_data_in[3] b_data_in[4] \
 b_data_in[5] b_data_in[6] b_data_in[7] b_data_in[8] b_data_in[9] \
 b_data_in[10] b_data_in[11] b_data_in[12] b_data_in[13] b_data_in[14] \
 b_data_in[15] b_data_in[16] b_data_in[17] b_data_in[18] b_data_in[19] \
 b_data_in[20] b_data_in[21] b_data_in[22] b_data_in[23] b_data_in[24] \
 b_data_in[25] b_data_in[26] b_data_in[27] b_data_in[28] b_data_in[29] \
 b_data_in[30] b_data_in[31] b_data_in[32] b_data_in[33] b_data_in[34] \
 b_data_in[35] b_data_in[36] b_data_in[37] b_data_in[38] b_data_in[39] \
 b_data_in[40] b_data_in[41] b_data_in[42] b_data_in[43] b_data_in[44] \
 b_data_in[45] b_data_in[46] b_data_in[47] b_data_in[48] b_data_in[49] \
 b_data_in[50] b_data_in[51] b_data_in[52] b_data_in[53] b_data_in[54] \
 b_data_in[55] b_data_in[56] b_data_in[57] b_data_in[58] b_data_in[59] \
 b_data_in[60] b_data_in[61] b_data_in[62] b_data_in[63] a_data_in[0] \
 a_data_in[1] a_data_in[2] a_data_in[3] a_data_in[4] a_data_in[5] \
 a_data_in[6] a_data_in[7] a_data_in[8] a_data_in[9] a_data_in[10] \
 a_data_in[11] a_data_in[12] a_data_in[13] a_data_in[14] a_data_in[15] \
 a_data_in[16] a_data_in[17] a_data_in[18] a_data_in[19] a_data_in[20] \
 a_data_in[21] a_data_in[22] a_data_in[23] a_data_in[24] a_data_in[25] \
 a_data_in[26] a_data_in[27] a_data_in[28] a_data_in[29] a_data_in[30] \
 a_data_in[31] a_data_in[32] a_data_in[33] a_data_in[34] a_data_in[35] \
 a_data_in[36] a_data_in[37] a_data_in[38] a_data_in[39] a_data_in[40] \
 a_data_in[41] a_data_in[42] a_data_in[43] a_data_in[44] a_data_in[45] \
 a_data_in[46] a_data_in[47] a_data_in[48] a_data_in[49] a_data_in[50] \
 a_data_in[51] a_data_in[52] a_data_in[53] a_data_in[54] a_data_in[55] \
 a_data_in[56] a_data_in[57] a_data_in[58] a_data_in[59] a_data_in[60] \
 a_data_in[61] a_data_in[62] a_data_in[63] b_loc[0] b_loc[1] b_loc[2] \
 b_loc[3] b_loc[4] b_loc[5] b_loc[6] b_loc[7] a_loc[0] a_loc[1] \
 a_loc[2] a_loc[3] a_loc[4] a_loc[5] a_loc[6] a_loc[7] \
 final_mat_mul_size[0] final_mat_mul_size[1] final_mat_mul_size[2] \
 final_mat_mul_size[3] final_mat_mul_size[4] final_mat_mul_size[5] \
 final_mat_mul_size[6] final_mat_mul_size[7] b_data[0] b_data[1] \
 b_data[2] b_data[3] b_data[4] b_data[5] b_data[6] b_data[7] b_data[8] \
 b_data[9] b_data[10] b_data[11] b_data[12] b_data[13] b_data[14] \
 b_data[15] b_data[16] b_data[17] b_data[18] b_data[19] b_data[20] \
 b_data[21] b_data[22] b_data[23] b_data[24] b_data[25] b_data[26] \
 b_data[27] b_data[28] b_data[29] b_data[30] b_data[31] b_data[32] \
 b_data[33] b_data[34] b_data[35] b_data[36] b_data[37] b_data[38] \
 b_data[39] b_data[40] b_data[41] b_data[42] b_data[43] b_data[44] \
 b_data[45] b_data[46] b_data[47] b_data[48] b_data[49] b_data[50] \
 b_data[51] b_data[52] b_data[53] b_data[54] b_data[55] b_data[56] \
 b_data[57] b_data[58] b_data[59] b_data[60] b_data[61] b_data[62] \
 b_data[63] a_data[0] a_data[1] a_data[2] a_data[3] a_data[4] a_data[5] \
 a_data[6] a_data[7] a_data[8] a_data[9] a_data[10] a_data[11] \
 a_data[12] a_data[13] a_data[14] a_data[15] a_data[16] a_data[17] \
 a_data[18] a_data[19] a_data[20] a_data[21] a_data[22] a_data[23] \
 a_data[24] a_data[25] a_data[26] a_data[27] a_data[28] a_data[29] \
 a_data[30] a_data[31] a_data[32] a_data[33] a_data[34] a_data[35] \
 a_data[36] a_data[37] a_data[38] a_data[39] a_data[40] a_data[41] \
 a_data[42] a_data[43] a_data[44] a_data[45] a_data[46] a_data[47] \
 a_data[48] a_data[49] a_data[50] a_data[51] a_data[52] a_data[53] \
 a_data[54] a_data[55] a_data[56] a_data[57] a_data[58] a_data[59] \
 a_data[60] a_data[61] a_data[62] a_data[63] start_mat_mul reset clk
.outputs c_addr[0] c_addr[1] c_addr[2] c_addr[3] c_addr[4] c_addr[5] \
 c_addr[6] b_addr[0] b_addr[1] b_addr[2] b_addr[3] b_addr[4] b_addr[5] \
 b_addr[6] a_addr[0] a_addr[1] a_addr[2] a_addr[3] a_addr[4] a_addr[5] \
 a_addr[6] b_data_out[0] b_data_out[1] b_data_out[2] b_data_out[3] \
 b_data_out[4] b_data_out[5] b_data_out[6] b_data_out[7] b_data_out[8] \
 b_data_out[9] b_data_out[10] b_data_out[11] b_data_out[12] \
 b_data_out[13] b_data_out[14] b_data_out[15] b_data_out[16] \
 b_data_out[17] b_data_out[18] b_data_out[19] b_data_out[20] \
 b_data_out[21] b_data_out[22] b_data_out[23] b_data_out[24] \
 b_data_out[25] b_data_out[26] b_data_out[27] b_data_out[28] \
 b_data_out[29] b_data_out[30] b_data_out[31] b_data_out[32] \
 b_data_out[33] b_data_out[34] b_data_out[35] b_data_out[36] \
 b_data_out[37] b_data_out[38] b_data_out[39] b_data_out[40] \
 b_data_out[41] b_data_out[42] b_data_out[43] b_data_out[44] \
 b_data_out[45] b_data_out[46] b_data_out[47] b_data_out[48] \
 b_data_out[49] b_data_out[50] b_data_out[51] b_data_out[52] \
 b_data_out[53] b_data_out[54] b_data_out[55] b_data_out[56] \
 b_data_out[57] b_data_out[58] b_data_out[59] b_data_out[60] \
 b_data_out[61] b_data_out[62] b_data_out[63] a_data_out[0] a_data_out[1] \
 a_data_out[2] a_data_out[3] a_data_out[4] a_data_out[5] a_data_out[6] \
 a_data_out[7] a_data_out[8] a_data_out[9] a_data_out[10] a_data_out[11] \
 a_data_out[12] a_data_out[13] a_data_out[14] a_data_out[15] \
 a_data_out[16] a_data_out[17] a_data_out[18] a_data_out[19] \
 a_data_out[20] a_data_out[21] a_data_out[22] a_data_out[23] \
 a_data_out[24] a_data_out[25] a_data_out[26] a_data_out[27] \
 a_data_out[28] a_data_out[29] a_data_out[30] a_data_out[31] \
 a_data_out[32] a_data_out[33] a_data_out[34] a_data_out[35] \
 a_data_out[36] a_data_out[37] a_data_out[38] a_data_out[39] \
 a_data_out[40] a_data_out[41] a_data_out[42] a_data_out[43] \
 a_data_out[44] a_data_out[45] a_data_out[46] a_data_out[47] \
 a_data_out[48] a_data_out[49] a_data_out[50] a_data_out[51] \
 a_data_out[52] a_data_out[53] a_data_out[54] a_data_out[55] \
 a_data_out[56] a_data_out[57] a_data_out[58] a_data_out[59] \
 a_data_out[60] a_data_out[61] a_data_out[62] a_data_out[63] c_data[0] \
 c_data[1] c_data[2] c_data[3] c_data[4] c_data[5] c_data[6] c_data[7] \
 c_data[8] c_data[9] c_data[10] c_data[11] c_data[12] c_data[13] \
 c_data[14] c_data[15] c_data[16] c_data[17] c_data[18] c_data[19] \
 c_data[20] c_data[21] c_data[22] c_data[23] c_data[24] c_data[25] \
 c_data[26] c_data[27] c_data[28] c_data[29] c_data[30] c_data[31] \
 c_data[32] c_data[33] c_data[34] c_data[35] c_data[36] c_data[37] \
 c_data[38] c_data[39] c_data[40] c_data[41] c_data[42] c_data[43] \
 c_data[44] c_data[45] c_data[46] c_data[47] c_data[48] c_data[49] \
 c_data[50] c_data[51] c_data[52] c_data[53] c_data[54] c_data[55] \
 c_data[56] c_data[57] c_data[58] c_data[59] c_data[60] c_data[61] \
 c_data[62] c_data[63] done_mat_mul
.blackbox
.end

