INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:44:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.435ns period=6.870ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.435ns period=6.870ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.870ns  (clk rise@6.870ns - clk rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 2.269ns (37.137%)  route 3.841ns (62.863%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.353 - 6.870 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1788, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X21Y82         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y82         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=19, routed)          0.437     1.161    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X20Y83         LUT5 (Prop_lut5_I0_O)        0.043     1.204 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.204    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X20Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.450 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.450    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X20Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.500 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.500    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X20Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.550 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.550    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X20Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.702 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[1]
                         net (fo=4, routed)           0.238     1.940    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_6
    SLICE_X21Y87         LUT3 (Prop_lut3_I0_O)        0.121     2.061 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.419     2.480    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7_n_0
    SLICE_X16Y86         LUT6 (Prop_lut6_I0_O)        0.043     2.523 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2/O
                         net (fo=2, routed)           0.317     2.840    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2_n_0
    SLICE_X17Y86         LUT6 (Prop_lut6_I2_O)        0.043     2.883 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10/O
                         net (fo=7, routed)           0.330     3.213    lsq1/handshake_lsq_lsq1_core/dataReg_reg[23]
    SLICE_X19Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.256 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=10, routed)          0.095     3.352    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X19Y86         LUT6 (Prop_lut6_I0_O)        0.043     3.395 r  lsq1/handshake_lsq_lsq1_core/level4_c1[17]_i_3/O
                         net (fo=50, routed)          0.303     3.698    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X19Y87         LUT3 (Prop_lut3_I1_O)        0.043     3.741 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=4, routed)           0.092     3.833    load1/data_tehb/control/ltOp_carry
    SLICE_X19Y87         LUT6 (Prop_lut6_I4_O)        0.043     3.876 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.261     4.137    addf0/operator/DI[3]
    SLICE_X19Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.321 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.321    addf0/operator/ltOp_carry_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.370 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.370    addf0/operator/ltOp_carry__0_n_0
    SLICE_X19Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.419 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.419    addf0/operator/ltOp_carry__1_n_0
    SLICE_X19Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.468 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.468    addf0/operator/ltOp_carry__2_n_0
    SLICE_X19Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.595 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=75, routed)          0.440     5.034    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X18Y91         LUT2 (Prop_lut2_I0_O)        0.137     5.171 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.171    addf0/operator/p_1_in[0]
    SLICE_X18Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     5.393 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.393    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     5.545 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=7, routed)           0.440     5.985    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[1]
    SLICE_X18Y93         LUT5 (Prop_lut5_I1_O)        0.121     6.106 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.120     6.226    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X18Y93         LUT3 (Prop_lut3_I1_O)        0.043     6.269 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.349     6.618    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X19Y91         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.870     6.870 r  
                                                      0.000     6.870 r  clk (IN)
                         net (fo=1788, unset)         0.483     7.353    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y91         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[21]/C
                         clock pessimism              0.000     7.353    
                         clock uncertainty           -0.035     7.317    
    SLICE_X19Y91         FDRE (Setup_fdre_C_R)       -0.295     7.022    addf0/operator/RightShifterComponent/level4_c1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  0.405    




