{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694032460842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694032460842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  6 17:34:20 2023 " "Processing started: Wed Sep  6 17:34:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694032460842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032460842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032460842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694032461141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694032461141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "modules/uart_tx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/uart_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032468637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032468637 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(58) " "Verilog HDL information at uart_rx.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "modules/uart_rx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/uart_rx.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694032468639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "modules/uart_rx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/uart_rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032468639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032468639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tri_state.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tri_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state " "Found entity 1: tri_state" {  } { { "modules/tri_state.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/tri_state.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032468640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032468640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fpgaimplementation.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/fpgaimplementation.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAImplementation " "Found entity 1: FPGAImplementation" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032468642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032468642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dht11_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dht11_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_communication " "Found entity 1: DHT11_communication" {  } { { "modules/DHT11_communication.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/DHT11_communication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032468643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032468643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "modules/decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032468645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032468645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/conexao_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/conexao_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 conexao_sensor " "Found entity 1: conexao_sensor" {  } { { "modules/conexao_sensor.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/conexao_sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032468646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032468646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dht11_otherimpl.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dht11_otherimpl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_OtherImpl " "Found entity 1: DHT11_OtherImpl" {  } { { "modules/DHT11_OtherImpl.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/DHT11_OtherImpl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694032468647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032468647 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\\*\";  expecting \";\" dht11_ctrl.v(271) " "Verilog HDL syntax error at dht11_ctrl.v(271) near text: \"\\*\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "modules/dht11_ctrl.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/dht11_ctrl.v" 271 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1694032468649 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dht11_ctrl dht11_ctrl.v(1) " "Ignored design unit \"dht11_ctrl\" at dht11_ctrl.v(1) due to previous errors" {  } { { "modules/dht11_ctrl.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/modules/dht11_ctrl.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1694032468649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dht11_ctrl.v 0 0 " "Found 0 design units, including 0 entities, in source file modules/dht11_ctrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032468650 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.map.smsg " "Generated suppressed messages file C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032468668 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694032468735 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep  6 17:34:28 2023 " "Processing ended: Wed Sep  6 17:34:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694032468735 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694032468735 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694032468735 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032468735 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694032469383 ""}
