# 👋 Hi, I'm TEJASWINI  
### 💡 Design Verification & Chip Design Enthusiast | ASIC / SoC / FPGA Engineer  

🚀 Passionate about bridging **Design and Verification** to deliver efficient, high-performance silicon.  
Focused on creating **scalable UVM-based environments**, validating RTL designs, and achieving complete coverage closure.  

🎓 **Master’s in Computer Engineering** – *California State University, Northridge*  
🌱 Currently working on **ASIC block-level verification**, **protocol testbenches**, and **interconnect design validation**.  

---

## 💻 Tech Stack  

### 🧑‍💻 Programming & Verification Languages  
**SystemVerilog** · **Verilog** · **UVM** · **C/C++** · **Python** · **TCL** · **Shell**

### 🏢 Verification & Methodologies  
**ASIC/SoC Functional Verification** · **UVM Testbenches** · **Assertions (SVA)** · **Constrained-Random Testing** · **Functional Coverage** · **RTL Design**

### 🧰 Tools & Simulation  
**Synopsys VCS** · **Verdi** · **Design Compiler** · **Cadence Xcelium** · **SimVision** · **ModelSim** · **QuestaSim** · **MATLAB** · **Linux**  

---

## 🌟 Projects  

### 🔹 **AHB Interconnect UVC Development**  
**Tools & Languages:** SystemVerilog, UVM, Synopsys VCS, Verdi  
- Designed and implemented a **UVM Verification Component (UVC)** for AHB interconnect, including agent, driver, monitor, and scoreboard.  
- Developed **directed and constrained-random sequences** for read/write and burst operations.  
- Collected **functional coverage** and debugged protocol violations using *Verdi*, improving testbench reliability.  

---

### 🔹 **1x3 Router Design** *(Jan 2025 – May 2025)*  
- Designed and implemented a **1x3 router** in Verilog for efficient data routing.  
- Integrated **FSM**, **FIFO buffers**, **synchronizers**, and **registers** to manage data flow.  
- Synthesized RTL using *Synopsys Design Compiler* and validated code quality with *SpyGlass linting*.  

---

### 🔹 **Automated Washing Machine Controller** *(Jan 2024 – May 2024)*  
- Developed an **FSM-based controller** supporting multiple load modes and timed operations.  
- Implemented **safety logic** for soak, wash, rinse, and spin cycles.  
- Verified design functionality through **RTL simulation and synthesis** with *Synopsys tools*.  

---

### 🔹 **Verification of Modulo-12 Loadable Up-Down Counter** *(Aug 2023 – Dec 2023)*  
- Built a **class-based UVM-style testbench** for functional verification.  
- Implemented **interface, driver, monitor, and transaction classes**.  
- Applied **functional coverage** and **constrained-random testing** to ensure design robustness.  

---

## ⚙️ Additional Highlights  
- Strong foundation in **Digital Logic**, **Microarchitecture**, and **RTL-to-GDS flow**  
- Experienced with **Coverage-Driven Verification** and **Assertion-Based Verification (ABV)**  
- Enthusiastic about **Low-Power Design**, **DFT**, and **AI-assisted Verification flows**

---

## 🌐 Connect with Me  
[💼 LinkedIn](www.linkedin.com/in/tejaswini-katari-b1650b214/) | [📧 Email](tejaswinikatari1709@email.com) | [💻 GitHub](https://github.com/kat1709)

---

## 📊 GitHub Stats  
![Tejaswini's GitHub Stats](https://github-readme-stats.vercel.app/api?username=YOURUSERNAME&show_icons=true&theme=radical)  
![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=YOURUSERNAME&layout=compact&theme=radical)

---

💡 *"Great silicon starts with great verification — every signal tells a story."*


## 💡 Motivation
I’m deeply passionate about finding bugs before silicon does—because great chips start with great verification.

## 📫 Let’s Connect
Open to collaboration, learning, and innovative chip design discussions!
