[
  {
    "name": "wujian100_open",
    "full_name": "XUANTIE-RV/wujian100_open",
    "url": "https://github.com/XUANTIE-RV/wujian100_open",
    "stars": 1981,
    "forks": 591,
    "watchers": 0,
    "open_issues": 24,
    "description": "IC design and development should be faster，simpler and more reliable",
    "main_language": "Verilog",
    "last_updated": "2026-01-04T07:41:34Z",
    "created_at": "2019-10-19T13:25:30Z",
    "activity_score": 85.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "qucs_s",
    "full_name": "ra3xdh/qucs_s",
    "url": "https://github.com/ra3xdh/qucs_s",
    "stars": 1195,
    "forks": 141,
    "watchers": 0,
    "open_issues": 26,
    "description": "Qucs-S is a circuit simulation program with Qt-based GUI",
    "main_language": "C++",
    "last_updated": "2026-01-03T10:15:35Z",
    "created_at": "2017-07-02T10:22:36Z",
    "activity_score": 80.0,
    "license": "GNU General Public License v2.0",
    "topics": []
  },
  {
    "name": "gh60",
    "full_name": "komar007/gh60",
    "url": "https://github.com/komar007/gh60",
    "stars": 852,
    "forks": 145,
    "watchers": 0,
    "open_issues": 0,
    "description": "GH60 - an open-source mechanical keyboard PCB designed for the community at geekhack.org",
    "main_language": "",
    "last_updated": "2026-01-02T00:54:20Z",
    "created_at": "2012-09-02T13:22:17Z",
    "activity_score": 55.0,
    "license": "",
    "topics": []
  },
  {
    "name": "cello",
    "full_name": "CIDARLAB/cello",
    "url": "https://github.com/CIDARLAB/cello",
    "stars": 850,
    "forks": 139,
    "watchers": 0,
    "open_issues": 38,
    "description": "Genetic circuit design automation",
    "main_language": "Java",
    "last_updated": "2026-01-01T20:09:07Z",
    "created_at": "2015-12-12T00:28:18Z",
    "activity_score": 75.0,
    "license": "BSD 2-Clause \"Simplified\" License",
    "topics": []
  },
  {
    "name": "PySpice",
    "full_name": "PySpice-org/PySpice",
    "url": "https://github.com/PySpice-org/PySpice",
    "stars": 782,
    "forks": 199,
    "watchers": 782,
    "open_issues": 203,
    "description": "Simulate electronic circuit using Python and the Ngspice / Xyce simulators",
    "main_language": "Python",
    "last_updated": "2025-12-28",
    "created_at": "2014-03-21",
    "activity_score": 47.57,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "edalize",
    "full_name": "olofk/edalize",
    "url": "https://github.com/olofk/edalize",
    "stars": 734,
    "forks": 220,
    "watchers": 0,
    "open_issues": 139,
    "description": "An abstraction library for interfacing EDA tools",
    "main_language": "Python",
    "last_updated": "2025-12-31T02:40:50Z",
    "created_at": "2018-05-09T20:48:49Z",
    "activity_score": 65.0,
    "license": "BSD 2-Clause \"Simplified\" License",
    "topics": []
  },
  {
    "name": "EDA-Q",
    "full_name": "Q-transmon-xmon/EDA-Q",
    "url": "https://github.com/Q-transmon-xmon/EDA-Q",
    "stars": 545,
    "forks": 212,
    "watchers": 545,
    "open_issues": 0,
    "description": "EDA-Q is a full-stack electronic design automation (EDA) tool for quantum chip design, supporting both superconducting and trapped-ion quantum computing architectures. The platform enables researchers and engineers to efficiently design, simulate, and optimize quantum chips.",
    "main_language": "Jupyter Notebook",
    "last_updated": "2025-12-25",
    "created_at": "2025-03-05",
    "activity_score": 45.55,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "CircuitNet",
    "full_name": "circuitnet/CircuitNet",
    "url": "https://github.com/circuitnet/CircuitNet",
    "stars": 434,
    "forks": 69,
    "watchers": 434,
    "open_issues": 7,
    "description": "CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)",
    "main_language": "Python",
    "last_updated": "2025-12-24",
    "created_at": "2022-08-19",
    "activity_score": 37.19,
    "license": "BSD 3-Clause \"New\" or \"Revised\" License",
    "topics": []
  },
  {
    "name": "open_pdks",
    "full_name": "RTimothyEdwards/open_pdks",
    "url": "https://github.com/RTimothyEdwards/open_pdks",
    "stars": 383,
    "forks": 108,
    "watchers": 0,
    "open_issues": 130,
    "description": "PDK installer for open-source EDA tools and toolchains.  Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open processes.",
    "main_language": "Python",
    "last_updated": "2026-01-04T11:48:31Z",
    "created_at": "2020-07-05T19:46:38Z",
    "activity_score": 65.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "ahkab",
    "full_name": "ahkab/ahkab",
    "url": "https://github.com/ahkab/ahkab",
    "stars": 378,
    "forks": 86,
    "watchers": 378,
    "open_issues": 32,
    "description": "a SPICE-like electronic circuit simulator written in Python",
    "main_language": "Python",
    "last_updated": "2025-12-12",
    "created_at": "2013-08-20",
    "activity_score": 36.18,
    "license": "GNU General Public License v2.0",
    "topics": []
  },
  {
    "name": "pytorch-onn",
    "full_name": "JeremieMelo/pytorch-onn",
    "url": "https://github.com/JeremieMelo/pytorch-onn",
    "stars": 309,
    "forks": 32,
    "watchers": 0,
    "open_issues": 5,
    "description": "A PyTorch Library for Photonic Integrated Circuit Simulation and Photonic AI Computing",
    "main_language": "Python",
    "last_updated": "2025-12-30T06:29:52Z",
    "created_at": "2021-06-06T22:14:31Z",
    "activity_score": 65.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "SpiceSharp",
    "full_name": "SpiceSharp/SpiceSharp",
    "url": "https://github.com/SpiceSharp/SpiceSharp",
    "stars": 304,
    "forks": 54,
    "watchers": 304,
    "open_issues": 5,
    "description": "Spice# is a cross-platform electronic circuit simulator based on Berkeley Spice - the mother of commercial industry-standard circuit simulators.",
    "main_language": "C#",
    "last_updated": "2025-12-30",
    "created_at": "2017-06-06",
    "activity_score": 35.74,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "OpenFASOC",
    "full_name": "idea-fasoc/OpenFASOC",
    "url": "https://github.com/idea-fasoc/OpenFASOC",
    "stars": 304,
    "forks": 123,
    "watchers": 0,
    "open_issues": 39,
    "description": "Fully Open Source FASOC generators built on top of open-source EDA tools",
    "main_language": "Python",
    "last_updated": "2026-01-04T04:19:17Z",
    "created_at": "2021-03-24T16:30:14Z",
    "activity_score": 75.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "arisu-pcb",
    "full_name": "FateNozomi/arisu-pcb",
    "url": "https://github.com/FateNozomi/arisu-pcb",
    "stars": 280,
    "forks": 103,
    "watchers": 0,
    "open_issues": 3,
    "description": "PCB design files for Arisu Keyboard",
    "main_language": "",
    "last_updated": "2025-12-10T08:47:02Z",
    "created_at": "2019-03-23T10:17:25Z",
    "activity_score": 70.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "lepton-eda",
    "full_name": "lepton-eda/lepton-eda",
    "url": "https://github.com/lepton-eda/lepton-eda",
    "stars": 247,
    "forks": 42,
    "watchers": 247,
    "open_issues": 22,
    "description": "GPL Electronic Design Automation",
    "main_language": "C",
    "last_updated": "2025-12-30",
    "created_at": "2009-01-23",
    "activity_score": 34.57,
    "license": "GNU General Public License v2.0",
    "topics": []
  },
  {
    "name": "kactus2dev",
    "full_name": "kactus2/kactus2dev",
    "url": "https://github.com/kactus2/kactus2dev",
    "stars": 241,
    "forks": 45,
    "watchers": 0,
    "open_issues": 33,
    "description": "Kactus2 is a graphical EDA tool based on the IP-XACT standard.",
    "main_language": "C++",
    "last_updated": "2026-01-03T11:14:32Z",
    "created_at": "2016-12-13T09:27:58Z",
    "activity_score": 65.0,
    "license": "GNU General Public License v2.0",
    "topics": []
  },
  {
    "name": "SiEPIC-Tools",
    "full_name": "SiEPIC/SiEPIC-Tools",
    "url": "https://github.com/SiEPIC/SiEPIC-Tools",
    "stars": 234,
    "forks": 110,
    "watchers": 0,
    "open_issues": 80,
    "description": "Package for KLayout to add integrated optics / silicon photonics functionality (waveguides, netlist extraction, circuit simulations, etc)",
    "main_language": "Python",
    "last_updated": "2025-12-30T09:32:29Z",
    "created_at": "2017-12-11T19:10:13Z",
    "activity_score": 70.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "2021_Spring_NCTU_ICLAB",
    "full_name": "mirkat1206/2021_Spring_NCTU_ICLAB",
    "url": "https://github.com/mirkat1206/2021_Spring_NCTU_ICLAB",
    "stars": 197,
    "forks": 37,
    "watchers": 0,
    "open_issues": 0,
    "description": "NCTU 2021 Spring Integrated Circuit Design Laboratory",
    "main_language": "Verilog",
    "last_updated": "2026-01-02T05:47:00Z",
    "created_at": "2021-07-15T03:37:18Z",
    "activity_score": 50.0,
    "license": "",
    "topics": []
  },
  {
    "name": "awesome-ai4eda",
    "full_name": "Thinklab-SJTU/awesome-ai4eda",
    "url": "https://github.com/Thinklab-SJTU/awesome-ai4eda",
    "stars": 190,
    "forks": 17,
    "watchers": 190,
    "open_issues": 0,
    "description": "Awesome Artificial Intelligence for Electronic Design Automation Papers.",
    "main_language": "",
    "last_updated": "2025-12-16",
    "created_at": "2023-02-13",
    "activity_score": 31.25,
    "license": "",
    "topics": []
  },
  {
    "name": "ic_flow_platform",
    "full_name": "bytedance/ic_flow_platform",
    "url": "https://github.com/bytedance/ic_flow_platform",
    "stars": 189,
    "forks": 46,
    "watchers": 0,
    "open_issues": 1,
    "description": "IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification  management and data flow contral.",
    "main_language": "JavaScript",
    "last_updated": "2025-12-26T02:47:05Z",
    "created_at": "2023-02-02T01:55:58Z",
    "activity_score": 60.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "pcbdl",
    "full_name": "google/pcbdl",
    "url": "https://github.com/google/pcbdl",
    "stars": 185,
    "forks": 26,
    "watchers": 0,
    "open_issues": 25,
    "description": "PCB Design Language: A programming way to design schematics.",
    "main_language": "Python",
    "last_updated": "2025-12-30T09:24:16Z",
    "created_at": "2019-04-03T20:29:46Z",
    "activity_score": 65.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "KQCircuits",
    "full_name": "iqm-finland/KQCircuits",
    "url": "https://github.com/iqm-finland/KQCircuits",
    "stars": 177,
    "forks": 90,
    "watchers": 0,
    "open_issues": 12,
    "description": "KLayout Python library for integrated quantum circuit design.",
    "main_language": "Python",
    "last_updated": "2026-01-05T01:28:35Z",
    "created_at": "2020-08-10T08:49:35Z",
    "activity_score": 65.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "analog-circuit-design",
    "full_name": "iic-jku/analog-circuit-design",
    "url": "https://github.com/iic-jku/analog-circuit-design",
    "stars": 174,
    "forks": 29,
    "watchers": 0,
    "open_issues": 3,
    "description": "Course material for a basic hands-on analog circuit design course with IC emphasis",
    "main_language": "Jupyter Notebook",
    "last_updated": "2026-01-02T14:55:52Z",
    "created_at": "2024-07-18T09:38:31Z",
    "activity_score": 65.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "TR-9",
    "full_name": "M17-Project/TR-9",
    "url": "https://github.com/M17-Project/TR-9",
    "stars": 170,
    "forks": 18,
    "watchers": 0,
    "open_issues": 16,
    "description": "TR-9 - M17 protocol compatible handheld - schematics, PCB design files, BOM.",
    "main_language": "HTML",
    "last_updated": "2025-11-03T09:00:50Z",
    "created_at": "2019-01-18T17:43:03Z",
    "activity_score": 60.0,
    "license": "GNU General Public License v2.0",
    "topics": []
  },
  {
    "name": "digital_IC_design_notes",
    "full_name": "dumpo/digital_IC_design_notes",
    "url": "https://github.com/dumpo/digital_IC_design_notes",
    "stars": 159,
    "forks": 30,
    "watchers": 0,
    "open_issues": 0,
    "description": "数字IC设计 学习笔记",
    "main_language": "",
    "last_updated": "2025-11-30T09:43:34Z",
    "created_at": "2020-11-15T12:12:03Z",
    "activity_score": 45.0,
    "license": "",
    "topics": []
  },
  {
    "name": "simple_stepper_motor_analyzer",
    "full_name": "zapta/simple_stepper_motor_analyzer",
    "url": "https://github.com/zapta/simple_stepper_motor_analyzer",
    "stars": 155,
    "forks": 34,
    "watchers": 0,
    "open_issues": 7,
    "description": "A DYI stepper motor analyzer. This is a new design that is based on Raspberry Pi Pico and users a compact single PCB design.  NOTE: The legacy STM32 based stepper analyzer was moved to this repository https://github.com/zapta/legacy_stepper_motor_analyzer.",
    "main_language": "C",
    "last_updated": "2025-11-20T11:10:57Z",
    "created_at": "2021-06-01T02:06:22Z",
    "activity_score": 55.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "ossc_pcb",
    "full_name": "marqs85/ossc_pcb",
    "url": "https://github.com/marqs85/ossc_pcb",
    "stars": 154,
    "forks": 28,
    "watchers": 0,
    "open_issues": 2,
    "description": "ossc pcb design files",
    "main_language": "HTML",
    "last_updated": "2025-12-03T12:19:04Z",
    "created_at": "2017-04-02T22:23:05Z",
    "activity_score": 55.0,
    "license": "",
    "topics": []
  },
  {
    "name": "ICLab-2023",
    "full_name": "hankshyu/ICLab-2023",
    "url": "https://github.com/hankshyu/ICLab-2023",
    "stars": 153,
    "forks": 15,
    "watchers": 0,
    "open_issues": 1,
    "description": "Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)",
    "main_language": "Verilog",
    "last_updated": "2025-12-26T22:30:05Z",
    "created_at": "2023-03-18T14:13:39Z",
    "activity_score": 60.0,
    "license": "",
    "topics": []
  },
  {
    "name": "EEcircuit",
    "full_name": "eelab-dev/EEcircuit",
    "url": "https://github.com/eelab-dev/EEcircuit",
    "stars": 150,
    "forks": 14,
    "watchers": 150,
    "open_issues": 0,
    "description": "A browser-based SPICE circuit simulator",
    "main_language": "TypeScript",
    "last_updated": "2025-12-16",
    "created_at": "2020-10-12",
    "activity_score": 30.8,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "ai03-keyboard-pcb-guide",
    "full_name": "ai03-2725/ai03-keyboard-pcb-guide",
    "url": "https://github.com/ai03-2725/ai03-keyboard-pcb-guide",
    "stars": 146,
    "forks": 20,
    "watchers": 0,
    "open_issues": 2,
    "description": "A PCB designed as per the ai03 PCB design guide",
    "main_language": "",
    "last_updated": "2025-10-15T21:44:52Z",
    "created_at": "2019-01-07T23:15:34Z",
    "activity_score": 60.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "project-hydra-meshtastic-pcb",
    "full_name": "Hydra-Designs/project-hydra-meshtastic-pcb",
    "url": "https://github.com/Hydra-Designs/project-hydra-meshtastic-pcb",
    "stars": 146,
    "forks": 21,
    "watchers": 0,
    "open_issues": 10,
    "description": "A minimalist 1W LoRA PCB design for Meshtastic-device firmware",
    "main_language": "",
    "last_updated": "2025-12-31T00:04:14Z",
    "created_at": "2021-10-23T18:48:44Z",
    "activity_score": 65.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "MPU-9150_Breakout",
    "full_name": "sparkfun/MPU-9150_Breakout",
    "url": "https://github.com/sparkfun/MPU-9150_Breakout",
    "stars": 135,
    "forks": 244,
    "watchers": 0,
    "open_issues": 2,
    "description": "Example code and PCB design files for the MPU-9105, 9DOF. ",
    "main_language": "C++",
    "last_updated": "2025-08-17T02:55:56Z",
    "created_at": "2013-01-04T18:13:25Z",
    "activity_score": 55.0,
    "license": "",
    "topics": []
  },
  {
    "name": "PwnPad",
    "full_name": "twelvesec/PwnPad",
    "url": "https://github.com/twelvesec/PwnPad",
    "stars": 128,
    "forks": 8,
    "watchers": 0,
    "open_issues": 0,
    "description": "PwnPad is an affordable, hands-on hardware hacking platform built for practical learning. It features a range of challenges that walk users through key hardware security concepts, from PCB design to side-channel attacks.",
    "main_language": "C++",
    "last_updated": "2025-12-11T07:52:59Z",
    "created_at": "2025-06-02T13:51:34Z",
    "activity_score": 45.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "open-eda-course",
    "full_name": "asinghani/open-eda-course",
    "url": "https://github.com/asinghani/open-eda-course",
    "stars": 127,
    "forks": 20,
    "watchers": 0,
    "open_issues": 2,
    "description": "Curriculum for a university course to teach chip design using open source EDA tools ",
    "main_language": "Jupyter Notebook",
    "last_updated": "2025-12-25T16:25:09Z",
    "created_at": "2023-10-21T18:44:38Z",
    "activity_score": 60.0,
    "license": "",
    "topics": []
  },
  {
    "name": "synergetica",
    "full_name": "khokao/synergetica",
    "url": "https://github.com/khokao/synergetica",
    "stars": 116,
    "forks": 3,
    "watchers": 0,
    "open_issues": 0,
    "description": "A modern, end-to-end genetic circuit design desktop app",
    "main_language": "TypeScript",
    "last_updated": "2025-11-20T03:56:40Z",
    "created_at": "2024-05-29T08:04:03Z",
    "activity_score": 45.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "containers",
    "full_name": "hdl/containers",
    "url": "https://github.com/hdl/containers",
    "stars": 115,
    "forks": 25,
    "watchers": 115,
    "open_issues": 32,
    "description": "Building and deploying container images for open source electronic design automation (EDA)",
    "main_language": "Dockerfile",
    "last_updated": "2025-11-07",
    "created_at": "2020-04-13",
    "activity_score": 27.1,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "AHU-IC-Design-personal-Repository",
    "full_name": "Tonyseth/AHU-IC-Design-personal-Repository",
    "url": "https://github.com/Tonyseth/AHU-IC-Design-personal-Repository",
    "stars": 113,
    "forks": 14,
    "watchers": 0,
    "open_issues": 0,
    "description": "安徽大学(AHU)集成电路学院个人收集资料库",
    "main_language": "Python",
    "last_updated": "2026-01-05T03:23:14Z",
    "created_at": "2023-09-08T05:03:04Z",
    "activity_score": 50.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "circuit-gnn",
    "full_name": "hehaodele/circuit-gnn",
    "url": "https://github.com/hehaodele/circuit-gnn",
    "stars": 111,
    "forks": 19,
    "watchers": 0,
    "open_issues": 5,
    "description": "[ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/",
    "main_language": "Python",
    "last_updated": "2025-11-13T03:40:27Z",
    "created_at": "2019-06-11T22:17:34Z",
    "activity_score": 55.0,
    "license": "",
    "topics": []
  },
  {
    "name": "Xyce",
    "full_name": "Xyce/Xyce",
    "url": "https://github.com/Xyce/Xyce",
    "stars": 109,
    "forks": 13,
    "watchers": 109,
    "open_issues": 40,
    "description": "The Xyce™ Parallel Electronic Simulator",
    "main_language": "C",
    "last_updated": "2025-12-29",
    "created_at": "2019-05-09",
    "activity_score": 31.54,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "Eagle-Tutorial-Series",
    "full_name": "sciguy14/Eagle-Tutorial-Series",
    "url": "https://github.com/sciguy14/Eagle-Tutorial-Series",
    "stars": 106,
    "forks": 105,
    "watchers": 0,
    "open_issues": 2,
    "description": "These are the supporting materials for my series of tutorials on using the Eagle CAD software for PCB design.",
    "main_language": "Prolog",
    "last_updated": "2025-07-05T11:22:19Z",
    "created_at": "2012-06-09T15:49:30Z",
    "activity_score": 50.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "sax",
    "full_name": "flaport/sax",
    "url": "https://github.com/flaport/sax",
    "stars": 102,
    "forks": 25,
    "watchers": 0,
    "open_issues": 10,
    "description": "S + Autograd + XLA :: S-parameter based frequency domain circuit simulations and optimizations using JAX.",
    "main_language": "Python",
    "last_updated": "2025-12-23T23:52:47Z",
    "created_at": "2020-09-25T12:43:52Z",
    "activity_score": 70.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "Altium-Designer-Notes-and-PCB-Design-Guidelines",
    "full_name": "amiryeg/Altium-Designer-Notes-and-PCB-Design-Guidelines",
    "url": "https://github.com/amiryeg/Altium-Designer-Notes-and-PCB-Design-Guidelines",
    "stars": 101,
    "forks": 27,
    "watchers": 0,
    "open_issues": 0,
    "description": "How to design a standard PCB layout using Altium Designer",
    "main_language": "",
    "last_updated": "2025-12-30T05:02:17Z",
    "created_at": "2018-11-08T16:24:16Z",
    "activity_score": 50.0,
    "license": "",
    "topics": []
  },
  {
    "name": "conda-eda",
    "full_name": "hdl/conda-eda",
    "url": "https://github.com/hdl/conda-eda",
    "stars": 101,
    "forks": 27,
    "watchers": 0,
    "open_issues": 98,
    "description": "Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.",
    "main_language": "Shell",
    "last_updated": "2025-11-07T15:00:28Z",
    "created_at": "2019-10-11T23:35:11Z",
    "activity_score": 65.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "JoSIM",
    "full_name": "JoeyDelp/JoSIM",
    "url": "https://github.com/JoeyDelp/JoSIM",
    "stars": 99,
    "forks": 41,
    "watchers": 99,
    "open_issues": 10,
    "description": "Superconductor Circuit Simulator",
    "main_language": "C++",
    "last_updated": "2025-12-30",
    "created_at": "2018-03-08",
    "activity_score": 32.94,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "SpicePy",
    "full_name": "giaccone/SpicePy",
    "url": "https://github.com/giaccone/SpicePy",
    "stars": 98,
    "forks": 23,
    "watchers": 98,
    "open_issues": 1,
    "description": "Circuit simulator written in python",
    "main_language": "Python",
    "last_updated": "2025-12-22",
    "created_at": "2017-07-16",
    "activity_score": 31.33,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "spicelib",
    "full_name": "nunobrum/spicelib",
    "url": "https://github.com/nunobrum/spicelib",
    "stars": 96,
    "forks": 24,
    "watchers": 96,
    "open_issues": 2,
    "description": "Python library to interact with spice simulators such as LTSpice, QSPICE, NGSpice and others.",
    "main_language": "Python",
    "last_updated": "2025-12-31",
    "created_at": "2023-09-01",
    "activity_score": 32.16,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "Dockerize-EDA",
    "full_name": "limerainne/Dockerize-EDA",
    "url": "https://github.com/limerainne/Dockerize-EDA",
    "stars": 95,
    "forks": 24,
    "watchers": 0,
    "open_issues": 5,
    "description": "[WIP] Dockerize Synopsys/Cadence EDA tools",
    "main_language": "Dockerfile",
    "last_updated": "2025-12-15T22:15:33Z",
    "created_at": "2017-12-01T15:03:09Z",
    "activity_score": 55.0,
    "license": "",
    "topics": []
  },
  {
    "name": "EIT_EE",
    "full_name": "OpenEIT/EIT_EE",
    "url": "https://github.com/OpenEIT/EIT_EE",
    "stars": 91,
    "forks": 23,
    "watchers": 0,
    "open_issues": 1,
    "description": "Electrical Impedance Tomography PCB design",
    "main_language": "",
    "last_updated": "2025-12-24T11:10:20Z",
    "created_at": "2017-11-22T19:54:32Z",
    "activity_score": 55.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "rhea",
    "full_name": "cfelton/rhea",
    "url": "https://github.com/cfelton/rhea",
    "stars": 86,
    "forks": 35,
    "watchers": 0,
    "open_issues": 14,
    "description": "A collection of MyHDL cores and tools for complex digital circuit design",
    "main_language": "Python",
    "last_updated": "2025-01-31T20:14:25Z",
    "created_at": "2015-08-28T13:28:32Z",
    "activity_score": 50.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "ESP32-PN532",
    "full_name": "revk/ESP32-PN532",
    "url": "https://github.com/revk/ESP32-PN532",
    "stars": 83,
    "forks": 12,
    "watchers": 0,
    "open_issues": 2,
    "description": "PN532 (HSU) drivers for ESP32 using ESP-IDF, and full PCB design for NFC reader.",
    "main_language": "C",
    "last_updated": "2026-01-03T13:51:11Z",
    "created_at": "2019-08-27T06:17:14Z",
    "activity_score": 55.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "QCamber",
    "full_name": "aitjcize/QCamber",
    "url": "https://github.com/aitjcize/QCamber",
    "stars": 80,
    "forks": 38,
    "watchers": 0,
    "open_issues": 12,
    "description": "Free and open source PCB design viewer written in Qt",
    "main_language": "C++",
    "last_updated": "2026-01-02T00:13:42Z",
    "created_at": "2013-11-26T07:52:06Z",
    "activity_score": 60.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "r820t2",
    "full_name": "emeb/r820t2",
    "url": "https://github.com/emeb/r820t2",
    "stars": 80,
    "forks": 19,
    "watchers": 0,
    "open_issues": 1,
    "description": "Breakout PCB design and STM32F0 firmware for the Rafael R820T2 tuner chip",
    "main_language": "C",
    "last_updated": "2025-11-28T19:53:51Z",
    "created_at": "2017-02-17T17:18:08Z",
    "activity_score": 50.0,
    "license": "",
    "topics": []
  },
  {
    "name": "mbldc",
    "full_name": "maakbaas/mbldc",
    "url": "https://github.com/maakbaas/mbldc",
    "stars": 79,
    "forks": 16,
    "watchers": 0,
    "open_issues": 0,
    "description": "Custom PCB design and firmware, which serve as a ESC or BLDC controller, to drive brushless BLDC motors using my own control algorithms.",
    "main_language": "C",
    "last_updated": "2026-01-01T14:29:09Z",
    "created_at": "2021-01-22T09:24:54Z",
    "activity_score": 45.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "AICircuit",
    "full_name": "AvestimehrResearchGroup/AICircuit",
    "url": "https://github.com/AvestimehrResearchGroup/AICircuit",
    "stars": 79,
    "forks": 12,
    "watchers": 0,
    "open_issues": 0,
    "description": "The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design",
    "main_language": "Python",
    "last_updated": "2025-12-28T16:45:48Z",
    "created_at": "2023-12-19T06:34:42Z",
    "activity_score": 50.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "riscv-mcu",
    "full_name": "renyangang/riscv-mcu",
    "url": "https://github.com/renyangang/riscv-mcu",
    "stars": 77,
    "forks": 14,
    "watchers": 0,
    "open_issues": 0,
    "description": "This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral circuit simulation.    The goal is to support system boot, startup, operation, interrupt handling, peripheral control, and other functions.",
    "main_language": "Verilog",
    "last_updated": "2026-01-04T09:51:31Z",
    "created_at": "2024-08-20T08:16:05Z",
    "activity_score": 50.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "coriolis",
    "full_name": "lip6/coriolis",
    "url": "https://github.com/lip6/coriolis",
    "stars": 75,
    "forks": 14,
    "watchers": 0,
    "open_issues": 28,
    "description": "Coriolis VLSI EDA Tool (LIP6)",
    "main_language": "C++",
    "last_updated": "2026-01-04T10:47:53Z",
    "created_at": "2023-07-13T16:45:53Z",
    "activity_score": 60.0,
    "license": "GNU General Public License v2.0",
    "topics": []
  },
  {
    "name": "UPDuino_v2_0",
    "full_name": "gtjennings1/UPDuino_v2_0",
    "url": "https://github.com/gtjennings1/UPDuino_v2_0",
    "stars": 74,
    "forks": 18,
    "watchers": 0,
    "open_issues": 3,
    "description": "UPDuino v2.0 - PCB Design Files, Designs, Documentation",
    "main_language": "Coq",
    "last_updated": "2025-03-04T22:45:38Z",
    "created_at": "2018-01-31T18:00:46Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "Tricks-about-analog-RF-IC-design",
    "full_name": "yan-david-1/Tricks-about-analog-RF-IC-design",
    "url": "https://github.com/yan-david-1/Tricks-about-analog-RF-IC-design",
    "stars": 74,
    "forks": 9,
    "watchers": 0,
    "open_issues": 1,
    "description": "",
    "main_language": "",
    "last_updated": "2025-12-30T06:11:41Z",
    "created_at": "2021-02-26T20:15:20Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "4bit-microcomputer",
    "full_name": "edson-acordi/4bit-microcomputer",
    "url": "https://github.com/edson-acordi/4bit-microcomputer",
    "stars": 69,
    "forks": 5,
    "watchers": 0,
    "open_issues": 2,
    "description": "MikroLeo project files (schematic, PCB, assembler, emulator/debugger, circuit simulation file, documentation, example of programs etc). MikroLeo is a 4-bit microcomputer developed mainly for educational purposes and distributed for free under open-source licenses.",
    "main_language": "Python",
    "last_updated": "2025-11-21T04:42:06Z",
    "created_at": "2020-01-18T16:14:22Z",
    "activity_score": 45.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "ic-design-system",
    "full_name": "mi6/ic-design-system",
    "url": "https://github.com/mi6/ic-design-system",
    "stars": 67,
    "forks": 49,
    "watchers": 0,
    "open_issues": 123,
    "description": "Intelligence Community Design System",
    "main_language": "MDX",
    "last_updated": "2025-12-18T09:55:07Z",
    "created_at": "2022-11-18T13:17:02Z",
    "activity_score": 55.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "ADE7953-Wattmeter",
    "full_name": "CalPlug/ADE7953-Wattmeter",
    "url": "https://github.com/CalPlug/ADE7953-Wattmeter",
    "stars": 66,
    "forks": 37,
    "watchers": 0,
    "open_issues": 3,
    "description": "ADE 7953 Arduino style library (Espressif ESP8266 and ESP32 compatible) and demo board PCB design",
    "main_language": "C++",
    "last_updated": "2025-12-31T02:26:08Z",
    "created_at": "2017-05-25T22:15:44Z",
    "activity_score": 55.0,
    "license": "",
    "topics": []
  },
  {
    "name": "Cello-v2",
    "full_name": "CIDARLAB/Cello-v2",
    "url": "https://github.com/CIDARLAB/Cello-v2",
    "stars": 66,
    "forks": 17,
    "watchers": 0,
    "open_issues": 32,
    "description": "Cello v2 is the continuation of the Cello genetic circuit design software.",
    "main_language": "Java",
    "last_updated": "2025-12-13T06:41:21Z",
    "created_at": "2018-10-03T20:41:03Z",
    "activity_score": 60.0,
    "license": "",
    "topics": []
  },
  {
    "name": "qtflow",
    "full_name": "libresilicon/qtflow",
    "url": "https://github.com/libresilicon/qtflow",
    "stars": 66,
    "forks": 19,
    "watchers": 0,
    "open_issues": 3,
    "description": "Free open source EDA tools",
    "main_language": "C++",
    "last_updated": "2025-01-21T18:20:13Z",
    "created_at": "2017-06-27T10:01:22Z",
    "activity_score": 40.0,
    "license": "GNU Lesser General Public License v3.0",
    "topics": []
  },
  {
    "name": "PACT",
    "full_name": "peaclab/PACT",
    "url": "https://github.com/peaclab/PACT",
    "stars": 64,
    "forks": 12,
    "watchers": 64,
    "open_issues": 8,
    "description": "PACT: A Parallel Compact Thermal Simulator",
    "main_language": "Python",
    "last_updated": "2025-11-24",
    "created_at": "2020-02-21",
    "activity_score": 27.54,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "jspice",
    "full_name": "knowm/jspice",
    "url": "https://github.com/knowm/jspice",
    "stars": 63,
    "forks": 8,
    "watchers": 63,
    "open_issues": 8,
    "description": "JSpice is a SPICE-inspired analog circuit simulator made in Java with an emphasis on simulating memristors and analog circuits containing memristors.",
    "main_language": "Java",
    "last_updated": "2025-11-03",
    "created_at": "2017-03-20",
    "activity_score": 25.23,
    "license": "Other",
    "topics": []
  },
  {
    "name": "FT-81x-BT-DIGI-Adaptor",
    "full_name": "BG6LH/FT-81x-BT-DIGI-Adaptor",
    "url": "https://github.com/BG6LH/FT-81x-BT-DIGI-Adaptor",
    "stars": 63,
    "forks": 6,
    "watchers": 0,
    "open_issues": 0,
    "description": "A PCB Design of Bluetooth DIGI Adaptor for Yaesu FT-817/818 Series Transceivers",
    "main_language": "HTML",
    "last_updated": "2025-12-17T02:55:26Z",
    "created_at": "2023-05-17T16:39:23Z",
    "activity_score": 40.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "QuantumCircuitOpt.jl",
    "full_name": "harshangrjn/QuantumCircuitOpt.jl",
    "url": "https://github.com/harshangrjn/QuantumCircuitOpt.jl",
    "stars": 61,
    "forks": 16,
    "watchers": 0,
    "open_issues": 8,
    "description": "A Julia/JuMP Package for Optimal Quantum Circuit Design",
    "main_language": "Julia",
    "last_updated": "2025-12-31T11:19:44Z",
    "created_at": "2021-03-06T20:51:27Z",
    "activity_score": 55.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "microByte_PCB",
    "full_name": "jfm92/microByte_PCB",
    "url": "https://github.com/jfm92/microByte_PCB",
    "stars": 61,
    "forks": 19,
    "watchers": 0,
    "open_issues": 2,
    "description": "microByte PCB design",
    "main_language": "",
    "last_updated": "2025-12-29T17:17:09Z",
    "created_at": "2020-11-25T11:02:42Z",
    "activity_score": 55.0,
    "license": "",
    "topics": []
  },
  {
    "name": "Benchmarks",
    "full_name": "santoshsmalagi/Benchmarks",
    "url": "https://github.com/santoshsmalagi/Benchmarks",
    "stars": 61,
    "forks": 3,
    "watchers": 0,
    "open_issues": 0,
    "description": "A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.",
    "main_language": "Verilog",
    "last_updated": "2026-01-05T05:40:08Z",
    "created_at": "2020-12-19T02:21:47Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "ProNoC",
    "full_name": "amonemi/ProNoC",
    "url": "https://github.com/amonemi/ProNoC",
    "stars": 60,
    "forks": 23,
    "watchers": 0,
    "open_issues": 3,
    "description": "Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC). ",
    "main_language": "Verilog",
    "last_updated": "2025-12-14T06:36:56Z",
    "created_at": "2021-11-15T16:46:07Z",
    "activity_score": 55.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "Electronics_Exercises",
    "full_name": "AliRezaJoodi/Electronics_Exercises",
    "url": "https://github.com/AliRezaJoodi/Electronics_Exercises",
    "stars": 60,
    "forks": 18,
    "watchers": 0,
    "open_issues": 0,
    "description": "A Collection of Electronic Circuits, Simulations, and Modules.",
    "main_language": "AGS Script",
    "last_updated": "2026-01-04T20:49:20Z",
    "created_at": "2022-09-07T12:47:45Z",
    "activity_score": 50.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "HM-10",
    "full_name": "Ladvien/HM-10",
    "url": "https://github.com/Ladvien/HM-10",
    "stars": 57,
    "forks": 27,
    "watchers": 0,
    "open_issues": 1,
    "description": "Assortment of PCBs designed around the HM-10 BLE Serial module",
    "main_language": "Eagle",
    "last_updated": "2025-12-25T18:05:56Z",
    "created_at": "2013-12-27T00:11:06Z",
    "activity_score": 55.0,
    "license": "",
    "topics": []
  },
  {
    "name": "simple-wireless-power",
    "full_name": "mark-belbin/simple-wireless-power",
    "url": "https://github.com/mark-belbin/simple-wireless-power",
    "stars": 57,
    "forks": 20,
    "watchers": 0,
    "open_issues": 1,
    "description": "A simple two-board wireless power system that can transmit up to 100W at close distances. Originally designed as a small part of a subsea resident autonomous underwater vehicle senior design project. Included are schematics, PCB design files, LTspice simulations, and embedded code.",
    "main_language": "AGS Script",
    "last_updated": "2026-01-01T09:45:25Z",
    "created_at": "2021-05-23T17:28:46Z",
    "activity_score": 55.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "spicebind",
    "full_name": "themperek/spicebind",
    "url": "https://github.com/themperek/spicebind",
    "stars": 56,
    "forks": 6,
    "watchers": 56,
    "open_issues": 5,
    "description": "SpiceBind – spice inside HDL simulator",
    "main_language": "C++",
    "last_updated": "2025-10-08",
    "created_at": "2025-06-10",
    "activity_score": 22.56,
    "license": "BSD 3-Clause \"New\" or \"Revised\" License",
    "topics": []
  },
  {
    "name": "circuitsim",
    "full_name": "drifter1/circuitsim",
    "url": "https://github.com/drifter1/circuitsim",
    "stars": 56,
    "forks": 13,
    "watchers": 56,
    "open_issues": 0,
    "description": "Implementing a full-on electronic circuit simulator, studying the whole concept and physics behind it!",
    "main_language": "Python",
    "last_updated": "2025-12-26",
    "created_at": "2019-04-11",
    "activity_score": 30.71,
    "license": "",
    "topics": []
  },
  {
    "name": "esp32-4-channel-relays",
    "full_name": "leomanangka/esp32-4-channel-relays",
    "url": "https://github.com/leomanangka/esp32-4-channel-relays",
    "stars": 56,
    "forks": 11,
    "watchers": 0,
    "open_issues": 0,
    "description": "PCB design four channel relays with ESP32-WROOM-32",
    "main_language": "",
    "last_updated": "2025-12-31T20:04:43Z",
    "created_at": "2023-03-19T07:49:10Z",
    "activity_score": 45.0,
    "license": "CERN Open Hardware Licence Version 2 - Permissive",
    "topics": []
  },
  {
    "name": "Circuits_Design_FPGA",
    "full_name": "WeitaoZhu/Circuits_Design_FPGA",
    "url": "https://github.com/WeitaoZhu/Circuits_Design_FPGA",
    "stars": 55,
    "forks": 13,
    "watchers": 0,
    "open_issues": 0,
    "description": "数字电路设计与FPGA设计书籍",
    "main_language": "",
    "last_updated": "2025-12-26T19:48:38Z",
    "created_at": "2022-05-13T15:14:42Z",
    "activity_score": 45.0,
    "license": "",
    "topics": []
  },
  {
    "name": "basic-image-eda",
    "full_name": "Soongja/basic-image-eda",
    "url": "https://github.com/Soongja/basic-image-eda",
    "stars": 55,
    "forks": 11,
    "watchers": 0,
    "open_issues": 2,
    "description": "A simple image dataset EDA tool (CLI / Code)",
    "main_language": "Python",
    "last_updated": "2025-12-23T02:23:41Z",
    "created_at": "2020-02-12T06:23:32Z",
    "activity_score": 60.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "PCB-Design",
    "full_name": "embeddedalpha/PCB-Design",
    "url": "https://github.com/embeddedalpha/PCB-Design",
    "stars": 52,
    "forks": 14,
    "watchers": 0,
    "open_issues": 0,
    "description": "Repository for PCB Design Projects",
    "main_language": "HTML",
    "last_updated": "2026-01-01T15:11:01Z",
    "created_at": "2020-02-27T05:31:08Z",
    "activity_score": 50.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "OSHPark-Eagle-Tools",
    "full_name": "OSHPark/OSHPark-Eagle-Tools",
    "url": "https://github.com/OSHPark/OSHPark-Eagle-Tools",
    "stars": 50,
    "forks": 29,
    "watchers": 0,
    "open_issues": 5,
    "description": "Scripts and tools for Eagle PCB Design software",
    "main_language": "",
    "last_updated": "2025-04-20T00:22:46Z",
    "created_at": "2017-04-26T05:21:40Z",
    "activity_score": 45.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "circuitron",
    "full_name": "Shaurya-Sethi/circuitron",
    "url": "https://github.com/Shaurya-Sethi/circuitron",
    "stars": 50,
    "forks": 10,
    "watchers": 0,
    "open_issues": 9,
    "description": "Circuitron: Agentic PCB Design Accelerator — Generate, plan, and layout circuits from natural language prompts.",
    "main_language": "Python",
    "last_updated": "2025-12-31T16:46:18Z",
    "created_at": "2025-06-12T09:33:10Z",
    "activity_score": 55.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "CircuitPro",
    "full_name": "CircuitProApp/CircuitPro",
    "url": "https://github.com/CircuitProApp/CircuitPro",
    "stars": 50,
    "forks": 2,
    "watchers": 0,
    "open_issues": 13,
    "description": "Circuit Pro — a Mac-native PCB design tool. Free for personal and commercial use.",
    "main_language": "Swift",
    "last_updated": "2026-01-02T15:26:41Z",
    "created_at": "2025-05-20T18:35:08Z",
    "activity_score": 55.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "MCP4EDA",
    "full_name": "NellyW8/MCP4EDA",
    "url": "https://github.com/NellyW8/MCP4EDA",
    "stars": 50,
    "forks": 4,
    "watchers": 0,
    "open_issues": 0,
    "description": "This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization. MCP server for a collection of open-source EDA tools",
    "main_language": "JavaScript",
    "last_updated": "2025-12-15T03:25:54Z",
    "created_at": "2025-05-24T03:29:20Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "PCB-design",
    "full_name": "grosdode/PCB-design",
    "url": "https://github.com/grosdode/PCB-design",
    "stars": 49,
    "forks": 11,
    "watchers": 0,
    "open_issues": 0,
    "description": "This is a checklist for PCB design. I would suggest to read it before starting a new project and a second time before ordering the PCBs. The Automatic assembly sections is highly influenced by the pick, place podcast (https://www.pickplacepodcast.com/).",
    "main_language": "",
    "last_updated": "2025-02-06T07:18:45Z",
    "created_at": "2021-09-06T17:21:38Z",
    "activity_score": 30.0,
    "license": "GNU Affero General Public License v3.0",
    "topics": []
  },
  {
    "name": "Analog-IC-Design-Problems",
    "full_name": "AbdelrahmanHassanMuhammed/Analog-IC-Design-Problems",
    "url": "https://github.com/AbdelrahmanHassanMuhammed/Analog-IC-Design-Problems",
    "stars": 49,
    "forks": 3,
    "watchers": 0,
    "open_issues": 0,
    "description": "Solve one design problem each day for a month",
    "main_language": "",
    "last_updated": "2025-11-11T04:39:35Z",
    "created_at": "2023-01-04T22:57:26Z",
    "activity_score": 35.0,
    "license": "",
    "topics": []
  },
  {
    "name": "MOSFET_model",
    "full_name": "ACMmodel/MOSFET_model",
    "url": "https://github.com/ACMmodel/MOSFET_model",
    "stars": 49,
    "forks": 8,
    "watchers": 0,
    "open_issues": 1,
    "description": "A simple MOSFET model with only 5-DC-parameters for circuit simulation",
    "main_language": "",
    "last_updated": "2025-09-23T20:39:33Z",
    "created_at": "2023-07-25T18:03:19Z",
    "activity_score": 40.0,
    "license": "Educational Community License v2.0",
    "topics": []
  },
  {
    "name": "pennylane-lightning-gpu",
    "full_name": "PennyLaneAI/pennylane-lightning-gpu",
    "url": "https://github.com/PennyLaneAI/pennylane-lightning-gpu",
    "stars": 49,
    "forks": 10,
    "watchers": 0,
    "open_issues": 14,
    "description": "GPU enabled Lightning simulator for accelerated circuit simulation. See https://github.com/PennyLaneAI/pennylane-lightning for all future development of this project.",
    "main_language": "C++",
    "last_updated": "2024-02-05T18:36:14Z",
    "created_at": "2022-03-14T13:05:07Z",
    "activity_score": 40.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "eda_tools",
    "full_name": "vmunoz82/eda_tools",
    "url": "https://github.com/vmunoz82/eda_tools",
    "stars": 48,
    "forks": 6,
    "watchers": 0,
    "open_issues": 1,
    "description": "A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, netxpnr-ecp5, nextpnr-gowin, Amaranth HDL, Silice and Verilator.",
    "main_language": "Dockerfile",
    "last_updated": "2026-01-02T05:26:27Z",
    "created_at": "2020-12-07T14:02:37Z",
    "activity_score": 55.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "nicslu",
    "full_name": "chenxm1986/nicslu",
    "url": "https://github.com/chenxm1986/nicslu",
    "stars": 48,
    "forks": 18,
    "watchers": 0,
    "open_issues": 1,
    "description": "Parallel sparse direct solver for circuit simulation",
    "main_language": "C",
    "last_updated": "2025-10-23T06:00:39Z",
    "created_at": "2019-05-07T01:54:27Z",
    "activity_score": 50.0,
    "license": "",
    "topics": []
  },
  {
    "name": "HyQuas",
    "full_name": "thu-pacman/HyQuas",
    "url": "https://github.com/thu-pacman/HyQuas",
    "stars": 48,
    "forks": 13,
    "watchers": 0,
    "open_issues": 1,
    "description": "A hybrid partitioner based quantum circuit simulation system on GPU",
    "main_language": "C++",
    "last_updated": "2025-12-16T05:12:35Z",
    "created_at": "2021-04-29T14:41:33Z",
    "activity_score": 60.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "vsdmixedsignalflow",
    "full_name": "praharshapm/vsdmixedsignalflow",
    "url": "https://github.com/praharshapm/vsdmixedsignalflow",
    "stars": 46,
    "forks": 15,
    "watchers": 0,
    "open_issues": 1,
    "description": "This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discusses the steps to modify the current IP layouts inorder to ensure its acceptance by the EDA tools.",
    "main_language": "Verilog",
    "last_updated": "2025-12-06T15:32:57Z",
    "created_at": "2020-08-08T19:50:20Z",
    "activity_score": 60.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "Digital-Integrated-Circuit-Design",
    "full_name": "JackHCC/Digital-Integrated-Circuit-Design",
    "url": "https://github.com/JackHCC/Digital-Integrated-Circuit-Design",
    "stars": 44,
    "forks": 4,
    "watchers": 0,
    "open_issues": 0,
    "description": "北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】",
    "main_language": "Verilog",
    "last_updated": "2026-01-05T06:50:32Z",
    "created_at": "2021-10-31T04:43:14Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "ordec",
    "full_name": "tub-msc/ordec",
    "url": "https://github.com/tub-msc/ordec",
    "stars": 44,
    "forks": 3,
    "watchers": 0,
    "open_issues": 0,
    "description": "Custom IC Design Platform",
    "main_language": "Python",
    "last_updated": "2025-12-29T14:12:38Z",
    "created_at": "2025-06-02T15:03:01Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "awesome-Analog-IC-Design-Automation",
    "full_name": "parkerluxu/awesome-Analog-IC-Design-Automation",
    "url": "https://github.com/parkerluxu/awesome-Analog-IC-Design-Automation",
    "stars": 44,
    "forks": 2,
    "watchers": 0,
    "open_issues": 0,
    "description": "awesome-Analog-IC-Design-Automation",
    "main_language": "",
    "last_updated": "2025-12-17T05:38:41Z",
    "created_at": "2023-04-16T05:26:41Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "ELE559-simulations",
    "full_name": "simbilod/ELE559-simulations",
    "url": "https://github.com/simbilod/ELE559-simulations",
    "stars": 42,
    "forks": 14,
    "watchers": 0,
    "open_issues": 0,
    "description": "Workshop on photonic device and circuit simulation using open-source tools. Created for Princeton's Spring 2020 ELE559 : Photonic Systems class.",
    "main_language": "Jupyter Notebook",
    "last_updated": "2025-11-13T09:38:14Z",
    "created_at": "2020-03-04T16:12:23Z",
    "activity_score": 40.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "cktso",
    "full_name": "chenxm1986/cktso",
    "url": "https://github.com/chenxm1986/cktso",
    "stars": 40,
    "forks": 6,
    "watchers": 0,
    "open_issues": 8,
    "description": "Pursuing the best performance of linear solver in circuit simulation",
    "main_language": "C",
    "last_updated": "2025-12-13T14:36:46Z",
    "created_at": "2022-05-26T13:16:00Z",
    "activity_score": 50.0,
    "license": "",
    "topics": []
  },
  {
    "name": "QXTools.jl",
    "full_name": "JuliaQX/QXTools.jl",
    "url": "https://github.com/JuliaQX/QXTools.jl",
    "stars": 40,
    "forks": 4,
    "watchers": 0,
    "open_issues": 6,
    "description": "Julia package for quantum circuit simulation using tensor networks",
    "main_language": "Julia",
    "last_updated": "2024-11-23T18:25:20Z",
    "created_at": "2021-02-24T14:46:34Z",
    "activity_score": 35.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "HDLGen-ChatGPT",
    "full_name": "Logicademy/HDLGen-ChatGPT",
    "url": "https://github.com/Logicademy/HDLGen-ChatGPT",
    "stars": 36,
    "forks": 16,
    "watchers": 36,
    "open_issues": 11,
    "description": "HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project",
    "main_language": "Python",
    "last_updated": "2025-12-23",
    "created_at": "2022-02-07",
    "activity_score": 30.36,
    "license": "GNU Affero General Public License v3.0",
    "topics": []
  },
  {
    "name": "edaBundle_whyRD",
    "full_name": "rajdeep66/edaBundle_whyRD",
    "url": "https://github.com/rajdeep66/edaBundle_whyRD",
    "stars": 36,
    "forks": 10,
    "watchers": 0,
    "open_issues": 3,
    "description": "opensource EDA tool flor VLSI design ",
    "main_language": "Shell",
    "last_updated": "2025-12-28T10:55:52Z",
    "created_at": "2022-05-09T16:47:06Z",
    "activity_score": 50.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "eda-scripts",
    "full_name": "iDoka/eda-scripts",
    "url": "https://github.com/iDoka/eda-scripts",
    "stars": 35,
    "forks": 5,
    "watchers": 0,
    "open_issues": 1,
    "description": "Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)",
    "main_language": "Shell",
    "last_updated": "2025-12-09T20:36:20Z",
    "created_at": "2016-07-06T07:55:34Z",
    "activity_score": 55.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "EDA-IRdrop-Prediction",
    "full_name": "ycchen218/EDA-IRdrop-Prediction",
    "url": "https://github.com/ycchen218/EDA-IRdrop-Prediction",
    "stars": 34,
    "forks": 7,
    "watchers": 34,
    "open_issues": 0,
    "description": "This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.",
    "main_language": "Python",
    "last_updated": "2025-12-17",
    "created_at": "2023-06-07",
    "activity_score": 29.39,
    "license": "",
    "topics": []
  },
  {
    "name": "IceDesign",
    "full_name": "ChrisRfr/IceDesign",
    "url": "https://github.com/ChrisRfr/IceDesign",
    "stars": 34,
    "forks": 9,
    "watchers": 0,
    "open_issues": 0,
    "description": "IceDesign is a New and Modern GUI Designer for PureBasic",
    "main_language": "PureBasic",
    "last_updated": "2025-12-31T10:33:54Z",
    "created_at": "2020-07-16T10:04:02Z",
    "activity_score": 40.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "substrate2",
    "full_name": "ucb-substrate/substrate2",
    "url": "https://github.com/ucb-substrate/substrate2",
    "stars": 33,
    "forks": 3,
    "watchers": 33,
    "open_issues": 29,
    "description": "21st century electronic design automation tools, written in Rust.",
    "main_language": "Rust",
    "last_updated": "2025-11-22",
    "created_at": "2023-06-11",
    "activity_score": 26.58,
    "license": "BSD 3-Clause \"New\" or \"Revised\" License",
    "topics": []
  },
  {
    "name": "spiceAmp",
    "full_name": "olegkapitonov/spiceAmp",
    "url": "https://github.com/olegkapitonov/spiceAmp",
    "stars": 33,
    "forks": 4,
    "watchers": 0,
    "open_issues": 0,
    "description": "Non-realtime high realistic software guitar processor. Works with *.wav files as input and output. It uses ngspice for electric circuit simulation and FFT convolver with Impulse Response *.wav file for cabinet simulation.",
    "main_language": "C++",
    "last_updated": "2025-11-19T11:21:45Z",
    "created_at": "2020-05-26T08:48:39Z",
    "activity_score": 35.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "Digital-Logic-Design-Lab",
    "full_name": "Hazrat-Ali9/Digital-Logic-Design-Lab",
    "url": "https://github.com/Hazrat-Ali9/Digital-Logic-Design-Lab",
    "stars": 33,
    "forks": 0,
    "watchers": 0,
    "open_issues": 0,
    "description": "✈ Digital Logic 🚀 Design Lab an 🚁 amazing lab 🚟 focused 🚠 that brings 🛩 digital electronics 🛸 to life through ☂ interactive ⛱ experiments 🌈 circuit simulations 🚚 and real-world 🚒 hardware logic 🚝 Perfect university 🚉 students 🚂 embedded 🍔 system 🫑 learners and 🍅 aspiring 🍏 hardware 🦁 engineers 🦊",
    "main_language": "",
    "last_updated": "2025-12-30T14:17:48Z",
    "created_at": "2025-06-21T14:23:48Z",
    "activity_score": 45.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "Quplexity",
    "full_name": "MrGilli/Quplexity",
    "url": "https://github.com/MrGilli/Quplexity",
    "stars": 32,
    "forks": 7,
    "watchers": 0,
    "open_issues": 1,
    "description": "Official repo of the very fast and lightweight modular library (or accelerator) for Quantum Computer Circuit simulation.",
    "main_language": "Assembly",
    "last_updated": "2025-12-14T00:09:21Z",
    "created_at": "2024-06-18T00:06:10Z",
    "activity_score": 55.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "clash-prelude",
    "full_name": "clash-lang/clash-prelude",
    "url": "https://github.com/clash-lang/clash-prelude",
    "stars": 31,
    "forks": 27,
    "watchers": 0,
    "open_issues": 26,
    "description": "CLaSH prelude library containing datatypes and functions for circuit design",
    "main_language": "Haskell",
    "last_updated": "2023-01-28T20:04:34Z",
    "created_at": "2013-07-05T08:14:55Z",
    "activity_score": 40.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "Circuit-Designers-Etiquette",
    "full_name": "iic-jku/Circuit-Designers-Etiquette",
    "url": "https://github.com/iic-jku/Circuit-Designers-Etiquette",
    "stars": 31,
    "forks": 2,
    "watchers": 0,
    "open_issues": 3,
    "description": "A set of rules and recommendations for analog and digital circuit designers.",
    "main_language": "",
    "last_updated": "2026-01-02T14:57:01Z",
    "created_at": "2024-02-16T09:19:26Z",
    "activity_score": 55.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "dqw-ivves",
    "full_name": "soft-nougat/dqw-ivves",
    "url": "https://github.com/soft-nougat/dqw-ivves",
    "stars": 31,
    "forks": 7,
    "watchers": 0,
    "open_issues": 1,
    "description": "DQW is an EDA tool for training data.",
    "main_language": "Python",
    "last_updated": "2023-08-12T07:17:12Z",
    "created_at": "2021-01-19T13:18:05Z",
    "activity_score": 30.0,
    "license": "",
    "topics": []
  },
  {
    "name": "Analog-IC-Design",
    "full_name": "taro3y6947/Analog-IC-Design",
    "url": "https://github.com/taro3y6947/Analog-IC-Design",
    "stars": 31,
    "forks": 5,
    "watchers": 0,
    "open_issues": 0,
    "description": "一些关于模拟集成电路设计的相关学习文档",
    "main_language": "",
    "last_updated": "2025-12-28T13:53:54Z",
    "created_at": "2022-10-05T08:51:01Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "Analog-IC-Design",
    "full_name": "bishalpaudelofficial/Analog-IC-Design",
    "url": "https://github.com/bishalpaudelofficial/Analog-IC-Design",
    "stars": 31,
    "forks": 4,
    "watchers": 0,
    "open_issues": 0,
    "description": "Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.",
    "main_language": "",
    "last_updated": "2025-12-23T16:18:18Z",
    "created_at": "2022-11-08T20:14:09Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "Logic-Simulator",
    "full_name": "OmarBazaraa/Logic-Simulator",
    "url": "https://github.com/OmarBazaraa/Logic-Simulator",
    "stars": 30,
    "forks": 6,
    "watchers": 0,
    "open_issues": 0,
    "description": "A combinational logic circuit design and simulation app for Windows written in C++ using CMU graphics library.",
    "main_language": "C++",
    "last_updated": "2025-12-30T00:10:45Z",
    "created_at": "2016-05-07T14:59:47Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "LLMAutoEDA",
    "full_name": "enesmanan/LLMAutoEDA",
    "url": "https://github.com/enesmanan/LLMAutoEDA",
    "stars": 30,
    "forks": 1,
    "watchers": 0,
    "open_issues": 1,
    "description": "LLM-powered automatic EDA tool",
    "main_language": "Python",
    "last_updated": "2025-12-01T07:59:06Z",
    "created_at": "2024-12-02T20:42:17Z",
    "activity_score": 50.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "VirtuosoToolboxMatlab",
    "full_name": "curtisma/VirtuosoToolboxMatlab",
    "url": "https://github.com/curtisma/VirtuosoToolboxMatlab",
    "stars": 30,
    "forks": 6,
    "watchers": 0,
    "open_issues": 0,
    "description": "MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System",
    "main_language": "Matlab",
    "last_updated": "2025-04-10T07:19:02Z",
    "created_at": "2016-04-12T16:31:51Z",
    "activity_score": 25.0,
    "license": "",
    "topics": []
  },
  {
    "name": "analogue_design_example",
    "full_name": "yrrapt/analogue_design_example",
    "url": "https://github.com/yrrapt/analogue_design_example",
    "stars": 29,
    "forks": 7,
    "watchers": 0,
    "open_issues": 0,
    "description": "An example of analogue design using open source IC design tools",
    "main_language": "Shell",
    "last_updated": "2024-08-28T06:09:28Z",
    "created_at": "2021-07-04T12:46:30Z",
    "activity_score": 20.0,
    "license": "",
    "topics": []
  },
  {
    "name": "CircuitSolver",
    "full_name": "fegennari/CircuitSolver",
    "url": "https://github.com/fegennari/CircuitSolver",
    "stars": 28,
    "forks": 5,
    "watchers": 0,
    "open_issues": 0,
    "description": "Digital/Analog Circuit Design and Simulation System for Windows",
    "main_language": "C++",
    "last_updated": "2025-08-06T18:42:12Z",
    "created_at": "2019-01-06T07:10:21Z",
    "activity_score": 35.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "Shift-Left-EDA-Papers",
    "full_name": "iCAS-SJTU/Shift-Left-EDA-Papers",
    "url": "https://github.com/iCAS-SJTU/Shift-Left-EDA-Papers",
    "stars": 28,
    "forks": 1,
    "watchers": 0,
    "open_issues": 0,
    "description": "This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).",
    "main_language": "",
    "last_updated": "2026-01-04T14:29:04Z",
    "created_at": "2025-08-02T03:29:19Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "qucsator_rf",
    "full_name": "ra3xdh/qucsator_rf",
    "url": "https://github.com/ra3xdh/qucsator_rf",
    "stars": 28,
    "forks": 7,
    "watchers": 0,
    "open_issues": 8,
    "description": "Qucsator-RF is RF circuit simulation kernel for Qucs-S",
    "main_language": "C++",
    "last_updated": "2025-12-28T15:16:02Z",
    "created_at": "2023-10-28T10:42:28Z",
    "activity_score": 50.0,
    "license": "GNU General Public License v2.0",
    "topics": []
  },
  {
    "name": "SPICE",
    "full_name": "s94285/SPICE",
    "url": "https://github.com/s94285/SPICE",
    "stars": 28,
    "forks": 5,
    "watchers": 0,
    "open_issues": 0,
    "description": "A LTSPICE like circuit simulation software, base on Qt",
    "main_language": "C++",
    "last_updated": "2025-11-23T11:30:55Z",
    "created_at": "2018-11-24T08:10:44Z",
    "activity_score": 40.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "MACE",
    "full_name": "Alaya-in-Matrix/MACE",
    "url": "https://github.com/Alaya-in-Matrix/MACE",
    "stars": 27,
    "forks": 8,
    "watchers": 0,
    "open_issues": 1,
    "description": "code for the ICML2018 paper \"Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design\"",
    "main_language": "C++",
    "last_updated": "2025-11-13T03:38:47Z",
    "created_at": "2018-05-19T07:04:39Z",
    "activity_score": 45.0,
    "license": "",
    "topics": []
  },
  {
    "name": "FALCON",
    "full_name": "AsalMehradfar/FALCON",
    "url": "https://github.com/AsalMehradfar/FALCON",
    "stars": 27,
    "forks": 4,
    "watchers": 0,
    "open_issues": 0,
    "description": "The implementation of FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design (NeurIPS 2025)",
    "main_language": "Python",
    "last_updated": "2026-01-03T17:21:57Z",
    "created_at": "2025-05-29T05:38:17Z",
    "activity_score": 45.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "nvme-pcie-to-fabrics-proxy",
    "full_name": "sakura-internet/nvme-pcie-to-fabrics-proxy",
    "url": "https://github.com/sakura-internet/nvme-pcie-to-fabrics-proxy",
    "stars": 27,
    "forks": 4,
    "watchers": 0,
    "open_issues": 0,
    "description": "(under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/write commands are relayed into specific NVMe/TCP target",
    "main_language": "C",
    "last_updated": "2025-12-29T17:06:52Z",
    "created_at": "2023-02-07T05:14:52Z",
    "activity_score": 45.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "100daysofRTL",
    "full_name": "hughbyrne10/100daysofRTL",
    "url": "https://github.com/hughbyrne10/100daysofRTL",
    "stars": 27,
    "forks": 1,
    "watchers": 0,
    "open_issues": 0,
    "description": "100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field.",
    "main_language": "SystemVerilog",
    "last_updated": "2025-05-10T04:02:07Z",
    "created_at": "2023-03-27T10:50:01Z",
    "activity_score": 25.0,
    "license": "",
    "topics": []
  },
  {
    "name": "DeepOHeat",
    "full_name": "Cadence-Celsius/DeepOHeat",
    "url": "https://github.com/Cadence-Celsius/DeepOHeat",
    "stars": 25,
    "forks": 5,
    "watchers": 0,
    "open_issues": 2,
    "description": "Code release of \"DeepOHeat: Operator Learning-based Ultra-fast Thermal Simulation in 3D-IC Design\", DAC 2023. https://arxiv.org/pdf/2302.12949",
    "main_language": "Python",
    "last_updated": "2025-12-30T04:03:28Z",
    "created_at": "2024-09-03T19:25:47Z",
    "activity_score": 55.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "IC_Lab",
    "full_name": "max2468tw/IC_Lab",
    "url": "https://github.com/max2468tw/IC_Lab",
    "stars": 24,
    "forks": 9,
    "watchers": 0,
    "open_issues": 1,
    "description": "NCTU 2018 Spring Integrated Circuit Design Laboratory",
    "main_language": "Coq",
    "last_updated": "2024-09-12T01:22:47Z",
    "created_at": "2018-03-19T07:13:59Z",
    "activity_score": 30.0,
    "license": "",
    "topics": []
  },
  {
    "name": "Integrated_Circuit_Design_Laboratory_IC_Lab",
    "full_name": "zli87/Integrated_Circuit_Design_Laboratory_IC_Lab",
    "url": "https://github.com/zli87/Integrated_Circuit_Design_Laboratory_IC_Lab",
    "stars": 24,
    "forks": 4,
    "watchers": 0,
    "open_issues": 0,
    "description": "Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.",
    "main_language": "Verilog",
    "last_updated": "2025-12-20T13:18:14Z",
    "created_at": "2021-01-19T17:00:14Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "ESSCIRC23-os-neuromorphic-tutorial",
    "full_name": "jeshraghian/ESSCIRC23-os-neuromorphic-tutorial",
    "url": "https://github.com/jeshraghian/ESSCIRC23-os-neuromorphic-tutorial",
    "stars": 24,
    "forks": 4,
    "watchers": 0,
    "open_issues": 0,
    "description": "Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.",
    "main_language": "Jupyter Notebook",
    "last_updated": "2025-09-13T14:40:06Z",
    "created_at": "2023-09-11T06:14:25Z",
    "activity_score": 35.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "EDA-info",
    "full_name": "LQY404/EDA-info",
    "url": "https://github.com/LQY404/EDA-info",
    "stars": 24,
    "forks": 1,
    "watchers": 0,
    "open_issues": 0,
    "description": "the awesome work, project and lab of EDA (Electronic Design Automation). continue update...",
    "main_language": "",
    "last_updated": "2025-12-14T01:45:38Z",
    "created_at": "2023-07-08T06:37:18Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "EDA-Congestion-Prediction",
    "full_name": "ycchen218/EDA-Congestion-Prediction",
    "url": "https://github.com/ycchen218/EDA-Congestion-Prediction",
    "stars": 23,
    "forks": 4,
    "watchers": 0,
    "open_issues": 1,
    "description": "This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.",
    "main_language": "Python",
    "last_updated": "2025-12-23T14:52:12Z",
    "created_at": "2023-05-26T11:57:34Z",
    "activity_score": 50.0,
    "license": "",
    "topics": []
  },
  {
    "name": "gatery",
    "full_name": "synogate/gatery",
    "url": "https://github.com/synogate/gatery",
    "stars": 22,
    "forks": 5,
    "watchers": 0,
    "open_issues": 1,
    "description": "Gatery, a library for circuit design.",
    "main_language": "C++",
    "last_updated": "2025-12-08T14:57:02Z",
    "created_at": "2021-04-08T13:20:23Z",
    "activity_score": 50.0,
    "license": "GNU Lesser General Public License v3.0",
    "topics": []
  },
  {
    "name": "sequential-circuit-designer",
    "full_name": "abdur-rafi/sequential-circuit-designer",
    "url": "https://github.com/abdur-rafi/sequential-circuit-designer",
    "stars": 22,
    "forks": 0,
    "watchers": 0,
    "open_issues": 0,
    "description": "A webapp for quickly designing sequential circuit",
    "main_language": "TypeScript",
    "last_updated": "2025-04-17T18:18:32Z",
    "created_at": "2021-10-03T09:52:30Z",
    "activity_score": 25.0,
    "license": "",
    "topics": []
  },
  {
    "name": "neurafuzz",
    "full_name": "mcomunita/neurafuzz",
    "url": "https://github.com/mcomunita/neurafuzz",
    "stars": 22,
    "forks": 0,
    "watchers": 0,
    "open_issues": 0,
    "description": "Neural audio plugin trained on custom analog fuzz circuit design",
    "main_language": "Python",
    "last_updated": "2025-07-16T09:27:55Z",
    "created_at": "2023-03-23T10:32:39Z",
    "activity_score": 35.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "AudioEffectsProject",
    "full_name": "robertklee/AudioEffectsProject",
    "url": "https://github.com/robertklee/AudioEffectsProject",
    "stars": 22,
    "forks": 2,
    "watchers": 0,
    "open_issues": 0,
    "description": "Audio Effects Circuit Design & Embedded Systems (STM32F407 microcontroller) Design Project. Goal: with an analog audio input, pitch shift or add echo effect and output to a speaker. Circuit: designed AC level shifting circuit, active bandpass filter, LED matrix display and DAC quantization error smoothing in KiCad; manufactured as a printed circuit board; soldered components and tested PCB. Embedded Systems: FFT to extract frequency domain; NVIC with timer-raised interrupts to service analog sampling, button debouncing, and image display on LED matrix; memory and clock cycle optimizations",
    "main_language": "C",
    "last_updated": "2025-12-27T12:49:00Z",
    "created_at": "2018-07-17T20:48:39Z",
    "activity_score": 45.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "QCViewer",
    "full_name": "aparent/QCViewer",
    "url": "https://github.com/aparent/QCViewer",
    "stars": 21,
    "forks": 8,
    "watchers": 0,
    "open_issues": 11,
    "description": "A visual quantum circuit design and simulation tool.",
    "main_language": "C++",
    "last_updated": "2023-02-17T07:00:54Z",
    "created_at": "2012-01-11T17:49:28Z",
    "activity_score": 35.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "ise14",
    "full_name": "vmunoz82/ise14",
    "url": "https://github.com/vmunoz82/ise14",
    "stars": 21,
    "forks": 8,
    "watchers": 0,
    "open_issues": 4,
    "description": "EDA Tools: Xilinx ISE 14.7 Dockerfile",
    "main_language": "PowerShell",
    "last_updated": "2024-10-02T16:13:24Z",
    "created_at": "2021-06-30T09:36:04Z",
    "activity_score": 30.0,
    "license": "",
    "topics": []
  },
  {
    "name": "Simulation",
    "full_name": "aKaReZa75/Simulation",
    "url": "https://github.com/aKaReZa75/Simulation",
    "stars": 21,
    "forks": 0,
    "watchers": 0,
    "open_issues": 0,
    "description": "Master circuit simulation with this guide, covering popular software like Proteus, LTSpice, and more. Learn from basic interface navigation to advanced DC, transient, and AC analysis techniques through practical examples.",
    "main_language": "",
    "last_updated": "2025-12-22T14:57:28Z",
    "created_at": "2023-11-12T08:45:35Z",
    "activity_score": 40.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm",
    "full_name": "Geetima2021/PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm",
    "url": "https://github.com/Geetima2021/PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm",
    "stars": 20,
    "forks": 3,
    "watchers": 0,
    "open_issues": 0,
    "description": "This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.",
    "main_language": "",
    "last_updated": "2025-04-20T01:05:35Z",
    "created_at": "2021-07-31T03:18:44Z",
    "activity_score": 25.0,
    "license": "",
    "topics": []
  },
  {
    "name": "homebrew-kicad",
    "full_name": "metacollin/homebrew-kicad",
    "url": "https://github.com/metacollin/homebrew-kicad",
    "stars": 19,
    "forks": 5,
    "watchers": 0,
    "open_issues": 4,
    "description": "Homebrew tap for KiCad, the electronic design automation suite.",
    "main_language": "Ruby",
    "last_updated": "2024-04-21T12:11:45Z",
    "created_at": "2014-12-28T17:16:24Z",
    "activity_score": 35.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "pyoa",
    "full_name": "henjo/pyoa",
    "url": "https://github.com/henjo/pyoa",
    "stars": 18,
    "forks": 5,
    "watchers": 0,
    "open_issues": 0,
    "description": "Donald Amundson's Python interface to OpenAccess IC design data API ",
    "main_language": "C++",
    "last_updated": "2025-07-18T06:26:22Z",
    "created_at": "2010-04-23T06:56:15Z",
    "activity_score": 30.0,
    "license": "",
    "topics": []
  },
  {
    "name": "spicegui",
    "full_name": "rafael1193/spicegui",
    "url": "https://github.com/rafael1193/spicegui",
    "stars": 17,
    "forks": 6,
    "watchers": 0,
    "open_issues": 1,
    "description": "Graphical user interface for circuit simulation on GNU/Linux using ngspice",
    "main_language": "Python",
    "last_updated": "2025-05-14T23:36:54Z",
    "created_at": "2014-09-03T18:13:35Z",
    "activity_score": 35.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "Power-Electronic-Circuit-Simulation-Technology-Based-on-MATLAB-Simulink",
    "full_name": "ryc3221775293/Power-Electronic-Circuit-Simulation-Technology-Based-on-MATLAB-Simulink",
    "url": "https://github.com/ryc3221775293/Power-Electronic-Circuit-Simulation-Technology-Based-on-MATLAB-Simulink",
    "stars": 17,
    "forks": 3,
    "watchers": 0,
    "open_issues": 1,
    "description": "基于MATLAB/Simulink的电力电子电路仿真技术",
    "main_language": "",
    "last_updated": "2025-10-23T12:23:28Z",
    "created_at": "2018-12-25T14:11:48Z",
    "activity_score": 45.0,
    "license": "",
    "topics": []
  },
  {
    "name": "IC-Design-Contest-ARM-CUP",
    "full_name": "ganyunhan/IC-Design-Contest-ARM-CUP",
    "url": "https://github.com/ganyunhan/IC-Design-Contest-ARM-CUP",
    "stars": 16,
    "forks": 1,
    "watchers": 0,
    "open_issues": 0,
    "description": "集成电路设计大赛ARM杯作品，获得2021年ARM企业杯",
    "main_language": "VHDL",
    "last_updated": "2025-07-17T17:55:13Z",
    "created_at": "2021-07-31T05:45:54Z",
    "activity_score": 30.0,
    "license": "",
    "topics": []
  },
  {
    "name": "LinQu.jl",
    "full_name": "YiqingZhouKelly/LinQu.jl",
    "url": "https://github.com/YiqingZhouKelly/LinQu.jl",
    "stars": 16,
    "forks": 1,
    "watchers": 0,
    "open_issues": 0,
    "description": "Julia library for quantum circuit simulation using tensor networks",
    "main_language": "Julia",
    "last_updated": "2025-01-30T06:51:53Z",
    "created_at": "2019-05-30T22:49:52Z",
    "activity_score": 30.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "JDigitalSimulator",
    "full_name": "kristian/JDigitalSimulator",
    "url": "https://github.com/kristian/JDigitalSimulator",
    "stars": 15,
    "forks": 5,
    "watchers": 0,
    "open_issues": 0,
    "description": "JDigitalSimulator is a plattform independend Electronic Design Automation software entirely build in Java.",
    "main_language": "Java",
    "last_updated": "2025-10-06T09:01:20Z",
    "created_at": "2017-03-11T21:42:41Z",
    "activity_score": 30.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "pyEDAA.ProjectModel",
    "full_name": "edaa-org/pyEDAA.ProjectModel",
    "url": "https://github.com/edaa-org/pyEDAA.ProjectModel",
    "stars": 15,
    "forks": 1,
    "watchers": 0,
    "open_issues": 32,
    "description": "An abstract model of EDA tool projects.",
    "main_language": "Python",
    "last_updated": "2025-10-29T21:33:03Z",
    "created_at": "2021-08-27T19:08:50Z",
    "activity_score": 50.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "nix-eda",
    "full_name": "fossi-foundation/nix-eda",
    "url": "https://github.com/fossi-foundation/nix-eda",
    "stars": 15,
    "forks": 0,
    "watchers": 0,
    "open_issues": 1,
    "description": "Nix flake for more up-to-date versions of EDA tools",
    "main_language": "Nix",
    "last_updated": "2025-12-25T12:37:27Z",
    "created_at": "2025-03-31T08:38:53Z",
    "activity_score": 55.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "Phase-locked-loop-IC-design",
    "full_name": "Gklkrshna/Phase-locked-loop-IC-design",
    "url": "https://github.com/Gklkrshna/Phase-locked-loop-IC-design",
    "stars": 15,
    "forks": 2,
    "watchers": 0,
    "open_issues": 0,
    "description": "VSD workshop - Phase Locked Loop(PLL) IC Design",
    "main_language": "",
    "last_updated": "2025-07-15T03:09:26Z",
    "created_at": "2021-08-01T13:57:58Z",
    "activity_score": 30.0,
    "license": "",
    "topics": []
  },
  {
    "name": "qdao",
    "full_name": "Zhaoyilunnn/qdao",
    "url": "https://github.com/Zhaoyilunnn/qdao",
    "stars": 15,
    "forks": 6,
    "watchers": 0,
    "open_issues": 9,
    "description": "Full State Quantum Circuit Simulation Beyond Memory Limit",
    "main_language": "Python",
    "last_updated": "2025-12-31T12:30:26Z",
    "created_at": "2023-05-19T13:37:31Z",
    "activity_score": 55.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "pennylane-lightning-kokkos",
    "full_name": "PennyLaneAI/pennylane-lightning-kokkos",
    "url": "https://github.com/PennyLaneAI/pennylane-lightning-kokkos",
    "stars": 15,
    "forks": 3,
    "watchers": 0,
    "open_issues": 8,
    "description": "Kokkos enabled Lightning simulator for accelerated circuit simulation. See https://github.com/PennyLaneAI/pennylane-lightning for all future development of this project.",
    "main_language": "C++",
    "last_updated": "2024-04-28T01:49:46Z",
    "created_at": "2022-09-02T19:19:55Z",
    "activity_score": 35.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "PowerStart-Simulink-for-Power-Electronics-Beginners",
    "full_name": "kamrider/PowerStart-Simulink-for-Power-Electronics-Beginners",
    "url": "https://github.com/kamrider/PowerStart-Simulink-for-Power-Electronics-Beginners",
    "stars": 15,
    "forks": 3,
    "watchers": 0,
    "open_issues": 0,
    "description": "本项目覆盖了AC-AC、AC-DC、DC-DC和DC-AC的基本电路仿真，旨在通过实际操作帮助用户理解电力电子的基本原理和应用。 It includes basic circuit simulations for AC-AC, AC-DC, DC-DC, and DC-AC, aimed at helping users understand the fundamental principles and applications of power electronics. ",
    "main_language": "C",
    "last_updated": "2025-12-27T01:27:30Z",
    "created_at": "2024-04-21T04:32:13Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "quartus13",
    "full_name": "vmunoz82/quartus13",
    "url": "https://github.com/vmunoz82/quartus13",
    "stars": 14,
    "forks": 3,
    "watchers": 0,
    "open_issues": 0,
    "description": "EDA Tools: Altera Quartus 13 Dockerfile",
    "main_language": "C",
    "last_updated": "2025-12-12T23:11:41Z",
    "created_at": "2021-06-30T10:09:46Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "brinton",
    "full_name": "sciencegraph/brinton",
    "url": "https://github.com/sciencegraph/brinton",
    "stars": 14,
    "forks": 2,
    "watchers": 0,
    "open_issues": 2,
    "description": "A graphical EDA tool",
    "main_language": "R",
    "last_updated": "2025-10-06T09:27:47Z",
    "created_at": "2019-05-18T07:37:08Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "EdaTools",
    "full_name": "Rafa350/EdaTools",
    "url": "https://github.com/Rafa350/EdaTools",
    "stars": 14,
    "forks": 1,
    "watchers": 0,
    "open_issues": 1,
    "description": "Tools por PCB build",
    "main_language": "C#",
    "last_updated": "2025-08-18T09:34:42Z",
    "created_at": "2019-01-16T18:49:32Z",
    "activity_score": 40.0,
    "license": "GNU Lesser General Public License v3.0",
    "topics": []
  },
  {
    "name": "novaad",
    "full_name": "das-dias/novaad",
    "url": "https://github.com/das-dias/novaad",
    "stars": 14,
    "forks": 2,
    "watchers": 0,
    "open_issues": 0,
    "description": "An EDA tool for automatic device sizing using Gm/Id method.",
    "main_language": "Python",
    "last_updated": "2025-06-19T13:38:28Z",
    "created_at": "2024-08-29T08:29:49Z",
    "activity_score": 30.0,
    "license": "BSD 2-Clause \"Simplified\" License",
    "topics": []
  },
  {
    "name": "pyEDAA.Reports",
    "full_name": "edaa-org/pyEDAA.Reports",
    "url": "https://github.com/edaa-org/pyEDAA.Reports",
    "stars": 14,
    "forks": 1,
    "watchers": 0,
    "open_issues": 10,
    "description": "Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.",
    "main_language": "Python",
    "last_updated": "2025-10-29T21:51:29Z",
    "created_at": "2021-04-11T22:43:17Z",
    "activity_score": 50.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "pandora",
    "full_name": "ioanamoflic/pandora",
    "url": "https://github.com/ioanamoflic/pandora",
    "stars": 13,
    "forks": 7,
    "watchers": 0,
    "open_issues": 1,
    "description": "Ultra-Large-Scale Quantum Circuit Design Automation",
    "main_language": "Python",
    "last_updated": "2025-12-30T10:41:15Z",
    "created_at": "2024-06-03T12:28:19Z",
    "activity_score": 55.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "QEDA_old",
    "full_name": "Spooky-Manufacturing/QEDA_old",
    "url": "https://github.com/Spooky-Manufacturing/QEDA_old",
    "stars": 13,
    "forks": 7,
    "watchers": 0,
    "open_issues": 6,
    "description": "Quantum electronic design automation software for optical circuits",
    "main_language": "Python",
    "last_updated": "2022-07-05T03:55:50Z",
    "created_at": "2019-10-11T07:08:56Z",
    "activity_score": 30.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "project_Automated_Circuit_To_VLSI_Layout",
    "full_name": "BhushanKolhe1920/project_Automated_Circuit_To_VLSI_Layout",
    "url": "https://github.com/BhushanKolhe1920/project_Automated_Circuit_To_VLSI_Layout",
    "stars": 13,
    "forks": 3,
    "watchers": 0,
    "open_issues": 0,
    "description": "Project Name: Automated Circuit To MAGIC VLSI layout Using Open Source EDA Tools",
    "main_language": "SourcePawn",
    "last_updated": "2026-01-02T13:42:47Z",
    "created_at": "2020-06-10T14:20:07Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "OpenIC",
    "full_name": "AhmedLilah/OpenIC",
    "url": "https://github.com/AhmedLilah/OpenIC",
    "stars": 13,
    "forks": 2,
    "watchers": 0,
    "open_issues": 0,
    "description": "Open source tools for IC design",
    "main_language": "",
    "last_updated": "2025-10-11T04:44:39Z",
    "created_at": "2024-09-28T12:05:01Z",
    "activity_score": 35.0,
    "license": "",
    "topics": []
  },
  {
    "name": "IC-design-general",
    "full_name": "MasterPu2020/IC-design-general",
    "url": "https://github.com/MasterPu2020/IC-design-general",
    "stars": 13,
    "forks": 1,
    "watchers": 0,
    "open_issues": 0,
    "description": "数字IC设计笔试相关的一些电路代码",
    "main_language": "Verilog",
    "last_updated": "2025-10-07T11:07:32Z",
    "created_at": "2023-08-26T19:07:23Z",
    "activity_score": 35.0,
    "license": "",
    "topics": []
  },
  {
    "name": "opensrc_analog",
    "full_name": "eescottie/opensrc_analog",
    "url": "https://github.com/eescottie/opensrc_analog",
    "stars": 13,
    "forks": 1,
    "watchers": 0,
    "open_issues": 0,
    "description": "Providing examples on how to setup and use xschem, ngspice, and gaw, to do analog IC design",
    "main_language": "Shell",
    "last_updated": "2025-12-24T11:38:39Z",
    "created_at": "2022-06-25T06:30:32Z",
    "activity_score": 45.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "pyWRspice",
    "full_name": "BBN-Q/pyWRspice",
    "url": "https://github.com/BBN-Q/pyWRspice",
    "stars": 13,
    "forks": 6,
    "watchers": 0,
    "open_issues": 1,
    "description": "Python wrapper for WRspice circuit simulation",
    "main_language": "Python",
    "last_updated": "2025-09-29T07:14:48Z",
    "created_at": "2019-09-24T15:16:53Z",
    "activity_score": 45.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "elmer_circuitbuilder",
    "full_name": "ElmerCSC/elmer_circuitbuilder",
    "url": "https://github.com/ElmerCSC/elmer_circuitbuilder",
    "stars": 13,
    "forks": 8,
    "watchers": 0,
    "open_issues": 3,
    "description": "Python module for creating the circuit simulation definitions for Elmer FEM ",
    "main_language": "Python",
    "last_updated": "2025-09-26T13:34:42Z",
    "created_at": "2021-10-26T09:17:46Z",
    "activity_score": 40.0,
    "license": "GNU Lesser General Public License v3.0",
    "topics": []
  },
  {
    "name": "Simulacra",
    "full_name": "Immortalin/Simulacra",
    "url": "https://github.com/Immortalin/Simulacra",
    "stars": 13,
    "forks": 2,
    "watchers": 0,
    "open_issues": 0,
    "description": "Simple and Ideal Circuit Simulation",
    "main_language": "Java",
    "last_updated": "2023-06-29T21:08:54Z",
    "created_at": "2017-11-21T14:50:46Z",
    "activity_score": 20.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "Advanced-STM32-Simulations-",
    "full_name": "marwen-maghrebi/Advanced-STM32-Simulations-",
    "url": "https://github.com/marwen-maghrebi/Advanced-STM32-Simulations-",
    "stars": 13,
    "forks": 3,
    "watchers": 0,
    "open_issues": 0,
    "description": "This repository contains professional STM32 embedded systems projects, each including Proteus circuit simulations for hardware validation. The projects demonstrate advanced peripheral configurations (USART, SPI, ADC, TIMERS) using HAL libraries with optional low-level optimization.",
    "main_language": "C",
    "last_updated": "2026-01-02T14:47:07Z",
    "created_at": "2025-05-14T10:51:08Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "EDA-DRC-Prediction",
    "full_name": "ycchen218/EDA-DRC-Prediction",
    "url": "https://github.com/ycchen218/EDA-DRC-Prediction",
    "stars": 12,
    "forks": 4,
    "watchers": 0,
    "open_issues": 0,
    "description": "This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.",
    "main_language": "Python",
    "last_updated": "2025-06-03T13:43:54Z",
    "created_at": "2023-05-30T13:35:55Z",
    "activity_score": 25.0,
    "license": "",
    "topics": []
  },
  {
    "name": "edapack",
    "full_name": "EDAPack/edapack",
    "url": "https://github.com/EDAPack/edapack",
    "stars": 12,
    "forks": 4,
    "watchers": 0,
    "open_issues": 1,
    "description": "Provides a packaged collection of open source EDA tools",
    "main_language": "Python",
    "last_updated": "2023-06-08T11:57:18Z",
    "created_at": "2013-10-17T15:21:30Z",
    "activity_score": 35.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "vlsi-notes",
    "full_name": "ahegazy/vlsi-notes",
    "url": "https://github.com/ahegazy/vlsi-notes",
    "stars": 12,
    "forks": 5,
    "watchers": 0,
    "open_issues": 0,
    "description": "Digital IC design and vlsi notes",
    "main_language": "",
    "last_updated": "2025-05-26T12:00:14Z",
    "created_at": "2020-04-21T09:54:05Z",
    "activity_score": 25.0,
    "license": "",
    "topics": []
  },
  {
    "name": "Sym-CTS",
    "full_name": "erihsu/Sym-CTS",
    "url": "https://github.com/erihsu/Sym-CTS",
    "stars": 11,
    "forks": 6,
    "watchers": 0,
    "open_issues": 2,
    "description": "symmetric clock tree synthesis for NTV IC design",
    "main_language": "Python",
    "last_updated": "2025-10-27T06:53:49Z",
    "created_at": "2020-02-04T08:05:32Z",
    "activity_score": 45.0,
    "license": "",
    "topics": []
  },
  {
    "name": "IC-Design",
    "full_name": "LBL-ICS/IC-Design",
    "url": "https://github.com/LBL-ICS/IC-Design",
    "stars": 11,
    "forks": 1,
    "watchers": 0,
    "open_issues": 0,
    "description": "Integrated Circuit Design -  IC Design Flow and Project-Based Learning",
    "main_language": "Verilog",
    "last_updated": "2025-12-31T09:11:50Z",
    "created_at": "2024-08-19T20:26:24Z",
    "activity_score": 40.0,
    "license": "",
    "topics": []
  },
  {
    "name": "MIX",
    "full_name": "blutsvente/MIX",
    "url": "https://github.com/blutsvente/MIX",
    "stars": 10,
    "forks": 2,
    "watchers": 0,
    "open_issues": 0,
    "description": "Micronas Interconnect Expander (Electronic Design Automation, Electronic System-Level Design)",
    "main_language": "Perl",
    "last_updated": "2025-10-23T22:46:27Z",
    "created_at": "2009-12-15T13:52:13Z",
    "activity_score": 30.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "substrate",
    "full_name": "ucb-substrate/substrate",
    "url": "https://github.com/ucb-substrate/substrate",
    "stars": 10,
    "forks": 1,
    "watchers": 0,
    "open_issues": 0,
    "description": "21st century electronic design automation tools, written in Rust.",
    "main_language": "Rust",
    "last_updated": "2025-05-23T02:55:25Z",
    "created_at": "2023-04-10T01:37:10Z",
    "activity_score": 25.0,
    "license": "BSD 3-Clause \"New\" or \"Revised\" License",
    "topics": []
  },
  {
    "name": "IC-designer",
    "full_name": "Qingchuan-Ma/IC-designer",
    "url": "https://github.com/Qingchuan-Ma/IC-designer",
    "stars": 10,
    "forks": 3,
    "watchers": 0,
    "open_issues": 0,
    "description": "note about IC knowledge",
    "main_language": "",
    "last_updated": "2025-08-09T18:03:04Z",
    "created_at": "2021-10-29T05:16:13Z",
    "activity_score": 25.0,
    "license": "",
    "topics": []
  },
  {
    "name": "IC-Design-Contest",
    "full_name": "XDEv11/IC-Design-Contest",
    "url": "https://github.com/XDEv11/IC-Design-Contest",
    "stars": 10,
    "forks": 1,
    "watchers": 0,
    "open_issues": 0,
    "description": "",
    "main_language": "Verilog",
    "last_updated": "2025-11-24T20:09:48Z",
    "created_at": "2021-03-26T11:26:11Z",
    "activity_score": 20.0,
    "license": "",
    "topics": []
  },
  {
    "name": "Blockdiagramm.Avalonia",
    "full_name": "Aperture-Electronic/Blockdiagramm.Avalonia",
    "url": "https://github.com/Aperture-Electronic/Blockdiagramm.Avalonia",
    "stars": 10,
    "forks": 0,
    "watchers": 0,
    "open_issues": 0,
    "description": "Blockdiagramm is a graphical block design tool for IC design",
    "main_language": "C#",
    "last_updated": "2025-12-13T02:14:28Z",
    "created_at": "2023-04-11T09:49:36Z",
    "activity_score": 35.0,
    "license": "GNU General Public License v2.0",
    "topics": []
  },
  {
    "name": "gpt_gnn_3D_partitioner",
    "full_name": "azwad-tamir/gpt_gnn_3D_partitioner",
    "url": "https://github.com/azwad-tamir/gpt_gnn_3D_partitioner",
    "stars": 10,
    "forks": 1,
    "watchers": 0,
    "open_issues": 0,
    "description": "A GPT-GNN based verilog netlist partitioner for 3D IC design",
    "main_language": "Verilog",
    "last_updated": "2025-12-16T08:05:41Z",
    "created_at": "2022-11-12T09:26:41Z",
    "activity_score": 40.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "Quantum-circuits-design",
    "full_name": "RindJLU/Quantum-circuits-design",
    "url": "https://github.com/RindJLU/Quantum-circuits-design",
    "stars": 9,
    "forks": 0,
    "watchers": 0,
    "open_issues": 0,
    "description": "",
    "main_language": "Python",
    "last_updated": "2025-05-14T14:21:54Z",
    "created_at": "2017-11-17T10:20:45Z",
    "activity_score": 10.0,
    "license": "",
    "topics": []
  },
  {
    "name": "awesome-AIEDA-works",
    "full_name": "OSCC-Project/awesome-AIEDA-works",
    "url": "https://github.com/OSCC-Project/awesome-AIEDA-works",
    "stars": 9,
    "forks": 2,
    "watchers": 0,
    "open_issues": 0,
    "description": "AI4EDA: AI Works for Electronic Design Automation",
    "main_language": "",
    "last_updated": "2025-12-03T04:08:17Z",
    "created_at": "2025-07-02T12:25:50Z",
    "activity_score": 30.0,
    "license": "",
    "topics": []
  },
  {
    "name": "minecraft-eda",
    "full_name": "porglezomp/minecraft-eda",
    "url": "https://github.com/porglezomp/minecraft-eda",
    "stars": 9,
    "forks": 0,
    "watchers": 0,
    "open_issues": 0,
    "description": "Electronic design automation for Minecraft",
    "main_language": "Python",
    "last_updated": "2024-05-09T16:42:33Z",
    "created_at": "2019-04-29T06:49:23Z",
    "activity_score": 15.0,
    "license": "",
    "topics": []
  },
  {
    "name": "Digital_IC_Design",
    "full_name": "jyuwaaw/Digital_IC_Design",
    "url": "https://github.com/jyuwaaw/Digital_IC_Design",
    "stars": 9,
    "forks": 0,
    "watchers": 0,
    "open_issues": 0,
    "description": "高级数字IC设计 For HUST IC major by Benji, Class of 2019",
    "main_language": "Verilog",
    "last_updated": "2025-05-18T05:03:51Z",
    "created_at": "2023-03-24T16:22:13Z",
    "activity_score": 20.0,
    "license": "GNU General Public License v3.0",
    "topics": []
  },
  {
    "name": "8-bit-cpu",
    "full_name": "Daragh-Crowley/8-bit-cpu",
    "url": "https://github.com/Daragh-Crowley/8-bit-cpu",
    "stars": 9,
    "forks": 1,
    "watchers": 0,
    "open_issues": 0,
    "description": "Project demonstrating the design and testing of an 8 bit CPU in Verilog for EE4023 Digital IC Design module at UCC, 2020/2021",
    "main_language": "SystemVerilog",
    "last_updated": "2025-09-21T00:53:12Z",
    "created_at": "2021-11-25T15:16:36Z",
    "activity_score": 25.0,
    "license": "",
    "topics": []
  },
  {
    "name": "edaa-org.github.io",
    "full_name": "edaa-org/edaa-org.github.io",
    "url": "https://github.com/edaa-org/edaa-org.github.io",
    "stars": 8,
    "forks": 2,
    "watchers": 0,
    "open_issues": 7,
    "description": "Conceptual model for characterizing the abstraction layers in Electronic Design Automation projects.",
    "main_language": "Python",
    "last_updated": "2024-10-24T08:39:52Z",
    "created_at": "2021-09-05T03:22:56Z",
    "activity_score": 25.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "MINGW-packages",
    "full_name": "hdl/MINGW-packages",
    "url": "https://github.com/hdl/MINGW-packages",
    "stars": 8,
    "forks": 0,
    "watchers": 0,
    "open_issues": 3,
    "description": "Electronic design automation (EDA) package recipes for MinGW-w64 (MSYS2)",
    "main_language": "Shell",
    "last_updated": "2025-03-09T19:41:35Z",
    "created_at": "2020-10-21T20:38:49Z",
    "activity_score": 30.0,
    "license": "",
    "topics": []
  },
  {
    "name": "eda",
    "full_name": "clothbot/eda",
    "url": "https://github.com/clothbot/eda",
    "stars": 7,
    "forks": 3,
    "watchers": 0,
    "open_issues": 0,
    "description": "Electronic Design Automation",
    "main_language": "Python",
    "last_updated": "2025-02-07T09:56:27Z",
    "created_at": "2010-05-27T03:22:14Z",
    "activity_score": 20.0,
    "license": "",
    "topics": []
  },
  {
    "name": "ECAD",
    "full_name": "XProger/ECAD",
    "url": "https://github.com/XProger/ECAD",
    "stars": 7,
    "forks": 2,
    "watchers": 0,
    "open_issues": 0,
    "description": "Electronic design automation system written on Assembler",
    "main_language": "Assembly",
    "last_updated": "2025-07-07T13:19:21Z",
    "created_at": "2015-06-04T08:14:49Z",
    "activity_score": 25.0,
    "license": "BSD 2-Clause \"Simplified\" License",
    "topics": []
  },
  {
    "name": "def2image",
    "full_name": "SJTU-YONGFU-RESEARCH-GRP/def2image",
    "url": "https://github.com/SJTU-YONGFU-RESEARCH-GRP/def2image",
    "stars": 7,
    "forks": 0,
    "watchers": 0,
    "open_issues": 0,
    "description": "A comprehensive Python toolkit for processing electronic design automation (EDA) files, converting DEF (Design Exchange Format) and LEF (Library Exchange Format) files into visual representations and animated GIFs.",
    "main_language": "Python",
    "last_updated": "2025-11-30T14:13:48Z",
    "created_at": "2025-11-25T09:12:02Z",
    "activity_score": 30.0,
    "license": "Other",
    "topics": []
  },
  {
    "name": "Termux-packages",
    "full_name": "hdl/Termux-packages",
    "url": "https://github.com/hdl/Termux-packages",
    "stars": 6,
    "forks": 1,
    "watchers": 0,
    "open_issues": 3,
    "description": "Electronic design automation (EDA) package recipes for Termux (Android) ",
    "main_language": "Shell",
    "last_updated": "2024-04-16T19:42:59Z",
    "created_at": "2021-01-13T02:43:37Z",
    "activity_score": 30.0,
    "license": "Apache License 2.0",
    "topics": []
  },
  {
    "name": "kicad",
    "full_name": "Dockerware/kicad",
    "url": "https://github.com/Dockerware/kicad",
    "stars": 5,
    "forks": 0,
    "watchers": 0,
    "open_issues": 10,
    "description": "Launch via Docker KiCad is an open source software suite for Electronic Design Automation (EDA)",
    "main_language": "Shell",
    "last_updated": "2024-06-05T19:44:17Z",
    "created_at": "2017-08-05T23:34:12Z",
    "activity_score": 35.0,
    "license": "MIT License",
    "topics": []
  },
  {
    "name": "boilerplate-code",
    "full_name": "eda-ricercatore/boilerplate-code",
    "url": "https://github.com/eda-ricercatore/boilerplate-code",
    "stars": 5,
    "forks": 0,
    "watchers": 0,
    "open_issues": 4,
    "description": "Boilerplate code for my open source software projects. It will include implementations of common data structures and algorithms, including those for electronic design automation (such as AND-Inverter Graphs and Binary Decision Diagrams)",
    "main_language": "TeX",
    "last_updated": "2023-09-28T19:26:26Z",
    "created_at": "2016-04-06T05:34:10Z",
    "activity_score": 25.0,
    "license": "",
    "topics": []
  },
  {
    "name": "smoke-tests",
    "full_name": "hdl/smoke-tests",
    "url": "https://github.com/hdl/smoke-tests",
    "stars": 4,
    "forks": 7,
    "watchers": 0,
    "open_issues": 0,
    "description": "Shared resources for smoke testing electronic design automation (EDA) tooling",
    "main_language": "Shell",
    "last_updated": "2024-11-05T00:00:32Z",
    "created_at": "2020-11-23T03:54:16Z",
    "activity_score": 15.0,
    "license": "",
    "topics": []
  },
  {
    "name": "guidance-for-scaling-electronic-design-automation-on-aws",
    "full_name": "aws-solutions-library-samples/guidance-for-scaling-electronic-design-automation-on-aws",
    "url": "https://github.com/aws-solutions-library-samples/guidance-for-scaling-electronic-design-automation-on-aws",
    "stars": 4,
    "forks": 4,
    "watchers": 0,
    "open_issues": 1,
    "description": "This Guidance demonstrates how to implement a cloud-bursting solution that seamlessly extends your on-premises semiconductor workflows to the cloud.",
    "main_language": "Shell",
    "last_updated": "2025-10-06T16:18:53Z",
    "created_at": "2024-06-26T16:41:50Z",
    "activity_score": 40.0,
    "license": "MIT No Attribution",
    "topics": []
  },
  {
    "name": "osedatools",
    "full_name": "zakirhussainoseda/osedatools",
    "url": "https://github.com/zakirhussainoseda/osedatools",
    "stars": 4,
    "forks": 4,
    "watchers": 0,
    "open_issues": 0,
    "description": "script file to install open source eda[Electronic Design Automation] tools.",
    "main_language": "Shell",
    "last_updated": "2024-09-06T08:44:42Z",
    "created_at": "2023-11-28T06:24:55Z",
    "activity_score": 15.0,
    "license": "",
    "topics": []
  }
]