// Seed: 3712399907
module module_0 ();
  wire id_1, id_2, id_3;
endmodule
module module_1 (
    output supply1 id_0
);
  module_0();
endmodule
module module_2 (
    output wand id_0,
    output wor id_1,
    input wand id_2,
    output uwire id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wire id_6,
    input tri1 id_7,
    output supply1 id_8,
    input supply0 id_9,
    output tri0 id_10,
    input wand id_11,
    input wire id_12,
    input tri0 id_13,
    output wor id_14,
    output tri1 id_15,
    input tri0 id_16,
    input tri1 id_17,
    input supply1 id_18,
    output tri id_19,
    input wor id_20
);
  wire id_22, id_23, id_24;
  tri1 id_25 = 1;
  always id_1 = 1;
  assign id_19 = 1;
  assign id_10 = id_25;
  module_0();
  wire id_26;
  nand (
      id_0,
      id_11,
      id_12,
      id_13,
      id_16,
      id_17,
      id_18,
      id_2,
      id_20,
      id_22,
      id_23,
      id_24,
      id_25,
      id_4,
      id_7,
      id_9
  );
endmodule
