Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Bus_Machine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Bus_Machine.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Bus_Machine"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Bus_Machine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Clock_Counter.vhd" into library work
Parsing entity <Clock_Counter>.
Parsing architecture <Behavioral> of entity <clock_counter>.
Parsing VHDL file "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Display_LED.vhd" into library work
Parsing entity <Display_LED>.
Parsing architecture <Behavioral> of entity <display_led>.
Parsing VHDL file "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Bus_Machine.vhd" into library work
Parsing entity <Bus_Machine>.
Parsing architecture <Behavioral> of entity <bus_machine>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Bus_Machine> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Bus_Machine.vhd" Line 52: Using initial value "0000000000" for rgbpos since it is never assigned

Elaborating entity <Display_LED> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Clock_Counter> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Bus_Machine.vhd" Line 53: Net <rgbPos1[10]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Bus_Machine.vhd" Line 54: Net <rgbPos2[10]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Bus_Machine>.
    Related source file is "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Bus_Machine.vhd".
        rgbNclock = 10
WARNING:Xst:647 - Input <swState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rgbPos1<10>', unconnected in block 'Bus_Machine', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rgbPos2<10>', unconnected in block 'Bus_Machine', is tied to its initial value (0).
    Found 1-bit register for signal <rgbPos1<9>>.
    Found 1-bit register for signal <rgbPos2<9>>.
    Found 1-bit register for signal <rgbPos1<8>>.
    Found 1-bit register for signal <rgbPos2<8>>.
    Found 1-bit register for signal <rgbPos1<7>>.
    Found 1-bit register for signal <rgbPos2<7>>.
    Found 1-bit register for signal <rgbPos1<6>>.
    Found 1-bit register for signal <rgbPos2<6>>.
    Found 1-bit register for signal <rgbPos1<5>>.
    Found 1-bit register for signal <rgbPos2<5>>.
    Found 1-bit register for signal <rgbPos1<4>>.
    Found 1-bit register for signal <rgbPos2<4>>.
    Found 1-bit register for signal <rgbPos1<3>>.
    Found 1-bit register for signal <rgbPos2<3>>.
    Found 1-bit register for signal <rgbPos1<2>>.
    Found 1-bit register for signal <rgbPos2<2>>.
    Found 1-bit register for signal <rgbPos1<1>>.
    Found 1-bit register for signal <rgbPos2<1>>.
    Found 1-bit register for signal <rgbPos1<0>>.
    Found 1-bit register for signal <rgbPos2<0>>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <Bus_Machine> synthesized.

Synthesizing Unit <Display_LED>.
    Related source file is "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Display_LED.vhd".
        rgbNclock = 10
WARNING:Xst:647 - Input <rgbPos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <state<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rgbPosChangedTrigger> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Display_LED.vhd" line 65: Output port <rgb> of the instance <RGB_COUNTER> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <rgbIndex>.
    Found 3-bit register for signal <rgb>.
    Found 10-bit register for signal <rgbCommon>.
    Found 4-bit adder for signal <rgbIndex[3]_GND_7_o_add_2_OUT> created at line 74.
    Found 4-bit subtractor for signal <GND_7_o_GND_7_o_sub_1_OUT<3:0>> created at line 73.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_18_OUT<9:0>> created at line 98.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_19_OUT<9:0>> created at line 97.
    Found 1-bit 10-to-1 multiplexer for signal <rgbIndex[3]_X_7_o_Mux_5_o> created at line 79.
    Found 11-bit comparator greater for signal <rgbPos2[10]_rgbPos1[10]_LessThan_17_o> created at line 97
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <Display_LED> synthesized.

Synthesizing Unit <Clock_Counter>.
    Related source file is "C:\Users\ChiChaChai\Documents\CE-KMITL\AdvDigital\Bus_Machine\Clock_Counter.vhd".
        N = 10
WARNING:Xst:653 - Signal <rgb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <trigger>.
    Found 26-bit register for signal <c>.
    Found 26-bit adder for signal <c[25]_GND_8_o_add_0_OUT> created at line 50.
    Found 26-bit comparator greater for signal <c[25]_GND_8_o_LessThan_2_o> created at line 51
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Clock_Counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 1
 26-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Registers                                            : 25
 1-bit register                                        : 21
 10-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 2
 11-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
# Multiplexers                                         : 26
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 20
 10-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Clock_Counter>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <Clock_Counter> synthesized (advanced).

Synthesizing (advanced) Unit <Display_LED>.
The following registers are absorbed into counter <rgbIndex>: 1 register on signal <rgbIndex>.
Unit <Display_LED> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
# Counters                                             : 2
 26-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 2
 11-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
# Multiplexers                                         : 26
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 20
 10-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
-------------------

Optimizing unit <Bus_Machine> ...

Optimizing unit <Display_LED> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Bus_Machine, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Bus_Machine.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 232
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 25
#      LUT2                        : 38
#      LUT3                        : 12
#      LUT4                        : 22
#      LUT5                        : 43
#      LUT6                        : 8
#      MUXCY                       : 43
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 66
#      FD                          : 62
#      FDR                         : 4
# Clock Buffers                    : 8
#      BUFGP                       : 8
# IO Buffers                       : 30
#      IBUF                        : 3
#      OBUF                        : 27

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              66  out of  11440     0%  
 Number of Slice LUTs:                  150  out of   5720     2%  
    Number used as Logic:               150  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    151
   Number with an unused Flip Flop:      85  out of    151    56%  
   Number with an unused LUT:             1  out of    151     0%  
   Number of fully used LUT-FF pairs:    65  out of    151    43%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          43
 Number of bonded IOBs:                  38  out of    102    37%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
clk                                | BUFGP                      | 29    |
DisplayLed/RGB_COUNTER/trigger     | NONE(DisplayLed/rgbIndex_3)| 17    |
posButton<8>                       | BUFGP                      | 2     |
posButton<9>                       | BUFGP                      | 2     |
posButton<7>                       | BUFGP                      | 2     |
posButton<6>                       | BUFGP                      | 2     |
posButton<4>                       | BUFGP                      | 2     |
posButton<5>                       | BUFGP                      | 2     |
posButton<3>                       | BUFGP                      | 2     |
posButton<1>                       | IBUF                       | 2     |
posButton<2>                       | IBUF                       | 2     |
posButton<0>                       | IBUF                       | 2     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.660ns (Maximum Frequency: 273.196MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.264ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.660ns (frequency: 273.196MHz)
  Total number of paths / destination ports: 1678 / 29
-------------------------------------------------------------------------
Delay:               3.660ns (Levels of Logic = 7)
  Source:            DisplayLed/RGB_COUNTER/c_2 (FF)
  Destination:       DisplayLed/RGB_COUNTER/c_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: DisplayLed/RGB_COUNTER/c_2 to DisplayLed/RGB_COUNTER/c_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  DisplayLed/RGB_COUNTER/c_2 (DisplayLed/RGB_COUNTER/c_2)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/RGB_COUNTER/Mcompar_c[25]_GND_8_o_LessThan_2_o_lut<0> (DisplayLed/RGB_COUNTER/Mcompar_c[25]_GND_8_o_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  DisplayLed/RGB_COUNTER/Mcompar_c[25]_GND_8_o_LessThan_2_o_cy<0> (DisplayLed/RGB_COUNTER/Mcompar_c[25]_GND_8_o_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/RGB_COUNTER/Mcompar_c[25]_GND_8_o_LessThan_2_o_cy<1> (DisplayLed/RGB_COUNTER/Mcompar_c[25]_GND_8_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/RGB_COUNTER/Mcompar_c[25]_GND_8_o_LessThan_2_o_cy<2> (DisplayLed/RGB_COUNTER/Mcompar_c[25]_GND_8_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/RGB_COUNTER/Mcompar_c[25]_GND_8_o_LessThan_2_o_cy<3> (DisplayLed/RGB_COUNTER/Mcompar_c[25]_GND_8_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O          27   0.258   1.221  DisplayLed/RGB_COUNTER/Mcompar_c[25]_GND_8_o_LessThan_2_o_cy<4> (DisplayLed/RGB_COUNTER/Mcompar_c[25]_GND_8_o_LessThan_2_o_cy<4>)
     LUT2:I1->O            1   0.205   0.000  DisplayLed/RGB_COUNTER/c_25_rstpot (DisplayLed/RGB_COUNTER/c_25_rstpot)
     FD:D                      0.102          DisplayLed/RGB_COUNTER/c_25
    ----------------------------------------
    Total                      3.660ns (1.444ns logic, 2.216ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DisplayLed/RGB_COUNTER/trigger'
  Clock period: 2.974ns (frequency: 336.197MHz)
  Total number of paths / destination ports: 97 / 21
-------------------------------------------------------------------------
Delay:               2.974ns (Levels of Logic = 1)
  Source:            DisplayLed/rgbIndex_3 (FF)
  Destination:       DisplayLed/rgbIndex_3 (FF)
  Source Clock:      DisplayLed/RGB_COUNTER/trigger rising
  Destination Clock: DisplayLed/RGB_COUNTER/trigger rising

  Data Path: DisplayLed/rgbIndex_3 to DisplayLed/rgbIndex_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.447   1.210  DisplayLed/rgbIndex_3 (DisplayLed/rgbIndex_3)
     LUT4:I1->O            4   0.205   0.683  DisplayLed/PWR_7_o_rgbIndex[3]_equal_4_o<3>1 (DisplayLed/PWR_7_o_rgbIndex[3]_equal_4_o)
     FDR:R                     0.430          DisplayLed/rgbIndex_0
    ----------------------------------------
    Total                      2.974ns (1.082ns logic, 1.892ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<8>'
  Clock period: 1.785ns (frequency: 560.365MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.785ns (Levels of Logic = 1)
  Source:            rgbPos1_8 (FF)
  Destination:       rgbPos2_8 (FF)
  Source Clock:      posButton<8> rising
  Destination Clock: posButton<8> rising

  Data Path: rgbPos1_8 to rgbPos2_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.031  rgbPos1_8 (rgbPos1_8)
     LUT4:I1->O            1   0.205   0.000  rgbPos2_8_glue_set (rgbPos2_8_glue_set)
     FD:D                      0.102          rgbPos2_8
    ----------------------------------------
    Total                      1.785ns (0.754ns logic, 1.031ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<9>'
  Clock period: 1.785ns (frequency: 560.365MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.785ns (Levels of Logic = 1)
  Source:            rgbPos1_9 (FF)
  Destination:       rgbPos2_9 (FF)
  Source Clock:      posButton<9> rising
  Destination Clock: posButton<9> rising

  Data Path: rgbPos1_9 to rgbPos2_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.031  rgbPos1_9 (rgbPos1_9)
     LUT4:I1->O            1   0.205   0.000  rgbPos2_9_glue_set (rgbPos2_9_glue_set)
     FD:D                      0.102          rgbPos2_9
    ----------------------------------------
    Total                      1.785ns (0.754ns logic, 1.031ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<7>'
  Clock period: 1.812ns (frequency: 551.953MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.812ns (Levels of Logic = 1)
  Source:            rgbPos1_7 (FF)
  Destination:       rgbPos2_7 (FF)
  Source Clock:      posButton<7> rising
  Destination Clock: posButton<7> rising

  Data Path: rgbPos1_7 to rgbPos2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.058  rgbPos1_7 (rgbPos1_7)
     LUT4:I1->O            1   0.205   0.000  rgbPos2_7_glue_set (rgbPos2_7_glue_set)
     FD:D                      0.102          rgbPos2_7
    ----------------------------------------
    Total                      1.812ns (0.754ns logic, 1.058ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<6>'
  Clock period: 1.839ns (frequency: 543.789MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.839ns (Levels of Logic = 1)
  Source:            rgbPos1_6 (FF)
  Destination:       rgbPos2_6 (FF)
  Source Clock:      posButton<6> rising
  Destination Clock: posButton<6> rising

  Data Path: rgbPos1_6 to rgbPos2_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.085  rgbPos1_6 (rgbPos1_6)
     LUT4:I1->O            1   0.205   0.000  rgbPos2_6_glue_set (rgbPos2_6_glue_set)
     FD:D                      0.102          rgbPos2_6
    ----------------------------------------
    Total                      1.839ns (0.754ns logic, 1.085ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<4>'
  Clock period: 1.839ns (frequency: 543.789MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.839ns (Levels of Logic = 1)
  Source:            rgbPos1_4 (FF)
  Destination:       rgbPos2_4 (FF)
  Source Clock:      posButton<4> rising
  Destination Clock: posButton<4> rising

  Data Path: rgbPos1_4 to rgbPos2_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.085  rgbPos1_4 (rgbPos1_4)
     LUT4:I1->O            1   0.205   0.000  rgbPos2_4_glue_set (rgbPos2_4_glue_set)
     FD:D                      0.102          rgbPos2_4
    ----------------------------------------
    Total                      1.839ns (0.754ns logic, 1.085ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<5>'
  Clock period: 1.839ns (frequency: 543.789MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.839ns (Levels of Logic = 1)
  Source:            rgbPos1_5 (FF)
  Destination:       rgbPos2_5 (FF)
  Source Clock:      posButton<5> rising
  Destination Clock: posButton<5> rising

  Data Path: rgbPos1_5 to rgbPos2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.085  rgbPos1_5 (rgbPos1_5)
     LUT4:I1->O            1   0.205   0.000  rgbPos2_5_glue_set (rgbPos2_5_glue_set)
     FD:D                      0.102          rgbPos2_5
    ----------------------------------------
    Total                      1.839ns (0.754ns logic, 1.085ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<3>'
  Clock period: 1.839ns (frequency: 543.789MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.839ns (Levels of Logic = 1)
  Source:            rgbPos1_3 (FF)
  Destination:       rgbPos2_3 (FF)
  Source Clock:      posButton<3> rising
  Destination Clock: posButton<3> rising

  Data Path: rgbPos1_3 to rgbPos2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.085  rgbPos1_3 (rgbPos1_3)
     LUT4:I1->O            1   0.205   0.000  rgbPos2_3_glue_set (rgbPos2_3_glue_set)
     FD:D                      0.102          rgbPos2_3
    ----------------------------------------
    Total                      1.839ns (0.754ns logic, 1.085ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<1>'
  Clock period: 1.839ns (frequency: 543.789MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.839ns (Levels of Logic = 1)
  Source:            rgbPos1_1 (FF)
  Destination:       rgbPos2_1 (FF)
  Source Clock:      posButton<1> rising
  Destination Clock: posButton<1> rising

  Data Path: rgbPos1_1 to rgbPos2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.085  rgbPos1_1 (rgbPos1_1)
     LUT4:I1->O            1   0.205   0.000  rgbPos2_1_glue_set (rgbPos2_1_glue_set)
     FD:D                      0.102          rgbPos2_1
    ----------------------------------------
    Total                      1.839ns (0.754ns logic, 1.085ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<2>'
  Clock period: 1.839ns (frequency: 543.789MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.839ns (Levels of Logic = 1)
  Source:            rgbPos1_2 (FF)
  Destination:       rgbPos2_2 (FF)
  Source Clock:      posButton<2> rising
  Destination Clock: posButton<2> rising

  Data Path: rgbPos1_2 to rgbPos2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.085  rgbPos1_2 (rgbPos1_2)
     LUT4:I1->O            1   0.205   0.000  rgbPos2_2_glue_set (rgbPos2_2_glue_set)
     FD:D                      0.102          rgbPos2_2
    ----------------------------------------
    Total                      1.839ns (0.754ns logic, 1.085ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'posButton<0>'
  Clock period: 1.839ns (frequency: 543.789MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.839ns (Levels of Logic = 1)
  Source:            rgbPos1_0 (FF)
  Destination:       rgbPos2_0 (FF)
  Source Clock:      posButton<0> rising
  Destination Clock: posButton<0> rising

  Data Path: rgbPos1_0 to rgbPos2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.085  rgbPos1_0 (rgbPos1_0)
     LUT4:I1->O            1   0.205   0.000  rgbPos2_0_glue_set (rgbPos2_0_glue_set)
     FD:D                      0.102          rgbPos2_0
    ----------------------------------------
    Total                      1.839ns (0.754ns logic, 1.085ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DisplayLed/RGB_COUNTER/trigger'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            DisplayLed/rgbCommon_9 (FF)
  Destination:       rgbCommon<9> (PAD)
  Source Clock:      DisplayLed/RGB_COUNTER/trigger rising

  Data Path: DisplayLed/rgbCommon_9 to rgbCommon<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  DisplayLed/rgbCommon_9 (DisplayLed/rgbCommon_9)
     OBUF:I->O                 2.571          rgbCommon_9_OBUF (rgbCommon<9>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              5.058ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       ledState<0> (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd2 to ledState<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              23   0.447   1.258  state_FSM_FFd2 (state_FSM_FFd2)
     LUT2:I0->O            1   0.203   0.579  ledState<0>1 (ledState_0_OBUF)
     OBUF:I->O                 2.571          ledState_0_OBUF (ledState<0>)
    ----------------------------------------
    Total                      5.058ns (3.221ns logic, 1.837ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<1>'
  Total number of paths / destination ports: 430 / 10
-------------------------------------------------------------------------
Offset:              10.210ns (Levels of Logic = 12)
  Source:            rgbPos2_1 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<1> rising

  Data Path: rgbPos2_1 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.077  rgbPos2_1 (rgbPos2_1)
     LUT4:I0->O            0   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<0> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.210ns (4.783ns logic, 5.427ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<0>'
  Total number of paths / destination ports: 436 / 10
-------------------------------------------------------------------------
Offset:              10.264ns (Levels of Logic = 12)
  Source:            rgbPos1_0 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<0> rising

  Data Path: rgbPos1_0 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.104  rgbPos1_0 (rgbPos1_0)
     LUT4:I0->O            1   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<0> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<0> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.264ns (4.810ns logic, 5.454ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<3>'
  Total number of paths / destination ports: 418 / 10
-------------------------------------------------------------------------
Offset:              10.191ns (Levels of Logic = 11)
  Source:            rgbPos2_3 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<3> rising

  Data Path: rgbPos2_3 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.077  rgbPos2_3 (rgbPos2_3)
     LUT4:I0->O            0   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi1 (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.191ns (4.764ns logic, 5.427ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<2>'
  Total number of paths / destination ports: 424 / 10
-------------------------------------------------------------------------
Offset:              10.245ns (Levels of Logic = 11)
  Source:            rgbPos1_2 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<2> rising

  Data Path: rgbPos1_2 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.104  rgbPos1_2 (rgbPos1_2)
     LUT4:I0->O            1   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<1> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.245ns (4.791ns logic, 5.454ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<5>'
  Total number of paths / destination ports: 406 / 10
-------------------------------------------------------------------------
Offset:              10.172ns (Levels of Logic = 10)
  Source:            rgbPos2_5 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<5> rising

  Data Path: rgbPos2_5 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.077  rgbPos2_5 (rgbPos2_5)
     LUT4:I0->O            0   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi2 (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi2)
     MUXCY:DI->O           1   0.145   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.172ns (4.745ns logic, 5.427ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<4>'
  Total number of paths / destination ports: 412 / 10
-------------------------------------------------------------------------
Offset:              10.226ns (Levels of Logic = 10)
  Source:            rgbPos1_4 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<4> rising

  Data Path: rgbPos1_4 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.104  rgbPos1_4 (rgbPos1_4)
     LUT4:I0->O            1   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.226ns (4.772ns logic, 5.454ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<7>'
  Total number of paths / destination ports: 394 / 10
-------------------------------------------------------------------------
Offset:              10.125ns (Levels of Logic = 9)
  Source:            rgbPos2_7 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<7> rising

  Data Path: rgbPos2_7 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.050  rgbPos2_7 (rgbPos2_7)
     LUT4:I0->O            0   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi3 (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lutdi3)
     MUXCY:DI->O           1   0.339   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.125ns (4.726ns logic, 5.400ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<6>'
  Total number of paths / destination ports: 400 / 10
-------------------------------------------------------------------------
Offset:              10.207ns (Levels of Logic = 9)
  Source:            rgbPos1_6 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<6> rising

  Data Path: rgbPos1_6 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.104  rgbPos1_6 (rgbPos1_6)
     LUT4:I0->O            1   0.203   0.000  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_lut<3>)
     MUXCY:S->O            1   0.366   0.684  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<3>)
     LUT5:I3->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                     10.207ns (4.753ns logic, 5.454ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<9>'
  Total number of paths / destination ports: 208 / 10
-------------------------------------------------------------------------
Offset:              8.900ns (Levels of Logic = 7)
  Source:            rgbPos1_9 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<9> rising

  Data Path: rgbPos1_9 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.050  rgbPos1_9 (rgbPos1_9)
     LUT5:I1->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                      8.900ns (4.184ns logic, 4.716ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'posButton<8>'
  Total number of paths / destination ports: 208 / 10
-------------------------------------------------------------------------
Offset:              8.997ns (Levels of Logic = 7)
  Source:            rgbPos1_8 (FF)
  Destination:       rgbOut<9> (PAD)
  Source Clock:      posButton<8> rising

  Data Path: rgbPos1_8 to rgbOut<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.147  rgbPos1_8 (rgbPos1_8)
     LUT5:I0->O           16   0.203   1.233  DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4> (DisplayLed/Mcompar_rgbPos2[10]_rgbPos1[10]_LessThan_17_o_cy<4>)
     LUT3:I0->O            1   0.205   0.924  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_A81 (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_A<8>)
     LUT5:I0->O            1   0.203   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8> (DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_cy<8>)
     XORCY:CI->O           1   0.180   0.827  DisplayLed/Mmux_GND_7_o_GND_7_o_mux_19_OUT_rs_xor<9> (DisplayLed/GND_7_o_GND_7_o_mux_19_OUT<9>)
     LUT5:I1->O            4   0.203   0.683  DisplayLed/Mmux_rgbOutput101 (rgbOut_9_OBUF)
     OBUF:I->O                 2.571          rgbOut_9_OBUF (rgbOut<9>)
    ----------------------------------------
    Total                      8.997ns (4.184ns logic, 4.813ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DisplayLed/RGB_COUNTER/trigger
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
DisplayLed/RGB_COUNTER/trigger|    2.974|         |         |         |
clk                           |    2.121|         |         |         |
posButton<0>                  |    8.318|         |         |         |
posButton<1>                  |    8.264|         |         |         |
posButton<2>                  |    8.299|         |         |         |
posButton<3>                  |    8.245|         |         |         |
posButton<4>                  |    8.280|         |         |         |
posButton<5>                  |    8.226|         |         |         |
posButton<6>                  |    8.261|         |         |         |
posButton<7>                  |    8.180|         |         |         |
posButton<8>                  |    7.051|         |         |         |
posButton<9>                  |    6.954|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.660|         |         |         |
posButton<0>   |    3.181|         |         |         |
posButton<1>   |    3.283|         |         |         |
posButton<2>   |    3.409|         |         |         |
posButton<3>   |    3.426|         |         |         |
posButton<4>   |    3.617|         |         |         |
posButton<5>   |    3.597|         |         |         |
posButton<6>   |    3.500|         |         |         |
posButton<7>   |    3.456|         |         |         |
posButton<8>   |    3.301|         |         |         |
posButton<9>   |    3.199|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.153|         |         |         |
posButton<0>   |    1.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.153|         |         |         |
posButton<1>   |    1.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.153|         |         |         |
posButton<2>   |    1.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.153|         |         |         |
posButton<3>   |    1.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.153|         |         |         |
posButton<4>   |    1.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.153|         |         |         |
posButton<5>   |    1.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.153|         |         |         |
posButton<6>   |    1.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.153|         |         |         |
posButton<7>   |    1.812|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<8>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.153|         |         |         |
posButton<8>   |    1.785|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock posButton<9>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.153|         |         |         |
posButton<9>   |    1.785|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.70 secs
 
--> 

Total memory usage is 333048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    3 (   0 filtered)

