
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009905                       # Number of seconds simulated
sim_ticks                                  9905033943                       # Number of ticks simulated
final_tick                               522514236831                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182886                       # Simulator instruction rate (inst/s)
host_op_rate                                   233466                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 233111                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378852                       # Number of bytes of host memory used
host_seconds                                 42490.68                       # Real time elapsed on the host
sim_insts                                  7770936956                       # Number of instructions simulated
sim_ops                                    9920117480                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       354944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       277248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       103680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       195712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       356608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       357120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       195968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       276096                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2152320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       490112                       # Number of bytes written to this memory
system.physmem.bytes_written::total            490112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2773                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          810                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1529                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2786                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2790                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1531                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2157                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16815                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3829                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3829                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       400604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     35834708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       465218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27990616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       503986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10467405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       400604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19758842                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       400604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     36002703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       478141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     36054394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       413527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     19784687                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       465218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27874311                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               217295570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       400604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       465218                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       503986                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       400604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       400604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       478141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       413527                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       465218                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3527903                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49481103                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49481103                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49481103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       400604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     35834708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       465218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27990616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       503986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10467405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       400604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19758842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       400604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     36002703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       478141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     36054394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       413527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     19784687                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       465218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27874311                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              266776673                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                23753080                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1758790                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1586601                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        93886                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       652654                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          627505                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96954                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4159                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18634629                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11057096                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1758790                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       724459                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2186551                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295207                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1265037                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1071157                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22285193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.582123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.899870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20098642     90.19%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77826      0.35%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160895      0.72%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           66840      0.30%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362461      1.63%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          323215      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62463      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          130908      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1001943      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22285193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074045                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465502                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18512555                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1388506                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2178261                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7120                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        198745                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154619                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          231                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12964503                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1422                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        198745                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18533170                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1220194                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       102613                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2166417                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        64048                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12956687                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           58                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         28476                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        22616                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          698                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15217956                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61018696                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61018696                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1745219                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1517                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          772                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           157426                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544389                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13953                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        74602                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12930090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12423408                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         7197                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1012053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2427943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22285193                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.557474                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.352946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17855543     80.12%     80.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1334872      5.99%     86.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090480      4.89%     91.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       471571      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594954      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       571315      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       324731      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25730      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        15997      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22285193                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31544     11.23%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        242328     86.26%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7047      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7797067     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108325      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2976845     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540427     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12423408                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.523023                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             280919                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022612                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     47420125                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13944024                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12316517                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12704327                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22332                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       120479                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          363                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10074                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1101                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        198745                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1180663                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        18498                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12931621                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054822                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544389                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          771                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          363                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        53852                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        56032                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       109884                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12335983                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967178                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        87425                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507438                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616691                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540260                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519342                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12316931                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12316517                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6654131                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13120969                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.518523                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507137                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1181499                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95731                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22086448                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.532066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.354074                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17818865     80.68%     80.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1561796      7.07%     87.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       731297      3.31%     91.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721894      3.27%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       196724      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       833888      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62539      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45751      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       113694      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22086448                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       113694                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34905678                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26064675                       # The number of ROB writes
system.switch_cpus0.timesIdled                 406789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1467887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.375307                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.375307                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.420998                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.420998                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60979490                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14307701                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15431922                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                23753050                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1837691                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1503465                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       181594                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       754009                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          723309                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          188300                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         7988                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17819679                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10431005                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1837691                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       911609                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2185277                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         529878                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        519794                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1097933                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       182676                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     20869074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.960017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        18683797     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          118228      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          186917      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          297384      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          123621      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          137502      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          147962      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           96041      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1077622      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     20869074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077367                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.439144                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17654979                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       686144                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2178241                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         5650                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        344057                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       300542                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12736833                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1602                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        344057                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17682706                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         172497                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       434690                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2156512                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        78609                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12727503                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2006                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         21414                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        29900                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3944                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     17664179                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     59205787                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     59205787                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15032942                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2631111                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3253                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1800                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           237073                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1215086                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       651588                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19354                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       147722                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12707620                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12010586                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        15310                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1639273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3671502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          328                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     20869074                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575521                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268592                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     15807065     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2032374      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1108847      5.31%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       756508      3.63%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       709271      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       204225      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       159666      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        54155      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        36963      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     20869074                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2853     12.58%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8965     39.52%     52.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10869     47.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10061818     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       190006      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1453      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1109948      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       647361      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12010586                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505644                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              22687                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001889                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     44928243                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14350309                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11815351                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12033273                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        36107                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       222705                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        20754                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          781                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        344057                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         117667                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10597                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12710899                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         3559                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1215086                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       651588                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1798                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7806                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       105528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       103999                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       209527                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11838313                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1044050                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       172273                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1691055                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1664835                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            647005                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.498391                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11815550                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11815351                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6909229                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18059346                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.497425                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382585                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8830958                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10824473                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1886379                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2935                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       185176                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     20525017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.527379                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     16128045     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2130622     10.38%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       830155      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       445041      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       334133      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       186475      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       116140      0.57%     98.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102577      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       251829      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     20525017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8830958                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10824473                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1623194                       # Number of memory references committed
system.switch_cpus1.commit.loads               992371                       # Number of loads committed
system.switch_cpus1.commit.membars               1464                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1553748                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9753688                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       219888                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       251829                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            32983975                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           25765900                       # The number of ROB writes
system.switch_cpus1.timesIdled                 290105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2883976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8830958                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10824473                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8830958                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.689748                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.689748                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.371782                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.371782                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        53383329                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16376878                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       11877255                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2932                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                23753080                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1927558                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1577542                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       190440                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       789374                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          756527                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          198159                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8612                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     18546021                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10780361                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1927558                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       954686                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2248570                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         521916                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        510576                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          456                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1136659                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       190397                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     21634665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.954278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        19386095     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          104067      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          166119      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          224490      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          232224      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          195766      0.90%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          109935      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          163093      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1052876      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     21634665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081150                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.453851                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        18356950                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       701979                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2244269                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2663                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        328801                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       316785                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          230                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13229652                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1347                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        328801                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18407433                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         136875                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       448880                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2197057                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       115616                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13224299                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         16411                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49930                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     18449185                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     61518685                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     61518685                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15945831                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2503354                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3262                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1692                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           345743                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1240065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       669276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         7835                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       219250                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13207693                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12524236                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1899                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1493750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3594534                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     21634665                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578897                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.266967                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16291784     75.30%     75.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2231624     10.32%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1119272      5.17%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       816354      3.77%     94.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       647014      2.99%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       264403      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       166043      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        86691      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        11480      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     21634665                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2592     12.30%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8071     38.30%     50.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10408     49.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10534430     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       186997      1.49%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1567      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1134298      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       666944      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12524236                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.527268                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              21071                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     46706107                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14704777                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12333818                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12545307                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        25626                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       204241                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10340                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        328801                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         109364                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11805                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13210985                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          571                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1240065                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       669276                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1695                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10010                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       110096                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       108029                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       218125                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12349670                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1066656                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       174566                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1733538                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1753720                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            666882                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.519919                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12333950                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12333818                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7081100                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19090452                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.519251                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370924                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9295323                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11437630                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1773367                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3158                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       192617                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     21305864                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.536830                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.378058                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     16574144     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2365287     11.10%     88.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       875832      4.11%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       417116      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       375823      1.76%     96.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       202827      0.95%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       163257      0.77%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        80262      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       251316      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     21305864                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9295323                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11437630                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1694760                       # Number of memory references committed
system.switch_cpus2.commit.loads              1035824                       # Number of loads committed
system.switch_cpus2.commit.membars               1576                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1649317                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10305156                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       235508                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       251316                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            34265480                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           26750813                       # The number of ROB writes
system.switch_cpus2.timesIdled                 283454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2118415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9295323                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11437630                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9295323                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.555380                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.555380                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.391331                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.391331                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        55574983                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17182677                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12258714                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3154                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                23753080                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1725877                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1549328                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       137029                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1169263                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1151116                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           98099                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4003                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     18361513                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               9820145                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1725877                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1249215                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2189947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         455976                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        441414                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1110956                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       134103                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     21311085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.513496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.747682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        19121138     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          342538      1.61%     91.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          162325      0.76%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          338283      1.59%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           99470      0.47%     94.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          315279      1.48%     95.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           47035      0.22%     95.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           75505      0.35%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          809512      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     21311085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.072659                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.413426                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        18131957                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       675479                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2185413                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1763                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        316469                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       155341                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1742                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      10922584                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4244                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        316469                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        18157905                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         462420                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       134736                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2161439                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        78112                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      10905059                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          8480                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        63306                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     14225609                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     49319267                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     49319267                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     11482346                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2743255                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1395                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          710                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           166958                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2025925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       304402                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2711                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        68861                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          10848287                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1400                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         10140545                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         6634                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2001237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4111084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     21311085                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.475834                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.084944                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16858153     79.11%     79.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1374635      6.45%     85.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1526383      7.16%     92.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       874972      4.11%     96.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       436144      2.05%     98.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       109156      0.51%     99.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       126153      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2958      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2531      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     21311085                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          16168     56.60%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     56.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          6892     24.13%     80.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         5506     19.27%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      7913912     78.04%     78.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        75708      0.75%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          687      0.01%     78.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1848674     18.23%     97.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       301564      2.97%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      10140545                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.426915                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              28566                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002817                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     41627375                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     12850956                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      9882161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      10169111                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         7892                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       418437                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         8186                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        316469                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         359960                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9641                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     10849696                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          377                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2025925                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       304402                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          708                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3679                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        92360                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        52655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       145015                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     10017358                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1823582                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       123187                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2125115                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1528100                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            301533                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.421729                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               9884653                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              9882161                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          5993055                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         12811983                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.416037                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.467770                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      7892341                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      8834424                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2015734                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1386                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       136001                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     20994616                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.420795                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.292616                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17731762     84.46%     84.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1263507      6.02%     90.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       830216      3.95%     94.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       258007      1.23%     95.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       439482      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        81387      0.39%     98.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        51957      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        46525      0.22%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       291773      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     20994616                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      7892341                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       8834424                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1903701                       # Number of memory references committed
system.switch_cpus3.commit.loads              1607485                       # Number of loads committed
system.switch_cpus3.commit.membars                692                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1360439                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          7704625                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       105462                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       291773                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            31552975                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           22017061                       # The number of ROB writes
system.switch_cpus3.timesIdled                 415234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2441995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            7892341                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              8834424                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      7892341                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      3.009637                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.009637                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.332266                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.332266                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        46650528                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       12821470                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       11693267                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1384                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                23753080                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1761250                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1588758                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        94083                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       652410                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          628040                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           97112                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4186                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18655345                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11072422                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1761250                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       725152                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2189009                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         296603                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1254161                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1072365                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        94348                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22298695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.582619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.900720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20109686     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           77639      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          160621      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           66851      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          362971      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          323534      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           62497      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          131497      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1003399      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22298695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074148                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.466147                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18527616                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1383320                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2180665                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         7141                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        199947                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       154880                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12983137                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1411                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        199947                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18548979                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1215707                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        99907                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2168257                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        65892                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12975224                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           68                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         29611                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        23293                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          439                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     15241117                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     61105381                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     61105381                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     13483774                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         1757331                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1517                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          772                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           162431                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3058075                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1545716                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        14152                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        75884                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12948477                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12436022                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7223                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1021647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      2457348                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22298695                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.557702                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.352817                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17861403     80.10%     80.10% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1338968      6.00%     86.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1092496      4.90%     91.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       473003      2.12%     93.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       595869      2.67%     95.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       570191      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       324810      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        25878      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        16077      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22298695                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          31518     11.23%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        242137     86.25%     97.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         7071      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      7805797     62.77%     62.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       108504      0.87%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      2979267     23.96%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1541710     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12436022                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.523554                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             280726                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022574                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     47458688                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     13972006                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12328392                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12716748                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        22263                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       121734                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          364                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10360                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1101                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        199947                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1174527                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        18937                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12950008                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          153                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3058075                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1545716                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          771                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         12493                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          364                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        54052                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        56158                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       110210                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12347992                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      2969292                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        88030                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             4510814                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1617927                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1541522                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.519848                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12328787                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12328392                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6660032                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         13138497                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.519023                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.506910                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10007823                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11760701                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1190650                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        95923                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22098748                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532189                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.354267                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17826902     80.67%     80.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1564264      7.08%     87.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       732513      3.31%     91.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       721877      3.27%     94.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       196915      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       833472      3.77%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        62945      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        45790      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       114070      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22098748                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10007823                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11760701                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               4471690                       # Number of memory references committed
system.switch_cpus4.commit.loads              2936334                       # Number of loads committed
system.switch_cpus4.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1553264                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10457909                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       113918                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       114070                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            34936003                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           26102694                       # The number of ROB writes
system.switch_cpus4.timesIdled                 406880                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1454385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10007823                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11760701                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10007823                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.373451                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.373451                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.421327                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.421327                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        61036216                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       14322509                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       15450364                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                23753080                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1760611                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1588190                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        94106                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       651571                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          627488                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           96787                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4123                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     18648720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11067557                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1760611                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       724275                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2187601                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         296780                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1251053                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1071982                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        94370                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22287704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.582627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.900820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20100103     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           77400      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          160801      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           66533      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          362245      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          323419      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           62564      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          131750      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1002889      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22287704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074121                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465942                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        18523655                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1377579                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2179309                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7062                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        200093                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       154789                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12976819                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1457                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        200093                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        18544876                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1208110                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       102082                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2166827                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        65710                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12968726                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           76                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         29075                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        23179                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          860                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     15234429                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     61074285                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     61074285                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     13477169                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1757252                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1515                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          770                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           161682                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3055948                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1544889                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        13838                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        75664                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12941991                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12429292                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7241                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1019511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2455800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22287704                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.557675                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.352756                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17852724     80.10%     80.10% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1338240      6.00%     86.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1092043      4.90%     91.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       472707      2.12%     93.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       595472      2.67%     95.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       569889      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       324940      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        25640      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        16049      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22287704                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31445     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        241944     86.27%     97.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7059      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      7802136     62.77%     62.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       108441      0.87%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2977195     23.95%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1540776     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12429292                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.523271                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             280448                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022563                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     47433977                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     13963378                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12322293                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12709740                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        22196                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       121332                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          359                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10406                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1100                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        200093                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1167601                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        18699                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12943519                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          165                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3055948                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1544889                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          770                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         12419                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          359                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        53966                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        56222                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       110188                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12341684                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2967380                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        87608                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             4507971                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1617280                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1540591                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.519582                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12322707                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12322293                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6657478                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         13131938                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.518766                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.506968                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10002552                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11754583                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1190316                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        95949                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22087611                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.532180                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.354152                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17817720     80.67%     80.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1563689      7.08%     87.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       731913      3.31%     91.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       721669      3.27%     94.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       196886      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       833193      3.77%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        62922      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        45932      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       113687      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22087611                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10002552                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11754583                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4469092                       # Number of memory references committed
system.switch_cpus5.commit.loads              2934612                       # Number of loads committed
system.switch_cpus5.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1552444                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10452483                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       113861                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       113687                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34918797                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           26089936                       # The number of ROB writes
system.switch_cpus5.timesIdled                 406593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1465376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10002552                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11754583                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10002552                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.374702                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.374702                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.421105                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.421105                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        61004689                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14316212                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       15442914                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                23753080                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1721857                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1545323                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       137359                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1165629                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1147840                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           98099                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4043                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18332239                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               9797262                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1721857                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1245939                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2185105                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         456412                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        450585                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1109503                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       134453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     21286252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.512890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.746765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19101147     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          342133      1.61%     91.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          162098      0.76%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          337256      1.58%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           99459      0.47%     94.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          314498      1.48%     95.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           46539      0.22%     95.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           75133      0.35%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          807989      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     21286252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.072490                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.412463                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18103558                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       683674                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2180712                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1725                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        316579                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       155235                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         1744                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      10897526                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4267                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        316579                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18129491                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         467185                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       138839                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2156825                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        77329                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      10880231                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          8206                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        62837                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     14191775                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     49207987                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     49207987                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     11449908                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2741857                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1388                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          705                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           164898                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      2021382                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       303653                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         2562                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        69255                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          10823490                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         10116118                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         6800                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2000653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4108272                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     21286252                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.475242                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.084367                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16844196     79.13%     79.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1371400      6.44%     85.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1522166      7.15%     92.73% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       872215      4.10%     96.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       436488      2.05%     98.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       108995      0.51%     99.39% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       125272      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         2978      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2542      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     21286252                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          16224     56.86%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          6858     24.03%     80.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         5452     19.11%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      7895344     78.05%     78.05% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        75435      0.75%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          684      0.01%     78.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1843947     18.23%     97.03% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       300708      2.97%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      10116118                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.425887                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28534                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002821                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     41553822                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     12825565                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      9857346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      10144652                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         7463                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       417677                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         8426                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        316579                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         364871                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         9587                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     10824890                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          427                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      2021382                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       303653                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          704                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          3667                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        92255                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        52952                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       145207                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      9992021                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1818788                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       124097                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2119469                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1524317                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            300681                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.420662                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               9859960                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              9857346                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          5977192                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         12780366                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.414992                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.467686                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      7871092                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      8810091                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2015247                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1379                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       136325                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     20969673                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.420135                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.291705                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17716291     84.49%     84.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1259663      6.01%     90.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       827544      3.95%     94.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       256858      1.22%     95.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       438792      2.09%     97.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        81505      0.39%     98.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        51762      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        46563      0.22%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       290695      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     20969673                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      7871092                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       8810091                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1898928                       # Number of memory references committed
system.switch_cpus6.commit.loads              1603701                       # Number of loads committed
system.switch_cpus6.commit.membars                688                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1356803                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          7683189                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       105124                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       290695                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            31504290                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           21967535                       # The number of ROB writes
system.switch_cpus6.timesIdled                 414520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2466828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            7871092                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              8810091                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      7871092                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      3.017762                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                3.017762                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.331371                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.331371                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        46532593                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       12788151                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       11665639                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1378                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                23753080                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1838272                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1503914                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       181840                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       752842                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          722354                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          188080                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8044                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     17834256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10435442                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1838272                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       910434                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2185537                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         530138                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        498959                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1098844                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       182866                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     20863118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.960987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        18677581     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          118356      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          186408      0.89%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          298040      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          123140      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          136842      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          147091      0.71%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           96727      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1078933      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     20863118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077391                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.439330                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17668667                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       666211                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2178393                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         5745                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        344099                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       300736                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12742625                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1598                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        344099                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17696839                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         169186                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       417320                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2156367                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        79304                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12733375                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1902                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         21154                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        30454                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         3916                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     17675071                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     59230940                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     59230940                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15042285                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2632738                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3206                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1751                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           240211                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1214744                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       651686                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        19181                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       148794                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12713025                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3216                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12016169                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15203                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1636310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3669675                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          282                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     20863118                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575953                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268915                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     15799130     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2032234      9.74%     85.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1109047      5.32%     90.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       758623      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       709850      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       203043      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       160012      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        54147      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        37032      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     20863118                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2834     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8894     39.38%     51.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        10859     48.08%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10067429     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       189936      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1454      0.01%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1109882      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       647468      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12016169                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.505878                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              22587                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001880                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     44933244                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14352705                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     11820269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12038756                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        35595                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       221749                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        20462                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          764                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        344099                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         112385                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        10585                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12716260                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         2619                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1214744                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       651686                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1751                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          7747                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       105313                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       104312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       209625                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11842915                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1044080                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       173252                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1691261                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1665589                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            647181                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.498584                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              11820468                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             11820269                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6911336                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18064256                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.497631                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382597                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8836401                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     10831235                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1885024                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         2934                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       185394                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     20519019                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527863                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380440                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     16119948     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2131254     10.39%     88.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       830497      4.05%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       445345      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       334214      1.63%     96.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       186725      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       116412      0.57%     98.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       102993      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       251631      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     20519019                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8836401                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      10831235                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1624208                       # Number of memory references committed
system.switch_cpus7.commit.loads               992991                       # Number of loads committed
system.switch_cpus7.commit.membars               1464                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1554748                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          9759768                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       220033                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       251631                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            32983582                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           25776691                       # The number of ROB writes
system.switch_cpus7.timesIdled                 290538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2889962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8836401                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             10831235                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8836401                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.688094                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.688094                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.372011                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.372011                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        53401418                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       16385138                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       11882053                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          2930                       # number of misc regfile writes
system.l20.replacements                          2804                       # number of replacements
system.l20.tagsinuse                      4095.913932                       # Cycle average of tags in use
system.l20.total_refs                          316424                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6900                       # Sample count of references to valid blocks.
system.l20.avg_refs                         45.858551                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.632009                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    25.956528                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1351.598770                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2706.726624                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002840                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006337                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.329980                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.660822                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4478                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4479                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1898                       # number of Writeback hits
system.l20.Writeback_hits::total                 1898                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           31                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2773                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2804                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           31                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2773                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2804                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           31                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2773                       # number of overall misses
system.l20.overall_misses::total                 2804                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     32902780                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1428389337                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1461292117                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     32902780                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1428389337                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1461292117                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     32902780                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1428389337                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1461292117                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           32                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7251                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7283                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1898                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1898                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           32                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7257                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7289                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           32                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7257                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7289                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.968750                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.382430                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.385006                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.968750                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.382114                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.384689                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.968750                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.382114                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.384689                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst      1061380                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 515106.143887                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 521145.548146                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst      1061380                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 515106.143887                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 521145.548146                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst      1061380                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 515106.143887                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 521145.548146                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 624                       # number of writebacks
system.l20.writebacks::total                      624                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           31                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2773                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2804                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           31                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2773                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2804                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           31                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2773                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2804                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     30674982                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1229223598                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1259898580                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     30674982                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1229223598                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1259898580                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     30674982                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1229223598                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1259898580                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.382430                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.385006                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.968750                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.382114                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.384689                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.968750                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.382114                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.384689                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 989515.548387                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 443282.941940                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 449321.890157                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 989515.548387                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 443282.941940                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 449321.890157                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 989515.548387                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 443282.941940                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 449321.890157                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2202                       # number of replacements
system.l21.tagsinuse                      4095.587476                       # Cycle average of tags in use
system.l21.total_refs                          349130                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6296                       # Sample count of references to valid blocks.
system.l21.avg_refs                         55.452668                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.480107                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    25.137475                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   851.642846                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3181.327049                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009150                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006137                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.207921                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.776691                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999899                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4260                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4261                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1533                       # number of Writeback hits
system.l21.Writeback_hits::total                 1533                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           14                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4274                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4275                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4274                       # number of overall hits
system.l21.overall_hits::total                   4275                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2165                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2201                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2166                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2202                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2166                       # number of overall misses
system.l21.overall_misses::total                 2202                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     30811217                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1110023409                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1140834626                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       255272                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       255272                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     30811217                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1110278681                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1141089898                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     30811217                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1110278681                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1141089898                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6425                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6462                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1533                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1533                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6440                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6477                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6440                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6477                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.336965                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.340607                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.066667                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.336335                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.339972                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.336335                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.339972                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 855867.138889                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 512712.890993                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 518325.591095                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       255272                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       255272                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 855867.138889                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 512594.035549                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 518206.129882                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 855867.138889                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 512594.035549                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 518206.129882                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 534                       # number of writebacks
system.l21.writebacks::total                      534                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2165                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2201                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2166                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2202                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2166                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2202                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     28214405                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    953705613                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    981920018                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       182722                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       182722                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     28214405                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    953888335                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    982102740                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     28214405                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    953888335                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    982102740                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.336965                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.340607                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.336335                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.339972                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.336335                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.339972                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 783733.472222                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 440510.675751                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 446124.497047                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       182722                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       182722                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 783733.472222                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 440391.659741                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 446004.877384                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 783733.472222                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 440391.659741                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 446004.877384                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           850                       # number of replacements
system.l22.tagsinuse                      4095.342918                       # Cycle average of tags in use
system.l22.total_refs                          257611                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4946                       # Sample count of references to valid blocks.
system.l22.avg_refs                         52.084715                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           79.570089                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    34.484073                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   400.566168                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3580.722589                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019426                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008419                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.097794                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.874200                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3036                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3038                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             952                       # number of Writeback hits
system.l22.Writeback_hits::total                  952                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3051                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3053                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3051                       # number of overall hits
system.l22.overall_hits::total                   3053                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          810                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  849                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          810                       # number of demand (read+write) misses
system.l22.demand_misses::total                   849                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          810                       # number of overall misses
system.l22.overall_misses::total                  849                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     50966702                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    371131455                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      422098157                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     50966702                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    371131455                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       422098157                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     50966702                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    371131455                       # number of overall miss cycles
system.l22.overall_miss_latency::total      422098157                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3846                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3887                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          952                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              952                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3861                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3902                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3861                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3902                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.210608                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.218420                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.209790                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.217581                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.209790                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.217581                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1306838.512821                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 458186.981481                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 497170.974087                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1306838.512821                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 458186.981481                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 497170.974087                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1306838.512821                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 458186.981481                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 497170.974087                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 429                       # number of writebacks
system.l22.writebacks::total                      429                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          810                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             849                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          810                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              849                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          810                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             849                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     48166502                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    312973455                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    361139957                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     48166502                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    312973455                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    361139957                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     48166502                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    312973455                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    361139957                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.210608                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.218420                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.209790                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.217581                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.209790                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.217581                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1235038.512821                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 386386.981481                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 425370.974087                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1235038.512821                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 386386.981481                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 425370.974087                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1235038.512821                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 386386.981481                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 425370.974087                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1560                       # number of replacements
system.l23.tagsinuse                      4095.802436                       # Cycle average of tags in use
system.l23.total_refs                          169301                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5656                       # Sample count of references to valid blocks.
system.l23.avg_refs                         29.932992                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           54.311548                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    23.532634                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   802.852071                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3215.106182                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013260                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005745                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.196009                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.784938                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3560                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3561                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             615                       # number of Writeback hits
system.l23.Writeback_hits::total                  615                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3566                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3567                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3566                       # number of overall hits
system.l23.overall_hits::total                   3567                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           31                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1529                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1560                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           31                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1529                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1560                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           31                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1529                       # number of overall misses
system.l23.overall_misses::total                 1560                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     22819123                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    667742919                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      690562042                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     22819123                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    667742919                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       690562042                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     22819123                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    667742919                       # number of overall miss cycles
system.l23.overall_miss_latency::total      690562042                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           32                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5089                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5121                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          615                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              615                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           32                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5095                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5127                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           32                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5095                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5127                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.300452                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.304628                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.300098                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.304272                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.300098                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.304272                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 736100.741935                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 436718.717462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 442667.975641                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 736100.741935                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 436718.717462                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 442667.975641                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 736100.741935                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 436718.717462                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 442667.975641                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 232                       # number of writebacks
system.l23.writebacks::total                      232                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           31                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1529                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1560                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           31                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1529                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1560                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           31                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1529                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1560                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     20589631                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    557899353                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    578488984                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     20589631                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    557899353                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    578488984                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     20589631                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    557899353                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    578488984                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.300452                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.304628                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.300098                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.304272                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.300098                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.304272                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 664181.645161                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 364878.582734                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 370826.271795                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 664181.645161                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 364878.582734                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 370826.271795                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 664181.645161                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 364878.582734                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 370826.271795                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          2817                       # number of replacements
system.l24.tagsinuse                      4095.919694                       # Cycle average of tags in use
system.l24.total_refs                          316425                       # Total number of references to valid blocks.
system.l24.sampled_refs                          6913                       # Sample count of references to valid blocks.
system.l24.avg_refs                         45.772458                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           11.639582                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.613574                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  1352.464006                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          2706.202532                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002842                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006253                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.330191                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.660694                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999980                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4477                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4478                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1900                       # number of Writeback hits
system.l24.Writeback_hits::total                 1900                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4483                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4484                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4483                       # number of overall hits
system.l24.overall_hits::total                   4484                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           31                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         2786                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 2817                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           31                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         2786                       # number of demand (read+write) misses
system.l24.demand_misses::total                  2817                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           31                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         2786                       # number of overall misses
system.l24.overall_misses::total                 2817                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     29501733                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   1411648552                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     1441150285                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     29501733                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   1411648552                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      1441150285                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     29501733                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   1411648552                       # number of overall miss cycles
system.l24.overall_miss_latency::total     1441150285                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           32                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         7263                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               7295                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1900                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1900                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           32                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         7269                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                7301                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           32                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         7269                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               7301                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.968750                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.383588                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.386155                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.968750                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.383271                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.385838                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.968750                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.383271                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.385838                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 951668.806452                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 506693.665470                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 511590.445509                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 951668.806452                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 506693.665470                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 511590.445509                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 951668.806452                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 506693.665470                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 511590.445509                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 627                       # number of writebacks
system.l24.writebacks::total                      627                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           31                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         2786                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            2817                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           31                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         2786                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             2817                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           31                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         2786                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            2817                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     27274984                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   1211554395                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   1238829379                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     27274984                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   1211554395                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   1238829379                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     27274984                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   1211554395                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   1238829379                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.383588                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.386155                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.968750                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.383271                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.385838                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.968750                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.383271                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.385838                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 879838.193548                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 434872.360014                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 439769.037629                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 879838.193548                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 434872.360014                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 439769.037629                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 879838.193548                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 434872.360014                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 439769.037629                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2827                       # number of replacements
system.l25.tagsinuse                      4095.921970                       # Cycle average of tags in use
system.l25.total_refs                          316424                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6923                       # Sample count of references to valid blocks.
system.l25.avg_refs                         45.706197                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           11.639765                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    29.762879                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  1356.989198                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          2697.530128                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002842                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007266                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.331296                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.658577                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999981                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4476                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4477                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1900                       # number of Writeback hits
system.l25.Writeback_hits::total                 1900                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4482                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4483                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4482                       # number of overall hits
system.l25.overall_hits::total                   4483                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2790                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2827                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2790                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2827                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2790                       # number of overall misses
system.l25.overall_misses::total                 2827                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     47554886                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1421600454                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1469155340                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     47554886                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1421600454                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1469155340                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     47554886                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1421600454                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1469155340                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         7266                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               7304                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1900                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1900                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         7272                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                7310                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         7272                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               7310                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.383980                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.387048                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.383663                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.386731                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.383663                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.386731                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1285267.189189                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 509534.212903                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 519687.067563                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1285267.189189                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 509534.212903                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 519687.067563                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1285267.189189                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 509534.212903                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 519687.067563                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 627                       # number of writebacks
system.l25.writebacks::total                      627                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2790                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2827                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2790                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2827                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2790                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2827                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     44898286                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1221254247                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1266152533                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     44898286                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1221254247                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1266152533                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     44898286                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1221254247                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1266152533                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.383980                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.387048                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.383663                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.386731                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.383663                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.386731                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1213467.189189                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 437725.536559                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 447878.504775                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1213467.189189                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 437725.536559                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 447878.504775                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1213467.189189                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 437725.536559                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 447878.504775                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1563                       # number of replacements
system.l26.tagsinuse                      4095.801581                       # Cycle average of tags in use
system.l26.total_refs                          169273                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5659                       # Sample count of references to valid blocks.
system.l26.avg_refs                         29.912175                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           54.311804                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    24.648457                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   804.783233                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3212.058086                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.013260                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006018                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.196480                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.784194                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3535                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3536                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             612                       # number of Writeback hits
system.l26.Writeback_hits::total                  612                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3541                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3542                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3541                       # number of overall hits
system.l26.overall_hits::total                   3542                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           32                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1531                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1563                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           32                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1531                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1563                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           32                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1531                       # number of overall misses
system.l26.overall_misses::total                 1563                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     32351642                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    685845110                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      718196752                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     32351642                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    685845110                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       718196752                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     32351642                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    685845110                       # number of overall miss cycles
system.l26.overall_miss_latency::total      718196752                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           33                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5066                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5099                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          612                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              612                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           33                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5072                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5105                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           33                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5072                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5105                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.969697                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.302211                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.306531                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.969697                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.301853                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.306170                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.969697                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.301853                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.306170                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1010988.812500                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 447971.985630                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 459498.881638                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1010988.812500                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 447971.985630                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 459498.881638                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1010988.812500                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 447971.985630                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 459498.881638                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 233                       # number of writebacks
system.l26.writebacks::total                      233                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           32                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1531                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1563                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           32                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1531                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1563                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           32                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1531                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1563                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     30050846                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    575818483                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    605869329                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     30050846                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    575818483                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    605869329                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     30050846                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    575818483                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    605869329                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.302211                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.306531                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.969697                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.301853                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.306170                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.969697                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.301853                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.306170                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 939088.937500                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 376106.128674                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 387632.328215                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 939088.937500                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 376106.128674                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 387632.328215                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 939088.937500                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 376106.128674                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 387632.328215                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2193                       # number of replacements
system.l27.tagsinuse                      4095.588186                       # Cycle average of tags in use
system.l27.total_refs                          349157                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6287                       # Sample count of references to valid blocks.
system.l27.avg_refs                         55.536345                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.480838                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    25.675506                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   854.422284                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3178.009558                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009151                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006268                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.208599                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.775881                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999899                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4283                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4284                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1537                       # number of Writeback hits
system.l27.Writeback_hits::total                 1537                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           14                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4297                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4298                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4297                       # number of overall hits
system.l27.overall_hits::total                   4298                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2156                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2192                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2157                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2193                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2157                       # number of overall misses
system.l27.overall_misses::total                 2193                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     32626371                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1113415147                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1146041518                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       272170                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       272170                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     32626371                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1113687317                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1146313688                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     32626371                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1113687317                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1146313688                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         6439                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               6476                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1537                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1537                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         6454                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                6491                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         6454                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               6491                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.334835                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.338481                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.066667                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.334211                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.337852                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.334211                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.337852                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 906288.083333                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 516426.320501                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 522829.159672                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       272170                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       272170                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 906288.083333                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 516313.081595                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 522714.860009                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 906288.083333                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 516313.081595                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 522714.860009                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 523                       # number of writebacks
system.l27.writebacks::total                      523                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2156                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2192                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2157                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2193                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2157                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2193                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     30038282                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    958524785                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    988563067                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       200370                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       200370                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     30038282                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    958725155                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    988763437                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     30038282                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    958725155                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    988763437                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.334835                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.338481                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.334211                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.337852                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.334211                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.337852                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 834396.722222                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 444584.779685                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 450986.800639                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       200370                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       200370                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 834396.722222                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 444471.560037                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 450872.520292                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 834396.722222                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 444471.560037                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 450872.520292                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               569.248654                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001079003                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   575                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1741006.961739                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    27.951414                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297241                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.044794                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867464                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.912257                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1071113                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1071113                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1071113                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1071113                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1071113                       # number of overall hits
system.cpu0.icache.overall_hits::total        1071113                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.cpu0.icache.overall_misses::total           44                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     43688641                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43688641                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     43688641                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43688641                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     43688641                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43688641                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1071157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1071157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1071157                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1071157                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1071157                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1071157                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 992923.659091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 992923.659091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 992923.659091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 992923.659091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 992923.659091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 992923.659091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           32                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           32                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     33235253                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33235253                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     33235253                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33235253                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     33235253                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33235253                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1038601.656250                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1038601.656250                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1038601.656250                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1038601.656250                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1038601.656250                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1038601.656250                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7257                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393103049                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7513                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52323.046586                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.797126                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.202874                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432801                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567199                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2799547                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2799547                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532776                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          752                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4332323                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4332323                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4332323                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4332323                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        26193                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        26193                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           20                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        26213                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         26213                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        26213                       # number of overall misses
system.cpu0.dcache.overall_misses::total        26213                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6805307101                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6805307101                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1503991                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1503991                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6806811092                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6806811092                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6806811092                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6806811092                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358536                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358536                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358536                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358536                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009269                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009269                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006014                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006014                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006014                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006014                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 259813.961784                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 259813.961784                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 75199.550000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75199.550000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 259673.104643                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 259673.104643                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 259673.104643                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 259673.104643                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1898                       # number of writebacks
system.cpu0.dcache.writebacks::total             1898                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        18942                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18942                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18956                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18956                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18956                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18956                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7251                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7251                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7257                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7257                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1757433916                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1757433916                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1757818516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1757818516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1757818516                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1757818516                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002566                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002566                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001665                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001665                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001665                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001665                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 242371.247552                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 242371.247552                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 242223.855037                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 242223.855037                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 242223.855037                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 242223.855037                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.542345                       # Cycle average of tags in use
system.cpu1.icache.total_refs               977201394                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1854272.094877                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    28.542345                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.045741                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830997                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1097879                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1097879                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1097879                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1097879                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1097879                       # number of overall hits
system.cpu1.icache.overall_hits::total        1097879                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     40129710                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     40129710                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     40129710                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     40129710                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     40129710                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     40129710                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1097933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1097933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1097933                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1097933                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1097933                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1097933                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000049                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000049                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 743142.777778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 743142.777778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 743142.777778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 743142.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 743142.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 743142.777778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     31178786                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     31178786                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     31178786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     31178786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     31178786                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     31178786                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 842669.891892                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 842669.891892                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 842669.891892                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 842669.891892                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 842669.891892                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 842669.891892                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6439                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162702157                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6695                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24302.039881                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   228.000854                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    27.999146                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.890628                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.109372                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       759542                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         759542                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       627770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        627770                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1754                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1754                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1466                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1387312                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1387312                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1387312                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1387312                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16636                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16636                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           89                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16725                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16725                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16725                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16725                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3850303426                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3850303426                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8980880                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8980880                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3859284306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3859284306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3859284306                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3859284306                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       776178                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       776178                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       627859                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       627859                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1404037                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1404037                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1404037                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1404037                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021433                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021433                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000142                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011912                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011912                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011912                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011912                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 231444.062635                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 231444.062635                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 100908.764045                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100908.764045                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 230749.435336                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 230749.435336                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 230749.435336                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 230749.435336                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1533                       # number of writebacks
system.cpu1.dcache.writebacks::total             1533                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10211                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10211                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           74                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10285                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10285                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10285                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10285                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6425                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6425                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6440                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6440                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1407917514                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1407917514                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1170292                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1170292                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1409087806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1409087806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1409087806                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1409087806                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008278                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008278                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004587                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004587                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004587                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004587                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 219131.130584                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 219131.130584                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 78019.466667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78019.466667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 218802.454348                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 218802.454348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 218802.454348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 218802.454348                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               511.264353                       # Cycle average of tags in use
system.cpu2.icache.total_refs               971586969                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1882920.482558                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.264353                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058116                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.819334                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1136607                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1136607                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1136607                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1136607                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1136607                       # number of overall hits
system.cpu2.icache.overall_hits::total        1136607                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     56641919                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     56641919                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     56641919                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     56641919                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     56641919                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     56641919                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1136658                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1136658                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1136658                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1136658                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1136658                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1136658                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1110625.862745                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1110625.862745                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1110625.862745                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1110625.862745                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1110625.862745                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1110625.862745                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       200212                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       200212                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     51457262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     51457262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     51457262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     51457262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     51457262                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     51457262                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1255055.170732                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1255055.170732                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1255055.170732                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1255055.170732                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1255055.170732                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1255055.170732                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3861                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148050384                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4117                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35960.744231                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   222.934252                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    33.065748                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.870837                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.129163                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       779997                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         779997                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       655818                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        655818                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1675                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1675                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1577                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1577                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1435815                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1435815                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1435815                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1435815                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12166                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12166                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           86                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12252                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12252                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12252                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12252                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2301014546                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2301014546                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6885449                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6885449                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2307899995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2307899995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2307899995                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2307899995                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       792163                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       792163                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       655904                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       655904                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1577                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1577                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1448067                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1448067                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1448067                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1448067                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015358                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015358                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008461                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008461                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008461                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008461                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 189134.846786                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 189134.846786                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80063.360465                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80063.360465                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 188369.245429                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 188369.245429                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 188369.245429                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 188369.245429                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          952                       # number of writebacks
system.cpu2.dcache.writebacks::total              952                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8320                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8320                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           71                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8391                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8391                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8391                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8391                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3846                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3846                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3861                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3861                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3861                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3861                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    575547747                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    575547747                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    576509247                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    576509247                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    576509247                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    576509247                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004855                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004855                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002666                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002666                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002666                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002666                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149648.400156                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 149648.400156                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 149316.044289                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 149316.044289                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 149316.044289                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 149316.044289                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               550.532539                       # Cycle average of tags in use
system.cpu3.icache.total_refs               888926761                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1590208.874776                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    24.206404                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.326136                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.038792                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843471                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.882264                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1110914                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1110914                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1110914                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1110914                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1110914                       # number of overall hits
system.cpu3.icache.overall_hits::total        1110914                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.cpu3.icache.overall_misses::total           42                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     27007106                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     27007106                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     27007106                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     27007106                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     27007106                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     27007106                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1110956                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1110956                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1110956                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1110956                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1110956                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1110956                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 643026.333333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 643026.333333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 643026.333333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 643026.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 643026.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 643026.333333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           32                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           32                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           32                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     23143145                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     23143145                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     23143145                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     23143145                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     23143145                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     23143145                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 723223.281250                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 723223.281250                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 723223.281250                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 723223.281250                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 723223.281250                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 723223.281250                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5095                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               199381504                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5351                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              37260.606242                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   184.279250                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    71.720750                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.719841                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.280159                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1674179                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1674179                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       294789                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        294789                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          694                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          694                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          692                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          692                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1968968                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1968968                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1968968                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1968968                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18064                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18064                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18094                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18094                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18094                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18094                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4428632779                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4428632779                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2461072                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2461072                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4431093851                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4431093851                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4431093851                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4431093851                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1692243                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1692243                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       294819                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       294819                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1987062                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1987062                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1987062                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1987062                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010675                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010675                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000102                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009106                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009106                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009106                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009106                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 245163.462079                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 245163.462079                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82035.733333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82035.733333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 244892.994971                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 244892.994971                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 244892.994971                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 244892.994971                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          615                       # number of writebacks
system.cpu3.dcache.writebacks::total              615                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        12975                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        12975                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        12999                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        12999                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        12999                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        12999                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5089                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5089                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5095                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5095                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5095                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5095                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    913343705                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    913343705                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    913728305                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    913728305                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    913728305                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    913728305                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002564                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002564                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002564                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002564                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 179474.101985                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 179474.101985                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 179338.234544                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 179338.234544                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 179338.234544                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 179338.234544                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     3                       # number of replacements
system.cpu4.icache.tagsinuse               568.709928                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001080208                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   575                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1741009.057391                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    27.833747                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   540.876181                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.044605                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.866789                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.911394                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1072318                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1072318                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1072318                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1072318                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1072318                       # number of overall hits
system.cpu4.icache.overall_hits::total        1072318                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     40935963                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     40935963                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     40935963                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     40935963                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     40935963                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     40935963                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1072365                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1072365                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1072365                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1072365                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1072365                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1072365                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 870977.936170                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 870977.936170                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 870977.936170                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 870977.936170                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 870977.936170                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 870977.936170                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           32                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           32                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           32                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29840744                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29840744                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29840744                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29840744                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29840744                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29840744                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 932523.250000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 932523.250000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 932523.250000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 932523.250000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 932523.250000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 932523.250000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  7269                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               393106041                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  7525                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              52240.005449                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   110.800766                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   145.199234                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.432815                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.567185                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      2801495                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2801495                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1533820                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1533820                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          752                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          748                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      4335315                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         4335315                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      4335315                       # number of overall hits
system.cpu4.dcache.overall_hits::total        4335315                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        26321                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        26321                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           17                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           17                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        26338                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         26338                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        26338                       # number of overall misses
system.cpu4.dcache.overall_misses::total        26338                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   6759661806                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   6759661806                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1326984                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1326984                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   6760988790                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   6760988790                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   6760988790                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   6760988790                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      2827816                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2827816                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1533837                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1533837                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      4361653                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      4361653                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      4361653                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      4361653                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009308                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009308                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000011                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.006039                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006039                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.006039                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.006039                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 256816.299001                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 256816.299001                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 78057.882353                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 78057.882353                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 256700.918445                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 256700.918445                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 256700.918445                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 256700.918445                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1900                       # number of writebacks
system.cpu4.dcache.writebacks::total             1900                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        19058                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        19058                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        19069                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        19069                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        19069                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        19069                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         7263                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         7263                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         7269                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7269                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         7269                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7269                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   1740666845                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1740666845                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   1741051445                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1741051445                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   1741051445                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1741051445                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002568                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002568                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001667                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001667                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001667                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001667                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 239662.239433                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 239662.239433                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 239517.326317                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 239517.326317                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 239517.326317                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 239517.326317                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     3                       # number of replacements
system.cpu5.icache.tagsinuse               572.647259                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001079817                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1723028.944923                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.771004                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   540.876255                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.050915                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.866789                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.917704                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1071927                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1071927                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1071927                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1071927                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1071927                       # number of overall hits
system.cpu5.icache.overall_hits::total        1071927                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     61961377                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     61961377                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     61961377                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     61961377                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     61961377                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     61961377                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1071982                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1071982                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1071982                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1071982                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1071982                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1071982                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000051                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000051                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1126570.490909                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1126570.490909                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1126570.490909                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1126570.490909                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1126570.490909                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1126570.490909                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           17                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           17                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     47943828                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     47943828                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     47943828                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     47943828                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     47943828                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     47943828                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1261679.684211                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1261679.684211                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1261679.684211                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1261679.684211                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1261679.684211                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1261679.684211                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7272                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               393103402                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7528                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              52218.836610                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   110.807366                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   145.192634                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.432841                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.567159                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      2799733                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2799733                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1532943                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1532943                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          752                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          748                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4332676                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4332676                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4332676                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4332676                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        26271                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        26271                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           18                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        26289                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         26289                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        26289                       # number of overall misses
system.cpu5.dcache.overall_misses::total        26289                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   6745102430                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   6745102430                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1419502                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1419502                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   6746521932                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   6746521932                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   6746521932                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   6746521932                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      2826004                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2826004                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1532961                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1532961                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4358965                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4358965                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4358965                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4358965                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009296                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009296                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.006031                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006031                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.006031                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.006031                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 256750.882342                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 256750.882342                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 78861.222222                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 78861.222222                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 256629.081821                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 256629.081821                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 256629.081821                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 256629.081821                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1900                       # number of writebacks
system.cpu5.dcache.writebacks::total             1900                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        19003                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        19003                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        19015                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        19015                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        19015                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        19015                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7268                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7268                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7274                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7274                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7274                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7274                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1750610768                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1750610768                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       400795                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       400795                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1751011563                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1751011563                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1751011563                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1751011563                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001669                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001669                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001669                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001669                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 240865.543203                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 240865.543203                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66799.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66799.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 240721.963569                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 240721.963569                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 240721.963569                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 240721.963569                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               550.974973                       # Cycle average of tags in use
system.cpu6.icache.total_refs               888925308                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1587366.621429                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    25.322117                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.652857                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.040580                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.842392                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.882973                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1109461                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1109461                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1109461                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1109461                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1109461                       # number of overall hits
system.cpu6.icache.overall_hits::total        1109461                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           42                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           42                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           42                       # number of overall misses
system.cpu6.icache.overall_misses::total           42                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     40003211                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     40003211                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     40003211                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     40003211                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     40003211                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     40003211                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1109503                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1109503                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1109503                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1109503                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1109503                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1109503                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 952457.404762                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 952457.404762                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 952457.404762                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 952457.404762                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 952457.404762                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 952457.404762                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32687294                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32687294                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32687294                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32687294                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32687294                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32687294                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 990524.060606                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 990524.060606                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 990524.060606                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 990524.060606                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 990524.060606                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 990524.060606                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5072                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               199376508                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5328                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              37420.515766                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   184.268143                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    71.731857                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.719797                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.280203                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1670169                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1670169                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       293806                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        293806                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          694                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          694                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          689                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          689                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1963975                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1963975                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1963975                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1963975                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        17980                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        17980                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18010                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18010                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18010                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18010                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4526582971                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4526582971                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2564071                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2564071                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4529147042                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4529147042                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4529147042                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4529147042                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1688149                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1688149                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       293836                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       293836                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          689                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          689                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1981985                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1981985                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1981985                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1981985                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010651                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010651                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000102                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.009087                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.009087                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.009087                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.009087                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 251756.561235                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 251756.561235                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85469.033333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85469.033333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 251479.569239                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 251479.569239                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 251479.569239                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 251479.569239                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          612                       # number of writebacks
system.cpu6.dcache.writebacks::total              612                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12914                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12914                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12938                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12938                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12938                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12938                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5066                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5066                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5072                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5072                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5072                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5072                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    930103431                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    930103431                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    930488031                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    930488031                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    930488031                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    930488031                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003001                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003001                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002559                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002559                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002559                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002559                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 183597.203119                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 183597.203119                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 183455.842074                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 183455.842074                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 183455.842074                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 183455.842074                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               518.989146                       # Cycle average of tags in use
system.cpu7.icache.total_refs               977202305                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1854273.823529                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    28.989146                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.046457                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831713                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1098790                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1098790                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1098790                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1098790                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1098790                       # number of overall hits
system.cpu7.icache.overall_hits::total        1098790                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     40079450                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     40079450                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     40079450                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     40079450                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     40079450                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     40079450                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1098844                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1098844                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1098844                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1098844                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1098844                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1098844                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000049                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000049                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 742212.037037                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 742212.037037                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 742212.037037                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 742212.037037                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 742212.037037                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 742212.037037                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           17                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           17                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     33020131                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     33020131                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     33020131                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     33020131                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     33020131                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     33020131                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 892435.972973                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 892435.972973                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 892435.972973                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 892435.972973                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 892435.972973                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 892435.972973                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6453                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               162703024                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6709                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              24251.456849                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   228.042234                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    27.957766                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.890790                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.109210                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       760065                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         760065                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       628161                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        628161                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1708                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1708                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1465                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1465                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1388226                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1388226                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1388226                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1388226                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        16556                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        16556                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           92                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        16648                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         16648                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        16648                       # number of overall misses
system.cpu7.dcache.overall_misses::total        16648                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   3833039995                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   3833039995                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      9204435                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      9204435                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   3842244430                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   3842244430                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   3842244430                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   3842244430                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       776621                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       776621                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       628253                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       628253                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1465                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1465                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1404874                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1404874                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1404874                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1404874                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021318                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021318                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000146                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000146                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011850                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011850                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011850                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011850                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 231519.690445                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 231519.690445                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 100048.206522                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 100048.206522                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 230793.154133                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 230793.154133                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 230793.154133                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 230793.154133                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1537                       # number of writebacks
system.cpu7.dcache.writebacks::total             1537                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10116                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10116                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10193                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10193                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10193                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10193                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6440                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6440                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6455                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6455                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6455                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6455                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1412840178                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1412840178                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1193537                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1193537                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1414033715                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1414033715                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1414033715                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1414033715                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008292                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008292                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004595                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004595                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004595                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004595                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 219385.120807                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 219385.120807                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 79569.133333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 79569.133333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 219060.219210                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 219060.219210                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 219060.219210                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 219060.219210                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
