// Seed: 3324084081
module module_0;
  assign id_1 = (id_1);
  assign id_2 = -1;
  assign module_2.type_53 = 0;
  assign module_1.id_2 = 0;
  assign id_1 = 1;
endmodule : SymbolIdentifier
macromodule module_1;
  wire id_1;
  wire id_3, id_4;
  tri1 id_5, id_6;
  initial if (1) id_2 <= -1;
  module_0 modCall_1 ();
  assign id_5 = -1;
endmodule
module module_2 (
    input tri id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    output wor id_5,
    output uwire id_6,
    input wor id_7,
    input uwire id_8,
    input wire id_9,
    input wand id_10,
    output tri id_11,
    input tri0 id_12,
    output supply0 id_13,
    input tri id_14,
    output uwire id_15,
    input tri0 id_16,
    output uwire id_17,
    input tri1 id_18,
    input supply1 id_19,
    input tri0 id_20,
    input tri id_21,
    output tri1 id_22,
    input wor id_23,
    input wand id_24,
    output supply1 id_25,
    output supply0 id_26,
    output tri0 id_27,
    input supply1 id_28,
    input wire id_29,
    input supply1 id_30,
    output tri1 id_31,
    output tri id_32,
    input tri0 id_33,
    input supply0 id_34,
    input supply1 id_35,
    input supply0 id_36,
    input supply1 id_37,
    input tri1 id_38,
    input tri1 id_39
);
  assign id_27 = 1'h0;
  generate
    wire id_41, id_42;
  endgenerate
  module_0 modCall_1 ();
endmodule
