ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB249:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "cli_controller.h"
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  44:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  47:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** UART_HandleTypeDef huart2;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE BEGIN PV */
  52:Core/Src/main.c **** FsmController fsm;
  53:Core/Src/main.c **** /* USER CODE END PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/main.c **** void SystemClock_Config(void);
  57:Core/Src/main.c **** static void MX_GPIO_Init(void);
  58:Core/Src/main.c **** static void MX_DMA_Init(void);
  59:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  60:Core/Src/main.c **** static void MX_ADC1_Init(void);
  61:Core/Src/main.c **** static void MX_TIM2_Init(void);
  62:Core/Src/main.c **** static void MX_TIM3_Init(void);
  63:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  68:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /**
  73:Core/Src/main.c ****   * @brief  The application entry point.
  74:Core/Src/main.c ****   * @retval int
  75:Core/Src/main.c ****   */
  76:Core/Src/main.c **** int main(void)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE END 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  86:Core/Src/main.c ****   HAL_Init();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN Init */
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 3


  89:Core/Src/main.c ****   fsm_init(&fsm);
  90:Core/Src/main.c ****   /* USER CODE END Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Configure the system clock */
  93:Core/Src/main.c ****   SystemClock_Config();
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Initialize all configured peripherals */
 100:Core/Src/main.c ****   MX_GPIO_Init();
 101:Core/Src/main.c ****   MX_DMA_Init();
 102:Core/Src/main.c ****   MX_USART2_UART_Init();
 103:Core/Src/main.c ****   MX_ADC1_Init();
 104:Core/Src/main.c ****   MX_TIM2_Init();
 105:Core/Src/main.c ****   MX_TIM3_Init();
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 107:Core/Src/main.c ****   //cli initialization
 108:Core/Src/main.c ****   
 109:Core/Src/main.c ****   /* USER CODE END 2 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* Infinite loop */
 112:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 113:Core/Src/main.c ****   while (1)
 114:Core/Src/main.c ****   {
 115:Core/Src/main.c ****     fsm_run(&fsm);
 116:Core/Src/main.c ****     /* USER CODE END WHILE */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   }
 121:Core/Src/main.c ****   /* USER CODE END 3 */
 122:Core/Src/main.c **** }
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** /**
 125:Core/Src/main.c ****   * @brief System Clock Configuration
 126:Core/Src/main.c ****   * @retval None
 127:Core/Src/main.c ****   */
 128:Core/Src/main.c **** void SystemClock_Config(void)
 129:Core/Src/main.c **** {
 130:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 131:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 134:Core/Src/main.c ****   */
 135:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 136:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 139:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 140:Core/Src/main.c ****   */
 141:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 142:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 143:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 4


 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 151:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c ****     Error_Handler();
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 157:Core/Src/main.c ****   */
 158:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 159:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 160:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 161:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 166:Core/Src/main.c ****   {
 167:Core/Src/main.c ****     Error_Handler();
 168:Core/Src/main.c ****   }
 169:Core/Src/main.c **** }
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** /**
 172:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 173:Core/Src/main.c ****   * @param None
 174:Core/Src/main.c ****   * @retval None
 175:Core/Src/main.c ****   */
 176:Core/Src/main.c **** static void MX_ADC1_Init(void)
 177:Core/Src/main.c **** {
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c ****   hadc1.Instance = ADC1;
 192:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 193:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 194:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 195:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 196:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 197:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 198:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 199:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 200:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 201:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 202:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 5


 203:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 204:Core/Src/main.c ****   {
 205:Core/Src/main.c ****     Error_Handler();
 206:Core/Src/main.c ****   }
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 209:Core/Src/main.c ****   */
 210:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 211:Core/Src/main.c ****   sConfig.Rank = 1;
 212:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 213:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****     Error_Handler();
 216:Core/Src/main.c ****   }
 217:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** }
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** /**
 224:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 225:Core/Src/main.c ****   * @param None
 226:Core/Src/main.c ****   * @retval None
 227:Core/Src/main.c ****   */
 228:Core/Src/main.c **** static void MX_TIM2_Init(void)
 229:Core/Src/main.c **** {
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 236:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 241:Core/Src/main.c ****   htim2.Instance = TIM2;
 242:Core/Src/main.c ****   htim2.Init.Prescaler = 1343;
 243:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 244:Core/Src/main.c ****   htim2.Init.Period = 62499;
 245:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 246:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 247:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 248:Core/Src/main.c ****   {
 249:Core/Src/main.c ****     Error_Handler();
 250:Core/Src/main.c ****   }
 251:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 252:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 253:Core/Src/main.c ****   {
 254:Core/Src/main.c ****     Error_Handler();
 255:Core/Src/main.c ****   }
 256:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 257:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 258:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 259:Core/Src/main.c ****   {
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 6


 260:Core/Src/main.c ****     Error_Handler();
 261:Core/Src/main.c ****   }
 262:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** }
 267:Core/Src/main.c **** 
 268:Core/Src/main.c **** /**
 269:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 270:Core/Src/main.c ****   * @param None
 271:Core/Src/main.c ****   * @retval None
 272:Core/Src/main.c ****   */
 273:Core/Src/main.c **** static void MX_TIM3_Init(void)
 274:Core/Src/main.c **** {
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 281:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 286:Core/Src/main.c ****   htim3.Instance = TIM3;
 287:Core/Src/main.c ****   htim3.Init.Prescaler = 83;
 288:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 289:Core/Src/main.c ****   htim3.Init.Period = 49999;
 290:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 291:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 292:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 293:Core/Src/main.c ****   {
 294:Core/Src/main.c ****     Error_Handler();
 295:Core/Src/main.c ****   }
 296:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 297:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     Error_Handler();
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 302:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 303:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 304:Core/Src/main.c ****   {
 305:Core/Src/main.c ****     Error_Handler();
 306:Core/Src/main.c ****   }
 307:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c **** }
 312:Core/Src/main.c **** 
 313:Core/Src/main.c **** /**
 314:Core/Src/main.c ****   * @brief USART2 Initialization Function
 315:Core/Src/main.c ****   * @param None
 316:Core/Src/main.c ****   * @retval None
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 7


 317:Core/Src/main.c ****   */
 318:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 319:Core/Src/main.c **** {
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 328:Core/Src/main.c ****   huart2.Instance = USART2;
 329:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 330:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 331:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 332:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 333:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 334:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 335:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 336:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 337:Core/Src/main.c ****   {
 338:Core/Src/main.c ****     Error_Handler();
 339:Core/Src/main.c ****   }
 340:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c **** }
 345:Core/Src/main.c **** 
 346:Core/Src/main.c **** /**
 347:Core/Src/main.c ****   * Enable DMA controller clock
 348:Core/Src/main.c ****   */
 349:Core/Src/main.c **** static void MX_DMA_Init(void)
 350:Core/Src/main.c **** {
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /* DMA controller clock enable */
 353:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /* DMA interrupt init */
 356:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 357:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 358:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 359:Core/Src/main.c **** 
 360:Core/Src/main.c **** }
 361:Core/Src/main.c **** 
 362:Core/Src/main.c **** /**
 363:Core/Src/main.c ****   * @brief GPIO Initialization Function
 364:Core/Src/main.c ****   * @param None
 365:Core/Src/main.c ****   * @retval None
 366:Core/Src/main.c ****   */
 367:Core/Src/main.c **** static void MX_GPIO_Init(void)
 368:Core/Src/main.c **** {
  28              		.loc 1 368 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 8


  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  38 0002 8AB0     		sub	sp, sp, #40
  39              		.cfi_def_cfa_offset 56
 369:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 369 3 view .LVU1
  41              		.loc 1 369 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0594     		str	r4, [sp, #20]
  44 0008 0694     		str	r4, [sp, #24]
  45 000a 0794     		str	r4, [sp, #28]
  46 000c 0894     		str	r4, [sp, #32]
  47 000e 0994     		str	r4, [sp, #36]
 370:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 371:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 374:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 374 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 374 3 view .LVU4
  51 0010 0194     		str	r4, [sp, #4]
  52              		.loc 1 374 3 view .LVU5
  53 0012 2F4B     		ldr	r3, .L3
  54 0014 1A6B     		ldr	r2, [r3, #48]
  55 0016 42F00402 		orr	r2, r2, #4
  56 001a 1A63     		str	r2, [r3, #48]
  57              		.loc 1 374 3 view .LVU6
  58 001c 1A6B     		ldr	r2, [r3, #48]
  59 001e 02F00402 		and	r2, r2, #4
  60 0022 0192     		str	r2, [sp, #4]
  61              		.loc 1 374 3 view .LVU7
  62 0024 019A     		ldr	r2, [sp, #4]
  63              	.LBE4:
  64              		.loc 1 374 3 view .LVU8
 375:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  65              		.loc 1 375 3 view .LVU9
  66              	.LBB5:
  67              		.loc 1 375 3 view .LVU10
  68 0026 0294     		str	r4, [sp, #8]
  69              		.loc 1 375 3 view .LVU11
  70 0028 1A6B     		ldr	r2, [r3, #48]
  71 002a 42F08002 		orr	r2, r2, #128
  72 002e 1A63     		str	r2, [r3, #48]
  73              		.loc 1 375 3 view .LVU12
  74 0030 1A6B     		ldr	r2, [r3, #48]
  75 0032 02F08002 		and	r2, r2, #128
  76 0036 0292     		str	r2, [sp, #8]
  77              		.loc 1 375 3 view .LVU13
  78 0038 029A     		ldr	r2, [sp, #8]
  79              	.LBE5:
  80              		.loc 1 375 3 view .LVU14
 376:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 376 3 view .LVU15
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 9


  82              	.LBB6:
  83              		.loc 1 376 3 view .LVU16
  84 003a 0394     		str	r4, [sp, #12]
  85              		.loc 1 376 3 view .LVU17
  86 003c 1A6B     		ldr	r2, [r3, #48]
  87 003e 42F00102 		orr	r2, r2, #1
  88 0042 1A63     		str	r2, [r3, #48]
  89              		.loc 1 376 3 view .LVU18
  90 0044 1A6B     		ldr	r2, [r3, #48]
  91 0046 02F00102 		and	r2, r2, #1
  92 004a 0392     		str	r2, [sp, #12]
  93              		.loc 1 376 3 view .LVU19
  94 004c 039A     		ldr	r2, [sp, #12]
  95              	.LBE6:
  96              		.loc 1 376 3 view .LVU20
 377:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 377 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 377 3 view .LVU22
 100 004e 0494     		str	r4, [sp, #16]
 101              		.loc 1 377 3 view .LVU23
 102 0050 1A6B     		ldr	r2, [r3, #48]
 103 0052 42F00202 		orr	r2, r2, #2
 104 0056 1A63     		str	r2, [r3, #48]
 105              		.loc 1 377 3 view .LVU24
 106 0058 1B6B     		ldr	r3, [r3, #48]
 107 005a 03F00203 		and	r3, r3, #2
 108 005e 0493     		str	r3, [sp, #16]
 109              		.loc 1 377 3 view .LVU25
 110 0060 049B     		ldr	r3, [sp, #16]
 111              	.LBE7:
 112              		.loc 1 377 3 view .LVU26
 378:Core/Src/main.c **** 
 379:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 380:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 113              		.loc 1 380 3 view .LVU27
 114 0062 1C4D     		ldr	r5, .L3+4
 115 0064 2246     		mov	r2, r4
 116 0066 2021     		movs	r1, #32
 117 0068 2846     		mov	r0, r5
 118 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 119              	.LVL0:
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 383:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 120              		.loc 1 383 3 view .LVU28
 121              		.loc 1 383 23 is_stmt 0 view .LVU29
 122 006e 4FF40053 		mov	r3, #8192
 123 0072 0593     		str	r3, [sp, #20]
 384:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 124              		.loc 1 384 3 is_stmt 1 view .LVU30
 125              		.loc 1 384 24 is_stmt 0 view .LVU31
 126 0074 4FF48813 		mov	r3, #1114112
 127 0078 0693     		str	r3, [sp, #24]
 385:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 128              		.loc 1 385 3 is_stmt 1 view .LVU32
 129              		.loc 1 385 24 is_stmt 0 view .LVU33
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 10


 130 007a 0794     		str	r4, [sp, #28]
 386:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 131              		.loc 1 386 3 is_stmt 1 view .LVU34
 132 007c 05A9     		add	r1, sp, #20
 133 007e 1648     		ldr	r0, .L3+8
 134 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 135              	.LVL1:
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /*Configure GPIO pin : PA0 */
 389:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 136              		.loc 1 389 3 view .LVU35
 137              		.loc 1 389 23 is_stmt 0 view .LVU36
 138 0084 0126     		movs	r6, #1
 139 0086 0596     		str	r6, [sp, #20]
 390:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 140              		.loc 1 390 3 is_stmt 1 view .LVU37
 141              		.loc 1 390 24 is_stmt 0 view .LVU38
 142 0088 4FF44413 		mov	r3, #3211264
 143 008c 0693     		str	r3, [sp, #24]
 391:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 144              		.loc 1 391 3 is_stmt 1 view .LVU39
 145              		.loc 1 391 24 is_stmt 0 view .LVU40
 146 008e 0794     		str	r4, [sp, #28]
 392:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 147              		.loc 1 392 3 is_stmt 1 view .LVU41
 148 0090 05A9     		add	r1, sp, #20
 149 0092 2846     		mov	r0, r5
 150 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 151              	.LVL2:
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 395:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 152              		.loc 1 395 3 view .LVU42
 153              		.loc 1 395 23 is_stmt 0 view .LVU43
 154 0098 2023     		movs	r3, #32
 155 009a 0593     		str	r3, [sp, #20]
 396:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 156              		.loc 1 396 3 is_stmt 1 view .LVU44
 157              		.loc 1 396 24 is_stmt 0 view .LVU45
 158 009c 0696     		str	r6, [sp, #24]
 397:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 397 3 is_stmt 1 view .LVU46
 160              		.loc 1 397 24 is_stmt 0 view .LVU47
 161 009e 0794     		str	r4, [sp, #28]
 398:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 162              		.loc 1 398 3 is_stmt 1 view .LVU48
 163              		.loc 1 398 25 is_stmt 0 view .LVU49
 164 00a0 0894     		str	r4, [sp, #32]
 399:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 165              		.loc 1 399 3 is_stmt 1 view .LVU50
 166 00a2 05A9     		add	r1, sp, #20
 167 00a4 2846     		mov	r0, r5
 168 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 169              	.LVL3:
 400:Core/Src/main.c **** 
 401:Core/Src/main.c ****   /* EXTI interrupt init*/
 402:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 11


 170              		.loc 1 402 3 view .LVU51
 171 00aa 2246     		mov	r2, r4
 172 00ac 2146     		mov	r1, r4
 173 00ae 0620     		movs	r0, #6
 174 00b0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 175              	.LVL4:
 403:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 176              		.loc 1 403 3 view .LVU52
 177 00b4 0620     		movs	r0, #6
 178 00b6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 179              	.LVL5:
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 180              		.loc 1 405 3 view .LVU53
 181 00ba 2246     		mov	r2, r4
 182 00bc 2146     		mov	r1, r4
 183 00be 2820     		movs	r0, #40
 184 00c0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 185              	.LVL6:
 406:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 186              		.loc 1 406 3 view .LVU54
 187 00c4 2820     		movs	r0, #40
 188 00c6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 189              	.LVL7:
 407:Core/Src/main.c **** 
 408:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 409:Core/Src/main.c **** 
 410:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 411:Core/Src/main.c **** }
 190              		.loc 1 411 1 is_stmt 0 view .LVU55
 191 00ca 0AB0     		add	sp, sp, #40
 192              		.cfi_def_cfa_offset 16
 193              		@ sp needed
 194 00cc 70BD     		pop	{r4, r5, r6, pc}
 195              	.L4:
 196 00ce 00BF     		.align	2
 197              	.L3:
 198 00d0 00380240 		.word	1073887232
 199 00d4 00000240 		.word	1073872896
 200 00d8 00080240 		.word	1073874944
 201              		.cfi_endproc
 202              	.LFE249:
 204              		.section	.text.MX_DMA_Init,"ax",%progbits
 205              		.align	1
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	MX_DMA_Init:
 211              	.LFB248:
 350:Core/Src/main.c **** 
 212              		.loc 1 350 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 8
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216 0000 00B5     		push	{lr}
 217              		.cfi_def_cfa_offset 4
 218              		.cfi_offset 14, -4
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 12


 219 0002 83B0     		sub	sp, sp, #12
 220              		.cfi_def_cfa_offset 16
 353:Core/Src/main.c **** 
 221              		.loc 1 353 3 view .LVU57
 222              	.LBB8:
 353:Core/Src/main.c **** 
 223              		.loc 1 353 3 view .LVU58
 224 0004 0021     		movs	r1, #0
 225 0006 0191     		str	r1, [sp, #4]
 353:Core/Src/main.c **** 
 226              		.loc 1 353 3 view .LVU59
 227 0008 094B     		ldr	r3, .L7
 228 000a 1A6B     		ldr	r2, [r3, #48]
 229 000c 42F48002 		orr	r2, r2, #4194304
 230 0010 1A63     		str	r2, [r3, #48]
 353:Core/Src/main.c **** 
 231              		.loc 1 353 3 view .LVU60
 232 0012 1B6B     		ldr	r3, [r3, #48]
 233 0014 03F48003 		and	r3, r3, #4194304
 234 0018 0193     		str	r3, [sp, #4]
 353:Core/Src/main.c **** 
 235              		.loc 1 353 3 view .LVU61
 236 001a 019B     		ldr	r3, [sp, #4]
 237              	.LBE8:
 353:Core/Src/main.c **** 
 238              		.loc 1 353 3 view .LVU62
 357:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 239              		.loc 1 357 3 view .LVU63
 240 001c 0A46     		mov	r2, r1
 241 001e 3820     		movs	r0, #56
 242 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 243              	.LVL8:
 358:Core/Src/main.c **** 
 244              		.loc 1 358 3 view .LVU64
 245 0024 3820     		movs	r0, #56
 246 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 247              	.LVL9:
 360:Core/Src/main.c **** 
 248              		.loc 1 360 1 is_stmt 0 view .LVU65
 249 002a 03B0     		add	sp, sp, #12
 250              		.cfi_def_cfa_offset 4
 251              		@ sp needed
 252 002c 5DF804FB 		ldr	pc, [sp], #4
 253              	.L8:
 254              		.align	2
 255              	.L7:
 256 0030 00380240 		.word	1073887232
 257              		.cfi_endproc
 258              	.LFE248:
 260              		.section	.text.Error_Handler,"ax",%progbits
 261              		.align	1
 262              		.global	Error_Handler
 263              		.syntax unified
 264              		.thumb
 265              		.thumb_func
 267              	Error_Handler:
 268              	.LFB250:
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 13


 412:Core/Src/main.c **** 
 413:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 414:Core/Src/main.c **** 
 415:Core/Src/main.c **** /* USER CODE END 4 */
 416:Core/Src/main.c **** 
 417:Core/Src/main.c **** /**
 418:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 419:Core/Src/main.c ****   * @retval None
 420:Core/Src/main.c ****   */
 421:Core/Src/main.c **** void Error_Handler(void)
 422:Core/Src/main.c **** {
 269              		.loc 1 422 1 is_stmt 1 view -0
 270              		.cfi_startproc
 271              		@ Volatile: function does not return.
 272              		@ args = 0, pretend = 0, frame = 0
 273              		@ frame_needed = 0, uses_anonymous_args = 0
 274 0000 08B5     		push	{r3, lr}
 275              		.cfi_def_cfa_offset 8
 276              		.cfi_offset 3, -8
 277              		.cfi_offset 14, -4
 423:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 424:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 425:Core/Src/main.c ****   change_state(&fsm, FSMERROR);
 278              		.loc 1 425 3 view .LVU67
 279 0002 0521     		movs	r1, #5
 280 0004 0348     		ldr	r0, .L12
 281 0006 FFF7FEFF 		bl	change_state
 282              	.LVL10:
 426:Core/Src/main.c **** 
 427:Core/Src/main.c ****   __disable_irq();
 283              		.loc 1 427 3 view .LVU68
 284              	.LBB9:
 285              	.LBI9:
 286              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 14


  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 15


  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 16


 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 17


 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 18


 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 19


 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 20


 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 21


 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 22


 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 23


 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 24


 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 25


 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 26


 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 27


 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 28


 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 29


 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 30


 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 287              		.loc 2 960 27 view .LVU69
 288              	.LBB10:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 289              		.loc 2 962 3 view .LVU70
 290              		.syntax unified
 291              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 292 000a 72B6     		cpsid i
 293              	@ 0 "" 2
 294              		.thumb
 295              		.syntax unified
 296              	.L10:
 297              	.LBE10:
 298              	.LBE9:
 428:Core/Src/main.c ****   while (1)
 299              		.loc 1 428 3 view .LVU71
 429:Core/Src/main.c ****   {
 430:Core/Src/main.c ****     fsm_run(&fsm);
 300              		.loc 1 430 5 discriminator 1 view .LVU72
 301 000c 0148     		ldr	r0, .L12
 302 000e FFF7FEFF 		bl	fsm_run
 303              	.LVL11:
 428:Core/Src/main.c ****   while (1)
 304              		.loc 1 428 9 view .LVU73
 305 0012 FBE7     		b	.L10
 306              	.L13:
 307              		.align	2
 308              	.L12:
 309 0014 00000000 		.word	fsm
 310              		.cfi_endproc
 311              	.LFE250:
 313              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 31


 314              		.align	1
 315              		.syntax unified
 316              		.thumb
 317              		.thumb_func
 319              	MX_USART2_UART_Init:
 320              	.LFB247:
 319:Core/Src/main.c **** 
 321              		.loc 1 319 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325 0000 08B5     		push	{r3, lr}
 326              		.cfi_def_cfa_offset 8
 327              		.cfi_offset 3, -8
 328              		.cfi_offset 14, -4
 328:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 329              		.loc 1 328 3 view .LVU75
 328:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 330              		.loc 1 328 19 is_stmt 0 view .LVU76
 331 0002 0A48     		ldr	r0, .L18
 332 0004 0A4B     		ldr	r3, .L18+4
 333 0006 0360     		str	r3, [r0]
 329:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 334              		.loc 1 329 3 is_stmt 1 view .LVU77
 329:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 335              		.loc 1 329 24 is_stmt 0 view .LVU78
 336 0008 4FF4E133 		mov	r3, #115200
 337 000c 4360     		str	r3, [r0, #4]
 330:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 338              		.loc 1 330 3 is_stmt 1 view .LVU79
 330:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 339              		.loc 1 330 26 is_stmt 0 view .LVU80
 340 000e 0023     		movs	r3, #0
 341 0010 8360     		str	r3, [r0, #8]
 331:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 342              		.loc 1 331 3 is_stmt 1 view .LVU81
 331:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 343              		.loc 1 331 24 is_stmt 0 view .LVU82
 344 0012 C360     		str	r3, [r0, #12]
 332:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 345              		.loc 1 332 3 is_stmt 1 view .LVU83
 332:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 346              		.loc 1 332 22 is_stmt 0 view .LVU84
 347 0014 0361     		str	r3, [r0, #16]
 333:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 348              		.loc 1 333 3 is_stmt 1 view .LVU85
 333:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 349              		.loc 1 333 20 is_stmt 0 view .LVU86
 350 0016 0C22     		movs	r2, #12
 351 0018 4261     		str	r2, [r0, #20]
 334:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 352              		.loc 1 334 3 is_stmt 1 view .LVU87
 334:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 353              		.loc 1 334 25 is_stmt 0 view .LVU88
 354 001a 8361     		str	r3, [r0, #24]
 335:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 355              		.loc 1 335 3 is_stmt 1 view .LVU89
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 32


 335:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 356              		.loc 1 335 28 is_stmt 0 view .LVU90
 357 001c C361     		str	r3, [r0, #28]
 336:Core/Src/main.c ****   {
 358              		.loc 1 336 3 is_stmt 1 view .LVU91
 336:Core/Src/main.c ****   {
 359              		.loc 1 336 7 is_stmt 0 view .LVU92
 360 001e FFF7FEFF 		bl	HAL_UART_Init
 361              	.LVL12:
 336:Core/Src/main.c ****   {
 362              		.loc 1 336 6 discriminator 1 view .LVU93
 363 0022 00B9     		cbnz	r0, .L17
 344:Core/Src/main.c **** 
 364              		.loc 1 344 1 view .LVU94
 365 0024 08BD     		pop	{r3, pc}
 366              	.L17:
 338:Core/Src/main.c ****   }
 367              		.loc 1 338 5 is_stmt 1 view .LVU95
 368 0026 FFF7FEFF 		bl	Error_Handler
 369              	.LVL13:
 370              	.L19:
 371 002a 00BF     		.align	2
 372              	.L18:
 373 002c 00000000 		.word	huart2
 374 0030 00440040 		.word	1073759232
 375              		.cfi_endproc
 376              	.LFE247:
 378              		.section	.text.MX_ADC1_Init,"ax",%progbits
 379              		.align	1
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	MX_ADC1_Init:
 385              	.LFB244:
 177:Core/Src/main.c **** 
 386              		.loc 1 177 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 16
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390 0000 00B5     		push	{lr}
 391              		.cfi_def_cfa_offset 4
 392              		.cfi_offset 14, -4
 393 0002 85B0     		sub	sp, sp, #20
 394              		.cfi_def_cfa_offset 24
 183:Core/Src/main.c **** 
 395              		.loc 1 183 3 view .LVU97
 183:Core/Src/main.c **** 
 396              		.loc 1 183 26 is_stmt 0 view .LVU98
 397 0004 0023     		movs	r3, #0
 398 0006 0093     		str	r3, [sp]
 399 0008 0193     		str	r3, [sp, #4]
 400 000a 0293     		str	r3, [sp, #8]
 401 000c 0393     		str	r3, [sp, #12]
 191:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 402              		.loc 1 191 3 is_stmt 1 view .LVU99
 191:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 403              		.loc 1 191 18 is_stmt 0 view .LVU100
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 33


 404 000e 1448     		ldr	r0, .L26
 405 0010 144A     		ldr	r2, .L26+4
 406 0012 0260     		str	r2, [r0]
 192:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 407              		.loc 1 192 3 is_stmt 1 view .LVU101
 192:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 408              		.loc 1 192 29 is_stmt 0 view .LVU102
 409 0014 4FF48032 		mov	r2, #65536
 410 0018 4260     		str	r2, [r0, #4]
 193:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 411              		.loc 1 193 3 is_stmt 1 view .LVU103
 193:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 412              		.loc 1 193 25 is_stmt 0 view .LVU104
 413 001a 8360     		str	r3, [r0, #8]
 194:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 414              		.loc 1 194 3 is_stmt 1 view .LVU105
 194:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 415              		.loc 1 194 27 is_stmt 0 view .LVU106
 416 001c 0361     		str	r3, [r0, #16]
 195:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 417              		.loc 1 195 3 is_stmt 1 view .LVU107
 195:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 418              		.loc 1 195 33 is_stmt 0 view .LVU108
 419 001e 0376     		strb	r3, [r0, #24]
 196:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 420              		.loc 1 196 3 is_stmt 1 view .LVU109
 196:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 421              		.loc 1 196 36 is_stmt 0 view .LVU110
 422 0020 80F82030 		strb	r3, [r0, #32]
 197:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 423              		.loc 1 197 3 is_stmt 1 view .LVU111
 197:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 424              		.loc 1 197 35 is_stmt 0 view .LVU112
 425 0024 C362     		str	r3, [r0, #44]
 198:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 426              		.loc 1 198 3 is_stmt 1 view .LVU113
 198:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 427              		.loc 1 198 31 is_stmt 0 view .LVU114
 428 0026 104A     		ldr	r2, .L26+8
 429 0028 8262     		str	r2, [r0, #40]
 199:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 430              		.loc 1 199 3 is_stmt 1 view .LVU115
 199:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 431              		.loc 1 199 24 is_stmt 0 view .LVU116
 432 002a C360     		str	r3, [r0, #12]
 200:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 433              		.loc 1 200 3 is_stmt 1 view .LVU117
 200:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 434              		.loc 1 200 30 is_stmt 0 view .LVU118
 435 002c 0122     		movs	r2, #1
 436 002e C261     		str	r2, [r0, #28]
 201:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 437              		.loc 1 201 3 is_stmt 1 view .LVU119
 201:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 438              		.loc 1 201 36 is_stmt 0 view .LVU120
 439 0030 80F83030 		strb	r3, [r0, #48]
 202:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 34


 440              		.loc 1 202 3 is_stmt 1 view .LVU121
 202:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 441              		.loc 1 202 27 is_stmt 0 view .LVU122
 442 0034 4261     		str	r2, [r0, #20]
 203:Core/Src/main.c ****   {
 443              		.loc 1 203 3 is_stmt 1 view .LVU123
 203:Core/Src/main.c ****   {
 444              		.loc 1 203 7 is_stmt 0 view .LVU124
 445 0036 FFF7FEFF 		bl	HAL_ADC_Init
 446              	.LVL14:
 203:Core/Src/main.c ****   {
 447              		.loc 1 203 6 discriminator 1 view .LVU125
 448 003a 60B9     		cbnz	r0, .L24
 210:Core/Src/main.c ****   sConfig.Rank = 1;
 449              		.loc 1 210 3 is_stmt 1 view .LVU126
 210:Core/Src/main.c ****   sConfig.Rank = 1;
 450              		.loc 1 210 19 is_stmt 0 view .LVU127
 451 003c 0123     		movs	r3, #1
 452 003e 0093     		str	r3, [sp]
 211:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 453              		.loc 1 211 3 is_stmt 1 view .LVU128
 211:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 454              		.loc 1 211 16 is_stmt 0 view .LVU129
 455 0040 0193     		str	r3, [sp, #4]
 212:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 456              		.loc 1 212 3 is_stmt 1 view .LVU130
 212:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 457              		.loc 1 212 24 is_stmt 0 view .LVU131
 458 0042 0023     		movs	r3, #0
 459 0044 0293     		str	r3, [sp, #8]
 213:Core/Src/main.c ****   {
 460              		.loc 1 213 3 is_stmt 1 view .LVU132
 213:Core/Src/main.c ****   {
 461              		.loc 1 213 7 is_stmt 0 view .LVU133
 462 0046 6946     		mov	r1, sp
 463 0048 0548     		ldr	r0, .L26
 464 004a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 465              	.LVL15:
 213:Core/Src/main.c ****   {
 466              		.loc 1 213 6 discriminator 1 view .LVU134
 467 004e 20B9     		cbnz	r0, .L25
 221:Core/Src/main.c **** 
 468              		.loc 1 221 1 view .LVU135
 469 0050 05B0     		add	sp, sp, #20
 470              		.cfi_remember_state
 471              		.cfi_def_cfa_offset 4
 472              		@ sp needed
 473 0052 5DF804FB 		ldr	pc, [sp], #4
 474              	.L24:
 475              		.cfi_restore_state
 205:Core/Src/main.c ****   }
 476              		.loc 1 205 5 is_stmt 1 view .LVU136
 477 0056 FFF7FEFF 		bl	Error_Handler
 478              	.LVL16:
 479              	.L25:
 215:Core/Src/main.c ****   }
 480              		.loc 1 215 5 view .LVU137
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 35


 481 005a FFF7FEFF 		bl	Error_Handler
 482              	.LVL17:
 483              	.L27:
 484 005e 00BF     		.align	2
 485              	.L26:
 486 0060 00000000 		.word	hadc1
 487 0064 00200140 		.word	1073815552
 488 0068 0100000F 		.word	251658241
 489              		.cfi_endproc
 490              	.LFE244:
 492              		.section	.text.MX_TIM2_Init,"ax",%progbits
 493              		.align	1
 494              		.syntax unified
 495              		.thumb
 496              		.thumb_func
 498              	MX_TIM2_Init:
 499              	.LFB245:
 229:Core/Src/main.c **** 
 500              		.loc 1 229 1 view -0
 501              		.cfi_startproc
 502              		@ args = 0, pretend = 0, frame = 24
 503              		@ frame_needed = 0, uses_anonymous_args = 0
 504 0000 00B5     		push	{lr}
 505              		.cfi_def_cfa_offset 4
 506              		.cfi_offset 14, -4
 507 0002 87B0     		sub	sp, sp, #28
 508              		.cfi_def_cfa_offset 32
 235:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 509              		.loc 1 235 3 view .LVU139
 235:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 510              		.loc 1 235 26 is_stmt 0 view .LVU140
 511 0004 0023     		movs	r3, #0
 512 0006 0293     		str	r3, [sp, #8]
 513 0008 0393     		str	r3, [sp, #12]
 514 000a 0493     		str	r3, [sp, #16]
 515 000c 0593     		str	r3, [sp, #20]
 236:Core/Src/main.c **** 
 516              		.loc 1 236 3 is_stmt 1 view .LVU141
 236:Core/Src/main.c **** 
 517              		.loc 1 236 27 is_stmt 0 view .LVU142
 518 000e 0093     		str	r3, [sp]
 519 0010 0193     		str	r3, [sp, #4]
 241:Core/Src/main.c ****   htim2.Init.Prescaler = 1343;
 520              		.loc 1 241 3 is_stmt 1 view .LVU143
 241:Core/Src/main.c ****   htim2.Init.Prescaler = 1343;
 521              		.loc 1 241 18 is_stmt 0 view .LVU144
 522 0012 1448     		ldr	r0, .L36
 523 0014 4FF08042 		mov	r2, #1073741824
 524 0018 0260     		str	r2, [r0]
 242:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 525              		.loc 1 242 3 is_stmt 1 view .LVU145
 242:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 526              		.loc 1 242 24 is_stmt 0 view .LVU146
 527 001a 40F23F52 		movw	r2, #1343
 528 001e 4260     		str	r2, [r0, #4]
 243:Core/Src/main.c ****   htim2.Init.Period = 62499;
 529              		.loc 1 243 3 is_stmt 1 view .LVU147
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 36


 243:Core/Src/main.c ****   htim2.Init.Period = 62499;
 530              		.loc 1 243 26 is_stmt 0 view .LVU148
 531 0020 8360     		str	r3, [r0, #8]
 244:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 532              		.loc 1 244 3 is_stmt 1 view .LVU149
 244:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 533              		.loc 1 244 21 is_stmt 0 view .LVU150
 534 0022 4FF22342 		movw	r2, #62499
 535 0026 C260     		str	r2, [r0, #12]
 245:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 536              		.loc 1 245 3 is_stmt 1 view .LVU151
 245:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 537              		.loc 1 245 28 is_stmt 0 view .LVU152
 538 0028 0361     		str	r3, [r0, #16]
 246:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 539              		.loc 1 246 3 is_stmt 1 view .LVU153
 246:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 540              		.loc 1 246 32 is_stmt 0 view .LVU154
 541 002a 8361     		str	r3, [r0, #24]
 247:Core/Src/main.c ****   {
 542              		.loc 1 247 3 is_stmt 1 view .LVU155
 247:Core/Src/main.c ****   {
 543              		.loc 1 247 7 is_stmt 0 view .LVU156
 544 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 545              	.LVL18:
 247:Core/Src/main.c ****   {
 546              		.loc 1 247 6 discriminator 1 view .LVU157
 547 0030 90B9     		cbnz	r0, .L33
 251:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 548              		.loc 1 251 3 is_stmt 1 view .LVU158
 251:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 549              		.loc 1 251 34 is_stmt 0 view .LVU159
 550 0032 4FF48053 		mov	r3, #4096
 551 0036 0293     		str	r3, [sp, #8]
 252:Core/Src/main.c ****   {
 552              		.loc 1 252 3 is_stmt 1 view .LVU160
 252:Core/Src/main.c ****   {
 553              		.loc 1 252 7 is_stmt 0 view .LVU161
 554 0038 02A9     		add	r1, sp, #8
 555 003a 0A48     		ldr	r0, .L36
 556 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 557              	.LVL19:
 252:Core/Src/main.c ****   {
 558              		.loc 1 252 6 discriminator 1 view .LVU162
 559 0040 60B9     		cbnz	r0, .L34
 256:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 560              		.loc 1 256 3 is_stmt 1 view .LVU163
 256:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 561              		.loc 1 256 37 is_stmt 0 view .LVU164
 562 0042 0023     		movs	r3, #0
 563 0044 0093     		str	r3, [sp]
 257:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 564              		.loc 1 257 3 is_stmt 1 view .LVU165
 257:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 565              		.loc 1 257 33 is_stmt 0 view .LVU166
 566 0046 0193     		str	r3, [sp, #4]
 258:Core/Src/main.c ****   {
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 37


 567              		.loc 1 258 3 is_stmt 1 view .LVU167
 258:Core/Src/main.c ****   {
 568              		.loc 1 258 7 is_stmt 0 view .LVU168
 569 0048 6946     		mov	r1, sp
 570 004a 0648     		ldr	r0, .L36
 571 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 572              	.LVL20:
 258:Core/Src/main.c ****   {
 573              		.loc 1 258 6 discriminator 1 view .LVU169
 574 0050 30B9     		cbnz	r0, .L35
 266:Core/Src/main.c **** 
 575              		.loc 1 266 1 view .LVU170
 576 0052 07B0     		add	sp, sp, #28
 577              		.cfi_remember_state
 578              		.cfi_def_cfa_offset 4
 579              		@ sp needed
 580 0054 5DF804FB 		ldr	pc, [sp], #4
 581              	.L33:
 582              		.cfi_restore_state
 249:Core/Src/main.c ****   }
 583              		.loc 1 249 5 is_stmt 1 view .LVU171
 584 0058 FFF7FEFF 		bl	Error_Handler
 585              	.LVL21:
 586              	.L34:
 254:Core/Src/main.c ****   }
 587              		.loc 1 254 5 view .LVU172
 588 005c FFF7FEFF 		bl	Error_Handler
 589              	.LVL22:
 590              	.L35:
 260:Core/Src/main.c ****   }
 591              		.loc 1 260 5 view .LVU173
 592 0060 FFF7FEFF 		bl	Error_Handler
 593              	.LVL23:
 594              	.L37:
 595              		.align	2
 596              	.L36:
 597 0064 00000000 		.word	htim2
 598              		.cfi_endproc
 599              	.LFE245:
 601              		.section	.text.MX_TIM3_Init,"ax",%progbits
 602              		.align	1
 603              		.syntax unified
 604              		.thumb
 605              		.thumb_func
 607              	MX_TIM3_Init:
 608              	.LFB246:
 274:Core/Src/main.c **** 
 609              		.loc 1 274 1 view -0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 24
 612              		@ frame_needed = 0, uses_anonymous_args = 0
 613 0000 00B5     		push	{lr}
 614              		.cfi_def_cfa_offset 4
 615              		.cfi_offset 14, -4
 616 0002 87B0     		sub	sp, sp, #28
 617              		.cfi_def_cfa_offset 32
 280:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 38


 618              		.loc 1 280 3 view .LVU175
 280:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 619              		.loc 1 280 26 is_stmt 0 view .LVU176
 620 0004 0023     		movs	r3, #0
 621 0006 0293     		str	r3, [sp, #8]
 622 0008 0393     		str	r3, [sp, #12]
 623 000a 0493     		str	r3, [sp, #16]
 624 000c 0593     		str	r3, [sp, #20]
 281:Core/Src/main.c **** 
 625              		.loc 1 281 3 is_stmt 1 view .LVU177
 281:Core/Src/main.c **** 
 626              		.loc 1 281 27 is_stmt 0 view .LVU178
 627 000e 0093     		str	r3, [sp]
 628 0010 0193     		str	r3, [sp, #4]
 286:Core/Src/main.c ****   htim3.Init.Prescaler = 83;
 629              		.loc 1 286 3 is_stmt 1 view .LVU179
 286:Core/Src/main.c ****   htim3.Init.Prescaler = 83;
 630              		.loc 1 286 18 is_stmt 0 view .LVU180
 631 0012 1348     		ldr	r0, .L46
 632 0014 134A     		ldr	r2, .L46+4
 633 0016 0260     		str	r2, [r0]
 287:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 634              		.loc 1 287 3 is_stmt 1 view .LVU181
 287:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 635              		.loc 1 287 24 is_stmt 0 view .LVU182
 636 0018 5322     		movs	r2, #83
 637 001a 4260     		str	r2, [r0, #4]
 288:Core/Src/main.c ****   htim3.Init.Period = 49999;
 638              		.loc 1 288 3 is_stmt 1 view .LVU183
 288:Core/Src/main.c ****   htim3.Init.Period = 49999;
 639              		.loc 1 288 26 is_stmt 0 view .LVU184
 640 001c 8360     		str	r3, [r0, #8]
 289:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 641              		.loc 1 289 3 is_stmt 1 view .LVU185
 289:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 642              		.loc 1 289 21 is_stmt 0 view .LVU186
 643 001e 4CF24F32 		movw	r2, #49999
 644 0022 C260     		str	r2, [r0, #12]
 290:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 645              		.loc 1 290 3 is_stmt 1 view .LVU187
 290:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 646              		.loc 1 290 28 is_stmt 0 view .LVU188
 647 0024 0361     		str	r3, [r0, #16]
 291:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 648              		.loc 1 291 3 is_stmt 1 view .LVU189
 291:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 649              		.loc 1 291 32 is_stmt 0 view .LVU190
 650 0026 8361     		str	r3, [r0, #24]
 292:Core/Src/main.c ****   {
 651              		.loc 1 292 3 is_stmt 1 view .LVU191
 292:Core/Src/main.c ****   {
 652              		.loc 1 292 7 is_stmt 0 view .LVU192
 653 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 654              	.LVL24:
 292:Core/Src/main.c ****   {
 655              		.loc 1 292 6 discriminator 1 view .LVU193
 656 002c 90B9     		cbnz	r0, .L43
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 39


 296:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 657              		.loc 1 296 3 is_stmt 1 view .LVU194
 296:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 658              		.loc 1 296 34 is_stmt 0 view .LVU195
 659 002e 4FF48053 		mov	r3, #4096
 660 0032 0293     		str	r3, [sp, #8]
 297:Core/Src/main.c ****   {
 661              		.loc 1 297 3 is_stmt 1 view .LVU196
 297:Core/Src/main.c ****   {
 662              		.loc 1 297 7 is_stmt 0 view .LVU197
 663 0034 02A9     		add	r1, sp, #8
 664 0036 0A48     		ldr	r0, .L46
 665 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 666              	.LVL25:
 297:Core/Src/main.c ****   {
 667              		.loc 1 297 6 discriminator 1 view .LVU198
 668 003c 60B9     		cbnz	r0, .L44
 301:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 669              		.loc 1 301 3 is_stmt 1 view .LVU199
 301:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 670              		.loc 1 301 37 is_stmt 0 view .LVU200
 671 003e 0023     		movs	r3, #0
 672 0040 0093     		str	r3, [sp]
 302:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 673              		.loc 1 302 3 is_stmt 1 view .LVU201
 302:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 674              		.loc 1 302 33 is_stmt 0 view .LVU202
 675 0042 0193     		str	r3, [sp, #4]
 303:Core/Src/main.c ****   {
 676              		.loc 1 303 3 is_stmt 1 view .LVU203
 303:Core/Src/main.c ****   {
 677              		.loc 1 303 7 is_stmt 0 view .LVU204
 678 0044 6946     		mov	r1, sp
 679 0046 0648     		ldr	r0, .L46
 680 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 681              	.LVL26:
 303:Core/Src/main.c ****   {
 682              		.loc 1 303 6 discriminator 1 view .LVU205
 683 004c 30B9     		cbnz	r0, .L45
 311:Core/Src/main.c **** 
 684              		.loc 1 311 1 view .LVU206
 685 004e 07B0     		add	sp, sp, #28
 686              		.cfi_remember_state
 687              		.cfi_def_cfa_offset 4
 688              		@ sp needed
 689 0050 5DF804FB 		ldr	pc, [sp], #4
 690              	.L43:
 691              		.cfi_restore_state
 294:Core/Src/main.c ****   }
 692              		.loc 1 294 5 is_stmt 1 view .LVU207
 693 0054 FFF7FEFF 		bl	Error_Handler
 694              	.LVL27:
 695              	.L44:
 299:Core/Src/main.c ****   }
 696              		.loc 1 299 5 view .LVU208
 697 0058 FFF7FEFF 		bl	Error_Handler
 698              	.LVL28:
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 40


 699              	.L45:
 305:Core/Src/main.c ****   }
 700              		.loc 1 305 5 view .LVU209
 701 005c FFF7FEFF 		bl	Error_Handler
 702              	.LVL29:
 703              	.L47:
 704              		.align	2
 705              	.L46:
 706 0060 00000000 		.word	htim3
 707 0064 00040040 		.word	1073742848
 708              		.cfi_endproc
 709              	.LFE246:
 711              		.section	.text.SystemClock_Config,"ax",%progbits
 712              		.align	1
 713              		.global	SystemClock_Config
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
 718              	SystemClock_Config:
 719              	.LFB243:
 129:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 720              		.loc 1 129 1 view -0
 721              		.cfi_startproc
 722              		@ args = 0, pretend = 0, frame = 80
 723              		@ frame_needed = 0, uses_anonymous_args = 0
 724 0000 00B5     		push	{lr}
 725              		.cfi_def_cfa_offset 4
 726              		.cfi_offset 14, -4
 727 0002 95B0     		sub	sp, sp, #84
 728              		.cfi_def_cfa_offset 88
 130:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 729              		.loc 1 130 3 view .LVU211
 130:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 730              		.loc 1 130 22 is_stmt 0 view .LVU212
 731 0004 3422     		movs	r2, #52
 732 0006 0021     		movs	r1, #0
 733 0008 07A8     		add	r0, sp, #28
 734 000a FFF7FEFF 		bl	memset
 735              	.LVL30:
 131:Core/Src/main.c **** 
 736              		.loc 1 131 3 is_stmt 1 view .LVU213
 131:Core/Src/main.c **** 
 737              		.loc 1 131 22 is_stmt 0 view .LVU214
 738 000e 0023     		movs	r3, #0
 739 0010 0293     		str	r3, [sp, #8]
 740 0012 0393     		str	r3, [sp, #12]
 741 0014 0493     		str	r3, [sp, #16]
 742 0016 0593     		str	r3, [sp, #20]
 743 0018 0693     		str	r3, [sp, #24]
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 744              		.loc 1 135 3 is_stmt 1 view .LVU215
 745              	.LBB11:
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 746              		.loc 1 135 3 view .LVU216
 747 001a 0093     		str	r3, [sp]
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 748              		.loc 1 135 3 view .LVU217
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 41


 749 001c 1F4A     		ldr	r2, .L54
 750 001e 116C     		ldr	r1, [r2, #64]
 751 0020 41F08051 		orr	r1, r1, #268435456
 752 0024 1164     		str	r1, [r2, #64]
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 753              		.loc 1 135 3 view .LVU218
 754 0026 126C     		ldr	r2, [r2, #64]
 755 0028 02F08052 		and	r2, r2, #268435456
 756 002c 0092     		str	r2, [sp]
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 757              		.loc 1 135 3 view .LVU219
 758 002e 009A     		ldr	r2, [sp]
 759              	.LBE11:
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 760              		.loc 1 135 3 view .LVU220
 136:Core/Src/main.c **** 
 761              		.loc 1 136 3 view .LVU221
 762              	.LBB12:
 136:Core/Src/main.c **** 
 763              		.loc 1 136 3 view .LVU222
 764 0030 0193     		str	r3, [sp, #4]
 136:Core/Src/main.c **** 
 765              		.loc 1 136 3 view .LVU223
 766 0032 1B49     		ldr	r1, .L54+4
 767 0034 0A68     		ldr	r2, [r1]
 768 0036 22F44042 		bic	r2, r2, #49152
 769 003a 42F48042 		orr	r2, r2, #16384
 770 003e 0A60     		str	r2, [r1]
 136:Core/Src/main.c **** 
 771              		.loc 1 136 3 view .LVU224
 772 0040 0A68     		ldr	r2, [r1]
 773 0042 02F44042 		and	r2, r2, #49152
 774 0046 0192     		str	r2, [sp, #4]
 136:Core/Src/main.c **** 
 775              		.loc 1 136 3 view .LVU225
 776 0048 019A     		ldr	r2, [sp, #4]
 777              	.LBE12:
 136:Core/Src/main.c **** 
 778              		.loc 1 136 3 view .LVU226
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 779              		.loc 1 141 3 view .LVU227
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 780              		.loc 1 141 36 is_stmt 0 view .LVU228
 781 004a 0222     		movs	r2, #2
 782 004c 0792     		str	r2, [sp, #28]
 142:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 783              		.loc 1 142 3 is_stmt 1 view .LVU229
 142:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 784              		.loc 1 142 30 is_stmt 0 view .LVU230
 785 004e 0121     		movs	r1, #1
 786 0050 0A91     		str	r1, [sp, #40]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 787              		.loc 1 143 3 is_stmt 1 view .LVU231
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 788              		.loc 1 143 41 is_stmt 0 view .LVU232
 789 0052 1021     		movs	r1, #16
 790 0054 0B91     		str	r1, [sp, #44]
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 42


 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 791              		.loc 1 144 3 is_stmt 1 view .LVU233
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 792              		.loc 1 144 34 is_stmt 0 view .LVU234
 793 0056 0D92     		str	r2, [sp, #52]
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 794              		.loc 1 145 3 is_stmt 1 view .LVU235
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 795              		.loc 1 145 35 is_stmt 0 view .LVU236
 796 0058 0E93     		str	r3, [sp, #56]
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 797              		.loc 1 146 3 is_stmt 1 view .LVU237
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 798              		.loc 1 146 30 is_stmt 0 view .LVU238
 799 005a 0F91     		str	r1, [sp, #60]
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800              		.loc 1 147 3 is_stmt 1 view .LVU239
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 801              		.loc 1 147 30 is_stmt 0 view .LVU240
 802 005c 4FF4A873 		mov	r3, #336
 803 0060 1093     		str	r3, [sp, #64]
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 804              		.loc 1 148 3 is_stmt 1 view .LVU241
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 805              		.loc 1 148 30 is_stmt 0 view .LVU242
 806 0062 0423     		movs	r3, #4
 807 0064 1193     		str	r3, [sp, #68]
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 808              		.loc 1 149 3 is_stmt 1 view .LVU243
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 809              		.loc 1 149 30 is_stmt 0 view .LVU244
 810 0066 1292     		str	r2, [sp, #72]
 150:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 811              		.loc 1 150 3 is_stmt 1 view .LVU245
 150:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 812              		.loc 1 150 30 is_stmt 0 view .LVU246
 813 0068 1392     		str	r2, [sp, #76]
 151:Core/Src/main.c ****   {
 814              		.loc 1 151 3 is_stmt 1 view .LVU247
 151:Core/Src/main.c ****   {
 815              		.loc 1 151 7 is_stmt 0 view .LVU248
 816 006a 07A8     		add	r0, sp, #28
 817 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 818              	.LVL31:
 151:Core/Src/main.c ****   {
 819              		.loc 1 151 6 discriminator 1 view .LVU249
 820 0070 80B9     		cbnz	r0, .L52
 158:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 821              		.loc 1 158 3 is_stmt 1 view .LVU250
 158:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 822              		.loc 1 158 31 is_stmt 0 view .LVU251
 823 0072 0F23     		movs	r3, #15
 824 0074 0293     		str	r3, [sp, #8]
 160:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 825              		.loc 1 160 3 is_stmt 1 view .LVU252
 160:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 826              		.loc 1 160 34 is_stmt 0 view .LVU253
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 43


 827 0076 0221     		movs	r1, #2
 828 0078 0391     		str	r1, [sp, #12]
 161:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 829              		.loc 1 161 3 is_stmt 1 view .LVU254
 161:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 830              		.loc 1 161 35 is_stmt 0 view .LVU255
 831 007a 0023     		movs	r3, #0
 832 007c 0493     		str	r3, [sp, #16]
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 833              		.loc 1 162 3 is_stmt 1 view .LVU256
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 834              		.loc 1 162 36 is_stmt 0 view .LVU257
 835 007e 4FF48052 		mov	r2, #4096
 836 0082 0592     		str	r2, [sp, #20]
 163:Core/Src/main.c **** 
 837              		.loc 1 163 3 is_stmt 1 view .LVU258
 163:Core/Src/main.c **** 
 838              		.loc 1 163 36 is_stmt 0 view .LVU259
 839 0084 0693     		str	r3, [sp, #24]
 165:Core/Src/main.c ****   {
 840              		.loc 1 165 3 is_stmt 1 view .LVU260
 165:Core/Src/main.c ****   {
 841              		.loc 1 165 7 is_stmt 0 view .LVU261
 842 0086 02A8     		add	r0, sp, #8
 843 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 844              	.LVL32:
 165:Core/Src/main.c ****   {
 845              		.loc 1 165 6 discriminator 1 view .LVU262
 846 008c 20B9     		cbnz	r0, .L53
 169:Core/Src/main.c **** 
 847              		.loc 1 169 1 view .LVU263
 848 008e 15B0     		add	sp, sp, #84
 849              		.cfi_remember_state
 850              		.cfi_def_cfa_offset 4
 851              		@ sp needed
 852 0090 5DF804FB 		ldr	pc, [sp], #4
 853              	.L52:
 854              		.cfi_restore_state
 153:Core/Src/main.c ****   }
 855              		.loc 1 153 5 is_stmt 1 view .LVU264
 856 0094 FFF7FEFF 		bl	Error_Handler
 857              	.LVL33:
 858              	.L53:
 167:Core/Src/main.c ****   }
 859              		.loc 1 167 5 view .LVU265
 860 0098 FFF7FEFF 		bl	Error_Handler
 861              	.LVL34:
 862              	.L55:
 863              		.align	2
 864              	.L54:
 865 009c 00380240 		.word	1073887232
 866 00a0 00700040 		.word	1073770496
 867              		.cfi_endproc
 868              	.LFE243:
 870              		.section	.text.main,"ax",%progbits
 871              		.align	1
 872              		.global	main
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 44


 873              		.syntax unified
 874              		.thumb
 875              		.thumb_func
 877              	main:
 878              	.LFB242:
  77:Core/Src/main.c **** 
 879              		.loc 1 77 1 view -0
 880              		.cfi_startproc
 881              		@ Volatile: function does not return.
 882              		@ args = 0, pretend = 0, frame = 0
 883              		@ frame_needed = 0, uses_anonymous_args = 0
 884 0000 08B5     		push	{r3, lr}
 885              		.cfi_def_cfa_offset 8
 886              		.cfi_offset 3, -8
 887              		.cfi_offset 14, -4
  86:Core/Src/main.c **** 
 888              		.loc 1 86 3 view .LVU267
 889 0002 FFF7FEFF 		bl	HAL_Init
 890              	.LVL35:
  89:Core/Src/main.c ****   /* USER CODE END Init */
 891              		.loc 1 89 3 view .LVU268
 892 0006 0A48     		ldr	r0, .L59
 893 0008 FFF7FEFF 		bl	fsm_init
 894              	.LVL36:
  93:Core/Src/main.c **** 
 895              		.loc 1 93 3 view .LVU269
 896 000c FFF7FEFF 		bl	SystemClock_Config
 897              	.LVL37:
 100:Core/Src/main.c ****   MX_DMA_Init();
 898              		.loc 1 100 3 view .LVU270
 899 0010 FFF7FEFF 		bl	MX_GPIO_Init
 900              	.LVL38:
 101:Core/Src/main.c ****   MX_USART2_UART_Init();
 901              		.loc 1 101 3 view .LVU271
 902 0014 FFF7FEFF 		bl	MX_DMA_Init
 903              	.LVL39:
 102:Core/Src/main.c ****   MX_ADC1_Init();
 904              		.loc 1 102 3 view .LVU272
 905 0018 FFF7FEFF 		bl	MX_USART2_UART_Init
 906              	.LVL40:
 103:Core/Src/main.c ****   MX_TIM2_Init();
 907              		.loc 1 103 3 view .LVU273
 908 001c FFF7FEFF 		bl	MX_ADC1_Init
 909              	.LVL41:
 104:Core/Src/main.c ****   MX_TIM3_Init();
 910              		.loc 1 104 3 view .LVU274
 911 0020 FFF7FEFF 		bl	MX_TIM2_Init
 912              	.LVL42:
 105:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 913              		.loc 1 105 3 view .LVU275
 914 0024 FFF7FEFF 		bl	MX_TIM3_Init
 915              	.LVL43:
 916              	.L57:
 113:Core/Src/main.c ****   {
 917              		.loc 1 113 3 view .LVU276
 115:Core/Src/main.c ****     /* USER CODE END WHILE */
 918              		.loc 1 115 5 discriminator 1 view .LVU277
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 45


 919 0028 0148     		ldr	r0, .L59
 920 002a FFF7FEFF 		bl	fsm_run
 921              	.LVL44:
 113:Core/Src/main.c ****   {
 922              		.loc 1 113 9 view .LVU278
 923 002e FBE7     		b	.L57
 924              	.L60:
 925              		.align	2
 926              	.L59:
 927 0030 00000000 		.word	fsm
 928              		.cfi_endproc
 929              	.LFE242:
 931              		.global	fsm
 932              		.section	.bss.fsm,"aw",%nobits
 933              		.align	2
 936              	fsm:
 937 0000 00       		.space	1
 938              		.global	huart2
 939              		.section	.bss.huart2,"aw",%nobits
 940              		.align	2
 943              	huart2:
 944 0000 00000000 		.space	72
 944      00000000 
 944      00000000 
 944      00000000 
 944      00000000 
 945              		.global	htim3
 946              		.section	.bss.htim3,"aw",%nobits
 947              		.align	2
 950              	htim3:
 951 0000 00000000 		.space	72
 951      00000000 
 951      00000000 
 951      00000000 
 951      00000000 
 952              		.global	htim2
 953              		.section	.bss.htim2,"aw",%nobits
 954              		.align	2
 957              	htim2:
 958 0000 00000000 		.space	72
 958      00000000 
 958      00000000 
 958      00000000 
 958      00000000 
 959              		.global	hdma_adc1
 960              		.section	.bss.hdma_adc1,"aw",%nobits
 961              		.align	2
 964              	hdma_adc1:
 965 0000 00000000 		.space	96
 965      00000000 
 965      00000000 
 965      00000000 
 965      00000000 
 966              		.global	hadc1
 967              		.section	.bss.hadc1,"aw",%nobits
 968              		.align	2
 971              	hadc1:
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 46


 972 0000 00000000 		.space	72
 972      00000000 
 972      00000000 
 972      00000000 
 972      00000000 
 973              		.text
 974              	.Letext0:
 975              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 976              		.file 4 "C:/Users/valer/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 977              		.file 5 "C:/Users/valer/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 978              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 979              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 980              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 981              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 982              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 983              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 984              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 985              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 986              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 987              		.file 15 "Core/Inc/fsm_controller.h"
 988              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 989              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 990              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 991              		.file 19 "<built-in>"
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 47


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:21     .text.MX_GPIO_Init:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:198    .text.MX_GPIO_Init:000000d0 $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:205    .text.MX_DMA_Init:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:210    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:256    .text.MX_DMA_Init:00000030 $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:261    .text.Error_Handler:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:267    .text.Error_Handler:00000000 Error_Handler
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:309    .text.Error_Handler:00000014 $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:936    .bss.fsm:00000000 fsm
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:314    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:319    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:373    .text.MX_USART2_UART_Init:0000002c $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:943    .bss.huart2:00000000 huart2
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:379    .text.MX_ADC1_Init:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:384    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:486    .text.MX_ADC1_Init:00000060 $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:971    .bss.hadc1:00000000 hadc1
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:493    .text.MX_TIM2_Init:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:498    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:597    .text.MX_TIM2_Init:00000064 $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:957    .bss.htim2:00000000 htim2
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:602    .text.MX_TIM3_Init:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:607    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:706    .text.MX_TIM3_Init:00000060 $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:950    .bss.htim3:00000000 htim3
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:712    .text.SystemClock_Config:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:718    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:865    .text.SystemClock_Config:0000009c $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:871    .text.main:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:877    .text.main:00000000 main
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:927    .text.main:00000030 $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:933    .bss.fsm:00000000 $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:940    .bss.huart2:00000000 $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:947    .bss.htim3:00000000 $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:954    .bss.htim2:00000000 $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:964    .bss.hdma_adc1:00000000 hdma_adc1
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:961    .bss.hdma_adc1:00000000 $d
C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s:968    .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
change_state
fsm_run
HAL_UART_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc6xFYb3.s 			page 48


HAL_RCC_ClockConfig
HAL_Init
fsm_init
