// Seed: 2290740391
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input reg id_6,
    output reg id_7,
    output logic id_8,
    input logic id_9
);
  initial begin : id_10
    if (1'b0 - ~1 == id_10[1]) id_8 = 1;
    id_7 <= id_6;
  end
endmodule
