[Library]
others = $MODEL_TECH/../modelsim.ini
smartfusion = C:/Microsemi/Libero_v11.5/Designer/lib/modelsim/precompiled/vlog/smartfusion




















































































































postlayout = ../designer/impl1/simulation/postlayout
proasic3 = C:/Microsemi/Libero_v10.1/Designer/lib/modelsim/precompiled/vlog/smartfusion
MSS_BFM_LIB = ../component/Actel/SmartFusionMSS/MSS/2.5.106/mti/user_verilog/MSS_BFM_LIB
COREAPB3_LIB = ../component/Actel/DirectCore/CoreAPB3/3.0.103/mti/user_vlog/COREAPB3_LIB
COREAHBLITE_LIB = ../component/Actel/DirectCore/CoreAHBLite/3.1.102/mti/user_vlog/COREAHBLITE_LIB













presynth = presynth











postsynth = postsynth
















































syncad_vhdl_lib = C:\Microsemi\Libero_v11.5\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
