#ifndef _ALTERA_FFT_SUB_MM_BRIDGE_0_H_
#define _ALTERA_FFT_SUB_MM_BRIDGE_0_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'soc_system' in
 * file '../../soc_system.sopcinfo'.
 */

/*
 * This file contains macros for module 'fft_sub_mm_bridge_0' and devices
 * connected to the following master:
 *   m0
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'fft_sub_sgdma_to_fft_csr', class 'altera_msgdma'
 * The macros are prefixed with 'FFT_SUB_SGDMA_TO_FFT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FFT_SUB_SGDMA_TO_FFT_CSR_COMPONENT_TYPE altera_msgdma
#define FFT_SUB_SGDMA_TO_FFT_CSR_COMPONENT_NAME fft_sub_sgdma_to_fft
#define FFT_SUB_SGDMA_TO_FFT_CSR_BASE 0x0
#define FFT_SUB_SGDMA_TO_FFT_CSR_SPAN 32
#define FFT_SUB_SGDMA_TO_FFT_CSR_END 0x1f
#define FFT_SUB_SGDMA_TO_FFT_CSR_BURST_ENABLE 0
#define FFT_SUB_SGDMA_TO_FFT_CSR_BURST_WRAPPING_SUPPORT 0
#define FFT_SUB_SGDMA_TO_FFT_CSR_CHANNEL_ENABLE 0
#define FFT_SUB_SGDMA_TO_FFT_CSR_CHANNEL_ENABLE_DERIVED 0
#define FFT_SUB_SGDMA_TO_FFT_CSR_CHANNEL_WIDTH 8
#define FFT_SUB_SGDMA_TO_FFT_CSR_DATA_FIFO_DEPTH 128
#define FFT_SUB_SGDMA_TO_FFT_CSR_DATA_WIDTH 32
#define FFT_SUB_SGDMA_TO_FFT_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define FFT_SUB_SGDMA_TO_FFT_CSR_DMA_MODE 1
#define FFT_SUB_SGDMA_TO_FFT_CSR_ENHANCED_FEATURES 0
#define FFT_SUB_SGDMA_TO_FFT_CSR_ERROR_ENABLE 1
#define FFT_SUB_SGDMA_TO_FFT_CSR_ERROR_ENABLE_DERIVED 1
#define FFT_SUB_SGDMA_TO_FFT_CSR_ERROR_WIDTH 2
#define FFT_SUB_SGDMA_TO_FFT_CSR_MAX_BURST_COUNT 2
#define FFT_SUB_SGDMA_TO_FFT_CSR_MAX_BYTE 131072
#define FFT_SUB_SGDMA_TO_FFT_CSR_MAX_STRIDE 1
#define FFT_SUB_SGDMA_TO_FFT_CSR_PACKET_ENABLE 1
#define FFT_SUB_SGDMA_TO_FFT_CSR_PACKET_ENABLE_DERIVED 1
#define FFT_SUB_SGDMA_TO_FFT_CSR_PREFETCHER_ENABLE 0
#define FFT_SUB_SGDMA_TO_FFT_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define FFT_SUB_SGDMA_TO_FFT_CSR_RESPONSE_PORT 2
#define FFT_SUB_SGDMA_TO_FFT_CSR_STRIDE_ENABLE 0
#define FFT_SUB_SGDMA_TO_FFT_CSR_STRIDE_ENABLE_DERIVED 0
#define FFT_SUB_SGDMA_TO_FFT_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'fft_sub_sgdma_to_fft_descriptor_slave', class 'altera_msgdma'
 * The macros are prefixed with 'FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_'.
 * The prefix is the slave descriptor.
 */
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_COMPONENT_NAME fft_sub_sgdma_to_fft
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_BASE 0x10000
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_SPAN 16
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_END 0x1000f
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 128
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_DMA_MODE 1
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 0
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_ERROR_ENABLE 1
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 1
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_ERROR_WIDTH 2
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_MAX_BYTE 131072
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_PACKET_ENABLE 1
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 1
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'fft_sub_sgdma_from_fft_csr', class 'altera_msgdma'
 * The macros are prefixed with 'FFT_SUB_SGDMA_FROM_FFT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FFT_SUB_SGDMA_FROM_FFT_CSR_COMPONENT_TYPE altera_msgdma
#define FFT_SUB_SGDMA_FROM_FFT_CSR_COMPONENT_NAME fft_sub_sgdma_from_fft
#define FFT_SUB_SGDMA_FROM_FFT_CSR_BASE 0x20000
#define FFT_SUB_SGDMA_FROM_FFT_CSR_SPAN 32
#define FFT_SUB_SGDMA_FROM_FFT_CSR_END 0x2001f
#define FFT_SUB_SGDMA_FROM_FFT_CSR_BURST_ENABLE 0
#define FFT_SUB_SGDMA_FROM_FFT_CSR_BURST_WRAPPING_SUPPORT 0
#define FFT_SUB_SGDMA_FROM_FFT_CSR_CHANNEL_ENABLE 0
#define FFT_SUB_SGDMA_FROM_FFT_CSR_CHANNEL_ENABLE_DERIVED 0
#define FFT_SUB_SGDMA_FROM_FFT_CSR_CHANNEL_WIDTH 8
#define FFT_SUB_SGDMA_FROM_FFT_CSR_DATA_FIFO_DEPTH 128
#define FFT_SUB_SGDMA_FROM_FFT_CSR_DATA_WIDTH 64
#define FFT_SUB_SGDMA_FROM_FFT_CSR_DESCRIPTOR_FIFO_DEPTH 128
#define FFT_SUB_SGDMA_FROM_FFT_CSR_DMA_MODE 2
#define FFT_SUB_SGDMA_FROM_FFT_CSR_ENHANCED_FEATURES 0
#define FFT_SUB_SGDMA_FROM_FFT_CSR_ERROR_ENABLE 1
#define FFT_SUB_SGDMA_FROM_FFT_CSR_ERROR_ENABLE_DERIVED 1
#define FFT_SUB_SGDMA_FROM_FFT_CSR_ERROR_WIDTH 2
#define FFT_SUB_SGDMA_FROM_FFT_CSR_MAX_BURST_COUNT 2
#define FFT_SUB_SGDMA_FROM_FFT_CSR_MAX_BYTE 131072
#define FFT_SUB_SGDMA_FROM_FFT_CSR_MAX_STRIDE 1
#define FFT_SUB_SGDMA_FROM_FFT_CSR_PACKET_ENABLE 1
#define FFT_SUB_SGDMA_FROM_FFT_CSR_PACKET_ENABLE_DERIVED 1
#define FFT_SUB_SGDMA_FROM_FFT_CSR_PREFETCHER_ENABLE 0
#define FFT_SUB_SGDMA_FROM_FFT_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define FFT_SUB_SGDMA_FROM_FFT_CSR_RESPONSE_PORT 2
#define FFT_SUB_SGDMA_FROM_FFT_CSR_STRIDE_ENABLE 0
#define FFT_SUB_SGDMA_FROM_FFT_CSR_STRIDE_ENABLE_DERIVED 0
#define FFT_SUB_SGDMA_FROM_FFT_CSR_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'fft_sub_sgdma_from_fft_descriptor_slave', class 'altera_msgdma'
 * The macros are prefixed with 'FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_'.
 * The prefix is the slave descriptor.
 */
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_COMPONENT_NAME fft_sub_sgdma_from_fft
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_BASE 0x30000
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_SPAN 16
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_END 0x3000f
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 128
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_DATA_WIDTH 64
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 128
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_DMA_MODE 2
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 0
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_ERROR_ENABLE 1
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 1
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_ERROR_WIDTH 2
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 2
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_MAX_BYTE 131072
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_PACKET_ENABLE 1
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 1
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_TRANSFER_TYPE Aligned Accesses

/*
 * Macros for device 'fft_sub_data', class 'altera_avalon_onchip_memory2'
 * The macros are prefixed with 'FFT_SUB_DATA_'.
 * The prefix is the slave descriptor.
 */
#define FFT_SUB_DATA_COMPONENT_TYPE altera_avalon_onchip_memory2
#define FFT_SUB_DATA_COMPONENT_NAME fft_sub_data
#define FFT_SUB_DATA_BASE 0x40000
#define FFT_SUB_DATA_SPAN 65536
#define FFT_SUB_DATA_END 0x4ffff
#define FFT_SUB_DATA_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define FFT_SUB_DATA_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define FFT_SUB_DATA_CONTENTS_INFO ""
#define FFT_SUB_DATA_DUAL_PORT 0
#define FFT_SUB_DATA_GUI_RAM_BLOCK_TYPE AUTO
#define FFT_SUB_DATA_INIT_CONTENTS_FILE soc_system_fft_sub_data
#define FFT_SUB_DATA_INIT_MEM_CONTENT 1
#define FFT_SUB_DATA_INSTANCE_ID NONE
#define FFT_SUB_DATA_NON_DEFAULT_INIT_FILE_ENABLED 0
#define FFT_SUB_DATA_RAM_BLOCK_TYPE AUTO
#define FFT_SUB_DATA_READ_DURING_WRITE_MODE DONT_CARE
#define FFT_SUB_DATA_SINGLE_CLOCK_OP 0
#define FFT_SUB_DATA_SIZE_MULTIPLE 1
#define FFT_SUB_DATA_SIZE_VALUE 65536
#define FFT_SUB_DATA_WRITABLE 1
#define FFT_SUB_DATA_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define FFT_SUB_DATA_MEMORY_INFO_GENERATE_DAT_SYM 1
#define FFT_SUB_DATA_MEMORY_INFO_GENERATE_HEX 1
#define FFT_SUB_DATA_MEMORY_INFO_HAS_BYTE_LANE 0
#define FFT_SUB_DATA_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define FFT_SUB_DATA_MEMORY_INFO_MEM_INIT_DATA_WIDTH 64
#define FFT_SUB_DATA_MEMORY_INFO_MEM_INIT_FILENAME soc_system_fft_sub_data

/*
 * Macros for device 'fft_sub_FFT_STadapter_0', class 'FFT_STadapter'
 * The macros are prefixed with 'FFT_SUB_FFT_STADAPTER_0_'.
 * The prefix is the slave descriptor.
 */
#define FFT_SUB_FFT_STADAPTER_0_COMPONENT_TYPE FFT_STadapter
#define FFT_SUB_FFT_STADAPTER_0_COMPONENT_NAME fft_sub_FFT_STadapter_0
#define FFT_SUB_FFT_STADAPTER_0_BASE 0x50000
#define FFT_SUB_FFT_STADAPTER_0_SPAN 16
#define FFT_SUB_FFT_STADAPTER_0_END 0x5000f


#endif /* _ALTERA_FFT_SUB_MM_BRIDGE_0_H_ */
