// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
// Date        : Wed Mar 16 11:30:20 2022
// Host        : AW13R3 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               v:/srcs/sources/bd/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.v
// Design      : zxnexys_zxrtc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "zxnexys_zxrtc_0_0,rtcc_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "rtcc_wrapper,Vivado 2021.2.1" *) 
(* NotValidForBitStream *)
module zxnexys_zxrtc_0_0
   (clk_peripheral,
    iic_rtcc_scl_i,
    iic_rtcc_scl_o,
    iic_rtcc_scl_t,
    iic_rtcc_sda_i,
    iic_rtcc_sda_o,
    iic_rtcc_sda_t,
    resetn,
    scl_i,
    scl_o,
    sda_i,
    sda_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_peripheral CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET resetn:reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0" *) input clk_peripheral;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I" *) input iic_rtcc_scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O" *) output iic_rtcc_scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T" *) output iic_rtcc_scl_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I" *) input iic_rtcc_sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O" *) output iic_rtcc_sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T" *) output iic_rtcc_sda_t;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 resetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input resetn;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc scl_out" *) input scl_i;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc scl_in" *) output scl_o;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc sda_out" *) input sda_i;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc sda_in" *) output sda_o;

  wire \<const0> ;
  wire clk_peripheral;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire resetn;
  wire scl_i;
  wire sda_i;
  wire sda_o;

  assign iic_rtcc_scl_o = \<const0> ;
  assign iic_rtcc_sda_o = \<const0> ;
  assign scl_o = scl_i;
  GND GND
       (.G(\<const0> ));
  zxnexys_zxrtc_0_0_rtcc_wrapper inst
       (.clk_peripheral(clk_peripheral),
        .iic_rtcc_scl_i(iic_rtcc_scl_i),
        .iic_rtcc_scl_t(iic_rtcc_scl_t),
        .iic_rtcc_sda_i(iic_rtcc_sda_i),
        .iic_rtcc_sda_t(iic_rtcc_sda_t),
        .resetn(resetn),
        .scl_i(scl_i),
        .sda_i(sda_i),
        .sda_o(sda_o));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO
   (Rc_Data_Exists,
    Rc_fifo_data,
    D,
    \Addr_Counters[3].FDRE_I_0 ,
    \Addr_Counters[1].FDRE_I_0 ,
    Bus2IIC_Reset,
    D_0,
    s_axi_aclk,
    \FIFO_RAM[0].SRL16E_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    Q,
    Rc_fifo_rd,
    Rc_fifo_rd_d,
    Rc_fifo_wr_d,
    Rc_fifo_wr);
  output Rc_Data_Exists;
  output [0:7]Rc_fifo_data;
  output [1:0]D;
  output \Addr_Counters[3].FDRE_I_0 ;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Bus2IIC_Reset;
  input D_0;
  input s_axi_aclk;
  input [7:0]\FIFO_RAM[0].SRL16E_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input [3:0]Q;
  input Rc_fifo_rd;
  input Rc_fifo_rd_d;
  input Rc_fifo_wr_d;
  input Rc_fifo_wr;

  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[3].FDRE_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__1_n_0 ;
  wire Bus2IIC_Reset;
  wire CI;
  wire [1:0]D;
  wire D_0;
  wire [7:0]\FIFO_RAM[0].SRL16E_I_0 ;
  wire [3:0]Q;
  wire \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ;
  wire Rc_Data_Exists;
  wire [0:3]Rc_addr;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr_d;
  wire S;
  wire S0_out;
  wire S1_out;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire s_axi_aclk;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_3),
        .Q(Rc_addr[0]),
        .R(Bus2IIC_Reset));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Rc_addr[2],Rc_addr[1],Rc_addr[0]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__1_n_0 ,S0_out,S1_out,S}));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[0]),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__0 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .I4(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I5(\Addr_Counters[0].MUXCY_L_I_1 ),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__1 
       (.I0(Rc_fifo_wr_d),
        .I1(Rc_fifo_wr),
        .I2(Rc_addr[0]),
        .I3(Rc_addr[3]),
        .I4(Rc_addr[2]),
        .I5(Rc_addr[1]),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_2),
        .Q(Rc_addr[1]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[1]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_1),
        .Q(Rc_addr[2]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[2]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_0),
        .Q(Rc_addr[3]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[3].XORCY_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[3]),
        .O(\Addr_Counters[3].XORCY_I_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D_0),
        .Q(Rc_Data_Exists),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_2__0
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [7]),
        .Q(Rc_fifo_data[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [6]),
        .Q(Rc_fifo_data[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [5]),
        .Q(Rc_fifo_data[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [4]),
        .Q(Rc_fifo_data[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [3]),
        .Q(Rc_fifo_data[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [2]),
        .Q(Rc_fifo_data[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [1]),
        .Q(Rc_fifo_data[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [0]),
        .Q(Rc_fifo_data[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF6FF6FFFF)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_2 
       (.I0(Rc_addr[3]),
        .I1(Q[3]),
        .I2(Rc_addr[0]),
        .I3(Q[0]),
        .I4(Rc_Data_Exists),
        .I5(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ),
        .O(\Addr_Counters[3].FDRE_I_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_3 
       (.I0(Rc_addr[1]),
        .I1(Q[1]),
        .I2(Rc_addr[2]),
        .I3(Q[2]),
        .O(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sr_i[1]_i_1 
       (.I0(Rc_Data_Exists),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[2]_i_1 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO_6
   (Tx_data_exists_sgl,
    Tx_fifo_data_0,
    \Addr_Counters[1].FDRE_I_0 ,
    \FIFO_RAM[0].SRL16E_I_0 ,
    rdCntrFrmTxFifo0,
    Data_Exists_DFF_0,
    p_0_in,
    \FIFO_RAM[7].SRL16E_I_0 ,
    Tx_fifo_rst,
    s_axi_aclk,
    s_axi_wdata,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    dynamic_MSMS,
    callingReadAccess,
    earlyAckHdr,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    Tx_fifo_wr_d,
    Tx_fifo_wr,
    shift_reg_ld,
    \data_int_reg[0] );
  output Tx_data_exists_sgl;
  output [7:0]Tx_fifo_data_0;
  output [0:0]\Addr_Counters[1].FDRE_I_0 ;
  output \FIFO_RAM[0].SRL16E_I_0 ;
  output rdCntrFrmTxFifo0;
  output Data_Exists_DFF_0;
  output p_0_in;
  output [0:0]\FIFO_RAM[7].SRL16E_I_0 ;
  input Tx_fifo_rst;
  input s_axi_aclk;
  input [7:0]s_axi_wdata;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input [0:1]dynamic_MSMS;
  input callingReadAccess;
  input earlyAckHdr;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input Tx_fifo_wr_d;
  input Tx_fifo_wr;
  input shift_reg_ld;
  input \data_int_reg[0] ;

  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ;
  wire [0:0]\Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__0_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire \FIFO_GEN_DTR.dtre_i_i_2_n_0 ;
  wire \FIFO_RAM[0].SRL16E_I_0 ;
  wire [0:0]\FIFO_RAM[7].SRL16E_I_0 ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire [3:0]Tx_addr_0;
  wire Tx_data_exists_sgl;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire callingReadAccess;
  wire \data_int_reg[0] ;
  wire [0:1]dynamic_MSMS;
  wire earlyAckHdr;
  wire p_0_in;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;
  wire shift_reg_ld;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_3),
        .Q(Tx_addr_0[3]),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Tx_addr_0[1],Tx_addr_0[2],Tx_addr_0[3]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__0_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[3]),
        .O(S));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[0].MUXCY_L_I_1 ),
        .I2(Tx_addr_0[2]),
        .I3(Tx_addr_0[0]),
        .I4(Tx_addr_0[3]),
        .I5(Tx_addr_0[1]),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__0 
       (.I0(Tx_addr_0[1]),
        .I1(Tx_addr_0[3]),
        .I2(Tx_addr_0[0]),
        .I3(Tx_addr_0[2]),
        .I4(Tx_fifo_wr_d),
        .I5(Tx_fifo_wr),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_2),
        .Q(Tx_addr_0[2]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[2]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_1),
        .Q(Tx_addr_0[1]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[1]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_0),
        .Q(Tx_addr_0[0]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[0]),
        .O(\Addr_Counters[3].XORCY_I_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Tx_data_exists_sgl),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'hFFF20202)) 
    Data_Exists_DFF_i_1__0
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .I2(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .I3(\Addr_Counters[0].MUXCY_L_I_1 ),
        .I4(Tx_data_exists_sgl),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1 
       (.I0(Tx_addr_0[0]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h555555D5)) 
    \FIFO_GEN_DTR.dtre_i_i_1 
       (.I0(Tx_data_exists_sgl),
        .I1(Tx_fifo_data_0[0]),
        .I2(dynamic_MSMS[1]),
        .I3(dynamic_MSMS[0]),
        .I4(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .O(Data_Exists_DFF_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FIFO_GEN_DTR.dtre_i_i_2 
       (.I0(Tx_addr_0[2]),
        .I1(Tx_addr_0[0]),
        .I2(Tx_addr_0[3]),
        .I3(Tx_addr_0[1]),
        .O(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[7]),
        .Q(Tx_fifo_data_0[7]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[6]),
        .Q(Tx_fifo_data_0[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[5]),
        .Q(Tx_fifo_data_0[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[4]),
        .Q(Tx_fifo_data_0[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[3]),
        .Q(Tx_fifo_data_0[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[2]),
        .Q(Tx_fifo_data_0[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[1]),
        .Q(Tx_fifo_data_0[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[0]),
        .Q(Tx_fifo_data_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h10FFFFFF)) 
    \cr_i[5]_i_2 
       (.I0(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .I1(dynamic_MSMS[0]),
        .I2(Tx_fifo_data_0[0]),
        .I3(Tx_data_exists_sgl),
        .I4(dynamic_MSMS[1]),
        .O(\FIFO_RAM[0].SRL16E_I_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[0]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(shift_reg_ld),
        .I2(\data_int_reg[0] ),
        .O(\FIFO_RAM[7].SRL16E_I_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    rdCntrFrmTxFifo_i_1
       (.I0(Data_Exists_DFF_0),
        .I1(callingReadAccess),
        .I2(earlyAckHdr),
        .O(rdCntrFrmTxFifo0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[3]_i_1 
       (.I0(Tx_addr_0[2]),
        .I1(Tx_addr_0[0]),
        .I2(Tx_addr_0[3]),
        .I3(Tx_addr_0[1]),
        .O(\Addr_Counters[1].FDRE_I_0 ));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0
   (Data_Exists_DFF_0,
    dynamic_MSMS,
    \FIFO_RAM[1].SRL16E_I_0 ,
    \Addr_Counters[1].FDRE_I_0 ,
    Tx_fifo_rst,
    D,
    s_axi_aclk,
    ctrlFifoDin,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    \cr_i_reg[2] );
  output Data_Exists_DFF_0;
  output [0:1]dynamic_MSMS;
  output \FIFO_RAM[1].SRL16E_I_0 ;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Tx_fifo_rst;
  input D;
  input s_axi_aclk;
  input [0:1]ctrlFifoDin;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input \cr_i_reg[2] ;

  wire \Addr_Counters[0].FDRE_I_n_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[1].FDRE_I_n_0 ;
  wire \Addr_Counters[2].FDRE_I_n_0 ;
  wire \Addr_Counters[3].FDRE_I_n_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire \FIFO_RAM[1].SRL16E_I_0 ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire \cr_i_reg[2] ;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_3),
        .Q(\Addr_Counters[0].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],\Addr_Counters[2].FDRE_I_n_0 ,\Addr_Counters[1].FDRE_I_n_0 ,\Addr_Counters[0].FDRE_I_n_0 }),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .O(S));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[3].FDRE_I_n_0 ),
        .I3(\Addr_Counters[1].FDRE_I_n_0 ),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .I5(\Addr_Counters[0].MUXCY_L_I_1 ),
        .O(CI));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Addr_Counters[0].MUXCY_L_I_i_3 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[3].FDRE_I_n_0 ),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_2),
        .Q(\Addr_Counters[1].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_1),
        .Q(\Addr_Counters[2].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_0),
        .Q(\Addr_Counters[3].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[3].FDRE_I_n_0 ),
        .O(\Addr_Counters[3].XORCY_I_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Data_Exists_DFF_0),
        .R(Tx_fifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_3
       (.I0(\Addr_Counters[1].FDRE_I_n_0 ),
        .I1(\Addr_Counters[3].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[0]),
        .Q(dynamic_MSMS[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[1]),
        .Q(dynamic_MSMS[1]));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \cr_i[2]_i_2 
       (.I0(dynamic_MSMS[1]),
        .I1(\cr_i_reg[2] ),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .O(\FIFO_RAM[1].SRL16E_I_0 ));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module zxnexys_zxrtc_0_0_address_decoder
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ,
    Bus_RNW_reg_reg_0,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    D,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    Q,
    s_axi_aclk,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ,
    s_axi_aresetn,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_arready_INST_0_0,
    s_axi_wdata,
    \cr_i_reg[2] ,
    \cr_i_reg[2]_0 ,
    firstDynStartSeen,
    \cr_i_reg[2]_1 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1] ,
    \s_axi_rdata_i_reg[1]_0 ,
    \s_axi_rdata_i_reg[1]_1 ,
    \s_axi_rdata_i_reg[2] ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7] ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3] ,
    \s_axi_rdata_i_reg[3]_0 ,
    \s_axi_rdata_i_reg[3]_1 ,
    \s_axi_rdata_i_reg[0] ,
    \s_axi_rdata_i_reg[0]_0 ,
    p_1_in16_in,
    \s_axi_rdata_i_reg[4] ,
    p_1_in7_in,
    \s_axi_rdata_i_reg[5] ,
    p_1_in4_in,
    \s_axi_rdata_i_reg[6] ,
    p_1_in1_in,
    \s_axi_rdata_i_reg[7]_0 ,
    p_1_in,
    \GPO_GEN.gpo_i_reg[31] ,
    AXI_IP2Bus_WrAck2_reg);
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  output Bus_RNW_reg_reg_0;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [7:0]D;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input Q;
  input s_axi_aclk;
  input [4:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  input s_axi_aresetn;
  input \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [3:0]s_axi_arready_INST_0_0;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input [1:0]\cr_i_reg[2]_0 ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_1 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input \s_axi_rdata_i_reg[1] ;
  input \s_axi_rdata_i_reg[1]_0 ;
  input \s_axi_rdata_i_reg[1]_1 ;
  input \s_axi_rdata_i_reg[2] ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3] ;
  input \s_axi_rdata_i_reg[3]_0 ;
  input \s_axi_rdata_i_reg[3]_1 ;
  input \s_axi_rdata_i_reg[0] ;
  input \s_axi_rdata_i_reg[0]_0 ;
  input p_1_in16_in;
  input \s_axi_rdata_i_reg[4] ;
  input p_1_in7_in;
  input \s_axi_rdata_i_reg[5] ;
  input p_1_in4_in;
  input \s_axi_rdata_i_reg[6] ;
  input p_1_in1_in;
  input \s_axi_rdata_i_reg[7]_0 ;
  input p_1_in;
  input \GPO_GEN.gpo_i_reg[31] ;
  input AXI_IP2Bus_WrAck2_reg;

  wire [2:0]AXI_Bus2IP_CS;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire AXI_IP2Bus_WrAck2_reg;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ;
  wire [4:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  wire \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ;
  wire \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ;
  wire Q;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_14;
  wire ce_expnd_i_15;
  wire ce_expnd_i_16;
  wire ce_expnd_i_17;
  wire ce_expnd_i_24;
  wire ce_expnd_i_26;
  wire ce_expnd_i_6;
  wire ce_expnd_i_7;
  wire ce_expnd_i_8;
  wire ce_expnd_i_9;
  wire [0:0]\cr_i_reg[2] ;
  wire [1:0]\cr_i_reg[2]_0 ;
  wire \cr_i_reg[2]_1 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire cs_ce_clr;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_1_in_0;
  wire p_24_in;
  wire p_6_in;
  wire p_7_in;
  wire p_8_in;
  wire p_9_in;
  wire pselect_hit_i_2;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [3:0]s_axi_arready_INST_0_0;
  wire \s_axi_rdata_i[1]_i_5_n_0 ;
  wire \s_axi_rdata_i[3]_i_2_n_0 ;
  wire \s_axi_rdata_i[7]_i_3_n_0 ;
  wire \s_axi_rdata_i[7]_i_4_n_0 ;
  wire \s_axi_rdata_i[7]_i_5_n_0 ;
  wire \s_axi_rdata_i[7]_i_8_n_0 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[1]_1 ;
  wire \s_axi_rdata_i_reg[2] ;
  wire \s_axi_rdata_i_reg[3] ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[3]_1 ;
  wire \s_axi_rdata_i_reg[4] ;
  wire \s_axi_rdata_i_reg[5] ;
  wire \s_axi_rdata_i_reg[6] ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire \s_axi_rdata_i_reg[7]_0 ;
  wire [4:0]s_axi_wdata;
  wire s_axi_wready_INST_0_i_1_n_0;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    AXI_IP2Bus_RdAck2_i_1
       (.I0(p_18_in),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_RdAck20));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    AXI_IP2Bus_WrAck2_i_1
       (.I0(p_18_in),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_WrAck20));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(AXI_IP2Bus_WrAck2_reg),
        .I1(Q),
        .I2(Bus_RNW_reg_reg_0),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FIFO_GEN_DTR.Tx_fifo_wr_i_1 
       (.I0(p_15_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .O(ce_expnd_i_24));
  FDRE \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_24),
        .Q(p_24_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ));
  FDRE \GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ),
        .Q(p_18_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(ce_expnd_i_17));
  FDRE \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_17),
        .Q(p_17_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(ce_expnd_i_16));
  FDRE \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_16),
        .Q(p_16_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .O(ce_expnd_i_15));
  FDRE \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_15),
        .Q(p_15_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .O(ce_expnd_i_14));
  FDRE \GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_14),
        .Q(p_14_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_9));
  FDRE \GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_9),
        .Q(p_9_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .O(ce_expnd_i_8));
  FDRE \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_8),
        .Q(p_8_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_7));
  FDRE \GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_7),
        .Q(p_7_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_6));
  FDRE \GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_6),
        .Q(p_6_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .O(ce_expnd_i_1));
  FDRE \GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(p_1_in_0),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hFB)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1 
       (.I0(is_write_reg),
        .I1(s_axi_aresetn),
        .I2(is_read_reg),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_0));
  FDRE \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_26));
  FDRE \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_26),
        .Q(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GPO_GEN.gpo_i[31]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(p_8_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GPO_GEN.gpo_i_reg[31] ),
        .O(\WDATA_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(pselect_hit_i_2));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(pselect_hit_i_2),
        .Q(AXI_Bus2IP_CS[2]),
        .R(cs_ce_clr));
  FDRE \MEM_DECODE_GEN[2].cs_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .Q(AXI_Bus2IP_CS[0]),
        .R(cs_ce_clr));
  LUT2 #(
    .INIT(4'h8)) 
    \RD_FIFO_CNTRL.Rc_fifo_rd_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_14_in),
        .O(Bus2IIC_RdCE));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1 
       (.I0(p_9_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[0]_i_1 
       (.I0(p_17_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[6]));
  LUT6 #(
    .INIT(64'h8B888B888BBB8B88)) 
    \cr_i[2]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(Bus2IIC_WrCE[6]),
        .I2(\cr_i_reg[2] ),
        .I3(\cr_i_reg[2]_0 [1]),
        .I4(firstDynStartSeen),
        .I5(\cr_i_reg[2]_1 ),
        .O(\WDATA_reg[5] [1]));
  LUT6 #(
    .INIT(64'h08080808FBFBFB08)) 
    \cr_i[4]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(p_17_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\cr_i_reg[2]_0 [0]),
        .I4(cr_txModeSelect_set),
        .I5(cr_txModeSelect_clr),
        .O(\WDATA_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ip_irpt_enable_reg[7]_i_2 
       (.I0(p_24_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h32)) 
    irpt_wrack_d1_i_1
       (.I0(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(p_24_in),
        .O(irpt_wrack));
  LUT2 #(
    .INIT(4'h2)) 
    reset_trig_i_1
       (.I0(sw_rst_cond),
        .I1(sw_rst_cond_d1),
        .O(reset_trig0));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_arready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ),
        .I2(AXI_IP2Bus_RdAck1),
        .I3(AXI_IP2Bus_RdAck2),
        .O(is_read_reg));
  LUT6 #(
    .INIT(64'hFFF888F888F888F8)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(\s_axi_rdata_i_reg[0] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(\s_axi_rdata_i_reg[0]_0 ),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \s_axi_rdata_i[1]_i_1 
       (.I0(\s_axi_rdata_i_reg[1] ),
        .I1(\s_axi_rdata_i_reg[1]_0 ),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\s_axi_rdata_i_reg[1]_1 ),
        .I4(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I5(\s_axi_rdata_i[1]_i_5_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hF0800080)) 
    \s_axi_rdata_i[1]_i_5 
       (.I0(\s_axi_rdata_i_reg[7] [1]),
        .I1(p_24_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I4(p_1_in16_in),
        .O(\s_axi_rdata_i[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[2]_i_1 
       (.I0(\s_axi_rdata_i_reg[2] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in13_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    \s_axi_rdata_i[3]_i_1 
       (.I0(\s_axi_rdata_i[3]_i_2_n_0 ),
        .I1(p_1_in10_in),
        .I2(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I3(Bus_RNW_reg_reg_0),
        .I4(p_24_in),
        .I5(\s_axi_rdata_i_reg[7] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAA0200AAAA8A88)) 
    \s_axi_rdata_i[3]_i_2 
       (.I0(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I3(\s_axi_rdata_i_reg[3] ),
        .I4(\s_axi_rdata_i_reg[3]_0 ),
        .I5(\s_axi_rdata_i_reg[3]_1 ),
        .O(\s_axi_rdata_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[4]_i_1 
       (.I0(\s_axi_rdata_i_reg[4] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in7_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[5]_i_1 
       (.I0(\s_axi_rdata_i_reg[5] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in4_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[6]_i_1 
       (.I0(\s_axi_rdata_i_reg[6] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in1_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[7]_i_1 
       (.I0(\s_axi_rdata_i_reg[7]_0 ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \s_axi_rdata_i[7]_i_3 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\s_axi_rdata_i[7]_i_8_n_0 ),
        .I2(p_17_in),
        .I3(p_1_in_0),
        .I4(p_9_in),
        .I5(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .O(\s_axi_rdata_i[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s_axi_rdata_i[7]_i_4 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .O(\s_axi_rdata_i[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rdata_i[7]_i_5 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_24_in),
        .O(\s_axi_rdata_i[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_axi_rdata_i[7]_i_8 
       (.I0(p_15_in),
        .I1(p_7_in),
        .I2(p_6_in),
        .I3(p_8_in),
        .I4(p_14_in),
        .I5(p_16_in),
        .O(\s_axi_rdata_i[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_wready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ),
        .I2(AXI_IP2Bus_WrAck1),
        .I3(AXI_IP2Bus_WrAck2),
        .O(is_write_reg));
  LUT4 #(
    .INIT(16'hFFEF)) 
    s_axi_wready_INST_0_i_1
       (.I0(s_axi_arready_INST_0_0[1]),
        .I1(s_axi_arready_INST_0_0[0]),
        .I2(s_axi_arready_INST_0_0[3]),
        .I3(s_axi_arready_INST_0_0[2]),
        .O(s_axi_wready_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    sw_rst_cond_d1_i_1
       (.I0(s_axi_wdata[0]),
        .I1(Bus_RNW_reg_reg_0),
        .I2(p_18_in),
        .I3(s_axi_wdata[1]),
        .I4(s_axi_wdata[2]),
        .I5(s_axi_wdata[3]),
        .O(sw_rst_cond));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_thddat_i[8]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tlow_i[8]_i_1 
       (.I0(p_1_in_0),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusta_i[8]_i_1 
       (.I0(p_7_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusto_i[8]_i_1 
       (.I0(p_6_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[2]));
endmodule

(* ORIG_REF_NAME = "axi_controller" *) 
module zxnexys_zxrtc_0_0_axi_controller
   (BREADY_reg,
    s_axi_awvalid,
    s_axi_wvalid,
    RREADY_reg,
    s_axi_arvalid,
    wr_en,
    rd_en,
    Q,
    \AWADDR_reg[8] ,
    \WDATA_reg[9] ,
    \ARADDR_reg[8] ,
    \wr_data_reg[13]_0 ,
    \timeout_reg[13]_0 ,
    clk_peripheral,
    dout,
    wr_ack,
    reset,
    D,
    s_axi_bvalid,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_arready,
    empty);
  output BREADY_reg;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output RREADY_reg;
  output s_axi_arvalid;
  output wr_en;
  output rd_en;
  output [5:0]Q;
  output [4:0]\AWADDR_reg[8] ;
  output [9:0]\WDATA_reg[9] ;
  output [4:0]\ARADDR_reg[8] ;
  output [13:0]\wr_data_reg[13]_0 ;
  input \timeout_reg[13]_0 ;
  input clk_peripheral;
  input [14:0]dout;
  input wr_ack;
  input reset;
  input [7:0]D;
  input s_axi_bvalid;
  input s_axi_wready;
  input s_axi_rvalid;
  input s_axi_arready;
  input empty;

  wire [4:0]\ARADDR_reg[8] ;
  wire [4:0]\AWADDR_reg[8] ;
  wire BREADY_reg;
  wire [7:0]D;
  wire \FSM_sequential_cState[0]_i_10_n_0 ;
  wire \FSM_sequential_cState[0]_i_14_n_0 ;
  wire \FSM_sequential_cState[0]_i_2_n_0 ;
  wire \FSM_sequential_cState[0]_i_3_n_0 ;
  wire \FSM_sequential_cState[0]_i_6_n_0 ;
  wire \FSM_sequential_cState[0]_i_7_n_0 ;
  wire \FSM_sequential_cState[0]_i_8_n_0 ;
  wire \FSM_sequential_cState[0]_i_9_n_0 ;
  wire \FSM_sequential_cState[1]_i_3_n_0 ;
  wire \FSM_sequential_cState[1]_i_7_n_0 ;
  wire \FSM_sequential_cState[2]_i_4_n_0 ;
  wire \FSM_sequential_cState[2]_i_6_n_0 ;
  wire \FSM_sequential_cState[2]_i_7_n_0 ;
  wire \FSM_sequential_cState[2]_i_8_n_0 ;
  wire \FSM_sequential_cState[2]_i_9_n_0 ;
  wire \FSM_sequential_cState[3]_i_6_n_0 ;
  wire \FSM_sequential_cState[4]_i_2_n_0 ;
  wire \FSM_sequential_cState[4]_i_3_n_0 ;
  wire \FSM_sequential_cState[5]_i_3_n_0 ;
  wire \FSM_sequential_cState[5]_i_4_n_0 ;
  wire \FSM_sequential_cState[5]_i_5_n_0 ;
  wire \FSM_sequential_cState[5]_i_6_n_0 ;
  wire \FSM_sequential_cState[5]_i_7_n_0 ;
  wire \FSM_sequential_cState[5]_i_8_n_0 ;
  wire [5:0]Q;
  wire RREADY_reg;
  wire [9:0]\WDATA_reg[9] ;
  wire clk_peripheral;
  wire [14:0]dout;
  wire empty;
  wire [13:1]in18;
  wire [7:3]p_0_in;
  wire [13:0]p_1_in;
  wire rd_en;
  wire rd_en_i_1_n_0;
  wire rd_en_i_2_n_0;
  wire read_n_12;
  wire read_n_2;
  wire reset;
  wire [8:2]rtc_addro;
  wire \rtc_addro[8]_i_1_n_0 ;
  wire [8:2]rtc_addro_1;
  wire \rtc_data[7]_i_2_n_0 ;
  wire [9:0]rtc_dato;
  wire \rtc_dato[0]_i_2_n_0 ;
  wire \rtc_dato[1]_i_2_n_0 ;
  wire \rtc_dato[1]_i_3_n_0 ;
  wire \rtc_dato[2]_i_2_n_0 ;
  wire \rtc_dato[2]_i_3_n_0 ;
  wire \rtc_dato[3]_i_2_n_0 ;
  wire \rtc_dato[3]_i_3_n_0 ;
  wire \rtc_dato[4]_i_2_n_0 ;
  wire \rtc_dato[5]_i_2_n_0 ;
  wire \rtc_dato[5]_i_3_n_0 ;
  wire \rtc_dato[6]_i_2_n_0 ;
  wire \rtc_dato[6]_i_3_n_0 ;
  wire \rtc_dato[9]_i_1_n_0 ;
  wire [9:0]rtc_dato_0;
  wire rtc_rd_ack;
  wire rtc_rd_en_i_1_n_0;
  wire rtc_rd_en_i_2_n_0;
  wire rtc_rd_en_i_3_n_0;
  wire rtc_rd_en_reg_n_0;
  wire rtc_ready_i_3_n_0;
  wire rtc_ready_reg_n_0;
  wire rtc_rw;
  wire rtc_rw_reg_n_0;
  wire rtc_wr_ack;
  wire rtc_wr_en_i_1_n_0;
  wire rtc_wr_en_i_2_n_0;
  wire rtc_wr_en_i_3_n_0;
  wire rtc_wr_en_reg_n_0;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [13:0]timeout;
  wire timeout0_carry__0_n_0;
  wire timeout0_carry__0_n_1;
  wire timeout0_carry__0_n_2;
  wire timeout0_carry__0_n_3;
  wire timeout0_carry__1_n_0;
  wire timeout0_carry__1_n_1;
  wire timeout0_carry__1_n_2;
  wire timeout0_carry__1_n_3;
  wire timeout0_carry_n_0;
  wire timeout0_carry_n_1;
  wire timeout0_carry_n_2;
  wire timeout0_carry_n_3;
  wire \timeout[0]_i_1_n_0 ;
  wire \timeout[13]_i_2_n_0 ;
  wire \timeout_reg[13]_0 ;
  wire wr_ack;
  wire [7:0]wr_data;
  wire \wr_data[13]_i_1_n_0 ;
  wire \wr_data[5]_i_2_n_0 ;
  wire \wr_data[6]_i_2_n_0 ;
  wire \wr_data[6]_i_3_n_0 ;
  wire \wr_data[6]_i_4_n_0 ;
  wire \wr_data[7]_i_2_n_0 ;
  wire [13:0]\wr_data_reg[13]_0 ;
  wire wr_en;
  wire wr_en_i_1_n_0;
  wire wr_en_i_2_n_0;
  wire write_n_10;
  wire write_n_11;
  wire write_n_4;
  wire write_n_5;
  wire write_n_6;
  wire write_n_7;
  wire write_n_8;
  wire write_n_9;
  wire [3:0]NLW_timeout0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_timeout0_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_cState[0]_i_10 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\FSM_sequential_cState[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_cState[0]_i_14 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\FSM_sequential_cState[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_sequential_cState[0]_i_2 
       (.I0(rtc_rw_reg_n_0),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\FSM_sequential_cState[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0DFF0DFF0DFFFF)) 
    \FSM_sequential_cState[0]_i_3 
       (.I0(\FSM_sequential_cState[0]_i_6_n_0 ),
        .I1(\FSM_sequential_cState[0]_i_7_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_sequential_cState[0]_i_8_n_0 ),
        .I4(rtc_wr_en_reg_n_0),
        .I5(\FSM_sequential_cState[0]_i_9_n_0 ),
        .O(\FSM_sequential_cState[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFA3FFEFFFA0)) 
    \FSM_sequential_cState[0]_i_6 
       (.I0(rtc_wr_en_reg_n_0),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(empty),
        .O(\FSM_sequential_cState[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0535503053330030)) 
    \FSM_sequential_cState[0]_i_7 
       (.I0(rtc_rd_en_reg_n_0),
        .I1(rtc_wr_en_reg_n_0),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\FSM_sequential_cState[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000550D5555)) 
    \FSM_sequential_cState[0]_i_8 
       (.I0(rtc_wr_en_reg_n_0),
        .I1(Q[3]),
        .I2(rtc_rd_en_reg_n_0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\FSM_sequential_cState[0]_i_14_n_0 ),
        .O(\FSM_sequential_cState[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_cState[0]_i_9 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(\FSM_sequential_cState[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0070F0F00068D070)) 
    \FSM_sequential_cState[1]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\FSM_sequential_cState[2]_i_8_n_0 ),
        .O(\FSM_sequential_cState[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9FFFFFFFFFFF)) 
    \FSM_sequential_cState[1]_i_7 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\FSM_sequential_cState[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04FF00FF00FF)) 
    \FSM_sequential_cState[2]_i_4 
       (.I0(\FSM_sequential_cState[2]_i_8_n_0 ),
        .I1(Q[3]),
        .I2(\FSM_sequential_cState[2]_i_9_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\FSM_sequential_cState[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_cState[2]_i_6 
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(\FSM_sequential_cState[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[2]_i_7 
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\FSM_sequential_cState[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cState[2]_i_8 
       (.I0(rtc_rd_en_reg_n_0),
        .I1(rtc_ready_reg_n_0),
        .O(\FSM_sequential_cState[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cState[2]_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\FSM_sequential_cState[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[3]_i_6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\FSM_sequential_cState[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[4]_i_2 
       (.I0(Q[0]),
        .I1(wr_ack),
        .O(\FSM_sequential_cState[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_cState[4]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\FSM_sequential_cState[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0155555555555555)) 
    \FSM_sequential_cState[5]_i_3 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(wr_ack),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\FSM_sequential_cState[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \FSM_sequential_cState[5]_i_4 
       (.I0(\FSM_sequential_cState[5]_i_7_n_0 ),
        .I1(\FSM_sequential_cState[5]_i_8_n_0 ),
        .I2(timeout[7]),
        .I3(timeout[0]),
        .I4(timeout[1]),
        .I5(timeout[10]),
        .O(\FSM_sequential_cState[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_sequential_cState[5]_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\FSM_sequential_cState[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_cState[5]_i_6 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(rtc_ready_reg_n_0),
        .I3(rtc_rd_en_reg_n_0),
        .O(\FSM_sequential_cState[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_cState[5]_i_7 
       (.I0(timeout[2]),
        .I1(timeout[5]),
        .I2(timeout[13]),
        .I3(timeout[8]),
        .I4(timeout[12]),
        .I5(timeout[11]),
        .O(\FSM_sequential_cState[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_cState[5]_i_8 
       (.I0(timeout[3]),
        .I1(timeout[4]),
        .I2(timeout[6]),
        .I3(timeout[9]),
        .O(\FSM_sequential_cState[5]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_8),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(read_n_12),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_7),
        .Q(Q[2]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_6),
        .Q(Q[3]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_5),
        .Q(Q[4]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_4),
        .Q(Q[5]));
  LUT6 #(
    .INIT(64'hFFFFFEE200000002)) 
    rd_en_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(rd_en_i_2_n_0),
        .I5(rd_en),
        .O(rd_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rd_en_i_2
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(rd_en_i_2_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN" *) 
  FDRE rd_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rd_en_i_1_n_0),
        .Q(rd_en),
        .R(1'b0));
  zxnexys_zxrtc_0_0_read read
       (.\ARADDR_reg[8]_0 (\ARADDR_reg[8] ),
        .\ARADDR_reg[8]_1 ({rtc_addro[8],rtc_addro[6:5],rtc_addro[3:2]}),
        .D(wr_data),
        .\FSM_onehot_cState_reg[4]_0 (rtc_rd_ack),
        .\FSM_onehot_cState_reg[4]_1 (rtc_rd_en_reg_n_0),
        .\FSM_sequential_cState[1]_i_2_0 (rtc_rw_reg_n_0),
        .\FSM_sequential_cState[1]_i_5_0 (rtc_wr_ack),
        .\FSM_sequential_cState_reg[0] (read_n_12),
        .\FSM_sequential_cState_reg[1] (\FSM_sequential_cState[1]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[1]_0 (write_n_10),
        .\FSM_sequential_cState_reg[1]_1 (write_n_9),
        .\FSM_sequential_cState_reg[1]_2 (\FSM_sequential_cState[1]_i_7_n_0 ),
        .\FSM_sequential_cState_reg[1]_3 (\FSM_sequential_cState[5]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[1]_4 (write_n_11),
        .Q(Q),
        .RREADY_reg_0(RREADY_reg),
        .clk_peripheral(clk_peripheral),
        .\dato_reg[7]_0 (D),
        .p_1_in({p_1_in[13],p_1_in[10:9],p_1_in[7:0]}),
        .reset(reset),
        .rtc_ready_reg(read_n_2),
        .rtc_ready_reg_0(rtc_ready_i_3_n_0),
        .rtc_ready_reg_1(rtc_ready_reg_n_0),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rvalid(s_axi_rvalid),
        .wr_ack(wr_ack),
        .\wr_data_reg[5] (\wr_data[5]_i_2_n_0 ),
        .\wr_data_reg[6] (\wr_data[6]_i_2_n_0 ),
        .\wr_data_reg[6]_0 (\wr_data[6]_i_3_n_0 ),
        .\wr_data_reg[6]_1 (\wr_data[6]_i_4_n_0 ),
        .\wr_data_reg[7] (\wr_data[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h000A4A84)) 
    \rtc_addro[2]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(rtc_addro_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hCCF0F860)) 
    \rtc_addro[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(rtc_addro_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00B01011)) 
    \rtc_addro[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(rtc_addro_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00000110)) 
    \rtc_addro[6]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(rtc_addro_1[6]));
  LUT6 #(
    .INIT(64'h335F33FC00000000)) 
    \rtc_addro[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\rtc_addro[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEB)) 
    \rtc_addro[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(rtc_addro_1[8]));
  FDRE \rtc_addro_reg[2] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[2]),
        .Q(rtc_addro[2]),
        .R(1'b0));
  FDRE \rtc_addro_reg[3] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[3]),
        .Q(rtc_addro[3]),
        .R(1'b0));
  FDRE \rtc_addro_reg[5] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[5]),
        .Q(rtc_addro[5]),
        .R(1'b0));
  FDRE \rtc_addro_reg[6] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[6]),
        .Q(rtc_addro[6]),
        .R(1'b0));
  FDRE \rtc_addro_reg[8] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[8]),
        .Q(rtc_addro[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F4F0)) 
    \rtc_data[3]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[9]),
        .I2(dout[3]),
        .I3(dout[8]),
        .I4(dout[10]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \rtc_data[4]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hFBFF1000)) 
    \rtc_data[5]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hEBFB0000)) 
    \rtc_data[6]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hC8C8888D)) 
    \rtc_data[7]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[7]),
        .I2(dout[10]),
        .I3(dout[8]),
        .I4(dout[9]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \rtc_data[7]_i_2 
       (.I0(dout[13]),
        .I1(dout[11]),
        .I2(dout[12]),
        .O(\rtc_data[7]_i_2_n_0 ));
  FDRE \rtc_data_reg[0] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[0]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \rtc_data_reg[1] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[1]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \rtc_data_reg[2] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[2]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \rtc_data_reg[3] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[3]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \rtc_data_reg[4] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[4]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \rtc_data_reg[5] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[5]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \rtc_data_reg[6] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[6]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \rtc_data_reg[7] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[7]),
        .Q(p_1_in[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBEBEBEBEFFEAAAAA)) 
    \rtc_dato[0]_i_1 
       (.I0(\rtc_dato[0]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(p_1_in[8]),
        .I5(Q[1]),
        .O(rtc_dato_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFB888888)) 
    \rtc_dato[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(p_1_in[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\rtc_dato[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000022F2)) 
    \rtc_dato[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\rtc_dato[1]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(\rtc_dato[1]_i_3_n_0 ),
        .O(rtc_dato_0[1]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F08F)) 
    \rtc_dato[1]_i_2 
       (.I0(p_1_in[8]),
        .I1(p_1_in[10]),
        .I2(p_1_in[9]),
        .I3(p_1_in[13]),
        .I4(p_1_in[11]),
        .I5(p_1_in[12]),
        .O(\rtc_dato[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8FF00F000FFF)) 
    \rtc_dato[1]_i_3 
       (.I0(Q[3]),
        .I1(p_1_in[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\rtc_dato[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0E680060FFFF0060)) 
    \rtc_dato[2]_i_1 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\rtc_dato[2]_i_2_n_0 ),
        .I5(\rtc_dato[2]_i_3_n_0 ),
        .O(rtc_dato_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFF1FC0)) 
    \rtc_dato[2]_i_2 
       (.I0(p_1_in[8]),
        .I1(\wr_data[6]_i_2_n_0 ),
        .I2(p_1_in[9]),
        .I3(p_1_in[10]),
        .I4(Q[1]),
        .O(\rtc_dato[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \rtc_dato[2]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(p_1_in[2]),
        .I3(Q[1]),
        .O(\rtc_dato[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h14FF14FF14FF1414)) 
    \rtc_dato[3]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\rtc_dato[3]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(\rtc_dato[3]_i_3_n_0 ),
        .O(rtc_dato_0[3]));
  LUT6 #(
    .INIT(64'h00007030000F0F0F)) 
    \rtc_dato[3]_i_2 
       (.I0(p_1_in[3]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(\rtc_dato[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h88778870)) 
    \rtc_dato[3]_i_3 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .O(\rtc_dato[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAF3FAF)) 
    \rtc_dato[4]_i_1 
       (.I0(\rtc_dato[4]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(p_1_in[4]),
        .I5(\rtc_dato[6]_i_3_n_0 ),
        .O(rtc_dato_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFF880070)) 
    \rtc_dato[4]_i_2 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .O(\rtc_dato[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEA0000000000)) 
    \rtc_dato[5]_i_1 
       (.I0(\rtc_dato[5]_i_2_n_0 ),
        .I1(p_1_in[5]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(rtc_dato_0[5]));
  LUT6 #(
    .INIT(64'h000000001E0F1E0E)) 
    \rtc_dato[5]_i_2 
       (.I0(p_1_in[12]),
        .I1(p_1_in[11]),
        .I2(p_1_in[13]),
        .I3(\rtc_dato[5]_i_3_n_0 ),
        .I4(p_1_in[8]),
        .I5(Q[1]),
        .O(\rtc_dato[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rtc_dato[5]_i_3 
       (.I0(p_1_in[9]),
        .I1(p_1_in[10]),
        .O(\rtc_dato[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CF5FFF5F)) 
    \rtc_dato[6]_i_1 
       (.I0(\rtc_dato[6]_i_2_n_0 ),
        .I1(p_1_in[6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\rtc_dato[6]_i_3_n_0 ),
        .O(rtc_dato_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h0015FFFF)) 
    \rtc_dato[6]_i_2 
       (.I0(p_1_in[12]),
        .I1(p_1_in[10]),
        .I2(p_1_in[9]),
        .I3(p_1_in[11]),
        .I4(p_1_in[13]),
        .O(\rtc_dato[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \rtc_dato[6]_i_3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\rtc_dato[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8008888A8A88888)) 
    \rtc_dato[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(p_1_in[7]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(rtc_dato_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAA00AA80)) 
    \rtc_dato[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .O(rtc_dato_0[8]));
  LUT6 #(
    .INIT(64'h0F0B366600000000)) 
    \rtc_dato[9]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\rtc_dato[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    \rtc_dato[9]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(rtc_dato_0[9]));
  FDRE \rtc_dato_reg[0] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[0]),
        .Q(rtc_dato[0]),
        .R(1'b0));
  FDRE \rtc_dato_reg[1] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[1]),
        .Q(rtc_dato[1]),
        .R(1'b0));
  FDRE \rtc_dato_reg[2] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[2]),
        .Q(rtc_dato[2]),
        .R(1'b0));
  FDRE \rtc_dato_reg[3] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[3]),
        .Q(rtc_dato[3]),
        .R(1'b0));
  FDRE \rtc_dato_reg[4] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[4]),
        .Q(rtc_dato[4]),
        .R(1'b0));
  FDRE \rtc_dato_reg[5] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[5]),
        .Q(rtc_dato[5]),
        .R(1'b0));
  FDRE \rtc_dato_reg[6] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[6]),
        .Q(rtc_dato[6]),
        .R(1'b0));
  FDRE \rtc_dato_reg[7] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[7]),
        .Q(rtc_dato[7]),
        .R(1'b0));
  FDRE \rtc_dato_reg[8] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[8]),
        .Q(rtc_dato[8]),
        .R(1'b0));
  FDRE \rtc_dato_reg[9] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[9]),
        .Q(rtc_dato[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0444FFFF04440000)) 
    rtc_rd_en_i_1
       (.I0(rtc_rd_en_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(rtc_rd_en_i_3_n_0),
        .I5(rtc_rd_en_reg_n_0),
        .O(rtc_rd_en_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rtc_rd_en_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(rtc_rd_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hEE04EE45EB08FB8B)) 
    rtc_rd_en_i_3
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(rtc_rd_en_i_3_n_0));
  FDRE rtc_rd_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_rd_en_i_1_n_0),
        .Q(rtc_rd_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100502000100102)) 
    rtc_ready_i_3
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(rtc_ready_i_3_n_0));
  FDRE rtc_ready_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(read_n_2),
        .Q(rtc_ready_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rtc_reg[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(rtc_rw));
  FDRE \rtc_reg_reg[0] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[8]),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \rtc_reg_reg[1] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[9]),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE \rtc_reg_reg[2] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[10]),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE \rtc_reg_reg[3] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[11]),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \rtc_reg_reg[4] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[12]),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \rtc_reg_reg[5] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[13]),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE rtc_rw_reg
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[14]),
        .Q(rtc_rw_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2E00FFFF2E000000)) 
    rtc_wr_en_i_1
       (.I0(rtc_wr_en_i_2_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(rtc_wr_en_i_3_n_0),
        .I5(rtc_wr_en_reg_n_0),
        .O(rtc_wr_en_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    rtc_wr_en_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(rtc_wr_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hEABBFFFFBDFFEAAF)) 
    rtc_wr_en_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(rtc_wr_en_i_3_n_0));
  FDRE rtc_wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_wr_en_i_1_n_0),
        .Q(rtc_wr_en_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry
       (.CI(1'b0),
        .CO({timeout0_carry_n_0,timeout0_carry_n_1,timeout0_carry_n_2,timeout0_carry_n_3}),
        .CYINIT(timeout[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[4:1]),
        .S(timeout[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__0
       (.CI(timeout0_carry_n_0),
        .CO({timeout0_carry__0_n_0,timeout0_carry__0_n_1,timeout0_carry__0_n_2,timeout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[8:5]),
        .S(timeout[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__1
       (.CI(timeout0_carry__0_n_0),
        .CO({timeout0_carry__1_n_0,timeout0_carry__1_n_1,timeout0_carry__1_n_2,timeout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[12:9]),
        .S(timeout[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__2
       (.CI(timeout0_carry__1_n_0),
        .CO(NLW_timeout0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_timeout0_carry__2_O_UNCONNECTED[3:1],in18[13]}),
        .S({1'b0,1'b0,1'b0,timeout[13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \timeout[0]_i_1 
       (.I0(timeout[0]),
        .O(\timeout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101140010011400)) 
    \timeout[13]_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\timeout[13]_i_2_n_0 ));
  FDRE \timeout_reg[0] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(\timeout[0]_i_1_n_0 ),
        .Q(timeout[0]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[10] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[10]),
        .Q(timeout[10]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[11] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[11]),
        .Q(timeout[11]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[12] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[12]),
        .Q(timeout[12]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[13] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[13]),
        .Q(timeout[13]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[1] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[1]),
        .Q(timeout[1]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[2] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[2]),
        .Q(timeout[2]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[3] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[3]),
        .Q(timeout[3]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[4] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[4]),
        .Q(timeout[4]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[5] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[5]),
        .Q(timeout[5]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[6] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[6]),
        .Q(timeout[6]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[7] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[7]),
        .Q(timeout[7]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[8] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[8]),
        .Q(timeout[8]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[9] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[9]),
        .Q(timeout[9]),
        .R(\timeout_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000200020000000)) 
    \wr_data[13]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\wr_data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \wr_data[5]_i_2 
       (.I0(p_1_in[8]),
        .I1(p_1_in[12]),
        .I2(p_1_in[11]),
        .I3(p_1_in[13]),
        .O(\wr_data[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wr_data[6]_i_2 
       (.I0(p_1_in[13]),
        .I1(p_1_in[11]),
        .I2(p_1_in[12]),
        .O(\wr_data[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \wr_data[6]_i_3 
       (.I0(p_1_in[9]),
        .I1(p_1_in[10]),
        .O(\wr_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \wr_data[6]_i_4 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .I5(p_1_in[8]),
        .O(\wr_data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \wr_data[7]_i_2 
       (.I0(p_1_in[11]),
        .I1(p_1_in[9]),
        .I2(p_1_in[10]),
        .I3(p_1_in[12]),
        .O(\wr_data[7]_i_2_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[0] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[0]),
        .Q(\wr_data_reg[13]_0 [0]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[10] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\wr_data_reg[13]_0 [10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[11] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\wr_data_reg[13]_0 [11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[12] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\wr_data_reg[13]_0 [12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[13] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\wr_data_reg[13]_0 [13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[1] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[1]),
        .Q(\wr_data_reg[13]_0 [1]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[2] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[2]),
        .Q(\wr_data_reg[13]_0 [2]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[3] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[3]),
        .Q(\wr_data_reg[13]_0 [3]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[4] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[4]),
        .Q(\wr_data_reg[13]_0 [4]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[5] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[5]),
        .Q(\wr_data_reg[13]_0 [5]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[6] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[6]),
        .Q(\wr_data_reg[13]_0 [6]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[7] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[7]),
        .Q(\wr_data_reg[13]_0 [7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[8] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\wr_data_reg[13]_0 [8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[9] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\wr_data_reg[13]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wr_en_i_1
       (.I0(Q[1]),
        .I1(wr_en_i_2_n_0),
        .I2(wr_en),
        .O(wr_en_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000148010001)) 
    wr_en_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(wr_en_i_2_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN" *) 
  FDRE wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(wr_en_i_1_n_0),
        .Q(wr_en),
        .R(1'b0));
  zxnexys_zxrtc_0_0_write write
       (.\AWADDR_reg[8]_0 (\AWADDR_reg[8] ),
        .\AWADDR_reg[8]_1 ({rtc_addro[8],rtc_addro[6:5],rtc_addro[3:2]}),
        .BREADY_reg_0(BREADY_reg),
        .D({write_n_4,write_n_5,write_n_6,write_n_7,write_n_8}),
        .\FSM_onehot_cState_reg[4]_0 (write_n_10),
        .\FSM_onehot_cState_reg[4]_1 (rtc_wr_en_reg_n_0),
        .\FSM_sequential_cState[1]_i_5 (rtc_rw_reg_n_0),
        .\FSM_sequential_cState[3]_i_2_0 (\FSM_sequential_cState[3]_i_6_n_0 ),
        .\FSM_sequential_cState_reg[0] (\FSM_sequential_cState[0]_i_2_n_0 ),
        .\FSM_sequential_cState_reg[0]_0 (\FSM_sequential_cState[0]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[0]_1 (\FSM_sequential_cState[0]_i_10_n_0 ),
        .\FSM_sequential_cState_reg[1] (rtc_rd_ack),
        .\FSM_sequential_cState_reg[2] (\FSM_sequential_cState[2]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[2]_0 (\FSM_sequential_cState[5]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[2]_1 (\FSM_sequential_cState[2]_i_6_n_0 ),
        .\FSM_sequential_cState_reg[2]_2 (\FSM_sequential_cState[2]_i_7_n_0 ),
        .\FSM_sequential_cState_reg[4] (\FSM_sequential_cState[4]_i_2_n_0 ),
        .\FSM_sequential_cState_reg[4]_0 (\FSM_sequential_cState[4]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[5] (write_n_9),
        .\FSM_sequential_cState_reg[5]_0 (Q),
        .\FSM_sequential_cState_reg[5]_1 (\FSM_sequential_cState[5]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[5]_2 (\FSM_sequential_cState[5]_i_5_n_0 ),
        .\FSM_sequential_cState_reg[5]_3 (\FSM_sequential_cState[5]_i_6_n_0 ),
        .Q(rtc_wr_ack),
        .\WDATA_reg[9]_0 (\WDATA_reg[9] ),
        .\WDATA_reg[9]_1 (rtc_dato),
        .clk_peripheral(clk_peripheral),
        .reset(reset),
        .rtc_rw_reg(write_n_11),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .wr_ack(wr_ack));
endmodule

(* C_DEFAULT_VALUE = "8'b00000000" *) (* C_DISABLE_SETUP_VIOLATION_CHECK = "0" *) (* C_FAMILY = "artix7" *) 
(* C_GPO_WIDTH = "1" *) (* C_IIC_FREQ = "100000" *) (* C_SCL_INERTIAL_DELAY = "0" *) 
(* C_SDA_INERTIAL_DELAY = "0" *) (* C_SDA_LEVEL = "1" *) (* C_SMBUS_PMBUS_HOST = "0" *) 
(* C_STATIC_TIMING_REG_WIDTH = "0" *) (* C_S_AXI_ACLK_FREQ_HZ = "28000000" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TEN_BIT_ADR = "0" *) (* C_TIMING_REG_WIDTH = "32" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_iic" *) 
module zxnexys_zxrtc_0_0_axi_iic
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  input s_axi_aclk;
  input s_axi_aresetn;
  output iic2intc_irpt;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sda_i;
  output sda_o;
  output sda_t;
  input scl_i;
  output scl_o;
  output scl_t;
  output [0:0]gpo;

  wire \<const0> ;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_t;
  wire sda_i;
  wire sda_t;

  assign gpo[0] = \<const0> ;
  assign iic2intc_irpt = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign scl_o = \<const0> ;
  assign sda_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  zxnexys_zxrtc_0_0_iic X_IIC
       (.is_read_reg(s_axi_arready),
        .is_write_reg(s_axi_wready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[6:5],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[6:5],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[9:0]),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_t(sda_t));
endmodule

(* ORIG_REF_NAME = "axi_ipif_ssp1" *) 
module zxnexys_zxrtc_0_0_axi_ipif_ssp1
   (Bus2IIC_Reset,
    Q,
    \RESET_FLOPS[3].RST_FLOPS ,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    is_write_reg,
    is_read_reg,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    \RESET_FLOPS[3].RST_FLOPS_0 ,
    ctrlFifoDin,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7 ,
    \s_axi_rdata_i[7]_i_6 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[6]_i_4 ,
    s_axi_aresetn,
    s_axi_wvalid,
    s_axi_awvalid,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    Msms_set,
    \RD_FIFO_CNTRL.ro_prev_i_reg ,
    Tx_fifo_rst,
    \s_axi_rdata_i_reg[1] ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2 ,
    \s_axi_rdata_i_reg[2]_i_2 ,
    \s_axi_rdata_i_reg[3] ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0]_i_2 ,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output Bus2IIC_Reset;
  output [1:0]Q;
  output \RESET_FLOPS[3].RST_FLOPS ;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output is_write_reg;
  output is_read_reg;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output \RESET_FLOPS[3].RST_FLOPS_0 ;
  output [0:1]ctrlFifoDin;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7 ;
  input [5:0]\s_axi_rdata_i[7]_i_6 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[6]_i_4 ;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input [6:0]IIC2Bus_IntrEvent;
  input [9:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input Msms_set;
  input \RD_FIFO_CNTRL.ro_prev_i_reg ;
  input Tx_fifo_rst;
  input [0:0]\s_axi_rdata_i_reg[1] ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  input \s_axi_rdata_i_reg[2]_i_2 ;
  input \s_axi_rdata_i_reg[3] ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0]_i_2 ;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire [10:10]AXI_Bus2IP_WrCE;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [6:0]Bus2IIC_WrCE;
  wire Dtre;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ;
  wire Msms_set;
  wire [1:0]Q;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg ;
  wire \RESET_FLOPS[3].RST_FLOPS ;
  wire \RESET_FLOPS[3].RST_FLOPS_0 ;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rst;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire X_INTERRUPT_CONTROL_n_0;
  wire X_INTERRUPT_CONTROL_n_15;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_0_in0_in;
  wire p_0_in11_in;
  wire p_0_in14_in;
  wire p_0_in17_in;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire p_0_in8_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i[6]_i_4 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7 ;
  wire \s_axi_rdata_i_reg[0]_i_2 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2]_i_2 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  FDRE AXI_IP2Bus_RdAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck2),
        .Q(AXI_IP2Bus_RdAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_RdAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck20),
        .Q(AXI_IP2Bus_RdAck2),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck2),
        .Q(AXI_IP2Bus_WrAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck20),
        .Q(AXI_IP2Bus_WrAck2),
        .R(1'b0));
  zxnexys_zxrtc_0_0_axi_lite_ipif AXI_LITE_IPIF_I
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .Dtre(Dtre),
        .E(AXI_Bus2IP_WrCE),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .Q(Q),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .p_26_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4 (\s_axi_rdata_i[6]_i_4 ),
        .\s_axi_rdata_i[7]_i_6 (\s_axi_rdata_i[7]_i_6 ),
        .\s_axi_rdata_i[7]_i_6_0 (\s_axi_rdata_i[7]_i_6_0 ),
        .\s_axi_rdata_i[7]_i_7 (\s_axi_rdata_i[7]_i_7 ),
        .\s_axi_rdata_i_reg[0] (X_INTERRUPT_CONTROL_n_0),
        .\s_axi_rdata_i_reg[0]_i_2 (\s_axi_rdata_i_reg[0]_i_2 ),
        .\s_axi_rdata_i_reg[0]_i_2_0 (\s_axi_rdata_i_reg[0]_i_2_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2]_i_2 (\s_axi_rdata_i_reg[2]_i_2 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[7] ({p_0_in17_in,p_0_in14_in,p_0_in11_in,p_0_in8_in,p_0_in5_in,p_0_in2_in,p_0_in0_in,X_INTERRUPT_CONTROL_n_15}),
        .\s_axi_rdata_i_reg[7]_i_2 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_2_0 (\s_axi_rdata_i_reg[7]_i_2_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata({s_axi_wdata[5],s_axi_wdata[3:0]}),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  zxnexys_zxrtc_0_0_interrupt_control X_INTERRUPT_CONTROL
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .E(AXI_Bus2IP_WrCE),
        .\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 (X_INTERRUPT_CONTROL_n_0),
        .\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 (\s_axi_rdata_i[6]_i_4 [0]),
        .IIC2Bus_IntrEvent(IIC2Bus_IntrEvent),
        .Q({p_0_in17_in,p_0_in14_in,p_0_in11_in,p_0_in8_in,p_0_in5_in,p_0_in2_in,p_0_in0_in,X_INTERRUPT_CONTROL_n_15}),
        .SR(Bus2IIC_Reset),
        .irpt_wrack(irpt_wrack),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .p_26_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]));
  zxnexys_zxrtc_0_0_soft_reset X_SOFT_RESET
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Msms_set(Msms_set),
        .\RD_FIFO_CNTRL.ro_prev_i_reg (\RD_FIFO_CNTRL.ro_prev_i_reg ),
        .\RESET_FLOPS[3].RST_FLOPS_0 (\RESET_FLOPS[3].RST_FLOPS ),
        .\RESET_FLOPS[3].RST_FLOPS_1 (\RESET_FLOPS[3].RST_FLOPS_0 ),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ctrlFifoDin(ctrlFifoDin),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[9:8]),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module zxnexys_zxrtc_0_0_axi_lite_ipif
   (p_26_in,
    Bus_RNW_reg,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    Q,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7 ,
    \s_axi_rdata_i[7]_i_6 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[6]_i_4 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1] ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7] ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2 ,
    \s_axi_rdata_i_reg[2]_i_2 ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3] ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0] ,
    p_1_in16_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    \s_axi_rdata_i_reg[0]_i_2 ,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output p_26_in;
  output Bus_RNW_reg;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output [1:0]Q;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7 ;
  input [5:0]\s_axi_rdata_i[7]_i_6 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[6]_i_4 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input [0:0]\s_axi_rdata_i_reg[1] ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  input \s_axi_rdata_i_reg[2]_i_2 ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3] ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0] ;
  input p_1_in16_in;
  input p_1_in7_in;
  input p_1_in4_in;
  input p_1_in1_in;
  input p_1_in;
  input \s_axi_rdata_i_reg[0]_i_2 ;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg;
  wire Dtre;
  wire [0:0]E;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [1:0]Q;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_26_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i[6]_i_4 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_i_2 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2]_i_2 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [4:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  zxnexys_zxrtc_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg(Bus_RNW_reg),
        .Dtre(Dtre),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] (p_26_in),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .Q(Q),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg_0(is_read_reg),
        .is_write_reg_0(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4_0 (\s_axi_rdata_i[6]_i_4 ),
        .\s_axi_rdata_i[7]_i_6_0 (\s_axi_rdata_i[7]_i_6 ),
        .\s_axi_rdata_i[7]_i_6_1 (\s_axi_rdata_i[7]_i_6_0 ),
        .\s_axi_rdata_i[7]_i_7_0 (\s_axi_rdata_i[7]_i_7 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0] ),
        .\s_axi_rdata_i_reg[0]_i_2_0 (\s_axi_rdata_i_reg[0]_i_2 ),
        .\s_axi_rdata_i_reg[0]_i_2_1 (\s_axi_rdata_i_reg[0]_i_2_0 ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2]_i_2_0 (\s_axi_rdata_i_reg[2]_i_2 ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7] ),
        .\s_axi_rdata_i_reg[7]_i_2_0 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_2_1 (\s_axi_rdata_i_reg[7]_i_2_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zxnexys_zxrtc_0_0_cdc_sync
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire sda_i;
  wire sda_rin_d1;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_i_3
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .I1(sda_rin_d1),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zxnexys_zxrtc_0_0_cdc_sync_10
   (scl_rising_edge0,
    scndry_out,
    D,
    scl_rin_d1,
    Q,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  output [0:0]D;
  input scl_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_scl_state[7]_i_1 
       (.I0(scndry_out),
        .I1(Q),
        .O(D));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    scl_rising_edge_i_1
       (.I0(scndry_out),
        .I1(scl_rin_d1),
        .O(scl_rising_edge0));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module zxnexys_zxrtc_0_0_debounce
   (scl_rising_edge0,
    scndry_out,
    D,
    scl_rin_d1,
    Q,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  output [0:0]D;
  input scl_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  zxnexys_zxrtc_0_0_cdc_sync_10 INPUT_DOUBLE_REGS
       (.D(D),
        .Q(Q),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module zxnexys_zxrtc_0_0_debounce_9
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire s_axi_aclk;
  wire sda_i;
  wire sda_rin_d1;

  zxnexys_zxrtc_0_0_cdc_sync INPUT_DOUBLE_REGS
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

(* ORIG_REF_NAME = "dynamic_master" *) 
module zxnexys_zxrtc_0_0_dynamic_master
   (callingReadAccess,
    rdCntrFrmTxFifo,
    rxCntDone,
    firstDynStartSeen,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    rdCntrFrmTxFifo_reg_0,
    callingReadAccess_reg_0,
    Tx_fifo_rst,
    ackDataState,
    s_axi_aclk,
    p_3_in,
    Tx_fifo_data_0,
    rdCntrFrmTxFifo0,
    earlyAckDataState,
    firstDynStartSeen_reg_0,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    earlyAckHdr);
  output callingReadAccess;
  output rdCntrFrmTxFifo;
  output rxCntDone;
  output firstDynStartSeen;
  output cr_txModeSelect_set;
  output cr_txModeSelect_clr;
  output rdCntrFrmTxFifo_reg_0;
  output callingReadAccess_reg_0;
  input Tx_fifo_rst;
  input ackDataState;
  input s_axi_aclk;
  input p_3_in;
  input [7:0]Tx_fifo_data_0;
  input rdCntrFrmTxFifo0;
  input earlyAckDataState;
  input firstDynStartSeen_reg_0;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input earlyAckHdr;

  wire Cr_txModeSelect_clr_i_1_n_0;
  wire Cr_txModeSelect_set_i_1_n_0;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire ackDataState;
  wire ackDataState_d1;
  wire callingReadAccess;
  wire callingReadAccess_reg_0;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire earlyAckDataState;
  wire earlyAckDataState_d1;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg_0;
  wire [7:0]p_0_in__1;
  wire p_3_in;
  wire \rdByteCntr[0]_i_1_n_0 ;
  wire \rdByteCntr[0]_i_3_n_0 ;
  wire \rdByteCntr[0]_i_4_n_0 ;
  wire \rdByteCntr[2]_i_2_n_0 ;
  wire \rdByteCntr[3]_i_2_n_0 ;
  wire [0:7]rdByteCntr_reg;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire rdCntrFrmTxFifo_reg_0;
  wire rxCntDone;
  wire rxCntDone0;
  wire s_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    Cr_txModeSelect_clr_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_clr_i_1_n_0));
  FDRE Cr_txModeSelect_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_clr_i_1_n_0),
        .Q(cr_txModeSelect_clr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    Cr_txModeSelect_set_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_set_i_1_n_0));
  FDRE Cr_txModeSelect_set_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_set_i_1_n_0),
        .Q(cr_txModeSelect_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    Data_Exists_DFF_i_2__1
       (.I0(rdCntrFrmTxFifo),
        .I1(Tx_fifo_rd_d),
        .I2(Tx_fifo_rd),
        .O(rdCntrFrmTxFifo_reg_0));
  FDRE ackDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ackDataState),
        .Q(ackDataState_d1),
        .R(Tx_fifo_rst));
  FDRE callingReadAccess_reg
       (.C(s_axi_aclk),
        .CE(p_3_in),
        .D(Tx_fifo_data_0[0]),
        .Q(callingReadAccess),
        .R(Tx_fifo_rst));
  FDRE earlyAckDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(earlyAckDataState),
        .Q(earlyAckDataState_d1),
        .R(Tx_fifo_rst));
  FDRE firstDynStartSeen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(firstDynStartSeen_reg_0),
        .Q(firstDynStartSeen),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \rdByteCntr[0]_i_1 
       (.I0(rdCntrFrmTxFifo),
        .I1(earlyAckDataState_d1),
        .I2(earlyAckDataState),
        .I3(\rdByteCntr[0]_i_3_n_0 ),
        .O(\rdByteCntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \rdByteCntr[0]_i_2 
       (.I0(Tx_fifo_data_0[7]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[1]),
        .I4(\rdByteCntr[0]_i_4_n_0 ),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdByteCntr[0]_i_3 
       (.I0(\rdByteCntr[2]_i_2_n_0 ),
        .I1(rdByteCntr_reg[1]),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[2]),
        .O(\rdByteCntr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdByteCntr[0]_i_4 
       (.I0(rdByteCntr_reg[2]),
        .I1(rdByteCntr_reg[4]),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[5]),
        .I5(rdByteCntr_reg[3]),
        .O(\rdByteCntr[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rdByteCntr[1]_i_1 
       (.I0(Tx_fifo_data_0[6]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[1]),
        .I3(\rdByteCntr[0]_i_4_n_0 ),
        .O(p_0_in__1[6]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[2]_i_1 
       (.I0(Tx_fifo_data_0[5]),
        .I1(rdCntrFrmTxFifo),
        .I2(\rdByteCntr[2]_i_2_n_0 ),
        .I3(rdByteCntr_reg[2]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdByteCntr[2]_i_2 
       (.I0(rdByteCntr_reg[3]),
        .I1(rdByteCntr_reg[5]),
        .I2(rdByteCntr_reg[6]),
        .I3(rdByteCntr_reg[7]),
        .I4(rdByteCntr_reg[4]),
        .O(\rdByteCntr[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[3]_i_1 
       (.I0(Tx_fifo_data_0[4]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[3]),
        .I3(\rdByteCntr[3]_i_2_n_0 ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdByteCntr[3]_i_2 
       (.I0(rdByteCntr_reg[4]),
        .I1(rdByteCntr_reg[7]),
        .I2(rdByteCntr_reg[6]),
        .I3(rdByteCntr_reg[5]),
        .O(\rdByteCntr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \rdByteCntr[4]_i_1 
       (.I0(Tx_fifo_data_0[3]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[5]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[7]),
        .I5(rdByteCntr_reg[4]),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \rdByteCntr[5]_i_1 
       (.I0(Tx_fifo_data_0[2]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[5]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[6]_i_1 
       (.I0(Tx_fifo_data_0[1]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rdByteCntr[7]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .O(p_0_in__1[0]));
  FDRE \rdByteCntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(rdByteCntr_reg[0]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(rdByteCntr_reg[1]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(rdByteCntr_reg[2]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(rdByteCntr_reg[3]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(rdByteCntr_reg[4]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(rdByteCntr_reg[5]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(rdByteCntr_reg[6]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(rdByteCntr_reg[7]),
        .R(Tx_fifo_rst));
  FDRE rdCntrFrmTxFifo_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdCntrFrmTxFifo0),
        .Q(rdCntrFrmTxFifo),
        .R(Tx_fifo_rst));
  LUT3 #(
    .INIT(8'h08)) 
    rxCntDone_i_1
       (.I0(callingReadAccess_reg_0),
        .I1(ackDataState),
        .I2(ackDataState_d1),
        .O(rxCntDone0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    rxCntDone_i_2
       (.I0(callingReadAccess),
        .I1(rdByteCntr_reg[2]),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[1]),
        .I4(\rdByteCntr[2]_i_2_n_0 ),
        .O(callingReadAccess_reg_0));
  FDRE rxCntDone_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rxCntDone0),
        .Q(rxCntDone),
        .R(Tx_fifo_rst));
endmodule

(* ORIG_REF_NAME = "filter" *) 
module zxnexys_zxrtc_0_0_filter
   (scl_rising_edge0,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    D,
    scl_rin_d1,
    sda_rin_d1,
    Q,
    scl_i,
    s_axi_aclk,
    sda_i);
  output scl_rising_edge0;
  output scndry_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output [0:0]D;
  input scl_rin_d1;
  input sda_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;
  input sda_i;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;
  wire sda_i;
  wire sda_rin_d1;

  zxnexys_zxrtc_0_0_debounce SCL_DEBOUNCE
       (.D(D),
        .Q(Q),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
  zxnexys_zxrtc_0_0_debounce_9 SDA_DEBOUNCE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

(* ORIG_REF_NAME = "iic" *) 
module zxnexys_zxrtc_0_0_iic
   (s_axi_rdata,
    is_write_reg,
    is_read_reg,
    sda_t,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    scl_t,
    s_axi_aclk,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wdata,
    scl_i,
    sda_i,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr);
  output [7:0]s_axi_rdata;
  output is_write_reg;
  output is_read_reg;
  output sda_t;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output scl_t;
  input s_axi_aclk;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input [9:0]s_axi_wdata;
  input scl_i;
  input sda_i;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;

  wire Aas;
  wire Abgc;
  wire Al;
  wire Bb;
  wire [2:3]Bus2IIC_Addr;
  wire [3:3]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [0:17]Bus2IIC_WrCE;
  wire [0:8]\CLKCNT/q_int_reg ;
  wire [0:7]Cr;
  wire D;
  wire DYN_MASTER_I_n_6;
  wire DYN_MASTER_I_n_7;
  wire D_1;
  wire [0:7]Data_i2c;
  wire Dtre;
  wire FILTER_I_n_2;
  wire FILTER_I_n_4;
  wire [0:7]IIC2Bus_IntrEvent;
  wire IIC_CONTROL_I_n_26;
  wire IIC_CONTROL_I_n_27;
  wire IIC_CONTROL_I_n_28;
  wire IIC_CONTROL_I_n_8;
  wire Msms_set;
  wire New_rcv_dta;
  wire READ_FIFO_I_n_11;
  wire READ_FIFO_I_n_12;
  wire REG_INTERFACE_I_n_28;
  wire REG_INTERFACE_I_n_32;
  wire REG_INTERFACE_I_n_33;
  wire REG_INTERFACE_I_n_35;
  wire REG_INTERFACE_I_n_36;
  wire REG_INTERFACE_I_n_37;
  wire REG_INTERFACE_I_n_38;
  wire REG_INTERFACE_I_n_39;
  wire REG_INTERFACE_I_n_48;
  wire REG_INTERFACE_I_n_49;
  wire REG_INTERFACE_I_n_50;
  wire REG_INTERFACE_I_n_59;
  wire REG_INTERFACE_I_n_60;
  wire REG_INTERFACE_I_n_61;
  wire REG_INTERFACE_I_n_69;
  wire REG_INTERFACE_I_n_70;
  wire REG_INTERFACE_I_n_71;
  wire REG_INTERFACE_I_n_77;
  wire REG_INTERFACE_I_n_78;
  wire REG_INTERFACE_I_n_82;
  wire REG_INTERFACE_I_n_83;
  wire REG_INTERFACE_I_n_84;
  wire REG_INTERFACE_I_n_85;
  wire REG_INTERFACE_I_n_86;
  wire REG_INTERFACE_I_n_88;
  wire REG_INTERFACE_I_n_89;
  wire Rc_Data_Exists;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_full;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr0;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire Srw;
  wire [7:1]Timing_param_thddat;
  wire [7:1]Timing_param_tlow;
  wire [7:0]Timing_param_tsusta;
  wire [7:0]Timing_param_tsusto;
  wire Tx_data_exists_sgl;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_full;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_under_prev;
  wire Txer;
  wire WRITE_FIFO_CTRL_I_n_0;
  wire WRITE_FIFO_CTRL_I_n_3;
  wire WRITE_FIFO_CTRL_I_n_4;
  wire WRITE_FIFO_I_n_10;
  wire WRITE_FIFO_I_n_12;
  wire X_AXI_IPIF_SSP1_n_17;
  wire X_AXI_IPIF_SSP1_n_21;
  wire X_AXI_IPIF_SSP1_n_3;
  wire X_AXI_IPIF_SSP1_n_8;
  wire X_AXI_IPIF_SSP1_n_9;
  wire ackDataState;
  wire callingReadAccess;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire is_read_reg;
  wire is_write_reg;
  wire new_rcv_dta_d1;
  wire p_0_in;
  wire [6:6]p_0_out;
  wire p_1_in;
  wire p_1_in2_in;
  wire p_1_in3_in;
  wire p_1_in_0;
  wire [0:0]p_2_in__0;
  wire p_3_in;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire scl_clean;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scl_t;
  wire sda_clean;
  wire sda_i;
  wire sda_rin_d1;
  wire sda_t;
  wire shift_reg_ld;
  wire [1:6]sr_i;

  zxnexys_zxrtc_0_0_dynamic_master DYN_MASTER_I
       (.Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ackDataState(ackDataState),
        .callingReadAccess(callingReadAccess),
        .callingReadAccess_reg_0(DYN_MASTER_I_n_7),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg_0(REG_INTERFACE_I_n_33),
        .p_3_in(p_3_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .rdCntrFrmTxFifo0(rdCntrFrmTxFifo0),
        .rdCntrFrmTxFifo_reg_0(DYN_MASTER_I_n_6),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_filter FILTER_I
       (.D(FILTER_I_n_4),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (FILTER_I_n_2),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (sda_clean),
        .Q(IIC_CONTROL_I_n_27),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scl_clean),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
  zxnexys_zxrtc_0_0_iic_control IIC_CONTROL_I
       (.Aas(Aas),
        .Abgc(Abgc),
        .Bb(Bb),
        .D({Al,Txer,p_1_in,IIC_CONTROL_I_n_8}),
        .Dtre(Dtre),
        .E(Bus2IIC_WrCE[0]),
        .\FSM_onehot_scl_state[9]_i_5 ({REG_INTERFACE_I_n_48,REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50}),
        .\FSM_onehot_scl_state_reg[5]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61}),
        .\FSM_onehot_scl_state_reg[5]_1 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71}),
        .\FSM_onehot_scl_state_reg[6]_0 ({IIC_CONTROL_I_n_27,IIC_CONTROL_I_n_28}),
        .\FSM_onehot_scl_state_reg[7]_0 (FILTER_I_n_4),
        .\LEVEL_1_GEN.master_sda_reg_0 (REG_INTERFACE_I_n_36),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[1],Cr[2],Cr[4],Cr[5],Cr[7]}),
        .Rc_fifo_wr0(Rc_fifo_wr0),
        .Rdy_new_xmt(Rdy_new_xmt),
        .Ro_prev(Ro_prev),
        .S({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39}),
        .Tx_data_exists_sgl(Tx_data_exists_sgl),
        .Tx_fifo_data_0(Tx_fifo_data_0[7:1]),
        .Tx_under_prev(Tx_under_prev),
        .\WDATA_reg[2] (IIC_CONTROL_I_n_26),
        .ackDataState(ackDataState),
        .\cr_i_reg[5] (WRITE_FIFO_I_n_10),
        .\cr_i_reg[5]_0 (REG_INTERFACE_I_n_77),
        .\data_i2c_i_reg[7]_0 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}),
        .\data_int_reg[0] (sda_clean),
        .\data_int_reg[0]_0 (p_2_in__0),
        .detect_stop_reg_0(FILTER_I_n_2),
        .dynamic_MSMS(dynamic_MSMS[0]),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .\q_int_reg[0] ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8]}),
        .\q_int_reg[8] (REG_INTERFACE_I_n_35),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[2]),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scl_t(scl_t),
        .scndry_out(scl_clean),
        .sda_rin_d1(sda_rin_d1),
        .sda_t(sda_t),
        .shift_reg_ld(shift_reg_ld),
        .srw_i_reg_0(Srw));
  zxnexys_zxrtc_0_0_SRL_FIFO READ_FIFO_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_89),
        .\Addr_Counters[0].MUXCY_L_I_1 (REG_INTERFACE_I_n_88),
        .\Addr_Counters[1].FDRE_I_0 (READ_FIFO_I_n_12),
        .\Addr_Counters[3].FDRE_I_0 (READ_FIFO_I_n_11),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .D({p_0_out,Rc_fifo_full}),
        .D_0(D),
        .\FIFO_RAM[0].SRL16E_I_0 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}),
        .Q({p_1_in3_in,p_1_in2_in,p_1_in_0,REG_INTERFACE_I_n_82}),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_fifo_data(Rc_fifo_data),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_reg_interface REG_INTERFACE_I
       (.Aas(Aas),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .D(Ro_prev),
        .D_0(D_1),
        .D_1(D),
        .Data_Exists_DFF(WRITE_FIFO_CTRL_I_n_4),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .Data_Exists_DFF_1(X_AXI_IPIF_SSP1_n_3),
        .Data_Exists_DFF_2(READ_FIFO_I_n_12),
        .Dtre(Dtre),
        .\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 (REG_INTERFACE_I_n_77),
        .\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 (REG_INTERFACE_I_n_86),
        .\FIFO_GEN_DTR.dtre_i_reg_0 (WRITE_FIFO_I_n_12),
        .\GPO_GEN.gpo_i_reg[31]_0 (REG_INTERFACE_I_n_28),
        .\GPO_GEN.gpo_i_reg[31]_1 (REG_INTERFACE_I_n_84),
        .\GPO_GEN.gpo_i_reg[31]_2 (X_AXI_IPIF_SSP1_n_21),
        .IIC2Bus_IntrEvent({IIC2Bus_IntrEvent[0],IIC2Bus_IntrEvent[1],IIC2Bus_IntrEvent[2],IIC2Bus_IntrEvent[3],IIC2Bus_IntrEvent[4],IIC2Bus_IntrEvent[6],IIC2Bus_IntrEvent[7]}),
        .\IIC2Bus_IntrEvent_reg[0]_0 ({Al,Txer,Tx_under_prev,p_1_in,IIC_CONTROL_I_n_8}),
        .\LEVEL_1_GEN.master_sda_reg (DYN_MASTER_I_n_7),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[5],Cr[6],Cr[7]}),
        .\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 (REG_INTERFACE_I_n_89),
        .\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 (REG_INTERFACE_I_n_88),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ({p_1_in3_in,p_1_in2_in,p_1_in_0,REG_INTERFACE_I_n_82}),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 (REG_INTERFACE_I_n_83),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 (REG_INTERFACE_I_n_78),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 (REG_INTERFACE_I_n_85),
        .\RD_FIFO_CNTRL.ro_prev_i_reg_0 (X_AXI_IPIF_SSP1_n_17),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr0(Rc_fifo_wr0),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .Rdy_new_xmt(Rdy_new_xmt),
        .S({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39}),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .Tx_fifo_wr_d_reg(REG_INTERFACE_I_n_32),
        .\cr_i_reg[2]_0 ({X_AXI_IPIF_SSP1_n_8,X_AXI_IPIF_SSP1_n_9,IIC_CONTROL_I_n_26}),
        .\cr_i_reg[3]_0 (REG_INTERFACE_I_n_36),
        .\cr_i_reg[7]_0 (REG_INTERFACE_I_n_35),
        .dynamic_MSMS(dynamic_MSMS[1]),
        .earlyAckDataState(earlyAckDataState),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg(REG_INTERFACE_I_n_33),
        .firstDynStartSeen_reg_0(WRITE_FIFO_CTRL_I_n_3),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .\next_scl_state1_inferred__1/i__carry ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8]}),
        .p_0_in(p_0_in),
        .p_3_in(p_3_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\s_axi_rdata_i[0]_i_3 ({Bus2IIC_Addr[2],Bus2IIC_Addr[3]}),
        .s_axi_wdata(s_axi_wdata[8:0]),
        .\sr_i_reg[1]_0 ({sr_i[1],sr_i[2],sr_i[3],sr_i[4],sr_i[5],sr_i[6]}),
        .\sr_i_reg[1]_1 ({p_0_out,Rc_fifo_full,Tx_fifo_full,Srw,Bb,Abgc}),
        .\timing_param_thddat_i_reg[7]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61}),
        .\timing_param_thddat_i_reg[7]_1 (Timing_param_thddat),
        .\timing_param_tlow_i_reg[7]_0 ({Timing_param_tlow[7:4],Timing_param_tlow[1]}),
        .\timing_param_tlow_i_reg[8]_0 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71}),
        .\timing_param_tsusta_i_reg[7]_0 ({REG_INTERFACE_I_n_48,REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50}),
        .\timing_param_tsusta_i_reg[7]_1 (Timing_param_tsusta),
        .\timing_param_tsusto_i_reg[7]_0 (Timing_param_tsusto));
  FDRE Rc_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_rd),
        .Q(Rc_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Rc_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_wr),
        .Q(Rc_fifo_wr_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_rd),
        .Q(Tx_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_wr),
        .Q(Tx_fifo_wr_d),
        .R(Bus2IIC_Reset));
  zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0 WRITE_FIFO_CTRL_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_32),
        .\Addr_Counters[0].MUXCY_L_I_1 (DYN_MASTER_I_n_6),
        .\Addr_Counters[1].FDRE_I_0 (WRITE_FIFO_CTRL_I_n_4),
        .D(D_1),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .\FIFO_RAM[1].SRL16E_I_0 (WRITE_FIFO_CTRL_I_n_3),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .\cr_i_reg[2] (WRITE_FIFO_I_n_12),
        .ctrlFifoDin(ctrlFifoDin),
        .dynamic_MSMS(dynamic_MSMS),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_SRL_FIFO_6 WRITE_FIFO_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_86),
        .\Addr_Counters[0].MUXCY_L_I_1 (DYN_MASTER_I_n_6),
        .\Addr_Counters[1].FDRE_I_0 (Tx_fifo_full),
        .Data_Exists_DFF_0(WRITE_FIFO_I_n_12),
        .\FIFO_RAM[0].SRL16E_I_0 (WRITE_FIFO_I_n_10),
        .\FIFO_RAM[7].SRL16E_I_0 (p_2_in__0),
        .Tx_data_exists_sgl(Tx_data_exists_sgl),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .callingReadAccess(callingReadAccess),
        .\data_int_reg[0] (sda_clean),
        .dynamic_MSMS(dynamic_MSMS),
        .earlyAckHdr(earlyAckHdr),
        .p_0_in(p_0_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .rdCntrFrmTxFifo0(rdCntrFrmTxFifo0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]),
        .shift_reg_ld(shift_reg_ld));
  zxnexys_zxrtc_0_0_axi_ipif_ssp1 X_AXI_IPIF_SSP1
       (.Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .Dtre(Dtre),
        .\GPO_GEN.gpo_i_reg[31] (REG_INTERFACE_I_n_28),
        .IIC2Bus_IntrEvent({IIC2Bus_IntrEvent[0],IIC2Bus_IntrEvent[1],IIC2Bus_IntrEvent[2],IIC2Bus_IntrEvent[3],IIC2Bus_IntrEvent[4],IIC2Bus_IntrEvent[6],IIC2Bus_IntrEvent[7]}),
        .Msms_set(Msms_set),
        .Q({Bus2IIC_Addr[2],Bus2IIC_Addr[3]}),
        .\RD_FIFO_CNTRL.ro_prev_i_reg (READ_FIFO_I_n_11),
        .\RESET_FLOPS[3].RST_FLOPS (X_AXI_IPIF_SSP1_n_3),
        .\RESET_FLOPS[3].RST_FLOPS_0 (X_AXI_IPIF_SSP1_n_17),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rst(Tx_fifo_rst),
        .\WDATA_reg[0] (X_AXI_IPIF_SSP1_n_21),
        .\WDATA_reg[5] ({X_AXI_IPIF_SSP1_n_8,X_AXI_IPIF_SSP1_n_9}),
        .\cr_i_reg[2] (IIC_CONTROL_I_n_28),
        .\cr_i_reg[2]_0 (WRITE_FIFO_CTRL_I_n_3),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .ctrlFifoDin(ctrlFifoDin),
        .firstDynStartSeen(firstDynStartSeen),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4 ({sr_i[1],sr_i[2],sr_i[3],sr_i[4],sr_i[5],sr_i[6]}),
        .\s_axi_rdata_i[7]_i_6 ({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[6]}),
        .\s_axi_rdata_i[7]_i_6_0 ({Timing_param_tlow[7:4],Timing_param_tlow[1]}),
        .\s_axi_rdata_i[7]_i_7 (Timing_param_thddat),
        .\s_axi_rdata_i_reg[0]_i_2 (REG_INTERFACE_I_n_84),
        .\s_axi_rdata_i_reg[0]_i_2_0 (REG_INTERFACE_I_n_85),
        .\s_axi_rdata_i_reg[1] (p_1_in_0),
        .\s_axi_rdata_i_reg[2]_i_2 (REG_INTERFACE_I_n_78),
        .\s_axi_rdata_i_reg[3] (REG_INTERFACE_I_n_83),
        .\s_axi_rdata_i_reg[7]_i_2 (Timing_param_tsusta),
        .\s_axi_rdata_i_reg[7]_i_2_0 (Timing_param_tsusto),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "iic_control" *) 
module zxnexys_zxrtc_0_0_iic_control
   (shift_reg_ld,
    sda_rin_d1,
    scl_rin_d1,
    Tx_under_prev,
    Bb,
    D,
    New_rcv_dta,
    earlyAckHdr,
    earlyAckDataState,
    ackDataState,
    \q_int_reg[0] ,
    Abgc,
    Aas,
    srw_i_reg_0,
    Rdy_new_xmt,
    \WDATA_reg[2] ,
    \FSM_onehot_scl_state_reg[6]_0 ,
    sda_t,
    scl_t,
    Rc_fifo_wr0,
    \data_i2c_i_reg[7]_0 ,
    \q_int_reg[8] ,
    s_axi_aclk,
    \data_int_reg[0] ,
    scndry_out,
    scl_rising_edge0,
    Ro_prev,
    Q,
    Dtre,
    S,
    \FSM_onehot_scl_state[9]_i_5 ,
    \FSM_onehot_scl_state_reg[5]_0 ,
    \FSM_onehot_scl_state_reg[5]_1 ,
    s_axi_wdata,
    E,
    \cr_i_reg[5] ,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    Tx_data_exists_sgl,
    dynamic_MSMS,
    \cr_i_reg[5]_0 ,
    rxCntDone,
    Msms_set,
    \data_int_reg[0]_0 ,
    Tx_fifo_data_0,
    new_rcv_dta_d1,
    detect_stop_reg_0,
    \FSM_onehot_scl_state_reg[7]_0 );
  output shift_reg_ld;
  output sda_rin_d1;
  output scl_rin_d1;
  output Tx_under_prev;
  output Bb;
  output [3:0]D;
  output New_rcv_dta;
  output earlyAckHdr;
  output earlyAckDataState;
  output ackDataState;
  output [8:0]\q_int_reg[0] ;
  output Abgc;
  output Aas;
  output [0:0]srw_i_reg_0;
  output Rdy_new_xmt;
  output [0:0]\WDATA_reg[2] ;
  output [1:0]\FSM_onehot_scl_state_reg[6]_0 ;
  output sda_t;
  output scl_t;
  output Rc_fifo_wr0;
  output [7:0]\data_i2c_i_reg[7]_0 ;
  input \q_int_reg[8] ;
  input s_axi_aclk;
  input \data_int_reg[0] ;
  input scndry_out;
  input scl_rising_edge0;
  input Ro_prev;
  input [4:0]Q;
  input Dtre;
  input [2:0]S;
  input [2:0]\FSM_onehot_scl_state[9]_i_5 ;
  input [2:0]\FSM_onehot_scl_state_reg[5]_0 ;
  input [2:0]\FSM_onehot_scl_state_reg[5]_1 ;
  input [0:0]s_axi_wdata;
  input [0:0]E;
  input \cr_i_reg[5] ;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input Tx_data_exists_sgl;
  input [0:0]dynamic_MSMS;
  input \cr_i_reg[5]_0 ;
  input rxCntDone;
  input Msms_set;
  input [0:0]\data_int_reg[0]_0 ;
  input [6:0]Tx_fifo_data_0;
  input new_rcv_dta_d1;
  input detect_stop_reg_0;
  input [0:0]\FSM_onehot_scl_state_reg[7]_0 ;

  wire Aas;
  wire Abgc;
  wire AckDataState_i_1_n_0;
  wire BITCNT_n_0;
  wire BITCNT_n_1;
  wire BITCNT_n_2;
  wire BITCNT_n_3;
  wire BITCNT_n_4;
  wire Bb;
  wire CLKCNT_n_10;
  wire CLKCNT_n_11;
  wire CLKCNT_n_12;
  wire CLKCNT_n_13;
  wire CLKCNT_n_14;
  wire CLKCNT_n_15;
  wire CLKCNT_n_16;
  wire CLKCNT_n_17;
  wire CLKCNT_n_18;
  wire CLKCNT_n_19;
  wire CLKCNT_n_20;
  wire CLKCNT_n_21;
  wire CLKCNT_n_22;
  wire CLKCNT_n_23;
  wire CLKCNT_n_24;
  wire CLKCNT_n_25;
  wire CLKCNT_n_26;
  wire CLKCNT_n_27;
  wire CLKCNT_n_28;
  wire CLKCNT_n_29;
  wire CLKCNT_n_9;
  wire [3:0]D;
  wire Dtre;
  wire [0:0]E;
  wire EarlyAckDataState_i_2_n_0;
  wire EarlyAckDataState_i_3_n_0;
  wire EarlyAckHdr0;
  wire \FSM_onehot_scl_state[0]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[0]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_4_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_5_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_6_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_7_n_0 ;
  wire \FSM_onehot_scl_state[3]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[4]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[4]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[5]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[6]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[8]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_3_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_4_n_0 ;
  wire [2:0]\FSM_onehot_scl_state[9]_i_5 ;
  wire \FSM_onehot_scl_state[9]_i_6_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_7_n_0 ;
  wire [2:0]\FSM_onehot_scl_state_reg[5]_0 ;
  wire [2:0]\FSM_onehot_scl_state_reg[5]_1 ;
  wire [1:0]\FSM_onehot_scl_state_reg[6]_0 ;
  wire [0:0]\FSM_onehot_scl_state_reg[7]_0 ;
  wire \FSM_onehot_scl_state_reg_n_0_[0] ;
  wire \FSM_onehot_scl_state_reg_n_0_[1] ;
  wire \FSM_onehot_scl_state_reg_n_0_[4] ;
  wire \FSM_onehot_scl_state_reg_n_0_[5] ;
  wire \FSM_onehot_scl_state_reg_n_0_[7] ;
  wire \FSM_onehot_scl_state_reg_n_0_[8] ;
  wire \FSM_onehot_scl_state_reg_n_0_[9] ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_10_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire I2CDATA_REG_n_0;
  wire I2CDATA_REG_n_2;
  wire I2CDATA_REG_n_3;
  wire I2CDATA_REG_n_4;
  wire I2CDATA_REG_n_5;
  wire I2CDATA_REG_n_6;
  wire I2CDATA_REG_n_7;
  wire I2CDATA_REG_n_8;
  wire I2CDATA_REG_n_9;
  wire I2CHEADER_REG_n_1;
  wire I2CHEADER_REG_n_2;
  wire I2CHEADER_REG_n_3;
  wire I2CHEADER_REG_n_4;
  wire I2CHEADER_REG_n_5;
  wire I2CHEADER_REG_n_6;
  wire I2CHEADER_REG_n_7;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire \LEVEL_1_GEN.master_sda_reg_n_0 ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [4:0]Q;
  wire Rc_fifo_wr0;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire [2:0]S;
  wire SETUP_CNT_n_0;
  wire SETUP_CNT_n_1;
  wire SETUP_CNT_n_2;
  wire SETUP_CNT_n_3;
  wire Tx_data_exists_sgl;
  wire [6:0]Tx_fifo_data_0;
  wire Tx_under_prev;
  wire [0:0]\WDATA_reg[2] ;
  wire aas_i;
  wire ackDataState;
  wire al_i_i_1_n_0;
  wire al_i_i_2_n_0;
  wire al_prevent;
  wire al_prevent_i_1_n_0;
  wire arb_lost;
  wire arb_lost_i_1_n_0;
  wire bit_cnt_en;
  wire bit_cnt_en0;
  wire bus_busy_d1;
  wire bus_busy_i_1_n_0;
  wire clk_cnt_en1;
  wire clk_cnt_en11_out;
  wire clk_cnt_en12_out;
  wire clk_cnt_en1_carry_n_2;
  wire clk_cnt_en1_carry_n_3;
  wire \clk_cnt_en1_inferred__0/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__0/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__2/i__carry__0_n_3 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_0 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_1 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_3 ;
  wire clk_cnt_en2;
  wire clk_cnt_en2_carry_n_2;
  wire clk_cnt_en2_carry_n_3;
  wire \cr_i[5]_i_3_n_0 ;
  wire \cr_i_reg[5] ;
  wire \cr_i_reg[5]_0 ;
  wire data_i2c_i0;
  wire [7:0]\data_i2c_i_reg[7]_0 ;
  wire \data_int_reg[0] ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire detect_start;
  wire detect_start_i_1_n_0;
  wire detect_start_i_2_n_0;
  wire detect_stop0;
  wire detect_stop_b;
  wire detect_stop_b_i_1_n_0;
  wire detect_stop_b_reg_n_0;
  wire detect_stop_i_1_n_0;
  wire detect_stop_reg_0;
  wire detect_stop_reg_n_0;
  wire dtc_i_d1;
  wire dtc_i_d2;
  wire dtc_i_reg_n_0;
  wire dtre_d1;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire gen_start;
  wire gen_start_i_1_n_0;
  wire gen_stop;
  wire gen_stop_d1;
  wire gen_stop_i_1_n_0;
  wire i2c_header_en;
  wire i2c_header_en0;
  wire master_slave;
  wire master_slave_i_1_n_0;
  wire msms_d1;
  wire msms_d10;
  wire msms_d1_i_2_n_0;
  wire msms_d2;
  wire msms_rst_i;
  wire msms_rst_i_i_1_n_0;
  wire msms_rst_i_i_2_n_0;
  wire msms_rst_i_i_3_n_0;
  wire new_rcv_dta_d1;
  wire \next_scl_state1_inferred__0/i__carry_n_1 ;
  wire \next_scl_state1_inferred__0/i__carry_n_2 ;
  wire \next_scl_state1_inferred__0/i__carry_n_3 ;
  wire \next_scl_state1_inferred__1/i__carry_n_1 ;
  wire \next_scl_state1_inferred__1/i__carry_n_2 ;
  wire \next_scl_state1_inferred__1/i__carry_n_3 ;
  wire [8:0]\q_int_reg[0] ;
  wire \q_int_reg[8] ;
  wire rdy_new_xmt_i_i_1_n_0;
  wire rdy_new_xmt_i_i_2_n_0;
  wire ro_prev_d1;
  wire rsta_d1;
  wire rsta_tx_under_prev;
  wire rsta_tx_under_prev_i_1_n_0;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [0:0]s_axi_wdata;
  wire scl_cout_reg;
  wire scl_cout_reg0;
  wire scl_f_edg_d1;
  wire scl_f_edg_d2;
  wire scl_f_edg_d3;
  wire scl_falling_edge;
  wire scl_falling_edge0;
  wire scl_rin_d1;
  wire scl_rising_edge;
  wire scl_rising_edge0;
  wire scl_t;
  wire scndry_out;
  wire sda_cout;
  wire sda_cout_reg;
  wire sda_cout_reg_i_1_n_0;
  wire sda_cout_reg_i_2_n_0;
  wire sda_rin_d1;
  wire sda_sample;
  wire sda_sample_i_1_n_0;
  wire sda_setup;
  wire \sda_setup0_inferred__0/i__carry_n_1 ;
  wire \sda_setup0_inferred__0/i__carry_n_2 ;
  wire \sda_setup0_inferred__0/i__carry_n_3 ;
  wire sda_t;
  wire [7:7]shift_reg;
  wire shift_reg_en;
  wire shift_reg_en0;
  wire shift_reg_en_i_2_n_0;
  wire shift_reg_ld;
  wire shift_reg_ld0;
  wire shift_reg_ld_d1;
  wire slave_sda_reg_n_0;
  wire sm_stop_i_1_n_0;
  wire sm_stop_i_2_n_0;
  wire sm_stop_i_3_n_0;
  wire sm_stop_reg_n_0;
  wire [0:0]srw_i_reg_0;
  wire state0;
  wire [2:0]state__0;
  wire stop_scl_reg;
  wire stop_scl_reg_i_1_n_0;
  wire stop_scl_reg_i_2_n_0;
  wire stop_scl_reg_i_4_n_0;
  wire stop_start_wait1;
  wire stop_start_wait1_carry_n_2;
  wire stop_start_wait1_carry_n_3;
  wire tx_under_prev_d1;
  wire tx_under_prev_i0;
  wire tx_under_prev_i_i_1_n_0;
  wire txer_edge_i_1_n_0;
  wire txer_edge_i_2_n_0;
  wire txer_i_i_1_n_0;
  wire txer_i_reg_n_0;
  wire [3:3]NLW_clk_cnt_en1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_clk_cnt_en1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:3]NLW_clk_cnt_en2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_clk_cnt_en2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]NLW_stop_start_wait1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_stop_start_wait1_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    AckDataState_i_1
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(AckDataState_i_1_n_0));
  FDRE AckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AckDataState_i_1_n_0),
        .Q(ackDataState),
        .R(\q_int_reg[8] ));
  zxnexys_zxrtc_0_0_upcnt_n__parameterized0 BITCNT
       (.EarlyAckDataState_reg(EarlyAckDataState_i_2_n_0),
        .EarlyAckDataState_reg_0(EarlyAckDataState_i_3_n_0),
        .\FSM_sequential_state_reg[0] (BITCNT_n_4),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state[2]_i_7_n_0 ),
        .\FSM_sequential_state_reg[0]_1 (I2CHEADER_REG_n_3),
        .\FSM_sequential_state_reg[1] (BITCNT_n_3),
        .\FSM_sequential_state_reg[1]_0 (I2CHEADER_REG_n_1),
        .\FSM_sequential_state_reg[1]_1 (detect_stop_reg_n_0),
        .\FSM_sequential_state_reg[2] (BITCNT_n_2),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (I2CHEADER_REG_n_4),
        .Q(Q[0]),
        .bit_cnt_en(bit_cnt_en),
        .detect_start(detect_start),
        .dtc_i_reg(dtc_i_reg_n_0),
        .\q_int_reg[0]_0 (BITCNT_n_1),
        .\q_int_reg[0]_1 (\q_int_reg[8] ),
        .\q_int_reg[2]_0 (BITCNT_n_0),
        .s_axi_aclk(s_axi_aclk),
        .scl_falling_edge(scl_falling_edge),
        .state0(state0),
        .state__0(state__0));
  zxnexys_zxrtc_0_0_upcnt_n CLKCNT
       (.CO(stop_start_wait1),
        .D({CLKCNT_n_17,CLKCNT_n_18}),
        .DI({CLKCNT_n_19,CLKCNT_n_20,CLKCNT_n_21}),
        .E(CLKCNT_n_16),
        .\FSM_onehot_scl_state_reg[0] ({\FSM_onehot_scl_state_reg_n_0_[9] ,\FSM_onehot_scl_state_reg_n_0_[8] ,\FSM_onehot_scl_state_reg_n_0_[7] ,\FSM_onehot_scl_state_reg[6]_0 [1],\FSM_onehot_scl_state_reg_n_0_[5] ,\FSM_onehot_scl_state_reg_n_0_[4] ,\FSM_onehot_scl_state_reg[6]_0 [0],detect_stop_b,\FSM_onehot_scl_state_reg_n_0_[1] ,\FSM_onehot_scl_state_reg_n_0_[0] }),
        .\FSM_onehot_scl_state_reg[0]_0 (\FSM_onehot_scl_state[9]_i_4_n_0 ),
        .\FSM_onehot_scl_state_reg[1] (CLKCNT_n_15),
        .\FSM_onehot_scl_state_reg[1]_0 (\FSM_onehot_scl_state[2]_i_2_n_0 ),
        .\FSM_onehot_scl_state_reg[1]_1 (detect_stop_b_reg_n_0),
        .\FSM_onehot_scl_state_reg[1]_2 (\FSM_onehot_scl_state[2]_i_4_n_0 ),
        .\FSM_onehot_scl_state_reg[2] (\FSM_onehot_scl_state[2]_i_5_n_0 ),
        .\FSM_onehot_scl_state_reg[2]_0 (\FSM_onehot_scl_state[2]_i_6_n_0 ),
        .\FSM_onehot_scl_state_reg[2]_1 (\clk_cnt_en1_inferred__2/i__carry__0_n_3 ),
        .Q(\q_int_reg[0] ),
        .S({CLKCNT_n_9,CLKCNT_n_10,CLKCNT_n_11}),
        .arb_lost(arb_lost),
        .\q_int_reg[0]_0 ({CLKCNT_n_12,CLKCNT_n_13,CLKCNT_n_14}),
        .\q_int_reg[0]_1 (CLKCNT_n_26),
        .\q_int_reg[0]_2 (clk_cnt_en2),
        .\q_int_reg[0]_3 (clk_cnt_en1),
        .\q_int_reg[0]_4 (clk_cnt_en11_out),
        .\q_int_reg[0]_5 (Q[3]),
        .\q_int_reg[0]_6 (clk_cnt_en12_out),
        .\q_int_reg[0]_7 (\q_int_reg[8] ),
        .\q_int_reg[1]_0 ({CLKCNT_n_22,CLKCNT_n_23,CLKCNT_n_24,CLKCNT_n_25}),
        .\q_int_reg[2]_0 ({CLKCNT_n_27,CLKCNT_n_28,CLKCNT_n_29}),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .stop_scl_reg(stop_scl_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    EarlyAckDataState_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(EarlyAckDataState_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    EarlyAckDataState_i_3
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .O(EarlyAckDataState_i_3_n_0));
  FDRE EarlyAckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_0),
        .Q(earlyAckDataState),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    EarlyAckHdr_i_1
       (.I0(scl_f_edg_d3),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(EarlyAckHdr0));
  FDRE EarlyAckHdr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(EarlyAckHdr0),
        .Q(earlyAckHdr),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \FSM_onehot_scl_state[0]_i_1 
       (.I0(\FSM_onehot_scl_state[0]_i_2_n_0 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I3(stop_start_wait1),
        .I4(arb_lost),
        .I5(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .O(\FSM_onehot_scl_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_scl_state[0]_i_2 
       (.I0(Bb),
        .I1(gen_start),
        .I2(master_slave),
        .O(\FSM_onehot_scl_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_onehot_scl_state[2]_i_2 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I1(master_slave),
        .I2(gen_start),
        .I3(Bb),
        .O(\FSM_onehot_scl_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_onehot_scl_state[2]_i_4 
       (.I0(detect_stop_b),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .O(\FSM_onehot_scl_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \FSM_onehot_scl_state[2]_i_5 
       (.I0(\FSM_onehot_scl_state[2]_i_7_n_0 ),
        .I1(Q[3]),
        .I2(stop_start_wait1),
        .I3(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .I4(\data_int_reg[0] ),
        .I5(detect_stop_b),
        .O(\FSM_onehot_scl_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[2]_i_6 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .O(\FSM_onehot_scl_state[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_scl_state[2]_i_7 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I1(arb_lost),
        .O(\FSM_onehot_scl_state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_scl_state[3]_i_1 
       (.I0(\next_scl_state1_inferred__0/i__carry_n_1 ),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\data_int_reg[0] ),
        .I3(detect_stop_b),
        .O(\FSM_onehot_scl_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0D0D0)) 
    \FSM_onehot_scl_state[4]_i_1 
       (.I0(clk_cnt_en2),
        .I1(scndry_out),
        .I2(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I4(\next_scl_state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_onehot_scl_state[4]_i_2_n_0 ),
        .O(\FSM_onehot_scl_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_scl_state[4]_i_2 
       (.I0(arb_lost),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(stop_scl_reg),
        .I3(Q[3]),
        .O(\FSM_onehot_scl_state[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_scl_state[5]_i_1 
       (.I0(\next_scl_state1_inferred__1/i__carry_n_1 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I2(clk_cnt_en2),
        .I3(scndry_out),
        .I4(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .O(\FSM_onehot_scl_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_scl_state[6]_i_1 
       (.I0(scndry_out),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I2(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I3(\next_scl_state1_inferred__1/i__carry_n_1 ),
        .O(\FSM_onehot_scl_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \FSM_onehot_scl_state[8]_i_1 
       (.I0(\data_int_reg[0] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I2(arb_lost),
        .I3(stop_scl_reg),
        .I4(Q[3]),
        .I5(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .O(\FSM_onehot_scl_state[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_scl_state[9]_i_3 
       (.I0(stop_start_wait1),
        .I1(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I3(\data_int_reg[0] ),
        .O(\FSM_onehot_scl_state[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \FSM_onehot_scl_state[9]_i_4 
       (.I0(detect_stop_b),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\FSM_onehot_scl_state[9]_i_6_n_0 ),
        .I3(arb_lost),
        .I4(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I5(\FSM_onehot_scl_state[9]_i_7_n_0 ),
        .O(\FSM_onehot_scl_state[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[9]_i_6 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .O(\FSM_onehot_scl_state[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[9]_i_7 
       (.I0(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .O(\FSM_onehot_scl_state[9]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_scl_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .S(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(CLKCNT_n_18),
        .Q(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(CLKCNT_n_17),
        .Q(detect_stop_b),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state_reg[7]_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[8]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[9]_i_3_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFBAAAAFFFBFFFB)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(sda_sample),
        .I3(arb_lost),
        .I4(detect_start),
        .I5(state__0[2]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0C80)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(Ro_prev),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[2]_i_10 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .O(\FSM_sequential_state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(Ro_prev),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(detect_stop_reg_n_0),
        .I1(Q[0]),
        .O(state0));
  LUT3 #(
    .INIT(8'h45)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(scl_f_edg_d2),
        .I1(Ro_prev),
        .I2(ro_prev_d1),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_4),
        .Q(state__0[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_3),
        .Q(state__0[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_2),
        .Q(state__0[2]),
        .R(1'b0));
  zxnexys_zxrtc_0_0_shift8 I2CDATA_REG
       (.\LEVEL_1_GEN.master_sda_reg (\LEVEL_1_GEN.master_sda_reg_0 ),
        .\LEVEL_1_GEN.master_sda_reg_0 (Tx_under_prev),
        .Q({shift_reg,I2CDATA_REG_n_2,I2CDATA_REG_n_3,I2CDATA_REG_n_4,I2CDATA_REG_n_5,I2CDATA_REG_n_6,I2CDATA_REG_n_7,I2CDATA_REG_n_8}),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\data_int_reg[0]_0 (\data_int_reg[0]_0 ),
        .\data_int_reg[1]_0 (shift_reg_ld),
        .\data_int_reg[7]_0 (I2CDATA_REG_n_0),
        .\data_int_reg[7]_1 (I2CDATA_REG_n_9),
        .\data_int_reg[7]_2 (\q_int_reg[8] ),
        .s_axi_aclk(s_axi_aclk),
        .shift_reg_en(shift_reg_en),
        .slave_sda_reg(I2CHEADER_REG_n_2),
        .state__0(state__0));
  zxnexys_zxrtc_0_0_shift8_7 I2CHEADER_REG
       (.E(i2c_header_en),
        .\FSM_sequential_state[2]_i_4_0 (\FSM_sequential_state[2]_i_10_n_0 ),
        .\FSM_sequential_state_reg[1] (I2CHEADER_REG_n_4),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[1]_i_3_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state[1]_i_4_n_0 ),
        .Q({Q[4],Q[2],Q[0]}),
        .Ro_prev(Ro_prev),
        .aas_i(aas_i),
        .aas_i_reg(I2CHEADER_REG_n_6),
        .aas_i_reg_0(Aas),
        .abgc_i_reg(I2CHEADER_REG_n_2),
        .abgc_i_reg_0(Abgc),
        .abgc_i_reg_1(detect_stop_reg_n_0),
        .arb_lost(arb_lost),
        .\data_int_reg[0]_0 (I2CHEADER_REG_n_7),
        .\data_int_reg[0]_1 (\q_int_reg[8] ),
        .\data_int_reg[0]_2 (\data_int_reg[0] ),
        .detect_start(detect_start),
        .detect_start_reg(I2CHEADER_REG_n_3),
        .detect_start_reg_0(I2CHEADER_REG_n_5),
        .master_slave(master_slave),
        .master_slave_reg(I2CHEADER_REG_n_1),
        .s_axi_aclk(s_axi_aclk),
        .sda_sample(sda_sample),
        .shift_reg_ld0(shift_reg_ld0),
        .shift_reg_ld_reg(Tx_under_prev),
        .srw_i_reg(srw_i_reg_0),
        .state__0(state__0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[4]_i_1 
       (.I0(Bb),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[6]_i_1 
       (.I0(Aas),
        .O(D[0]));
  FDSE \LEVEL_1_GEN.master_sda_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_9),
        .Q(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .S(\q_int_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.Rc_fifo_wr_i_1 
       (.I0(New_rcv_dta),
        .I1(new_rcv_dta_d1),
        .O(Rc_fifo_wr0));
  zxnexys_zxrtc_0_0_upcnt_n_8 SETUP_CNT
       (.CO(\sda_setup0_inferred__0/i__carry_n_1 ),
        .Q(Q[3]),
        .S({SETUP_CNT_n_0,SETUP_CNT_n_1,SETUP_CNT_n_2}),
        .gen_stop(gen_stop),
        .gen_stop_d1(gen_stop_d1),
        .\q_int_reg[8]_0 (\data_int_reg[0] ),
        .\q_int_reg[8]_1 (\q_int_reg[8] ),
        .rsta_d1(rsta_d1),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .sda_rin_d1(sda_rin_d1),
        .sda_setup(sda_setup),
        .sda_setup_reg(Tx_under_prev),
        .tx_under_prev_d1(tx_under_prev_d1),
        .tx_under_prev_i_reg(SETUP_CNT_n_3));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h08)) 
    aas_i_i_2
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(aas_i));
  FDRE aas_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_6),
        .Q(Aas),
        .R(1'b0));
  FDRE abgc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_5),
        .Q(Abgc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0EEE0E0)) 
    al_i_i_1
       (.I0(Q[3]),
        .I1(master_slave),
        .I2(al_i_i_2_n_0),
        .I3(al_prevent),
        .I4(detect_stop_reg_n_0),
        .I5(sm_stop_reg_n_0),
        .O(al_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    al_i_i_2
       (.I0(master_slave),
        .I1(arb_lost),
        .I2(bus_busy_d1),
        .I3(gen_start),
        .O(al_i_i_2_n_0));
  FDRE al_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_i_i_1_n_0),
        .Q(D[3]),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h5554)) 
    al_prevent_i_1
       (.I0(detect_start),
        .I1(gen_stop),
        .I2(sm_stop_reg_n_0),
        .I3(al_prevent),
        .O(al_prevent_i_1_n_0));
  FDRE al_prevent_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_prevent_i_1_n_0),
        .Q(al_prevent),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    arb_lost_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(msms_rst_i_i_2_n_0),
        .I3(\data_int_reg[0] ),
        .I4(sda_cout_reg),
        .I5(msms_rst_i_i_3_n_0),
        .O(arb_lost_i_1_n_0));
  FDRE arb_lost_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arb_lost_i_1_n_0),
        .Q(arb_lost),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0488)) 
    bit_cnt_en_i_1
       (.I0(state__0[2]),
        .I1(scl_falling_edge),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(bit_cnt_en0));
  FDRE bit_cnt_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bit_cnt_en0),
        .Q(bit_cnt_en),
        .R(\q_int_reg[8] ));
  FDRE bus_busy_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bb),
        .Q(bus_busy_d1),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    bus_busy_i_1
       (.I0(Bb),
        .I1(detect_start),
        .I2(Q[0]),
        .I3(detect_stop_reg_n_0),
        .O(bus_busy_i_1_n_0));
  FDRE bus_busy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus_busy_i_1_n_0),
        .Q(Bb),
        .R(1'b0));
  CARRY4 clk_cnt_en1_carry
       (.CI(1'b0),
        .CO({NLW_clk_cnt_en1_carry_CO_UNCONNECTED[3],clk_cnt_en1,clk_cnt_en1_carry_n_2,clk_cnt_en1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,CLKCNT_n_27,CLKCNT_n_28,CLKCNT_n_29}));
  CARRY4 \clk_cnt_en1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED [3],clk_cnt_en11_out,\clk_cnt_en1_inferred__0/i__carry_n_2 ,\clk_cnt_en1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,S}));
  CARRY4 \clk_cnt_en1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED [3],clk_cnt_en12_out,\clk_cnt_en1_inferred__1/i__carry_n_2 ,\clk_cnt_en1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_onehot_scl_state[9]_i_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \clk_cnt_en1_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\clk_cnt_en1_inferred__2/i__carry_n_0 ,\clk_cnt_en1_inferred__2/i__carry_n_1 ,\clk_cnt_en1_inferred__2/i__carry_n_2 ,\clk_cnt_en1_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({CLKCNT_n_19,CLKCNT_n_20,1'b0,CLKCNT_n_21}),
        .O(\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({CLKCNT_n_22,CLKCNT_n_23,CLKCNT_n_24,CLKCNT_n_25}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \clk_cnt_en1_inferred__2/i__carry__0 
       (.CI(\clk_cnt_en1_inferred__2/i__carry_n_0 ),
        .CO({\NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED [3:1],\clk_cnt_en1_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\q_int_reg[0] [8]}),
        .O(\NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,CLKCNT_n_26}));
  CARRY4 clk_cnt_en2_carry
       (.CI(1'b0),
        .CO({NLW_clk_cnt_en2_carry_CO_UNCONNECTED[3],clk_cnt_en2,clk_cnt_en2_carry_n_2,clk_cnt_en2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,\FSM_onehot_scl_state_reg[5]_0 }));
  LUT6 #(
    .INIT(64'h88888888BBBB888B)) 
    \cr_i[5]_i_1 
       (.I0(s_axi_wdata),
        .I1(E),
        .I2(Bb),
        .I3(\cr_i_reg[5] ),
        .I4(Q[1]),
        .I5(\cr_i[5]_i_3_n_0 ),
        .O(\WDATA_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \cr_i[5]_i_3 
       (.I0(Tx_data_exists_sgl),
        .I1(dynamic_MSMS),
        .I2(\cr_i_reg[5]_0 ),
        .I3(msms_rst_i),
        .I4(rxCntDone),
        .I5(sm_stop_reg_n_0),
        .O(\cr_i[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \data_i2c_i[7]_i_1 
       (.I0(Ro_prev),
        .I1(scl_falling_edge),
        .I2(state__0[0]),
        .I3(state__0[2]),
        .I4(state__0[1]),
        .O(data_i2c_i0));
  FDRE \data_i2c_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_8),
        .Q(\data_i2c_i_reg[7]_0 [0]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_7),
        .Q(\data_i2c_i_reg[7]_0 [1]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_6),
        .Q(\data_i2c_i_reg[7]_0 [2]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_5),
        .Q(\data_i2c_i_reg[7]_0 [3]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_4),
        .Q(\data_i2c_i_reg[7]_0 [4]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_3),
        .Q(\data_i2c_i_reg[7]_0 [5]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_2),
        .Q(\data_i2c_i_reg[7]_0 [6]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(shift_reg),
        .Q(\data_i2c_i_reg[7]_0 [7]),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hAA8A008000000000)) 
    detect_start_i_1
       (.I0(detect_start_i_2_n_0),
        .I1(scndry_out),
        .I2(sda_rin_d1),
        .I3(\data_int_reg[0] ),
        .I4(detect_start),
        .I5(Q[0]),
        .O(detect_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    detect_start_i_2
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(detect_start_i_2_n_0));
  FDRE detect_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_start_i_1_n_0),
        .Q(detect_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CE020000)) 
    detect_stop_b_i_1
       (.I0(detect_stop_b_reg_n_0),
        .I1(detect_stop_reg_0),
        .I2(detect_stop_b),
        .I3(scndry_out),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_b_i_1_n_0));
  FDRE detect_stop_b_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_b_i_1_n_0),
        .Q(detect_stop_b_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F2020000)) 
    detect_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(detect_stop0),
        .I2(detect_stop_reg_0),
        .I3(scndry_out),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_i_2
       (.I0(msms_d1),
        .I1(msms_d2),
        .O(detect_stop0));
  FDRE detect_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_i_1_n_0),
        .Q(detect_stop_reg_n_0),
        .R(1'b0));
  FDRE dtc_i_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_reg_n_0),
        .Q(dtc_i_d1),
        .R(\q_int_reg[8] ));
  FDRE dtc_i_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_d1),
        .Q(dtc_i_d2),
        .R(\q_int_reg[8] ));
  FDRE dtc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_1),
        .Q(dtc_i_reg_n_0),
        .R(\q_int_reg[8] ));
  FDRE dtre_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Dtre),
        .Q(dtre_d1),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h7530)) 
    gen_start_i_1
       (.I0(detect_start),
        .I1(msms_d2),
        .I2(msms_d1),
        .I3(gen_start),
        .O(gen_start_i_1_n_0));
  FDRE gen_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_start_i_1_n_0),
        .Q(gen_start),
        .R(\q_int_reg[8] ));
  FDRE gen_stop_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop),
        .Q(gen_stop_d1),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h55750030)) 
    gen_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(msms_d1),
        .I2(msms_d2),
        .I3(arb_lost),
        .I4(gen_stop),
        .O(gen_stop_i_1_n_0));
  FDRE gen_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop_i_1_n_0),
        .Q(gen_stop),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    i2c_header_en_i_1
       (.I0(scl_rising_edge),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(i2c_header_en0));
  FDRE i2c_header_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i2c_header_en0),
        .Q(i2c_header_en),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h4F400000)) 
    master_slave_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(Bb),
        .I3(msms_d1),
        .I4(Q[0]),
        .O(master_slave_i_1_n_0));
  FDRE master_slave_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(master_slave_i_1_n_0),
        .Q(master_slave),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    msms_d1_i_1
       (.I0(msms_d1_i_2_n_0),
        .I1(msms_rst_i),
        .O(msms_d10));
  LUT6 #(
    .INIT(64'hAABAAAAAAABAAABA)) 
    msms_d1_i_2
       (.I0(Q[1]),
        .I1(txer_i_reg_n_0),
        .I2(msms_d1),
        .I3(Msms_set),
        .I4(dtc_i_d2),
        .I5(dtc_i_d1),
        .O(msms_d1_i_2_n_0));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d10),
        .Q(msms_d1),
        .R(\q_int_reg[8] ));
  FDRE msms_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d1),
        .Q(msms_d2),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h0000000008FF0800)) 
    msms_rst_i_i_1
       (.I0(msms_rst_i_i_2_n_0),
        .I1(sda_cout_reg),
        .I2(\data_int_reg[0] ),
        .I3(master_slave),
        .I4(msms_rst_i),
        .I5(msms_rst_i_i_3_n_0),
        .O(msms_rst_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0820)) 
    msms_rst_i_i_2
       (.I0(scl_rising_edge),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(msms_rst_i_i_2_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    msms_rst_i_i_3
       (.I0(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(msms_rst_i_i_3_n_0));
  FDRE msms_rst_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_rst_i_i_1_n_0),
        .Q(msms_rst_i),
        .R(1'b0));
  FDRE new_rcv_dta_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_i2c_i0),
        .Q(New_rcv_dta),
        .R(\q_int_reg[8] ));
  CARRY4 \next_scl_state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\next_scl_state1_inferred__0/i__carry_n_1 ,\next_scl_state1_inferred__0/i__carry_n_2 ,\next_scl_state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,CLKCNT_n_12,CLKCNT_n_13,CLKCNT_n_14}));
  CARRY4 \next_scl_state1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED [3],\next_scl_state1_inferred__1/i__carry_n_1 ,\next_scl_state1_inferred__1/i__carry_n_2 ,\next_scl_state1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_onehot_scl_state_reg[5]_1 }));
  LUT6 #(
    .INIT(64'h2F222F2F20222020)) 
    rdy_new_xmt_i_i_1
       (.I0(shift_reg_ld_d1),
        .I1(shift_reg_ld),
        .I2(rdy_new_xmt_i_i_2_n_0),
        .I3(detect_start_i_2_n_0),
        .I4(Q[1]),
        .I5(Rdy_new_xmt),
        .O(rdy_new_xmt_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h04)) 
    rdy_new_xmt_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(rdy_new_xmt_i_i_2_n_0));
  FDRE rdy_new_xmt_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdy_new_xmt_i_i_1_n_0),
        .Q(Rdy_new_xmt),
        .R(\q_int_reg[8] ));
  FDRE ro_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Ro_prev),
        .Q(ro_prev_d1),
        .R(\q_int_reg[8] ));
  FDRE rsta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(rsta_d1),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'hF0FF2020)) 
    rsta_tx_under_prev_i_1
       (.I0(Q[3]),
        .I1(rsta_d1),
        .I2(Dtre),
        .I3(dtre_d1),
        .I4(rsta_tx_under_prev),
        .O(rsta_tx_under_prev_i_1_n_0));
  FDRE rsta_tx_under_prev_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rsta_tx_under_prev_i_1_n_0),
        .Q(rsta_tx_under_prev),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    scl_cout_reg_i_1
       (.I0(\FSM_onehot_scl_state[2]_i_4_n_0 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I3(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I4(Ro_prev),
        .O(scl_cout_reg0));
  FDSE scl_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_cout_reg0),
        .Q(scl_cout_reg),
        .S(\q_int_reg[8] ));
  FDRE scl_f_edg_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge),
        .Q(scl_f_edg_d1),
        .R(\q_int_reg[8] ));
  FDRE scl_f_edg_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d1),
        .Q(scl_f_edg_d2),
        .R(\q_int_reg[8] ));
  FDRE scl_f_edg_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d2),
        .Q(scl_f_edg_d3),
        .R(\q_int_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    scl_falling_edge_i_1
       (.I0(scl_rin_d1),
        .I1(scndry_out),
        .O(scl_falling_edge0));
  FDRE scl_falling_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge0),
        .Q(scl_falling_edge),
        .R(\q_int_reg[8] ));
  FDRE scl_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scndry_out),
        .Q(scl_rin_d1),
        .R(1'b0));
  FDRE scl_rising_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_rising_edge0),
        .Q(scl_rising_edge),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h0004)) 
    scl_t_INST_0
       (.I0(rsta_tx_under_prev),
        .I1(scl_cout_reg),
        .I2(Ro_prev),
        .I3(sda_setup),
        .O(scl_t));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    sda_cout_reg_i_1
       (.I0(sda_cout_reg_i_2_n_0),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(clk_cnt_en11_out),
        .I3(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I4(sda_cout),
        .I5(sda_cout_reg),
        .O(sda_cout_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    sda_cout_reg_i_2
       (.I0(stop_scl_reg_i_2_n_0),
        .I1(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .I2(Q[3]),
        .I3(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .O(sda_cout_reg_i_2_n_0));
  FDSE sda_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_cout_reg_i_1_n_0),
        .Q(sda_cout_reg),
        .S(\q_int_reg[8] ));
  FDRE sda_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_int_reg[0] ),
        .Q(sda_rin_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sda_sample_i_1
       (.I0(\data_int_reg[0] ),
        .I1(scl_rising_edge),
        .I2(sda_sample),
        .O(sda_sample_i_1_n_0));
  FDRE sda_sample_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_sample_i_1_n_0),
        .Q(sda_sample),
        .R(\q_int_reg[8] ));
  CARRY4 \sda_setup0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED [3],\sda_setup0_inferred__0/i__carry_n_1 ,\sda_setup0_inferred__0/i__carry_n_2 ,\sda_setup0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,SETUP_CNT_n_0,SETUP_CNT_n_1,SETUP_CNT_n_2}));
  FDRE sda_setup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SETUP_CNT_n_3),
        .Q(sda_setup),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'h0000EFE0)) 
    sda_t_INST_0
       (.I0(arb_lost),
        .I1(sda_cout_reg),
        .I2(master_slave),
        .I3(slave_sda_reg_n_0),
        .I4(stop_scl_reg),
        .O(sda_t));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    shift_reg_en_i_1
       (.I0(master_slave),
        .I1(scl_rising_edge),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(state__0[2]),
        .I5(shift_reg_en_i_2_n_0),
        .O(shift_reg_en0));
  LUT6 #(
    .INIT(64'h0000045000000400)) 
    shift_reg_en_i_2
       (.I0(detect_start),
        .I1(scl_rising_edge),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(state__0[0]),
        .I5(scl_f_edg_d2),
        .O(shift_reg_en_i_2_n_0));
  FDRE shift_reg_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_en0),
        .Q(shift_reg_en),
        .R(\q_int_reg[8] ));
  FDRE shift_reg_ld_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld),
        .Q(shift_reg_ld_d1),
        .R(\q_int_reg[8] ));
  FDRE shift_reg_ld_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld0),
        .Q(shift_reg_ld),
        .R(\q_int_reg[8] ));
  FDSE slave_sda_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_0),
        .Q(slave_sda_reg_n_0),
        .S(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000BA8A0000)) 
    sm_stop_i_1
       (.I0(sm_stop_reg_n_0),
        .I1(sm_stop_i_2_n_0),
        .I2(sm_stop_i_3_n_0),
        .I3(master_slave),
        .I4(Q[0]),
        .I5(detect_stop_reg_n_0),
        .O(sm_stop_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0DFFFFFFFFFF)) 
    sm_stop_i_2
       (.I0(ro_prev_d1),
        .I1(Ro_prev),
        .I2(scl_f_edg_d2),
        .I3(sda_sample),
        .I4(arb_lost),
        .I5(master_slave),
        .O(sm_stop_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h42)) 
    sm_stop_i_3
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(sm_stop_i_3_n_0));
  FDRE sm_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_stop_i_1_n_0),
        .Q(sm_stop_reg_n_0),
        .R(1'b0));
  FDRE srw_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_7),
        .Q(srw_i_reg_0),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h0E0E0EFF0E0E0E00)) 
    stop_scl_reg_i_1
       (.I0(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I2(stop_scl_reg_i_2_n_0),
        .I3(CLKCNT_n_15),
        .I4(sda_cout),
        .I5(stop_scl_reg),
        .O(stop_scl_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h626262FF)) 
    stop_scl_reg_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(gen_stop),
        .I4(sm_stop_reg_n_0),
        .O(stop_scl_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    stop_scl_reg_i_3
       (.I0(stop_scl_reg_i_4_n_0),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(clk_cnt_en11_out),
        .I3(detect_stop_b),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I5(\FSM_onehot_scl_state[9]_i_6_n_0 ),
        .O(sda_cout));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    stop_scl_reg_i_4
       (.I0(arb_lost),
        .I1(stop_scl_reg),
        .I2(Q[3]),
        .O(stop_scl_reg_i_4_n_0));
  FDRE stop_scl_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(stop_scl_reg_i_1_n_0),
        .Q(stop_scl_reg),
        .R(\q_int_reg[8] ));
  CARRY4 stop_start_wait1_carry
       (.CI(1'b0),
        .CO({NLW_stop_start_wait1_carry_CO_UNCONNECTED[3],stop_start_wait1,stop_start_wait1_carry_n_2,stop_start_wait1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_stop_start_wait1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,CLKCNT_n_9,CLKCNT_n_10,CLKCNT_n_11}));
  FDRE tx_under_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_under_prev),
        .Q(tx_under_prev_d1),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    tx_under_prev_i_i_1
       (.I0(tx_under_prev_i0),
        .I1(Dtre),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Tx_under_prev),
        .O(tx_under_prev_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h0800000000000800)) 
    tx_under_prev_i_i_2
       (.I0(sm_stop_i_3_n_0),
        .I1(scl_falling_edge),
        .I2(gen_stop),
        .I3(Dtre),
        .I4(Aas),
        .I5(srw_i_reg_0),
        .O(tx_under_prev_i0));
  FDRE tx_under_prev_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_under_prev_i_i_1_n_0),
        .Q(Tx_under_prev),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hCF55C00000000000)) 
    txer_edge_i_1
       (.I0(scl_f_edg_d2),
        .I1(sda_sample),
        .I2(txer_edge_i_2_n_0),
        .I3(scl_falling_edge),
        .I4(D[2]),
        .I5(Q[0]),
        .O(txer_edge_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h38)) 
    txer_edge_i_2
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .O(txer_edge_i_2_n_0));
  FDRE txer_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_edge_i_1_n_0),
        .Q(D[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEBFBFFFF28080000)) 
    txer_i_i_1
       (.I0(sda_sample),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(scl_falling_edge),
        .I5(txer_i_reg_n_0),
        .O(txer_i_i_1_n_0));
  FDRE txer_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_i_i_1_n_0),
        .Q(txer_i_reg_n_0),
        .R(\q_int_reg[8] ));
endmodule

(* ORIG_REF_NAME = "interrupt_control" *) 
module zxnexys_zxrtc_0_0_interrupt_control
   (\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ,
    p_1_in16_in,
    p_1_in13_in,
    p_1_in10_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    Q,
    SR,
    irpt_wrack,
    s_axi_aclk,
    Bus_RNW_reg,
    p_26_in,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ,
    E);
  output \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  output p_1_in16_in;
  output p_1_in13_in;
  output p_1_in10_in;
  output p_1_in7_in;
  output p_1_in4_in;
  output p_1_in1_in;
  output p_1_in;
  output [7:0]Q;
  input [0:0]SR;
  input irpt_wrack;
  input s_axi_aclk;
  input Bus_RNW_reg;
  input p_26_in;
  input [6:0]IIC2Bus_IntrEvent;
  input [7:0]s_axi_wdata;
  input [0:0]\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ;
  input [0:0]E;

  wire Bus_RNW_reg;
  wire [0:0]E;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ;
  wire [0:0]\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire [7:0]Q;
  wire [0:0]SR;
  wire irpt_wrack;
  wire irpt_wrack_d1;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_26_in;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;

  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[6]),
        .I4(s_axi_wdata[0]),
        .I5(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .O(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ),
        .Q(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[5]),
        .I4(s_axi_wdata[1]),
        .I5(p_1_in16_in),
        .O(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ),
        .Q(p_1_in16_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[4]),
        .I4(s_axi_wdata[2]),
        .I5(p_1_in13_in),
        .O(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ),
        .Q(p_1_in13_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[3]),
        .I4(s_axi_wdata[3]),
        .I5(p_1_in10_in),
        .O(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ),
        .Q(p_1_in10_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[2]),
        .I4(s_axi_wdata[4]),
        .I5(p_1_in7_in),
        .O(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ),
        .Q(p_1_in7_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ),
        .I4(s_axi_wdata[5]),
        .I5(p_1_in4_in),
        .O(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ),
        .Q(p_1_in4_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[1]),
        .I4(s_axi_wdata[6]),
        .I5(p_1_in1_in),
        .O(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ),
        .Q(p_1_in1_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[0]),
        .I4(s_axi_wdata[7]),
        .I5(p_1_in),
        .O(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE irpt_wrack_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(irpt_wrack),
        .Q(irpt_wrack_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "read" *) 
module zxnexys_zxrtc_0_0_read
   (RREADY_reg_0,
    s_axi_arvalid,
    rtc_ready_reg,
    D,
    \FSM_onehot_cState_reg[4]_0 ,
    \FSM_sequential_cState_reg[0] ,
    \ARADDR_reg[8]_0 ,
    clk_peripheral,
    Q,
    rtc_ready_reg_0,
    rtc_ready_reg_1,
    p_1_in,
    \wr_data_reg[7] ,
    \wr_data_reg[6] ,
    \wr_data_reg[6]_0 ,
    \wr_data_reg[6]_1 ,
    \wr_data_reg[5] ,
    \FSM_onehot_cState_reg[4]_1 ,
    s_axi_rvalid,
    s_axi_arready,
    \FSM_sequential_cState_reg[1] ,
    \FSM_sequential_cState_reg[1]_0 ,
    \FSM_sequential_cState_reg[1]_1 ,
    wr_ack,
    \FSM_sequential_cState_reg[1]_2 ,
    \FSM_sequential_cState_reg[1]_3 ,
    \FSM_sequential_cState_reg[1]_4 ,
    \FSM_sequential_cState[1]_i_2_0 ,
    \FSM_sequential_cState[1]_i_5_0 ,
    reset,
    \ARADDR_reg[8]_1 ,
    \dato_reg[7]_0 );
  output RREADY_reg_0;
  output s_axi_arvalid;
  output rtc_ready_reg;
  output [7:0]D;
  output [0:0]\FSM_onehot_cState_reg[4]_0 ;
  output [0:0]\FSM_sequential_cState_reg[0] ;
  output [4:0]\ARADDR_reg[8]_0 ;
  input clk_peripheral;
  input [5:0]Q;
  input rtc_ready_reg_0;
  input rtc_ready_reg_1;
  input [10:0]p_1_in;
  input \wr_data_reg[7] ;
  input \wr_data_reg[6] ;
  input \wr_data_reg[6]_0 ;
  input \wr_data_reg[6]_1 ;
  input \wr_data_reg[5] ;
  input \FSM_onehot_cState_reg[4]_1 ;
  input s_axi_rvalid;
  input s_axi_arready;
  input \FSM_sequential_cState_reg[1] ;
  input \FSM_sequential_cState_reg[1]_0 ;
  input \FSM_sequential_cState_reg[1]_1 ;
  input wr_ack;
  input \FSM_sequential_cState_reg[1]_2 ;
  input \FSM_sequential_cState_reg[1]_3 ;
  input \FSM_sequential_cState_reg[1]_4 ;
  input \FSM_sequential_cState[1]_i_2_0 ;
  input [0:0]\FSM_sequential_cState[1]_i_5_0 ;
  input reset;
  input [4:0]\ARADDR_reg[8]_1 ;
  input [7:0]\dato_reg[7]_0 ;

  wire [4:0]\ARADDR_reg[8]_0 ;
  wire [4:0]\ARADDR_reg[8]_1 ;
  wire ARVALID_i_1_n_0;
  wire [7:0]D;
  wire \FSM_onehot_cState[0]_i_1_n_0 ;
  wire \FSM_onehot_cState[1]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[2]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[3]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[4]_i_1__0_n_0 ;
  wire [0:0]\FSM_onehot_cState_reg[4]_0 ;
  wire \FSM_onehot_cState_reg[4]_1 ;
  wire \FSM_onehot_cState_reg_n_0_[0] ;
  wire \FSM_onehot_cState_reg_n_0_[1] ;
  wire \FSM_onehot_cState_reg_n_0_[2] ;
  wire \FSM_onehot_cState_reg_n_0_[3] ;
  wire \FSM_sequential_cState[1]_i_2_0 ;
  wire \FSM_sequential_cState[1]_i_2_n_0 ;
  wire [0:0]\FSM_sequential_cState[1]_i_5_0 ;
  wire \FSM_sequential_cState[1]_i_5_n_0 ;
  wire \FSM_sequential_cState[1]_i_6_n_0 ;
  wire \FSM_sequential_cState[1]_i_8_n_0 ;
  wire \FSM_sequential_cState[1]_i_9_n_0 ;
  wire [0:0]\FSM_sequential_cState_reg[0] ;
  wire \FSM_sequential_cState_reg[1] ;
  wire \FSM_sequential_cState_reg[1]_0 ;
  wire \FSM_sequential_cState_reg[1]_1 ;
  wire \FSM_sequential_cState_reg[1]_2 ;
  wire \FSM_sequential_cState_reg[1]_3 ;
  wire \FSM_sequential_cState_reg[1]_4 ;
  wire [5:0]Q;
  wire RREADY_i_1_n_0;
  wire RREADY_reg_0;
  wire clk_peripheral;
  wire [6:0]dato;
  wire [7:0]\dato_reg[7]_0 ;
  wire [10:0]p_1_in;
  wire reset;
  wire [7:7]rtc_dati;
  wire rtc_ready_i_2_n_0;
  wire rtc_ready_reg;
  wire rtc_ready_reg_0;
  wire rtc_ready_reg_1;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_rvalid;
  wire wr_ack;
  wire \wr_data_reg[5] ;
  wire \wr_data_reg[6] ;
  wire \wr_data_reg[6]_0 ;
  wire \wr_data_reg[6]_1 ;
  wire \wr_data_reg[7] ;

  FDRE \ARADDR_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [0]),
        .Q(\ARADDR_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \ARADDR_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [1]),
        .Q(\ARADDR_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \ARADDR_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [2]),
        .Q(\ARADDR_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \ARADDR_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [3]),
        .Q(\ARADDR_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \ARADDR_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [4]),
        .Q(\ARADDR_reg[8]_0 [4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCDCC)) 
    ARVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[2] ),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .O(ARVALID_i_1_n_0));
  FDRE ARVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(ARVALID_i_1_n_0),
        .Q(s_axi_arvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_onehot_cState[0]_i_1 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .O(\FSM_onehot_cState[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[1]_i_1__0 
       (.I0(s_axi_arready),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .I3(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[2]_i_1__0 
       (.I0(s_axi_rvalid),
        .I1(\FSM_onehot_cState_reg_n_0_[2] ),
        .I2(s_axi_arready),
        .I3(\FSM_onehot_cState_reg_n_0_[1] ),
        .O(\FSM_onehot_cState[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[3]_i_1__0 
       (.I0(RREADY_reg_0),
        .I1(\FSM_onehot_cState_reg_n_0_[3] ),
        .I2(s_axi_rvalid),
        .I3(\FSM_onehot_cState_reg_n_0_[2] ),
        .O(\FSM_onehot_cState[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_cState[4]_i_1__0 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(\FSM_onehot_cState_reg[4]_1 ),
        .I2(RREADY_reg_0),
        .I3(\FSM_onehot_cState_reg_n_0_[3] ),
        .O(\FSM_onehot_cState[4]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\FSM_onehot_cState[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(\FSM_onehot_cState_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[4]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEAEFE)) 
    \FSM_sequential_cState[1]_i_1 
       (.I0(\FSM_sequential_cState[1]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[1] ),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(\FSM_sequential_cState_reg[1]_0 ),
        .I5(\FSM_sequential_cState[1]_i_5_n_0 ),
        .O(\FSM_sequential_cState_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0D0FF)) 
    \FSM_sequential_cState[1]_i_2 
       (.I0(\FSM_sequential_cState[1]_i_6_n_0 ),
        .I1(\FSM_sequential_cState_reg[1]_1 ),
        .I2(Q[1]),
        .I3(wr_ack),
        .I4(\FSM_sequential_cState_reg[1]_2 ),
        .I5(\FSM_sequential_cState_reg[1]_3 ),
        .O(\FSM_sequential_cState[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFABAFAAAAABAAA)) 
    \FSM_sequential_cState[1]_i_5 
       (.I0(\FSM_sequential_cState[1]_i_8_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(\FSM_sequential_cState[1]_i_9_n_0 ),
        .I5(\FSM_sequential_cState_reg[1]_4 ),
        .O(\FSM_sequential_cState[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFBC)) 
    \FSM_sequential_cState[1]_i_6 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\FSM_sequential_cState[1]_i_2_0 ),
        .O(\FSM_sequential_cState[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BE82)) 
    \FSM_sequential_cState[1]_i_8 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\FSM_sequential_cState[1]_i_5_0 ),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\FSM_sequential_cState[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \FSM_sequential_cState[1]_i_9 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[3]),
        .I2(\FSM_sequential_cState[1]_i_5_0 ),
        .I3(Q[4]),
        .O(\FSM_sequential_cState[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    RREADY_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[3] ),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .I3(RREADY_reg_0),
        .O(RREADY_i_1_n_0));
  FDRE RREADY_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(RREADY_i_1_n_0),
        .Q(RREADY_reg_0),
        .R(1'b0));
  FDRE \dato_reg[0] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [0]),
        .Q(dato[0]),
        .R(1'b0));
  FDRE \dato_reg[1] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [1]),
        .Q(dato[1]),
        .R(1'b0));
  FDRE \dato_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [2]),
        .Q(dato[2]),
        .R(1'b0));
  FDRE \dato_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [3]),
        .Q(dato[3]),
        .R(1'b0));
  FDRE \dato_reg[4] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [4]),
        .Q(dato[4]),
        .R(1'b0));
  FDRE \dato_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [5]),
        .Q(dato[5]),
        .R(1'b0));
  FDRE \dato_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [6]),
        .Q(dato[6]),
        .R(1'b0));
  FDRE \dato_reg[7] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [7]),
        .Q(rtc_dati),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    rtc_ready_i_1
       (.I0(rtc_ready_i_2_n_0),
        .I1(rtc_ready_reg_0),
        .I2(rtc_ready_reg_1),
        .O(rtc_ready_reg));
  LUT6 #(
    .INIT(64'h0040044050405040)) 
    rtc_ready_i_2
       (.I0(Q[0]),
        .I1(rtc_dati),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(dato[2]),
        .I5(dato[6]),
        .O(rtc_ready_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[0]_i_1 
       (.I0(dato[0]),
        .I1(Q[5]),
        .I2(p_1_in[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[1]_i_1 
       (.I0(dato[1]),
        .I1(Q[5]),
        .I2(p_1_in[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[2]_i_1 
       (.I0(dato[2]),
        .I1(Q[5]),
        .I2(p_1_in[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wr_data[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(Q[5]),
        .I2(dato[3]),
        .I3(\wr_data_reg[6]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wr_data[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(Q[5]),
        .I2(dato[4]),
        .I3(\wr_data_reg[6]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hE20000E2E2E2E2E2)) 
    \wr_data[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(Q[5]),
        .I2(dato[5]),
        .I3(p_1_in[9]),
        .I4(p_1_in[8]),
        .I5(\wr_data_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000B8B8B800)) 
    \wr_data[6]_i_1 
       (.I0(dato[6]),
        .I1(Q[5]),
        .I2(p_1_in[6]),
        .I3(\wr_data_reg[6] ),
        .I4(\wr_data_reg[6]_0 ),
        .I5(\wr_data_reg[6]_1 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wr_data[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(Q[5]),
        .I2(rtc_dati),
        .I3(p_1_in[10]),
        .I4(\wr_data_reg[7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "reg_interface" *) 
module zxnexys_zxrtc_0_0_reg_interface
   (IIC2Bus_IntrEvent,
    Q,
    Dtre,
    Tx_fifo_wr,
    Tx_fifo_rd,
    Tx_fifo_rst,
    new_rcv_dta_d1,
    Rc_fifo_wr,
    Rc_fifo_rd,
    \sr_i_reg[1]_0 ,
    \GPO_GEN.gpo_i_reg[31]_0 ,
    Msms_set,
    D,
    D_0,
    Tx_fifo_wr_d_reg,
    firstDynStartSeen_reg,
    p_3_in,
    \cr_i_reg[7]_0 ,
    \cr_i_reg[3]_0 ,
    S,
    \timing_param_tsusto_i_reg[7]_0 ,
    \timing_param_tsusta_i_reg[7]_0 ,
    \timing_param_tsusta_i_reg[7]_1 ,
    \timing_param_thddat_i_reg[7]_0 ,
    \timing_param_thddat_i_reg[7]_1 ,
    \timing_param_tlow_i_reg[8]_0 ,
    \timing_param_tlow_i_reg[7]_0 ,
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ,
    \GPO_GEN.gpo_i_reg[31]_1 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ,
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ,
    D_1,
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ,
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ,
    Bus2IIC_Reset,
    p_0_in,
    s_axi_aclk,
    \FIFO_GEN_DTR.dtre_i_reg_0 ,
    Bus2IIC_WrCE,
    Rdy_new_xmt,
    New_rcv_dta,
    Rc_fifo_wr0,
    Bus2IIC_RdCE,
    Aas,
    \GPO_GEN.gpo_i_reg[31]_2 ,
    \RD_FIFO_CNTRL.ro_prev_i_reg_0 ,
    Tx_fifo_rd_d,
    rdCntrFrmTxFifo,
    Data_Exists_DFF,
    Data_Exists_DFF_0,
    Tx_fifo_wr_d,
    Data_Exists_DFF_1,
    s_axi_aresetn,
    firstDynStartSeen,
    firstDynStartSeen_reg_0,
    dynamic_MSMS,
    \LEVEL_1_GEN.master_sda_reg ,
    earlyAckDataState,
    \next_scl_state1_inferred__1/i__carry ,
    \s_axi_rdata_i[0]_i_3 ,
    Rc_fifo_wr_d,
    Rc_fifo_rd_d,
    Data_Exists_DFF_2,
    Rc_Data_Exists,
    \sr_i_reg[1]_1 ,
    s_axi_wdata,
    \cr_i_reg[2]_0 ,
    \IIC2Bus_IntrEvent_reg[0]_0 );
  output [6:0]IIC2Bus_IntrEvent;
  output [7:0]Q;
  output Dtre;
  output Tx_fifo_wr;
  output Tx_fifo_rd;
  output Tx_fifo_rst;
  output new_rcv_dta_d1;
  output Rc_fifo_wr;
  output Rc_fifo_rd;
  output [5:0]\sr_i_reg[1]_0 ;
  output \GPO_GEN.gpo_i_reg[31]_0 ;
  output Msms_set;
  output [0:0]D;
  output D_0;
  output Tx_fifo_wr_d_reg;
  output firstDynStartSeen_reg;
  output p_3_in;
  output \cr_i_reg[7]_0 ;
  output \cr_i_reg[3]_0 ;
  output [2:0]S;
  output [7:0]\timing_param_tsusto_i_reg[7]_0 ;
  output [2:0]\timing_param_tsusta_i_reg[7]_0 ;
  output [7:0]\timing_param_tsusta_i_reg[7]_1 ;
  output [2:0]\timing_param_thddat_i_reg[7]_0 ;
  output [6:0]\timing_param_thddat_i_reg[7]_1 ;
  output [2:0]\timing_param_tlow_i_reg[8]_0 ;
  output [4:0]\timing_param_tlow_i_reg[7]_0 ;
  output \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ;
  output [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ;
  output \GPO_GEN.gpo_i_reg[31]_1 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ;
  output \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  output D_1;
  output \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  output \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  input Bus2IIC_Reset;
  input p_0_in;
  input s_axi_aclk;
  input \FIFO_GEN_DTR.dtre_i_reg_0 ;
  input [6:0]Bus2IIC_WrCE;
  input Rdy_new_xmt;
  input New_rcv_dta;
  input Rc_fifo_wr0;
  input [0:0]Bus2IIC_RdCE;
  input Aas;
  input \GPO_GEN.gpo_i_reg[31]_2 ;
  input \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  input Tx_fifo_rd_d;
  input rdCntrFrmTxFifo;
  input Data_Exists_DFF;
  input Data_Exists_DFF_0;
  input Tx_fifo_wr_d;
  input Data_Exists_DFF_1;
  input s_axi_aresetn;
  input firstDynStartSeen;
  input firstDynStartSeen_reg_0;
  input [0:0]dynamic_MSMS;
  input \LEVEL_1_GEN.master_sda_reg ;
  input earlyAckDataState;
  input [8:0]\next_scl_state1_inferred__1/i__carry ;
  input [1:0]\s_axi_rdata_i[0]_i_3 ;
  input Rc_fifo_wr_d;
  input Rc_fifo_rd_d;
  input Data_Exists_DFF_2;
  input Rc_Data_Exists;
  input [5:0]\sr_i_reg[1]_1 ;
  input [8:0]s_axi_wdata;
  input [2:0]\cr_i_reg[2]_0 ;
  input [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;

  wire Aas;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [6:0]Bus2IIC_WrCE;
  wire [0:0]D;
  wire D_0;
  wire D_1;
  wire Data_Exists_DFF;
  wire Data_Exists_DFF_0;
  wire Data_Exists_DFF_1;
  wire Data_Exists_DFF_2;
  wire Dtre;
  wire \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  wire \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  wire \FIFO_GEN_DTR.dtre_i_reg_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_1 ;
  wire \GPO_GEN.gpo_i_reg[31]_2 ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;
  wire \LEVEL_1_GEN.master_sda_reg ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [7:0]Q;
  wire \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  wire \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  wire [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  wire Rc_Data_Exists;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr0;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire [2:0]S;
  wire [8:0]Timing_param_thddat;
  wire [8:0]Timing_param_tlow;
  wire [8:8]Timing_param_tsusta;
  wire [8:8]Timing_param_tsusto;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_fifo_wr_d_reg;
  wire [2:0]\cr_i_reg[2]_0 ;
  wire \cr_i_reg[3]_0 ;
  wire \cr_i_reg[7]_0 ;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg;
  wire firstDynStartSeen_reg_0;
  wire msms_d1;
  wire msms_set_i_i_1_n_0;
  wire new_rcv_dta_d1;
  wire [8:0]\next_scl_state1_inferred__1/i__carry ;
  wire p_0_in;
  wire p_3_in;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]\s_axi_rdata_i[0]_i_3 ;
  wire [8:0]s_axi_wdata;
  wire [7:7]sr_i;
  wire [5:0]\sr_i_reg[1]_0 ;
  wire [5:0]\sr_i_reg[1]_1 ;
  wire [2:0]\timing_param_thddat_i_reg[7]_0 ;
  wire [6:0]\timing_param_thddat_i_reg[7]_1 ;
  wire [4:0]\timing_param_tlow_i_reg[7]_0 ;
  wire [2:0]\timing_param_tlow_i_reg[8]_0 ;
  wire [2:0]\timing_param_tsusta_i_reg[7]_0 ;
  wire [7:0]\timing_param_tsusta_i_reg[7]_1 ;
  wire [7:0]\timing_param_tsusto_i_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4 
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4__0 
       (.I0(Rc_fifo_rd),
        .I1(Rc_fifo_rd_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_5 
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFB0000AAAA)) 
    Data_Exists_DFF_i_1
       (.I0(Tx_fifo_wr_d_reg),
        .I1(Tx_fifo_rd),
        .I2(Tx_fifo_rd_d),
        .I3(rdCntrFrmTxFifo),
        .I4(Data_Exists_DFF),
        .I5(Data_Exists_DFF_0),
        .O(D_0));
  LUT6 #(
    .INIT(64'hFFFFF2FF00002222)) 
    Data_Exists_DFF_i_1__1
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_fifo_rd),
        .I4(Data_Exists_DFF_2),
        .I5(Rc_Data_Exists),
        .O(D_1));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    Data_Exists_DFF_i_2
       (.I0(Tx_fifo_wr_d),
        .I1(Tx_fifo_wr),
        .I2(Data_Exists_DFF_1),
        .I3(s_axi_aresetn),
        .I4(Tx_fifo_rst),
        .O(Tx_fifo_wr_d_reg));
  FDRE \FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(IIC2Bus_IntrEvent[0]),
        .R(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rdy_new_xmt),
        .Q(Tx_fifo_rd),
        .R(Bus2IIC_Reset));
  FDSE \FIFO_GEN_DTR.Tx_fifo_rst_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Tx_fifo_rst),
        .S(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_WrCE[5]),
        .Q(Tx_fifo_wr),
        .R(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.dtre_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FIFO_GEN_DTR.dtre_i_reg_0 ),
        .Q(Dtre),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_scl_state[9]_i_1 
       (.I0(Q[0]),
        .O(\cr_i_reg[7]_0 ));
  FDRE \GPO_GEN.gpo_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GPO_GEN.gpo_i_reg[31]_2 ),
        .Q(\GPO_GEN.gpo_i_reg[31]_0 ),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [4]),
        .Q(IIC2Bus_IntrEvent[6]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [3]),
        .Q(IIC2Bus_IntrEvent[5]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [2]),
        .Q(IIC2Bus_IntrEvent[4]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(IIC2Bus_IntrEvent[3]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [1]),
        .Q(IIC2Bus_IntrEvent[2]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [0]),
        .Q(IIC2Bus_IntrEvent[1]),
        .R(Bus2IIC_Reset));
  LUT3 #(
    .INIT(8'hEA)) 
    \LEVEL_1_GEN.master_sda_i_2 
       (.I0(Q[4]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(earlyAckDataState),
        .O(\cr_i_reg[3]_0 ));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_RdCE),
        .Q(Rc_fifo_rd),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_wr0),
        .Q(Rc_fifo_wr),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[3]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[2]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[1]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[0]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.ro_prev_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_FIFO_CNTRL.ro_prev_i_reg_0 ),
        .Q(D),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    callingReadAccess_i_1
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .I2(\FIFO_GEN_DTR.dtre_i_reg_0 ),
        .I3(dynamic_MSMS),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_1
       (.I0(\timing_param_thddat_i_reg[7]_1 [6]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_thddat[8]),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_thddat_i_reg[7]_1 [5]),
        .O(\timing_param_thddat_i_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_2
       (.I0(\timing_param_thddat_i_reg[7]_1 [4]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_thddat_i_reg[7]_1 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(\timing_param_thddat_i_reg[7]_1 [2]),
        .O(\timing_param_thddat_i_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_3
       (.I0(\timing_param_thddat_i_reg[7]_1 [1]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(Timing_param_thddat[0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_thddat_i_reg[7]_1 [0]),
        .O(\timing_param_thddat_i_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[5]_i_4 
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ));
  FDRE \cr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [2]),
        .Q(Q[5]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [1]),
        .Q(Q[3]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [0]),
        .Q(Q[2]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'h00B0)) 
    firstDynStartSeen_i_1
       (.I0(firstDynStartSeen),
        .I1(firstDynStartSeen_reg_0),
        .I2(Q[2]),
        .I3(Tx_fifo_rst),
        .O(firstDynStartSeen_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(Timing_param_tsusto),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [6]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(\timing_param_tsusta_i_reg[7]_1 [7]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_tsusta),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [6]),
        .O(\timing_param_tsusta_i_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__2
       (.I0(Timing_param_tlow[8]),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_tlow_i_reg[7]_0 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_tlow_i_reg[7]_0 [4]),
        .O(\timing_param_tlow_i_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(\timing_param_tsusto_i_reg[7]_0 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [4]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__2
       (.I0(\timing_param_tsusta_i_reg[7]_1 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [3]),
        .I3(\timing_param_tsusta_i_reg[7]_1 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [4]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [4]),
        .O(\timing_param_tsusta_i_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__3
       (.I0(\timing_param_tlow_i_reg[7]_0 [1]),
        .I1(\next_scl_state1_inferred__1/i__carry [4]),
        .I2(\next_scl_state1_inferred__1/i__carry [5]),
        .I3(\timing_param_tlow_i_reg[7]_0 [2]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(Timing_param_tlow[3]),
        .O(\timing_param_tlow_i_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\timing_param_tsusto_i_reg[7]_0 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\timing_param_tsusta_i_reg[7]_1 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tsusta_i_reg[7]_1 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [1]),
        .O(\timing_param_tsusta_i_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__3
       (.I0(\timing_param_tlow_i_reg[7]_0 [0]),
        .I1(\next_scl_state1_inferred__1/i__carry [1]),
        .I2(\next_scl_state1_inferred__1/i__carry [2]),
        .I3(Timing_param_tlow[2]),
        .I4(\next_scl_state1_inferred__1/i__carry [0]),
        .I5(Timing_param_tlow[0]),
        .O(\timing_param_tlow_i_reg[8]_0 [0]));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(msms_d1),
        .R(Bus2IIC_Reset));
  LUT5 #(
    .INIT(32'hCE0C0A00)) 
    msms_set_i_i_1
       (.I0(D),
        .I1(\sr_i_reg[1]_1 [1]),
        .I2(Q[2]),
        .I3(msms_d1),
        .I4(Msms_set),
        .O(msms_set_i_i_1_n_0));
  FDRE msms_set_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_set_i_i_1_n_0),
        .Q(Msms_set),
        .R(Bus2IIC_Reset));
  FDRE new_rcv_dta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(New_rcv_dta),
        .Q(new_rcv_dta_d1),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[0]_i_5 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [0]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[0]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[0]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[0]_i_6 
       (.I0(\GPO_GEN.gpo_i_reg[31]_0 ),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_thddat[0]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(sr_i),
        .O(\GPO_GEN.gpo_i_reg[31]_1 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \s_axi_rdata_i[2]_i_5 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[2]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[2]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[3]_i_3 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[3]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[3]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ));
  FDRE \sr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [5]),
        .Q(\sr_i_reg[1]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [4]),
        .Q(\sr_i_reg[1]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [3]),
        .Q(\sr_i_reg[1]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [2]),
        .Q(\sr_i_reg[1]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [1]),
        .Q(\sr_i_reg[1]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Aas),
        .Q(\sr_i_reg[1]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [0]),
        .Q(sr_i),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_thddat_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[0]),
        .Q(Timing_param_thddat[0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_thddat_i_reg[7]_1 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_thddat_i_reg[7]_1 [1]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_thddat_i_reg[7]_1 [2]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_thddat_i_reg[7]_1 [3]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_thddat_i_reg[7]_1 [4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_thddat_i_reg[7]_1 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_thddat_i_reg[7]_1 [6]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_thddat[8]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[0]),
        .Q(Timing_param_tlow[0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tlow_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[2]),
        .Q(Timing_param_tlow[2]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[3]),
        .Q(Timing_param_tlow[3]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tlow_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tlow_i_reg[7]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tlow_i_reg[7]_0 [3]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tlow_i_reg[7]_0 [4]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tlow[8]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [0]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [1]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [3]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [4]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [6]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [7]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusta),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [3]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [6]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [7]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusto),
        .R(Bus2IIC_Reset));
endmodule

(* ORIG_REF_NAME = "registers" *) 
module zxnexys_zxrtc_0_0_registers
   (update_i_reg_0,
    \wr_reg_o_reg[2] ,
    \data_reg[4][0]_0 ,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][2]_0 ,
    \data_reg[1][0]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[2][0]_0 ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6]_0 ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_0 ,
    \refresh_reg[1]_0 ,
    \data_reg[0][2]_0 ,
    \data_reg[0][0]_0 ,
    \data_reg[0][7]_0 ,
    \data_reg[5][2]_0 ,
    \data_reg[5][0]_0 ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_0 ,
    \data_reg[3][2]_0 ,
    \data_reg[3][1]_0 ,
    \data_reg[3][0]_0 ,
    wr_en,
    \refresh_reg[6]_inv_0 ,
    \data_reg[5][0]_1 ,
    update_i_reg_1,
    update_i_reg_2,
    \guf.guf1.underflow_i_reg ,
    \guf.guf1.underflow_i_reg_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[12] ,
    \data_reg[4][2]_0 ,
    \guf.guf1.underflow_i_reg_1 ,
    Q,
    \refresh_reg[1]_1 ,
    \refresh_reg[3]_0 ,
    \data_reg[5][3]_0 ,
    \data_reg[1][5]_0 ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[5] ,
    \data_reg[4][3]_0 ,
    \data_reg[5][3]_1 ,
    \data_reg[0][0]_1 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \guf.guf1.underflow_i_reg_2 ,
    \goreg_bm.dout_i_reg[11] ,
    update_i_reg_3,
    \goreg_bm.dout_i_reg[8]_1 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \data_reg[0][5]_0 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \data_reg[2][2]_0 ,
    \data_reg[2][0]_1 ,
    \guf.guf1.underflow_i_reg_3 ,
    \data_reg[2][2]_1 ,
    \data_reg[2][4]_1 ,
    \goreg_bm.dout_i_reg[3] ,
    \goreg_bm.dout_i_reg[3]_0 ,
    \goreg_bm.dout_i_reg[3]_1 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \data_reg[0][3]_0 ,
    \goreg_bm.dout_i_reg[6]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \data_reg[0][0]_2 ,
    \data_reg[3][2]_1 ,
    \data_reg[3][0]_1 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[8]_2 ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[9]_2 ,
    \goreg_bm.dout_i_reg[12]_3 ,
    \data_reg[5][2]_1 ,
    \data_reg[5][3]_2 ,
    \goreg_bm.dout_i_reg[8]_3 ,
    \goreg_bm.dout_i_reg[10]_2 ,
    \data_reg[1][0]_1 ,
    \goreg_bm.dout_i_reg[8]_4 ,
    \goreg_bm.dout_i_reg[10]_3 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[10]_4 ,
    \goreg_bm.dout_i_reg[10]_5 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \data_reg[5][1]_0 ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \goreg_bm.dout_i_reg[10]_6 ,
    \goreg_bm.dout_i_reg[9]_3 ,
    \data_reg[6][4]_0 ,
    \data_reg[6][1]_0 ,
    \goreg_bm.dout_i_reg[12]_4 ,
    \goreg_bm.dout_i_reg[9]_4 ,
    \goreg_bm.dout_i_reg[8]_5 ,
    \goreg_bm.dout_i_reg[8]_6 ,
    \goreg_bm.dout_i_reg[9]_5 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \goreg_bm.dout_i_reg[10]_7 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \goreg_bm.dout_i_reg[10]_8 ,
    \guf.guf1.underflow_i_reg_4 ,
    \cnt_reg[2] ,
    din,
    update_i_reg_4,
    clk_peripheral,
    \data_reg[4][2]_1 ,
    \data_reg[4][0]_1 ,
    \data_reg[4][7]_1 ,
    \data_reg[4][6]_1 ,
    \data_reg[4][5]_1 ,
    \data_reg[4][4]_1 ,
    \data_reg[1][3]_0 ,
    \data_reg[1][2]_1 ,
    \data_reg[1][0]_2 ,
    \data_reg[1][7]_1 ,
    \data_reg[1][6]_0 ,
    \data_reg[1][5]_1 ,
    \data_reg[1][4]_0 ,
    \data_reg[2][3]_0 ,
    \data_reg[2][2]_2 ,
    \data_reg[2][1]_0 ,
    \data_reg[2][0]_2 ,
    \data_reg[2][7]_1 ,
    \data_reg[2][6]_1 ,
    \data_reg[2][5]_1 ,
    \data_reg[2][4]_2 ,
    \data_reg[0][3]_1 ,
    \data_reg[0][2]_1 ,
    \data_reg[0][0]_3 ,
    \data_reg[0][7]_1 ,
    \data_reg[0][6]_0 ,
    \data_reg[0][5]_1 ,
    \data_reg[0][4]_0 ,
    \data_reg[5][3]_3 ,
    \data_reg[5][2]_2 ,
    \data_reg[5][1]_1 ,
    \data_reg[5][0]_2 ,
    \data_reg[5][7]_1 ,
    \data_reg[5][6]_1 ,
    \data_reg[5][5]_1 ,
    \data_reg[5][4]_1 ,
    \data_reg[3][5]_0 ,
    D,
    \data_reg[3][2]_2 ,
    \data_reg[3][1]_1 ,
    \data_reg[3][0]_2 ,
    underflow,
    dout,
    \last_rd_reg_reg[5]_0 ,
    \wr_data_reg[13]_0 ,
    \data_reg[6][6]_0 ,
    \data_reg[6][0]_0 ,
    \data_reg[5][0]_3 ,
    \data_reg[6][7]_0 ,
    \data_reg[4][4]_2 ,
    \data_reg[4][3]_1 ,
    \data_reg[0][3]_2 ,
    \data_reg[28][0]_0 ,
    \data_reg[23][0]_0 ,
    \data_reg[2][0]_3 ,
    \data_reg[2][4]_3 ,
    \data_reg[1][0]_3 ,
    sda_o_i_2,
    \data_reg[6][6]_1 ,
    E,
    \data_reg[62][0]_0 ,
    \data_reg[61][0]_0 ,
    \data_reg[60][0]_0 ,
    \data_reg[59][0]_0 ,
    \data_reg[58][0]_0 ,
    \data_reg[57][0]_0 ,
    \data_reg[56][0]_0 ,
    \data_reg[55][0]_0 ,
    \data_reg[54][0]_0 ,
    \data_reg[53][0]_0 ,
    \data_reg[52][0]_0 ,
    \data_reg[51][0]_0 ,
    \data_reg[50][0]_0 ,
    \data_reg[49][0]_0 ,
    \data_reg[48][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[46][0]_0 ,
    \data_reg[45][0]_0 ,
    \data_reg[44][0]_0 ,
    \data_reg[43][0]_0 ,
    \data_reg[42][0]_0 ,
    \data_reg[41][0]_0 ,
    \data_reg[40][0]_0 ,
    \data_reg[39][0]_0 ,
    \data_reg[38][0]_0 ,
    \data_reg[37][0]_0 ,
    \data_reg[36][0]_0 ,
    \data_reg[35][0]_0 ,
    \data_reg[34][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[32][0]_0 ,
    \data_reg[31][0]_0 ,
    \data_reg[30][0]_0 ,
    \data_reg[29][0]_0 ,
    \data_reg[27][0]_0 ,
    \data_reg[26][0]_0 ,
    \data_reg[25][0]_0 ,
    \data_reg[24][0]_0 ,
    \data_reg[22][0]_0 ,
    \data_reg[21][0]_0 ,
    \data_reg[20][0]_0 ,
    \data_reg[19][0]_0 ,
    \data_reg[18][0]_0 ,
    \data_reg[17][0]_0 ,
    \data_reg[16][0]_0 ,
    \data_reg[15][0]_0 ,
    \data_reg[14][0]_0 ,
    \data_reg[13][0]_0 ,
    \data_reg[12][0]_0 ,
    \data_reg[11][0]_0 ,
    \data_reg[10][0]_0 ,
    \data_reg[9][0]_0 ,
    \data_reg[8][0]_0 ,
    \data_reg[7][0]_0 ,
    \wr_data_reg[11]_0 );
  output update_i_reg_0;
  output \wr_reg_o_reg[2] ;
  output \data_reg[4][0]_0 ;
  output \data_reg[4][7]_0 ;
  output \data_reg[4][6]_0 ;
  output \data_reg[4][5]_0 ;
  output \data_reg[4][4]_0 ;
  output \data_reg[1][2]_0 ;
  output \data_reg[1][0]_0 ;
  output [3:0]\data_reg[1][7]_0 ;
  output \data_reg[2][0]_0 ;
  output \data_reg[2][7]_0 ;
  output \data_reg[2][6]_0 ;
  output \data_reg[2][5]_0 ;
  output \data_reg[2][4]_0 ;
  output \refresh_reg[1]_0 ;
  output \data_reg[0][2]_0 ;
  output \data_reg[0][0]_0 ;
  output [3:0]\data_reg[0][7]_0 ;
  output \data_reg[5][2]_0 ;
  output \data_reg[5][0]_0 ;
  output \data_reg[5][7]_0 ;
  output \data_reg[5][6]_0 ;
  output \data_reg[5][5]_0 ;
  output \data_reg[5][4]_0 ;
  output \data_reg[3][2]_0 ;
  output \data_reg[3][1]_0 ;
  output \data_reg[3][0]_0 ;
  output wr_en;
  output \refresh_reg[6]_inv_0 ;
  output \data_reg[5][0]_1 ;
  output update_i_reg_1;
  output update_i_reg_2;
  output \guf.guf1.underflow_i_reg ;
  output \guf.guf1.underflow_i_reg_0 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[9] ;
  output \goreg_bm.dout_i_reg[13] ;
  output \goreg_bm.dout_i_reg[8] ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[12] ;
  output \data_reg[4][2]_0 ;
  output \guf.guf1.underflow_i_reg_1 ;
  output [3:0]Q;
  output [1:0]\refresh_reg[1]_1 ;
  output [0:0]\refresh_reg[3]_0 ;
  output \data_reg[5][3]_0 ;
  output \data_reg[1][5]_0 ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[5] ;
  output \data_reg[4][3]_0 ;
  output \data_reg[5][3]_1 ;
  output \data_reg[0][0]_1 ;
  output \goreg_bm.dout_i_reg[10]_0 ;
  output \goreg_bm.dout_i_reg[10]_1 ;
  output \guf.guf1.underflow_i_reg_2 ;
  output \goreg_bm.dout_i_reg[11] ;
  output update_i_reg_3;
  output \goreg_bm.dout_i_reg[8]_1 ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \goreg_bm.dout_i_reg[13]_0 ;
  output \goreg_bm.dout_i_reg[12]_1 ;
  output \data_reg[0][5]_0 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \data_reg[2][2]_0 ;
  output \data_reg[2][0]_1 ;
  output \guf.guf1.underflow_i_reg_3 ;
  output \data_reg[2][2]_1 ;
  output \data_reg[2][4]_1 ;
  output \goreg_bm.dout_i_reg[3] ;
  output \goreg_bm.dout_i_reg[3]_0 ;
  output \goreg_bm.dout_i_reg[3]_1 ;
  output \goreg_bm.dout_i_reg[6] ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \data_reg[0][3]_0 ;
  output \goreg_bm.dout_i_reg[6]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  output \data_reg[0][0]_2 ;
  output \data_reg[3][2]_1 ;
  output \data_reg[3][0]_1 ;
  output \goreg_bm.dout_i_reg[13]_1 ;
  output \goreg_bm.dout_i_reg[8]_2 ;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[9]_2 ;
  output \goreg_bm.dout_i_reg[12]_3 ;
  output \data_reg[5][2]_1 ;
  output \data_reg[5][3]_2 ;
  output \goreg_bm.dout_i_reg[8]_3 ;
  output \goreg_bm.dout_i_reg[10]_2 ;
  output \data_reg[1][0]_1 ;
  output \goreg_bm.dout_i_reg[8]_4 ;
  output \goreg_bm.dout_i_reg[10]_3 ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[10]_4 ;
  output \goreg_bm.dout_i_reg[10]_5 ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output \goreg_bm.dout_i_reg[13]_2 ;
  output \data_reg[5][1]_0 ;
  output \goreg_bm.dout_i_reg[13]_3 ;
  output \goreg_bm.dout_i_reg[10]_6 ;
  output \goreg_bm.dout_i_reg[9]_3 ;
  output \data_reg[6][4]_0 ;
  output \data_reg[6][1]_0 ;
  output \goreg_bm.dout_i_reg[12]_4 ;
  output \goreg_bm.dout_i_reg[9]_4 ;
  output \goreg_bm.dout_i_reg[8]_5 ;
  output \goreg_bm.dout_i_reg[8]_6 ;
  output \goreg_bm.dout_i_reg[9]_5 ;
  output \goreg_bm.dout_i_reg[11]_2 ;
  output \goreg_bm.dout_i_reg[10]_7 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \goreg_bm.dout_i_reg[10]_8 ;
  output \guf.guf1.underflow_i_reg_4 ;
  output \cnt_reg[2] ;
  output [14:0]din;
  input update_i_reg_4;
  input clk_peripheral;
  input \data_reg[4][2]_1 ;
  input \data_reg[4][0]_1 ;
  input \data_reg[4][7]_1 ;
  input \data_reg[4][6]_1 ;
  input \data_reg[4][5]_1 ;
  input \data_reg[4][4]_1 ;
  input \data_reg[1][3]_0 ;
  input \data_reg[1][2]_1 ;
  input \data_reg[1][0]_2 ;
  input \data_reg[1][7]_1 ;
  input \data_reg[1][6]_0 ;
  input \data_reg[1][5]_1 ;
  input \data_reg[1][4]_0 ;
  input \data_reg[2][3]_0 ;
  input \data_reg[2][2]_2 ;
  input \data_reg[2][1]_0 ;
  input \data_reg[2][0]_2 ;
  input \data_reg[2][7]_1 ;
  input \data_reg[2][6]_1 ;
  input \data_reg[2][5]_1 ;
  input \data_reg[2][4]_2 ;
  input \data_reg[0][3]_1 ;
  input \data_reg[0][2]_1 ;
  input \data_reg[0][0]_3 ;
  input \data_reg[0][7]_1 ;
  input \data_reg[0][6]_0 ;
  input \data_reg[0][5]_1 ;
  input \data_reg[0][4]_0 ;
  input \data_reg[5][3]_3 ;
  input \data_reg[5][2]_2 ;
  input \data_reg[5][1]_1 ;
  input \data_reg[5][0]_2 ;
  input \data_reg[5][7]_1 ;
  input \data_reg[5][6]_1 ;
  input \data_reg[5][5]_1 ;
  input \data_reg[5][4]_1 ;
  input \data_reg[3][5]_0 ;
  input [7:0]D;
  input \data_reg[3][2]_2 ;
  input \data_reg[3][1]_1 ;
  input \data_reg[3][0]_2 ;
  input underflow;
  input [13:0]dout;
  input [5:0]\last_rd_reg_reg[5]_0 ;
  input [2:0]\wr_data_reg[13]_0 ;
  input \data_reg[6][6]_0 ;
  input \data_reg[6][0]_0 ;
  input \data_reg[5][0]_3 ;
  input [7:0]\data_reg[6][7]_0 ;
  input \data_reg[4][4]_2 ;
  input \data_reg[4][3]_1 ;
  input \data_reg[0][3]_2 ;
  input \data_reg[28][0]_0 ;
  input \data_reg[23][0]_0 ;
  input \data_reg[2][0]_3 ;
  input \data_reg[2][4]_3 ;
  input \data_reg[1][0]_3 ;
  input [2:0]sda_o_i_2;
  input [4:0]\data_reg[6][6]_1 ;
  input [0:0]E;
  input [0:0]\data_reg[62][0]_0 ;
  input [0:0]\data_reg[61][0]_0 ;
  input [0:0]\data_reg[60][0]_0 ;
  input [0:0]\data_reg[59][0]_0 ;
  input [0:0]\data_reg[58][0]_0 ;
  input [0:0]\data_reg[57][0]_0 ;
  input [0:0]\data_reg[56][0]_0 ;
  input [0:0]\data_reg[55][0]_0 ;
  input [0:0]\data_reg[54][0]_0 ;
  input [0:0]\data_reg[53][0]_0 ;
  input [0:0]\data_reg[52][0]_0 ;
  input [0:0]\data_reg[51][0]_0 ;
  input [0:0]\data_reg[50][0]_0 ;
  input [0:0]\data_reg[49][0]_0 ;
  input [0:0]\data_reg[48][0]_0 ;
  input [0:0]\data_reg[47][0]_0 ;
  input [0:0]\data_reg[46][0]_0 ;
  input [0:0]\data_reg[45][0]_0 ;
  input [0:0]\data_reg[44][0]_0 ;
  input [0:0]\data_reg[43][0]_0 ;
  input [0:0]\data_reg[42][0]_0 ;
  input [0:0]\data_reg[41][0]_0 ;
  input [0:0]\data_reg[40][0]_0 ;
  input [0:0]\data_reg[39][0]_0 ;
  input [0:0]\data_reg[38][0]_0 ;
  input [0:0]\data_reg[37][0]_0 ;
  input [0:0]\data_reg[36][0]_0 ;
  input [0:0]\data_reg[35][0]_0 ;
  input [0:0]\data_reg[34][0]_0 ;
  input [0:0]\data_reg[33][0]_0 ;
  input [0:0]\data_reg[32][0]_0 ;
  input [0:0]\data_reg[31][0]_0 ;
  input [0:0]\data_reg[30][0]_0 ;
  input [0:0]\data_reg[29][0]_0 ;
  input [0:0]\data_reg[27][0]_0 ;
  input [0:0]\data_reg[26][0]_0 ;
  input [0:0]\data_reg[25][0]_0 ;
  input [0:0]\data_reg[24][0]_0 ;
  input [0:0]\data_reg[22][0]_0 ;
  input [0:0]\data_reg[21][0]_0 ;
  input [0:0]\data_reg[20][0]_0 ;
  input [0:0]\data_reg[19][0]_0 ;
  input [0:0]\data_reg[18][0]_0 ;
  input [0:0]\data_reg[17][0]_0 ;
  input [0:0]\data_reg[16][0]_0 ;
  input [0:0]\data_reg[15][0]_0 ;
  input [0:0]\data_reg[14][0]_0 ;
  input [0:0]\data_reg[13][0]_0 ;
  input [0:0]\data_reg[12][0]_0 ;
  input [0:0]\data_reg[11][0]_0 ;
  input [0:0]\data_reg[10][0]_0 ;
  input [0:0]\data_reg[9][0]_0 ;
  input [0:0]\data_reg[8][0]_0 ;
  input [0:0]\data_reg[7][0]_0 ;
  input [3:0]\wr_data_reg[11]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \_inferred__24/i__carry__0_n_2 ;
  wire \_inferred__24/i__carry__0_n_3 ;
  wire \_inferred__24/i__carry_n_0 ;
  wire \_inferred__24/i__carry_n_1 ;
  wire \_inferred__24/i__carry_n_2 ;
  wire \_inferred__24/i__carry_n_3 ;
  wire clk_peripheral;
  wire \cnt_reg[2] ;
  wire \data[0][1]_i_1_n_0 ;
  wire \data[0][1]_i_2_n_0 ;
  wire \data[1][1]_i_1_n_0 ;
  wire \data[1][1]_i_2_n_0 ;
  wire \data[1][3]_i_1_n_0 ;
  wire \data[1][3]_i_4_n_0 ;
  wire \data[23][7]_i_2_n_0 ;
  wire \data[2][3]_i_1_n_0 ;
  wire \data[2][3]_i_4_n_0 ;
  wire \data[2][3]_i_6_n_0 ;
  wire \data[2][3]_i_7_n_0 ;
  wire \data[2][5]_i_4_n_0 ;
  wire \data[2][5]_i_6_n_0 ;
  wire \data[4][1]_i_1_n_0 ;
  wire \data[4][1]_i_2_n_0 ;
  wire \data[4][1]_i_3_n_0 ;
  wire \data[4][3]_i_10_n_0 ;
  wire \data[4][3]_i_12_n_0 ;
  wire \data[4][3]_i_14_n_0 ;
  wire \data[4][3]_i_15_n_0 ;
  wire \data[4][3]_i_16_n_0 ;
  wire \data[4][3]_i_17_n_0 ;
  wire \data[4][3]_i_18_n_0 ;
  wire \data[4][3]_i_19_n_0 ;
  wire \data[4][3]_i_20_n_0 ;
  wire \data[4][3]_i_21_n_0 ;
  wire \data[4][3]_i_22_n_0 ;
  wire \data[4][3]_i_23_n_0 ;
  wire \data[4][3]_i_24_n_0 ;
  wire \data[4][3]_i_25_n_0 ;
  wire \data[4][3]_i_26_n_0 ;
  wire \data[4][3]_i_27_n_0 ;
  wire \data[4][3]_i_28_n_0 ;
  wire \data[4][3]_i_2_n_0 ;
  wire \data[4][3]_i_4_n_0 ;
  wire \data[4][3]_i_5_n_0 ;
  wire \data[4][3]_i_6_n_0 ;
  wire \data[4][3]_i_7_n_0 ;
  wire \data[4][3]_i_9_n_0 ;
  wire \data[4][4]_i_3_n_0 ;
  wire \data[4][5]_i_10_n_0 ;
  wire \data[4][5]_i_4_n_0 ;
  wire \data[4][5]_i_5_n_0 ;
  wire \data[4][5]_i_7_n_0 ;
  wire \data[4][5]_i_8_n_0 ;
  wire \data[4][5]_i_9_n_0 ;
  wire \data[5][3]_i_1_n_0 ;
  wire \data[5][3]_i_6_n_0 ;
  wire \data[6][1]_i_1_n_0 ;
  wire \data[6][1]_i_2_n_0 ;
  wire \data[6][3]_i_1_n_0 ;
  wire \data[6][3]_i_3_n_0 ;
  wire \data[6][3]_i_5_n_0 ;
  wire \data[6][5]_i_1_n_0 ;
  wire \data[6][5]_i_2_n_0 ;
  wire \data[6][5]_i_3_n_0 ;
  wire \data[6][7]_i_10_n_0 ;
  wire \data[6][7]_i_11_n_0 ;
  wire \data[6][7]_i_1_n_0 ;
  wire \data[6][7]_i_2_n_0 ;
  wire \data[6][7]_i_4_n_0 ;
  wire \data[6][7]_i_5_n_0 ;
  wire \data[6][7]_i_6_n_0 ;
  wire \data[6][7]_i_7_n_0 ;
  wire \data[6][7]_i_9_n_0 ;
  wire \data_reg[0][0]_0 ;
  wire \data_reg[0][0]_1 ;
  wire \data_reg[0][0]_2 ;
  wire \data_reg[0][0]_3 ;
  wire \data_reg[0][2]_0 ;
  wire \data_reg[0][2]_1 ;
  wire \data_reg[0][3]_0 ;
  wire \data_reg[0][3]_1 ;
  wire \data_reg[0][3]_2 ;
  wire \data_reg[0][4]_0 ;
  wire \data_reg[0][5]_0 ;
  wire \data_reg[0][5]_1 ;
  wire \data_reg[0][6]_0 ;
  wire [3:0]\data_reg[0][7]_0 ;
  wire \data_reg[0][7]_1 ;
  wire [3:1]\data_reg[0]_1 ;
  wire [0:0]\data_reg[10][0]_0 ;
  wire [7:0]\data_reg[10]_57 ;
  wire [0:0]\data_reg[11][0]_0 ;
  wire [7:0]\data_reg[11]_56 ;
  wire [0:0]\data_reg[12][0]_0 ;
  wire [7:0]\data_reg[12]_55 ;
  wire [0:0]\data_reg[13][0]_0 ;
  wire [7:0]\data_reg[13]_54 ;
  wire [0:0]\data_reg[14][0]_0 ;
  wire [7:0]\data_reg[14]_53 ;
  wire [0:0]\data_reg[15][0]_0 ;
  wire [7:0]\data_reg[15]_52 ;
  wire [0:0]\data_reg[16][0]_0 ;
  wire [7:0]\data_reg[16]_51 ;
  wire [0:0]\data_reg[17][0]_0 ;
  wire [7:0]\data_reg[17]_50 ;
  wire [0:0]\data_reg[18][0]_0 ;
  wire [7:0]\data_reg[18]_49 ;
  wire [0:0]\data_reg[19][0]_0 ;
  wire [7:0]\data_reg[19]_48 ;
  wire \data_reg[1][0]_0 ;
  wire \data_reg[1][0]_1 ;
  wire \data_reg[1][0]_2 ;
  wire \data_reg[1][0]_3 ;
  wire \data_reg[1][2]_0 ;
  wire \data_reg[1][2]_1 ;
  wire \data_reg[1][3]_0 ;
  wire \data_reg[1][4]_0 ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][5]_1 ;
  wire \data_reg[1][6]_0 ;
  wire [3:0]\data_reg[1][7]_0 ;
  wire \data_reg[1][7]_1 ;
  wire [3:1]\data_reg[1]_0 ;
  wire [0:0]\data_reg[20][0]_0 ;
  wire [7:0]\data_reg[20]_47 ;
  wire [0:0]\data_reg[21][0]_0 ;
  wire [7:0]\data_reg[21]_46 ;
  wire [0:0]\data_reg[22][0]_0 ;
  wire [7:0]\data_reg[22]_45 ;
  wire \data_reg[23]0 ;
  wire \data_reg[23][0]_0 ;
  wire [7:0]\data_reg[23]_44 ;
  wire [0:0]\data_reg[24][0]_0 ;
  wire [7:0]\data_reg[24]_43 ;
  wire [0:0]\data_reg[25][0]_0 ;
  wire [7:0]\data_reg[25]_42 ;
  wire [0:0]\data_reg[26][0]_0 ;
  wire [7:0]\data_reg[26]_41 ;
  wire [0:0]\data_reg[27][0]_0 ;
  wire [7:0]\data_reg[27]_40 ;
  wire \data_reg[28]0 ;
  wire \data_reg[28][0]_0 ;
  wire [7:0]\data_reg[28]_39 ;
  wire [0:0]\data_reg[29][0]_0 ;
  wire [7:0]\data_reg[29]_38 ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[2][0]_1 ;
  wire \data_reg[2][0]_2 ;
  wire \data_reg[2][0]_3 ;
  wire \data_reg[2][1]_0 ;
  wire \data_reg[2][2]_0 ;
  wire \data_reg[2][2]_1 ;
  wire \data_reg[2][2]_2 ;
  wire \data_reg[2][3]_0 ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][4]_2 ;
  wire \data_reg[2][4]_3 ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][5]_1 ;
  wire \data_reg[2][6]_0 ;
  wire \data_reg[2][6]_1 ;
  wire \data_reg[2][7]_0 ;
  wire \data_reg[2][7]_1 ;
  wire [0:0]\data_reg[30][0]_0 ;
  wire [7:0]\data_reg[30]_37 ;
  wire [0:0]\data_reg[31][0]_0 ;
  wire [7:0]\data_reg[31]_36 ;
  wire [0:0]\data_reg[32][0]_0 ;
  wire [7:0]\data_reg[32]_35 ;
  wire [0:0]\data_reg[33][0]_0 ;
  wire [7:0]\data_reg[33]_34 ;
  wire [0:0]\data_reg[34][0]_0 ;
  wire [7:0]\data_reg[34]_33 ;
  wire [0:0]\data_reg[35][0]_0 ;
  wire [7:0]\data_reg[35]_32 ;
  wire [0:0]\data_reg[36][0]_0 ;
  wire [7:0]\data_reg[36]_31 ;
  wire [0:0]\data_reg[37][0]_0 ;
  wire [7:0]\data_reg[37]_30 ;
  wire [0:0]\data_reg[38][0]_0 ;
  wire [7:0]\data_reg[38]_29 ;
  wire [0:0]\data_reg[39][0]_0 ;
  wire [7:0]\data_reg[39]_28 ;
  wire \data_reg[3][0]_0 ;
  wire \data_reg[3][0]_1 ;
  wire \data_reg[3][0]_2 ;
  wire \data_reg[3][1]_0 ;
  wire \data_reg[3][1]_1 ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[3][2]_1 ;
  wire \data_reg[3][2]_2 ;
  wire \data_reg[3][5]_0 ;
  wire [7:3]\data_reg[3]_3 ;
  wire [0:0]\data_reg[40][0]_0 ;
  wire [7:0]\data_reg[40]_27 ;
  wire [0:0]\data_reg[41][0]_0 ;
  wire [7:0]\data_reg[41]_26 ;
  wire [0:0]\data_reg[42][0]_0 ;
  wire [7:0]\data_reg[42]_25 ;
  wire [0:0]\data_reg[43][0]_0 ;
  wire [7:0]\data_reg[43]_24 ;
  wire [0:0]\data_reg[44][0]_0 ;
  wire [7:0]\data_reg[44]_23 ;
  wire [0:0]\data_reg[45][0]_0 ;
  wire [7:0]\data_reg[45]_22 ;
  wire [0:0]\data_reg[46][0]_0 ;
  wire [7:0]\data_reg[46]_21 ;
  wire [0:0]\data_reg[47][0]_0 ;
  wire [7:0]\data_reg[47]_20 ;
  wire [0:0]\data_reg[48][0]_0 ;
  wire [7:0]\data_reg[48]_19 ;
  wire [0:0]\data_reg[49][0]_0 ;
  wire [7:0]\data_reg[49]_18 ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][0]_1 ;
  wire \data_reg[4][2]_0 ;
  wire \data_reg[4][2]_1 ;
  wire \data_reg[4][3]_0 ;
  wire \data_reg[4][3]_1 ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][4]_1 ;
  wire \data_reg[4][4]_2 ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][5]_1 ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][6]_1 ;
  wire \data_reg[4][7]_0 ;
  wire \data_reg[4][7]_1 ;
  wire [0:0]\data_reg[50][0]_0 ;
  wire [7:0]\data_reg[50]_17 ;
  wire [0:0]\data_reg[51][0]_0 ;
  wire [7:0]\data_reg[51]_16 ;
  wire [0:0]\data_reg[52][0]_0 ;
  wire [7:0]\data_reg[52]_15 ;
  wire [0:0]\data_reg[53][0]_0 ;
  wire [7:0]\data_reg[53]_14 ;
  wire [0:0]\data_reg[54][0]_0 ;
  wire [7:0]\data_reg[54]_13 ;
  wire [0:0]\data_reg[55][0]_0 ;
  wire [7:0]\data_reg[55]_12 ;
  wire [0:0]\data_reg[56][0]_0 ;
  wire [7:0]\data_reg[56]_11 ;
  wire [0:0]\data_reg[57][0]_0 ;
  wire [7:0]\data_reg[57]_10 ;
  wire [0:0]\data_reg[58][0]_0 ;
  wire [7:0]\data_reg[58]_9 ;
  wire [0:0]\data_reg[59][0]_0 ;
  wire [7:0]\data_reg[59]_8 ;
  wire \data_reg[5][0]_0 ;
  wire \data_reg[5][0]_1 ;
  wire \data_reg[5][0]_2 ;
  wire \data_reg[5][0]_3 ;
  wire \data_reg[5][1]_0 ;
  wire \data_reg[5][1]_1 ;
  wire \data_reg[5][2]_0 ;
  wire \data_reg[5][2]_1 ;
  wire \data_reg[5][2]_2 ;
  wire \data_reg[5][3]_0 ;
  wire \data_reg[5][3]_1 ;
  wire \data_reg[5][3]_2 ;
  wire \data_reg[5][3]_3 ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][5]_1 ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][6]_1 ;
  wire \data_reg[5][7]_0 ;
  wire \data_reg[5][7]_1 ;
  wire [0:0]\data_reg[60][0]_0 ;
  wire [7:0]\data_reg[60]_7 ;
  wire [0:0]\data_reg[61][0]_0 ;
  wire [7:0]\data_reg[61]_6 ;
  wire [0:0]\data_reg[62][0]_0 ;
  wire [7:0]\data_reg[62]_5 ;
  wire [7:0]\data_reg[63]_4 ;
  wire \data_reg[6][0]_0 ;
  wire \data_reg[6][1]_0 ;
  wire \data_reg[6][4]_0 ;
  wire \data_reg[6][6]_0 ;
  wire [4:0]\data_reg[6][6]_1 ;
  wire [7:0]\data_reg[6][7]_0 ;
  wire [7:1]\data_reg[6]_2 ;
  wire [0:0]\data_reg[7][0]_0 ;
  wire [7:0]\data_reg[7]_60 ;
  wire [0:0]\data_reg[8][0]_0 ;
  wire [7:0]\data_reg[8]_59 ;
  wire [0:0]\data_reg[9][0]_0 ;
  wire [7:0]\data_reg[9]_58 ;
  wire \data_reg_n_0_[2][1] ;
  wire \data_reg_n_0_[2][2] ;
  wire \data_reg_n_0_[2][3] ;
  wire \data_reg_n_0_[4][1] ;
  wire \data_reg_n_0_[4][2] ;
  wire \data_reg_n_0_[4][3] ;
  wire \data_reg_n_0_[5][1] ;
  wire \data_reg_n_0_[5][3] ;
  wire [14:0]din;
  wire [13:0]dout;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[10]_2 ;
  wire \goreg_bm.dout_i_reg[10]_3 ;
  wire \goreg_bm.dout_i_reg[10]_4 ;
  wire \goreg_bm.dout_i_reg[10]_5 ;
  wire \goreg_bm.dout_i_reg[10]_6 ;
  wire \goreg_bm.dout_i_reg[10]_7 ;
  wire \goreg_bm.dout_i_reg[10]_8 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire \goreg_bm.dout_i_reg[12]_3 ;
  wire \goreg_bm.dout_i_reg[12]_4 ;
  wire \goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[13]_0 ;
  wire \goreg_bm.dout_i_reg[13]_1 ;
  wire \goreg_bm.dout_i_reg[13]_2 ;
  wire \goreg_bm.dout_i_reg[13]_3 ;
  wire \goreg_bm.dout_i_reg[3] ;
  wire \goreg_bm.dout_i_reg[3]_0 ;
  wire \goreg_bm.dout_i_reg[3]_1 ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[6]_0 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[8]_1 ;
  wire \goreg_bm.dout_i_reg[8]_2 ;
  wire \goreg_bm.dout_i_reg[8]_3 ;
  wire \goreg_bm.dout_i_reg[8]_4 ;
  wire \goreg_bm.dout_i_reg[8]_5 ;
  wire \goreg_bm.dout_i_reg[8]_6 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \goreg_bm.dout_i_reg[9]_2 ;
  wire \goreg_bm.dout_i_reg[9]_3 ;
  wire \goreg_bm.dout_i_reg[9]_4 ;
  wire \goreg_bm.dout_i_reg[9]_5 ;
  wire \guf.guf1.underflow_i_reg ;
  wire \guf.guf1.underflow_i_reg_0 ;
  wire \guf.guf1.underflow_i_reg_1 ;
  wire \guf.guf1.underflow_i_reg_2 ;
  wire \guf.guf1.underflow_i_reg_3 ;
  wire \guf.guf1.underflow_i_reg_4 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [5:0]last_rd_reg;
  wire [5:0]\last_rd_reg_reg[5]_0 ;
  wire [6:0]p_0_in;
  wire \rd_data_o[0]_i_14_n_0 ;
  wire \rd_data_o[0]_i_15_n_0 ;
  wire \rd_data_o[0]_i_16_n_0 ;
  wire \rd_data_o[0]_i_17_n_0 ;
  wire \rd_data_o[0]_i_18_n_0 ;
  wire \rd_data_o[0]_i_19_n_0 ;
  wire \rd_data_o[0]_i_1_n_0 ;
  wire \rd_data_o[0]_i_20_n_0 ;
  wire \rd_data_o[0]_i_21_n_0 ;
  wire \rd_data_o[0]_i_22_n_0 ;
  wire \rd_data_o[0]_i_23_n_0 ;
  wire \rd_data_o[0]_i_24_n_0 ;
  wire \rd_data_o[0]_i_25_n_0 ;
  wire \rd_data_o[0]_i_26_n_0 ;
  wire \rd_data_o[0]_i_27_n_0 ;
  wire \rd_data_o[0]_i_28_n_0 ;
  wire \rd_data_o[0]_i_29_n_0 ;
  wire \rd_data_o[1]_i_14_n_0 ;
  wire \rd_data_o[1]_i_15_n_0 ;
  wire \rd_data_o[1]_i_16_n_0 ;
  wire \rd_data_o[1]_i_17_n_0 ;
  wire \rd_data_o[1]_i_18_n_0 ;
  wire \rd_data_o[1]_i_19_n_0 ;
  wire \rd_data_o[1]_i_1_n_0 ;
  wire \rd_data_o[1]_i_20_n_0 ;
  wire \rd_data_o[1]_i_21_n_0 ;
  wire \rd_data_o[1]_i_22_n_0 ;
  wire \rd_data_o[1]_i_23_n_0 ;
  wire \rd_data_o[1]_i_24_n_0 ;
  wire \rd_data_o[1]_i_25_n_0 ;
  wire \rd_data_o[1]_i_26_n_0 ;
  wire \rd_data_o[1]_i_27_n_0 ;
  wire \rd_data_o[1]_i_28_n_0 ;
  wire \rd_data_o[1]_i_29_n_0 ;
  wire \rd_data_o[2]_i_14_n_0 ;
  wire \rd_data_o[2]_i_15_n_0 ;
  wire \rd_data_o[2]_i_16_n_0 ;
  wire \rd_data_o[2]_i_17_n_0 ;
  wire \rd_data_o[2]_i_18_n_0 ;
  wire \rd_data_o[2]_i_19_n_0 ;
  wire \rd_data_o[2]_i_1_n_0 ;
  wire \rd_data_o[2]_i_20_n_0 ;
  wire \rd_data_o[2]_i_21_n_0 ;
  wire \rd_data_o[2]_i_22_n_0 ;
  wire \rd_data_o[2]_i_23_n_0 ;
  wire \rd_data_o[2]_i_24_n_0 ;
  wire \rd_data_o[2]_i_25_n_0 ;
  wire \rd_data_o[2]_i_26_n_0 ;
  wire \rd_data_o[2]_i_27_n_0 ;
  wire \rd_data_o[2]_i_28_n_0 ;
  wire \rd_data_o[2]_i_29_n_0 ;
  wire \rd_data_o[3]_i_14_n_0 ;
  wire \rd_data_o[3]_i_15_n_0 ;
  wire \rd_data_o[3]_i_16_n_0 ;
  wire \rd_data_o[3]_i_17_n_0 ;
  wire \rd_data_o[3]_i_18_n_0 ;
  wire \rd_data_o[3]_i_19_n_0 ;
  wire \rd_data_o[3]_i_1_n_0 ;
  wire \rd_data_o[3]_i_20_n_0 ;
  wire \rd_data_o[3]_i_21_n_0 ;
  wire \rd_data_o[3]_i_22_n_0 ;
  wire \rd_data_o[3]_i_23_n_0 ;
  wire \rd_data_o[3]_i_24_n_0 ;
  wire \rd_data_o[3]_i_25_n_0 ;
  wire \rd_data_o[3]_i_26_n_0 ;
  wire \rd_data_o[3]_i_27_n_0 ;
  wire \rd_data_o[3]_i_28_n_0 ;
  wire \rd_data_o[3]_i_29_n_0 ;
  wire \rd_data_o[4]_i_14_n_0 ;
  wire \rd_data_o[4]_i_15_n_0 ;
  wire \rd_data_o[4]_i_16_n_0 ;
  wire \rd_data_o[4]_i_17_n_0 ;
  wire \rd_data_o[4]_i_18_n_0 ;
  wire \rd_data_o[4]_i_19_n_0 ;
  wire \rd_data_o[4]_i_1_n_0 ;
  wire \rd_data_o[4]_i_20_n_0 ;
  wire \rd_data_o[4]_i_21_n_0 ;
  wire \rd_data_o[4]_i_22_n_0 ;
  wire \rd_data_o[4]_i_23_n_0 ;
  wire \rd_data_o[4]_i_24_n_0 ;
  wire \rd_data_o[4]_i_25_n_0 ;
  wire \rd_data_o[4]_i_26_n_0 ;
  wire \rd_data_o[4]_i_27_n_0 ;
  wire \rd_data_o[4]_i_28_n_0 ;
  wire \rd_data_o[4]_i_29_n_0 ;
  wire \rd_data_o[5]_i_14_n_0 ;
  wire \rd_data_o[5]_i_15_n_0 ;
  wire \rd_data_o[5]_i_16_n_0 ;
  wire \rd_data_o[5]_i_17_n_0 ;
  wire \rd_data_o[5]_i_18_n_0 ;
  wire \rd_data_o[5]_i_19_n_0 ;
  wire \rd_data_o[5]_i_1_n_0 ;
  wire \rd_data_o[5]_i_20_n_0 ;
  wire \rd_data_o[5]_i_21_n_0 ;
  wire \rd_data_o[5]_i_22_n_0 ;
  wire \rd_data_o[5]_i_23_n_0 ;
  wire \rd_data_o[5]_i_24_n_0 ;
  wire \rd_data_o[5]_i_25_n_0 ;
  wire \rd_data_o[5]_i_26_n_0 ;
  wire \rd_data_o[5]_i_27_n_0 ;
  wire \rd_data_o[5]_i_28_n_0 ;
  wire \rd_data_o[5]_i_29_n_0 ;
  wire \rd_data_o[6]_i_14_n_0 ;
  wire \rd_data_o[6]_i_15_n_0 ;
  wire \rd_data_o[6]_i_16_n_0 ;
  wire \rd_data_o[6]_i_17_n_0 ;
  wire \rd_data_o[6]_i_18_n_0 ;
  wire \rd_data_o[6]_i_19_n_0 ;
  wire \rd_data_o[6]_i_1_n_0 ;
  wire \rd_data_o[6]_i_20_n_0 ;
  wire \rd_data_o[6]_i_21_n_0 ;
  wire \rd_data_o[6]_i_22_n_0 ;
  wire \rd_data_o[6]_i_23_n_0 ;
  wire \rd_data_o[6]_i_24_n_0 ;
  wire \rd_data_o[6]_i_25_n_0 ;
  wire \rd_data_o[6]_i_26_n_0 ;
  wire \rd_data_o[6]_i_27_n_0 ;
  wire \rd_data_o[6]_i_28_n_0 ;
  wire \rd_data_o[6]_i_29_n_0 ;
  wire \rd_data_o[7]_i_17_n_0 ;
  wire \rd_data_o[7]_i_18_n_0 ;
  wire \rd_data_o[7]_i_19_n_0 ;
  wire \rd_data_o[7]_i_1_n_0 ;
  wire \rd_data_o[7]_i_20_n_0 ;
  wire \rd_data_o[7]_i_21_n_0 ;
  wire \rd_data_o[7]_i_22_n_0 ;
  wire \rd_data_o[7]_i_23_n_0 ;
  wire \rd_data_o[7]_i_24_n_0 ;
  wire \rd_data_o[7]_i_25_n_0 ;
  wire \rd_data_o[7]_i_26_n_0 ;
  wire \rd_data_o[7]_i_27_n_0 ;
  wire \rd_data_o[7]_i_28_n_0 ;
  wire \rd_data_o[7]_i_29_n_0 ;
  wire \rd_data_o[7]_i_2_n_0 ;
  wire \rd_data_o[7]_i_30_n_0 ;
  wire \rd_data_o[7]_i_31_n_0 ;
  wire \rd_data_o[7]_i_32_n_0 ;
  wire \rd_data_o[7]_i_3_n_0 ;
  wire \rd_data_o[7]_i_4_n_0 ;
  wire \rd_data_o_reg[0]_i_10_n_0 ;
  wire \rd_data_o_reg[0]_i_11_n_0 ;
  wire \rd_data_o_reg[0]_i_12_n_0 ;
  wire \rd_data_o_reg[0]_i_13_n_0 ;
  wire \rd_data_o_reg[0]_i_2_n_0 ;
  wire \rd_data_o_reg[0]_i_3_n_0 ;
  wire \rd_data_o_reg[0]_i_4_n_0 ;
  wire \rd_data_o_reg[0]_i_5_n_0 ;
  wire \rd_data_o_reg[0]_i_6_n_0 ;
  wire \rd_data_o_reg[0]_i_7_n_0 ;
  wire \rd_data_o_reg[0]_i_8_n_0 ;
  wire \rd_data_o_reg[0]_i_9_n_0 ;
  wire \rd_data_o_reg[1]_i_10_n_0 ;
  wire \rd_data_o_reg[1]_i_11_n_0 ;
  wire \rd_data_o_reg[1]_i_12_n_0 ;
  wire \rd_data_o_reg[1]_i_13_n_0 ;
  wire \rd_data_o_reg[1]_i_2_n_0 ;
  wire \rd_data_o_reg[1]_i_3_n_0 ;
  wire \rd_data_o_reg[1]_i_4_n_0 ;
  wire \rd_data_o_reg[1]_i_5_n_0 ;
  wire \rd_data_o_reg[1]_i_6_n_0 ;
  wire \rd_data_o_reg[1]_i_7_n_0 ;
  wire \rd_data_o_reg[1]_i_8_n_0 ;
  wire \rd_data_o_reg[1]_i_9_n_0 ;
  wire \rd_data_o_reg[2]_i_10_n_0 ;
  wire \rd_data_o_reg[2]_i_11_n_0 ;
  wire \rd_data_o_reg[2]_i_12_n_0 ;
  wire \rd_data_o_reg[2]_i_13_n_0 ;
  wire \rd_data_o_reg[2]_i_2_n_0 ;
  wire \rd_data_o_reg[2]_i_3_n_0 ;
  wire \rd_data_o_reg[2]_i_4_n_0 ;
  wire \rd_data_o_reg[2]_i_5_n_0 ;
  wire \rd_data_o_reg[2]_i_6_n_0 ;
  wire \rd_data_o_reg[2]_i_7_n_0 ;
  wire \rd_data_o_reg[2]_i_8_n_0 ;
  wire \rd_data_o_reg[2]_i_9_n_0 ;
  wire \rd_data_o_reg[3]_i_10_n_0 ;
  wire \rd_data_o_reg[3]_i_11_n_0 ;
  wire \rd_data_o_reg[3]_i_12_n_0 ;
  wire \rd_data_o_reg[3]_i_13_n_0 ;
  wire \rd_data_o_reg[3]_i_2_n_0 ;
  wire \rd_data_o_reg[3]_i_3_n_0 ;
  wire \rd_data_o_reg[3]_i_4_n_0 ;
  wire \rd_data_o_reg[3]_i_5_n_0 ;
  wire \rd_data_o_reg[3]_i_6_n_0 ;
  wire \rd_data_o_reg[3]_i_7_n_0 ;
  wire \rd_data_o_reg[3]_i_8_n_0 ;
  wire \rd_data_o_reg[3]_i_9_n_0 ;
  wire \rd_data_o_reg[4]_i_10_n_0 ;
  wire \rd_data_o_reg[4]_i_11_n_0 ;
  wire \rd_data_o_reg[4]_i_12_n_0 ;
  wire \rd_data_o_reg[4]_i_13_n_0 ;
  wire \rd_data_o_reg[4]_i_2_n_0 ;
  wire \rd_data_o_reg[4]_i_3_n_0 ;
  wire \rd_data_o_reg[4]_i_4_n_0 ;
  wire \rd_data_o_reg[4]_i_5_n_0 ;
  wire \rd_data_o_reg[4]_i_6_n_0 ;
  wire \rd_data_o_reg[4]_i_7_n_0 ;
  wire \rd_data_o_reg[4]_i_8_n_0 ;
  wire \rd_data_o_reg[4]_i_9_n_0 ;
  wire \rd_data_o_reg[5]_i_10_n_0 ;
  wire \rd_data_o_reg[5]_i_11_n_0 ;
  wire \rd_data_o_reg[5]_i_12_n_0 ;
  wire \rd_data_o_reg[5]_i_13_n_0 ;
  wire \rd_data_o_reg[5]_i_2_n_0 ;
  wire \rd_data_o_reg[5]_i_3_n_0 ;
  wire \rd_data_o_reg[5]_i_4_n_0 ;
  wire \rd_data_o_reg[5]_i_5_n_0 ;
  wire \rd_data_o_reg[5]_i_6_n_0 ;
  wire \rd_data_o_reg[5]_i_7_n_0 ;
  wire \rd_data_o_reg[5]_i_8_n_0 ;
  wire \rd_data_o_reg[5]_i_9_n_0 ;
  wire \rd_data_o_reg[6]_i_10_n_0 ;
  wire \rd_data_o_reg[6]_i_11_n_0 ;
  wire \rd_data_o_reg[6]_i_12_n_0 ;
  wire \rd_data_o_reg[6]_i_13_n_0 ;
  wire \rd_data_o_reg[6]_i_2_n_0 ;
  wire \rd_data_o_reg[6]_i_3_n_0 ;
  wire \rd_data_o_reg[6]_i_4_n_0 ;
  wire \rd_data_o_reg[6]_i_5_n_0 ;
  wire \rd_data_o_reg[6]_i_6_n_0 ;
  wire \rd_data_o_reg[6]_i_7_n_0 ;
  wire \rd_data_o_reg[6]_i_8_n_0 ;
  wire \rd_data_o_reg[6]_i_9_n_0 ;
  wire \rd_data_o_reg[7]_i_10_n_0 ;
  wire \rd_data_o_reg[7]_i_11_n_0 ;
  wire \rd_data_o_reg[7]_i_12_n_0 ;
  wire \rd_data_o_reg[7]_i_13_n_0 ;
  wire \rd_data_o_reg[7]_i_14_n_0 ;
  wire \rd_data_o_reg[7]_i_15_n_0 ;
  wire \rd_data_o_reg[7]_i_16_n_0 ;
  wire \rd_data_o_reg[7]_i_5_n_0 ;
  wire \rd_data_o_reg[7]_i_6_n_0 ;
  wire \rd_data_o_reg[7]_i_7_n_0 ;
  wire \rd_data_o_reg[7]_i_8_n_0 ;
  wire \rd_data_o_reg[7]_i_9_n_0 ;
  wire \refresh[5]_i_1_n_0 ;
  wire \refresh[5]_i_3_n_0 ;
  wire \refresh[5]_i_4_n_0 ;
  wire \refresh[5]_i_5_n_0 ;
  wire \refresh[5]_i_6_n_0 ;
  wire \refresh[5]_i_7_n_0 ;
  wire [5:2]refresh_reg;
  wire \refresh_reg[1]_0 ;
  wire [1:0]\refresh_reg[1]_1 ;
  wire [0:0]\refresh_reg[3]_0 ;
  wire \refresh_reg[6]_inv_0 ;
  wire [7:0]registers_0_rd_data_o;
  wire sda_o_i_10_n_0;
  wire sda_o_i_11_n_0;
  wire [2:0]sda_o_i_2;
  wire \seccnt[0]_i_1_n_0 ;
  wire \seccnt[0]_i_3_n_0 ;
  wire [31:8]seccnt_reg;
  wire \seccnt_reg[0]_i_2_n_0 ;
  wire \seccnt_reg[0]_i_2_n_1 ;
  wire \seccnt_reg[0]_i_2_n_2 ;
  wire \seccnt_reg[0]_i_2_n_3 ;
  wire \seccnt_reg[0]_i_2_n_4 ;
  wire \seccnt_reg[0]_i_2_n_5 ;
  wire \seccnt_reg[0]_i_2_n_6 ;
  wire \seccnt_reg[0]_i_2_n_7 ;
  wire \seccnt_reg[12]_i_1_n_0 ;
  wire \seccnt_reg[12]_i_1_n_1 ;
  wire \seccnt_reg[12]_i_1_n_2 ;
  wire \seccnt_reg[12]_i_1_n_3 ;
  wire \seccnt_reg[12]_i_1_n_4 ;
  wire \seccnt_reg[12]_i_1_n_5 ;
  wire \seccnt_reg[12]_i_1_n_6 ;
  wire \seccnt_reg[12]_i_1_n_7 ;
  wire \seccnt_reg[16]_i_1_n_0 ;
  wire \seccnt_reg[16]_i_1_n_1 ;
  wire \seccnt_reg[16]_i_1_n_2 ;
  wire \seccnt_reg[16]_i_1_n_3 ;
  wire \seccnt_reg[16]_i_1_n_4 ;
  wire \seccnt_reg[16]_i_1_n_5 ;
  wire \seccnt_reg[16]_i_1_n_6 ;
  wire \seccnt_reg[16]_i_1_n_7 ;
  wire \seccnt_reg[20]_i_1_n_0 ;
  wire \seccnt_reg[20]_i_1_n_1 ;
  wire \seccnt_reg[20]_i_1_n_2 ;
  wire \seccnt_reg[20]_i_1_n_3 ;
  wire \seccnt_reg[20]_i_1_n_4 ;
  wire \seccnt_reg[20]_i_1_n_5 ;
  wire \seccnt_reg[20]_i_1_n_6 ;
  wire \seccnt_reg[20]_i_1_n_7 ;
  wire \seccnt_reg[24]_i_1_n_0 ;
  wire \seccnt_reg[24]_i_1_n_1 ;
  wire \seccnt_reg[24]_i_1_n_2 ;
  wire \seccnt_reg[24]_i_1_n_3 ;
  wire \seccnt_reg[24]_i_1_n_4 ;
  wire \seccnt_reg[24]_i_1_n_5 ;
  wire \seccnt_reg[24]_i_1_n_6 ;
  wire \seccnt_reg[24]_i_1_n_7 ;
  wire \seccnt_reg[28]_i_1_n_1 ;
  wire \seccnt_reg[28]_i_1_n_2 ;
  wire \seccnt_reg[28]_i_1_n_3 ;
  wire \seccnt_reg[28]_i_1_n_4 ;
  wire \seccnt_reg[28]_i_1_n_5 ;
  wire \seccnt_reg[28]_i_1_n_6 ;
  wire \seccnt_reg[28]_i_1_n_7 ;
  wire \seccnt_reg[4]_i_1_n_0 ;
  wire \seccnt_reg[4]_i_1_n_1 ;
  wire \seccnt_reg[4]_i_1_n_2 ;
  wire \seccnt_reg[4]_i_1_n_3 ;
  wire \seccnt_reg[4]_i_1_n_4 ;
  wire \seccnt_reg[4]_i_1_n_5 ;
  wire \seccnt_reg[4]_i_1_n_6 ;
  wire \seccnt_reg[4]_i_1_n_7 ;
  wire \seccnt_reg[8]_i_1_n_0 ;
  wire \seccnt_reg[8]_i_1_n_1 ;
  wire \seccnt_reg[8]_i_1_n_2 ;
  wire \seccnt_reg[8]_i_1_n_3 ;
  wire \seccnt_reg[8]_i_1_n_4 ;
  wire \seccnt_reg[8]_i_1_n_5 ;
  wire \seccnt_reg[8]_i_1_n_6 ;
  wire \seccnt_reg[8]_i_1_n_7 ;
  wire \seccnt_reg_n_0_[0] ;
  wire \seccnt_reg_n_0_[1] ;
  wire \seccnt_reg_n_0_[2] ;
  wire \seccnt_reg_n_0_[3] ;
  wire \seccnt_reg_n_0_[4] ;
  wire \seccnt_reg_n_0_[5] ;
  wire \seccnt_reg_n_0_[6] ;
  wire \seccnt_reg_n_0_[7] ;
  wire underflow;
  wire update_i_reg_0;
  wire update_i_reg_1;
  wire update_i_reg_2;
  wire update_i_reg_3;
  wire update_i_reg_4;
  wire \wr_data[10]_i_1_n_0 ;
  wire \wr_data[12]_i_1_n_0 ;
  wire \wr_data[13]_i_1__0_n_0 ;
  wire \wr_data[14]_i_1_n_0 ;
  wire \wr_data[14]_i_2_n_0 ;
  wire \wr_data[6]_i_1__0_n_0 ;
  wire [3:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[13]_0 ;
  wire wr_en;
  wire \wr_reg_o_reg[2] ;
  wire [3:0]\NLW__inferred__24/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW__inferred__24/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__24/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED ;

  CARRY4 \_inferred__24/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__24/i__carry_n_0 ,\_inferred__24/i__carry_n_1 ,\_inferred__24/i__carry_n_2 ,\_inferred__24/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW__inferred__24/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \_inferred__24/i__carry__0 
       (.CI(\_inferred__24/i__carry_n_0 ),
        .CO({\NLW__inferred__24/i__carry__0_CO_UNCONNECTED [3:2],\_inferred__24/i__carry__0_n_2 ,\_inferred__24/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW__inferred__24/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0}));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8B8)) 
    \data[0][1]_i_1 
       (.I0(\data_reg[6][7]_0 [1]),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[4][1]_i_2_n_0 ),
        .I3(\data[0][1]_i_2_n_0 ),
        .I4(\data_reg[0][0]_0 ),
        .I5(\data_reg[0]_1 [1]),
        .O(\data[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h555D5555)) 
    \data[0][1]_i_2 
       (.I0(underflow),
        .I1(\data_reg[0][0]_0 ),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][2]_0 ),
        .I4(\data_reg[0]_1 [3]),
        .O(\data[0][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[0][2]_i_2 
       (.I0(\data_reg[0][0]_0 ),
        .I1(\data_reg[0]_1 [1]),
        .O(\data_reg[0][0]_2 ));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \data[0][3]_i_1 
       (.I0(\data[4][3]_i_5_n_0 ),
        .I1(\refresh_reg[1]_1 [1]),
        .I2(refresh_reg[3]),
        .I3(refresh_reg[2]),
        .I4(\data_reg[0][3]_2 ),
        .O(\refresh_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h2EEEEE2EE2222222)) 
    \data[0][3]_i_4 
       (.I0(dout[3]),
        .I1(underflow),
        .I2(\data_reg[0][0]_0 ),
        .I3(\data_reg[0]_1 [1]),
        .I4(\data_reg[0][2]_0 ),
        .I5(\data_reg[0]_1 [3]),
        .O(\goreg_bm.dout_i_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \data[0][3]_i_5 
       (.I0(dout[9]),
        .I1(underflow),
        .I2(dout[12]),
        .I3(dout[13]),
        .I4(dout[10]),
        .O(\goreg_bm.dout_i_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \data[0][4]_i_3 
       (.I0(\data_reg[0]_1 [3]),
        .I1(\data_reg[0][2]_0 ),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .O(\data_reg[0][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h303CAAAA)) 
    \data[0][5]_i_2 
       (.I0(dout[5]),
        .I1(\data_reg[0][7]_0 [0]),
        .I2(\data_reg[0][7]_0 [1]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h30CCAAAA)) 
    \data[0][6]_i_2 
       (.I0(dout[6]),
        .I1(\data_reg[0][7]_0 [2]),
        .I2(\data_reg[0][7]_0 [1]),
        .I3(\data_reg[0][7]_0 [0]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \data[0][6]_i_3 
       (.I0(\data_reg[0][0]_0 ),
        .I1(\data_reg[0]_1 [1]),
        .I2(\data_reg[0][2]_0 ),
        .I3(\data_reg[0]_1 [3]),
        .I4(\data_reg[0][3]_2 ),
        .O(\data_reg[0][0]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \data[11][7]_i_3 
       (.I0(\data[23][7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[11]),
        .I3(dout[13]),
        .I4(dout[12]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \data[13][7]_i_4 
       (.I0(dout[11]),
        .I1(update_i_reg_0),
        .I2(update_i_reg_4),
        .O(\goreg_bm.dout_i_reg[11] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[13][7]_i_5 
       (.I0(dout[8]),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[13]),
        .I4(dout[12]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[14][7]_i_3 
       (.I0(dout[13]),
        .I1(dout[12]),
        .I2(underflow),
        .O(\goreg_bm.dout_i_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[14][7]_i_4 
       (.I0(dout[9]),
        .I1(dout[10]),
        .O(\goreg_bm.dout_i_reg[9]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \data[15][7]_i_2 
       (.I0(dout[13]),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(dout[9]),
        .I4(dout[10]),
        .O(\goreg_bm.dout_i_reg[13]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \data[16][7]_i_2 
       (.I0(dout[13]),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(dout[10]),
        .O(\goreg_bm.dout_i_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \data[17][7]_i_2 
       (.I0(dout[8]),
        .I1(dout[11]),
        .I2(dout[13]),
        .I3(dout[9]),
        .I4(dout[10]),
        .O(\goreg_bm.dout_i_reg[8]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \data[18][7]_i_3 
       (.I0(dout[10]),
        .I1(dout[11]),
        .I2(dout[8]),
        .I3(dout[13]),
        .I4(dout[9]),
        .O(\goreg_bm.dout_i_reg[10] ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8B8)) 
    \data[1][1]_i_1 
       (.I0(\data_reg[6][7]_0 [1]),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[4][1]_i_2_n_0 ),
        .I3(\data[1][1]_i_2_n_0 ),
        .I4(\data_reg[1][0]_0 ),
        .I5(\data_reg[1]_0 [1]),
        .O(\data[1][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h555D5555)) 
    \data[1][1]_i_2 
       (.I0(underflow),
        .I1(\data_reg[1][0]_0 ),
        .I2(\data_reg[1]_0 [1]),
        .I3(\data_reg[1][2]_0 ),
        .I4(\data_reg[1]_0 [3]),
        .O(\data[1][1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data[1][2]_i_2 
       (.I0(\data_reg[1][0]_0 ),
        .I1(\data_reg[1]_0 [1]),
        .O(\data_reg[1][0]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \data[1][3]_i_1 
       (.I0(\data_reg[1][0]_3 ),
        .I1(refresh_reg[2]),
        .I2(refresh_reg[3]),
        .I3(\refresh_reg[1]_1 [1]),
        .I4(\data[4][3]_i_5_n_0 ),
        .I5(\data[1][3]_i_4_n_0 ),
        .O(\data[1][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \data[1][3]_i_4 
       (.I0(\data_reg[0][7]_0 [2]),
        .I1(\data_reg[0][7]_0 [0]),
        .I2(\data_reg[0][7]_0 [1]),
        .I3(\data_reg[0][3]_0 ),
        .O(\data[1][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2EEEEE2EE2222222)) 
    \data[1][3]_i_5 
       (.I0(dout[3]),
        .I1(underflow),
        .I2(\data_reg[1][0]_0 ),
        .I3(\data_reg[1]_0 [1]),
        .I4(\data_reg[1][2]_0 ),
        .I5(\data_reg[1]_0 [3]),
        .O(\goreg_bm.dout_i_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h30AA3CAA)) 
    \data[1][5]_i_2 
       (.I0(dout[5]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [1]),
        .I3(underflow),
        .I4(\data_reg[1][7]_0 [2]),
        .O(\goreg_bm.dout_i_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h30CCAAAA)) 
    \data[1][6]_i_2 
       (.I0(dout[6]),
        .I1(\data_reg[1][7]_0 [2]),
        .I2(\data_reg[1][7]_0 [1]),
        .I3(\data_reg[1][7]_0 [0]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[6]_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \data[1][6]_i_3 
       (.I0(\data_reg[1][0]_3 ),
        .I1(\data[4][3]_i_5_n_0 ),
        .I2(\data[2][3]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[21][7]_i_2 
       (.I0(dout[13]),
        .I1(dout[9]),
        .I2(dout[10]),
        .I3(dout[8]),
        .O(\goreg_bm.dout_i_reg[13]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[22][7]_i_2 
       (.I0(dout[8]),
        .I1(dout[13]),
        .O(\goreg_bm.dout_i_reg[8]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \data[23][7]_i_1 
       (.I0(dout[13]),
        .I1(dout[11]),
        .I2(dout[10]),
        .I3(\guf.guf1.underflow_i_reg_2 ),
        .I4(\data[23][7]_i_2_n_0 ),
        .I5(\data_reg[23][0]_0 ),
        .O(\data_reg[23]0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \data[23][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[8]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_4),
        .O(\data[23][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[27][7]_i_3 
       (.I0(dout[10]),
        .I1(dout[13]),
        .O(\goreg_bm.dout_i_reg[10]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[28][7]_i_1 
       (.I0(dout[13]),
        .I1(dout[9]),
        .I2(dout[11]),
        .I3(dout[10]),
        .I4(update_i_reg_2),
        .I5(\data_reg[28][0]_0 ),
        .O(\data_reg[28]0 ));
  LUT6 #(
    .INIT(64'h383CFFFF383C0000)) 
    \data[2][1]_i_2 
       (.I0(\data_reg_n_0_[2][2] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][1] ),
        .I3(\data_reg_n_0_[2][3] ),
        .I4(underflow),
        .I5(dout[1]),
        .O(\data_reg[2][2]_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15400000)) 
    \data[2][2]_i_2 
       (.I0(\data[2][3]_i_6_n_0 ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][1] ),
        .I3(\data_reg_n_0_[2][2] ),
        .I4(underflow),
        .I5(dout[2]),
        .O(\data_reg[2][0]_1 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \data[2][3]_i_1 
       (.I0(\data_reg[2][0]_3 ),
        .I1(\data[4][3]_i_5_n_0 ),
        .I2(\data[2][3]_i_4_n_0 ),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data_reg[1][7]_0 [2]),
        .I5(\data_reg[1][7]_0 [0]),
        .O(\data[2][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \data[2][3]_i_4 
       (.I0(\data[4][3]_i_19_n_0 ),
        .I1(\data[4][3]_i_18_n_0 ),
        .I2(\data_reg[0][3]_0 ),
        .I3(\data_reg[0][7]_0 [1]),
        .I4(\data_reg[0][7]_0 [0]),
        .I5(\data_reg[0][7]_0 [2]),
        .O(\data[2][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0444444440000000)) 
    \data[2][3]_i_5 
       (.I0(\data[2][3]_i_6_n_0 ),
        .I1(underflow),
        .I2(\data_reg_n_0_[2][1] ),
        .I3(\data_reg[2][0]_0 ),
        .I4(\data_reg_n_0_[2][2] ),
        .I5(\data_reg_n_0_[2][3] ),
        .O(\guf.guf1.underflow_i_reg_3 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAFFFFFFFF)) 
    \data[2][3]_i_6 
       (.I0(\data[2][5]_i_4_n_0 ),
        .I1(\data[2][3]_i_7_n_0 ),
        .I2(\data_reg[2][5]_0 ),
        .I3(\data_reg[2][4]_0 ),
        .I4(\data_reg[2][6]_0 ),
        .I5(\data[4][3]_i_14_n_0 ),
        .O(\data[2][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \data[2][3]_i_7 
       (.I0(\data_reg_n_0_[2][3] ),
        .I1(\data_reg_n_0_[2][2] ),
        .I2(\data_reg[2][0]_0 ),
        .I3(\data_reg_n_0_[2][1] ),
        .O(\data[2][3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[2][4]_i_2 
       (.I0(dout[4]),
        .I1(underflow),
        .O(\goreg_bm.dout_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \data[2][4]_i_3 
       (.I0(\data_reg_n_0_[2][2] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][1] ),
        .I3(\data_reg_n_0_[2][3] ),
        .I4(underflow),
        .I5(\data_reg[2][4]_0 ),
        .O(\data_reg[2][2]_1 ));
  LUT6 #(
    .INIT(64'h3D05FFFF3D050000)) 
    \data[2][5]_i_2 
       (.I0(\data[4][3]_i_14_n_0 ),
        .I1(\data_reg[2][4]_0 ),
        .I2(\data_reg[2][5]_0 ),
        .I3(\data[2][5]_i_4_n_0 ),
        .I4(underflow),
        .I5(dout[5]),
        .O(\data_reg[2][4]_1 ));
  LUT6 #(
    .INIT(64'hF1F1F1F1F1F1F100)) 
    \data[2][5]_i_3 
       (.I0(\data[4][3]_i_7_n_0 ),
        .I1(\data[4][3]_i_5_n_0 ),
        .I2(\data_reg[2][0]_3 ),
        .I3(\data[2][3]_i_6_n_0 ),
        .I4(\data_reg[2][4]_3 ),
        .I5(\data[2][5]_i_6_n_0 ),
        .O(\data_reg[0][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \data[2][5]_i_4 
       (.I0(\data_reg_n_0_[2][3] ),
        .I1(\data_reg_n_0_[2][1] ),
        .I2(\data_reg[2][0]_0 ),
        .I3(\data_reg_n_0_[2][2] ),
        .O(\data[2][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \data[2][5]_i_6 
       (.I0(dout[9]),
        .I1(dout[13]),
        .I2(dout[8]),
        .I3(dout[11]),
        .I4(dout[10]),
        .I5(\guf.guf1.underflow_i_reg_0 ),
        .O(\data[2][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[32][7]_i_2 
       (.I0(\goreg_bm.dout_i_reg[12]_1 ),
        .I1(dout[13]),
        .I2(dout[11]),
        .I3(dout[8]),
        .I4(dout[9]),
        .I5(dout[10]),
        .O(\goreg_bm.dout_i_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \data[34][7]_i_2 
       (.I0(\goreg_bm.dout_i_reg[9]_5 ),
        .I1(dout[8]),
        .I2(dout[10]),
        .I3(dout[11]),
        .I4(dout[12]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[8]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \data[35][7]_i_2 
       (.I0(dout[8]),
        .I1(dout[9]),
        .I2(dout[10]),
        .I3(dout[11]),
        .I4(dout[13]),
        .I5(dout[12]),
        .O(\goreg_bm.dout_i_reg[8]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \data[36][7]_i_2 
       (.I0(dout[8]),
        .I1(dout[13]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_4),
        .O(\goreg_bm.dout_i_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \data[36][7]_i_3 
       (.I0(dout[9]),
        .I1(underflow),
        .I2(dout[12]),
        .I3(dout[11]),
        .I4(dout[10]),
        .O(\goreg_bm.dout_i_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \data[37][7]_i_2 
       (.I0(dout[10]),
        .I1(dout[8]),
        .I2(dout[12]),
        .I3(dout[13]),
        .I4(dout[9]),
        .I5(dout[11]),
        .O(\goreg_bm.dout_i_reg[10]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \data[38][7]_i_3 
       (.I0(dout[12]),
        .I1(underflow),
        .I2(dout[9]),
        .I3(dout[10]),
        .I4(dout[11]),
        .O(\goreg_bm.dout_i_reg[12] ));
  LUT5 #(
    .INIT(32'hD5FFD500)) 
    \data[3][0]_i_2 
       (.I0(\data_reg[3][0]_0 ),
        .I1(\data_reg[3][1]_0 ),
        .I2(\data_reg[3][2]_0 ),
        .I3(underflow),
        .I4(dout[0]),
        .O(\data_reg[3][0]_1 ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \data[3][2]_i_2 
       (.I0(\data_reg[3][2]_0 ),
        .I1(\data_reg[3][0]_0 ),
        .I2(\data_reg[3][1]_0 ),
        .I3(underflow),
        .I4(dout[2]),
        .O(\data_reg[3][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \data[3][7]_i_5 
       (.I0(underflow),
        .I1(dout[8]),
        .I2(dout[9]),
        .I3(dout[10]),
        .I4(dout[11]),
        .O(\guf.guf1.underflow_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \data[3][7]_i_6 
       (.I0(dout[12]),
        .I1(dout[13]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_4),
        .O(\goreg_bm.dout_i_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \data[40][7]_i_2 
       (.I0(dout[12]),
        .I1(underflow),
        .I2(dout[9]),
        .O(\goreg_bm.dout_i_reg[12]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[42][7]_i_3 
       (.I0(dout[8]),
        .I1(dout[12]),
        .I2(underflow),
        .O(\goreg_bm.dout_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \data[45][7]_i_2 
       (.I0(dout[9]),
        .I1(underflow),
        .I2(dout[12]),
        .I3(dout[13]),
        .I4(dout[10]),
        .O(\goreg_bm.dout_i_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \data[46][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[13]),
        .I2(dout[10]),
        .I3(dout[11]),
        .I4(\guf.guf1.underflow_i_reg_0 ),
        .I5(dout[8]),
        .O(\goreg_bm.dout_i_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \data[47][7]_i_3 
       (.I0(dout[12]),
        .I1(underflow),
        .I2(update_i_reg_0),
        .I3(update_i_reg_4),
        .O(\goreg_bm.dout_i_reg[12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[48][7]_i_2 
       (.I0(underflow),
        .I1(dout[9]),
        .I2(dout[8]),
        .O(\guf.guf1.underflow_i_reg_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data[49][7]_i_3 
       (.I0(dout[10]),
        .I1(dout[11]),
        .O(\goreg_bm.dout_i_reg[10]_3 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8BBB8B8)) 
    \data[4][1]_i_1 
       (.I0(\data_reg[6][7]_0 [1]),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[4][1]_i_2_n_0 ),
        .I3(\data[4][1]_i_3_n_0 ),
        .I4(\data_reg[5][3]_0 ),
        .I5(\data[4][3]_i_12_n_0 ),
        .O(\data[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[4][1]_i_2 
       (.I0(dout[1]),
        .I1(underflow),
        .O(\data[4][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \data[4][1]_i_3 
       (.I0(underflow),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg[4][0]_0 ),
        .O(\data[4][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \data[4][2]_i_2 
       (.I0(\data_reg_n_0_[4][2] ),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg[4][0]_0 ),
        .O(\data_reg[4][2]_0 ));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \data[4][3]_i_1 
       (.I0(\data_reg[4][3]_1 ),
        .I1(\data[4][3]_i_4_n_0 ),
        .I2(\data[4][3]_i_5_n_0 ),
        .I3(\data[4][3]_i_6_n_0 ),
        .I4(\data[4][3]_i_7_n_0 ),
        .O(\wr_reg_o_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hD5557FFF)) 
    \data[4][3]_i_10 
       (.I0(underflow),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg_n_0_[4][2] ),
        .I4(\data_reg_n_0_[4][3] ),
        .O(\data[4][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F1F300F3)) 
    \data[4][3]_i_11 
       (.I0(\data[4][3]_i_21_n_0 ),
        .I1(\data[4][3]_i_22_n_0 ),
        .I2(\data[4][3]_i_23_n_0 ),
        .I3(\data[4][3]_i_24_n_0 ),
        .I4(\data[4][3]_i_25_n_0 ),
        .I5(\_inferred__24/i__carry__0_n_2 ),
        .O(\data_reg[5][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \data[4][3]_i_12 
       (.I0(\data_reg_n_0_[4][3] ),
        .I1(\data_reg_n_0_[4][2] ),
        .I2(\data_reg_n_0_[4][1] ),
        .I3(\data_reg[4][0]_0 ),
        .O(\data[4][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \data[4][3]_i_14 
       (.I0(\data_reg_n_0_[2][3] ),
        .I1(\data_reg_n_0_[2][1] ),
        .I2(\data_reg_n_0_[2][2] ),
        .I3(\data_reg[2][6]_0 ),
        .I4(\data_reg[2][4]_0 ),
        .I5(\data_reg[2][0]_0 ),
        .O(\data[4][3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \data[4][3]_i_15 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][2] ),
        .O(\data[4][3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data[4][3]_i_16 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg_n_0_[2][3] ),
        .O(\data[4][3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[4][3]_i_17 
       (.I0(\data_reg[0][7]_0 [2]),
        .I1(\data_reg[0][7]_0 [0]),
        .O(\data[4][3]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \data[4][3]_i_18 
       (.I0(\data_reg[1]_0 [3]),
        .I1(\data_reg[1][2]_0 ),
        .I2(\data_reg[1]_0 [1]),
        .I3(\data_reg[1][0]_0 ),
        .O(\data[4][3]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[4][3]_i_19 
       (.I0(\refresh_reg[1]_1 [1]),
        .I1(refresh_reg[3]),
        .I2(refresh_reg[2]),
        .O(\data[4][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8BBB8B8)) 
    \data[4][3]_i_2 
       (.I0(\data_reg[6][7]_0 [3]),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[4][3]_i_9_n_0 ),
        .I3(\data[4][3]_i_10_n_0 ),
        .I4(\data_reg[5][3]_0 ),
        .I5(\data[4][3]_i_12_n_0 ),
        .O(\data[4][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \data[4][3]_i_20 
       (.I0(\data_reg[1][7]_0 [0]),
        .I1(\data_reg[1][7]_0 [2]),
        .I2(\data_reg[1][7]_0 [1]),
        .O(\data[4][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000001200000000)) 
    \data[4][3]_i_21 
       (.I0(\data_reg_n_0_[5][3] ),
        .I1(\data_reg[5][2]_0 ),
        .I2(\data_reg[5][4]_0 ),
        .I3(\data[4][3]_i_26_n_0 ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data[4][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \data[4][3]_i_22 
       (.I0(\data_reg[4][7]_0 ),
        .I1(\data_reg[4][6]_0 ),
        .I2(\data_reg[4][5]_0 ),
        .I3(\data_reg_n_0_[4][2] ),
        .I4(\data_reg_n_0_[4][1] ),
        .I5(\data_reg[4][0]_0 ),
        .O(\data[4][3]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data[4][3]_i_23 
       (.I0(\data_reg_n_0_[4][3] ),
        .I1(\data_reg[4][4]_0 ),
        .O(\data[4][3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \data[4][3]_i_24 
       (.I0(\data[4][3]_i_27_n_0 ),
        .I1(\data_reg_n_0_[4][2] ),
        .I2(\data_reg_n_0_[4][1] ),
        .I3(\data_reg[5][6]_0 ),
        .I4(\data_reg[5][7]_0 ),
        .I5(\data_reg[4][0]_0 ),
        .O(\data[4][3]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \data[4][3]_i_25 
       (.I0(\data_reg[5][4]_0 ),
        .I1(\data_reg[5][2]_0 ),
        .I2(\data_reg_n_0_[5][3] ),
        .I3(\data_reg[5][0]_0 ),
        .I4(\data[4][3]_i_28_n_0 ),
        .O(\data[4][3]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \data[4][3]_i_26 
       (.I0(\data_reg[5][5]_0 ),
        .I1(\data_reg[4][5]_0 ),
        .O(\data[4][3]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data[4][3]_i_27 
       (.I0(\data_reg[4][7]_0 ),
        .I1(\data_reg[4][6]_0 ),
        .O(\data[4][3]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[4][3]_i_28 
       (.I0(\data_reg[4][4]_0 ),
        .I1(\data_reg_n_0_[4][3] ),
        .I2(\data_reg[4][5]_0 ),
        .I3(\data_reg[5][5]_0 ),
        .O(\data[4][3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAFFAAFFAACF)) 
    \data[4][3]_i_4 
       (.I0(\data[4][3]_i_14_n_0 ),
        .I1(\data_reg[2][6]_0 ),
        .I2(\data_reg[2][4]_0 ),
        .I3(\data_reg[2][5]_0 ),
        .I4(\data_reg_n_0_[2][3] ),
        .I5(\data[4][3]_i_15_n_0 ),
        .O(\data[4][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \data[4][3]_i_5 
       (.I0(\data_reg[6][0]_0 ),
        .I1(refresh_reg[4]),
        .I2(refresh_reg[5]),
        .I3(underflow),
        .I4(\refresh_reg[6]_inv_0 ),
        .I5(\refresh_reg[1]_1 [0]),
        .O(\data[4][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FDFF)) 
    \data[4][3]_i_6 
       (.I0(\data_reg[2][6]_0 ),
        .I1(\data_reg[2][4]_0 ),
        .I2(\data_reg[2][5]_0 ),
        .I3(\data_reg_n_0_[2][2] ),
        .I4(\data_reg[2][0]_0 ),
        .I5(\data[4][3]_i_16_n_0 ),
        .O(\data[4][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \data[4][3]_i_7 
       (.I0(\data[4][3]_i_17_n_0 ),
        .I1(\data_reg[0][7]_0 [1]),
        .I2(\data_reg[0][3]_0 ),
        .I3(\data[4][3]_i_18_n_0 ),
        .I4(\data[4][3]_i_19_n_0 ),
        .I5(\data[4][3]_i_20_n_0 ),
        .O(\data[4][3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[4][3]_i_9 
       (.I0(dout[3]),
        .I1(underflow),
        .O(\data[4][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABABAAABA)) 
    \data[4][4]_i_2 
       (.I0(\goreg_bm.dout_i_reg[4]_0 ),
        .I1(\data[4][4]_i_3_n_0 ),
        .I2(\data[4][5]_i_5_n_0 ),
        .I3(\data[4][3]_i_24_n_0 ),
        .I4(\data[4][3]_i_25_n_0 ),
        .I5(\_inferred__24/i__carry__0_n_2 ),
        .O(\goreg_bm.dout_i_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data[4][4]_i_3 
       (.I0(\data_reg[4][4]_0 ),
        .I1(underflow),
        .O(\data[4][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hED)) 
    \data[4][5]_i_10 
       (.I0(\data_reg[5][4]_0 ),
        .I1(\data_reg[5][2]_0 ),
        .I2(\data_reg_n_0_[5][3] ),
        .O(\data[4][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABABAAABA)) 
    \data[4][5]_i_2 
       (.I0(\data[6][5]_i_2_n_0 ),
        .I1(\data[4][5]_i_4_n_0 ),
        .I2(\data[4][5]_i_5_n_0 ),
        .I3(\data[4][3]_i_24_n_0 ),
        .I4(\data[4][3]_i_25_n_0 ),
        .I5(\_inferred__24/i__carry__0_n_2 ),
        .O(\goreg_bm.dout_i_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000004404)) 
    \data[4][5]_i_3 
       (.I0(\data[4][3]_i_12_n_0 ),
        .I1(\data[4][5]_i_5_n_0 ),
        .I2(\data[4][3]_i_24_n_0 ),
        .I3(\data[4][3]_i_25_n_0 ),
        .I4(\_inferred__24/i__carry__0_n_2 ),
        .I5(\data_reg[4][4]_2 ),
        .O(\data_reg[4][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \data[4][5]_i_4 
       (.I0(underflow),
        .I1(\data_reg[4][4]_0 ),
        .I2(\data_reg[4][5]_0 ),
        .O(\data[4][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBABB)) 
    \data[4][5]_i_5 
       (.I0(\data[4][3]_i_23_n_0 ),
        .I1(\data[4][3]_i_22_n_0 ),
        .I2(\data[4][5]_i_7_n_0 ),
        .I3(\data[4][5]_i_8_n_0 ),
        .I4(\data[4][5]_i_9_n_0 ),
        .I5(\data[4][5]_i_10_n_0 ),
        .O(\data[4][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[4][5]_i_7 
       (.I0(\data_reg[4][0]_0 ),
        .I1(\data_reg[5][7]_0 ),
        .I2(\data_reg[5][6]_0 ),
        .O(\data[4][5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \data[4][5]_i_8 
       (.I0(\data_reg_n_0_[4][1] ),
        .I1(\data_reg_n_0_[4][2] ),
        .I2(\data_reg[4][6]_0 ),
        .I3(\data_reg[4][7]_0 ),
        .O(\data[4][5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[4][5]_i_9 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data_reg[4][5]_0 ),
        .I3(\data_reg[5][5]_0 ),
        .O(\data[4][5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[52][7]_i_4 
       (.I0(dout[10]),
        .I1(dout[13]),
        .O(\goreg_bm.dout_i_reg[10]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \data[53][7]_i_2 
       (.I0(dout[12]),
        .I1(underflow),
        .I2(dout[10]),
        .O(\goreg_bm.dout_i_reg[12]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[54][7]_i_2 
       (.I0(dout[11]),
        .I1(dout[8]),
        .I2(dout[12]),
        .I3(dout[10]),
        .O(\goreg_bm.dout_i_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \data[55][7]_i_3 
       (.I0(dout[11]),
        .I1(dout[9]),
        .I2(dout[13]),
        .I3(dout[8]),
        .I4(dout[10]),
        .O(\goreg_bm.dout_i_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \data[56][7]_i_2 
       (.I0(dout[11]),
        .I1(dout[10]),
        .I2(dout[8]),
        .I3(dout[13]),
        .O(\goreg_bm.dout_i_reg[11]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \data[56][7]_i_3 
       (.I0(dout[9]),
        .I1(dout[12]),
        .I2(underflow),
        .O(\goreg_bm.dout_i_reg[9]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \data[57][7]_i_2 
       (.I0(dout[10]),
        .I1(dout[9]),
        .I2(dout[8]),
        .I3(dout[11]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \data[58][7]_i_2 
       (.I0(underflow),
        .I1(update_i_reg_0),
        .I2(update_i_reg_4),
        .O(\guf.guf1.underflow_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[58][7]_i_3 
       (.I0(dout[10]),
        .I1(dout[8]),
        .I2(dout[12]),
        .I3(dout[11]),
        .O(\goreg_bm.dout_i_reg[10]_8 ));
  LUT2 #(
    .INIT(4'h7)) 
    \data[59][7]_i_3 
       (.I0(dout[9]),
        .I1(dout[13]),
        .O(\goreg_bm.dout_i_reg[9]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \data[59][7]_i_4 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_4),
        .I2(dout[12]),
        .I3(underflow),
        .O(update_i_reg_3));
  LUT6 #(
    .INIT(64'h0000EF00DD000000)) 
    \data[5][1]_i_2 
       (.I0(\data_reg_n_0_[5][3] ),
        .I1(\data_reg[5][2]_0 ),
        .I2(\data_reg[5][4]_0 ),
        .I3(underflow),
        .I4(\data_reg[5][0]_0 ),
        .I5(\data_reg_n_0_[5][1] ),
        .O(\data_reg[5][3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[5][2]_i_2 
       (.I0(\data_reg_n_0_[5][1] ),
        .I1(\data_reg[5][0]_0 ),
        .O(\data_reg[5][1]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \data[5][3]_i_1 
       (.I0(\data_reg[5][0]_3 ),
        .I1(\data_reg[5][3]_0 ),
        .I2(\data_reg[1][5]_0 ),
        .O(\data[5][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \data[5][3]_i_4 
       (.I0(\data[2][3]_i_4_n_0 ),
        .I1(\data_reg[1][7]_0 [1]),
        .I2(\data[5][3]_i_6_n_0 ),
        .I3(\data[4][3]_i_6_n_0 ),
        .I4(\data[4][3]_i_5_n_0 ),
        .I5(\data[4][3]_i_4_n_0 ),
        .O(\data_reg[1][5]_0 ));
  LUT6 #(
    .INIT(64'h7B80FFFF7B800000)) 
    \data[5][3]_i_5 
       (.I0(\data_reg[5][2]_0 ),
        .I1(\data_reg[5][0]_0 ),
        .I2(\data_reg_n_0_[5][1] ),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(underflow),
        .I5(dout[3]),
        .O(\data_reg[5][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[5][3]_i_6 
       (.I0(\data_reg[1][7]_0 [2]),
        .I1(\data_reg[1][7]_0 [0]),
        .O(\data[5][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \data[5][4]_i_4 
       (.I0(\data_reg_n_0_[5][3] ),
        .I1(\data_reg[5][2]_0 ),
        .I2(\data_reg[5][0]_0 ),
        .I3(\data_reg_n_0_[5][1] ),
        .O(\data_reg[5][3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00240020)) 
    \data[5][4]_i_5 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data_reg_n_0_[5][3] ),
        .I3(\data_reg[5][2]_0 ),
        .I4(\data_reg[5][4]_0 ),
        .O(\data_reg[5][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[61][7]_i_4 
       (.I0(dout[8]),
        .I1(dout[11]),
        .O(\goreg_bm.dout_i_reg[8]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00000900)) 
    \data[61][7]_i_5 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_4),
        .I2(underflow),
        .I3(dout[12]),
        .I4(dout[9]),
        .O(update_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00000900)) 
    \data[62][7]_i_3 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_4),
        .I2(underflow),
        .I3(dout[12]),
        .I4(dout[8]),
        .O(update_i_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[62][7]_i_4 
       (.I0(dout[11]),
        .I1(dout[10]),
        .I2(dout[13]),
        .I3(dout[9]),
        .O(\goreg_bm.dout_i_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \data[63][7]_i_3 
       (.I0(dout[10]),
        .I1(dout[9]),
        .I2(dout[11]),
        .I3(dout[8]),
        .O(\goreg_bm.dout_i_reg[10]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data[63][7]_i_4 
       (.I0(underflow),
        .I1(dout[12]),
        .O(\guf.guf1.underflow_i_reg_2 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8B8)) 
    \data[6][1]_i_1 
       (.I0(\data_reg[6][7]_0 [1]),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[4][1]_i_2_n_0 ),
        .I3(\data[6][1]_i_2_n_0 ),
        .I4(\data_reg[6]_2 [1]),
        .I5(Q[0]),
        .O(\data[6][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \data[6][1]_i_2 
       (.I0(Q[1]),
        .I1(\data_reg[6]_2 [3]),
        .I2(Q[0]),
        .I3(\data_reg[6]_2 [1]),
        .I4(underflow),
        .O(\data[6][1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data[6][2]_i_2 
       (.I0(\data_reg[6]_2 [1]),
        .I1(Q[0]),
        .O(\data_reg[6][1]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8BBB8B8)) 
    \data[6][3]_i_1 
       (.I0(\data_reg[6][6]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[6][7]_i_4_n_0 ),
        .I3(\data[6][3]_i_3_n_0 ),
        .I4(\data[6][7]_i_6_n_0 ),
        .I5(\data_reg[5][3]_0 ),
        .O(\data[6][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \data[6][3]_i_3 
       (.I0(\data[4][3]_i_4_n_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data[6][3]_i_5_n_0 ),
        .I3(\data_reg_n_0_[5][1] ),
        .I4(\data_reg[5][0]_0 ),
        .I5(\data[6][7]_i_9_n_0 ),
        .O(\data[6][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3CF0C0F0AAAAAAAA)) 
    \data[6][3]_i_4 
       (.I0(dout[3]),
        .I1(Q[1]),
        .I2(\data_reg[6]_2 [3]),
        .I3(Q[0]),
        .I4(\data_reg[6]_2 [1]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[6][3]_i_5 
       (.I0(\data_reg[5][2]_0 ),
        .I1(\data_reg_n_0_[5][3] ),
        .O(\data[6][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8BBBBB8)) 
    \data[6][5]_i_1 
       (.I0(\data_reg[6][7]_0 [5]),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[6][5]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(\data_reg[6]_2 [5]),
        .I5(\data[6][5]_i_3_n_0 ),
        .O(\data[6][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[6][5]_i_2 
       (.I0(dout[5]),
        .I1(underflow),
        .O(\data[6][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \data[6][5]_i_3 
       (.I0(Q[3]),
        .I1(\data_reg[6]_2 [7]),
        .I2(Q[2]),
        .I3(\data_reg[6]_2 [5]),
        .I4(underflow),
        .O(\data[6][5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data[6][6]_i_2 
       (.I0(Q[2]),
        .I1(\data_reg[6]_2 [5]),
        .O(\data_reg[6][4]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8BBB8B8)) 
    \data[6][7]_i_1 
       (.I0(\data_reg[6][6]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[6][7]_i_4_n_0 ),
        .I3(\data[6][7]_i_5_n_0 ),
        .I4(\data[6][7]_i_6_n_0 ),
        .I5(\data_reg[5][3]_0 ),
        .O(\data[6][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \data[6][7]_i_10 
       (.I0(\data_reg[5][4]_0 ),
        .I1(\data_reg[5][2]_0 ),
        .I2(\data_reg_n_0_[5][3] ),
        .I3(\data_reg_n_0_[5][1] ),
        .I4(\data_reg[5][0]_0 ),
        .O(\data[6][7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \data[6][7]_i_11 
       (.I0(\data_reg[6]_2 [1]),
        .I1(Q[0]),
        .I2(\data_reg[6]_2 [3]),
        .I3(Q[1]),
        .O(\data[6][7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5FF5DFFD5005D00D)) 
    \data[6][7]_i_2 
       (.I0(\data[6][7]_i_7_n_0 ),
        .I1(dout[7]),
        .I2(update_i_reg_4),
        .I3(update_i_reg_0),
        .I4(underflow),
        .I5(\data_reg[6][7]_0 [7]),
        .O(\data[6][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \data[6][7]_i_4 
       (.I0(dout[11]),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(\guf.guf1.underflow_i_reg_0 ),
        .I4(dout[13]),
        .I5(dout[8]),
        .O(\data[6][7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \data[6][7]_i_5 
       (.I0(\data[6][7]_i_9_n_0 ),
        .I1(\data[6][7]_i_10_n_0 ),
        .I2(\data[4][3]_i_4_n_0 ),
        .I3(\data[6][7]_i_11_n_0 ),
        .O(\data[6][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \data[6][7]_i_6 
       (.I0(\data[4][3]_i_6_n_0 ),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [2]),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data[2][3]_i_4_n_0 ),
        .O(\data[6][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hD57F75FF)) 
    \data[6][7]_i_7 
       (.I0(underflow),
        .I1(\data_reg[6]_2 [5]),
        .I2(Q[2]),
        .I3(\data_reg[6]_2 [7]),
        .I4(Q[3]),
        .O(\data[6][7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[6][7]_i_8 
       (.I0(underflow),
        .I1(dout[12]),
        .O(\guf.guf1.underflow_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \data[6][7]_i_9 
       (.I0(\refresh_reg[1]_1 [0]),
        .I1(\refresh_reg[6]_inv_0 ),
        .I2(underflow),
        .I3(refresh_reg[5]),
        .I4(refresh_reg[4]),
        .O(\data[6][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[7][7]_i_2 
       (.I0(\data[23][7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[11]),
        .I3(dout[13]),
        .I4(dout[12]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[10]_0 ));
  FDRE \data_reg[0][0] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[1]_0 ),
        .D(\data_reg[0][0]_3 ),
        .Q(\data_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[0][1] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[1]_0 ),
        .D(\data[0][1]_i_1_n_0 ),
        .Q(\data_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \data_reg[0][2] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[1]_0 ),
        .D(\data_reg[0][2]_1 ),
        .Q(\data_reg[0][2]_0 ),
        .R(1'b0));
  FDRE \data_reg[0][3] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[1]_0 ),
        .D(\data_reg[0][3]_1 ),
        .Q(\data_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \data_reg[0][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][4]_0 ),
        .Q(\data_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[0][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][5]_1 ),
        .Q(\data_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[0][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][6]_0 ),
        .Q(\data_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[0][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][7]_1 ),
        .Q(\data_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[10][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[10]_57 [0]),
        .R(1'b0));
  FDRE \data_reg[10][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[10]_57 [1]),
        .R(1'b0));
  FDRE \data_reg[10][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[10]_57 [2]),
        .R(1'b0));
  FDRE \data_reg[10][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[10]_57 [3]),
        .R(1'b0));
  FDRE \data_reg[10][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[10]_57 [4]),
        .R(1'b0));
  FDRE \data_reg[10][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[10]_57 [5]),
        .R(1'b0));
  FDRE \data_reg[10][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[10]_57 [6]),
        .R(1'b0));
  FDRE \data_reg[10][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[10]_57 [7]),
        .R(1'b0));
  FDRE \data_reg[11][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[11]_56 [0]),
        .R(1'b0));
  FDRE \data_reg[11][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[11]_56 [1]),
        .R(1'b0));
  FDRE \data_reg[11][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[11]_56 [2]),
        .R(1'b0));
  FDRE \data_reg[11][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[11]_56 [3]),
        .R(1'b0));
  FDRE \data_reg[11][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[11]_56 [4]),
        .R(1'b0));
  FDRE \data_reg[11][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[11]_56 [5]),
        .R(1'b0));
  FDRE \data_reg[11][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[11]_56 [6]),
        .R(1'b0));
  FDRE \data_reg[11][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[11]_56 [7]),
        .R(1'b0));
  FDRE \data_reg[12][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[12]_55 [0]),
        .R(1'b0));
  FDRE \data_reg[12][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[12]_55 [1]),
        .R(1'b0));
  FDRE \data_reg[12][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[12]_55 [2]),
        .R(1'b0));
  FDRE \data_reg[12][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[12]_55 [3]),
        .R(1'b0));
  FDRE \data_reg[12][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[12]_55 [4]),
        .R(1'b0));
  FDRE \data_reg[12][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[12]_55 [5]),
        .R(1'b0));
  FDRE \data_reg[12][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[12]_55 [6]),
        .R(1'b0));
  FDRE \data_reg[12][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[12]_55 [7]),
        .R(1'b0));
  FDRE \data_reg[13][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[13]_54 [0]),
        .R(1'b0));
  FDRE \data_reg[13][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[13]_54 [1]),
        .R(1'b0));
  FDRE \data_reg[13][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[13]_54 [2]),
        .R(1'b0));
  FDRE \data_reg[13][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[13]_54 [3]),
        .R(1'b0));
  FDRE \data_reg[13][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[13]_54 [4]),
        .R(1'b0));
  FDRE \data_reg[13][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[13]_54 [5]),
        .R(1'b0));
  FDRE \data_reg[13][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[13]_54 [6]),
        .R(1'b0));
  FDRE \data_reg[13][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[13]_54 [7]),
        .R(1'b0));
  FDRE \data_reg[14][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[14]_53 [0]),
        .R(1'b0));
  FDRE \data_reg[14][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[14]_53 [1]),
        .R(1'b0));
  FDRE \data_reg[14][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[14]_53 [2]),
        .R(1'b0));
  FDRE \data_reg[14][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[14]_53 [3]),
        .R(1'b0));
  FDRE \data_reg[14][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[14]_53 [4]),
        .R(1'b0));
  FDRE \data_reg[14][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[14]_53 [5]),
        .R(1'b0));
  FDRE \data_reg[14][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[14]_53 [6]),
        .R(1'b0));
  FDRE \data_reg[14][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[14]_53 [7]),
        .R(1'b0));
  FDRE \data_reg[15][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[15]_52 [0]),
        .R(1'b0));
  FDRE \data_reg[15][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[15]_52 [1]),
        .R(1'b0));
  FDRE \data_reg[15][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[15]_52 [2]),
        .R(1'b0));
  FDRE \data_reg[15][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[15]_52 [3]),
        .R(1'b0));
  FDRE \data_reg[15][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[15]_52 [4]),
        .R(1'b0));
  FDRE \data_reg[15][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[15]_52 [5]),
        .R(1'b0));
  FDRE \data_reg[15][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[15]_52 [6]),
        .R(1'b0));
  FDRE \data_reg[15][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[15]_52 [7]),
        .R(1'b0));
  FDRE \data_reg[16][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[16]_51 [0]),
        .R(1'b0));
  FDRE \data_reg[16][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[16]_51 [1]),
        .R(1'b0));
  FDRE \data_reg[16][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[16]_51 [2]),
        .R(1'b0));
  FDRE \data_reg[16][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[16]_51 [3]),
        .R(1'b0));
  FDRE \data_reg[16][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[16]_51 [4]),
        .R(1'b0));
  FDRE \data_reg[16][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[16]_51 [5]),
        .R(1'b0));
  FDRE \data_reg[16][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[16]_51 [6]),
        .R(1'b0));
  FDRE \data_reg[16][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[16]_51 [7]),
        .R(1'b0));
  FDRE \data_reg[17][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[17]_50 [0]),
        .R(1'b0));
  FDRE \data_reg[17][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[17]_50 [1]),
        .R(1'b0));
  FDRE \data_reg[17][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[17]_50 [2]),
        .R(1'b0));
  FDRE \data_reg[17][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[17]_50 [3]),
        .R(1'b0));
  FDRE \data_reg[17][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[17]_50 [4]),
        .R(1'b0));
  FDRE \data_reg[17][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[17]_50 [5]),
        .R(1'b0));
  FDRE \data_reg[17][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[17]_50 [6]),
        .R(1'b0));
  FDRE \data_reg[17][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[17]_50 [7]),
        .R(1'b0));
  FDRE \data_reg[18][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[18]_49 [0]),
        .R(1'b0));
  FDRE \data_reg[18][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[18]_49 [1]),
        .R(1'b0));
  FDRE \data_reg[18][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[18]_49 [2]),
        .R(1'b0));
  FDRE \data_reg[18][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[18]_49 [3]),
        .R(1'b0));
  FDRE \data_reg[18][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[18]_49 [4]),
        .R(1'b0));
  FDRE \data_reg[18][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[18]_49 [5]),
        .R(1'b0));
  FDRE \data_reg[18][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[18]_49 [6]),
        .R(1'b0));
  FDRE \data_reg[18][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[18]_49 [7]),
        .R(1'b0));
  FDRE \data_reg[19][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[19]_48 [0]),
        .R(1'b0));
  FDRE \data_reg[19][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[19]_48 [1]),
        .R(1'b0));
  FDRE \data_reg[19][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[19]_48 [2]),
        .R(1'b0));
  FDRE \data_reg[19][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[19]_48 [3]),
        .R(1'b0));
  FDRE \data_reg[19][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[19]_48 [4]),
        .R(1'b0));
  FDRE \data_reg[19][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[19]_48 [5]),
        .R(1'b0));
  FDRE \data_reg[19][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[19]_48 [6]),
        .R(1'b0));
  FDRE \data_reg[19][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[19]_48 [7]),
        .R(1'b0));
  FDRE \data_reg[1][0] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data_reg[1][0]_2 ),
        .Q(\data_reg[1][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[1][1] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][1]_i_1_n_0 ),
        .Q(\data_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[1][2] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data_reg[1][2]_1 ),
        .Q(\data_reg[1][2]_0 ),
        .R(1'b0));
  FDRE \data_reg[1][3] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data_reg[1][3]_0 ),
        .Q(\data_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[1][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][4]_0 ),
        .Q(\data_reg[1][7]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[1][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][5]_1 ),
        .Q(\data_reg[1][7]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[1][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][6]_0 ),
        .Q(\data_reg[1][7]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[1][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][7]_1 ),
        .Q(\data_reg[1][7]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[20][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[20]_47 [0]),
        .R(1'b0));
  FDRE \data_reg[20][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[20]_47 [1]),
        .R(1'b0));
  FDRE \data_reg[20][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[20]_47 [2]),
        .R(1'b0));
  FDRE \data_reg[20][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[20]_47 [3]),
        .R(1'b0));
  FDRE \data_reg[20][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[20]_47 [4]),
        .R(1'b0));
  FDRE \data_reg[20][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[20]_47 [5]),
        .R(1'b0));
  FDRE \data_reg[20][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[20]_47 [6]),
        .R(1'b0));
  FDRE \data_reg[20][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[20]_47 [7]),
        .R(1'b0));
  FDRE \data_reg[21][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[21]_46 [0]),
        .R(1'b0));
  FDRE \data_reg[21][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[21]_46 [1]),
        .R(1'b0));
  FDRE \data_reg[21][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[21]_46 [2]),
        .R(1'b0));
  FDRE \data_reg[21][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[21]_46 [3]),
        .R(1'b0));
  FDRE \data_reg[21][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[21]_46 [4]),
        .R(1'b0));
  FDRE \data_reg[21][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[21]_46 [5]),
        .R(1'b0));
  FDRE \data_reg[21][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[21]_46 [6]),
        .R(1'b0));
  FDRE \data_reg[21][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[21]_46 [7]),
        .R(1'b0));
  FDRE \data_reg[22][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[22]_45 [0]),
        .R(1'b0));
  FDRE \data_reg[22][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[22]_45 [1]),
        .R(1'b0));
  FDRE \data_reg[22][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[22]_45 [2]),
        .R(1'b0));
  FDRE \data_reg[22][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[22]_45 [3]),
        .R(1'b0));
  FDRE \data_reg[22][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[22]_45 [4]),
        .R(1'b0));
  FDRE \data_reg[22][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[22]_45 [5]),
        .R(1'b0));
  FDRE \data_reg[22][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[22]_45 [6]),
        .R(1'b0));
  FDRE \data_reg[22][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[22]_45 [7]),
        .R(1'b0));
  FDRE \data_reg[23][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[23]0 ),
        .D(D[0]),
        .Q(\data_reg[23]_44 [0]),
        .R(1'b0));
  FDRE \data_reg[23][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[23]0 ),
        .D(D[1]),
        .Q(\data_reg[23]_44 [1]),
        .R(1'b0));
  FDRE \data_reg[23][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[23]0 ),
        .D(D[2]),
        .Q(\data_reg[23]_44 [2]),
        .R(1'b0));
  FDRE \data_reg[23][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[23]0 ),
        .D(D[3]),
        .Q(\data_reg[23]_44 [3]),
        .R(1'b0));
  FDRE \data_reg[23][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[23]0 ),
        .D(D[4]),
        .Q(\data_reg[23]_44 [4]),
        .R(1'b0));
  FDRE \data_reg[23][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[23]0 ),
        .D(D[5]),
        .Q(\data_reg[23]_44 [5]),
        .R(1'b0));
  FDRE \data_reg[23][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[23]0 ),
        .D(D[6]),
        .Q(\data_reg[23]_44 [6]),
        .R(1'b0));
  FDRE \data_reg[23][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[23]0 ),
        .D(D[7]),
        .Q(\data_reg[23]_44 [7]),
        .R(1'b0));
  FDRE \data_reg[24][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[24]_43 [0]),
        .R(1'b0));
  FDRE \data_reg[24][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[24]_43 [1]),
        .R(1'b0));
  FDRE \data_reg[24][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[24]_43 [2]),
        .R(1'b0));
  FDRE \data_reg[24][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[24]_43 [3]),
        .R(1'b0));
  FDRE \data_reg[24][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[24]_43 [4]),
        .R(1'b0));
  FDRE \data_reg[24][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[24]_43 [5]),
        .R(1'b0));
  FDRE \data_reg[24][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[24]_43 [6]),
        .R(1'b0));
  FDRE \data_reg[24][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[24]_43 [7]),
        .R(1'b0));
  FDRE \data_reg[25][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[25]_42 [0]),
        .R(1'b0));
  FDRE \data_reg[25][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[25]_42 [1]),
        .R(1'b0));
  FDRE \data_reg[25][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[25]_42 [2]),
        .R(1'b0));
  FDRE \data_reg[25][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[25]_42 [3]),
        .R(1'b0));
  FDRE \data_reg[25][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[25]_42 [4]),
        .R(1'b0));
  FDRE \data_reg[25][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[25]_42 [5]),
        .R(1'b0));
  FDRE \data_reg[25][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[25]_42 [6]),
        .R(1'b0));
  FDRE \data_reg[25][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[25]_42 [7]),
        .R(1'b0));
  FDRE \data_reg[26][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[26][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[26]_41 [0]),
        .R(1'b0));
  FDRE \data_reg[26][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[26][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[26]_41 [1]),
        .R(1'b0));
  FDRE \data_reg[26][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[26][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[26]_41 [2]),
        .R(1'b0));
  FDRE \data_reg[26][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[26][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[26]_41 [3]),
        .R(1'b0));
  FDRE \data_reg[26][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[26][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[26]_41 [4]),
        .R(1'b0));
  FDRE \data_reg[26][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[26][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[26]_41 [5]),
        .R(1'b0));
  FDRE \data_reg[26][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[26][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[26]_41 [6]),
        .R(1'b0));
  FDRE \data_reg[26][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[26][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[26]_41 [7]),
        .R(1'b0));
  FDRE \data_reg[27][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[27]_40 [0]),
        .R(1'b0));
  FDRE \data_reg[27][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[27]_40 [1]),
        .R(1'b0));
  FDRE \data_reg[27][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[27]_40 [2]),
        .R(1'b0));
  FDRE \data_reg[27][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[27]_40 [3]),
        .R(1'b0));
  FDRE \data_reg[27][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[27]_40 [4]),
        .R(1'b0));
  FDRE \data_reg[27][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[27]_40 [5]),
        .R(1'b0));
  FDRE \data_reg[27][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[27]_40 [6]),
        .R(1'b0));
  FDRE \data_reg[27][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[27]_40 [7]),
        .R(1'b0));
  FDRE \data_reg[28][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[0]),
        .Q(\data_reg[28]_39 [0]),
        .R(1'b0));
  FDRE \data_reg[28][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[1]),
        .Q(\data_reg[28]_39 [1]),
        .R(1'b0));
  FDRE \data_reg[28][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[2]),
        .Q(\data_reg[28]_39 [2]),
        .R(1'b0));
  FDRE \data_reg[28][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[3]),
        .Q(\data_reg[28]_39 [3]),
        .R(1'b0));
  FDRE \data_reg[28][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[4]),
        .Q(\data_reg[28]_39 [4]),
        .R(1'b0));
  FDRE \data_reg[28][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[5]),
        .Q(\data_reg[28]_39 [5]),
        .R(1'b0));
  FDRE \data_reg[28][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[6]),
        .Q(\data_reg[28]_39 [6]),
        .R(1'b0));
  FDRE \data_reg[28][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[7]),
        .Q(\data_reg[28]_39 [7]),
        .R(1'b0));
  FDRE \data_reg[29][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[29]_38 [0]),
        .R(1'b0));
  FDRE \data_reg[29][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[29]_38 [1]),
        .R(1'b0));
  FDRE \data_reg[29][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[29]_38 [2]),
        .R(1'b0));
  FDRE \data_reg[29][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[29]_38 [3]),
        .R(1'b0));
  FDRE \data_reg[29][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[29]_38 [4]),
        .R(1'b0));
  FDRE \data_reg[29][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[29]_38 [5]),
        .R(1'b0));
  FDRE \data_reg[29][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[29]_38 [6]),
        .R(1'b0));
  FDRE \data_reg[29][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[29]_38 [7]),
        .R(1'b0));
  FDRE \data_reg[2][0] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data_reg[2][0]_2 ),
        .Q(\data_reg[2][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][1] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data_reg[2][1]_0 ),
        .Q(\data_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \data_reg[2][2] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data_reg[2][2]_2 ),
        .Q(\data_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \data_reg[2][3] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data_reg[2][3]_0 ),
        .Q(\data_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \data_reg[2][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][4]_2 ),
        .Q(\data_reg[2][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][5]_1 ),
        .Q(\data_reg[2][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][6]_1 ),
        .Q(\data_reg[2][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][7]_1 ),
        .Q(\data_reg[2][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[30][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[30]_37 [0]),
        .R(1'b0));
  FDRE \data_reg[30][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[30]_37 [1]),
        .R(1'b0));
  FDRE \data_reg[30][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[30]_37 [2]),
        .R(1'b0));
  FDRE \data_reg[30][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[30]_37 [3]),
        .R(1'b0));
  FDRE \data_reg[30][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[30]_37 [4]),
        .R(1'b0));
  FDRE \data_reg[30][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[30]_37 [5]),
        .R(1'b0));
  FDRE \data_reg[30][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[30]_37 [6]),
        .R(1'b0));
  FDRE \data_reg[30][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[30]_37 [7]),
        .R(1'b0));
  FDRE \data_reg[31][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[31]_36 [0]),
        .R(1'b0));
  FDRE \data_reg[31][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[31]_36 [1]),
        .R(1'b0));
  FDRE \data_reg[31][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[31]_36 [2]),
        .R(1'b0));
  FDRE \data_reg[31][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[31]_36 [3]),
        .R(1'b0));
  FDRE \data_reg[31][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[31]_36 [4]),
        .R(1'b0));
  FDRE \data_reg[31][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[31]_36 [5]),
        .R(1'b0));
  FDRE \data_reg[31][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[31]_36 [6]),
        .R(1'b0));
  FDRE \data_reg[31][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[31]_36 [7]),
        .R(1'b0));
  FDRE \data_reg[32][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[32]_35 [0]),
        .R(1'b0));
  FDRE \data_reg[32][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[32]_35 [1]),
        .R(1'b0));
  FDRE \data_reg[32][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[32]_35 [2]),
        .R(1'b0));
  FDRE \data_reg[32][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[32]_35 [3]),
        .R(1'b0));
  FDRE \data_reg[32][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[32]_35 [4]),
        .R(1'b0));
  FDRE \data_reg[32][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[32]_35 [5]),
        .R(1'b0));
  FDRE \data_reg[32][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[32]_35 [6]),
        .R(1'b0));
  FDRE \data_reg[32][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[32]_35 [7]),
        .R(1'b0));
  FDRE \data_reg[33][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[33]_34 [0]),
        .R(1'b0));
  FDRE \data_reg[33][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[33]_34 [1]),
        .R(1'b0));
  FDRE \data_reg[33][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[33]_34 [2]),
        .R(1'b0));
  FDRE \data_reg[33][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[33]_34 [3]),
        .R(1'b0));
  FDRE \data_reg[33][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[33]_34 [4]),
        .R(1'b0));
  FDRE \data_reg[33][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[33]_34 [5]),
        .R(1'b0));
  FDRE \data_reg[33][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[33]_34 [6]),
        .R(1'b0));
  FDRE \data_reg[33][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[33]_34 [7]),
        .R(1'b0));
  FDRE \data_reg[34][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[34]_33 [0]),
        .R(1'b0));
  FDRE \data_reg[34][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[34]_33 [1]),
        .R(1'b0));
  FDRE \data_reg[34][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[34]_33 [2]),
        .R(1'b0));
  FDRE \data_reg[34][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[34]_33 [3]),
        .R(1'b0));
  FDRE \data_reg[34][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[34]_33 [4]),
        .R(1'b0));
  FDRE \data_reg[34][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[34]_33 [5]),
        .R(1'b0));
  FDRE \data_reg[34][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[34]_33 [6]),
        .R(1'b0));
  FDRE \data_reg[34][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[34]_33 [7]),
        .R(1'b0));
  FDRE \data_reg[35][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[35]_32 [0]),
        .R(1'b0));
  FDRE \data_reg[35][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[35]_32 [1]),
        .R(1'b0));
  FDRE \data_reg[35][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[35]_32 [2]),
        .R(1'b0));
  FDRE \data_reg[35][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[35]_32 [3]),
        .R(1'b0));
  FDRE \data_reg[35][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[35]_32 [4]),
        .R(1'b0));
  FDRE \data_reg[35][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[35]_32 [5]),
        .R(1'b0));
  FDRE \data_reg[35][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[35]_32 [6]),
        .R(1'b0));
  FDRE \data_reg[35][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[35]_32 [7]),
        .R(1'b0));
  FDRE \data_reg[36][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[36]_31 [0]),
        .R(1'b0));
  FDRE \data_reg[36][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[36]_31 [1]),
        .R(1'b0));
  FDRE \data_reg[36][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[36]_31 [2]),
        .R(1'b0));
  FDRE \data_reg[36][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[36]_31 [3]),
        .R(1'b0));
  FDRE \data_reg[36][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[36]_31 [4]),
        .R(1'b0));
  FDRE \data_reg[36][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[36]_31 [5]),
        .R(1'b0));
  FDRE \data_reg[36][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[36]_31 [6]),
        .R(1'b0));
  FDRE \data_reg[36][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[36]_31 [7]),
        .R(1'b0));
  FDRE \data_reg[37][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[37]_30 [0]),
        .R(1'b0));
  FDRE \data_reg[37][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[37]_30 [1]),
        .R(1'b0));
  FDRE \data_reg[37][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[37]_30 [2]),
        .R(1'b0));
  FDRE \data_reg[37][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[37]_30 [3]),
        .R(1'b0));
  FDRE \data_reg[37][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[37]_30 [4]),
        .R(1'b0));
  FDRE \data_reg[37][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[37]_30 [5]),
        .R(1'b0));
  FDRE \data_reg[37][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[37]_30 [6]),
        .R(1'b0));
  FDRE \data_reg[37][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[37]_30 [7]),
        .R(1'b0));
  FDRE \data_reg[38][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[38]_29 [0]),
        .R(1'b0));
  FDRE \data_reg[38][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[38]_29 [1]),
        .R(1'b0));
  FDRE \data_reg[38][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[38]_29 [2]),
        .R(1'b0));
  FDRE \data_reg[38][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[38]_29 [3]),
        .R(1'b0));
  FDRE \data_reg[38][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[38]_29 [4]),
        .R(1'b0));
  FDRE \data_reg[38][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[38]_29 [5]),
        .R(1'b0));
  FDRE \data_reg[38][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[38]_29 [6]),
        .R(1'b0));
  FDRE \data_reg[38][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[38]_29 [7]),
        .R(1'b0));
  FDRE \data_reg[39][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[39]_28 [0]),
        .R(1'b0));
  FDRE \data_reg[39][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[39]_28 [1]),
        .R(1'b0));
  FDRE \data_reg[39][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[39]_28 [2]),
        .R(1'b0));
  FDRE \data_reg[39][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[39]_28 [3]),
        .R(1'b0));
  FDRE \data_reg[39][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[39]_28 [4]),
        .R(1'b0));
  FDRE \data_reg[39][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[39]_28 [5]),
        .R(1'b0));
  FDRE \data_reg[39][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[39]_28 [6]),
        .R(1'b0));
  FDRE \data_reg[39][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[39]_28 [7]),
        .R(1'b0));
  FDRE \data_reg[3][0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][0]_2 ),
        .Q(\data_reg[3][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][1]_1 ),
        .Q(\data_reg[3][1]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][2]_2 ),
        .Q(\data_reg[3][2]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[3]),
        .Q(\data_reg[3]_3 [3]),
        .R(1'b0));
  FDRE \data_reg[3][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[4]),
        .Q(\data_reg[3]_3 [4]),
        .R(1'b0));
  FDRE \data_reg[3][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[5]),
        .Q(\data_reg[3]_3 [5]),
        .R(1'b0));
  FDRE \data_reg[3][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[6]),
        .Q(\data_reg[3]_3 [6]),
        .R(1'b0));
  FDRE \data_reg[3][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[7]),
        .Q(\data_reg[3]_3 [7]),
        .R(1'b0));
  FDRE \data_reg[40][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[40]_27 [0]),
        .R(1'b0));
  FDRE \data_reg[40][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[40]_27 [1]),
        .R(1'b0));
  FDRE \data_reg[40][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[40]_27 [2]),
        .R(1'b0));
  FDRE \data_reg[40][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[40]_27 [3]),
        .R(1'b0));
  FDRE \data_reg[40][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[40]_27 [4]),
        .R(1'b0));
  FDRE \data_reg[40][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[40]_27 [5]),
        .R(1'b0));
  FDRE \data_reg[40][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[40]_27 [6]),
        .R(1'b0));
  FDRE \data_reg[40][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[40]_27 [7]),
        .R(1'b0));
  FDRE \data_reg[41][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[41]_26 [0]),
        .R(1'b0));
  FDRE \data_reg[41][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[41]_26 [1]),
        .R(1'b0));
  FDRE \data_reg[41][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[41]_26 [2]),
        .R(1'b0));
  FDRE \data_reg[41][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[41]_26 [3]),
        .R(1'b0));
  FDRE \data_reg[41][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[41]_26 [4]),
        .R(1'b0));
  FDRE \data_reg[41][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[41]_26 [5]),
        .R(1'b0));
  FDRE \data_reg[41][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[41]_26 [6]),
        .R(1'b0));
  FDRE \data_reg[41][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[41]_26 [7]),
        .R(1'b0));
  FDRE \data_reg[42][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[42]_25 [0]),
        .R(1'b0));
  FDRE \data_reg[42][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[42]_25 [1]),
        .R(1'b0));
  FDRE \data_reg[42][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[42]_25 [2]),
        .R(1'b0));
  FDRE \data_reg[42][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[42]_25 [3]),
        .R(1'b0));
  FDRE \data_reg[42][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[42]_25 [4]),
        .R(1'b0));
  FDRE \data_reg[42][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[42]_25 [5]),
        .R(1'b0));
  FDRE \data_reg[42][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[42]_25 [6]),
        .R(1'b0));
  FDRE \data_reg[42][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[42]_25 [7]),
        .R(1'b0));
  FDRE \data_reg[43][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[43]_24 [0]),
        .R(1'b0));
  FDRE \data_reg[43][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[43]_24 [1]),
        .R(1'b0));
  FDRE \data_reg[43][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[43]_24 [2]),
        .R(1'b0));
  FDRE \data_reg[43][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[43]_24 [3]),
        .R(1'b0));
  FDRE \data_reg[43][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[43]_24 [4]),
        .R(1'b0));
  FDRE \data_reg[43][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[43]_24 [5]),
        .R(1'b0));
  FDRE \data_reg[43][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[43]_24 [6]),
        .R(1'b0));
  FDRE \data_reg[43][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[43]_24 [7]),
        .R(1'b0));
  FDRE \data_reg[44][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[44]_23 [0]),
        .R(1'b0));
  FDRE \data_reg[44][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[44]_23 [1]),
        .R(1'b0));
  FDRE \data_reg[44][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[44]_23 [2]),
        .R(1'b0));
  FDRE \data_reg[44][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[44]_23 [3]),
        .R(1'b0));
  FDRE \data_reg[44][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[44]_23 [4]),
        .R(1'b0));
  FDRE \data_reg[44][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[44]_23 [5]),
        .R(1'b0));
  FDRE \data_reg[44][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[44]_23 [6]),
        .R(1'b0));
  FDRE \data_reg[44][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[44]_23 [7]),
        .R(1'b0));
  FDRE \data_reg[45][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[45]_22 [0]),
        .R(1'b0));
  FDRE \data_reg[45][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[45]_22 [1]),
        .R(1'b0));
  FDRE \data_reg[45][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[45]_22 [2]),
        .R(1'b0));
  FDRE \data_reg[45][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[45]_22 [3]),
        .R(1'b0));
  FDRE \data_reg[45][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[45]_22 [4]),
        .R(1'b0));
  FDRE \data_reg[45][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[45]_22 [5]),
        .R(1'b0));
  FDRE \data_reg[45][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[45]_22 [6]),
        .R(1'b0));
  FDRE \data_reg[45][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[45]_22 [7]),
        .R(1'b0));
  FDRE \data_reg[46][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[46]_21 [0]),
        .R(1'b0));
  FDRE \data_reg[46][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[46]_21 [1]),
        .R(1'b0));
  FDRE \data_reg[46][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[46]_21 [2]),
        .R(1'b0));
  FDRE \data_reg[46][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[46]_21 [3]),
        .R(1'b0));
  FDRE \data_reg[46][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[46]_21 [4]),
        .R(1'b0));
  FDRE \data_reg[46][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[46]_21 [5]),
        .R(1'b0));
  FDRE \data_reg[46][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[46]_21 [6]),
        .R(1'b0));
  FDRE \data_reg[46][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[46]_21 [7]),
        .R(1'b0));
  FDRE \data_reg[47][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[47]_20 [0]),
        .R(1'b0));
  FDRE \data_reg[47][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[47]_20 [1]),
        .R(1'b0));
  FDRE \data_reg[47][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[47]_20 [2]),
        .R(1'b0));
  FDRE \data_reg[47][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[47]_20 [3]),
        .R(1'b0));
  FDRE \data_reg[47][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[47]_20 [4]),
        .R(1'b0));
  FDRE \data_reg[47][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[47]_20 [5]),
        .R(1'b0));
  FDRE \data_reg[47][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[47]_20 [6]),
        .R(1'b0));
  FDRE \data_reg[47][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[47]_20 [7]),
        .R(1'b0));
  FDRE \data_reg[48][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[48]_19 [0]),
        .R(1'b0));
  FDRE \data_reg[48][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[48]_19 [1]),
        .R(1'b0));
  FDRE \data_reg[48][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[48]_19 [2]),
        .R(1'b0));
  FDRE \data_reg[48][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[48]_19 [3]),
        .R(1'b0));
  FDRE \data_reg[48][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[48]_19 [4]),
        .R(1'b0));
  FDRE \data_reg[48][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[48]_19 [5]),
        .R(1'b0));
  FDRE \data_reg[48][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[48]_19 [6]),
        .R(1'b0));
  FDRE \data_reg[48][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[48]_19 [7]),
        .R(1'b0));
  FDRE \data_reg[49][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[49]_18 [0]),
        .R(1'b0));
  FDRE \data_reg[49][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[49]_18 [1]),
        .R(1'b0));
  FDRE \data_reg[49][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[49]_18 [2]),
        .R(1'b0));
  FDRE \data_reg[49][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[49]_18 [3]),
        .R(1'b0));
  FDRE \data_reg[49][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[49]_18 [4]),
        .R(1'b0));
  FDRE \data_reg[49][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[49]_18 [5]),
        .R(1'b0));
  FDRE \data_reg[49][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[49]_18 [6]),
        .R(1'b0));
  FDRE \data_reg[49][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[49]_18 [7]),
        .R(1'b0));
  FDRE \data_reg[4][0] 
       (.C(clk_peripheral),
        .CE(\wr_reg_o_reg[2] ),
        .D(\data_reg[4][0]_1 ),
        .Q(\data_reg[4][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][1] 
       (.C(clk_peripheral),
        .CE(\wr_reg_o_reg[2] ),
        .D(\data[4][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \data_reg[4][2] 
       (.C(clk_peripheral),
        .CE(\wr_reg_o_reg[2] ),
        .D(\data_reg[4][2]_1 ),
        .Q(\data_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \data_reg[4][3] 
       (.C(clk_peripheral),
        .CE(\wr_reg_o_reg[2] ),
        .D(\data[4][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \data_reg[4][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][4]_1 ),
        .Q(\data_reg[4][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][5]_1 ),
        .Q(\data_reg[4][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][6]_1 ),
        .Q(\data_reg[4][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][7]_1 ),
        .Q(\data_reg[4][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[50][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[50]_17 [0]),
        .R(1'b0));
  FDRE \data_reg[50][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[50]_17 [1]),
        .R(1'b0));
  FDRE \data_reg[50][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[50]_17 [2]),
        .R(1'b0));
  FDRE \data_reg[50][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[50]_17 [3]),
        .R(1'b0));
  FDRE \data_reg[50][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[50]_17 [4]),
        .R(1'b0));
  FDRE \data_reg[50][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[50]_17 [5]),
        .R(1'b0));
  FDRE \data_reg[50][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[50]_17 [6]),
        .R(1'b0));
  FDRE \data_reg[50][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[50]_17 [7]),
        .R(1'b0));
  FDRE \data_reg[51][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[51]_16 [0]),
        .R(1'b0));
  FDRE \data_reg[51][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[51]_16 [1]),
        .R(1'b0));
  FDRE \data_reg[51][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[51]_16 [2]),
        .R(1'b0));
  FDRE \data_reg[51][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[51]_16 [3]),
        .R(1'b0));
  FDRE \data_reg[51][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[51]_16 [4]),
        .R(1'b0));
  FDRE \data_reg[51][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[51]_16 [5]),
        .R(1'b0));
  FDRE \data_reg[51][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[51]_16 [6]),
        .R(1'b0));
  FDRE \data_reg[51][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[51]_16 [7]),
        .R(1'b0));
  FDRE \data_reg[52][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[52]_15 [0]),
        .R(1'b0));
  FDRE \data_reg[52][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[52]_15 [1]),
        .R(1'b0));
  FDRE \data_reg[52][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[52]_15 [2]),
        .R(1'b0));
  FDRE \data_reg[52][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[52]_15 [3]),
        .R(1'b0));
  FDRE \data_reg[52][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[52]_15 [4]),
        .R(1'b0));
  FDRE \data_reg[52][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[52]_15 [5]),
        .R(1'b0));
  FDRE \data_reg[52][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[52]_15 [6]),
        .R(1'b0));
  FDRE \data_reg[52][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[52]_15 [7]),
        .R(1'b0));
  FDRE \data_reg[53][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[53]_14 [0]),
        .R(1'b0));
  FDRE \data_reg[53][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[53]_14 [1]),
        .R(1'b0));
  FDRE \data_reg[53][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[53]_14 [2]),
        .R(1'b0));
  FDRE \data_reg[53][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[53]_14 [3]),
        .R(1'b0));
  FDRE \data_reg[53][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[53]_14 [4]),
        .R(1'b0));
  FDRE \data_reg[53][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[53]_14 [5]),
        .R(1'b0));
  FDRE \data_reg[53][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[53]_14 [6]),
        .R(1'b0));
  FDRE \data_reg[53][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[53]_14 [7]),
        .R(1'b0));
  FDRE \data_reg[54][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[54]_13 [0]),
        .R(1'b0));
  FDRE \data_reg[54][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[54]_13 [1]),
        .R(1'b0));
  FDRE \data_reg[54][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[54]_13 [2]),
        .R(1'b0));
  FDRE \data_reg[54][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[54]_13 [3]),
        .R(1'b0));
  FDRE \data_reg[54][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[54]_13 [4]),
        .R(1'b0));
  FDRE \data_reg[54][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[54]_13 [5]),
        .R(1'b0));
  FDRE \data_reg[54][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[54]_13 [6]),
        .R(1'b0));
  FDRE \data_reg[54][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[54]_13 [7]),
        .R(1'b0));
  FDRE \data_reg[55][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[55]_12 [0]),
        .R(1'b0));
  FDRE \data_reg[55][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[55]_12 [1]),
        .R(1'b0));
  FDRE \data_reg[55][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[55]_12 [2]),
        .R(1'b0));
  FDRE \data_reg[55][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[55]_12 [3]),
        .R(1'b0));
  FDRE \data_reg[55][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[55]_12 [4]),
        .R(1'b0));
  FDRE \data_reg[55][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[55]_12 [5]),
        .R(1'b0));
  FDRE \data_reg[55][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[55]_12 [6]),
        .R(1'b0));
  FDRE \data_reg[55][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[55]_12 [7]),
        .R(1'b0));
  FDRE \data_reg[56][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[56]_11 [0]),
        .R(1'b0));
  FDRE \data_reg[56][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[56]_11 [1]),
        .R(1'b0));
  FDRE \data_reg[56][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[56]_11 [2]),
        .R(1'b0));
  FDRE \data_reg[56][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[56]_11 [3]),
        .R(1'b0));
  FDRE \data_reg[56][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[56]_11 [4]),
        .R(1'b0));
  FDRE \data_reg[56][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[56]_11 [5]),
        .R(1'b0));
  FDRE \data_reg[56][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[56]_11 [6]),
        .R(1'b0));
  FDRE \data_reg[56][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[56]_11 [7]),
        .R(1'b0));
  FDRE \data_reg[57][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[57]_10 [0]),
        .R(1'b0));
  FDRE \data_reg[57][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[57]_10 [1]),
        .R(1'b0));
  FDRE \data_reg[57][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[57]_10 [2]),
        .R(1'b0));
  FDRE \data_reg[57][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[57]_10 [3]),
        .R(1'b0));
  FDRE \data_reg[57][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[57]_10 [4]),
        .R(1'b0));
  FDRE \data_reg[57][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[57]_10 [5]),
        .R(1'b0));
  FDRE \data_reg[57][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[57]_10 [6]),
        .R(1'b0));
  FDRE \data_reg[57][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[57]_10 [7]),
        .R(1'b0));
  FDRE \data_reg[58][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[58]_9 [0]),
        .R(1'b0));
  FDRE \data_reg[58][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[58]_9 [1]),
        .R(1'b0));
  FDRE \data_reg[58][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[58]_9 [2]),
        .R(1'b0));
  FDRE \data_reg[58][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[58]_9 [3]),
        .R(1'b0));
  FDRE \data_reg[58][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[58]_9 [4]),
        .R(1'b0));
  FDRE \data_reg[58][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[58]_9 [5]),
        .R(1'b0));
  FDRE \data_reg[58][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[58]_9 [6]),
        .R(1'b0));
  FDRE \data_reg[58][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[58]_9 [7]),
        .R(1'b0));
  FDRE \data_reg[59][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[59]_8 [0]),
        .R(1'b0));
  FDRE \data_reg[59][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[59]_8 [1]),
        .R(1'b0));
  FDRE \data_reg[59][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[59]_8 [2]),
        .R(1'b0));
  FDRE \data_reg[59][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[59]_8 [3]),
        .R(1'b0));
  FDRE \data_reg[59][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[59]_8 [4]),
        .R(1'b0));
  FDRE \data_reg[59][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[59]_8 [5]),
        .R(1'b0));
  FDRE \data_reg[59][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[59]_8 [6]),
        .R(1'b0));
  FDRE \data_reg[59][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[59]_8 [7]),
        .R(1'b0));
  FDRE \data_reg[5][0] 
       (.C(clk_peripheral),
        .CE(\data[5][3]_i_1_n_0 ),
        .D(\data_reg[5][0]_2 ),
        .Q(\data_reg[5][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][1] 
       (.C(clk_peripheral),
        .CE(\data[5][3]_i_1_n_0 ),
        .D(\data_reg[5][1]_1 ),
        .Q(\data_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \data_reg[5][2] 
       (.C(clk_peripheral),
        .CE(\data[5][3]_i_1_n_0 ),
        .D(\data_reg[5][2]_2 ),
        .Q(\data_reg[5][2]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][3] 
       (.C(clk_peripheral),
        .CE(\data[5][3]_i_1_n_0 ),
        .D(\data_reg[5][3]_3 ),
        .Q(\data_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \data_reg[5][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][4]_1 ),
        .Q(\data_reg[5][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][5]_1 ),
        .Q(\data_reg[5][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][6]_1 ),
        .Q(\data_reg[5][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][7]_1 ),
        .Q(\data_reg[5][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[60][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[60]_7 [0]),
        .R(1'b0));
  FDRE \data_reg[60][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[60]_7 [1]),
        .R(1'b0));
  FDRE \data_reg[60][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[60]_7 [2]),
        .R(1'b0));
  FDRE \data_reg[60][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[60]_7 [3]),
        .R(1'b0));
  FDRE \data_reg[60][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[60]_7 [4]),
        .R(1'b0));
  FDRE \data_reg[60][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[60]_7 [5]),
        .R(1'b0));
  FDRE \data_reg[60][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[60]_7 [6]),
        .R(1'b0));
  FDRE \data_reg[60][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[60]_7 [7]),
        .R(1'b0));
  FDRE \data_reg[61][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[61]_6 [0]),
        .R(1'b0));
  FDRE \data_reg[61][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[61]_6 [1]),
        .R(1'b0));
  FDRE \data_reg[61][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[61]_6 [2]),
        .R(1'b0));
  FDRE \data_reg[61][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[61]_6 [3]),
        .R(1'b0));
  FDRE \data_reg[61][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[61]_6 [4]),
        .R(1'b0));
  FDRE \data_reg[61][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[61]_6 [5]),
        .R(1'b0));
  FDRE \data_reg[61][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[61]_6 [6]),
        .R(1'b0));
  FDRE \data_reg[61][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[61]_6 [7]),
        .R(1'b0));
  FDRE \data_reg[62][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[62]_5 [0]),
        .R(1'b0));
  FDRE \data_reg[62][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[62]_5 [1]),
        .R(1'b0));
  FDRE \data_reg[62][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[62]_5 [2]),
        .R(1'b0));
  FDRE \data_reg[62][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[62]_5 [3]),
        .R(1'b0));
  FDRE \data_reg[62][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[62]_5 [4]),
        .R(1'b0));
  FDRE \data_reg[62][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[62]_5 [5]),
        .R(1'b0));
  FDRE \data_reg[62][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[62]_5 [6]),
        .R(1'b0));
  FDRE \data_reg[62][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[62]_5 [7]),
        .R(1'b0));
  FDRE \data_reg[63][0] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[0]),
        .Q(\data_reg[63]_4 [0]),
        .R(1'b0));
  FDRE \data_reg[63][1] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[1]),
        .Q(\data_reg[63]_4 [1]),
        .R(1'b0));
  FDRE \data_reg[63][2] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[2]),
        .Q(\data_reg[63]_4 [2]),
        .R(1'b0));
  FDRE \data_reg[63][3] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[3]),
        .Q(\data_reg[63]_4 [3]),
        .R(1'b0));
  FDRE \data_reg[63][4] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[4]),
        .Q(\data_reg[63]_4 [4]),
        .R(1'b0));
  FDRE \data_reg[63][5] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[5]),
        .Q(\data_reg[63]_4 [5]),
        .R(1'b0));
  FDRE \data_reg[63][6] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[6]),
        .Q(\data_reg[63]_4 [6]),
        .R(1'b0));
  FDRE \data_reg[63][7] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[7]),
        .Q(\data_reg[63]_4 [7]),
        .R(1'b0));
  FDRE \data_reg[6][0] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data_reg[6][6]_1 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_reg[6][1] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][1]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [1]),
        .R(1'b0));
  FDRE \data_reg[6][2] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data_reg[6][6]_1 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_reg[6][3] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data_reg[6][6]_1 [2]),
        .Q(\data_reg[6]_2 [3]),
        .R(1'b0));
  FDRE \data_reg[6][4] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data_reg[6][6]_1 [3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_reg[6][5] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][5]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [5]),
        .R(1'b0));
  FDRE \data_reg[6][6] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data_reg[6][6]_1 [4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_reg[6][7] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][7]_i_2_n_0 ),
        .Q(\data_reg[6]_2 [7]),
        .R(1'b0));
  FDRE \data_reg[7][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[7]_60 [0]),
        .R(1'b0));
  FDRE \data_reg[7][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[7]_60 [1]),
        .R(1'b0));
  FDRE \data_reg[7][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[7]_60 [2]),
        .R(1'b0));
  FDRE \data_reg[7][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[7]_60 [3]),
        .R(1'b0));
  FDRE \data_reg[7][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[7]_60 [4]),
        .R(1'b0));
  FDRE \data_reg[7][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[7]_60 [5]),
        .R(1'b0));
  FDRE \data_reg[7][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[7]_60 [6]),
        .R(1'b0));
  FDRE \data_reg[7][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[7]_60 [7]),
        .R(1'b0));
  FDRE \data_reg[8][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[8]_59 [0]),
        .R(1'b0));
  FDRE \data_reg[8][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[8]_59 [1]),
        .R(1'b0));
  FDRE \data_reg[8][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[8]_59 [2]),
        .R(1'b0));
  FDRE \data_reg[8][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[8]_59 [3]),
        .R(1'b0));
  FDRE \data_reg[8][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[8]_59 [4]),
        .R(1'b0));
  FDRE \data_reg[8][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[8]_59 [5]),
        .R(1'b0));
  FDRE \data_reg[8][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[8]_59 [6]),
        .R(1'b0));
  FDRE \data_reg[8][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[8]_59 [7]),
        .R(1'b0));
  FDRE \data_reg[9][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[9]_58 [0]),
        .R(1'b0));
  FDRE \data_reg[9][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[9]_58 [1]),
        .R(1'b0));
  FDRE \data_reg[9][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[9]_58 [2]),
        .R(1'b0));
  FDRE \data_reg[9][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[9]_58 [3]),
        .R(1'b0));
  FDRE \data_reg[9][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[9]_58 [4]),
        .R(1'b0));
  FDRE \data_reg[9][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[9]_58 [5]),
        .R(1'b0));
  FDRE \data_reg[9][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[9]_58 [6]),
        .R(1'b0));
  FDRE \data_reg[9][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[9]_58 [7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\data_reg[5][7]_0 ),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2
       (.I0(\data_reg[5][4]_0 ),
        .I1(\data_reg[5][6]_0 ),
        .I2(\data_reg[5][5]_0 ),
        .O(i__carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_1
       (.I0(\data_reg_n_0_[5][1] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg[5][2]_0 ),
        .O(i__carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_2
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg[4][6]_0 ),
        .I2(\data_reg[4][7]_0 ),
        .O(i__carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    i__carry_i_3
       (.I0(\data_reg_n_0_[4][3] ),
        .I1(\data_reg[4][5]_0 ),
        .I2(\data_reg[4][4]_0 ),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0100000110111110)) 
    i__carry_i_4
       (.I0(\data_reg_n_0_[4][1] ),
        .I1(\data_reg_n_0_[4][2] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\data_reg[6]_2 [1]),
        .I5(\data_reg[4][0]_0 ),
        .O(i__carry_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\last_rd_reg_reg[5]_0 [0]),
        .Q(last_rd_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\last_rd_reg_reg[5]_0 [1]),
        .Q(last_rd_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\last_rd_reg_reg[5]_0 [2]),
        .Q(last_rd_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\last_rd_reg_reg[5]_0 [3]),
        .Q(last_rd_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\last_rd_reg_reg[5]_0 [4]),
        .Q(last_rd_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\last_rd_reg_reg[5]_0 [5]),
        .Q(last_rd_reg[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_1 
       (.I0(\rd_data_o_reg[0]_i_2_n_0 ),
        .I1(\rd_data_o_reg[0]_i_3_n_0 ),
        .I2(\last_rd_reg_reg[5]_0 [5]),
        .I3(\rd_data_o_reg[0]_i_4_n_0 ),
        .I4(\last_rd_reg_reg[5]_0 [4]),
        .I5(\rd_data_o_reg[0]_i_5_n_0 ),
        .O(\rd_data_o[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_14 
       (.I0(\data_reg[51]_16 [0]),
        .I1(\data_reg[50]_17 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[49]_18 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[48]_19 [0]),
        .O(\rd_data_o[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_15 
       (.I0(\data_reg[55]_12 [0]),
        .I1(\data_reg[54]_13 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[53]_14 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[52]_15 [0]),
        .O(\rd_data_o[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_16 
       (.I0(\data_reg[59]_8 [0]),
        .I1(\data_reg[58]_9 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[57]_10 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[56]_11 [0]),
        .O(\rd_data_o[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_17 
       (.I0(\data_reg[63]_4 [0]),
        .I1(\data_reg[62]_5 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[61]_6 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[60]_7 [0]),
        .O(\rd_data_o[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_18 
       (.I0(\data_reg[35]_32 [0]),
        .I1(\data_reg[34]_33 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[33]_34 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[32]_35 [0]),
        .O(\rd_data_o[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_19 
       (.I0(\data_reg[39]_28 [0]),
        .I1(\data_reg[38]_29 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[37]_30 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[36]_31 [0]),
        .O(\rd_data_o[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_20 
       (.I0(\data_reg[43]_24 [0]),
        .I1(\data_reg[42]_25 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[41]_26 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[40]_27 [0]),
        .O(\rd_data_o[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_21 
       (.I0(\data_reg[47]_20 [0]),
        .I1(\data_reg[46]_21 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[45]_22 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[44]_23 [0]),
        .O(\rd_data_o[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_22 
       (.I0(\data_reg[19]_48 [0]),
        .I1(\data_reg[18]_49 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[17]_50 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[16]_51 [0]),
        .O(\rd_data_o[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_23 
       (.I0(\data_reg[23]_44 [0]),
        .I1(\data_reg[22]_45 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[21]_46 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[20]_47 [0]),
        .O(\rd_data_o[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_24 
       (.I0(\data_reg[27]_40 [0]),
        .I1(\data_reg[26]_41 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[25]_42 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[24]_43 [0]),
        .O(\rd_data_o[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_25 
       (.I0(\data_reg[31]_36 [0]),
        .I1(\data_reg[30]_37 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[29]_38 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[28]_39 [0]),
        .O(\rd_data_o[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_26 
       (.I0(\data_reg[3][0]_0 ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[1][0]_0 ),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[0][0]_0 ),
        .O(\rd_data_o[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_27 
       (.I0(\data_reg[7]_60 [0]),
        .I1(Q[0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[5][0]_0 ),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[4][0]_0 ),
        .O(\rd_data_o[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_28 
       (.I0(\data_reg[11]_56 [0]),
        .I1(\data_reg[10]_57 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[9]_58 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[8]_59 [0]),
        .O(\rd_data_o[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_29 
       (.I0(\data_reg[15]_52 [0]),
        .I1(\data_reg[14]_53 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[13]_54 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[12]_55 [0]),
        .O(\rd_data_o[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_1 
       (.I0(\rd_data_o_reg[1]_i_2_n_0 ),
        .I1(\rd_data_o_reg[1]_i_3_n_0 ),
        .I2(\last_rd_reg_reg[5]_0 [5]),
        .I3(\rd_data_o_reg[1]_i_4_n_0 ),
        .I4(\last_rd_reg_reg[5]_0 [4]),
        .I5(\rd_data_o_reg[1]_i_5_n_0 ),
        .O(\rd_data_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_14 
       (.I0(\data_reg[51]_16 [1]),
        .I1(\data_reg[50]_17 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[49]_18 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[48]_19 [1]),
        .O(\rd_data_o[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_15 
       (.I0(\data_reg[55]_12 [1]),
        .I1(\data_reg[54]_13 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[53]_14 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[52]_15 [1]),
        .O(\rd_data_o[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_16 
       (.I0(\data_reg[59]_8 [1]),
        .I1(\data_reg[58]_9 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[57]_10 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[56]_11 [1]),
        .O(\rd_data_o[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_17 
       (.I0(\data_reg[63]_4 [1]),
        .I1(\data_reg[62]_5 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[61]_6 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[60]_7 [1]),
        .O(\rd_data_o[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_18 
       (.I0(\data_reg[35]_32 [1]),
        .I1(\data_reg[34]_33 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[33]_34 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[32]_35 [1]),
        .O(\rd_data_o[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_19 
       (.I0(\data_reg[39]_28 [1]),
        .I1(\data_reg[38]_29 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[37]_30 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[36]_31 [1]),
        .O(\rd_data_o[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_20 
       (.I0(\data_reg[43]_24 [1]),
        .I1(\data_reg[42]_25 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[41]_26 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[40]_27 [1]),
        .O(\rd_data_o[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_21 
       (.I0(\data_reg[47]_20 [1]),
        .I1(\data_reg[46]_21 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[45]_22 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[44]_23 [1]),
        .O(\rd_data_o[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_22 
       (.I0(\data_reg[19]_48 [1]),
        .I1(\data_reg[18]_49 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[17]_50 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[16]_51 [1]),
        .O(\rd_data_o[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_23 
       (.I0(\data_reg[23]_44 [1]),
        .I1(\data_reg[22]_45 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[21]_46 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[20]_47 [1]),
        .O(\rd_data_o[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_24 
       (.I0(\data_reg[27]_40 [1]),
        .I1(\data_reg[26]_41 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[25]_42 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[24]_43 [1]),
        .O(\rd_data_o[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_25 
       (.I0(\data_reg[31]_36 [1]),
        .I1(\data_reg[30]_37 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[29]_38 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[28]_39 [1]),
        .O(\rd_data_o[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_26 
       (.I0(\data_reg[3][1]_0 ),
        .I1(\data_reg_n_0_[2][1] ),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[1]_0 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[0]_1 [1]),
        .O(\rd_data_o[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_27 
       (.I0(\data_reg[7]_60 [1]),
        .I1(\data_reg[6]_2 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg_n_0_[5][1] ),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg_n_0_[4][1] ),
        .O(\rd_data_o[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_28 
       (.I0(\data_reg[11]_56 [1]),
        .I1(\data_reg[10]_57 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[9]_58 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[8]_59 [1]),
        .O(\rd_data_o[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_29 
       (.I0(\data_reg[15]_52 [1]),
        .I1(\data_reg[14]_53 [1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[13]_54 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[12]_55 [1]),
        .O(\rd_data_o[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_1 
       (.I0(\rd_data_o_reg[2]_i_2_n_0 ),
        .I1(\rd_data_o_reg[2]_i_3_n_0 ),
        .I2(\last_rd_reg_reg[5]_0 [5]),
        .I3(\rd_data_o_reg[2]_i_4_n_0 ),
        .I4(\last_rd_reg_reg[5]_0 [4]),
        .I5(\rd_data_o_reg[2]_i_5_n_0 ),
        .O(\rd_data_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_14 
       (.I0(\data_reg[51]_16 [2]),
        .I1(\data_reg[50]_17 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[49]_18 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[48]_19 [2]),
        .O(\rd_data_o[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_15 
       (.I0(\data_reg[55]_12 [2]),
        .I1(\data_reg[54]_13 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[53]_14 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[52]_15 [2]),
        .O(\rd_data_o[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_16 
       (.I0(\data_reg[59]_8 [2]),
        .I1(\data_reg[58]_9 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[57]_10 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[56]_11 [2]),
        .O(\rd_data_o[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_17 
       (.I0(\data_reg[63]_4 [2]),
        .I1(\data_reg[62]_5 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[61]_6 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[60]_7 [2]),
        .O(\rd_data_o[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_18 
       (.I0(\data_reg[35]_32 [2]),
        .I1(\data_reg[34]_33 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[33]_34 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[32]_35 [2]),
        .O(\rd_data_o[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_19 
       (.I0(\data_reg[39]_28 [2]),
        .I1(\data_reg[38]_29 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[37]_30 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[36]_31 [2]),
        .O(\rd_data_o[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_20 
       (.I0(\data_reg[43]_24 [2]),
        .I1(\data_reg[42]_25 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[41]_26 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[40]_27 [2]),
        .O(\rd_data_o[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_21 
       (.I0(\data_reg[47]_20 [2]),
        .I1(\data_reg[46]_21 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[45]_22 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[44]_23 [2]),
        .O(\rd_data_o[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_22 
       (.I0(\data_reg[19]_48 [2]),
        .I1(\data_reg[18]_49 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[17]_50 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[16]_51 [2]),
        .O(\rd_data_o[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_23 
       (.I0(\data_reg[23]_44 [2]),
        .I1(\data_reg[22]_45 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[21]_46 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[20]_47 [2]),
        .O(\rd_data_o[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_24 
       (.I0(\data_reg[27]_40 [2]),
        .I1(\data_reg[26]_41 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[25]_42 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[24]_43 [2]),
        .O(\rd_data_o[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_25 
       (.I0(\data_reg[31]_36 [2]),
        .I1(\data_reg[30]_37 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[29]_38 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[28]_39 [2]),
        .O(\rd_data_o[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_26 
       (.I0(\data_reg[3][2]_0 ),
        .I1(\data_reg_n_0_[2][2] ),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[1][2]_0 ),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[0][2]_0 ),
        .O(\rd_data_o[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_27 
       (.I0(\data_reg[7]_60 [2]),
        .I1(Q[1]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[5][2]_0 ),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg_n_0_[4][2] ),
        .O(\rd_data_o[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_28 
       (.I0(\data_reg[11]_56 [2]),
        .I1(\data_reg[10]_57 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[9]_58 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[8]_59 [2]),
        .O(\rd_data_o[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_29 
       (.I0(\data_reg[15]_52 [2]),
        .I1(\data_reg[14]_53 [2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[13]_54 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[12]_55 [2]),
        .O(\rd_data_o[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_1 
       (.I0(\rd_data_o_reg[3]_i_2_n_0 ),
        .I1(\rd_data_o_reg[3]_i_3_n_0 ),
        .I2(\last_rd_reg_reg[5]_0 [5]),
        .I3(\rd_data_o_reg[3]_i_4_n_0 ),
        .I4(\last_rd_reg_reg[5]_0 [4]),
        .I5(\rd_data_o_reg[3]_i_5_n_0 ),
        .O(\rd_data_o[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_14 
       (.I0(\data_reg[51]_16 [3]),
        .I1(\data_reg[50]_17 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[49]_18 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[48]_19 [3]),
        .O(\rd_data_o[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_15 
       (.I0(\data_reg[55]_12 [3]),
        .I1(\data_reg[54]_13 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[53]_14 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[52]_15 [3]),
        .O(\rd_data_o[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_16 
       (.I0(\data_reg[59]_8 [3]),
        .I1(\data_reg[58]_9 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[57]_10 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[56]_11 [3]),
        .O(\rd_data_o[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_17 
       (.I0(\data_reg[63]_4 [3]),
        .I1(\data_reg[62]_5 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[61]_6 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[60]_7 [3]),
        .O(\rd_data_o[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_18 
       (.I0(\data_reg[35]_32 [3]),
        .I1(\data_reg[34]_33 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[33]_34 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[32]_35 [3]),
        .O(\rd_data_o[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_19 
       (.I0(\data_reg[39]_28 [3]),
        .I1(\data_reg[38]_29 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[37]_30 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[36]_31 [3]),
        .O(\rd_data_o[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_20 
       (.I0(\data_reg[43]_24 [3]),
        .I1(\data_reg[42]_25 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[41]_26 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[40]_27 [3]),
        .O(\rd_data_o[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_21 
       (.I0(\data_reg[47]_20 [3]),
        .I1(\data_reg[46]_21 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[45]_22 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[44]_23 [3]),
        .O(\rd_data_o[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_22 
       (.I0(\data_reg[19]_48 [3]),
        .I1(\data_reg[18]_49 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[17]_50 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[16]_51 [3]),
        .O(\rd_data_o[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_23 
       (.I0(\data_reg[23]_44 [3]),
        .I1(\data_reg[22]_45 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[21]_46 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[20]_47 [3]),
        .O(\rd_data_o[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_24 
       (.I0(\data_reg[27]_40 [3]),
        .I1(\data_reg[26]_41 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[25]_42 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[24]_43 [3]),
        .O(\rd_data_o[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_25 
       (.I0(\data_reg[31]_36 [3]),
        .I1(\data_reg[30]_37 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[29]_38 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[28]_39 [3]),
        .O(\rd_data_o[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_26 
       (.I0(\data_reg[3]_3 [3]),
        .I1(\data_reg_n_0_[2][3] ),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[1]_0 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[0]_1 [3]),
        .O(\rd_data_o[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_27 
       (.I0(\data_reg[7]_60 [3]),
        .I1(\data_reg[6]_2 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg_n_0_[4][3] ),
        .O(\rd_data_o[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_28 
       (.I0(\data_reg[11]_56 [3]),
        .I1(\data_reg[10]_57 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[9]_58 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[8]_59 [3]),
        .O(\rd_data_o[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_29 
       (.I0(\data_reg[15]_52 [3]),
        .I1(\data_reg[14]_53 [3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[13]_54 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[12]_55 [3]),
        .O(\rd_data_o[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_1 
       (.I0(\rd_data_o_reg[4]_i_2_n_0 ),
        .I1(\rd_data_o_reg[4]_i_3_n_0 ),
        .I2(\last_rd_reg_reg[5]_0 [5]),
        .I3(\rd_data_o_reg[4]_i_4_n_0 ),
        .I4(\last_rd_reg_reg[5]_0 [4]),
        .I5(\rd_data_o_reg[4]_i_5_n_0 ),
        .O(\rd_data_o[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_14 
       (.I0(\data_reg[51]_16 [4]),
        .I1(\data_reg[50]_17 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[49]_18 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[48]_19 [4]),
        .O(\rd_data_o[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_15 
       (.I0(\data_reg[55]_12 [4]),
        .I1(\data_reg[54]_13 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[53]_14 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[52]_15 [4]),
        .O(\rd_data_o[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_16 
       (.I0(\data_reg[59]_8 [4]),
        .I1(\data_reg[58]_9 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[57]_10 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[56]_11 [4]),
        .O(\rd_data_o[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_17 
       (.I0(\data_reg[63]_4 [4]),
        .I1(\data_reg[62]_5 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[61]_6 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[60]_7 [4]),
        .O(\rd_data_o[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_18 
       (.I0(\data_reg[35]_32 [4]),
        .I1(\data_reg[34]_33 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[33]_34 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[32]_35 [4]),
        .O(\rd_data_o[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_19 
       (.I0(\data_reg[39]_28 [4]),
        .I1(\data_reg[38]_29 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[37]_30 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[36]_31 [4]),
        .O(\rd_data_o[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_20 
       (.I0(\data_reg[43]_24 [4]),
        .I1(\data_reg[42]_25 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[41]_26 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[40]_27 [4]),
        .O(\rd_data_o[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_21 
       (.I0(\data_reg[47]_20 [4]),
        .I1(\data_reg[46]_21 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[45]_22 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[44]_23 [4]),
        .O(\rd_data_o[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_22 
       (.I0(\data_reg[19]_48 [4]),
        .I1(\data_reg[18]_49 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[17]_50 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[16]_51 [4]),
        .O(\rd_data_o[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_23 
       (.I0(\data_reg[23]_44 [4]),
        .I1(\data_reg[22]_45 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[21]_46 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[20]_47 [4]),
        .O(\rd_data_o[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_24 
       (.I0(\data_reg[27]_40 [4]),
        .I1(\data_reg[26]_41 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[25]_42 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[24]_43 [4]),
        .O(\rd_data_o[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_25 
       (.I0(\data_reg[31]_36 [4]),
        .I1(\data_reg[30]_37 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[29]_38 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[28]_39 [4]),
        .O(\rd_data_o[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_26 
       (.I0(\data_reg[3]_3 [4]),
        .I1(\data_reg[2][4]_0 ),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[1][7]_0 [0]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[0][7]_0 [0]),
        .O(\rd_data_o[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_27 
       (.I0(\data_reg[7]_60 [4]),
        .I1(Q[2]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[5][4]_0 ),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[4][4]_0 ),
        .O(\rd_data_o[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_28 
       (.I0(\data_reg[11]_56 [4]),
        .I1(\data_reg[10]_57 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[9]_58 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[8]_59 [4]),
        .O(\rd_data_o[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_29 
       (.I0(\data_reg[15]_52 [4]),
        .I1(\data_reg[14]_53 [4]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[13]_54 [4]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[12]_55 [4]),
        .O(\rd_data_o[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_1 
       (.I0(\rd_data_o_reg[5]_i_2_n_0 ),
        .I1(\rd_data_o_reg[5]_i_3_n_0 ),
        .I2(\last_rd_reg_reg[5]_0 [5]),
        .I3(\rd_data_o_reg[5]_i_4_n_0 ),
        .I4(\last_rd_reg_reg[5]_0 [4]),
        .I5(\rd_data_o_reg[5]_i_5_n_0 ),
        .O(\rd_data_o[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_14 
       (.I0(\data_reg[51]_16 [5]),
        .I1(\data_reg[50]_17 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[49]_18 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[48]_19 [5]),
        .O(\rd_data_o[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_15 
       (.I0(\data_reg[55]_12 [5]),
        .I1(\data_reg[54]_13 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[53]_14 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[52]_15 [5]),
        .O(\rd_data_o[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_16 
       (.I0(\data_reg[59]_8 [5]),
        .I1(\data_reg[58]_9 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[57]_10 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[56]_11 [5]),
        .O(\rd_data_o[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_17 
       (.I0(\data_reg[63]_4 [5]),
        .I1(\data_reg[62]_5 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[61]_6 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[60]_7 [5]),
        .O(\rd_data_o[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_18 
       (.I0(\data_reg[35]_32 [5]),
        .I1(\data_reg[34]_33 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[33]_34 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[32]_35 [5]),
        .O(\rd_data_o[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_19 
       (.I0(\data_reg[39]_28 [5]),
        .I1(\data_reg[38]_29 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[37]_30 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[36]_31 [5]),
        .O(\rd_data_o[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_20 
       (.I0(\data_reg[43]_24 [5]),
        .I1(\data_reg[42]_25 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[41]_26 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[40]_27 [5]),
        .O(\rd_data_o[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_21 
       (.I0(\data_reg[47]_20 [5]),
        .I1(\data_reg[46]_21 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[45]_22 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[44]_23 [5]),
        .O(\rd_data_o[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_22 
       (.I0(\data_reg[19]_48 [5]),
        .I1(\data_reg[18]_49 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[17]_50 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[16]_51 [5]),
        .O(\rd_data_o[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_23 
       (.I0(\data_reg[23]_44 [5]),
        .I1(\data_reg[22]_45 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[21]_46 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[20]_47 [5]),
        .O(\rd_data_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_24 
       (.I0(\data_reg[27]_40 [5]),
        .I1(\data_reg[26]_41 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[25]_42 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[24]_43 [5]),
        .O(\rd_data_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_25 
       (.I0(\data_reg[31]_36 [5]),
        .I1(\data_reg[30]_37 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[29]_38 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[28]_39 [5]),
        .O(\rd_data_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_26 
       (.I0(\data_reg[3]_3 [5]),
        .I1(\data_reg[2][5]_0 ),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[0][7]_0 [1]),
        .O(\rd_data_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_27 
       (.I0(\data_reg[7]_60 [5]),
        .I1(\data_reg[6]_2 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[5][5]_0 ),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[4][5]_0 ),
        .O(\rd_data_o[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_28 
       (.I0(\data_reg[11]_56 [5]),
        .I1(\data_reg[10]_57 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[9]_58 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[8]_59 [5]),
        .O(\rd_data_o[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_29 
       (.I0(\data_reg[15]_52 [5]),
        .I1(\data_reg[14]_53 [5]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[13]_54 [5]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[12]_55 [5]),
        .O(\rd_data_o[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_1 
       (.I0(\rd_data_o_reg[6]_i_2_n_0 ),
        .I1(\rd_data_o_reg[6]_i_3_n_0 ),
        .I2(\last_rd_reg_reg[5]_0 [5]),
        .I3(\rd_data_o_reg[6]_i_4_n_0 ),
        .I4(\last_rd_reg_reg[5]_0 [4]),
        .I5(\rd_data_o_reg[6]_i_5_n_0 ),
        .O(\rd_data_o[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_14 
       (.I0(\data_reg[51]_16 [6]),
        .I1(\data_reg[50]_17 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[49]_18 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[48]_19 [6]),
        .O(\rd_data_o[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_15 
       (.I0(\data_reg[55]_12 [6]),
        .I1(\data_reg[54]_13 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[53]_14 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[52]_15 [6]),
        .O(\rd_data_o[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_16 
       (.I0(\data_reg[59]_8 [6]),
        .I1(\data_reg[58]_9 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[57]_10 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[56]_11 [6]),
        .O(\rd_data_o[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_17 
       (.I0(\data_reg[63]_4 [6]),
        .I1(\data_reg[62]_5 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[61]_6 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[60]_7 [6]),
        .O(\rd_data_o[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_18 
       (.I0(\data_reg[35]_32 [6]),
        .I1(\data_reg[34]_33 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[33]_34 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[32]_35 [6]),
        .O(\rd_data_o[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_19 
       (.I0(\data_reg[39]_28 [6]),
        .I1(\data_reg[38]_29 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[37]_30 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[36]_31 [6]),
        .O(\rd_data_o[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_20 
       (.I0(\data_reg[43]_24 [6]),
        .I1(\data_reg[42]_25 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[41]_26 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[40]_27 [6]),
        .O(\rd_data_o[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_21 
       (.I0(\data_reg[47]_20 [6]),
        .I1(\data_reg[46]_21 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[45]_22 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[44]_23 [6]),
        .O(\rd_data_o[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_22 
       (.I0(\data_reg[19]_48 [6]),
        .I1(\data_reg[18]_49 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[17]_50 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[16]_51 [6]),
        .O(\rd_data_o[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_23 
       (.I0(\data_reg[23]_44 [6]),
        .I1(\data_reg[22]_45 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[21]_46 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[20]_47 [6]),
        .O(\rd_data_o[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_24 
       (.I0(\data_reg[27]_40 [6]),
        .I1(\data_reg[26]_41 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[25]_42 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[24]_43 [6]),
        .O(\rd_data_o[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_25 
       (.I0(\data_reg[31]_36 [6]),
        .I1(\data_reg[30]_37 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[29]_38 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[28]_39 [6]),
        .O(\rd_data_o[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_26 
       (.I0(\data_reg[3]_3 [6]),
        .I1(\data_reg[2][6]_0 ),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[0][7]_0 [2]),
        .O(\rd_data_o[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_27 
       (.I0(\data_reg[7]_60 [6]),
        .I1(Q[3]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[5][6]_0 ),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[4][6]_0 ),
        .O(\rd_data_o[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_28 
       (.I0(\data_reg[11]_56 [6]),
        .I1(\data_reg[10]_57 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[9]_58 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[8]_59 [6]),
        .O(\rd_data_o[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_29 
       (.I0(\data_reg[15]_52 [6]),
        .I1(\data_reg[14]_53 [6]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[13]_54 [6]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[12]_55 [6]),
        .O(\rd_data_o[6]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rd_data_o[7]_i_1 
       (.I0(\rd_data_o[7]_i_3_n_0 ),
        .I1(\rd_data_o[7]_i_4_n_0 ),
        .O(\rd_data_o[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_17 
       (.I0(\data_reg[51]_16 [7]),
        .I1(\data_reg[50]_17 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[49]_18 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[48]_19 [7]),
        .O(\rd_data_o[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_18 
       (.I0(\data_reg[55]_12 [7]),
        .I1(\data_reg[54]_13 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[53]_14 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[52]_15 [7]),
        .O(\rd_data_o[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_19 
       (.I0(\data_reg[59]_8 [7]),
        .I1(\data_reg[58]_9 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[57]_10 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[56]_11 [7]),
        .O(\rd_data_o[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_2 
       (.I0(\rd_data_o_reg[7]_i_5_n_0 ),
        .I1(\rd_data_o_reg[7]_i_6_n_0 ),
        .I2(\last_rd_reg_reg[5]_0 [5]),
        .I3(\rd_data_o_reg[7]_i_7_n_0 ),
        .I4(\last_rd_reg_reg[5]_0 [4]),
        .I5(\rd_data_o_reg[7]_i_8_n_0 ),
        .O(\rd_data_o[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_20 
       (.I0(\data_reg[63]_4 [7]),
        .I1(\data_reg[62]_5 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[61]_6 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[60]_7 [7]),
        .O(\rd_data_o[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_21 
       (.I0(\data_reg[35]_32 [7]),
        .I1(\data_reg[34]_33 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[33]_34 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[32]_35 [7]),
        .O(\rd_data_o[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_22 
       (.I0(\data_reg[39]_28 [7]),
        .I1(\data_reg[38]_29 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[37]_30 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[36]_31 [7]),
        .O(\rd_data_o[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_23 
       (.I0(\data_reg[43]_24 [7]),
        .I1(\data_reg[42]_25 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[41]_26 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[40]_27 [7]),
        .O(\rd_data_o[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_24 
       (.I0(\data_reg[47]_20 [7]),
        .I1(\data_reg[46]_21 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[45]_22 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[44]_23 [7]),
        .O(\rd_data_o[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_25 
       (.I0(\data_reg[19]_48 [7]),
        .I1(\data_reg[18]_49 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[17]_50 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[16]_51 [7]),
        .O(\rd_data_o[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_26 
       (.I0(\data_reg[23]_44 [7]),
        .I1(\data_reg[22]_45 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[21]_46 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[20]_47 [7]),
        .O(\rd_data_o[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_27 
       (.I0(\data_reg[27]_40 [7]),
        .I1(\data_reg[26]_41 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[25]_42 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[24]_43 [7]),
        .O(\rd_data_o[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_28 
       (.I0(\data_reg[31]_36 [7]),
        .I1(\data_reg[30]_37 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[29]_38 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[28]_39 [7]),
        .O(\rd_data_o[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_29 
       (.I0(\data_reg[3]_3 [7]),
        .I1(\data_reg[2][7]_0 ),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[1][7]_0 [3]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[0][7]_0 [3]),
        .O(\rd_data_o[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_data_o[7]_i_3 
       (.I0(last_rd_reg[3]),
        .I1(\last_rd_reg_reg[5]_0 [3]),
        .I2(\last_rd_reg_reg[5]_0 [5]),
        .I3(last_rd_reg[5]),
        .I4(\last_rd_reg_reg[5]_0 [4]),
        .I5(last_rd_reg[4]),
        .O(\rd_data_o[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_30 
       (.I0(\data_reg[7]_60 [7]),
        .I1(\data_reg[6]_2 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[5][7]_0 ),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[4][7]_0 ),
        .O(\rd_data_o[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_31 
       (.I0(\data_reg[11]_56 [7]),
        .I1(\data_reg[10]_57 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[9]_58 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[8]_59 [7]),
        .O(\rd_data_o[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_32 
       (.I0(\data_reg[15]_52 [7]),
        .I1(\data_reg[14]_53 [7]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(\data_reg[13]_54 [7]),
        .I4(\last_rd_reg_reg[5]_0 [0]),
        .I5(\data_reg[12]_55 [7]),
        .O(\rd_data_o[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_data_o[7]_i_4 
       (.I0(last_rd_reg[0]),
        .I1(\last_rd_reg_reg[5]_0 [0]),
        .I2(\last_rd_reg_reg[5]_0 [1]),
        .I3(last_rd_reg[1]),
        .I4(\last_rd_reg_reg[5]_0 [2]),
        .I5(last_rd_reg[2]),
        .O(\rd_data_o[7]_i_4_n_0 ));
  FDRE \rd_data_o_reg[0] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[0]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[0]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[0]_i_10 
       (.I0(\rd_data_o[0]_i_22_n_0 ),
        .I1(\rd_data_o[0]_i_23_n_0 ),
        .O(\rd_data_o_reg[0]_i_10_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[0]_i_11 
       (.I0(\rd_data_o[0]_i_24_n_0 ),
        .I1(\rd_data_o[0]_i_25_n_0 ),
        .O(\rd_data_o_reg[0]_i_11_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[0]_i_12 
       (.I0(\rd_data_o[0]_i_26_n_0 ),
        .I1(\rd_data_o[0]_i_27_n_0 ),
        .O(\rd_data_o_reg[0]_i_12_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[0]_i_13 
       (.I0(\rd_data_o[0]_i_28_n_0 ),
        .I1(\rd_data_o[0]_i_29_n_0 ),
        .O(\rd_data_o_reg[0]_i_13_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF8 \rd_data_o_reg[0]_i_2 
       (.I0(\rd_data_o_reg[0]_i_6_n_0 ),
        .I1(\rd_data_o_reg[0]_i_7_n_0 ),
        .O(\rd_data_o_reg[0]_i_2_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[0]_i_3 
       (.I0(\rd_data_o_reg[0]_i_8_n_0 ),
        .I1(\rd_data_o_reg[0]_i_9_n_0 ),
        .O(\rd_data_o_reg[0]_i_3_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[0]_i_4 
       (.I0(\rd_data_o_reg[0]_i_10_n_0 ),
        .I1(\rd_data_o_reg[0]_i_11_n_0 ),
        .O(\rd_data_o_reg[0]_i_4_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[0]_i_5 
       (.I0(\rd_data_o_reg[0]_i_12_n_0 ),
        .I1(\rd_data_o_reg[0]_i_13_n_0 ),
        .O(\rd_data_o_reg[0]_i_5_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF7 \rd_data_o_reg[0]_i_6 
       (.I0(\rd_data_o[0]_i_14_n_0 ),
        .I1(\rd_data_o[0]_i_15_n_0 ),
        .O(\rd_data_o_reg[0]_i_6_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[0]_i_7 
       (.I0(\rd_data_o[0]_i_16_n_0 ),
        .I1(\rd_data_o[0]_i_17_n_0 ),
        .O(\rd_data_o_reg[0]_i_7_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[0]_i_8 
       (.I0(\rd_data_o[0]_i_18_n_0 ),
        .I1(\rd_data_o[0]_i_19_n_0 ),
        .O(\rd_data_o_reg[0]_i_8_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[0]_i_9 
       (.I0(\rd_data_o[0]_i_20_n_0 ),
        .I1(\rd_data_o[0]_i_21_n_0 ),
        .O(\rd_data_o_reg[0]_i_9_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  FDRE \rd_data_o_reg[1] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[1]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[1]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[1]_i_10 
       (.I0(\rd_data_o[1]_i_22_n_0 ),
        .I1(\rd_data_o[1]_i_23_n_0 ),
        .O(\rd_data_o_reg[1]_i_10_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[1]_i_11 
       (.I0(\rd_data_o[1]_i_24_n_0 ),
        .I1(\rd_data_o[1]_i_25_n_0 ),
        .O(\rd_data_o_reg[1]_i_11_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[1]_i_12 
       (.I0(\rd_data_o[1]_i_26_n_0 ),
        .I1(\rd_data_o[1]_i_27_n_0 ),
        .O(\rd_data_o_reg[1]_i_12_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[1]_i_13 
       (.I0(\rd_data_o[1]_i_28_n_0 ),
        .I1(\rd_data_o[1]_i_29_n_0 ),
        .O(\rd_data_o_reg[1]_i_13_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF8 \rd_data_o_reg[1]_i_2 
       (.I0(\rd_data_o_reg[1]_i_6_n_0 ),
        .I1(\rd_data_o_reg[1]_i_7_n_0 ),
        .O(\rd_data_o_reg[1]_i_2_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[1]_i_3 
       (.I0(\rd_data_o_reg[1]_i_8_n_0 ),
        .I1(\rd_data_o_reg[1]_i_9_n_0 ),
        .O(\rd_data_o_reg[1]_i_3_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[1]_i_4 
       (.I0(\rd_data_o_reg[1]_i_10_n_0 ),
        .I1(\rd_data_o_reg[1]_i_11_n_0 ),
        .O(\rd_data_o_reg[1]_i_4_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[1]_i_5 
       (.I0(\rd_data_o_reg[1]_i_12_n_0 ),
        .I1(\rd_data_o_reg[1]_i_13_n_0 ),
        .O(\rd_data_o_reg[1]_i_5_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF7 \rd_data_o_reg[1]_i_6 
       (.I0(\rd_data_o[1]_i_14_n_0 ),
        .I1(\rd_data_o[1]_i_15_n_0 ),
        .O(\rd_data_o_reg[1]_i_6_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[1]_i_7 
       (.I0(\rd_data_o[1]_i_16_n_0 ),
        .I1(\rd_data_o[1]_i_17_n_0 ),
        .O(\rd_data_o_reg[1]_i_7_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[1]_i_8 
       (.I0(\rd_data_o[1]_i_18_n_0 ),
        .I1(\rd_data_o[1]_i_19_n_0 ),
        .O(\rd_data_o_reg[1]_i_8_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[1]_i_9 
       (.I0(\rd_data_o[1]_i_20_n_0 ),
        .I1(\rd_data_o[1]_i_21_n_0 ),
        .O(\rd_data_o_reg[1]_i_9_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  FDRE \rd_data_o_reg[2] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[2]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[2]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[2]_i_10 
       (.I0(\rd_data_o[2]_i_22_n_0 ),
        .I1(\rd_data_o[2]_i_23_n_0 ),
        .O(\rd_data_o_reg[2]_i_10_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[2]_i_11 
       (.I0(\rd_data_o[2]_i_24_n_0 ),
        .I1(\rd_data_o[2]_i_25_n_0 ),
        .O(\rd_data_o_reg[2]_i_11_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[2]_i_12 
       (.I0(\rd_data_o[2]_i_26_n_0 ),
        .I1(\rd_data_o[2]_i_27_n_0 ),
        .O(\rd_data_o_reg[2]_i_12_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[2]_i_13 
       (.I0(\rd_data_o[2]_i_28_n_0 ),
        .I1(\rd_data_o[2]_i_29_n_0 ),
        .O(\rd_data_o_reg[2]_i_13_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF8 \rd_data_o_reg[2]_i_2 
       (.I0(\rd_data_o_reg[2]_i_6_n_0 ),
        .I1(\rd_data_o_reg[2]_i_7_n_0 ),
        .O(\rd_data_o_reg[2]_i_2_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[2]_i_3 
       (.I0(\rd_data_o_reg[2]_i_8_n_0 ),
        .I1(\rd_data_o_reg[2]_i_9_n_0 ),
        .O(\rd_data_o_reg[2]_i_3_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[2]_i_4 
       (.I0(\rd_data_o_reg[2]_i_10_n_0 ),
        .I1(\rd_data_o_reg[2]_i_11_n_0 ),
        .O(\rd_data_o_reg[2]_i_4_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[2]_i_5 
       (.I0(\rd_data_o_reg[2]_i_12_n_0 ),
        .I1(\rd_data_o_reg[2]_i_13_n_0 ),
        .O(\rd_data_o_reg[2]_i_5_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF7 \rd_data_o_reg[2]_i_6 
       (.I0(\rd_data_o[2]_i_14_n_0 ),
        .I1(\rd_data_o[2]_i_15_n_0 ),
        .O(\rd_data_o_reg[2]_i_6_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[2]_i_7 
       (.I0(\rd_data_o[2]_i_16_n_0 ),
        .I1(\rd_data_o[2]_i_17_n_0 ),
        .O(\rd_data_o_reg[2]_i_7_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[2]_i_8 
       (.I0(\rd_data_o[2]_i_18_n_0 ),
        .I1(\rd_data_o[2]_i_19_n_0 ),
        .O(\rd_data_o_reg[2]_i_8_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[2]_i_9 
       (.I0(\rd_data_o[2]_i_20_n_0 ),
        .I1(\rd_data_o[2]_i_21_n_0 ),
        .O(\rd_data_o_reg[2]_i_9_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  FDRE \rd_data_o_reg[3] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[3]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[3]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[3]_i_10 
       (.I0(\rd_data_o[3]_i_22_n_0 ),
        .I1(\rd_data_o[3]_i_23_n_0 ),
        .O(\rd_data_o_reg[3]_i_10_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[3]_i_11 
       (.I0(\rd_data_o[3]_i_24_n_0 ),
        .I1(\rd_data_o[3]_i_25_n_0 ),
        .O(\rd_data_o_reg[3]_i_11_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[3]_i_12 
       (.I0(\rd_data_o[3]_i_26_n_0 ),
        .I1(\rd_data_o[3]_i_27_n_0 ),
        .O(\rd_data_o_reg[3]_i_12_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[3]_i_13 
       (.I0(\rd_data_o[3]_i_28_n_0 ),
        .I1(\rd_data_o[3]_i_29_n_0 ),
        .O(\rd_data_o_reg[3]_i_13_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF8 \rd_data_o_reg[3]_i_2 
       (.I0(\rd_data_o_reg[3]_i_6_n_0 ),
        .I1(\rd_data_o_reg[3]_i_7_n_0 ),
        .O(\rd_data_o_reg[3]_i_2_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[3]_i_3 
       (.I0(\rd_data_o_reg[3]_i_8_n_0 ),
        .I1(\rd_data_o_reg[3]_i_9_n_0 ),
        .O(\rd_data_o_reg[3]_i_3_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[3]_i_4 
       (.I0(\rd_data_o_reg[3]_i_10_n_0 ),
        .I1(\rd_data_o_reg[3]_i_11_n_0 ),
        .O(\rd_data_o_reg[3]_i_4_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[3]_i_5 
       (.I0(\rd_data_o_reg[3]_i_12_n_0 ),
        .I1(\rd_data_o_reg[3]_i_13_n_0 ),
        .O(\rd_data_o_reg[3]_i_5_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF7 \rd_data_o_reg[3]_i_6 
       (.I0(\rd_data_o[3]_i_14_n_0 ),
        .I1(\rd_data_o[3]_i_15_n_0 ),
        .O(\rd_data_o_reg[3]_i_6_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[3]_i_7 
       (.I0(\rd_data_o[3]_i_16_n_0 ),
        .I1(\rd_data_o[3]_i_17_n_0 ),
        .O(\rd_data_o_reg[3]_i_7_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[3]_i_8 
       (.I0(\rd_data_o[3]_i_18_n_0 ),
        .I1(\rd_data_o[3]_i_19_n_0 ),
        .O(\rd_data_o_reg[3]_i_8_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[3]_i_9 
       (.I0(\rd_data_o[3]_i_20_n_0 ),
        .I1(\rd_data_o[3]_i_21_n_0 ),
        .O(\rd_data_o_reg[3]_i_9_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  FDRE \rd_data_o_reg[4] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[4]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[4]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[4]_i_10 
       (.I0(\rd_data_o[4]_i_22_n_0 ),
        .I1(\rd_data_o[4]_i_23_n_0 ),
        .O(\rd_data_o_reg[4]_i_10_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[4]_i_11 
       (.I0(\rd_data_o[4]_i_24_n_0 ),
        .I1(\rd_data_o[4]_i_25_n_0 ),
        .O(\rd_data_o_reg[4]_i_11_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[4]_i_12 
       (.I0(\rd_data_o[4]_i_26_n_0 ),
        .I1(\rd_data_o[4]_i_27_n_0 ),
        .O(\rd_data_o_reg[4]_i_12_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[4]_i_13 
       (.I0(\rd_data_o[4]_i_28_n_0 ),
        .I1(\rd_data_o[4]_i_29_n_0 ),
        .O(\rd_data_o_reg[4]_i_13_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF8 \rd_data_o_reg[4]_i_2 
       (.I0(\rd_data_o_reg[4]_i_6_n_0 ),
        .I1(\rd_data_o_reg[4]_i_7_n_0 ),
        .O(\rd_data_o_reg[4]_i_2_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[4]_i_3 
       (.I0(\rd_data_o_reg[4]_i_8_n_0 ),
        .I1(\rd_data_o_reg[4]_i_9_n_0 ),
        .O(\rd_data_o_reg[4]_i_3_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[4]_i_4 
       (.I0(\rd_data_o_reg[4]_i_10_n_0 ),
        .I1(\rd_data_o_reg[4]_i_11_n_0 ),
        .O(\rd_data_o_reg[4]_i_4_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[4]_i_5 
       (.I0(\rd_data_o_reg[4]_i_12_n_0 ),
        .I1(\rd_data_o_reg[4]_i_13_n_0 ),
        .O(\rd_data_o_reg[4]_i_5_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF7 \rd_data_o_reg[4]_i_6 
       (.I0(\rd_data_o[4]_i_14_n_0 ),
        .I1(\rd_data_o[4]_i_15_n_0 ),
        .O(\rd_data_o_reg[4]_i_6_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[4]_i_7 
       (.I0(\rd_data_o[4]_i_16_n_0 ),
        .I1(\rd_data_o[4]_i_17_n_0 ),
        .O(\rd_data_o_reg[4]_i_7_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[4]_i_8 
       (.I0(\rd_data_o[4]_i_18_n_0 ),
        .I1(\rd_data_o[4]_i_19_n_0 ),
        .O(\rd_data_o_reg[4]_i_8_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[4]_i_9 
       (.I0(\rd_data_o[4]_i_20_n_0 ),
        .I1(\rd_data_o[4]_i_21_n_0 ),
        .O(\rd_data_o_reg[4]_i_9_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  FDRE \rd_data_o_reg[5] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[5]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[5]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[5]_i_10 
       (.I0(\rd_data_o[5]_i_22_n_0 ),
        .I1(\rd_data_o[5]_i_23_n_0 ),
        .O(\rd_data_o_reg[5]_i_10_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[5]_i_11 
       (.I0(\rd_data_o[5]_i_24_n_0 ),
        .I1(\rd_data_o[5]_i_25_n_0 ),
        .O(\rd_data_o_reg[5]_i_11_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[5]_i_12 
       (.I0(\rd_data_o[5]_i_26_n_0 ),
        .I1(\rd_data_o[5]_i_27_n_0 ),
        .O(\rd_data_o_reg[5]_i_12_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[5]_i_13 
       (.I0(\rd_data_o[5]_i_28_n_0 ),
        .I1(\rd_data_o[5]_i_29_n_0 ),
        .O(\rd_data_o_reg[5]_i_13_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF8 \rd_data_o_reg[5]_i_2 
       (.I0(\rd_data_o_reg[5]_i_6_n_0 ),
        .I1(\rd_data_o_reg[5]_i_7_n_0 ),
        .O(\rd_data_o_reg[5]_i_2_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[5]_i_3 
       (.I0(\rd_data_o_reg[5]_i_8_n_0 ),
        .I1(\rd_data_o_reg[5]_i_9_n_0 ),
        .O(\rd_data_o_reg[5]_i_3_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[5]_i_4 
       (.I0(\rd_data_o_reg[5]_i_10_n_0 ),
        .I1(\rd_data_o_reg[5]_i_11_n_0 ),
        .O(\rd_data_o_reg[5]_i_4_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[5]_i_5 
       (.I0(\rd_data_o_reg[5]_i_12_n_0 ),
        .I1(\rd_data_o_reg[5]_i_13_n_0 ),
        .O(\rd_data_o_reg[5]_i_5_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF7 \rd_data_o_reg[5]_i_6 
       (.I0(\rd_data_o[5]_i_14_n_0 ),
        .I1(\rd_data_o[5]_i_15_n_0 ),
        .O(\rd_data_o_reg[5]_i_6_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[5]_i_7 
       (.I0(\rd_data_o[5]_i_16_n_0 ),
        .I1(\rd_data_o[5]_i_17_n_0 ),
        .O(\rd_data_o_reg[5]_i_7_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[5]_i_8 
       (.I0(\rd_data_o[5]_i_18_n_0 ),
        .I1(\rd_data_o[5]_i_19_n_0 ),
        .O(\rd_data_o_reg[5]_i_8_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[5]_i_9 
       (.I0(\rd_data_o[5]_i_20_n_0 ),
        .I1(\rd_data_o[5]_i_21_n_0 ),
        .O(\rd_data_o_reg[5]_i_9_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  FDRE \rd_data_o_reg[6] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[6]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[6]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[6]_i_10 
       (.I0(\rd_data_o[6]_i_22_n_0 ),
        .I1(\rd_data_o[6]_i_23_n_0 ),
        .O(\rd_data_o_reg[6]_i_10_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[6]_i_11 
       (.I0(\rd_data_o[6]_i_24_n_0 ),
        .I1(\rd_data_o[6]_i_25_n_0 ),
        .O(\rd_data_o_reg[6]_i_11_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[6]_i_12 
       (.I0(\rd_data_o[6]_i_26_n_0 ),
        .I1(\rd_data_o[6]_i_27_n_0 ),
        .O(\rd_data_o_reg[6]_i_12_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[6]_i_13 
       (.I0(\rd_data_o[6]_i_28_n_0 ),
        .I1(\rd_data_o[6]_i_29_n_0 ),
        .O(\rd_data_o_reg[6]_i_13_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF8 \rd_data_o_reg[6]_i_2 
       (.I0(\rd_data_o_reg[6]_i_6_n_0 ),
        .I1(\rd_data_o_reg[6]_i_7_n_0 ),
        .O(\rd_data_o_reg[6]_i_2_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[6]_i_3 
       (.I0(\rd_data_o_reg[6]_i_8_n_0 ),
        .I1(\rd_data_o_reg[6]_i_9_n_0 ),
        .O(\rd_data_o_reg[6]_i_3_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[6]_i_4 
       (.I0(\rd_data_o_reg[6]_i_10_n_0 ),
        .I1(\rd_data_o_reg[6]_i_11_n_0 ),
        .O(\rd_data_o_reg[6]_i_4_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[6]_i_5 
       (.I0(\rd_data_o_reg[6]_i_12_n_0 ),
        .I1(\rd_data_o_reg[6]_i_13_n_0 ),
        .O(\rd_data_o_reg[6]_i_5_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF7 \rd_data_o_reg[6]_i_6 
       (.I0(\rd_data_o[6]_i_14_n_0 ),
        .I1(\rd_data_o[6]_i_15_n_0 ),
        .O(\rd_data_o_reg[6]_i_6_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[6]_i_7 
       (.I0(\rd_data_o[6]_i_16_n_0 ),
        .I1(\rd_data_o[6]_i_17_n_0 ),
        .O(\rd_data_o_reg[6]_i_7_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[6]_i_8 
       (.I0(\rd_data_o[6]_i_18_n_0 ),
        .I1(\rd_data_o[6]_i_19_n_0 ),
        .O(\rd_data_o_reg[6]_i_8_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[6]_i_9 
       (.I0(\rd_data_o[6]_i_20_n_0 ),
        .I1(\rd_data_o[6]_i_21_n_0 ),
        .O(\rd_data_o_reg[6]_i_9_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  FDRE \rd_data_o_reg[7] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[7]_i_2_n_0 ),
        .Q(registers_0_rd_data_o[7]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[7]_i_10 
       (.I0(\rd_data_o[7]_i_19_n_0 ),
        .I1(\rd_data_o[7]_i_20_n_0 ),
        .O(\rd_data_o_reg[7]_i_10_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[7]_i_11 
       (.I0(\rd_data_o[7]_i_21_n_0 ),
        .I1(\rd_data_o[7]_i_22_n_0 ),
        .O(\rd_data_o_reg[7]_i_11_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[7]_i_12 
       (.I0(\rd_data_o[7]_i_23_n_0 ),
        .I1(\rd_data_o[7]_i_24_n_0 ),
        .O(\rd_data_o_reg[7]_i_12_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[7]_i_13 
       (.I0(\rd_data_o[7]_i_25_n_0 ),
        .I1(\rd_data_o[7]_i_26_n_0 ),
        .O(\rd_data_o_reg[7]_i_13_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[7]_i_14 
       (.I0(\rd_data_o[7]_i_27_n_0 ),
        .I1(\rd_data_o[7]_i_28_n_0 ),
        .O(\rd_data_o_reg[7]_i_14_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[7]_i_15 
       (.I0(\rd_data_o[7]_i_29_n_0 ),
        .I1(\rd_data_o[7]_i_30_n_0 ),
        .O(\rd_data_o_reg[7]_i_15_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF7 \rd_data_o_reg[7]_i_16 
       (.I0(\rd_data_o[7]_i_31_n_0 ),
        .I1(\rd_data_o[7]_i_32_n_0 ),
        .O(\rd_data_o_reg[7]_i_16_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  MUXF8 \rd_data_o_reg[7]_i_5 
       (.I0(\rd_data_o_reg[7]_i_9_n_0 ),
        .I1(\rd_data_o_reg[7]_i_10_n_0 ),
        .O(\rd_data_o_reg[7]_i_5_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[7]_i_6 
       (.I0(\rd_data_o_reg[7]_i_11_n_0 ),
        .I1(\rd_data_o_reg[7]_i_12_n_0 ),
        .O(\rd_data_o_reg[7]_i_6_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[7]_i_7 
       (.I0(\rd_data_o_reg[7]_i_13_n_0 ),
        .I1(\rd_data_o_reg[7]_i_14_n_0 ),
        .O(\rd_data_o_reg[7]_i_7_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF8 \rd_data_o_reg[7]_i_8 
       (.I0(\rd_data_o_reg[7]_i_15_n_0 ),
        .I1(\rd_data_o_reg[7]_i_16_n_0 ),
        .O(\rd_data_o_reg[7]_i_8_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [3]));
  MUXF7 \rd_data_o_reg[7]_i_9 
       (.I0(\rd_data_o[7]_i_17_n_0 ),
        .I1(\rd_data_o[7]_i_18_n_0 ),
        .O(\rd_data_o_reg[7]_i_9_n_0 ),
        .S(\last_rd_reg_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \refresh[0]_i_1 
       (.I0(\refresh_reg[1]_1 [0]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \refresh[1]_i_1 
       (.I0(\refresh_reg[1]_1 [0]),
        .I1(\refresh_reg[1]_1 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \refresh[2]_i_1 
       (.I0(refresh_reg[2]),
        .I1(\refresh_reg[1]_1 [1]),
        .I2(\refresh_reg[1]_1 [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \refresh[3]_i_1 
       (.I0(refresh_reg[3]),
        .I1(\refresh_reg[1]_1 [0]),
        .I2(\refresh_reg[1]_1 [1]),
        .I3(refresh_reg[2]),
        .O(\refresh_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \refresh[4]_i_1 
       (.I0(refresh_reg[4]),
        .I1(refresh_reg[2]),
        .I2(\refresh_reg[1]_1 [1]),
        .I3(\refresh_reg[1]_1 [0]),
        .I4(refresh_reg[3]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \refresh[5]_i_1 
       (.I0(seccnt_reg[23]),
        .I1(seccnt_reg[24]),
        .I2(\refresh[5]_i_3_n_0 ),
        .I3(\refresh[5]_i_4_n_0 ),
        .I4(\refresh_reg[6]_inv_0 ),
        .O(\refresh[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \refresh[5]_i_2 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[3]),
        .I2(\refresh_reg[1]_1 [0]),
        .I3(\refresh_reg[1]_1 [1]),
        .I4(refresh_reg[2]),
        .I5(refresh_reg[4]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \refresh[5]_i_3 
       (.I0(seccnt_reg[22]),
        .I1(seccnt_reg[19]),
        .I2(\refresh[5]_i_5_n_0 ),
        .I3(seccnt_reg[20]),
        .I4(seccnt_reg[21]),
        .O(\refresh[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \refresh[5]_i_4 
       (.I0(seccnt_reg[26]),
        .I1(seccnt_reg[25]),
        .I2(seccnt_reg[28]),
        .I3(\refresh[5]_i_6_n_0 ),
        .O(\refresh[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001FFFFFF)) 
    \refresh[5]_i_5 
       (.I0(\refresh[5]_i_7_n_0 ),
        .I1(seccnt_reg[14]),
        .I2(seccnt_reg[15]),
        .I3(seccnt_reg[17]),
        .I4(seccnt_reg[16]),
        .I5(seccnt_reg[18]),
        .O(\refresh[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \refresh[5]_i_6 
       (.I0(seccnt_reg[29]),
        .I1(seccnt_reg[31]),
        .I2(seccnt_reg[27]),
        .I3(seccnt_reg[30]),
        .O(\refresh[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \refresh[5]_i_7 
       (.I0(seccnt_reg[9]),
        .I1(seccnt_reg[10]),
        .I2(seccnt_reg[13]),
        .I3(seccnt_reg[8]),
        .I4(seccnt_reg[12]),
        .I5(seccnt_reg[11]),
        .O(\refresh[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \refresh[6]_inv_i_1 
       (.I0(refresh_reg[4]),
        .I1(refresh_reg[2]),
        .I2(\refresh_reg[1]_1 [1]),
        .I3(\refresh_reg[1]_1 [0]),
        .I4(refresh_reg[3]),
        .I5(refresh_reg[5]),
        .O(p_0_in[6]));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[0] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[0]),
        .Q(\refresh_reg[1]_1 [0]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[1] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[1]),
        .Q(\refresh_reg[1]_1 [1]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[2] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[2]),
        .Q(refresh_reg[2]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[3] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(\refresh_reg[3]_0 ),
        .Q(refresh_reg[3]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[4] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[4]),
        .Q(refresh_reg[4]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[5] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[5]),
        .Q(refresh_reg[5]),
        .R(\refresh[5]_i_1_n_0 ));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \refresh_reg[6]_inv 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[6]),
        .Q(\refresh_reg[6]_inv_0 ),
        .S(\refresh[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sda_o_i_10
       (.I0(registers_0_rd_data_o[1]),
        .I1(registers_0_rd_data_o[0]),
        .I2(sda_o_i_2[1]),
        .I3(registers_0_rd_data_o[7]),
        .I4(sda_o_i_2[0]),
        .I5(registers_0_rd_data_o[6]),
        .O(sda_o_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sda_o_i_11
       (.I0(registers_0_rd_data_o[5]),
        .I1(registers_0_rd_data_o[4]),
        .I2(sda_o_i_2[1]),
        .I3(registers_0_rd_data_o[3]),
        .I4(sda_o_i_2[0]),
        .I5(registers_0_rd_data_o[2]),
        .O(sda_o_i_11_n_0));
  MUXF7 sda_o_reg_i_7
       (.I0(sda_o_i_10_n_0),
        .I1(sda_o_i_11_n_0),
        .O(\cnt_reg[2] ),
        .S(sda_o_i_2[2]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \seccnt[0]_i_1 
       (.I0(\refresh[5]_i_4_n_0 ),
        .I1(\refresh[5]_i_3_n_0 ),
        .I2(seccnt_reg[24]),
        .I3(seccnt_reg[23]),
        .O(\seccnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \seccnt[0]_i_3 
       (.I0(\seccnt_reg_n_0_[0] ),
        .O(\seccnt[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \seccnt_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_7 ),
        .Q(\seccnt_reg_n_0_[0] ),
        .S(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\seccnt_reg[0]_i_2_n_0 ,\seccnt_reg[0]_i_2_n_1 ,\seccnt_reg[0]_i_2_n_2 ,\seccnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\seccnt_reg[0]_i_2_n_4 ,\seccnt_reg[0]_i_2_n_5 ,\seccnt_reg[0]_i_2_n_6 ,\seccnt_reg[0]_i_2_n_7 }),
        .S({\seccnt_reg_n_0_[3] ,\seccnt_reg_n_0_[2] ,\seccnt_reg_n_0_[1] ,\seccnt[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[10] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_5 ),
        .Q(seccnt_reg[10]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[11] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_4 ),
        .Q(seccnt_reg[11]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[12] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_7 ),
        .Q(seccnt_reg[12]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[12]_i_1 
       (.CI(\seccnt_reg[8]_i_1_n_0 ),
        .CO({\seccnt_reg[12]_i_1_n_0 ,\seccnt_reg[12]_i_1_n_1 ,\seccnt_reg[12]_i_1_n_2 ,\seccnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[12]_i_1_n_4 ,\seccnt_reg[12]_i_1_n_5 ,\seccnt_reg[12]_i_1_n_6 ,\seccnt_reg[12]_i_1_n_7 }),
        .S(seccnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[13] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_6 ),
        .Q(seccnt_reg[13]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[14] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_5 ),
        .Q(seccnt_reg[14]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[15] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_4 ),
        .Q(seccnt_reg[15]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[16] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_7 ),
        .Q(seccnt_reg[16]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[16]_i_1 
       (.CI(\seccnt_reg[12]_i_1_n_0 ),
        .CO({\seccnt_reg[16]_i_1_n_0 ,\seccnt_reg[16]_i_1_n_1 ,\seccnt_reg[16]_i_1_n_2 ,\seccnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[16]_i_1_n_4 ,\seccnt_reg[16]_i_1_n_5 ,\seccnt_reg[16]_i_1_n_6 ,\seccnt_reg[16]_i_1_n_7 }),
        .S(seccnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[17] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_6 ),
        .Q(seccnt_reg[17]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[18] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_5 ),
        .Q(seccnt_reg[18]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[19] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_4 ),
        .Q(seccnt_reg[19]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_6 ),
        .Q(\seccnt_reg_n_0_[1] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[20] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_7 ),
        .Q(seccnt_reg[20]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[20]_i_1 
       (.CI(\seccnt_reg[16]_i_1_n_0 ),
        .CO({\seccnt_reg[20]_i_1_n_0 ,\seccnt_reg[20]_i_1_n_1 ,\seccnt_reg[20]_i_1_n_2 ,\seccnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[20]_i_1_n_4 ,\seccnt_reg[20]_i_1_n_5 ,\seccnt_reg[20]_i_1_n_6 ,\seccnt_reg[20]_i_1_n_7 }),
        .S(seccnt_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[21] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_6 ),
        .Q(seccnt_reg[21]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[22] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_5 ),
        .Q(seccnt_reg[22]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[23] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_4 ),
        .Q(seccnt_reg[23]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[24] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_7 ),
        .Q(seccnt_reg[24]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[24]_i_1 
       (.CI(\seccnt_reg[20]_i_1_n_0 ),
        .CO({\seccnt_reg[24]_i_1_n_0 ,\seccnt_reg[24]_i_1_n_1 ,\seccnt_reg[24]_i_1_n_2 ,\seccnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[24]_i_1_n_4 ,\seccnt_reg[24]_i_1_n_5 ,\seccnt_reg[24]_i_1_n_6 ,\seccnt_reg[24]_i_1_n_7 }),
        .S(seccnt_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[25] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_6 ),
        .Q(seccnt_reg[25]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[26] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_5 ),
        .Q(seccnt_reg[26]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[27] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_4 ),
        .Q(seccnt_reg[27]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[28] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_7 ),
        .Q(seccnt_reg[28]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[28]_i_1 
       (.CI(\seccnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED [3],\seccnt_reg[28]_i_1_n_1 ,\seccnt_reg[28]_i_1_n_2 ,\seccnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[28]_i_1_n_4 ,\seccnt_reg[28]_i_1_n_5 ,\seccnt_reg[28]_i_1_n_6 ,\seccnt_reg[28]_i_1_n_7 }),
        .S(seccnt_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[29] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_6 ),
        .Q(seccnt_reg[29]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_5 ),
        .Q(\seccnt_reg_n_0_[2] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[30] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_5 ),
        .Q(seccnt_reg[30]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[31] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_4 ),
        .Q(seccnt_reg[31]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_4 ),
        .Q(\seccnt_reg_n_0_[3] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_7 ),
        .Q(\seccnt_reg_n_0_[4] ),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[4]_i_1 
       (.CI(\seccnt_reg[0]_i_2_n_0 ),
        .CO({\seccnt_reg[4]_i_1_n_0 ,\seccnt_reg[4]_i_1_n_1 ,\seccnt_reg[4]_i_1_n_2 ,\seccnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[4]_i_1_n_4 ,\seccnt_reg[4]_i_1_n_5 ,\seccnt_reg[4]_i_1_n_6 ,\seccnt_reg[4]_i_1_n_7 }),
        .S({\seccnt_reg_n_0_[7] ,\seccnt_reg_n_0_[6] ,\seccnt_reg_n_0_[5] ,\seccnt_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_6 ),
        .Q(\seccnt_reg_n_0_[5] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_5 ),
        .Q(\seccnt_reg_n_0_[6] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_4 ),
        .Q(\seccnt_reg_n_0_[7] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[8] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_7 ),
        .Q(seccnt_reg[8]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[8]_i_1 
       (.CI(\seccnt_reg[4]_i_1_n_0 ),
        .CO({\seccnt_reg[8]_i_1_n_0 ,\seccnt_reg[8]_i_1_n_1 ,\seccnt_reg[8]_i_1_n_2 ,\seccnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[8]_i_1_n_4 ,\seccnt_reg[8]_i_1_n_5 ,\seccnt_reg[8]_i_1_n_6 ,\seccnt_reg[8]_i_1_n_7 }),
        .S(seccnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[9] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_6 ),
        .Q(seccnt_reg[9]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE update_i_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(update_i_reg_4),
        .Q(update_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[10]_i_1 
       (.I0(p_0_in[2]),
        .I1(\last_rd_reg_reg[5]_0 [2]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_4),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [0]),
        .O(\wr_data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[12]_i_1 
       (.I0(p_0_in[4]),
        .I1(\last_rd_reg_reg[5]_0 [4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_4),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [1]),
        .O(\wr_data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[13]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(\last_rd_reg_reg[5]_0 [5]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_4),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [2]),
        .O(\wr_data[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \wr_data[14]_i_1 
       (.I0(\rd_data_o[7]_i_3_n_0 ),
        .I1(\rd_data_o[7]_i_4_n_0 ),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_4),
        .I4(update_i_reg_0),
        .O(\wr_data[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data[14]_i_2 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_4),
        .O(\wr_data[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFE0000FE)) 
    \wr_data[6]_i_1__0 
       (.I0(\rd_data_o[7]_i_3_n_0 ),
        .I1(\rd_data_o[7]_i_4_n_0 ),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_4),
        .I4(update_i_reg_0),
        .O(\wr_data[6]_i_1__0_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[0] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\data_reg[6][7]_0 [0]),
        .Q(din[0]),
        .R(\wr_data[6]_i_1__0_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[10] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[10]_i_1_n_0 ),
        .Q(din[10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[11] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [3]),
        .Q(din[11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[12] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[12]_i_1_n_0 ),
        .Q(din[12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[13] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[13]_i_1__0_n_0 ),
        .Q(din[13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[14] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[14]_i_2_n_0 ),
        .Q(din[14]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[1] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\data_reg[6][7]_0 [1]),
        .Q(din[1]),
        .R(\wr_data[6]_i_1__0_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[2] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\data_reg[6][7]_0 [2]),
        .Q(din[2]),
        .R(\wr_data[6]_i_1__0_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[3] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\data_reg[6][7]_0 [3]),
        .Q(din[3]),
        .R(\wr_data[6]_i_1__0_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[4] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\data_reg[6][7]_0 [4]),
        .Q(din[4]),
        .R(\wr_data[6]_i_1__0_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[5] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\data_reg[6][7]_0 [5]),
        .Q(din[5]),
        .R(\wr_data[6]_i_1__0_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[6] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\data_reg[6][7]_0 [6]),
        .Q(din[6]),
        .R(\wr_data[6]_i_1__0_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[7] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [0]),
        .Q(din[7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[8] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [1]),
        .Q(din[8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[9] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [2]),
        .Q(din[9]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN" *) 
  FDRE wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\wr_data[14]_i_1_n_0 ),
        .Q(wr_en),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rtc" *) 
module zxnexys_zxrtc_0_0_rtc
   (sda_reg_0,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_0,
    sda_o,
    Q,
    \bcnt_reg[0]_0 ,
    \ptr_reg[5]_0 ,
    \wr_reg_o_reg[3]_0 ,
    update_t_reg_1,
    \data_o_reg[0]_0 ,
    \data_o_reg[7]_0 ,
    \data_o_reg[2]_0 ,
    \goreg_bm.dout_i_reg[11] ,
    \data_o_reg[1]_0 ,
    \wr_reg_o_reg[2]_0 ,
    \wr_reg_o_reg[2]_1 ,
    \wr_reg_o_reg[2]_2 ,
    \goreg_bm.dout_i_reg[10] ,
    \wr_reg_o_reg[4]_0 ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \wr_reg_o_reg[5]_0 ,
    \goreg_bm.dout_i_reg[9] ,
    \wr_reg_o_reg[5]_1 ,
    \wr_reg_o_reg[4]_1 ,
    \wr_reg_o_reg[4]_2 ,
    \wr_reg_o_reg[5]_2 ,
    \wr_reg_o_reg[5]_3 ,
    \wr_reg_o_reg[4]_3 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \wr_reg_o_reg[5]_4 ,
    \wr_reg_o_reg[3]_1 ,
    \wr_reg_o_reg[4]_4 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \wr_reg_o_reg[1]_0 ,
    \wr_reg_o_reg[1]_1 ,
    update_t_reg_2,
    update_t_reg_3,
    \guf.guf1.underflow_i_reg ,
    \wr_reg_o_reg[5]_5 ,
    \wr_reg_o_reg[1]_2 ,
    \wr_reg_o_reg[3]_2 ,
    \wr_reg_o_reg[3]_3 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \wr_reg_o_reg[5]_6 ,
    \guf.guf1.underflow_i_reg_0 ,
    \wr_reg_o_reg[5]_7 ,
    \goreg_bm.dout_i_reg[8] ,
    \wr_reg_o_reg[4]_5 ,
    \wr_reg_o_reg[4]_6 ,
    \wr_reg_o_reg[3]_4 ,
    \wr_reg_o_reg[4]_7 ,
    \wr_reg_o_reg[5]_8 ,
    \wr_reg_o_reg[5]_9 ,
    \wr_reg_o_reg[4]_8 ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \wr_reg_o_reg[1]_3 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \wr_reg_o_reg[5]_10 ,
    \wr_reg_o_reg[4]_9 ,
    \data_o_reg[7]_1 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \wr_reg_o_reg[5]_11 ,
    \wr_reg_o_reg[0]_0 ,
    \wr_reg_o_reg[5]_12 ,
    \wr_reg_o_reg[3]_5 ,
    \wr_reg_o_reg[5]_13 ,
    \data_o_reg[6]_0 ,
    \data_o_reg[0]_1 ,
    \data_o_reg[2]_1 ,
    \data_o_reg[3]_0 ,
    \data_o_reg[4]_0 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \data_o_reg[0]_2 ,
    \data_o_reg[2]_2 ,
    \data_o_reg[3]_1 ,
    \wr_reg_o_reg[4]_10 ,
    \wr_reg_o_reg[4]_11 ,
    \wr_reg_o_reg[4]_12 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \wr_reg_o_reg[4]_13 ,
    \data_o_reg[1]_1 ,
    \data_o_reg[0]_3 ,
    \data_o_reg[2]_3 ,
    \data_o_reg[3]_2 ,
    \data_o_reg[4]_1 ,
    \data_o_reg[0]_4 ,
    \data_o_reg[1]_2 ,
    \data_o_reg[2]_4 ,
    \data_o_reg[3]_3 ,
    \cnt_reg[2]_0 ,
    \bcnt_reg[1]_0 ,
    ack_reg_0,
    \cnt_reg[1]_0 ,
    \bcnt_reg[1]_1 ,
    ack14_out,
    \bcnt_reg[0]_1 ,
    \cnt_reg[0]_0 ,
    \tmp_reg[0]_0 ,
    old_scl_reg_0,
    \wr_reg_o_reg[2]_3 ,
    \sda_sr_reg[1]_0 ,
    \scl_sr_reg[1]_0 ,
    E,
    clk_peripheral,
    sda_reg_1,
    scl_reg_1,
    i2c_rw_reg_1,
    update_t_reg_4,
    reset,
    sda_o_reg_0,
    \wr_data_reg[11] ,
    dout,
    \wr_data_reg[8] ,
    \wr_data_reg[11]_0 ,
    \data_reg[4][0] ,
    \data_reg[4][0]_0 ,
    underflow,
    \data_reg[4][2] ,
    \data_reg[5][4] ,
    \data_reg[13][0] ,
    \data_reg[5][1] ,
    \data_reg[36][0] ,
    \data_reg[0][3] ,
    \data_reg[50][0] ,
    \data_reg[45][0] ,
    \data_reg[47][0] ,
    \data_reg[21][0] ,
    \data_reg[9][0] ,
    \data_reg[35][0] ,
    \data_reg[24][0] ,
    \data_reg[53][0] ,
    \data_reg[26][0] ,
    \data_reg[20][0] ,
    \data_reg[62][0] ,
    \data_reg[62][0]_0 ,
    \data_reg[61][0] ,
    \data_reg[16][0] ,
    \data_reg[40][0] ,
    \data_reg[49][0] ,
    \data_reg[22][0] ,
    \data_reg[39][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[14][0] ,
    \data_reg[14][0]_0 ,
    \data_reg[33][0] ,
    \data_reg[34][0] ,
    \data_reg[46][0] ,
    \data_reg[37][0] ,
    \data_reg[35][0]_0 ,
    \data_reg[7][0] ,
    \data_reg[11][0] ,
    \data_reg[47][0]_0 ,
    \data_reg[21][0]_0 ,
    \data_reg[32][0] ,
    \data_reg[38][0] ,
    \data_reg[10][0] ,
    \data_reg[13][0]_0 ,
    \data_reg[42][0] ,
    \data_reg[45][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[3][5] ,
    \data_reg[52][0] ,
    \data_reg[12][0] ,
    \data_reg[3][5]_0 ,
    \data_reg[36][0]_0 ,
    \data_reg[63][0] ,
    \data_reg[6][6] ,
    \data_reg[6][2] ,
    \data_reg[6][3] ,
    \data_reg[6][6]_0 ,
    \data_reg[5][0] ,
    \data_reg[5][2] ,
    \data_reg[5][2]_0 ,
    \data_reg[5][3] ,
    \data_reg[5][4]_0 ,
    \data_reg[1][2] ,
    \data_reg[1][2]_0 ,
    \data_reg[1][3] ,
    \data_reg[15][0] ,
    \data_reg[3][1] ,
    \data_reg[0][2] ,
    \data_reg[0][2]_0 ,
    \data_reg[0][3]_0 ,
    \data_reg[0][4] ,
    \data_reg[2][0] ,
    \data_reg[2][1] ,
    \data_reg[2][2] ,
    \data_reg[2][3] ,
    sda_o_reg_1,
    sda_i,
    scl_i);
  output sda_reg_0;
  output scl_reg_0;
  output i2c_rw_reg_0;
  output update_t_reg_0;
  output sda_o;
  output [2:0]Q;
  output \bcnt_reg[0]_0 ;
  output [5:0]\ptr_reg[5]_0 ;
  output [3:0]\wr_reg_o_reg[3]_0 ;
  output update_t_reg_1;
  output \data_o_reg[0]_0 ;
  output [7:0]\data_o_reg[7]_0 ;
  output \data_o_reg[2]_0 ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_o_reg[1]_0 ;
  output \wr_reg_o_reg[2]_0 ;
  output \wr_reg_o_reg[2]_1 ;
  output \wr_reg_o_reg[2]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[10] ;
  output [0:0]\wr_reg_o_reg[4]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  output [0:0]\wr_reg_o_reg[5]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[9] ;
  output [0:0]\wr_reg_o_reg[5]_1 ;
  output [0:0]\wr_reg_o_reg[4]_1 ;
  output [0:0]\wr_reg_o_reg[4]_2 ;
  output [0:0]\wr_reg_o_reg[5]_2 ;
  output [0:0]\wr_reg_o_reg[5]_3 ;
  output [0:0]\wr_reg_o_reg[4]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[10]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[10]_1 ;
  output [0:0]\wr_reg_o_reg[5]_4 ;
  output [0:0]\wr_reg_o_reg[3]_1 ;
  output [0:0]\wr_reg_o_reg[4]_4 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  output [0:0]\wr_reg_o_reg[1]_0 ;
  output [0:0]\wr_reg_o_reg[1]_1 ;
  output [0:0]update_t_reg_2;
  output [0:0]update_t_reg_3;
  output [0:0]\guf.guf1.underflow_i_reg ;
  output [0:0]\wr_reg_o_reg[5]_5 ;
  output [0:0]\wr_reg_o_reg[1]_2 ;
  output [0:0]\wr_reg_o_reg[3]_2 ;
  output \wr_reg_o_reg[3]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  output [0:0]\wr_reg_o_reg[5]_6 ;
  output [0:0]\guf.guf1.underflow_i_reg_0 ;
  output [0:0]\wr_reg_o_reg[5]_7 ;
  output [0:0]\goreg_bm.dout_i_reg[8] ;
  output [0:0]\wr_reg_o_reg[4]_5 ;
  output [0:0]\wr_reg_o_reg[4]_6 ;
  output [0:0]\wr_reg_o_reg[3]_4 ;
  output [0:0]\wr_reg_o_reg[4]_7 ;
  output [0:0]\wr_reg_o_reg[5]_8 ;
  output [0:0]\wr_reg_o_reg[5]_9 ;
  output [0:0]\wr_reg_o_reg[4]_8 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9]_1 ;
  output \wr_reg_o_reg[1]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  output [0:0]\wr_reg_o_reg[5]_10 ;
  output [0:0]\wr_reg_o_reg[4]_9 ;
  output [7:0]\data_o_reg[7]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  output [0:0]\wr_reg_o_reg[5]_11 ;
  output [0:0]\wr_reg_o_reg[0]_0 ;
  output [0:0]\wr_reg_o_reg[5]_12 ;
  output [0:0]\wr_reg_o_reg[3]_5 ;
  output \wr_reg_o_reg[5]_13 ;
  output [4:0]\data_o_reg[6]_0 ;
  output \data_o_reg[0]_1 ;
  output \data_o_reg[2]_1 ;
  output \data_o_reg[3]_0 ;
  output \data_o_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \data_o_reg[0]_2 ;
  output \data_o_reg[2]_2 ;
  output \data_o_reg[3]_1 ;
  output [0:0]\wr_reg_o_reg[4]_10 ;
  output [0:0]\wr_reg_o_reg[4]_11 ;
  output \wr_reg_o_reg[4]_12 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \wr_reg_o_reg[4]_13 ;
  output \data_o_reg[1]_1 ;
  output \data_o_reg[0]_3 ;
  output \data_o_reg[2]_3 ;
  output \data_o_reg[3]_2 ;
  output \data_o_reg[4]_1 ;
  output \data_o_reg[0]_4 ;
  output \data_o_reg[1]_2 ;
  output \data_o_reg[2]_4 ;
  output \data_o_reg[3]_3 ;
  output [2:0]\cnt_reg[2]_0 ;
  output \bcnt_reg[1]_0 ;
  output ack_reg_0;
  output \cnt_reg[1]_0 ;
  output \bcnt_reg[1]_1 ;
  output ack14_out;
  output \bcnt_reg[0]_1 ;
  output \cnt_reg[0]_0 ;
  output [0:0]\tmp_reg[0]_0 ;
  output old_scl_reg_0;
  output \wr_reg_o_reg[2]_3 ;
  output [1:0]\sda_sr_reg[1]_0 ;
  output [1:0]\scl_sr_reg[1]_0 ;
  input [0:0]E;
  input clk_peripheral;
  input sda_reg_1;
  input scl_reg_1;
  input i2c_rw_reg_1;
  input update_t_reg_4;
  input reset;
  input sda_o_reg_0;
  input \wr_data_reg[11] ;
  input [13:0]dout;
  input [2:0]\wr_data_reg[8] ;
  input [0:0]\wr_data_reg[11]_0 ;
  input \data_reg[4][0] ;
  input \data_reg[4][0]_0 ;
  input underflow;
  input \data_reg[4][2] ;
  input \data_reg[5][4] ;
  input \data_reg[13][0] ;
  input \data_reg[5][1] ;
  input \data_reg[36][0] ;
  input \data_reg[0][3] ;
  input \data_reg[50][0] ;
  input \data_reg[45][0] ;
  input \data_reg[47][0] ;
  input \data_reg[21][0] ;
  input \data_reg[9][0] ;
  input \data_reg[35][0] ;
  input \data_reg[24][0] ;
  input \data_reg[53][0] ;
  input \data_reg[26][0] ;
  input \data_reg[20][0] ;
  input \data_reg[62][0] ;
  input \data_reg[62][0]_0 ;
  input \data_reg[61][0] ;
  input \data_reg[16][0] ;
  input \data_reg[40][0] ;
  input \data_reg[49][0] ;
  input \data_reg[22][0] ;
  input \data_reg[39][0] ;
  input \data_reg[18][0] ;
  input \data_reg[17][0] ;
  input \data_reg[14][0] ;
  input \data_reg[14][0]_0 ;
  input \data_reg[33][0] ;
  input \data_reg[34][0] ;
  input \data_reg[46][0] ;
  input \data_reg[37][0] ;
  input \data_reg[35][0]_0 ;
  input \data_reg[7][0] ;
  input \data_reg[11][0] ;
  input \data_reg[47][0]_0 ;
  input \data_reg[21][0]_0 ;
  input \data_reg[32][0] ;
  input \data_reg[38][0] ;
  input \data_reg[10][0] ;
  input \data_reg[13][0]_0 ;
  input \data_reg[42][0] ;
  input \data_reg[45][0]_0 ;
  input \data_reg[33][0]_0 ;
  input \data_reg[3][5] ;
  input \data_reg[52][0] ;
  input \data_reg[12][0] ;
  input \data_reg[3][5]_0 ;
  input \data_reg[36][0]_0 ;
  input \data_reg[63][0] ;
  input [3:0]\data_reg[6][6] ;
  input \data_reg[6][2] ;
  input \data_reg[6][3] ;
  input \data_reg[6][6]_0 ;
  input \data_reg[5][0] ;
  input \data_reg[5][2] ;
  input \data_reg[5][2]_0 ;
  input \data_reg[5][3] ;
  input \data_reg[5][4]_0 ;
  input [1:0]\data_reg[1][2] ;
  input \data_reg[1][2]_0 ;
  input \data_reg[1][3] ;
  input \data_reg[15][0] ;
  input [1:0]\data_reg[3][1] ;
  input [1:0]\data_reg[0][2] ;
  input \data_reg[0][2]_0 ;
  input \data_reg[0][3]_0 ;
  input [0:0]\data_reg[0][4] ;
  input \data_reg[2][0] ;
  input \data_reg[2][1] ;
  input \data_reg[2][2] ;
  input \data_reg[2][3] ;
  input sda_o_reg_1;
  input sda_i;
  input scl_i;

  wire [0:0]E;
  wire [2:0]Q;
  wire ack;
  wire ack14_out;
  wire ack_i_1_n_0;
  wire ack_reg_0;
  wire [10:0]bcnt;
  wire \bcnt[10]_i_1_n_0 ;
  wire \bcnt[10]_i_2_n_0 ;
  wire \bcnt[10]_i_5_n_0 ;
  wire \bcnt[10]_i_6_n_0 ;
  wire \bcnt[5]_i_2_n_0 ;
  wire \bcnt[8]_i_2_n_0 ;
  wire \bcnt[8]_i_3_n_0 ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[0]_1 ;
  wire \bcnt_reg[1]_0 ;
  wire \bcnt_reg[1]_1 ;
  wire clk_peripheral;
  wire [3:3]cnt;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_2_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[3]_i_1_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire \cnt[3]_i_3_n_0 ;
  wire \cnt[3]_i_4_n_0 ;
  wire \cnt[3]_i_5_n_0 ;
  wire \cnt[3]_i_6_n_0 ;
  wire \cnt[3]_i_7_n_0 ;
  wire \cnt[3]_i_8_n_0 ;
  wire \cnt_reg[0]_0 ;
  wire \cnt_reg[1]_0 ;
  wire [2:0]\cnt_reg[2]_0 ;
  wire \data[10][7]_i_2_n_0 ;
  wire \data[11][7]_i_2_n_0 ;
  wire \data[12][7]_i_2_n_0 ;
  wire \data[13][7]_i_2_n_0 ;
  wire \data[13][7]_i_3_n_0 ;
  wire \data[14][7]_i_2_n_0 ;
  wire \data[17][7]_i_3_n_0 ;
  wire \data[18][7]_i_2_n_0 ;
  wire \data[20][7]_i_2_n_0 ;
  wire \data[20][7]_i_3_n_0 ;
  wire \data[24][7]_i_2_n_0 ;
  wire \data[25][7]_i_2_n_0 ;
  wire \data[26][7]_i_2_n_0 ;
  wire \data[26][7]_i_3_n_0 ;
  wire \data[27][7]_i_2_n_0 ;
  wire \data[28][7]_i_3_n_0 ;
  wire \data[29][7]_i_2_n_0 ;
  wire \data[30][7]_i_2_n_0 ;
  wire \data[30][7]_i_3_n_0 ;
  wire \data[32][7]_i_3_n_0 ;
  wire \data[33][7]_i_2_n_0 ;
  wire \data[34][7]_i_3_n_0 ;
  wire \data[36][7]_i_4_n_0 ;
  wire \data[37][7]_i_3_n_0 ;
  wire \data[38][7]_i_2_n_0 ;
  wire \data[39][7]_i_2_n_0 ;
  wire \data[3][7]_i_3_n_0 ;
  wire \data[3][7]_i_4_n_0 ;
  wire \data[41][7]_i_2_n_0 ;
  wire \data[42][7]_i_2_n_0 ;
  wire \data[44][7]_i_2_n_0 ;
  wire \data[44][7]_i_3_n_0 ;
  wire \data[44][7]_i_4_n_0 ;
  wire \data[46][7]_i_3_n_0 ;
  wire \data[47][7]_i_2_n_0 ;
  wire \data[49][7]_i_2_n_0 ;
  wire \data[4][3]_i_13_n_0 ;
  wire \data[51][7]_i_2_n_0 ;
  wire \data[51][7]_i_3_n_0 ;
  wire \data[51][7]_i_4_n_0 ;
  wire \data[52][7]_i_2_n_0 ;
  wire \data[52][7]_i_3_n_0 ;
  wire \data[52][7]_i_5_n_0 ;
  wire \data[53][7]_i_3_n_0 ;
  wire \data[53][7]_i_4_n_0 ;
  wire \data[53][7]_i_5_n_0 ;
  wire \data[54][7]_i_3_n_0 ;
  wire \data[54][7]_i_4_n_0 ;
  wire \data[55][7]_i_2_n_0 ;
  wire \data[56][7]_i_4_n_0 ;
  wire \data[57][7]_i_3_n_0 ;
  wire \data[58][7]_i_4_n_0 ;
  wire \data[58][7]_i_5_n_0 ;
  wire \data[59][7]_i_2_n_0 ;
  wire \data[60][7]_i_2_n_0 ;
  wire \data[60][7]_i_3_n_0 ;
  wire \data[61][7]_i_2_n_0 ;
  wire \data[61][7]_i_3_n_0 ;
  wire \data[62][7]_i_2_n_0 ;
  wire \data[63][7]_i_2_n_0 ;
  wire \data_o_reg[0]_0 ;
  wire \data_o_reg[0]_1 ;
  wire \data_o_reg[0]_2 ;
  wire \data_o_reg[0]_3 ;
  wire \data_o_reg[0]_4 ;
  wire \data_o_reg[1]_0 ;
  wire \data_o_reg[1]_1 ;
  wire \data_o_reg[1]_2 ;
  wire \data_o_reg[2]_0 ;
  wire \data_o_reg[2]_1 ;
  wire \data_o_reg[2]_2 ;
  wire \data_o_reg[2]_3 ;
  wire \data_o_reg[2]_4 ;
  wire \data_o_reg[3]_0 ;
  wire \data_o_reg[3]_1 ;
  wire \data_o_reg[3]_2 ;
  wire \data_o_reg[3]_3 ;
  wire \data_o_reg[4]_0 ;
  wire \data_o_reg[4]_1 ;
  wire [4:0]\data_o_reg[6]_0 ;
  wire [7:0]\data_o_reg[7]_0 ;
  wire [7:0]\data_o_reg[7]_1 ;
  wire [1:0]\data_reg[0][2] ;
  wire \data_reg[0][2]_0 ;
  wire \data_reg[0][3] ;
  wire \data_reg[0][3]_0 ;
  wire [0:0]\data_reg[0][4] ;
  wire \data_reg[10][0] ;
  wire \data_reg[11][0] ;
  wire \data_reg[12][0] ;
  wire \data_reg[13][0] ;
  wire \data_reg[13][0]_0 ;
  wire \data_reg[14][0] ;
  wire \data_reg[14][0]_0 ;
  wire \data_reg[15][0] ;
  wire \data_reg[16][0] ;
  wire \data_reg[17][0] ;
  wire \data_reg[18][0] ;
  wire [1:0]\data_reg[1][2] ;
  wire \data_reg[1][2]_0 ;
  wire \data_reg[1][3] ;
  wire \data_reg[20][0] ;
  wire \data_reg[21][0] ;
  wire \data_reg[21][0]_0 ;
  wire \data_reg[22][0] ;
  wire \data_reg[24][0] ;
  wire \data_reg[26][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][1] ;
  wire \data_reg[2][2] ;
  wire \data_reg[2][3] ;
  wire \data_reg[32][0] ;
  wire \data_reg[33][0] ;
  wire \data_reg[33][0]_0 ;
  wire \data_reg[34][0] ;
  wire \data_reg[35][0] ;
  wire \data_reg[35][0]_0 ;
  wire \data_reg[36][0] ;
  wire \data_reg[36][0]_0 ;
  wire \data_reg[37][0] ;
  wire \data_reg[38][0] ;
  wire \data_reg[39][0] ;
  wire [1:0]\data_reg[3][1] ;
  wire \data_reg[3][5] ;
  wire \data_reg[3][5]_0 ;
  wire \data_reg[40][0] ;
  wire \data_reg[42][0] ;
  wire \data_reg[45][0] ;
  wire \data_reg[45][0]_0 ;
  wire \data_reg[46][0] ;
  wire \data_reg[47][0] ;
  wire \data_reg[47][0]_0 ;
  wire \data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][2] ;
  wire \data_reg[50][0] ;
  wire \data_reg[52][0] ;
  wire \data_reg[53][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][1] ;
  wire \data_reg[5][2] ;
  wire \data_reg[5][2]_0 ;
  wire \data_reg[5][3] ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[61][0] ;
  wire \data_reg[62][0] ;
  wire \data_reg[62][0]_0 ;
  wire \data_reg[63][0] ;
  wire \data_reg[6][2] ;
  wire \data_reg[6][3] ;
  wire [3:0]\data_reg[6][6] ;
  wire \data_reg[6][6]_0 ;
  wire \data_reg[7][0] ;
  wire \data_reg[9][0] ;
  wire [13:0]dout;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [0:0]\goreg_bm.dout_i_reg[10]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[9] ;
  wire [0:0]\goreg_bm.dout_i_reg[9]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[9]_1 ;
  wire [0:0]\guf.guf1.underflow_i_reg ;
  wire [0:0]\guf.guf1.underflow_i_reg_0 ;
  wire i2c_rw_reg_0;
  wire i2c_rw_reg_1;
  wire old_scl;
  wire old_scl_reg_0;
  wire old_sda;
  wire [5:0]p_0_in__0;
  wire [10:0]p_1_in;
  wire \ptr[5]_i_3_n_0 ;
  wire \ptr[5]_i_4_n_0 ;
  wire \ptr[5]_i_5_n_0 ;
  wire \ptr[5]_i_6_n_0 ;
  wire [5:0]\ptr_reg[5]_0 ;
  wire reset;
  wire [3:0]rtc_0_wr_reg_o;
  wire scl_i;
  wire scl_reg_0;
  wire scl_reg_1;
  wire [1:0]\scl_sr_reg[1]_0 ;
  wire sda_i;
  wire sda_o;
  wire sda_o_i_8_n_0;
  wire sda_o_i_9_n_0;
  wire sda_o_reg_0;
  wire sda_o_reg_1;
  wire sda_reg_0;
  wire sda_reg_1;
  wire [1:0]\sda_sr_reg[1]_0 ;
  wire [7:1]tmp;
  wire \tmp[7]_i_2_n_0 ;
  wire tmp_0;
  wire [0:0]\tmp_reg[0]_0 ;
  wire underflow;
  wire update_t2_out;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire [0:0]update_t_reg_2;
  wire [0:0]update_t_reg_3;
  wire update_t_reg_4;
  wire \wr_data_reg[11] ;
  wire [0:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[8] ;
  wire [0:0]\wr_reg_o_reg[0]_0 ;
  wire [0:0]\wr_reg_o_reg[1]_0 ;
  wire [0:0]\wr_reg_o_reg[1]_1 ;
  wire [0:0]\wr_reg_o_reg[1]_2 ;
  wire \wr_reg_o_reg[1]_3 ;
  wire \wr_reg_o_reg[2]_0 ;
  wire \wr_reg_o_reg[2]_1 ;
  wire \wr_reg_o_reg[2]_2 ;
  wire \wr_reg_o_reg[2]_3 ;
  wire [3:0]\wr_reg_o_reg[3]_0 ;
  wire [0:0]\wr_reg_o_reg[3]_1 ;
  wire [0:0]\wr_reg_o_reg[3]_2 ;
  wire \wr_reg_o_reg[3]_3 ;
  wire [0:0]\wr_reg_o_reg[3]_4 ;
  wire [0:0]\wr_reg_o_reg[3]_5 ;
  wire [0:0]\wr_reg_o_reg[4]_0 ;
  wire [0:0]\wr_reg_o_reg[4]_1 ;
  wire [0:0]\wr_reg_o_reg[4]_10 ;
  wire [0:0]\wr_reg_o_reg[4]_11 ;
  wire \wr_reg_o_reg[4]_12 ;
  wire \wr_reg_o_reg[4]_13 ;
  wire [0:0]\wr_reg_o_reg[4]_2 ;
  wire [0:0]\wr_reg_o_reg[4]_3 ;
  wire [0:0]\wr_reg_o_reg[4]_4 ;
  wire [0:0]\wr_reg_o_reg[4]_5 ;
  wire [0:0]\wr_reg_o_reg[4]_6 ;
  wire [0:0]\wr_reg_o_reg[4]_7 ;
  wire [0:0]\wr_reg_o_reg[4]_8 ;
  wire [0:0]\wr_reg_o_reg[4]_9 ;
  wire [0:0]\wr_reg_o_reg[5]_0 ;
  wire [0:0]\wr_reg_o_reg[5]_1 ;
  wire [0:0]\wr_reg_o_reg[5]_10 ;
  wire [0:0]\wr_reg_o_reg[5]_11 ;
  wire [0:0]\wr_reg_o_reg[5]_12 ;
  wire \wr_reg_o_reg[5]_13 ;
  wire [0:0]\wr_reg_o_reg[5]_2 ;
  wire [0:0]\wr_reg_o_reg[5]_3 ;
  wire [0:0]\wr_reg_o_reg[5]_4 ;
  wire [0:0]\wr_reg_o_reg[5]_5 ;
  wire [0:0]\wr_reg_o_reg[5]_6 ;
  wire [0:0]\wr_reg_o_reg[5]_7 ;
  wire [0:0]\wr_reg_o_reg[5]_8 ;
  wire [0:0]\wr_reg_o_reg[5]_9 ;

  LUT4 #(
    .INIT(16'h4F44)) 
    ack_i_1
       (.I0(ack14_out),
        .I1(ack),
        .I2(reset),
        .I3(\bcnt_reg[1]_0 ),
        .O(ack_i_1_n_0));
  FDRE ack_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(ack_i_1_n_0),
        .Q(ack),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \bcnt[0]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[0]),
        .O(p_1_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \bcnt[10]_i_1 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(reset),
        .O(\bcnt[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \bcnt[10]_i_2 
       (.I0(ack14_out),
        .I1(reset),
        .I2(ack_reg_0),
        .I3(\bcnt[10]_i_5_n_0 ),
        .O(\bcnt[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h40444040)) 
    \bcnt[10]_i_3 
       (.I0(\bcnt[10]_i_5_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[10]),
        .I3(\bcnt[10]_i_6_n_0 ),
        .I4(bcnt[9]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \bcnt[10]_i_4 
       (.I0(sda_reg_0),
        .I1(old_sda),
        .I2(scl_reg_0),
        .I3(old_scl),
        .I4(reset),
        .O(ack14_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bcnt[10]_i_5 
       (.I0(\bcnt[8]_i_3_n_0 ),
        .I1(bcnt[9]),
        .I2(bcnt[8]),
        .I3(bcnt[7]),
        .I4(bcnt[6]),
        .I5(bcnt[10]),
        .O(\bcnt[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \bcnt[10]_i_6 
       (.I0(bcnt[7]),
        .I1(bcnt[6]),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[8]),
        .O(\bcnt[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \bcnt[1]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[1]),
        .I2(bcnt[0]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \bcnt[2]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[0]),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h0444444440000000)) 
    \bcnt[3]_i_1 
       (.I0(\bcnt[10]_i_5_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[1]),
        .I3(bcnt[0]),
        .I4(bcnt[2]),
        .I5(bcnt[3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \bcnt[4]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[2]),
        .I2(bcnt[0]),
        .I3(bcnt[1]),
        .I4(bcnt[3]),
        .I5(bcnt[4]),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \bcnt[5]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[5]_i_2_n_0 ),
        .I2(bcnt[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \bcnt[5]_i_2 
       (.I0(bcnt[3]),
        .I1(bcnt[1]),
        .I2(bcnt[0]),
        .I3(bcnt[2]),
        .I4(bcnt[4]),
        .O(\bcnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0C80)) 
    \bcnt[6]_i_1 
       (.I0(\bcnt[8]_i_2_n_0 ),
        .I1(ack_reg_0),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h08CC8000)) 
    \bcnt[7]_i_1 
       (.I0(\bcnt[8]_i_2_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[6]),
        .I3(\bcnt[8]_i_3_n_0 ),
        .I4(bcnt[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h0A8A8A8A80000000)) 
    \bcnt[8]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[8]_i_2_n_0 ),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[7]),
        .I4(bcnt[6]),
        .I5(bcnt[8]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \bcnt[8]_i_2 
       (.I0(bcnt[10]),
        .I1(bcnt[6]),
        .I2(bcnt[7]),
        .I3(bcnt[8]),
        .I4(bcnt[9]),
        .O(\bcnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bcnt[8]_i_3 
       (.I0(bcnt[5]),
        .I1(bcnt[4]),
        .I2(bcnt[2]),
        .I3(bcnt[0]),
        .I4(bcnt[1]),
        .I5(bcnt[3]),
        .O(\bcnt[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \bcnt[9]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[10]_i_5_n_0 ),
        .I2(\bcnt[10]_i_6_n_0 ),
        .I3(bcnt[9]),
        .O(p_1_in[9]));
  FDSE #(
    .INIT(1'b0)) 
    \bcnt_reg[0] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[0]),
        .Q(bcnt[0]),
        .S(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[10] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[10]),
        .Q(bcnt[10]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[1] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(bcnt[1]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[2] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(bcnt[2]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[3] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(bcnt[3]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[4] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(bcnt[4]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[5] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(bcnt[5]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[6] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(bcnt[6]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[7] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(bcnt[7]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[8] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[8]),
        .Q(bcnt[8]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[9] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[9]),
        .Q(bcnt[9]),
        .R(\bcnt[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001F1F1F001F)) 
    \cnt[0]_i_1 
       (.I0(ack),
        .I1(\cnt[3]_i_5_n_0 ),
        .I2(\cnt[3]_i_6_n_0 ),
        .I3(\cnt[0]_i_2_n_0 ),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt_reg[2]_0 [0]),
        .O(\cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \cnt[0]_i_2 
       (.I0(old_scl),
        .I1(scl_reg_0),
        .I2(sda_reg_0),
        .I3(old_sda),
        .O(\cnt[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEEFEEEE)) 
    \cnt[1]_i_1 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(ack_reg_0),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(\tmp[7]_i_2_n_0 ),
        .O(\cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \cnt[1]_i_2 
       (.I0(\ptr[5]_i_3_n_0 ),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(bcnt[0]),
        .I4(\cnt[3]_i_6_n_0 ),
        .I5(\cnt[3]_i_7_n_0 ),
        .O(\bcnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h4444440000000040)) 
    \cnt[2]_i_1 
       (.I0(old_scl),
        .I1(scl_reg_0),
        .I2(cnt),
        .I3(\cnt_reg[2]_0 [1]),
        .I4(\cnt_reg[2]_0 [0]),
        .I5(\cnt_reg[2]_0 [2]),
        .O(\cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6000)) 
    \cnt[3]_i_1 
       (.I0(old_sda),
        .I1(sda_reg_0),
        .I2(scl_reg_0),
        .I3(old_scl),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt[3]_i_3_n_0 ),
        .O(\cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h35F515D5)) 
    \cnt[3]_i_2 
       (.I0(\cnt[3]_i_4_n_0 ),
        .I1(\cnt[3]_i_5_n_0 ),
        .I2(\cnt[3]_i_6_n_0 ),
        .I3(\cnt[3]_i_7_n_0 ),
        .I4(ack),
        .O(\cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \cnt[3]_i_3 
       (.I0(\cnt[3]_i_6_n_0 ),
        .I1(\ptr[5]_i_3_n_0 ),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(ack),
        .O(\cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \cnt[3]_i_4 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\cnt_reg[2]_0 [0]),
        .I3(\cnt_reg[2]_0 [2]),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt[0]_i_2_n_0 ),
        .O(\cnt[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \cnt[3]_i_5 
       (.I0(\ptr[5]_i_3_n_0 ),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(bcnt[0]),
        .O(\cnt[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \cnt[3]_i_6 
       (.I0(scl_reg_0),
        .I1(old_scl),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(cnt),
        .I5(\cnt_reg[2]_0 [2]),
        .O(\cnt[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \cnt[3]_i_7 
       (.I0(tmp[5]),
        .I1(tmp[4]),
        .I2(tmp[2]),
        .I3(\cnt[3]_i_8_n_0 ),
        .O(\cnt[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \cnt[3]_i_8 
       (.I0(tmp[7]),
        .I1(tmp[1]),
        .I2(tmp[6]),
        .I3(tmp[3]),
        .O(\cnt[3]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[3]_i_2_n_0 ),
        .Q(cnt),
        .R(reset));
  LUT6 #(
    .INIT(64'h2828EBEBEB28EB28)) 
    \data[0][0]_i_1 
       (.I0(\data_o_reg[7]_0 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[0]),
        .I4(\data_reg[0][2] [0]),
        .I5(underflow),
        .O(\data_o_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \data[0][2]_i_1 
       (.I0(\data_o_reg[7]_0 [2]),
        .I1(update_t_reg_1),
        .I2(\data_reg[0][2] [1]),
        .I3(\data_reg[0][2]_0 ),
        .I4(underflow),
        .I5(dout[2]),
        .O(\data_o_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[0][3]_i_2 
       (.I0(\data_o_reg[7]_0 [3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\data_reg[0][3]_0 ),
        .O(\data_o_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h4040404F40404040)) 
    \data[0][3]_i_3 
       (.I0(Q[0]),
        .I1(\data[4][3]_i_13_n_0 ),
        .I2(update_t_reg_1),
        .I3(dout[11]),
        .I4(dout[8]),
        .I5(\data_reg[0][3] ),
        .O(\wr_reg_o_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h2828EBEBEB28EB28)) 
    \data[0][4]_i_2 
       (.I0(\data_o_reg[7]_0 [4]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[4]),
        .I4(\data_reg[0][4] ),
        .I5(underflow),
        .O(\data_o_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \data[10][7]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[11][7]_i_2_n_0 ),
        .I5(\data[10][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[3]_4 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \data[10][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[11]),
        .I2(update_t_reg_1),
        .I3(dout[8]),
        .I4(\data_reg[10][0] ),
        .I5(\data_reg[26][0] ),
        .O(\data[10][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \data[11][7]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[0]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[11][7]_i_2_n_0 ),
        .I5(\data_reg[11][0] ),
        .O(\wr_reg_o_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0014)) 
    \data[11][7]_i_2 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(Q[2]),
        .O(\data[11][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \data[12][7]_i_1 
       (.I0(\data[12][7]_i_2_n_0 ),
        .I1(\data[60][7]_i_2_n_0 ),
        .I2(\data_reg[12][0] ),
        .I3(dout[11]),
        .I4(dout[10]),
        .I5(\data_reg[3][5]_0 ),
        .O(\goreg_bm.dout_i_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \data[12][7]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[12][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    \data[13][7]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\data[13][7]_i_2_n_0 ),
        .I3(\data[13][7]_i_3_n_0 ),
        .I4(\data_reg[13][0]_0 ),
        .I5(\data_reg[13][0] ),
        .O(\wr_reg_o_reg[4]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[13][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[0]),
        .O(\data[13][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[13][7]_i_3 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[13][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h404040FF40404040)) 
    \data[14][7]_i_1 
       (.I0(\data[14][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(\data_reg[14][0] ),
        .I4(\data_reg[14][0]_0 ),
        .I5(\data[44][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFBFFFF)) 
    \data[14][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data[14][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \data[15][7]_i_1 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(Q[2]),
        .I3(\data[47][7]_i_2_n_0 ),
        .I4(\data_reg[15][0] ),
        .I5(\data_reg[47][0] ),
        .O(\wr_reg_o_reg[4]_10 ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \data[16][7]_i_1 
       (.I0(\data[61][7]_i_2_n_0 ),
        .I1(\data[51][7]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data_reg[61][0] ),
        .I5(\data_reg[16][0] ),
        .O(\wr_reg_o_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h00FF202000002020)) 
    \data[17][7]_i_1 
       (.I0(dout[12]),
        .I1(underflow),
        .I2(\data_reg[17][0] ),
        .I3(\data[17][7]_i_3_n_0 ),
        .I4(update_t_reg_1),
        .I5(Q[1]),
        .O(\goreg_bm.dout_i_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \data[17][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .O(\data[17][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40404F4040404040)) 
    \data[18][7]_i_1 
       (.I0(\data[18][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(update_t_reg_1),
        .I3(dout[12]),
        .I4(underflow),
        .I5(\data_reg[18][0] ),
        .O(\wr_reg_o_reg[4]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \data[18][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(rtc_0_wr_reg_o[3]),
        .O(\data[18][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \data[19][7]_i_1 
       (.I0(\data[27][7]_i_2_n_0 ),
        .I1(\data[55][7]_i_2_n_0 ),
        .I2(\data_reg[26][0] ),
        .I3(dout[9]),
        .I4(dout[8]),
        .I5(\data[52][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h2828EBEBEB28EB28)) 
    \data[1][0]_i_1 
       (.I0(\data_o_reg[7]_0 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[0]),
        .I4(\data_reg[1][2] [0]),
        .I5(underflow),
        .O(\data_o_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \data[1][2]_i_1 
       (.I0(\data_o_reg[7]_0 [2]),
        .I1(update_t_reg_1),
        .I2(\data_reg[1][2] [1]),
        .I3(\data_reg[1][2]_0 ),
        .I4(underflow),
        .I5(dout[2]),
        .O(\data_o_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[1][3]_i_2 
       (.I0(\data_o_reg[7]_0 [3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\data_reg[1][3] ),
        .O(\data_o_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0000020200FF0202)) 
    \data[1][3]_i_3 
       (.I0(\data_reg[17][0] ),
        .I1(dout[12]),
        .I2(underflow),
        .I3(\data[17][7]_i_3_n_0 ),
        .I4(update_t_reg_1),
        .I5(Q[1]),
        .O(\goreg_bm.dout_i_reg[12]_2 ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \data[20][7]_i_1 
       (.I0(\data[20][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(Q[0]),
        .I3(\data[20][7]_i_3_n_0 ),
        .I4(\data[24][7]_i_2_n_0 ),
        .I5(\data_reg[20][0] ),
        .O(\wr_reg_o_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[20][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[1]),
        .O(\data[20][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \data[20][7]_i_3 
       (.I0(\wr_data_reg[11] ),
        .I1(update_t_reg_0),
        .I2(Q[1]),
        .O(\data[20][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    \data[21][7]_i_1 
       (.I0(update_t_reg_1),
        .I1(Q[2]),
        .I2(\data[53][7]_i_4_n_0 ),
        .I3(\data_reg[21][0] ),
        .I4(dout[11]),
        .I5(\data_reg[21][0]_0 ),
        .O(\wr_reg_o_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \data[22][7]_i_1 
       (.I0(\data[30][7]_i_2_n_0 ),
        .I1(\data[55][7]_i_2_n_0 ),
        .I2(dout[10]),
        .I3(dout[9]),
        .I4(\data_reg[22][0] ),
        .I5(\data[52][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \data[23][7]_i_3 
       (.I0(\data[3][7]_i_4_n_0 ),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \data[24][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(\data[32][7]_i_3_n_0 ),
        .I3(\data[58][7]_i_4_n_0 ),
        .I4(\data[24][7]_i_2_n_0 ),
        .I5(\data_reg[24][0] ),
        .O(\wr_reg_o_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \data[24][7]_i_2 
       (.I0(dout[13]),
        .I1(dout[9]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(underflow),
        .O(\data[24][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \data[25][7]_i_1 
       (.I0(\data[25][7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[61][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[25][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(\data_reg[49][0] ),
        .I4(dout[10]),
        .I5(dout[13]),
        .O(\data[25][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \data[26][7]_i_1 
       (.I0(\data_reg[26][0] ),
        .I1(underflow),
        .I2(dout[12]),
        .I3(dout[8]),
        .I4(\data[30][7]_i_3_n_0 ),
        .I5(\data[26][7]_i_2_n_0 ),
        .O(\guf.guf1.underflow_i_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \data[26][7]_i_2 
       (.I0(Q[2]),
        .I1(update_t_reg_1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[26][7]_i_3_n_0 ),
        .O(\data[26][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[26][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[26][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \data[27][7]_i_1 
       (.I0(\data[27][7]_i_2_n_0 ),
        .I1(\data[58][7]_i_4_n_0 ),
        .I2(\data_reg[26][0] ),
        .I3(\data_reg[45][0] ),
        .I4(dout[9]),
        .I5(\data_reg[21][0] ),
        .O(\goreg_bm.dout_i_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data[27][7]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[27][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \data[28][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(update_t_reg_1),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\data[28][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[28][7]_i_3 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .O(\data[28][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[29][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data[29][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[29][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(dout[9]),
        .I4(dout[13]),
        .I5(\data_reg[53][0] ),
        .O(\data[29][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2828EBEBEB28EB28)) 
    \data[2][0]_i_1 
       (.I0(\data_o_reg[7]_0 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[0]),
        .I4(\data_reg[2][0] ),
        .I5(underflow),
        .O(\data_o_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[2][1]_i_1 
       (.I0(\data_o_reg[7]_0 [1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\data_reg[2][1] ),
        .O(\data_o_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[2][2]_i_1 
       (.I0(\data_o_reg[7]_0 [2]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\data_reg[2][2] ),
        .O(\data_o_reg[2]_4 ));
  LUT6 #(
    .INIT(64'hEBEBEBEB28EB2828)) 
    \data[2][3]_i_2 
       (.I0(\data_o_reg[7]_0 [3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(underflow),
        .I4(dout[3]),
        .I5(\data_reg[2][3] ),
        .O(\data_o_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h11111111000000F0)) 
    \data[2][3]_i_3 
       (.I0(\data[18][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\data_reg[18][0] ),
        .I3(dout[12]),
        .I4(underflow),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[4]_12 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \data[2][5]_i_5 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(\data[51][7]_i_4_n_0 ),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(rtc_0_wr_reg_o[1]),
        .O(\wr_reg_o_reg[4]_13 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[30][7]_i_1 
       (.I0(\data[30][7]_i_2_n_0 ),
        .I1(\data[58][7]_i_4_n_0 ),
        .I2(\data_reg[53][0] ),
        .I3(dout[13]),
        .I4(dout[8]),
        .I5(\data[30][7]_i_3_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data[30][7]_i_2 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[30][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \data[30][7]_i_3 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(dout[11]),
        .I3(dout[9]),
        .O(\data[30][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \data[31][7]_i_1 
       (.I0(dout[13]),
        .I1(\data_reg[47][0]_0 ),
        .I2(\data_reg[21][0] ),
        .I3(update_t_reg_1),
        .I4(Q[2]),
        .I5(\data[63][7]_i_2_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_2 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \data[32][7]_i_1 
       (.I0(\data_reg[32][0] ),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data[32][7]_i_3_n_0 ),
        .I4(update_t_reg_1),
        .I5(\data[38][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[32][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[0]),
        .O(\data[32][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[33][7]_i_1 
       (.I0(\data[33][7]_i_2_n_0 ),
        .I1(\data[51][7]_i_4_n_0 ),
        .I2(\data[44][7]_i_3_n_0 ),
        .I3(\data_reg[33][0]_0 ),
        .I4(\data_reg[33][0] ),
        .I5(\data[53][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[33][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .O(\data[33][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \data[34][7]_i_3 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(Q[2]),
        .O(\data[34][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F4444444444444)) 
    \data[35][7]_i_1 
       (.I0(\data_reg[35][0]_0 ),
        .I1(\data_reg[35][0] ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(\data[3][7]_i_4_n_0 ),
        .I5(\data[3][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_5 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \data[36][7]_i_1 
       (.I0(\data_reg[36][0]_0 ),
        .I1(\data_reg[36][0] ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[36][7]_i_4_n_0 ),
        .I5(\data[60][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[36][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .O(\data[36][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010101010101)) 
    \data[37][7]_i_1 
       (.I0(\data_reg[37][0] ),
        .I1(underflow),
        .I2(update_t_reg_1),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[2]),
        .I5(\data[37][7]_i_3_n_0 ),
        .O(\guf.guf1.underflow_i_reg ));
  LUT6 #(
    .INIT(64'h0110000000000000)) 
    \data[37][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[1]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(Q[0]),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\data[37][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44440F0044440000)) 
    \data[38][7]_i_1 
       (.I0(\data[54][7]_i_4_n_0 ),
        .I1(\data[38][7]_i_2_n_0 ),
        .I2(dout[8]),
        .I3(dout[13]),
        .I4(update_t_reg_1),
        .I5(\data_reg[38][0] ),
        .O(\goreg_bm.dout_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[38][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[1]),
        .O(\data[38][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \data[39][7]_i_1 
       (.I0(\data_reg[39][0] ),
        .I1(\data_reg[47][0] ),
        .I2(Q[1]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(\data[39][7]_i_2_n_0 ),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[4]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[39][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[39][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \data[3][1]_i_2 
       (.I0(\data_o_reg[7]_0 [1]),
        .I1(update_t_reg_1),
        .I2(\data_reg[3][1] [1]),
        .I3(\data_reg[3][1] [0]),
        .I4(underflow),
        .I5(dout[1]),
        .O(\data_o_reg[1]_1 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][3]_i_1 
       (.I0(\data_o_reg[7]_0 [3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[3]),
        .O(\data_o_reg[7]_1 [3]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][4]_i_1 
       (.I0(\data_o_reg[7]_0 [4]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[4]),
        .O(\data_o_reg[7]_1 [4]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][5]_i_1 
       (.I0(\data_o_reg[7]_0 [5]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[5]),
        .O(\data_o_reg[7]_1 [5]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][6]_i_1 
       (.I0(\data_o_reg[7]_0 [6]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[6]),
        .O(\data_o_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \data[3][7]_i_1 
       (.I0(\data[3][7]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data[3][7]_i_4_n_0 ),
        .I4(\data_reg[3][5] ),
        .I5(\data_reg[3][5]_0 ),
        .O(\wr_reg_o_reg[5]_13 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][7]_i_2 
       (.I0(\data_o_reg[7]_0 [7]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[7]),
        .O(\data_o_reg[7]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h0014)) 
    \data[3][7]_i_3 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(Q[0]),
        .O(\data[3][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[3][7]_i_4 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .O(\data[3][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100010001FF0100)) 
    \data[40][7]_i_1 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(\data[56][7]_i_4_n_0 ),
        .I3(update_t_reg_1),
        .I4(\data_reg[33][0] ),
        .I5(\data_reg[40][0] ),
        .O(\wr_reg_o_reg[4]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \data[41][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\data[3][7]_i_3_n_0 ),
        .I5(\data[41][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_11 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \data[41][7]_i_2 
       (.I0(dout[8]),
        .I1(dout[13]),
        .I2(update_t_reg_1),
        .I3(\data_reg[33][0] ),
        .I4(dout[10]),
        .I5(dout[11]),
        .O(\data[41][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \data[42][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[3][7]_i_3_n_0 ),
        .I5(\data[42][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_8 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \data[42][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[11]),
        .I2(\data_reg[42][0] ),
        .I3(dout[10]),
        .I4(dout[13]),
        .I5(dout[9]),
        .O(\data[42][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h100010001000FFFF)) 
    \data[43][7]_i_1 
       (.I0(\data_reg[50][0] ),
        .I1(dout[10]),
        .I2(\data_reg[45][0] ),
        .I3(\data_reg[47][0] ),
        .I4(\data[59][7]_i_2_n_0 ),
        .I5(Q[1]),
        .O(\goreg_bm.dout_i_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \data[44][7]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\data[44][7]_i_2_n_0 ),
        .I3(\data[44][7]_i_3_n_0 ),
        .I4(\data[44][7]_i_4_n_0 ),
        .I5(\data_reg[45][0]_0 ),
        .O(\wr_reg_o_reg[5]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data[44][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[44][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \data[44][7]_i_3 
       (.I0(\wr_data_reg[11] ),
        .I1(update_t_reg_0),
        .I2(Q[1]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[44][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \data[44][7]_i_4 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(dout[11]),
        .I3(dout[8]),
        .O(\data[44][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0202FF0002020000)) 
    \data[45][7]_i_1 
       (.I0(\data[61][7]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(\data_reg[45][0] ),
        .I4(update_t_reg_1),
        .I5(\data_reg[45][0]_0 ),
        .O(\wr_reg_o_reg[4]_8 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \data[46][7]_i_3 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(rtc_0_wr_reg_o[3]),
        .O(\data[46][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[47][7]_i_1 
       (.I0(Q[1]),
        .I1(\data[47][7]_i_2_n_0 ),
        .I2(\data[53][7]_i_5_n_0 ),
        .I3(\data_reg[47][0]_0 ),
        .I4(dout[13]),
        .I5(\data_reg[47][0] ),
        .O(\wr_reg_o_reg[4]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[47][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[47][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[48][7]_i_1 
       (.I0(\data[52][7]_i_2_n_0 ),
        .I1(\data[51][7]_i_4_n_0 ),
        .I2(dout[11]),
        .I3(dout[10]),
        .I4(\data_reg[12][0] ),
        .I5(\data[51][7]_i_2_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h5503550055005500)) 
    \data[49][7]_i_1 
       (.I0(\data[49][7]_i_2_n_0 ),
        .I1(\data_reg[33][0]_0 ),
        .I2(\data_reg[49][0] ),
        .I3(update_t_reg_1),
        .I4(dout[13]),
        .I5(dout[8]),
        .O(\goreg_bm.dout_i_reg[13]_3 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \data[49][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\data[49][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BBBBBBB8BBB8888)) 
    \data[4][0]_i_1 
       (.I0(\data_o_reg[7]_0 [0]),
        .I1(update_t_reg_1),
        .I2(\data_reg[4][0] ),
        .I3(\data_reg[4][0]_0 ),
        .I4(underflow),
        .I5(dout[0]),
        .O(\data_o_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \data[4][2]_i_1 
       (.I0(\data_o_reg[7]_0 [2]),
        .I1(update_t_reg_1),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg[4][2] ),
        .I4(underflow),
        .I5(dout[2]),
        .O(\data_o_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \data[4][3]_i_13 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .O(\data[4][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080808F80)) 
    \data[4][3]_i_3 
       (.I0(\data[4][3]_i_13_n_0 ),
        .I1(Q[0]),
        .I2(update_t_reg_1),
        .I3(\data_reg[36][0] ),
        .I4(dout[13]),
        .I5(dout[8]),
        .O(\wr_reg_o_reg[2]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data[4][3]_i_8 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .O(update_t_reg_1));
  LUT6 #(
    .INIT(64'h808080FF80808080)) 
    \data[4][5]_i_6 
       (.I0(\data[4][3]_i_13_n_0 ),
        .I1(update_t_reg_1),
        .I2(Q[0]),
        .I3(dout[8]),
        .I4(dout[13]),
        .I5(\data_reg[36][0] ),
        .O(\wr_reg_o_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    \data[50][7]_i_1 
       (.I0(dout[10]),
        .I1(dout[8]),
        .I2(\data_reg[50][0] ),
        .I3(\data[52][7]_i_5_n_0 ),
        .I4(\data[55][7]_i_2_n_0 ),
        .I5(\data[58][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[10]_1 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \data[51][7]_i_1 
       (.I0(\data[51][7]_i_2_n_0 ),
        .I1(\data_reg[3][5] ),
        .I2(\data[3][7]_i_4_n_0 ),
        .I3(\data[51][7]_i_3_n_0 ),
        .I4(\data[51][7]_i_4_n_0 ),
        .I5(update_t_reg_1),
        .O(\goreg_bm.dout_i_reg[12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h8200)) 
    \data[51][7]_i_2 
       (.I0(dout[12]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[13]),
        .O(\data[51][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[51][7]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\data[51][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[51][7]_i_4 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[51][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[52][7]_i_1 
       (.I0(\data[52][7]_i_2_n_0 ),
        .I1(\data[52][7]_i_3_n_0 ),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(\data_reg[52][0] ),
        .I5(\data[52][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF9FFFFFF)) 
    \data[52][7]_i_2 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\data[52][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data[52][7]_i_3 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[52][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004004)) 
    \data[52][7]_i_5 
       (.I0(underflow),
        .I1(dout[12]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(dout[11]),
        .O(\data[52][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    \data[53][7]_i_1 
       (.I0(\data_reg[53][0] ),
        .I1(dout[11]),
        .I2(dout[9]),
        .I3(\data[53][7]_i_3_n_0 ),
        .I4(\data[53][7]_i_4_n_0 ),
        .I5(\data[53][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \data[53][7]_i_3 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(dout[13]),
        .I3(dout[8]),
        .O(\data[53][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \data[53][7]_i_4 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(Q[0]),
        .I4(rtc_0_wr_reg_o[3]),
        .O(\data[53][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \data[53][7]_i_5 
       (.I0(Q[2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\data[53][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888888888F888888)) 
    \data[54][7]_i_1 
       (.I0(\data_reg[20][0] ),
        .I1(\data[54][7]_i_3_n_0 ),
        .I2(\data[54][7]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(update_t_reg_1),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\wr_reg_o_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h09000000)) 
    \data[54][7]_i_3 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(underflow),
        .I3(dout[13]),
        .I4(dout[9]),
        .O(\data[54][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \data[54][7]_i_4 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[0]),
        .O(\data[54][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \data[55][7]_i_1 
       (.I0(\data[55][7]_i_2_n_0 ),
        .I1(\data[3][7]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\data_reg[39][0] ),
        .I5(\data_reg[21][0] ),
        .O(\wr_reg_o_reg[5]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[55][7]_i_2 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[3]),
        .O(\data[55][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000011110F001111)) 
    \data[56][7]_i_1 
       (.I0(\data_reg[40][0] ),
        .I1(\data_reg[49][0] ),
        .I2(\data[56][7]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(update_t_reg_1),
        .I5(rtc_0_wr_reg_o[1]),
        .O(\wr_reg_o_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[56][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[56][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00FF404000004040)) 
    \data[57][7]_i_1 
       (.I0(\data_reg[9][0] ),
        .I1(dout[12]),
        .I2(dout[13]),
        .I3(Q[0]),
        .I4(update_t_reg_1),
        .I5(\data[57][7]_i_3_n_0 ),
        .O(\goreg_bm.dout_i_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \data[57][7]_i_3 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .O(\data[57][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \data[58][7]_i_1 
       (.I0(\data_reg[35][0] ),
        .I1(dout[13]),
        .I2(dout[9]),
        .I3(\data_reg[24][0] ),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data[58][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    \data[58][7]_i_4 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[3]),
        .O(\data[58][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[58][7]_i_5 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[58][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \data[59][7]_i_1 
       (.I0(\data[59][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\data_reg[50][0] ),
        .I3(dout[10]),
        .I4(\data_reg[45][0] ),
        .I5(\data_reg[21][0] ),
        .O(\wr_reg_o_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \data[59][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(Q[0]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(rtc_0_wr_reg_o[3]),
        .O(\data[59][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2828EBEBEB28EB28)) 
    \data[5][0]_i_1 
       (.I0(\data_o_reg[7]_0 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[0]),
        .I4(\data_reg[5][0] ),
        .I5(underflow),
        .O(\data_o_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hEBEBEBEB28EB2828)) 
    \data[5][1]_i_1 
       (.I0(\data_o_reg[7]_0 [1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(underflow),
        .I4(dout[1]),
        .I5(\data_reg[5][1] ),
        .O(\data_o_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \data[5][2]_i_1 
       (.I0(\data_o_reg[7]_0 [2]),
        .I1(update_t_reg_1),
        .I2(\data_reg[5][2] ),
        .I3(\data_reg[5][2]_0 ),
        .I4(underflow),
        .I5(dout[2]),
        .O(\data_o_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[5][3]_i_2 
       (.I0(\data_o_reg[7]_0 [3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\data_reg[5][3] ),
        .O(\data_o_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h040404040404FF04)) 
    \data[5][3]_i_3 
       (.I0(update_t_reg_1),
        .I1(\data_reg[13][0] ),
        .I2(dout[11]),
        .I3(\data[37][7]_i_3_n_0 ),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(Q[2]),
        .O(\goreg_bm.dout_i_reg[11]_3 ));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    \data[5][4]_i_2 
       (.I0(\data_o_reg[7]_0 [4]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\data_reg[5][4]_0 ),
        .I4(underflow),
        .I5(dout[4]),
        .O(\data_o_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h5151515151510051)) 
    \data[5][4]_i_3 
       (.I0(\data_reg[5][4] ),
        .I1(\data_reg[13][0] ),
        .I2(dout[11]),
        .I3(\data[37][7]_i_3_n_0 ),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(Q[2]),
        .O(\goreg_bm.dout_i_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \data[60][7]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[60][7]_i_2_n_0 ),
        .I5(\data[60][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[4]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[60][7]_i_2 
       (.I0(Q[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[60][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \data[60][7]_i_3 
       (.I0(update_t_reg_1),
        .I1(dout[13]),
        .I2(dout[8]),
        .I3(dout[10]),
        .I4(dout[11]),
        .I5(\data_reg[49][0] ),
        .O(\data[60][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \data[61][7]_i_1 
       (.I0(\data[61][7]_i_2_n_0 ),
        .I1(\data[61][7]_i_3_n_0 ),
        .I2(dout[13]),
        .I3(dout[10]),
        .I4(\data_reg[45][0] ),
        .I5(\data_reg[61][0] ),
        .O(\goreg_bm.dout_i_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[61][7]_i_2 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[61][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[61][7]_i_3 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[61][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \data[62][7]_i_1 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[62][7]_i_2_n_0 ),
        .I4(\data_reg[62][0] ),
        .I5(\data_reg[62][0]_0 ),
        .O(\wr_reg_o_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[62][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[62][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][0]_i_1 
       (.I0(\data_o_reg[7]_0 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[0]),
        .O(\data_o_reg[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][1]_i_1 
       (.I0(\data_o_reg[7]_0 [1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[1]),
        .O(\data_o_reg[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][2]_i_1 
       (.I0(\data_o_reg[7]_0 [2]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[2]),
        .O(\data_o_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h88888888000F0000)) 
    \data[63][7]_i_1 
       (.I0(\data[63][7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\data_reg[47][0]_0 ),
        .I3(\data_reg[63][0] ),
        .I4(dout[13]),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[5]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \data[63][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\data[63][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2828EBEBEB28EB28)) 
    \data[6][0]_i_1 
       (.I0(\data_o_reg[7]_0 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[0]),
        .I4(\data_reg[6][6] [0]),
        .I5(underflow),
        .O(\data_o_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \data[6][2]_i_1 
       (.I0(\data_o_reg[7]_0 [2]),
        .I1(update_t_reg_1),
        .I2(\data_reg[6][6] [1]),
        .I3(\data_reg[6][2] ),
        .I4(underflow),
        .I5(dout[2]),
        .O(\data_o_reg[6]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[6][3]_i_2 
       (.I0(\data_o_reg[7]_0 [3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\data_reg[6][3] ),
        .O(\data_o_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h2828EBEBEB28EB28)) 
    \data[6][4]_i_1 
       (.I0(\data_o_reg[7]_0 [4]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[4]),
        .I4(\data_reg[6][6] [2]),
        .I5(underflow),
        .O(\data_o_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \data[6][6]_i_1 
       (.I0(\data_o_reg[7]_0 [6]),
        .I1(update_t_reg_1),
        .I2(\data_reg[6][6] [3]),
        .I3(\data_reg[6][6]_0 ),
        .I4(underflow),
        .I5(dout[6]),
        .O(\data_o_reg[6]_0 [4]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[6][7]_i_3 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(Q[1]),
        .O(\wr_reg_o_reg[2]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    \data[7][7]_i_1 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[0]),
        .I4(\data[11][7]_i_2_n_0 ),
        .I5(\data_reg[7][0] ),
        .O(\wr_reg_o_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h01010101FF010101)) 
    \data[8][7]_i_1 
       (.I0(\data[14][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(\data[44][7]_i_4_n_0 ),
        .I4(\data_reg[33][0] ),
        .I5(\data_reg[26][0] ),
        .O(\wr_reg_o_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \data[9][7]_i_1 
       (.I0(\data_reg[9][0] ),
        .I1(\data_reg[3][5]_0 ),
        .I2(\data[32][7]_i_3_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[11][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[3]_5 ));
  FDRE \data_o_reg[0] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(\tmp_reg[0]_0 ),
        .Q(\data_o_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \data_o_reg[1] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[1]),
        .Q(\data_o_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \data_o_reg[2] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[2]),
        .Q(\data_o_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \data_o_reg[3] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[3]),
        .Q(\data_o_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \data_o_reg[4] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[4]),
        .Q(\data_o_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \data_o_reg[5] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[5]),
        .Q(\data_o_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \data_o_reg[6] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[6]),
        .Q(\data_o_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \data_o_reg[7] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[7]),
        .Q(\data_o_reg[7]_0 [7]),
        .R(1'b0));
  MUXF7 \data_reg[34][7]_i_1 
       (.I0(\data_reg[34][0] ),
        .I1(\data[34][7]_i_3_n_0 ),
        .O(update_t_reg_2),
        .S(update_t_reg_1));
  MUXF7 \data_reg[46][7]_i_1 
       (.I0(\data_reg[46][0] ),
        .I1(\data[46][7]_i_3_n_0 ),
        .O(update_t_reg_3),
        .S(update_t_reg_1));
  FDRE i2c_rw_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(i2c_rw_reg_1),
        .Q(i2c_rw_reg_0),
        .R(1'b0));
  FDRE old_scl_reg
       (.C(clk_peripheral),
        .CE(E),
        .D(scl_reg_0),
        .Q(old_scl),
        .R(1'b0));
  FDRE old_sda_reg
       (.C(clk_peripheral),
        .CE(E),
        .D(sda_reg_0),
        .Q(old_sda),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \ptr[0]_i_1 
       (.I0(\tmp_reg[0]_0 ),
        .I1(\ptr[5]_i_4_n_0 ),
        .I2(\ptr_reg[5]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \ptr[1]_i_1 
       (.I0(tmp[1]),
        .I1(\ptr[5]_i_4_n_0 ),
        .I2(\ptr_reg[5]_0 [0]),
        .I3(\ptr_reg[5]_0 [1]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \ptr[2]_i_1 
       (.I0(tmp[2]),
        .I1(\ptr[5]_i_4_n_0 ),
        .I2(\ptr_reg[5]_0 [2]),
        .I3(\ptr_reg[5]_0 [1]),
        .I4(\ptr_reg[5]_0 [0]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \ptr[3]_i_1 
       (.I0(tmp[3]),
        .I1(\ptr[5]_i_4_n_0 ),
        .I2(\ptr_reg[5]_0 [3]),
        .I3(\ptr_reg[5]_0 [0]),
        .I4(\ptr_reg[5]_0 [1]),
        .I5(\ptr_reg[5]_0 [2]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \ptr[4]_i_1 
       (.I0(tmp[4]),
        .I1(\ptr[5]_i_4_n_0 ),
        .I2(\ptr_reg[5]_0 [4]),
        .I3(\ptr[5]_i_5_n_0 ),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    \ptr[5]_i_1 
       (.I0(\cnt[3]_i_6_n_0 ),
        .I1(ack),
        .I2(\ptr[5]_i_3_n_0 ),
        .I3(bcnt[1]),
        .I4(bcnt[2]),
        .I5(bcnt[0]),
        .O(ack_reg_0));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \ptr[5]_i_2 
       (.I0(tmp[5]),
        .I1(\ptr[5]_i_4_n_0 ),
        .I2(\ptr_reg[5]_0 [5]),
        .I3(\ptr_reg[5]_0 [4]),
        .I4(\ptr[5]_i_5_n_0 ),
        .O(p_0_in__0[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ptr[5]_i_3 
       (.I0(bcnt[3]),
        .I1(bcnt[4]),
        .I2(bcnt[5]),
        .I3(bcnt[6]),
        .I4(\ptr[5]_i_6_n_0 ),
        .O(\ptr[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \ptr[5]_i_4 
       (.I0(bcnt[2]),
        .I1(bcnt[1]),
        .I2(bcnt[0]),
        .I3(\ptr[5]_i_3_n_0 ),
        .I4(i2c_rw_reg_0),
        .O(\ptr[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ptr[5]_i_5 
       (.I0(\ptr_reg[5]_0 [0]),
        .I1(\ptr_reg[5]_0 [1]),
        .I2(\ptr_reg[5]_0 [2]),
        .I3(\ptr_reg[5]_0 [3]),
        .O(\ptr[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ptr[5]_i_6 
       (.I0(bcnt[9]),
        .I1(bcnt[8]),
        .I2(bcnt[10]),
        .I3(bcnt[7]),
        .O(\ptr[5]_i_6_n_0 ));
  FDRE \ptr_reg[0] 
       (.C(clk_peripheral),
        .CE(ack_reg_0),
        .D(p_0_in__0[0]),
        .Q(\ptr_reg[5]_0 [0]),
        .R(reset));
  FDRE \ptr_reg[1] 
       (.C(clk_peripheral),
        .CE(ack_reg_0),
        .D(p_0_in__0[1]),
        .Q(\ptr_reg[5]_0 [1]),
        .R(reset));
  FDRE \ptr_reg[2] 
       (.C(clk_peripheral),
        .CE(ack_reg_0),
        .D(p_0_in__0[2]),
        .Q(\ptr_reg[5]_0 [2]),
        .R(reset));
  FDRE \ptr_reg[3] 
       (.C(clk_peripheral),
        .CE(ack_reg_0),
        .D(p_0_in__0[3]),
        .Q(\ptr_reg[5]_0 [3]),
        .R(reset));
  FDRE \ptr_reg[4] 
       (.C(clk_peripheral),
        .CE(ack_reg_0),
        .D(p_0_in__0[4]),
        .Q(\ptr_reg[5]_0 [4]),
        .R(reset));
  FDRE \ptr_reg[5] 
       (.C(clk_peripheral),
        .CE(ack_reg_0),
        .D(p_0_in__0[5]),
        .Q(\ptr_reg[5]_0 [5]),
        .R(reset));
  FDRE scl_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(scl_reg_1),
        .Q(scl_reg_0),
        .R(1'b0));
  FDRE \scl_sr_reg[0] 
       (.C(clk_peripheral),
        .CE(E),
        .D(scl_i),
        .Q(\scl_sr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \scl_sr_reg[1] 
       (.C(clk_peripheral),
        .CE(E),
        .D(\scl_sr_reg[1]_0 [0]),
        .Q(\scl_sr_reg[1]_0 [1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8ABFCFFFCFFFCFF)) 
    sda_o_i_2
       (.I0(sda_o_reg_1),
        .I1(sda_o_i_8_n_0),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(i2c_rw_reg_0),
        .I5(ack),
        .O(\cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    sda_o_i_3
       (.I0(sda_o_i_9_n_0),
        .I1(\cnt[3]_i_7_n_0 ),
        .I2(\ptr[5]_i_3_n_0 ),
        .I3(bcnt[1]),
        .I4(bcnt[2]),
        .I5(bcnt[0]),
        .O(\bcnt_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    sda_o_i_4
       (.I0(bcnt[0]),
        .I1(bcnt[2]),
        .I2(bcnt[1]),
        .I3(\ptr[5]_i_3_n_0 ),
        .I4(ack),
        .O(\bcnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sda_o_i_5
       (.I0(\cnt_reg[2]_0 [0]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\cnt_reg[2]_0 [2]),
        .I3(cnt),
        .O(\cnt_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    sda_o_i_6
       (.I0(old_scl),
        .I1(scl_reg_0),
        .O(old_scl_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    sda_o_i_8
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [2]),
        .O(sda_o_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    sda_o_i_9
       (.I0(\cnt_reg[2]_0 [2]),
        .I1(cnt),
        .I2(\cnt_reg[2]_0 [0]),
        .I3(\cnt_reg[2]_0 [1]),
        .O(sda_o_i_9_n_0));
  FDSE sda_o_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(sda_o_reg_0),
        .Q(sda_o),
        .S(reset));
  FDRE sda_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(sda_reg_1),
        .Q(sda_reg_0),
        .R(1'b0));
  FDRE \sda_sr_reg[0] 
       (.C(clk_peripheral),
        .CE(E),
        .D(sda_i),
        .Q(\sda_sr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \sda_sr_reg[1] 
       (.C(clk_peripheral),
        .CE(E),
        .D(\sda_sr_reg[1]_0 [0]),
        .Q(\sda_sr_reg[1]_0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp[7]_i_1 
       (.I0(\tmp[7]_i_2_n_0 ),
        .I1(reset),
        .O(tmp_0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \tmp[7]_i_2 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [2]),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(scl_reg_0),
        .I5(old_scl),
        .O(\tmp[7]_i_2_n_0 ));
  FDRE \tmp_reg[0] 
       (.C(clk_peripheral),
        .CE(tmp_0),
        .D(sda_reg_0),
        .Q(\tmp_reg[0]_0 ),
        .R(1'b0));
  FDRE \tmp_reg[1] 
       (.C(clk_peripheral),
        .CE(tmp_0),
        .D(\tmp_reg[0]_0 ),
        .Q(tmp[1]),
        .R(1'b0));
  FDRE \tmp_reg[2] 
       (.C(clk_peripheral),
        .CE(tmp_0),
        .D(tmp[1]),
        .Q(tmp[2]),
        .R(1'b0));
  FDRE \tmp_reg[3] 
       (.C(clk_peripheral),
        .CE(tmp_0),
        .D(tmp[2]),
        .Q(tmp[3]),
        .R(1'b0));
  FDRE \tmp_reg[4] 
       (.C(clk_peripheral),
        .CE(tmp_0),
        .D(tmp[3]),
        .Q(tmp[4]),
        .R(1'b0));
  FDRE \tmp_reg[5] 
       (.C(clk_peripheral),
        .CE(tmp_0),
        .D(tmp[4]),
        .Q(tmp[5]),
        .R(1'b0));
  FDRE \tmp_reg[6] 
       (.C(clk_peripheral),
        .CE(tmp_0),
        .D(tmp[5]),
        .Q(tmp[6]),
        .R(1'b0));
  FDRE \tmp_reg[7] 
       (.C(clk_peripheral),
        .CE(tmp_0),
        .D(tmp[6]),
        .Q(tmp[7]),
        .R(1'b0));
  FDRE update_t_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(update_t_reg_4),
        .Q(update_t_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEBEBEB282828EB28)) 
    \wr_data[11]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\ptr_reg[5]_0 [3]),
        .I4(\wr_data_reg[8] [2]),
        .I5(\wr_data_reg[11]_0 ),
        .O(\wr_reg_o_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[7]_i_1__0 
       (.I0(\data_o_reg[7]_0 [7]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h28EB28EBEBEB2828)) 
    \wr_data[8]_i_1 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\wr_data_reg[8] [0]),
        .I4(\ptr_reg[5]_0 [0]),
        .I5(\wr_data_reg[8] [2]),
        .O(\wr_reg_o_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h88B8BBB8BBB888B8)) 
    \wr_data[9]_i_1 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(update_t_reg_1),
        .I2(\ptr_reg[5]_0 [1]),
        .I3(\wr_data_reg[8] [2]),
        .I4(\wr_data_reg[8] [0]),
        .I5(\wr_data_reg[8] [1]),
        .O(\wr_reg_o_reg[3]_0 [2]));
  LUT4 #(
    .INIT(16'h0002)) 
    \wr_reg_o[5]_i_1 
       (.I0(ack_reg_0),
        .I1(i2c_rw_reg_0),
        .I2(reset),
        .I3(\bcnt_reg[0]_1 ),
        .O(update_t2_out));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \wr_reg_o[5]_i_2 
       (.I0(\ptr[5]_i_3_n_0 ),
        .I1(bcnt[0]),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .O(\bcnt_reg[0]_1 ));
  FDRE \wr_reg_o_reg[0] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(\ptr_reg[5]_0 [0]),
        .Q(rtc_0_wr_reg_o[0]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[1] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(\ptr_reg[5]_0 [1]),
        .Q(rtc_0_wr_reg_o[1]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[2] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(\ptr_reg[5]_0 [2]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[3] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(\ptr_reg[5]_0 [3]),
        .Q(rtc_0_wr_reg_o[3]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[4] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(\ptr_reg[5]_0 [4]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[5] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(\ptr_reg[5]_0 [5]),
        .Q(Q[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rtc_reset" *) 
module zxnexys_zxrtc_0_0_rtc_reset
   (E,
    reset,
    reset_n,
    clk_peripheral,
    resetn);
  output [0:0]E;
  output reset;
  output reset_n;
  input clk_peripheral;
  input resetn;

  wire [0:0]E;
  wire clk_peripheral;
  wire reset;
  wire reset_i_1_n_0;
  wire reset_n;
  wire resetn;

  LUT1 #(
    .INIT(2'h1)) 
    reset_i_1
       (.I0(resetn),
        .O(reset_i_1_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0  reset_n  RST" *) 
  (* X_INTERFACE_PARAMETER = "POLARITY ACTIVE_LOW" *) 
  FDCE reset_n_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset_i_1_n_0),
        .D(1'b1),
        .Q(reset_n));
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0  reset  RST" *) 
  (* X_INTERFACE_PARAMETER = "POLARITY ACTIVE_HIGH" *) 
  FDPE reset_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(1'b0),
        .PRE(reset_i_1_n_0),
        .Q(reset));
  LUT1 #(
    .INIT(2'h1)) 
    \sda_sr[1]_i_1 
       (.I0(reset),
        .O(E));
endmodule

(* ORIG_REF_NAME = "rtcc" *) 
module zxnexys_zxrtc_0_0_rtcc
   (iic_rtcc_sda_t,
    iic_rtcc_scl_t,
    reset,
    dout,
    underflow,
    update_i,
    rtc_0_update_t,
    \wr_reg_o_reg[2] ,
    \data_reg[4][7] ,
    \data_reg[4][6] ,
    \data_reg[4][5] ,
    \data_reg[4][4] ,
    \data_reg[1][7] ,
    \data_reg[2][7] ,
    data3,
    \data_reg[2][5] ,
    \data_reg[2][4] ,
    \data_reg[0][7] ,
    \refresh_reg[1] ,
    \data_reg[5][7] ,
    \data_reg[5][6] ,
    \data_reg[5][5] ,
    \data_reg[5][4] ,
    \data_reg[3][2] ,
    \wr_reg_o_reg[5] ,
    sda_reg,
    scl_reg,
    i2c_rw_reg,
    sda_o,
    Q,
    \bcnt_reg[0] ,
    \data_o_reg[7] ,
    \sda_sr_reg[1] ,
    \scl_sr_reg[1] ,
    \tmp_reg[0] ,
    ack_reg,
    update_t_reg,
    \data_reg[5][3] ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[1][5] ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[5] ,
    \data_reg[4][3] ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \wr_reg_o_reg[2]_0 ,
    \data_reg[0][0] ,
    \wr_reg_o_reg[2]_1 ,
    \data_o_reg[4] ,
    \data_reg[0][5] ,
    \wr_reg_o_reg[4] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \data_o_reg[1] ,
    \data_o_reg[4]_0 ,
    \bcnt_reg[1] ,
    \cnt_reg[1] ,
    \bcnt_reg[1]_0 ,
    ack14_out,
    \bcnt_reg[0]_0 ,
    \cnt_reg[0] ,
    old_scl_reg,
    \data_reg[2][2] ,
    \data_reg[2][4]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \data_reg[0][3] ,
    \goreg_bm.dout_i_reg[6]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \data_reg[3][2]_0 ,
    \data_reg[3][0] ,
    \timeout_reg[13] ,
    clk_peripheral,
    iic_rtcc_sda_i,
    iic_rtcc_scl_i,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[1][6] ,
    \data_reg[1][5]_0 ,
    \data_reg[1][4] ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6] ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_1 ,
    \data_reg[0][7]_0 ,
    \data_reg[0][6] ,
    \data_reg[0][5]_0 ,
    \data_reg[0][4] ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_0 ,
    \data_reg[3][2]_1 ,
    \data_reg[3][1] ,
    \data_reg[3][0]_0 ,
    sda_reg_0,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_0,
    sda_o_reg,
    sda_i,
    scl_i,
    resetn);
  output iic_rtcc_sda_t;
  output iic_rtcc_scl_t;
  output reset;
  output [3:0]dout;
  output underflow;
  output update_i;
  output rtc_0_update_t;
  output \wr_reg_o_reg[2] ;
  output \data_reg[4][7] ;
  output \data_reg[4][6] ;
  output \data_reg[4][5] ;
  output \data_reg[4][4] ;
  output [3:0]\data_reg[1][7] ;
  output \data_reg[2][7] ;
  output [0:0]data3;
  output \data_reg[2][5] ;
  output \data_reg[2][4] ;
  output [3:0]\data_reg[0][7] ;
  output \refresh_reg[1] ;
  output \data_reg[5][7] ;
  output \data_reg[5][6] ;
  output \data_reg[5][5] ;
  output \data_reg[5][4] ;
  output [2:0]\data_reg[3][2] ;
  output \wr_reg_o_reg[5] ;
  output sda_reg;
  output scl_reg;
  output i2c_rw_reg;
  output sda_o;
  output [5:0]Q;
  output \bcnt_reg[0] ;
  output [5:0]\data_o_reg[7] ;
  output [1:0]\sda_sr_reg[1] ;
  output [1:0]\scl_sr_reg[1] ;
  output [0:0]\tmp_reg[0] ;
  output ack_reg;
  output update_t_reg;
  output \data_reg[5][3] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[1][5] ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[5] ;
  output \data_reg[4][3] ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \wr_reg_o_reg[2]_0 ;
  output \data_reg[0][0] ;
  output \wr_reg_o_reg[2]_1 ;
  output \data_o_reg[4] ;
  output \data_reg[0][5] ;
  output \wr_reg_o_reg[4] ;
  output \goreg_bm.dout_i_reg[12] ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \data_o_reg[1] ;
  output \data_o_reg[4]_0 ;
  output \bcnt_reg[1] ;
  output \cnt_reg[1] ;
  output \bcnt_reg[1]_0 ;
  output ack14_out;
  output \bcnt_reg[0]_0 ;
  output \cnt_reg[0] ;
  output old_scl_reg;
  output \data_reg[2][2] ;
  output \data_reg[2][4]_0 ;
  output \goreg_bm.dout_i_reg[6] ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \data_reg[0][3] ;
  output \goreg_bm.dout_i_reg[6]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  output \data_reg[3][2]_0 ;
  output \data_reg[3][0] ;
  input \timeout_reg[13] ;
  input clk_peripheral;
  input iic_rtcc_sda_i;
  input iic_rtcc_scl_i;
  input \data_reg[4][7]_0 ;
  input \data_reg[4][6]_0 ;
  input \data_reg[4][5]_0 ;
  input \data_reg[4][4]_0 ;
  input \data_reg[1][7]_0 ;
  input \data_reg[1][6] ;
  input \data_reg[1][5]_0 ;
  input \data_reg[1][4] ;
  input \data_reg[2][7]_0 ;
  input \data_reg[2][6] ;
  input \data_reg[2][5]_0 ;
  input \data_reg[2][4]_1 ;
  input \data_reg[0][7]_0 ;
  input \data_reg[0][6] ;
  input \data_reg[0][5]_0 ;
  input \data_reg[0][4] ;
  input \data_reg[5][7]_0 ;
  input \data_reg[5][6]_0 ;
  input \data_reg[5][5]_0 ;
  input \data_reg[5][4]_0 ;
  input \data_reg[3][2]_1 ;
  input \data_reg[3][1] ;
  input \data_reg[3][0]_0 ;
  input sda_reg_0;
  input scl_reg_0;
  input i2c_rw_reg_0;
  input update_t_reg_0;
  input sda_o_reg;
  input sda_i;
  input scl_i;
  input resetn;

  wire [5:0]Q;
  wire ack14_out;
  wire ack_reg;
  wire axi_controller_0_fifo_read_EMPTY;
  wire [14:0]axi_controller_0_fifo_read_RD_DATA;
  wire axi_controller_0_fifo_read_RD_EN;
  wire [13:0]axi_controller_0_fifo_write_WR_DATA;
  wire axi_controller_0_fifo_write_WR_EN;
  wire [8:2]axi_controller_0_interface_aximm_ARADDR;
  wire axi_controller_0_interface_aximm_ARREADY;
  wire axi_controller_0_interface_aximm_ARVALID;
  wire [8:2]axi_controller_0_interface_aximm_AWADDR;
  wire axi_controller_0_interface_aximm_AWVALID;
  wire axi_controller_0_interface_aximm_BREADY;
  wire axi_controller_0_interface_aximm_BVALID;
  wire [7:0]axi_controller_0_interface_aximm_RDATA;
  wire axi_controller_0_interface_aximm_RREADY;
  wire axi_controller_0_interface_aximm_RVALID;
  wire [9:0]axi_controller_0_interface_aximm_WDATA;
  wire axi_controller_0_interface_aximm_WREADY;
  wire axi_controller_0_interface_aximm_WVALID;
  wire \bcnt_reg[0] ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[1] ;
  wire \bcnt_reg[1]_0 ;
  wire clk_peripheral;
  wire \cnt_reg[0] ;
  wire \cnt_reg[1] ;
  wire [0:0]data3;
  wire \data_o_reg[1] ;
  wire \data_o_reg[4] ;
  wire \data_o_reg[4]_0 ;
  wire [5:0]\data_o_reg[7] ;
  wire \data_reg[0][0] ;
  wire \data_reg[0][3] ;
  wire \data_reg[0][4] ;
  wire \data_reg[0][5] ;
  wire \data_reg[0][5]_0 ;
  wire \data_reg[0][6] ;
  wire [3:0]\data_reg[0][7] ;
  wire \data_reg[0][7]_0 ;
  wire [2:0]\data_reg[0]_1 ;
  wire \data_reg[10]0 ;
  wire \data_reg[11]0 ;
  wire \data_reg[12]0 ;
  wire \data_reg[13]0 ;
  wire \data_reg[14]0 ;
  wire \data_reg[15]0 ;
  wire \data_reg[16]0 ;
  wire \data_reg[17]0 ;
  wire \data_reg[18]0 ;
  wire \data_reg[19]0 ;
  wire \data_reg[1][4] ;
  wire \data_reg[1][5] ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][6] ;
  wire [3:0]\data_reg[1][7] ;
  wire \data_reg[1][7]_0 ;
  wire [2:0]\data_reg[1]_0 ;
  wire \data_reg[20]0 ;
  wire \data_reg[21]0 ;
  wire \data_reg[22]0 ;
  wire \data_reg[24]0 ;
  wire \data_reg[25]0 ;
  wire \data_reg[26]0 ;
  wire \data_reg[27]0 ;
  wire \data_reg[29]0 ;
  wire \data_reg[2][2] ;
  wire \data_reg[2][4] ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][5] ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][6] ;
  wire \data_reg[2][7] ;
  wire \data_reg[2][7]_0 ;
  wire \data_reg[30]0 ;
  wire \data_reg[31]0 ;
  wire \data_reg[32]0 ;
  wire \data_reg[33]0 ;
  wire \data_reg[34]0 ;
  wire \data_reg[35]0 ;
  wire \data_reg[36]0 ;
  wire \data_reg[37]0 ;
  wire \data_reg[38]0 ;
  wire \data_reg[39]0 ;
  wire \data_reg[3][0] ;
  wire \data_reg[3][0]_0 ;
  wire \data_reg[3][1] ;
  wire [2:0]\data_reg[3][2] ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[3][2]_1 ;
  wire \data_reg[40]0 ;
  wire \data_reg[41]0 ;
  wire \data_reg[42]0 ;
  wire \data_reg[43]0 ;
  wire \data_reg[44]0 ;
  wire \data_reg[45]0 ;
  wire \data_reg[46]0 ;
  wire \data_reg[47]0 ;
  wire \data_reg[48]0 ;
  wire \data_reg[49]0 ;
  wire \data_reg[4][3] ;
  wire \data_reg[4][4] ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][5] ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][6] ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][7] ;
  wire \data_reg[4][7]_0 ;
  wire \data_reg[50]0 ;
  wire \data_reg[51]0 ;
  wire \data_reg[52]0 ;
  wire \data_reg[53]0 ;
  wire \data_reg[54]0 ;
  wire \data_reg[55]0 ;
  wire \data_reg[56]0 ;
  wire \data_reg[57]0 ;
  wire \data_reg[58]0 ;
  wire \data_reg[59]0 ;
  wire \data_reg[5][3] ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][5] ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][6] ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][7] ;
  wire \data_reg[5][7]_0 ;
  wire \data_reg[60]0 ;
  wire \data_reg[61]0 ;
  wire \data_reg[62]0 ;
  wire \data_reg[63]0 ;
  wire [6:0]\data_reg[6]_2 ;
  wire \data_reg[7]0 ;
  wire \data_reg[8]0 ;
  wire \data_reg[9]0 ;
  wire [3:0]dout;
  wire fifo_generator_1_wr_ack;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[6]_0 ;
  wire i2c_rw_reg;
  wire i2c_rw_reg_0;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire [2:0]\inst/cnt ;
  wire \inst/p_1_in ;
  wire [6:0]\inst/refresh_reg ;
  wire old_scl_reg;
  wire [3:3]p_0_in;
  wire \refresh_reg[1] ;
  wire [13:0]registers_0_fifo_read_RD_DATA;
  wire [14:0]registers_0_fifo_write_WR_DATA;
  wire registers_0_fifo_write_WR_EN;
  wire registers_0_n_100;
  wire registers_0_n_101;
  wire registers_0_n_102;
  wire registers_0_n_103;
  wire registers_0_n_104;
  wire registers_0_n_105;
  wire registers_0_n_106;
  wire registers_0_n_107;
  wire registers_0_n_108;
  wire registers_0_n_109;
  wire registers_0_n_110;
  wire registers_0_n_111;
  wire registers_0_n_112;
  wire registers_0_n_113;
  wire registers_0_n_114;
  wire registers_0_n_115;
  wire registers_0_n_116;
  wire registers_0_n_117;
  wire registers_0_n_118;
  wire registers_0_n_119;
  wire registers_0_n_120;
  wire registers_0_n_121;
  wire registers_0_n_122;
  wire registers_0_n_123;
  wire registers_0_n_124;
  wire registers_0_n_125;
  wire registers_0_n_13;
  wire registers_0_n_2;
  wire registers_0_n_25;
  wire registers_0_n_26;
  wire registers_0_n_38;
  wire registers_0_n_39;
  wire registers_0_n_40;
  wire registers_0_n_41;
  wire registers_0_n_42;
  wire registers_0_n_43;
  wire registers_0_n_44;
  wire registers_0_n_45;
  wire registers_0_n_46;
  wire registers_0_n_47;
  wire registers_0_n_48;
  wire registers_0_n_49;
  wire registers_0_n_50;
  wire registers_0_n_62;
  wire registers_0_n_64;
  wire registers_0_n_65;
  wire registers_0_n_66;
  wire registers_0_n_67;
  wire registers_0_n_68;
  wire registers_0_n_69;
  wire registers_0_n_70;
  wire registers_0_n_71;
  wire registers_0_n_72;
  wire registers_0_n_75;
  wire registers_0_n_76;
  wire registers_0_n_77;
  wire registers_0_n_80;
  wire registers_0_n_81;
  wire registers_0_n_82;
  wire registers_0_n_88;
  wire registers_0_n_91;
  wire registers_0_n_92;
  wire registers_0_n_93;
  wire registers_0_n_94;
  wire registers_0_n_95;
  wire registers_0_n_96;
  wire registers_0_n_97;
  wire registers_0_n_98;
  wire registers_0_n_99;
  wire reset;
  wire resetn;
  wire [3:1]rtc_0_data_o;
  wire rtc_0_n_100;
  wire rtc_0_n_101;
  wire rtc_0_n_102;
  wire rtc_0_n_103;
  wire rtc_0_n_104;
  wire rtc_0_n_105;
  wire rtc_0_n_106;
  wire rtc_0_n_107;
  wire rtc_0_n_110;
  wire rtc_0_n_111;
  wire rtc_0_n_112;
  wire rtc_0_n_117;
  wire rtc_0_n_119;
  wire rtc_0_n_120;
  wire rtc_0_n_121;
  wire rtc_0_n_123;
  wire rtc_0_n_124;
  wire rtc_0_n_125;
  wire rtc_0_n_126;
  wire rtc_0_n_138;
  wire rtc_0_n_16;
  wire rtc_0_n_17;
  wire rtc_0_n_18;
  wire rtc_0_n_19;
  wire rtc_0_n_21;
  wire rtc_0_n_30;
  wire rtc_0_n_32;
  wire rtc_0_n_33;
  wire rtc_0_n_65;
  wire rtc_0_n_81;
  wire rtc_0_n_86;
  wire rtc_0_n_87;
  wire rtc_0_n_88;
  wire rtc_0_n_89;
  wire rtc_0_n_90;
  wire rtc_0_n_91;
  wire rtc_0_n_92;
  wire rtc_0_n_93;
  wire [5:0]rtc_0_rd_reg_o;
  wire rtc_0_update_t;
  wire [5:2]rtc_0_wr_reg_o;
  wire rtc_reset_0_reset_n;
  wire scl_i;
  wire scl_reg;
  wire scl_reg_0;
  wire [1:0]\scl_sr_reg[1] ;
  wire sda_i;
  wire sda_o;
  wire sda_o_reg;
  wire sda_reg;
  wire sda_reg_0;
  wire [1:0]\sda_sr_reg[1] ;
  wire \timeout_reg[13] ;
  wire [0:0]\tmp_reg[0] ;
  wire underflow;
  wire update_i;
  wire update_t_reg;
  wire update_t_reg_0;
  wire \wr_reg_o_reg[2] ;
  wire \wr_reg_o_reg[2]_0 ;
  wire \wr_reg_o_reg[2]_1 ;
  wire \wr_reg_o_reg[4] ;
  wire \wr_reg_o_reg[5] ;
  wire NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED;
  wire NLW_axi_iic_0_s_axi_awready_UNCONNECTED;
  wire NLW_axi_iic_0_scl_o_UNCONNECTED;
  wire NLW_axi_iic_0_sda_o_UNCONNECTED;
  wire [0:0]NLW_axi_iic_0_gpo_UNCONNECTED;
  wire [1:0]NLW_axi_iic_0_s_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_axi_iic_0_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_axi_iic_0_s_axi_rresp_UNCONNECTED;
  wire NLW_fifo_generator_0_full_UNCONNECTED;
  wire NLW_fifo_generator_1_empty_UNCONNECTED;
  wire NLW_fifo_generator_1_full_UNCONNECTED;

  (* X_CORE_INFO = "axi_controller,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 axi_controller_0
       (.\ARADDR_reg[8] ({axi_controller_0_interface_aximm_ARADDR[8],axi_controller_0_interface_aximm_ARADDR[6:5],axi_controller_0_interface_aximm_ARADDR[3:2]}),
        .\AWADDR_reg[8] ({axi_controller_0_interface_aximm_AWADDR[8],axi_controller_0_interface_aximm_AWADDR[6:5],axi_controller_0_interface_aximm_AWADDR[3:2]}),
        .D(axi_controller_0_interface_aximm_RDATA),
        .Q(Q),
        .\WDATA_reg[9] (axi_controller_0_interface_aximm_WDATA),
        .axi_controller_0_interface_aximm_BREADY(axi_controller_0_interface_aximm_BREADY),
        .axi_controller_0_interface_aximm_RREADY(axi_controller_0_interface_aximm_RREADY),
        .clk_peripheral(clk_peripheral),
        .dout(axi_controller_0_fifo_read_RD_DATA),
        .empty(axi_controller_0_fifo_read_EMPTY),
        .rd_en(axi_controller_0_fifo_read_RD_EN),
        .reset(reset),
        .s_axi_arready(axi_controller_0_interface_aximm_ARREADY),
        .s_axi_arvalid(axi_controller_0_interface_aximm_ARVALID),
        .s_axi_awvalid(axi_controller_0_interface_aximm_AWVALID),
        .s_axi_bvalid(axi_controller_0_interface_aximm_BVALID),
        .s_axi_rvalid(axi_controller_0_interface_aximm_RVALID),
        .s_axi_wready(axi_controller_0_interface_aximm_WREADY),
        .s_axi_wvalid(axi_controller_0_interface_aximm_WVALID),
        .\timeout_reg[13] (\timeout_reg[13] ),
        .wr_ack(fifo_generator_1_wr_ack),
        .\wr_data_reg[13] (axi_controller_0_fifo_write_WR_DATA),
        .wr_en(axi_controller_0_fifo_write_WR_EN));
  (* CHECK_LICENSE_TYPE = "rtcc_axi_iic_0_0,axi_iic,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_iic,Vivado 2021.2.1" *) 
  zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 axi_iic_0
       (.gpo(NLW_axi_iic_0_gpo_UNCONNECTED[0]),
        .iic2intc_irpt(NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED),
        .s_axi_aclk(clk_peripheral),
        .s_axi_araddr({axi_controller_0_interface_aximm_ARADDR[8],1'b0,axi_controller_0_interface_aximm_ARADDR[6:5],1'b0,axi_controller_0_interface_aximm_ARADDR[3:2],1'b0,1'b0}),
        .s_axi_aresetn(rtc_reset_0_reset_n),
        .s_axi_arready(axi_controller_0_interface_aximm_ARREADY),
        .s_axi_arvalid(axi_controller_0_interface_aximm_ARVALID),
        .s_axi_awaddr({axi_controller_0_interface_aximm_AWADDR[8],1'b0,axi_controller_0_interface_aximm_AWADDR[6:5],1'b0,axi_controller_0_interface_aximm_AWADDR[3:2],1'b0,1'b0}),
        .s_axi_awready(NLW_axi_iic_0_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(axi_controller_0_interface_aximm_AWVALID),
        .s_axi_bready(axi_controller_0_interface_aximm_BREADY),
        .s_axi_bresp(NLW_axi_iic_0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(axi_controller_0_interface_aximm_BVALID),
        .s_axi_rdata({NLW_axi_iic_0_s_axi_rdata_UNCONNECTED[31:8],axi_controller_0_interface_aximm_RDATA}),
        .s_axi_rready(axi_controller_0_interface_aximm_RREADY),
        .s_axi_rresp(NLW_axi_iic_0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(axi_controller_0_interface_aximm_RVALID),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_controller_0_interface_aximm_WDATA}),
        .s_axi_wready(axi_controller_0_interface_aximm_WREADY),
        .s_axi_wstrb({1'b1,1'b1,1'b1,1'b1}),
        .s_axi_wvalid(axi_controller_0_interface_aximm_WVALID),
        .scl_i(iic_rtcc_scl_i),
        .scl_o(NLW_axi_iic_0_scl_o_UNCONNECTED),
        .scl_t(iic_rtcc_scl_t),
        .sda_i(iic_rtcc_sda_i),
        .sda_o(NLW_axi_iic_0_sda_o_UNCONNECTED),
        .sda_t(iic_rtcc_sda_t));
  (* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2.1" *) 
  zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 fifo_generator_0
       (.clk(clk_peripheral),
        .din(registers_0_fifo_write_WR_DATA),
        .dout(axi_controller_0_fifo_read_RD_DATA),
        .empty(axi_controller_0_fifo_read_EMPTY),
        .full(NLW_fifo_generator_0_full_UNCONNECTED),
        .rd_en(axi_controller_0_fifo_read_RD_EN),
        .srst(reset),
        .wr_en(registers_0_fifo_write_WR_EN));
  (* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2.1" *) 
  zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 fifo_generator_1
       (.clk(clk_peripheral),
        .din(axi_controller_0_fifo_write_WR_DATA),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout,registers_0_fifo_read_RD_DATA[3:0]}),
        .empty(NLW_fifo_generator_1_empty_UNCONNECTED),
        .full(NLW_fifo_generator_1_full_UNCONNECTED),
        .rd_en(1'b1),
        .srst(reset),
        .underflow(underflow),
        .wr_ack(fifo_generator_1_wr_ack),
        .wr_en(axi_controller_0_fifo_write_WR_EN));
  (* X_CORE_INFO = "registers,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_registers_0_0 registers_0
       (.D({rtc_0_n_86,rtc_0_n_87,rtc_0_n_88,rtc_0_n_89,rtc_0_n_90,rtc_0_n_91,rtc_0_n_92,rtc_0_n_93}),
        .E(\data_reg[63]0 ),
        .Q({\data_reg[6]_2 [6],\data_reg[6]_2 [4],\data_reg[6]_2 [2],\data_reg[6]_2 [0]}),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[2] (registers_0_n_125),
        .\data_reg[0][0] (\data_reg[0][0] ),
        .\data_reg[0][0]_0 (registers_0_n_88),
        .\data_reg[0][0]_1 (rtc_0_n_119),
        .\data_reg[0][2] ({\data_reg[0]_1 [2],\data_reg[0]_1 [0]}),
        .\data_reg[0][2]_0 (rtc_0_n_120),
        .\data_reg[0][3] (\data_reg[0][3] ),
        .\data_reg[0][3]_0 (rtc_0_n_121),
        .\data_reg[0][3]_1 (\wr_reg_o_reg[2]_1 ),
        .\data_reg[0][4] (\data_reg[0][4] ),
        .\data_reg[0][5] (\data_reg[0][5] ),
        .\data_reg[0][5]_0 (\data_reg[0][5]_0 ),
        .\data_reg[0][6] (\data_reg[0][6] ),
        .\data_reg[0][7] (\data_reg[0][7] ),
        .\data_reg[0][7]_0 (\data_reg[0][7]_0 ),
        .\data_reg[10][0] (\data_reg[10]0 ),
        .\data_reg[11][0] (\data_reg[11]0 ),
        .\data_reg[12][0] (\data_reg[12]0 ),
        .\data_reg[13][0] (\data_reg[13]0 ),
        .\data_reg[14][0] (\data_reg[14]0 ),
        .\data_reg[15][0] (\data_reg[15]0 ),
        .\data_reg[16][0] (\data_reg[16]0 ),
        .\data_reg[17][0] (\data_reg[17]0 ),
        .\data_reg[18][0] (\data_reg[18]0 ),
        .\data_reg[19][0] (\data_reg[19]0 ),
        .\data_reg[1][0] (registers_0_n_101),
        .\data_reg[1][0]_0 (rtc_0_n_110),
        .\data_reg[1][0]_1 (\goreg_bm.dout_i_reg[12]_0 ),
        .\data_reg[1][2] ({\data_reg[1]_0 [2],\data_reg[1]_0 [0]}),
        .\data_reg[1][2]_0 (rtc_0_n_111),
        .\data_reg[1][3] (rtc_0_n_112),
        .\data_reg[1][4] (\data_reg[1][4] ),
        .\data_reg[1][5] (\data_reg[1][5] ),
        .\data_reg[1][5]_0 (\data_reg[1][5]_0 ),
        .\data_reg[1][6] (\data_reg[1][6] ),
        .\data_reg[1][7] (\data_reg[1][7] ),
        .\data_reg[1][7]_0 (\data_reg[1][7]_0 ),
        .\data_reg[20][0] (\data_reg[20]0 ),
        .\data_reg[21][0] (\data_reg[21]0 ),
        .\data_reg[22][0] (\data_reg[22]0 ),
        .\data_reg[23][0] (rtc_0_n_65),
        .\data_reg[24][0] (\data_reg[24]0 ),
        .\data_reg[25][0] (\data_reg[25]0 ),
        .\data_reg[26][0] (\data_reg[26]0 ),
        .\data_reg[27][0] (\data_reg[27]0 ),
        .\data_reg[28][0] (rtc_0_n_81),
        .\data_reg[29][0] (\data_reg[29]0 ),
        .\data_reg[2][0] (registers_0_n_13),
        .\data_reg[2][0]_0 (registers_0_n_76),
        .\data_reg[2][0]_1 (rtc_0_n_123),
        .\data_reg[2][0]_2 (\wr_reg_o_reg[4] ),
        .\data_reg[2][1] (rtc_0_n_124),
        .\data_reg[2][2] (registers_0_n_75),
        .\data_reg[2][2]_0 (\data_reg[2][2] ),
        .\data_reg[2][2]_1 (rtc_0_n_125),
        .\data_reg[2][3] (rtc_0_n_126),
        .\data_reg[2][4] (\data_reg[2][4] ),
        .\data_reg[2][4]_0 (\data_reg[2][4]_0 ),
        .\data_reg[2][4]_1 (\data_reg[2][4]_1 ),
        .\data_reg[2][4]_2 (rtc_0_n_117),
        .\data_reg[2][5] (\data_reg[2][5] ),
        .\data_reg[2][5]_0 (\data_reg[2][5]_0 ),
        .\data_reg[2][6] (data3),
        .\data_reg[2][6]_0 (\data_reg[2][6] ),
        .\data_reg[2][7] (\data_reg[2][7] ),
        .\data_reg[2][7]_0 (\data_reg[2][7]_0 ),
        .\data_reg[30][0] (\data_reg[30]0 ),
        .\data_reg[31][0] (\data_reg[31]0 ),
        .\data_reg[32][0] (\data_reg[32]0 ),
        .\data_reg[33][0] (\data_reg[33]0 ),
        .\data_reg[34][0] (\data_reg[34]0 ),
        .\data_reg[35][0] (\data_reg[35]0 ),
        .\data_reg[36][0] (\data_reg[36]0 ),
        .\data_reg[37][0] (\data_reg[37]0 ),
        .\data_reg[38][0] (\data_reg[38]0 ),
        .\data_reg[39][0] (\data_reg[39]0 ),
        .\data_reg[3][0] (\data_reg[3][2] [0]),
        .\data_reg[3][0]_0 (\data_reg[3][0] ),
        .\data_reg[3][0]_1 (\data_reg[3][0]_0 ),
        .\data_reg[3][1] (\data_reg[3][2] [1]),
        .\data_reg[3][1]_0 (\data_reg[3][1] ),
        .\data_reg[3][2] (\data_reg[3][2] [2]),
        .\data_reg[3][2]_0 (\data_reg[3][2]_0 ),
        .\data_reg[3][2]_1 (\data_reg[3][2]_1 ),
        .\data_reg[3][5] (\wr_reg_o_reg[5] ),
        .\data_reg[40][0] (\data_reg[40]0 ),
        .\data_reg[41][0] (\data_reg[41]0 ),
        .\data_reg[42][0] (\data_reg[42]0 ),
        .\data_reg[43][0] (\data_reg[43]0 ),
        .\data_reg[44][0] (\data_reg[44]0 ),
        .\data_reg[45][0] (\data_reg[45]0 ),
        .\data_reg[46][0] (\data_reg[46]0 ),
        .\data_reg[47][0] (\data_reg[47]0 ),
        .\data_reg[48][0] (\data_reg[48]0 ),
        .\data_reg[49][0] (\data_reg[49]0 ),
        .\data_reg[4][0] (registers_0_n_2),
        .\data_reg[4][0]_0 (rtc_0_n_21),
        .\data_reg[4][2] (registers_0_n_49),
        .\data_reg[4][2]_0 (rtc_0_n_30),
        .\data_reg[4][3] (\data_reg[4][3] ),
        .\data_reg[4][3]_0 (\wr_reg_o_reg[2]_0 ),
        .\data_reg[4][4] (\data_reg[4][4] ),
        .\data_reg[4][4]_0 (\data_reg[4][4]_0 ),
        .\data_reg[4][4]_1 (rtc_0_n_33),
        .\data_reg[4][5] (\data_reg[4][5] ),
        .\data_reg[4][5]_0 (\data_reg[4][5]_0 ),
        .\data_reg[4][6] (\data_reg[4][6] ),
        .\data_reg[4][6]_0 (\data_reg[4][6]_0 ),
        .\data_reg[4][7] (\data_reg[4][7] ),
        .\data_reg[4][7]_0 (\data_reg[4][7]_0 ),
        .\data_reg[50][0] (\data_reg[50]0 ),
        .\data_reg[51][0] (\data_reg[51]0 ),
        .\data_reg[52][0] (\data_reg[52]0 ),
        .\data_reg[53][0] (\data_reg[53]0 ),
        .\data_reg[54][0] (\data_reg[54]0 ),
        .\data_reg[55][0] (\data_reg[55]0 ),
        .\data_reg[56][0] (\data_reg[56]0 ),
        .\data_reg[57][0] (\data_reg[57]0 ),
        .\data_reg[58][0] (\data_reg[58]0 ),
        .\data_reg[59][0] (\data_reg[59]0 ),
        .\data_reg[5][0] (registers_0_n_26),
        .\data_reg[5][0]_0 (registers_0_n_38),
        .\data_reg[5][0]_1 (rtc_0_n_105),
        .\data_reg[5][0]_2 (\goreg_bm.dout_i_reg[11] ),
        .\data_reg[5][1] (registers_0_n_109),
        .\data_reg[5][1]_0 (rtc_0_n_32),
        .\data_reg[5][2] (registers_0_n_25),
        .\data_reg[5][2]_0 (registers_0_n_97),
        .\data_reg[5][2]_1 (rtc_0_n_106),
        .\data_reg[5][3] (\data_reg[5][3] ),
        .\data_reg[5][3]_0 (registers_0_n_62),
        .\data_reg[5][3]_1 (registers_0_n_98),
        .\data_reg[5][3]_2 (rtc_0_n_107),
        .\data_reg[5][4] (\data_reg[5][4] ),
        .\data_reg[5][4]_0 (\data_reg[5][4]_0 ),
        .\data_reg[5][5] (\data_reg[5][5] ),
        .\data_reg[5][5]_0 (\data_reg[5][5]_0 ),
        .\data_reg[5][6] (\data_reg[5][6] ),
        .\data_reg[5][6]_0 (\data_reg[5][6]_0 ),
        .\data_reg[5][7] (\data_reg[5][7] ),
        .\data_reg[5][7]_0 (\data_reg[5][7]_0 ),
        .\data_reg[60][0] (\data_reg[60]0 ),
        .\data_reg[61][0] (\data_reg[61]0 ),
        .\data_reg[62][0] (\data_reg[62]0 ),
        .\data_reg[6][0] (update_t_reg),
        .\data_reg[6][1] (registers_0_n_114),
        .\data_reg[6][4] (registers_0_n_113),
        .\data_reg[6][6] (rtc_0_n_138),
        .\data_reg[6][6]_0 ({rtc_0_n_100,rtc_0_n_101,rtc_0_n_102,rtc_0_n_103,rtc_0_n_104}),
        .\data_reg[6][7] ({\data_o_reg[7] [5:2],rtc_0_data_o[3],\data_o_reg[7] [1],rtc_0_data_o[1],\data_o_reg[7] [0]}),
        .\data_reg[7][0] (\data_reg[7]0 ),
        .\data_reg[8][0] (\data_reg[8]0 ),
        .\data_reg[9][0] (\data_reg[9]0 ),
        .din(registers_0_fifo_write_WR_DATA),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout,registers_0_fifo_read_RD_DATA[3:0]}),
        .\goreg_bm.dout_i_reg[10] (registers_0_n_43),
        .\goreg_bm.dout_i_reg[10]_0 (registers_0_n_64),
        .\goreg_bm.dout_i_reg[10]_1 (registers_0_n_65),
        .\goreg_bm.dout_i_reg[10]_2 (registers_0_n_100),
        .\goreg_bm.dout_i_reg[10]_3 (registers_0_n_103),
        .\goreg_bm.dout_i_reg[10]_4 (registers_0_n_105),
        .\goreg_bm.dout_i_reg[10]_5 (registers_0_n_106),
        .\goreg_bm.dout_i_reg[10]_6 (registers_0_n_111),
        .\goreg_bm.dout_i_reg[10]_7 (registers_0_n_121),
        .\goreg_bm.dout_i_reg[10]_8 (registers_0_n_123),
        .\goreg_bm.dout_i_reg[11] (registers_0_n_67),
        .\goreg_bm.dout_i_reg[11]_0 (registers_0_n_104),
        .\goreg_bm.dout_i_reg[11]_1 (registers_0_n_107),
        .\goreg_bm.dout_i_reg[11]_2 (registers_0_n_120),
        .\goreg_bm.dout_i_reg[11]_3 (registers_0_n_122),
        .\goreg_bm.dout_i_reg[12] (registers_0_n_48),
        .\goreg_bm.dout_i_reg[12]_0 (registers_0_n_70),
        .\goreg_bm.dout_i_reg[12]_1 (registers_0_n_72),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_3 (registers_0_n_96),
        .\goreg_bm.dout_i_reg[12]_4 (registers_0_n_115),
        .\goreg_bm.dout_i_reg[13] (registers_0_n_45),
        .\goreg_bm.dout_i_reg[13]_0 (registers_0_n_71),
        .\goreg_bm.dout_i_reg[13]_1 (registers_0_n_91),
        .\goreg_bm.dout_i_reg[13]_2 (registers_0_n_108),
        .\goreg_bm.dout_i_reg[13]_3 (registers_0_n_110),
        .\goreg_bm.dout_i_reg[3] (registers_0_n_80),
        .\goreg_bm.dout_i_reg[3]_0 (registers_0_n_81),
        .\goreg_bm.dout_i_reg[3]_1 (registers_0_n_82),
        .\goreg_bm.dout_i_reg[4] (\goreg_bm.dout_i_reg[4] ),
        .\goreg_bm.dout_i_reg[4]_0 (\goreg_bm.dout_i_reg[4]_0 ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\goreg_bm.dout_i_reg[5]_0 (\goreg_bm.dout_i_reg[5]_0 ),
        .\goreg_bm.dout_i_reg[5]_1 (\goreg_bm.dout_i_reg[5]_1 ),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[6]_0 (\goreg_bm.dout_i_reg[6]_0 ),
        .\goreg_bm.dout_i_reg[8] (registers_0_n_46),
        .\goreg_bm.dout_i_reg[8]_0 (registers_0_n_47),
        .\goreg_bm.dout_i_reg[8]_1 (registers_0_n_69),
        .\goreg_bm.dout_i_reg[8]_2 (registers_0_n_92),
        .\goreg_bm.dout_i_reg[8]_3 (registers_0_n_99),
        .\goreg_bm.dout_i_reg[8]_4 (registers_0_n_102),
        .\goreg_bm.dout_i_reg[8]_5 (registers_0_n_117),
        .\goreg_bm.dout_i_reg[8]_6 (registers_0_n_118),
        .\goreg_bm.dout_i_reg[9] (registers_0_n_44),
        .\goreg_bm.dout_i_reg[9]_0 (registers_0_n_93),
        .\goreg_bm.dout_i_reg[9]_1 (registers_0_n_94),
        .\goreg_bm.dout_i_reg[9]_2 (registers_0_n_95),
        .\goreg_bm.dout_i_reg[9]_3 (registers_0_n_112),
        .\goreg_bm.dout_i_reg[9]_4 (registers_0_n_116),
        .\goreg_bm.dout_i_reg[9]_5 (registers_0_n_119),
        .\guf.guf1.underflow_i_reg (registers_0_n_41),
        .\guf.guf1.underflow_i_reg_0 (registers_0_n_42),
        .\guf.guf1.underflow_i_reg_1 (registers_0_n_50),
        .\guf.guf1.underflow_i_reg_2 (registers_0_n_66),
        .\guf.guf1.underflow_i_reg_3 (registers_0_n_77),
        .\guf.guf1.underflow_i_reg_4 (registers_0_n_124),
        .\last_rd_reg_reg[5] (rtc_0_rd_reg_o),
        .\refresh_reg[1] (\refresh_reg[1] ),
        .\refresh_reg[3] (p_0_in),
        .\refresh_reg[6]_inv ({\inst/refresh_reg [6],\inst/refresh_reg [1:0]}),
        .sda_o_i_2(\inst/cnt ),
        .underflow(underflow),
        .update_i_reg(update_i),
        .update_i_reg_0(registers_0_n_39),
        .update_i_reg_1(registers_0_n_40),
        .update_i_reg_2(registers_0_n_68),
        .update_i_reg_3(rtc_0_update_t),
        .\wr_data_reg[11] ({rtc_0_n_16,rtc_0_n_17,rtc_0_n_18,rtc_0_n_19}),
        .\wr_data_reg[13] ({rtc_0_wr_reg_o[5:4],rtc_0_wr_reg_o[2]}),
        .wr_en(registers_0_fifo_write_WR_EN),
        .\wr_reg_o_reg[2] (\wr_reg_o_reg[2] ));
  (* X_CORE_INFO = "rtc,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_rtc_0_0 rtc_0
       (.D({\tmp_reg[0] ,sda_reg}),
        .E(\inst/p_1_in ),
        .Q({rtc_0_wr_reg_o[5:4],rtc_0_wr_reg_o[2]}),
        .ack14_out(ack14_out),
        .ack_reg(ack_reg),
        .\bcnt_reg[0] (\bcnt_reg[0] ),
        .\bcnt_reg[0]_0 (\bcnt_reg[0]_0 ),
        .\bcnt_reg[1] (\bcnt_reg[1] ),
        .\bcnt_reg[1]_0 (\bcnt_reg[1]_0 ),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0] (\cnt_reg[0] ),
        .\cnt_reg[1] (\cnt_reg[1] ),
        .\cnt_reg[2] (\inst/cnt ),
        .\data_o_reg[0] (rtc_0_n_21),
        .\data_o_reg[0]_0 (rtc_0_n_105),
        .\data_o_reg[0]_1 (rtc_0_n_110),
        .\data_o_reg[0]_2 (rtc_0_n_119),
        .\data_o_reg[0]_3 (rtc_0_n_123),
        .\data_o_reg[1] (rtc_0_n_32),
        .\data_o_reg[1]_0 (\data_o_reg[1] ),
        .\data_o_reg[1]_1 (rtc_0_n_124),
        .\data_o_reg[2] (rtc_0_n_30),
        .\data_o_reg[2]_0 (rtc_0_n_106),
        .\data_o_reg[2]_1 (rtc_0_n_111),
        .\data_o_reg[2]_2 (rtc_0_n_120),
        .\data_o_reg[2]_3 (rtc_0_n_125),
        .\data_o_reg[3] (rtc_0_n_107),
        .\data_o_reg[3]_0 (rtc_0_n_112),
        .\data_o_reg[3]_1 (rtc_0_n_121),
        .\data_o_reg[3]_2 (rtc_0_n_126),
        .\data_o_reg[4] (\data_o_reg[4] ),
        .\data_o_reg[4]_0 (\data_o_reg[4]_0 ),
        .\data_o_reg[6] ({rtc_0_n_100,rtc_0_n_101,rtc_0_n_102,rtc_0_n_103,rtc_0_n_104}),
        .\data_o_reg[7] ({\data_o_reg[7] [5:2],rtc_0_data_o[3],\data_o_reg[7] [1],rtc_0_data_o[1],\data_o_reg[7] [0]}),
        .\data_o_reg[7]_0 ({rtc_0_n_86,rtc_0_n_87,rtc_0_n_88,rtc_0_n_89,rtc_0_n_90,rtc_0_n_91,rtc_0_n_92,rtc_0_n_93}),
        .\data_reg[0][2] ({\data_reg[0]_1 [2],\data_reg[0]_1 [0]}),
        .\data_reg[0][2]_0 (registers_0_n_88),
        .\data_reg[0][3] (registers_0_n_95),
        .\data_reg[0][3]_0 (registers_0_n_82),
        .\data_reg[0][4] (\data_reg[0][7] [0]),
        .\data_reg[10][0] (registers_0_n_42),
        .\data_reg[11][0] (registers_0_n_65),
        .\data_reg[12][0] (registers_0_n_124),
        .\data_reg[13][0] (registers_0_n_47),
        .\data_reg[13][0]_0 (registers_0_n_67),
        .\data_reg[14][0] (registers_0_n_45),
        .\data_reg[14][0]_0 (registers_0_n_112),
        .\data_reg[15][0] (registers_0_n_110),
        .\data_reg[16][0] (registers_0_n_91),
        .\data_reg[17][0] (registers_0_n_99),
        .\data_reg[18][0] (registers_0_n_43),
        .\data_reg[1][2] ({\data_reg[1]_0 [2],\data_reg[1]_0 [0]}),
        .\data_reg[1][2]_0 (registers_0_n_101),
        .\data_reg[1][3] (registers_0_n_81),
        .\data_reg[20][0] (registers_0_n_104),
        .\data_reg[21][0] (registers_0_n_68),
        .\data_reg[21][0]_0 (registers_0_n_108),
        .\data_reg[22][0] (registers_0_n_92),
        .\data_reg[24][0] (registers_0_n_123),
        .\data_reg[26][0] (registers_0_n_105),
        .\data_reg[2][0] (registers_0_n_13),
        .\data_reg[2][1] (registers_0_n_75),
        .\data_reg[2][2] (registers_0_n_76),
        .\data_reg[2][3] (registers_0_n_77),
        .\data_reg[32][0] (registers_0_n_71),
        .\data_reg[33][0] (registers_0_n_96),
        .\data_reg[33][0]_0 (registers_0_n_103),
        .\data_reg[34][0] (registers_0_n_118),
        .\data_reg[35][0] (registers_0_n_41),
        .\data_reg[35][0]_0 (registers_0_n_102),
        .\data_reg[36][0] (registers_0_n_44),
        .\data_reg[36][0]_0 (registers_0_n_69),
        .\data_reg[37][0] (registers_0_n_106),
        .\data_reg[38][0] (registers_0_n_48),
        .\data_reg[39][0] (registers_0_n_107),
        .\data_reg[3][1] (\data_reg[3][2] [1:0]),
        .\data_reg[3][5] (registers_0_n_50),
        .\data_reg[3][5]_0 (registers_0_n_70),
        .\data_reg[40][0] (registers_0_n_122),
        .\data_reg[42][0] (registers_0_n_46),
        .\data_reg[45][0] (registers_0_n_117),
        .\data_reg[45][0]_0 (registers_0_n_94),
        .\data_reg[46][0] (registers_0_n_93),
        .\data_reg[47][0] (registers_0_n_72),
        .\data_reg[47][0]_0 (registers_0_n_111),
        .\data_reg[49][0] (registers_0_n_116),
        .\data_reg[4][0] (registers_0_n_2),
        .\data_reg[4][0]_0 (\data_reg[5][3] ),
        .\data_reg[4][2] (registers_0_n_49),
        .\data_reg[50][0] (registers_0_n_119),
        .\data_reg[52][0] (registers_0_n_121),
        .\data_reg[53][0] (registers_0_n_115),
        .\data_reg[5][0] (registers_0_n_26),
        .\data_reg[5][1] (registers_0_n_62),
        .\data_reg[5][2] (registers_0_n_25),
        .\data_reg[5][2]_0 (registers_0_n_109),
        .\data_reg[5][3] (registers_0_n_97),
        .\data_reg[5][4] (registers_0_n_38),
        .\data_reg[5][4]_0 (registers_0_n_98),
        .\data_reg[61][0] (registers_0_n_39),
        .\data_reg[62][0] (registers_0_n_40),
        .\data_reg[62][0]_0 (registers_0_n_120),
        .\data_reg[63][0] (registers_0_n_66),
        .\data_reg[6][2] (registers_0_n_114),
        .\data_reg[6][3] (registers_0_n_80),
        .\data_reg[6][6] ({\data_reg[6]_2 [6],\data_reg[6]_2 [4],\data_reg[6]_2 [2],\data_reg[6]_2 [0]}),
        .\data_reg[6][6]_0 (registers_0_n_113),
        .\data_reg[7][0] (registers_0_n_64),
        .\data_reg[9][0] (registers_0_n_100),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout,registers_0_fifo_read_RD_DATA[3:0]}),
        .\goreg_bm.dout_i_reg[10] (\data_reg[43]0 ),
        .\goreg_bm.dout_i_reg[10]_0 (\data_reg[22]0 ),
        .\goreg_bm.dout_i_reg[10]_1 (\data_reg[50]0 ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_0 (\data_reg[48]0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\data_reg[12]0 ),
        .\goreg_bm.dout_i_reg[11]_2 (\data_reg[53]0 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[12] (\data_reg[57]0 ),
        .\goreg_bm.dout_i_reg[12]_0 (\data_reg[17]0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\data_reg[51]0 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[13] (\data_reg[58]0 ),
        .\goreg_bm.dout_i_reg[13]_0 (\data_reg[30]0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\data_reg[61]0 ),
        .\goreg_bm.dout_i_reg[13]_2 (\data_reg[31]0 ),
        .\goreg_bm.dout_i_reg[13]_3 (\data_reg[49]0 ),
        .\goreg_bm.dout_i_reg[8] (\data_reg[38]0 ),
        .\goreg_bm.dout_i_reg[9] (\data_reg[27]0 ),
        .\goreg_bm.dout_i_reg[9]_0 (\data_reg[19]0 ),
        .\goreg_bm.dout_i_reg[9]_1 (\data_reg[52]0 ),
        .\guf.guf1.underflow_i_reg (\data_reg[37]0 ),
        .\guf.guf1.underflow_i_reg_0 (\data_reg[26]0 ),
        .i2c_rw_reg(i2c_rw_reg),
        .i2c_rw_reg_0(i2c_rw_reg_0),
        .old_scl_reg(old_scl_reg),
        .\ptr_reg[5] (rtc_0_rd_reg_o),
        .reset(reset),
        .scl_i(scl_i),
        .scl_reg(scl_reg),
        .scl_reg_0(scl_reg_0),
        .\scl_sr_reg[1] (\scl_sr_reg[1] ),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg(sda_o_reg),
        .sda_o_reg_0(registers_0_n_125),
        .sda_reg(sda_reg_0),
        .\sda_sr_reg[1] (\sda_sr_reg[1] ),
        .underflow(underflow),
        .update_t_reg(rtc_0_update_t),
        .update_t_reg_0(update_t_reg),
        .update_t_reg_1(\data_reg[34]0 ),
        .update_t_reg_2(\data_reg[46]0 ),
        .update_t_reg_3(update_t_reg_0),
        .\wr_data_reg[11] (update_i),
        .\wr_data_reg[11]_0 (p_0_in),
        .\wr_data_reg[8] ({\inst/refresh_reg [6],\inst/refresh_reg [1:0]}),
        .\wr_reg_o_reg[0] (\data_reg[33]0 ),
        .\wr_reg_o_reg[1] (\data_reg[14]0 ),
        .\wr_reg_o_reg[1]_0 (\data_reg[8]0 ),
        .\wr_reg_o_reg[1]_1 (\data_reg[7]0 ),
        .\wr_reg_o_reg[1]_2 (rtc_0_n_81),
        .\wr_reg_o_reg[2] (rtc_0_n_33),
        .\wr_reg_o_reg[2]_0 (\wr_reg_o_reg[2]_0 ),
        .\wr_reg_o_reg[2]_1 (\wr_reg_o_reg[2]_1 ),
        .\wr_reg_o_reg[2]_2 (rtc_0_n_138),
        .\wr_reg_o_reg[3] ({rtc_0_n_16,rtc_0_n_17,rtc_0_n_18,rtc_0_n_19}),
        .\wr_reg_o_reg[3]_0 (\data_reg[20]0 ),
        .\wr_reg_o_reg[3]_1 (\data_reg[11]0 ),
        .\wr_reg_o_reg[3]_2 (rtc_0_n_65),
        .\wr_reg_o_reg[3]_3 (\data_reg[10]0 ),
        .\wr_reg_o_reg[3]_4 (\data_reg[9]0 ),
        .\wr_reg_o_reg[4] (\data_reg[59]0 ),
        .\wr_reg_o_reg[4]_0 (\data_reg[54]0 ),
        .\wr_reg_o_reg[4]_1 (\data_reg[62]0 ),
        .\wr_reg_o_reg[4]_10 (\data_reg[47]0 ),
        .\wr_reg_o_reg[4]_11 (\wr_reg_o_reg[4] ),
        .\wr_reg_o_reg[4]_12 (rtc_0_n_117),
        .\wr_reg_o_reg[4]_2 (\data_reg[56]0 ),
        .\wr_reg_o_reg[4]_3 (\data_reg[18]0 ),
        .\wr_reg_o_reg[4]_4 (\data_reg[39]0 ),
        .\wr_reg_o_reg[4]_5 (\data_reg[40]0 ),
        .\wr_reg_o_reg[4]_6 (\data_reg[13]0 ),
        .\wr_reg_o_reg[4]_7 (\data_reg[45]0 ),
        .\wr_reg_o_reg[4]_8 (\data_reg[60]0 ),
        .\wr_reg_o_reg[4]_9 (\data_reg[15]0 ),
        .\wr_reg_o_reg[5] (\data_reg[29]0 ),
        .\wr_reg_o_reg[5]_0 (\data_reg[24]0 ),
        .\wr_reg_o_reg[5]_1 (\data_reg[16]0 ),
        .\wr_reg_o_reg[5]_10 (\data_reg[41]0 ),
        .\wr_reg_o_reg[5]_11 (\data_reg[63]0 ),
        .\wr_reg_o_reg[5]_12 (\wr_reg_o_reg[5] ),
        .\wr_reg_o_reg[5]_2 (\data_reg[25]0 ),
        .\wr_reg_o_reg[5]_3 (\data_reg[55]0 ),
        .\wr_reg_o_reg[5]_4 (\data_reg[35]0 ),
        .\wr_reg_o_reg[5]_5 (\data_reg[21]0 ),
        .\wr_reg_o_reg[5]_6 (\data_reg[32]0 ),
        .\wr_reg_o_reg[5]_7 (\data_reg[42]0 ),
        .\wr_reg_o_reg[5]_8 (\data_reg[44]0 ),
        .\wr_reg_o_reg[5]_9 (\data_reg[36]0 ));
  (* X_CORE_INFO = "rtc_reset,Vivado 2021.2.1" *) 
  zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 rtc_reset_0
       (.E(\inst/p_1_in ),
        .clk_peripheral(clk_peripheral),
        .reset(reset),
        .reset_n(rtc_reset_0_reset_n),
        .resetn(resetn));
endmodule

(* ORIG_REF_NAME = "rtcc_axi_controller_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
   (axi_controller_0_interface_aximm_BREADY,
    s_axi_awvalid,
    s_axi_wvalid,
    axi_controller_0_interface_aximm_RREADY,
    s_axi_arvalid,
    wr_en,
    rd_en,
    Q,
    \AWADDR_reg[8] ,
    \WDATA_reg[9] ,
    \ARADDR_reg[8] ,
    \wr_data_reg[13] ,
    \timeout_reg[13] ,
    clk_peripheral,
    dout,
    wr_ack,
    reset,
    D,
    s_axi_bvalid,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_arready,
    empty);
  output axi_controller_0_interface_aximm_BREADY;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output axi_controller_0_interface_aximm_RREADY;
  output s_axi_arvalid;
  output wr_en;
  output rd_en;
  output [5:0]Q;
  output [4:0]\AWADDR_reg[8] ;
  output [9:0]\WDATA_reg[9] ;
  output [4:0]\ARADDR_reg[8] ;
  output [13:0]\wr_data_reg[13] ;
  input \timeout_reg[13] ;
  input clk_peripheral;
  input [14:0]dout;
  input wr_ack;
  input reset;
  input [7:0]D;
  input s_axi_bvalid;
  input s_axi_wready;
  input s_axi_rvalid;
  input s_axi_arready;
  input empty;

  wire [4:0]\ARADDR_reg[8] ;
  wire [4:0]\AWADDR_reg[8] ;
  wire [7:0]D;
  wire [5:0]Q;
  wire [9:0]\WDATA_reg[9] ;
  wire axi_controller_0_interface_aximm_BREADY;
  wire axi_controller_0_interface_aximm_RREADY;
  wire clk_peripheral;
  wire [14:0]dout;
  wire empty;
  wire rd_en;
  wire reset;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire \timeout_reg[13] ;
  wire wr_ack;
  wire [13:0]\wr_data_reg[13] ;
  wire wr_en;

  zxnexys_zxrtc_0_0_axi_controller inst
       (.\ARADDR_reg[8] (\ARADDR_reg[8] ),
        .\AWADDR_reg[8] (\AWADDR_reg[8] ),
        .BREADY_reg(axi_controller_0_interface_aximm_BREADY),
        .D(D),
        .Q(Q),
        .RREADY_reg(axi_controller_0_interface_aximm_RREADY),
        .\WDATA_reg[9] (\WDATA_reg[9] ),
        .clk_peripheral(clk_peripheral),
        .dout(dout),
        .empty(empty),
        .rd_en(rd_en),
        .reset(reset),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\timeout_reg[13]_0 (\timeout_reg[13] ),
        .wr_ack(wr_ack),
        .\wr_data_reg[13]_0 (\wr_data_reg[13] ),
        .wr_en(wr_en));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_axi_iic_0_0,axi_iic,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_axi_iic_0_0" *) 
(* X_CORE_INFO = "axi_iic,Vivado 2021.2.1" *) 
module zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output iic2intc_irpt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_I" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE" *) input sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_O" *) output sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_T" *) output sda_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_I" *) input scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_O" *) output scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_T" *) output scl_t;
  output [0:0]gpo;

  wire \<const0> ;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_t;
  wire sda_i;
  wire sda_t;
  wire NLW_U0_iic2intc_irpt_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_scl_o_UNCONNECTED;
  wire NLW_U0_sda_o_UNCONNECTED;
  wire [0:0]NLW_U0_gpo_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  assign gpo[0] = \<const0> ;
  assign iic2intc_irpt = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign scl_o = \<const0> ;
  assign sda_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DEFAULT_VALUE = "8'b00000000" *) 
  (* C_DISABLE_SETUP_VIOLATION_CHECK = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_GPO_WIDTH = "1" *) 
  (* C_IIC_FREQ = "100000" *) 
  (* C_SCL_INERTIAL_DELAY = "0" *) 
  (* C_SDA_INERTIAL_DELAY = "0" *) 
  (* C_SDA_LEVEL = "1" *) 
  (* C_SMBUS_PMBUS_HOST = "0" *) 
  (* C_STATIC_TIMING_REG_WIDTH = "0" *) 
  (* C_S_AXI_ACLK_FREQ_HZ = "28000000" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TEN_BIT_ADR = "0" *) 
  (* C_TIMING_REG_WIDTH = "32" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  zxnexys_zxrtc_0_0_axi_iic U0
       (.gpo(NLW_U0_gpo_UNCONNECTED[0]),
        .iic2intc_irpt(NLW_U0_iic2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],1'b0,s_axi_araddr[6:5],1'b0,s_axi_araddr[3:2],1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],1'b0,s_axi_awaddr[6:5],1'b0,s_axi_awaddr[3:2],1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata({NLW_U0_s_axi_rdata_UNCONNECTED[31:8],\^s_axi_rdata }),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[9:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_o(NLW_U0_scl_o_UNCONNECTED),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_o(NLW_U0_sda_o_UNCONNECTED),
        .sda_t(sda_t));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_fifo_generator_0_0" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2.1" *) 
module zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [14:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [14:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire \<const0> ;
  wire clk;
  wire [14:0]din;
  wire [14:0]dout;
  wire empty;
  wire rd_en;
  wire srst;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [6:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [6:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "7" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "15" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "15" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "63" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "62" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "7" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  zxnexys_zxrtc_0_0_fifo_generator_v13_2_6 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[6:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[6:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_fifo_generator_1_0" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2.1" *) 
module zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    wr_ack,
    empty,
    underflow);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [13:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [13:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output wr_ack;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;

  wire \<const0> ;
  wire clk;
  wire [13:0]din;
  wire [13:0]dout;
  wire srst;
  wire underflow;
  wire wr_ack;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_empty_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [6:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [6:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign empty = \<const0> ;
  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "7" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "14" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "14" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "1" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "63" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "62" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "7" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[6:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(NLW_U0_empty_UNCONNECTED),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(1'b1),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(wr_ack),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[6:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "rtcc_registers_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_registers_0_0
   (update_i_reg,
    \wr_reg_o_reg[2] ,
    \data_reg[4][0] ,
    \data_reg[4][7] ,
    \data_reg[4][6] ,
    \data_reg[4][5] ,
    \data_reg[4][4] ,
    \data_reg[1][2] ,
    \data_reg[1][7] ,
    \data_reg[2][0] ,
    \data_reg[2][7] ,
    \data_reg[2][6] ,
    \data_reg[2][5] ,
    \data_reg[2][4] ,
    \data_reg[0][2] ,
    \refresh_reg[1] ,
    \data_reg[0][7] ,
    \data_reg[5][2] ,
    \data_reg[5][0] ,
    \data_reg[5][7] ,
    \data_reg[5][6] ,
    \data_reg[5][5] ,
    \data_reg[5][4] ,
    \data_reg[3][2] ,
    \data_reg[3][1] ,
    \data_reg[3][0] ,
    wr_en,
    \refresh_reg[6]_inv ,
    \data_reg[5][0]_0 ,
    update_i_reg_0,
    update_i_reg_1,
    \guf.guf1.underflow_i_reg ,
    \guf.guf1.underflow_i_reg_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[12] ,
    \data_reg[4][2] ,
    \guf.guf1.underflow_i_reg_1 ,
    Q,
    \refresh_reg[3] ,
    \data_reg[5][3] ,
    \data_reg[1][5] ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[5] ,
    \data_reg[4][3] ,
    \data_reg[5][3]_0 ,
    \data_reg[0][0] ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \guf.guf1.underflow_i_reg_2 ,
    \goreg_bm.dout_i_reg[11] ,
    update_i_reg_2,
    \goreg_bm.dout_i_reg[8]_1 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \data_reg[0][5] ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \data_reg[2][2] ,
    \data_reg[2][0]_0 ,
    \guf.guf1.underflow_i_reg_3 ,
    \data_reg[2][2]_0 ,
    \data_reg[2][4]_0 ,
    \goreg_bm.dout_i_reg[3] ,
    \goreg_bm.dout_i_reg[3]_0 ,
    \goreg_bm.dout_i_reg[3]_1 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \data_reg[0][3] ,
    \goreg_bm.dout_i_reg[6]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \data_reg[0][0]_0 ,
    \data_reg[3][2]_0 ,
    \data_reg[3][0]_0 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[8]_2 ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[9]_2 ,
    \goreg_bm.dout_i_reg[12]_3 ,
    \data_reg[5][2]_0 ,
    \data_reg[5][3]_1 ,
    \goreg_bm.dout_i_reg[8]_3 ,
    \goreg_bm.dout_i_reg[10]_2 ,
    \data_reg[1][0] ,
    \goreg_bm.dout_i_reg[8]_4 ,
    \goreg_bm.dout_i_reg[10]_3 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[10]_4 ,
    \goreg_bm.dout_i_reg[10]_5 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \data_reg[5][1] ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \goreg_bm.dout_i_reg[10]_6 ,
    \goreg_bm.dout_i_reg[9]_3 ,
    \data_reg[6][4] ,
    \data_reg[6][1] ,
    \goreg_bm.dout_i_reg[12]_4 ,
    \goreg_bm.dout_i_reg[9]_4 ,
    \goreg_bm.dout_i_reg[8]_5 ,
    \goreg_bm.dout_i_reg[8]_6 ,
    \goreg_bm.dout_i_reg[9]_5 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \goreg_bm.dout_i_reg[10]_7 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \goreg_bm.dout_i_reg[10]_8 ,
    \guf.guf1.underflow_i_reg_4 ,
    \cnt_reg[2] ,
    din,
    update_i_reg_3,
    clk_peripheral,
    \data_reg[4][2]_0 ,
    \data_reg[4][0]_0 ,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][3] ,
    \data_reg[1][2]_0 ,
    \data_reg[1][0]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[1][6] ,
    \data_reg[1][5]_0 ,
    \data_reg[1][4] ,
    \data_reg[2][3] ,
    \data_reg[2][2]_1 ,
    \data_reg[2][1] ,
    \data_reg[2][0]_1 ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6]_0 ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_1 ,
    \data_reg[0][3]_0 ,
    \data_reg[0][2]_0 ,
    \data_reg[0][0]_1 ,
    \data_reg[0][7]_0 ,
    \data_reg[0][6] ,
    \data_reg[0][5]_0 ,
    \data_reg[0][4] ,
    \data_reg[5][3]_2 ,
    \data_reg[5][2]_1 ,
    \data_reg[5][1]_0 ,
    \data_reg[5][0]_1 ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_0 ,
    \data_reg[3][5] ,
    D,
    \data_reg[3][2]_1 ,
    \data_reg[3][1]_0 ,
    \data_reg[3][0]_1 ,
    underflow,
    dout,
    \last_rd_reg_reg[5] ,
    \wr_data_reg[13] ,
    \data_reg[6][6] ,
    \data_reg[6][0] ,
    \data_reg[5][0]_2 ,
    \data_reg[6][7] ,
    \data_reg[4][4]_1 ,
    \data_reg[4][3]_0 ,
    \data_reg[0][3]_1 ,
    \data_reg[28][0] ,
    \data_reg[23][0] ,
    \data_reg[2][0]_2 ,
    \data_reg[2][4]_2 ,
    \data_reg[1][0]_1 ,
    sda_o_i_2,
    \data_reg[6][6]_0 ,
    E,
    \data_reg[62][0] ,
    \data_reg[61][0] ,
    \data_reg[60][0] ,
    \data_reg[59][0] ,
    \data_reg[58][0] ,
    \data_reg[57][0] ,
    \data_reg[56][0] ,
    \data_reg[55][0] ,
    \data_reg[54][0] ,
    \data_reg[53][0] ,
    \data_reg[52][0] ,
    \data_reg[51][0] ,
    \data_reg[50][0] ,
    \data_reg[49][0] ,
    \data_reg[48][0] ,
    \data_reg[47][0] ,
    \data_reg[46][0] ,
    \data_reg[45][0] ,
    \data_reg[44][0] ,
    \data_reg[43][0] ,
    \data_reg[42][0] ,
    \data_reg[41][0] ,
    \data_reg[40][0] ,
    \data_reg[39][0] ,
    \data_reg[38][0] ,
    \data_reg[37][0] ,
    \data_reg[36][0] ,
    \data_reg[35][0] ,
    \data_reg[34][0] ,
    \data_reg[33][0] ,
    \data_reg[32][0] ,
    \data_reg[31][0] ,
    \data_reg[30][0] ,
    \data_reg[29][0] ,
    \data_reg[27][0] ,
    \data_reg[26][0] ,
    \data_reg[25][0] ,
    \data_reg[24][0] ,
    \data_reg[22][0] ,
    \data_reg[21][0] ,
    \data_reg[20][0] ,
    \data_reg[19][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[16][0] ,
    \data_reg[15][0] ,
    \data_reg[14][0] ,
    \data_reg[13][0] ,
    \data_reg[12][0] ,
    \data_reg[11][0] ,
    \data_reg[10][0] ,
    \data_reg[9][0] ,
    \data_reg[8][0] ,
    \data_reg[7][0] ,
    \wr_data_reg[11] );
  output update_i_reg;
  output \wr_reg_o_reg[2] ;
  output \data_reg[4][0] ;
  output \data_reg[4][7] ;
  output \data_reg[4][6] ;
  output \data_reg[4][5] ;
  output \data_reg[4][4] ;
  output [1:0]\data_reg[1][2] ;
  output [3:0]\data_reg[1][7] ;
  output \data_reg[2][0] ;
  output \data_reg[2][7] ;
  output \data_reg[2][6] ;
  output \data_reg[2][5] ;
  output \data_reg[2][4] ;
  output [1:0]\data_reg[0][2] ;
  output \refresh_reg[1] ;
  output [3:0]\data_reg[0][7] ;
  output \data_reg[5][2] ;
  output \data_reg[5][0] ;
  output \data_reg[5][7] ;
  output \data_reg[5][6] ;
  output \data_reg[5][5] ;
  output \data_reg[5][4] ;
  output \data_reg[3][2] ;
  output \data_reg[3][1] ;
  output \data_reg[3][0] ;
  output wr_en;
  output [2:0]\refresh_reg[6]_inv ;
  output \data_reg[5][0]_0 ;
  output update_i_reg_0;
  output update_i_reg_1;
  output \guf.guf1.underflow_i_reg ;
  output \guf.guf1.underflow_i_reg_0 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[9] ;
  output \goreg_bm.dout_i_reg[13] ;
  output \goreg_bm.dout_i_reg[8] ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[12] ;
  output \data_reg[4][2] ;
  output \guf.guf1.underflow_i_reg_1 ;
  output [3:0]Q;
  output [0:0]\refresh_reg[3] ;
  output \data_reg[5][3] ;
  output \data_reg[1][5] ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[5] ;
  output \data_reg[4][3] ;
  output \data_reg[5][3]_0 ;
  output \data_reg[0][0] ;
  output \goreg_bm.dout_i_reg[10]_0 ;
  output \goreg_bm.dout_i_reg[10]_1 ;
  output \guf.guf1.underflow_i_reg_2 ;
  output \goreg_bm.dout_i_reg[11] ;
  output update_i_reg_2;
  output \goreg_bm.dout_i_reg[8]_1 ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \goreg_bm.dout_i_reg[13]_0 ;
  output \goreg_bm.dout_i_reg[12]_1 ;
  output \data_reg[0][5] ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \data_reg[2][2] ;
  output \data_reg[2][0]_0 ;
  output \guf.guf1.underflow_i_reg_3 ;
  output \data_reg[2][2]_0 ;
  output \data_reg[2][4]_0 ;
  output \goreg_bm.dout_i_reg[3] ;
  output \goreg_bm.dout_i_reg[3]_0 ;
  output \goreg_bm.dout_i_reg[3]_1 ;
  output \goreg_bm.dout_i_reg[6] ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \data_reg[0][3] ;
  output \goreg_bm.dout_i_reg[6]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  output \data_reg[0][0]_0 ;
  output \data_reg[3][2]_0 ;
  output \data_reg[3][0]_0 ;
  output \goreg_bm.dout_i_reg[13]_1 ;
  output \goreg_bm.dout_i_reg[8]_2 ;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[9]_2 ;
  output \goreg_bm.dout_i_reg[12]_3 ;
  output \data_reg[5][2]_0 ;
  output \data_reg[5][3]_1 ;
  output \goreg_bm.dout_i_reg[8]_3 ;
  output \goreg_bm.dout_i_reg[10]_2 ;
  output \data_reg[1][0] ;
  output \goreg_bm.dout_i_reg[8]_4 ;
  output \goreg_bm.dout_i_reg[10]_3 ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[10]_4 ;
  output \goreg_bm.dout_i_reg[10]_5 ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output \goreg_bm.dout_i_reg[13]_2 ;
  output \data_reg[5][1] ;
  output \goreg_bm.dout_i_reg[13]_3 ;
  output \goreg_bm.dout_i_reg[10]_6 ;
  output \goreg_bm.dout_i_reg[9]_3 ;
  output \data_reg[6][4] ;
  output \data_reg[6][1] ;
  output \goreg_bm.dout_i_reg[12]_4 ;
  output \goreg_bm.dout_i_reg[9]_4 ;
  output \goreg_bm.dout_i_reg[8]_5 ;
  output \goreg_bm.dout_i_reg[8]_6 ;
  output \goreg_bm.dout_i_reg[9]_5 ;
  output \goreg_bm.dout_i_reg[11]_2 ;
  output \goreg_bm.dout_i_reg[10]_7 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \goreg_bm.dout_i_reg[10]_8 ;
  output \guf.guf1.underflow_i_reg_4 ;
  output \cnt_reg[2] ;
  output [14:0]din;
  input update_i_reg_3;
  input clk_peripheral;
  input \data_reg[4][2]_0 ;
  input \data_reg[4][0]_0 ;
  input \data_reg[4][7]_0 ;
  input \data_reg[4][6]_0 ;
  input \data_reg[4][5]_0 ;
  input \data_reg[4][4]_0 ;
  input \data_reg[1][3] ;
  input \data_reg[1][2]_0 ;
  input \data_reg[1][0]_0 ;
  input \data_reg[1][7]_0 ;
  input \data_reg[1][6] ;
  input \data_reg[1][5]_0 ;
  input \data_reg[1][4] ;
  input \data_reg[2][3] ;
  input \data_reg[2][2]_1 ;
  input \data_reg[2][1] ;
  input \data_reg[2][0]_1 ;
  input \data_reg[2][7]_0 ;
  input \data_reg[2][6]_0 ;
  input \data_reg[2][5]_0 ;
  input \data_reg[2][4]_1 ;
  input \data_reg[0][3]_0 ;
  input \data_reg[0][2]_0 ;
  input \data_reg[0][0]_1 ;
  input \data_reg[0][7]_0 ;
  input \data_reg[0][6] ;
  input \data_reg[0][5]_0 ;
  input \data_reg[0][4] ;
  input \data_reg[5][3]_2 ;
  input \data_reg[5][2]_1 ;
  input \data_reg[5][1]_0 ;
  input \data_reg[5][0]_1 ;
  input \data_reg[5][7]_0 ;
  input \data_reg[5][6]_0 ;
  input \data_reg[5][5]_0 ;
  input \data_reg[5][4]_0 ;
  input \data_reg[3][5] ;
  input [7:0]D;
  input \data_reg[3][2]_1 ;
  input \data_reg[3][1]_0 ;
  input \data_reg[3][0]_1 ;
  input underflow;
  input [13:0]dout;
  input [5:0]\last_rd_reg_reg[5] ;
  input [2:0]\wr_data_reg[13] ;
  input \data_reg[6][6] ;
  input \data_reg[6][0] ;
  input \data_reg[5][0]_2 ;
  input [7:0]\data_reg[6][7] ;
  input \data_reg[4][4]_1 ;
  input \data_reg[4][3]_0 ;
  input \data_reg[0][3]_1 ;
  input \data_reg[28][0] ;
  input \data_reg[23][0] ;
  input \data_reg[2][0]_2 ;
  input \data_reg[2][4]_2 ;
  input \data_reg[1][0]_1 ;
  input [2:0]sda_o_i_2;
  input [4:0]\data_reg[6][6]_0 ;
  input [0:0]E;
  input [0:0]\data_reg[62][0] ;
  input [0:0]\data_reg[61][0] ;
  input [0:0]\data_reg[60][0] ;
  input [0:0]\data_reg[59][0] ;
  input [0:0]\data_reg[58][0] ;
  input [0:0]\data_reg[57][0] ;
  input [0:0]\data_reg[56][0] ;
  input [0:0]\data_reg[55][0] ;
  input [0:0]\data_reg[54][0] ;
  input [0:0]\data_reg[53][0] ;
  input [0:0]\data_reg[52][0] ;
  input [0:0]\data_reg[51][0] ;
  input [0:0]\data_reg[50][0] ;
  input [0:0]\data_reg[49][0] ;
  input [0:0]\data_reg[48][0] ;
  input [0:0]\data_reg[47][0] ;
  input [0:0]\data_reg[46][0] ;
  input [0:0]\data_reg[45][0] ;
  input [0:0]\data_reg[44][0] ;
  input [0:0]\data_reg[43][0] ;
  input [0:0]\data_reg[42][0] ;
  input [0:0]\data_reg[41][0] ;
  input [0:0]\data_reg[40][0] ;
  input [0:0]\data_reg[39][0] ;
  input [0:0]\data_reg[38][0] ;
  input [0:0]\data_reg[37][0] ;
  input [0:0]\data_reg[36][0] ;
  input [0:0]\data_reg[35][0] ;
  input [0:0]\data_reg[34][0] ;
  input [0:0]\data_reg[33][0] ;
  input [0:0]\data_reg[32][0] ;
  input [0:0]\data_reg[31][0] ;
  input [0:0]\data_reg[30][0] ;
  input [0:0]\data_reg[29][0] ;
  input [0:0]\data_reg[27][0] ;
  input [0:0]\data_reg[26][0] ;
  input [0:0]\data_reg[25][0] ;
  input [0:0]\data_reg[24][0] ;
  input [0:0]\data_reg[22][0] ;
  input [0:0]\data_reg[21][0] ;
  input [0:0]\data_reg[20][0] ;
  input [0:0]\data_reg[19][0] ;
  input [0:0]\data_reg[18][0] ;
  input [0:0]\data_reg[17][0] ;
  input [0:0]\data_reg[16][0] ;
  input [0:0]\data_reg[15][0] ;
  input [0:0]\data_reg[14][0] ;
  input [0:0]\data_reg[13][0] ;
  input [0:0]\data_reg[12][0] ;
  input [0:0]\data_reg[11][0] ;
  input [0:0]\data_reg[10][0] ;
  input [0:0]\data_reg[9][0] ;
  input [0:0]\data_reg[8][0] ;
  input [0:0]\data_reg[7][0] ;
  input [3:0]\wr_data_reg[11] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire clk_peripheral;
  wire \cnt_reg[2] ;
  wire \data_reg[0][0] ;
  wire \data_reg[0][0]_0 ;
  wire \data_reg[0][0]_1 ;
  wire [1:0]\data_reg[0][2] ;
  wire \data_reg[0][2]_0 ;
  wire \data_reg[0][3] ;
  wire \data_reg[0][3]_0 ;
  wire \data_reg[0][3]_1 ;
  wire \data_reg[0][4] ;
  wire \data_reg[0][5] ;
  wire \data_reg[0][5]_0 ;
  wire \data_reg[0][6] ;
  wire [3:0]\data_reg[0][7] ;
  wire \data_reg[0][7]_0 ;
  wire [0:0]\data_reg[10][0] ;
  wire [0:0]\data_reg[11][0] ;
  wire [0:0]\data_reg[12][0] ;
  wire [0:0]\data_reg[13][0] ;
  wire [0:0]\data_reg[14][0] ;
  wire [0:0]\data_reg[15][0] ;
  wire [0:0]\data_reg[16][0] ;
  wire [0:0]\data_reg[17][0] ;
  wire [0:0]\data_reg[18][0] ;
  wire [0:0]\data_reg[19][0] ;
  wire \data_reg[1][0] ;
  wire \data_reg[1][0]_0 ;
  wire \data_reg[1][0]_1 ;
  wire [1:0]\data_reg[1][2] ;
  wire \data_reg[1][2]_0 ;
  wire \data_reg[1][3] ;
  wire \data_reg[1][4] ;
  wire \data_reg[1][5] ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][6] ;
  wire [3:0]\data_reg[1][7] ;
  wire \data_reg[1][7]_0 ;
  wire [0:0]\data_reg[20][0] ;
  wire [0:0]\data_reg[21][0] ;
  wire [0:0]\data_reg[22][0] ;
  wire \data_reg[23][0] ;
  wire [0:0]\data_reg[24][0] ;
  wire [0:0]\data_reg[25][0] ;
  wire [0:0]\data_reg[26][0] ;
  wire [0:0]\data_reg[27][0] ;
  wire \data_reg[28][0] ;
  wire [0:0]\data_reg[29][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[2][0]_1 ;
  wire \data_reg[2][0]_2 ;
  wire \data_reg[2][1] ;
  wire \data_reg[2][2] ;
  wire \data_reg[2][2]_0 ;
  wire \data_reg[2][2]_1 ;
  wire \data_reg[2][3] ;
  wire \data_reg[2][4] ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][4]_2 ;
  wire \data_reg[2][5] ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][6] ;
  wire \data_reg[2][6]_0 ;
  wire \data_reg[2][7] ;
  wire \data_reg[2][7]_0 ;
  wire [0:0]\data_reg[30][0] ;
  wire [0:0]\data_reg[31][0] ;
  wire [0:0]\data_reg[32][0] ;
  wire [0:0]\data_reg[33][0] ;
  wire [0:0]\data_reg[34][0] ;
  wire [0:0]\data_reg[35][0] ;
  wire [0:0]\data_reg[36][0] ;
  wire [0:0]\data_reg[37][0] ;
  wire [0:0]\data_reg[38][0] ;
  wire [0:0]\data_reg[39][0] ;
  wire \data_reg[3][0] ;
  wire \data_reg[3][0]_0 ;
  wire \data_reg[3][0]_1 ;
  wire \data_reg[3][1] ;
  wire \data_reg[3][1]_0 ;
  wire \data_reg[3][2] ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[3][2]_1 ;
  wire \data_reg[3][5] ;
  wire [0:0]\data_reg[40][0] ;
  wire [0:0]\data_reg[41][0] ;
  wire [0:0]\data_reg[42][0] ;
  wire [0:0]\data_reg[43][0] ;
  wire [0:0]\data_reg[44][0] ;
  wire [0:0]\data_reg[45][0] ;
  wire [0:0]\data_reg[46][0] ;
  wire [0:0]\data_reg[47][0] ;
  wire [0:0]\data_reg[48][0] ;
  wire [0:0]\data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][2] ;
  wire \data_reg[4][2]_0 ;
  wire \data_reg[4][3] ;
  wire \data_reg[4][3]_0 ;
  wire \data_reg[4][4] ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][4]_1 ;
  wire \data_reg[4][5] ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][6] ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][7] ;
  wire \data_reg[4][7]_0 ;
  wire [0:0]\data_reg[50][0] ;
  wire [0:0]\data_reg[51][0] ;
  wire [0:0]\data_reg[52][0] ;
  wire [0:0]\data_reg[53][0] ;
  wire [0:0]\data_reg[54][0] ;
  wire [0:0]\data_reg[55][0] ;
  wire [0:0]\data_reg[56][0] ;
  wire [0:0]\data_reg[57][0] ;
  wire [0:0]\data_reg[58][0] ;
  wire [0:0]\data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][0]_0 ;
  wire \data_reg[5][0]_1 ;
  wire \data_reg[5][0]_2 ;
  wire \data_reg[5][1] ;
  wire \data_reg[5][1]_0 ;
  wire \data_reg[5][2] ;
  wire \data_reg[5][2]_0 ;
  wire \data_reg[5][2]_1 ;
  wire \data_reg[5][3] ;
  wire \data_reg[5][3]_0 ;
  wire \data_reg[5][3]_1 ;
  wire \data_reg[5][3]_2 ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][5] ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][6] ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][7] ;
  wire \data_reg[5][7]_0 ;
  wire [0:0]\data_reg[60][0] ;
  wire [0:0]\data_reg[61][0] ;
  wire [0:0]\data_reg[62][0] ;
  wire \data_reg[6][0] ;
  wire \data_reg[6][1] ;
  wire \data_reg[6][4] ;
  wire \data_reg[6][6] ;
  wire [4:0]\data_reg[6][6]_0 ;
  wire [7:0]\data_reg[6][7] ;
  wire [0:0]\data_reg[7][0] ;
  wire [0:0]\data_reg[8][0] ;
  wire [0:0]\data_reg[9][0] ;
  wire [14:0]din;
  wire [13:0]dout;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[10]_2 ;
  wire \goreg_bm.dout_i_reg[10]_3 ;
  wire \goreg_bm.dout_i_reg[10]_4 ;
  wire \goreg_bm.dout_i_reg[10]_5 ;
  wire \goreg_bm.dout_i_reg[10]_6 ;
  wire \goreg_bm.dout_i_reg[10]_7 ;
  wire \goreg_bm.dout_i_reg[10]_8 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire \goreg_bm.dout_i_reg[12]_3 ;
  wire \goreg_bm.dout_i_reg[12]_4 ;
  wire \goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[13]_0 ;
  wire \goreg_bm.dout_i_reg[13]_1 ;
  wire \goreg_bm.dout_i_reg[13]_2 ;
  wire \goreg_bm.dout_i_reg[13]_3 ;
  wire \goreg_bm.dout_i_reg[3] ;
  wire \goreg_bm.dout_i_reg[3]_0 ;
  wire \goreg_bm.dout_i_reg[3]_1 ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[6]_0 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[8]_1 ;
  wire \goreg_bm.dout_i_reg[8]_2 ;
  wire \goreg_bm.dout_i_reg[8]_3 ;
  wire \goreg_bm.dout_i_reg[8]_4 ;
  wire \goreg_bm.dout_i_reg[8]_5 ;
  wire \goreg_bm.dout_i_reg[8]_6 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \goreg_bm.dout_i_reg[9]_2 ;
  wire \goreg_bm.dout_i_reg[9]_3 ;
  wire \goreg_bm.dout_i_reg[9]_4 ;
  wire \goreg_bm.dout_i_reg[9]_5 ;
  wire \guf.guf1.underflow_i_reg ;
  wire \guf.guf1.underflow_i_reg_0 ;
  wire \guf.guf1.underflow_i_reg_1 ;
  wire \guf.guf1.underflow_i_reg_2 ;
  wire \guf.guf1.underflow_i_reg_3 ;
  wire \guf.guf1.underflow_i_reg_4 ;
  wire [5:0]\last_rd_reg_reg[5] ;
  wire \refresh_reg[1] ;
  wire [0:0]\refresh_reg[3] ;
  wire [2:0]\refresh_reg[6]_inv ;
  wire [2:0]sda_o_i_2;
  wire underflow;
  wire update_i_reg;
  wire update_i_reg_0;
  wire update_i_reg_1;
  wire update_i_reg_2;
  wire update_i_reg_3;
  wire [3:0]\wr_data_reg[11] ;
  wire [2:0]\wr_data_reg[13] ;
  wire wr_en;
  wire \wr_reg_o_reg[2] ;

  zxnexys_zxrtc_0_0_registers inst
       (.D(D),
        .E(E),
        .Q(Q),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[2] (\cnt_reg[2] ),
        .\data_reg[0][0]_0 (\data_reg[0][2] [0]),
        .\data_reg[0][0]_1 (\data_reg[0][0] ),
        .\data_reg[0][0]_2 (\data_reg[0][0]_0 ),
        .\data_reg[0][0]_3 (\data_reg[0][0]_1 ),
        .\data_reg[0][2]_0 (\data_reg[0][2] [1]),
        .\data_reg[0][2]_1 (\data_reg[0][2]_0 ),
        .\data_reg[0][3]_0 (\data_reg[0][3] ),
        .\data_reg[0][3]_1 (\data_reg[0][3]_0 ),
        .\data_reg[0][3]_2 (\data_reg[0][3]_1 ),
        .\data_reg[0][4]_0 (\data_reg[0][4] ),
        .\data_reg[0][5]_0 (\data_reg[0][5] ),
        .\data_reg[0][5]_1 (\data_reg[0][5]_0 ),
        .\data_reg[0][6]_0 (\data_reg[0][6] ),
        .\data_reg[0][7]_0 (\data_reg[0][7] ),
        .\data_reg[0][7]_1 (\data_reg[0][7]_0 ),
        .\data_reg[10][0]_0 (\data_reg[10][0] ),
        .\data_reg[11][0]_0 (\data_reg[11][0] ),
        .\data_reg[12][0]_0 (\data_reg[12][0] ),
        .\data_reg[13][0]_0 (\data_reg[13][0] ),
        .\data_reg[14][0]_0 (\data_reg[14][0] ),
        .\data_reg[15][0]_0 (\data_reg[15][0] ),
        .\data_reg[16][0]_0 (\data_reg[16][0] ),
        .\data_reg[17][0]_0 (\data_reg[17][0] ),
        .\data_reg[18][0]_0 (\data_reg[18][0] ),
        .\data_reg[19][0]_0 (\data_reg[19][0] ),
        .\data_reg[1][0]_0 (\data_reg[1][2] [0]),
        .\data_reg[1][0]_1 (\data_reg[1][0] ),
        .\data_reg[1][0]_2 (\data_reg[1][0]_0 ),
        .\data_reg[1][0]_3 (\data_reg[1][0]_1 ),
        .\data_reg[1][2]_0 (\data_reg[1][2] [1]),
        .\data_reg[1][2]_1 (\data_reg[1][2]_0 ),
        .\data_reg[1][3]_0 (\data_reg[1][3] ),
        .\data_reg[1][4]_0 (\data_reg[1][4] ),
        .\data_reg[1][5]_0 (\data_reg[1][5] ),
        .\data_reg[1][5]_1 (\data_reg[1][5]_0 ),
        .\data_reg[1][6]_0 (\data_reg[1][6] ),
        .\data_reg[1][7]_0 (\data_reg[1][7] ),
        .\data_reg[1][7]_1 (\data_reg[1][7]_0 ),
        .\data_reg[20][0]_0 (\data_reg[20][0] ),
        .\data_reg[21][0]_0 (\data_reg[21][0] ),
        .\data_reg[22][0]_0 (\data_reg[22][0] ),
        .\data_reg[23][0]_0 (\data_reg[23][0] ),
        .\data_reg[24][0]_0 (\data_reg[24][0] ),
        .\data_reg[25][0]_0 (\data_reg[25][0] ),
        .\data_reg[26][0]_0 (\data_reg[26][0] ),
        .\data_reg[27][0]_0 (\data_reg[27][0] ),
        .\data_reg[28][0]_0 (\data_reg[28][0] ),
        .\data_reg[29][0]_0 (\data_reg[29][0] ),
        .\data_reg[2][0]_0 (\data_reg[2][0] ),
        .\data_reg[2][0]_1 (\data_reg[2][0]_0 ),
        .\data_reg[2][0]_2 (\data_reg[2][0]_1 ),
        .\data_reg[2][0]_3 (\data_reg[2][0]_2 ),
        .\data_reg[2][1]_0 (\data_reg[2][1] ),
        .\data_reg[2][2]_0 (\data_reg[2][2] ),
        .\data_reg[2][2]_1 (\data_reg[2][2]_0 ),
        .\data_reg[2][2]_2 (\data_reg[2][2]_1 ),
        .\data_reg[2][3]_0 (\data_reg[2][3] ),
        .\data_reg[2][4]_0 (\data_reg[2][4] ),
        .\data_reg[2][4]_1 (\data_reg[2][4]_0 ),
        .\data_reg[2][4]_2 (\data_reg[2][4]_1 ),
        .\data_reg[2][4]_3 (\data_reg[2][4]_2 ),
        .\data_reg[2][5]_0 (\data_reg[2][5] ),
        .\data_reg[2][5]_1 (\data_reg[2][5]_0 ),
        .\data_reg[2][6]_0 (\data_reg[2][6] ),
        .\data_reg[2][6]_1 (\data_reg[2][6]_0 ),
        .\data_reg[2][7]_0 (\data_reg[2][7] ),
        .\data_reg[2][7]_1 (\data_reg[2][7]_0 ),
        .\data_reg[30][0]_0 (\data_reg[30][0] ),
        .\data_reg[31][0]_0 (\data_reg[31][0] ),
        .\data_reg[32][0]_0 (\data_reg[32][0] ),
        .\data_reg[33][0]_0 (\data_reg[33][0] ),
        .\data_reg[34][0]_0 (\data_reg[34][0] ),
        .\data_reg[35][0]_0 (\data_reg[35][0] ),
        .\data_reg[36][0]_0 (\data_reg[36][0] ),
        .\data_reg[37][0]_0 (\data_reg[37][0] ),
        .\data_reg[38][0]_0 (\data_reg[38][0] ),
        .\data_reg[39][0]_0 (\data_reg[39][0] ),
        .\data_reg[3][0]_0 (\data_reg[3][0] ),
        .\data_reg[3][0]_1 (\data_reg[3][0]_0 ),
        .\data_reg[3][0]_2 (\data_reg[3][0]_1 ),
        .\data_reg[3][1]_0 (\data_reg[3][1] ),
        .\data_reg[3][1]_1 (\data_reg[3][1]_0 ),
        .\data_reg[3][2]_0 (\data_reg[3][2] ),
        .\data_reg[3][2]_1 (\data_reg[3][2]_0 ),
        .\data_reg[3][2]_2 (\data_reg[3][2]_1 ),
        .\data_reg[3][5]_0 (\data_reg[3][5] ),
        .\data_reg[40][0]_0 (\data_reg[40][0] ),
        .\data_reg[41][0]_0 (\data_reg[41][0] ),
        .\data_reg[42][0]_0 (\data_reg[42][0] ),
        .\data_reg[43][0]_0 (\data_reg[43][0] ),
        .\data_reg[44][0]_0 (\data_reg[44][0] ),
        .\data_reg[45][0]_0 (\data_reg[45][0] ),
        .\data_reg[46][0]_0 (\data_reg[46][0] ),
        .\data_reg[47][0]_0 (\data_reg[47][0] ),
        .\data_reg[48][0]_0 (\data_reg[48][0] ),
        .\data_reg[49][0]_0 (\data_reg[49][0] ),
        .\data_reg[4][0]_0 (\data_reg[4][0] ),
        .\data_reg[4][0]_1 (\data_reg[4][0]_0 ),
        .\data_reg[4][2]_0 (\data_reg[4][2] ),
        .\data_reg[4][2]_1 (\data_reg[4][2]_0 ),
        .\data_reg[4][3]_0 (\data_reg[4][3] ),
        .\data_reg[4][3]_1 (\data_reg[4][3]_0 ),
        .\data_reg[4][4]_0 (\data_reg[4][4] ),
        .\data_reg[4][4]_1 (\data_reg[4][4]_0 ),
        .\data_reg[4][4]_2 (\data_reg[4][4]_1 ),
        .\data_reg[4][5]_0 (\data_reg[4][5] ),
        .\data_reg[4][5]_1 (\data_reg[4][5]_0 ),
        .\data_reg[4][6]_0 (\data_reg[4][6] ),
        .\data_reg[4][6]_1 (\data_reg[4][6]_0 ),
        .\data_reg[4][7]_0 (\data_reg[4][7] ),
        .\data_reg[4][7]_1 (\data_reg[4][7]_0 ),
        .\data_reg[50][0]_0 (\data_reg[50][0] ),
        .\data_reg[51][0]_0 (\data_reg[51][0] ),
        .\data_reg[52][0]_0 (\data_reg[52][0] ),
        .\data_reg[53][0]_0 (\data_reg[53][0] ),
        .\data_reg[54][0]_0 (\data_reg[54][0] ),
        .\data_reg[55][0]_0 (\data_reg[55][0] ),
        .\data_reg[56][0]_0 (\data_reg[56][0] ),
        .\data_reg[57][0]_0 (\data_reg[57][0] ),
        .\data_reg[58][0]_0 (\data_reg[58][0] ),
        .\data_reg[59][0]_0 (\data_reg[59][0] ),
        .\data_reg[5][0]_0 (\data_reg[5][0] ),
        .\data_reg[5][0]_1 (\data_reg[5][0]_0 ),
        .\data_reg[5][0]_2 (\data_reg[5][0]_1 ),
        .\data_reg[5][0]_3 (\data_reg[5][0]_2 ),
        .\data_reg[5][1]_0 (\data_reg[5][1] ),
        .\data_reg[5][1]_1 (\data_reg[5][1]_0 ),
        .\data_reg[5][2]_0 (\data_reg[5][2] ),
        .\data_reg[5][2]_1 (\data_reg[5][2]_0 ),
        .\data_reg[5][2]_2 (\data_reg[5][2]_1 ),
        .\data_reg[5][3]_0 (\data_reg[5][3] ),
        .\data_reg[5][3]_1 (\data_reg[5][3]_0 ),
        .\data_reg[5][3]_2 (\data_reg[5][3]_1 ),
        .\data_reg[5][3]_3 (\data_reg[5][3]_2 ),
        .\data_reg[5][4]_0 (\data_reg[5][4] ),
        .\data_reg[5][4]_1 (\data_reg[5][4]_0 ),
        .\data_reg[5][5]_0 (\data_reg[5][5] ),
        .\data_reg[5][5]_1 (\data_reg[5][5]_0 ),
        .\data_reg[5][6]_0 (\data_reg[5][6] ),
        .\data_reg[5][6]_1 (\data_reg[5][6]_0 ),
        .\data_reg[5][7]_0 (\data_reg[5][7] ),
        .\data_reg[5][7]_1 (\data_reg[5][7]_0 ),
        .\data_reg[60][0]_0 (\data_reg[60][0] ),
        .\data_reg[61][0]_0 (\data_reg[61][0] ),
        .\data_reg[62][0]_0 (\data_reg[62][0] ),
        .\data_reg[6][0]_0 (\data_reg[6][0] ),
        .\data_reg[6][1]_0 (\data_reg[6][1] ),
        .\data_reg[6][4]_0 (\data_reg[6][4] ),
        .\data_reg[6][6]_0 (\data_reg[6][6] ),
        .\data_reg[6][6]_1 (\data_reg[6][6]_0 ),
        .\data_reg[6][7]_0 (\data_reg[6][7] ),
        .\data_reg[7][0]_0 (\data_reg[7][0] ),
        .\data_reg[8][0]_0 (\data_reg[8][0] ),
        .\data_reg[9][0]_0 (\data_reg[9][0] ),
        .din(din),
        .dout(dout),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[10]_0 (\goreg_bm.dout_i_reg[10]_0 ),
        .\goreg_bm.dout_i_reg[10]_1 (\goreg_bm.dout_i_reg[10]_1 ),
        .\goreg_bm.dout_i_reg[10]_2 (\goreg_bm.dout_i_reg[10]_2 ),
        .\goreg_bm.dout_i_reg[10]_3 (\goreg_bm.dout_i_reg[10]_3 ),
        .\goreg_bm.dout_i_reg[10]_4 (\goreg_bm.dout_i_reg[10]_4 ),
        .\goreg_bm.dout_i_reg[10]_5 (\goreg_bm.dout_i_reg[10]_5 ),
        .\goreg_bm.dout_i_reg[10]_6 (\goreg_bm.dout_i_reg[10]_6 ),
        .\goreg_bm.dout_i_reg[10]_7 (\goreg_bm.dout_i_reg[10]_7 ),
        .\goreg_bm.dout_i_reg[10]_8 (\goreg_bm.dout_i_reg[10]_8 ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[11]_2 (\goreg_bm.dout_i_reg[11]_2 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_3 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\goreg_bm.dout_i_reg[12]_1 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_2 ),
        .\goreg_bm.dout_i_reg[12]_3 (\goreg_bm.dout_i_reg[12]_3 ),
        .\goreg_bm.dout_i_reg[12]_4 (\goreg_bm.dout_i_reg[12]_4 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[13]_0 (\goreg_bm.dout_i_reg[13]_0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\goreg_bm.dout_i_reg[13]_1 ),
        .\goreg_bm.dout_i_reg[13]_2 (\goreg_bm.dout_i_reg[13]_2 ),
        .\goreg_bm.dout_i_reg[13]_3 (\goreg_bm.dout_i_reg[13]_3 ),
        .\goreg_bm.dout_i_reg[3] (\goreg_bm.dout_i_reg[3] ),
        .\goreg_bm.dout_i_reg[3]_0 (\goreg_bm.dout_i_reg[3]_0 ),
        .\goreg_bm.dout_i_reg[3]_1 (\goreg_bm.dout_i_reg[3]_1 ),
        .\goreg_bm.dout_i_reg[4] (\goreg_bm.dout_i_reg[4] ),
        .\goreg_bm.dout_i_reg[4]_0 (\goreg_bm.dout_i_reg[4]_0 ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\goreg_bm.dout_i_reg[5]_0 (\goreg_bm.dout_i_reg[5]_0 ),
        .\goreg_bm.dout_i_reg[5]_1 (\goreg_bm.dout_i_reg[5]_1 ),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[6]_0 (\goreg_bm.dout_i_reg[6]_0 ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[8]_0 (\goreg_bm.dout_i_reg[8]_0 ),
        .\goreg_bm.dout_i_reg[8]_1 (\goreg_bm.dout_i_reg[8]_1 ),
        .\goreg_bm.dout_i_reg[8]_2 (\goreg_bm.dout_i_reg[8]_2 ),
        .\goreg_bm.dout_i_reg[8]_3 (\goreg_bm.dout_i_reg[8]_3 ),
        .\goreg_bm.dout_i_reg[8]_4 (\goreg_bm.dout_i_reg[8]_4 ),
        .\goreg_bm.dout_i_reg[8]_5 (\goreg_bm.dout_i_reg[8]_5 ),
        .\goreg_bm.dout_i_reg[8]_6 (\goreg_bm.dout_i_reg[8]_6 ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\goreg_bm.dout_i_reg[9]_1 (\goreg_bm.dout_i_reg[9]_1 ),
        .\goreg_bm.dout_i_reg[9]_2 (\goreg_bm.dout_i_reg[9]_2 ),
        .\goreg_bm.dout_i_reg[9]_3 (\goreg_bm.dout_i_reg[9]_3 ),
        .\goreg_bm.dout_i_reg[9]_4 (\goreg_bm.dout_i_reg[9]_4 ),
        .\goreg_bm.dout_i_reg[9]_5 (\goreg_bm.dout_i_reg[9]_5 ),
        .\guf.guf1.underflow_i_reg (\guf.guf1.underflow_i_reg ),
        .\guf.guf1.underflow_i_reg_0 (\guf.guf1.underflow_i_reg_0 ),
        .\guf.guf1.underflow_i_reg_1 (\guf.guf1.underflow_i_reg_1 ),
        .\guf.guf1.underflow_i_reg_2 (\guf.guf1.underflow_i_reg_2 ),
        .\guf.guf1.underflow_i_reg_3 (\guf.guf1.underflow_i_reg_3 ),
        .\guf.guf1.underflow_i_reg_4 (\guf.guf1.underflow_i_reg_4 ),
        .\last_rd_reg_reg[5]_0 (\last_rd_reg_reg[5] ),
        .\refresh_reg[1]_0 (\refresh_reg[1] ),
        .\refresh_reg[1]_1 (\refresh_reg[6]_inv [1:0]),
        .\refresh_reg[3]_0 (\refresh_reg[3] ),
        .\refresh_reg[6]_inv_0 (\refresh_reg[6]_inv [2]),
        .sda_o_i_2(sda_o_i_2),
        .underflow(underflow),
        .update_i_reg_0(update_i_reg),
        .update_i_reg_1(update_i_reg_0),
        .update_i_reg_2(update_i_reg_1),
        .update_i_reg_3(update_i_reg_2),
        .update_i_reg_4(update_i_reg_3),
        .\wr_data_reg[11]_0 (\wr_data_reg[11] ),
        .\wr_data_reg[13]_0 (\wr_data_reg[13] ),
        .wr_en(wr_en),
        .\wr_reg_o_reg[2] (\wr_reg_o_reg[2] ));
endmodule

(* ORIG_REF_NAME = "rtcc_rtc_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_rtc_0_0
   (D,
    scl_reg,
    i2c_rw_reg,
    update_t_reg,
    sda_o,
    Q,
    \bcnt_reg[0] ,
    \ptr_reg[5] ,
    \wr_reg_o_reg[3] ,
    update_t_reg_0,
    \data_o_reg[0] ,
    \data_o_reg[7] ,
    \data_o_reg[2] ,
    \goreg_bm.dout_i_reg[11] ,
    \data_o_reg[1] ,
    \wr_reg_o_reg[2] ,
    \wr_reg_o_reg[2]_0 ,
    \wr_reg_o_reg[2]_1 ,
    \goreg_bm.dout_i_reg[10] ,
    \wr_reg_o_reg[4] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \wr_reg_o_reg[5] ,
    \goreg_bm.dout_i_reg[9] ,
    \wr_reg_o_reg[5]_0 ,
    \wr_reg_o_reg[4]_0 ,
    \wr_reg_o_reg[4]_1 ,
    \wr_reg_o_reg[5]_1 ,
    \wr_reg_o_reg[5]_2 ,
    \wr_reg_o_reg[4]_2 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \wr_reg_o_reg[5]_3 ,
    \wr_reg_o_reg[3]_0 ,
    \wr_reg_o_reg[4]_3 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \wr_reg_o_reg[1] ,
    \wr_reg_o_reg[1]_0 ,
    update_t_reg_1,
    update_t_reg_2,
    \guf.guf1.underflow_i_reg ,
    \wr_reg_o_reg[5]_4 ,
    \wr_reg_o_reg[1]_1 ,
    \wr_reg_o_reg[3]_1 ,
    \wr_reg_o_reg[3]_2 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \wr_reg_o_reg[5]_5 ,
    \guf.guf1.underflow_i_reg_0 ,
    \wr_reg_o_reg[5]_6 ,
    \goreg_bm.dout_i_reg[8] ,
    \wr_reg_o_reg[4]_4 ,
    \wr_reg_o_reg[4]_5 ,
    \wr_reg_o_reg[3]_3 ,
    \wr_reg_o_reg[4]_6 ,
    \wr_reg_o_reg[5]_7 ,
    \wr_reg_o_reg[5]_8 ,
    \wr_reg_o_reg[4]_7 ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \wr_reg_o_reg[1]_2 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \wr_reg_o_reg[5]_9 ,
    \wr_reg_o_reg[4]_8 ,
    \data_o_reg[7]_0 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \wr_reg_o_reg[5]_10 ,
    \wr_reg_o_reg[0] ,
    \wr_reg_o_reg[5]_11 ,
    \wr_reg_o_reg[3]_4 ,
    \wr_reg_o_reg[5]_12 ,
    \data_o_reg[6] ,
    \data_o_reg[0]_0 ,
    \data_o_reg[2]_0 ,
    \data_o_reg[3] ,
    \data_o_reg[4] ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \data_o_reg[0]_1 ,
    \data_o_reg[2]_1 ,
    \data_o_reg[3]_0 ,
    \wr_reg_o_reg[4]_9 ,
    \wr_reg_o_reg[4]_10 ,
    \wr_reg_o_reg[4]_11 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \wr_reg_o_reg[4]_12 ,
    \data_o_reg[1]_0 ,
    \data_o_reg[0]_2 ,
    \data_o_reg[2]_2 ,
    \data_o_reg[3]_1 ,
    \data_o_reg[4]_0 ,
    \data_o_reg[0]_3 ,
    \data_o_reg[1]_1 ,
    \data_o_reg[2]_3 ,
    \data_o_reg[3]_2 ,
    \cnt_reg[2] ,
    \bcnt_reg[1] ,
    ack_reg,
    \cnt_reg[1] ,
    \bcnt_reg[1]_0 ,
    ack14_out,
    \bcnt_reg[0]_0 ,
    \cnt_reg[0] ,
    old_scl_reg,
    \wr_reg_o_reg[2]_2 ,
    \sda_sr_reg[1] ,
    \scl_sr_reg[1] ,
    E,
    clk_peripheral,
    sda_reg,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_3,
    reset,
    sda_o_reg,
    \wr_data_reg[11] ,
    dout,
    \wr_data_reg[8] ,
    \wr_data_reg[11]_0 ,
    \data_reg[4][0] ,
    \data_reg[4][0]_0 ,
    underflow,
    \data_reg[4][2] ,
    \data_reg[5][4] ,
    \data_reg[13][0] ,
    \data_reg[5][1] ,
    \data_reg[36][0] ,
    \data_reg[0][3] ,
    \data_reg[50][0] ,
    \data_reg[45][0] ,
    \data_reg[47][0] ,
    \data_reg[21][0] ,
    \data_reg[9][0] ,
    \data_reg[35][0] ,
    \data_reg[24][0] ,
    \data_reg[53][0] ,
    \data_reg[26][0] ,
    \data_reg[20][0] ,
    \data_reg[62][0] ,
    \data_reg[62][0]_0 ,
    \data_reg[61][0] ,
    \data_reg[16][0] ,
    \data_reg[40][0] ,
    \data_reg[49][0] ,
    \data_reg[22][0] ,
    \data_reg[39][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[14][0] ,
    \data_reg[14][0]_0 ,
    \data_reg[33][0] ,
    \data_reg[34][0] ,
    \data_reg[46][0] ,
    \data_reg[37][0] ,
    \data_reg[35][0]_0 ,
    \data_reg[7][0] ,
    \data_reg[11][0] ,
    \data_reg[47][0]_0 ,
    \data_reg[21][0]_0 ,
    \data_reg[32][0] ,
    \data_reg[38][0] ,
    \data_reg[10][0] ,
    \data_reg[13][0]_0 ,
    \data_reg[42][0] ,
    \data_reg[45][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[3][5] ,
    \data_reg[52][0] ,
    \data_reg[12][0] ,
    \data_reg[3][5]_0 ,
    \data_reg[36][0]_0 ,
    \data_reg[63][0] ,
    \data_reg[6][6] ,
    \data_reg[6][2] ,
    \data_reg[6][3] ,
    \data_reg[6][6]_0 ,
    \data_reg[5][0] ,
    \data_reg[5][2] ,
    \data_reg[5][2]_0 ,
    \data_reg[5][3] ,
    \data_reg[5][4]_0 ,
    \data_reg[1][2] ,
    \data_reg[1][2]_0 ,
    \data_reg[1][3] ,
    \data_reg[15][0] ,
    \data_reg[3][1] ,
    \data_reg[0][2] ,
    \data_reg[0][2]_0 ,
    \data_reg[0][3]_0 ,
    \data_reg[0][4] ,
    \data_reg[2][0] ,
    \data_reg[2][1] ,
    \data_reg[2][2] ,
    \data_reg[2][3] ,
    sda_o_reg_0,
    sda_i,
    scl_i);
  output [1:0]D;
  output scl_reg;
  output i2c_rw_reg;
  output update_t_reg;
  output sda_o;
  output [2:0]Q;
  output \bcnt_reg[0] ;
  output [5:0]\ptr_reg[5] ;
  output [3:0]\wr_reg_o_reg[3] ;
  output update_t_reg_0;
  output \data_o_reg[0] ;
  output [7:0]\data_o_reg[7] ;
  output \data_o_reg[2] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_o_reg[1] ;
  output \wr_reg_o_reg[2] ;
  output \wr_reg_o_reg[2]_0 ;
  output \wr_reg_o_reg[2]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[10] ;
  output [0:0]\wr_reg_o_reg[4] ;
  output [0:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  output [0:0]\wr_reg_o_reg[5] ;
  output [0:0]\goreg_bm.dout_i_reg[9] ;
  output [0:0]\wr_reg_o_reg[5]_0 ;
  output [0:0]\wr_reg_o_reg[4]_0 ;
  output [0:0]\wr_reg_o_reg[4]_1 ;
  output [0:0]\wr_reg_o_reg[5]_1 ;
  output [0:0]\wr_reg_o_reg[5]_2 ;
  output [0:0]\wr_reg_o_reg[4]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[10]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[10]_1 ;
  output [0:0]\wr_reg_o_reg[5]_3 ;
  output [0:0]\wr_reg_o_reg[3]_0 ;
  output [0:0]\wr_reg_o_reg[4]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  output [0:0]\wr_reg_o_reg[1] ;
  output [0:0]\wr_reg_o_reg[1]_0 ;
  output [0:0]update_t_reg_1;
  output [0:0]update_t_reg_2;
  output [0:0]\guf.guf1.underflow_i_reg ;
  output [0:0]\wr_reg_o_reg[5]_4 ;
  output [0:0]\wr_reg_o_reg[1]_1 ;
  output [0:0]\wr_reg_o_reg[3]_1 ;
  output \wr_reg_o_reg[3]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  output [0:0]\wr_reg_o_reg[5]_5 ;
  output [0:0]\guf.guf1.underflow_i_reg_0 ;
  output [0:0]\wr_reg_o_reg[5]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[8] ;
  output [0:0]\wr_reg_o_reg[4]_4 ;
  output [0:0]\wr_reg_o_reg[4]_5 ;
  output [0:0]\wr_reg_o_reg[3]_3 ;
  output [0:0]\wr_reg_o_reg[4]_6 ;
  output [0:0]\wr_reg_o_reg[5]_7 ;
  output [0:0]\wr_reg_o_reg[5]_8 ;
  output [0:0]\wr_reg_o_reg[4]_7 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9]_1 ;
  output \wr_reg_o_reg[1]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  output [0:0]\wr_reg_o_reg[5]_9 ;
  output [0:0]\wr_reg_o_reg[4]_8 ;
  output [7:0]\data_o_reg[7]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  output [0:0]\wr_reg_o_reg[5]_10 ;
  output [0:0]\wr_reg_o_reg[0] ;
  output [0:0]\wr_reg_o_reg[5]_11 ;
  output [0:0]\wr_reg_o_reg[3]_4 ;
  output \wr_reg_o_reg[5]_12 ;
  output [4:0]\data_o_reg[6] ;
  output \data_o_reg[0]_0 ;
  output \data_o_reg[2]_0 ;
  output \data_o_reg[3] ;
  output \data_o_reg[4] ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \data_o_reg[0]_1 ;
  output \data_o_reg[2]_1 ;
  output \data_o_reg[3]_0 ;
  output [0:0]\wr_reg_o_reg[4]_9 ;
  output [0:0]\wr_reg_o_reg[4]_10 ;
  output \wr_reg_o_reg[4]_11 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \wr_reg_o_reg[4]_12 ;
  output \data_o_reg[1]_0 ;
  output \data_o_reg[0]_2 ;
  output \data_o_reg[2]_2 ;
  output \data_o_reg[3]_1 ;
  output \data_o_reg[4]_0 ;
  output \data_o_reg[0]_3 ;
  output \data_o_reg[1]_1 ;
  output \data_o_reg[2]_3 ;
  output \data_o_reg[3]_2 ;
  output [2:0]\cnt_reg[2] ;
  output \bcnt_reg[1] ;
  output [0:0]ack_reg;
  output \cnt_reg[1] ;
  output \bcnt_reg[1]_0 ;
  output ack14_out;
  output \bcnt_reg[0]_0 ;
  output \cnt_reg[0] ;
  output old_scl_reg;
  output \wr_reg_o_reg[2]_2 ;
  output [1:0]\sda_sr_reg[1] ;
  output [1:0]\scl_sr_reg[1] ;
  input [0:0]E;
  input clk_peripheral;
  input sda_reg;
  input scl_reg_0;
  input i2c_rw_reg_0;
  input update_t_reg_3;
  input reset;
  input sda_o_reg;
  input \wr_data_reg[11] ;
  input [13:0]dout;
  input [2:0]\wr_data_reg[8] ;
  input [0:0]\wr_data_reg[11]_0 ;
  input \data_reg[4][0] ;
  input \data_reg[4][0]_0 ;
  input underflow;
  input \data_reg[4][2] ;
  input \data_reg[5][4] ;
  input \data_reg[13][0] ;
  input \data_reg[5][1] ;
  input \data_reg[36][0] ;
  input \data_reg[0][3] ;
  input \data_reg[50][0] ;
  input \data_reg[45][0] ;
  input \data_reg[47][0] ;
  input \data_reg[21][0] ;
  input \data_reg[9][0] ;
  input \data_reg[35][0] ;
  input \data_reg[24][0] ;
  input \data_reg[53][0] ;
  input \data_reg[26][0] ;
  input \data_reg[20][0] ;
  input \data_reg[62][0] ;
  input \data_reg[62][0]_0 ;
  input \data_reg[61][0] ;
  input \data_reg[16][0] ;
  input \data_reg[40][0] ;
  input \data_reg[49][0] ;
  input \data_reg[22][0] ;
  input \data_reg[39][0] ;
  input \data_reg[18][0] ;
  input \data_reg[17][0] ;
  input \data_reg[14][0] ;
  input \data_reg[14][0]_0 ;
  input \data_reg[33][0] ;
  input \data_reg[34][0] ;
  input \data_reg[46][0] ;
  input \data_reg[37][0] ;
  input \data_reg[35][0]_0 ;
  input \data_reg[7][0] ;
  input \data_reg[11][0] ;
  input \data_reg[47][0]_0 ;
  input \data_reg[21][0]_0 ;
  input \data_reg[32][0] ;
  input \data_reg[38][0] ;
  input \data_reg[10][0] ;
  input \data_reg[13][0]_0 ;
  input \data_reg[42][0] ;
  input \data_reg[45][0]_0 ;
  input \data_reg[33][0]_0 ;
  input \data_reg[3][5] ;
  input \data_reg[52][0] ;
  input \data_reg[12][0] ;
  input \data_reg[3][5]_0 ;
  input \data_reg[36][0]_0 ;
  input \data_reg[63][0] ;
  input [3:0]\data_reg[6][6] ;
  input \data_reg[6][2] ;
  input \data_reg[6][3] ;
  input \data_reg[6][6]_0 ;
  input \data_reg[5][0] ;
  input \data_reg[5][2] ;
  input \data_reg[5][2]_0 ;
  input \data_reg[5][3] ;
  input \data_reg[5][4]_0 ;
  input [1:0]\data_reg[1][2] ;
  input \data_reg[1][2]_0 ;
  input \data_reg[1][3] ;
  input \data_reg[15][0] ;
  input [1:0]\data_reg[3][1] ;
  input [1:0]\data_reg[0][2] ;
  input \data_reg[0][2]_0 ;
  input \data_reg[0][3]_0 ;
  input [0:0]\data_reg[0][4] ;
  input \data_reg[2][0] ;
  input \data_reg[2][1] ;
  input \data_reg[2][2] ;
  input \data_reg[2][3] ;
  input sda_o_reg_0;
  input sda_i;
  input scl_i;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ack14_out;
  wire [0:0]ack_reg;
  wire \bcnt_reg[0] ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[1] ;
  wire \bcnt_reg[1]_0 ;
  wire clk_peripheral;
  wire \cnt_reg[0] ;
  wire \cnt_reg[1] ;
  wire [2:0]\cnt_reg[2] ;
  wire \data_o_reg[0] ;
  wire \data_o_reg[0]_0 ;
  wire \data_o_reg[0]_1 ;
  wire \data_o_reg[0]_2 ;
  wire \data_o_reg[0]_3 ;
  wire \data_o_reg[1] ;
  wire \data_o_reg[1]_0 ;
  wire \data_o_reg[1]_1 ;
  wire \data_o_reg[2] ;
  wire \data_o_reg[2]_0 ;
  wire \data_o_reg[2]_1 ;
  wire \data_o_reg[2]_2 ;
  wire \data_o_reg[2]_3 ;
  wire \data_o_reg[3] ;
  wire \data_o_reg[3]_0 ;
  wire \data_o_reg[3]_1 ;
  wire \data_o_reg[3]_2 ;
  wire \data_o_reg[4] ;
  wire \data_o_reg[4]_0 ;
  wire [4:0]\data_o_reg[6] ;
  wire [7:0]\data_o_reg[7] ;
  wire [7:0]\data_o_reg[7]_0 ;
  wire [1:0]\data_reg[0][2] ;
  wire \data_reg[0][2]_0 ;
  wire \data_reg[0][3] ;
  wire \data_reg[0][3]_0 ;
  wire [0:0]\data_reg[0][4] ;
  wire \data_reg[10][0] ;
  wire \data_reg[11][0] ;
  wire \data_reg[12][0] ;
  wire \data_reg[13][0] ;
  wire \data_reg[13][0]_0 ;
  wire \data_reg[14][0] ;
  wire \data_reg[14][0]_0 ;
  wire \data_reg[15][0] ;
  wire \data_reg[16][0] ;
  wire \data_reg[17][0] ;
  wire \data_reg[18][0] ;
  wire [1:0]\data_reg[1][2] ;
  wire \data_reg[1][2]_0 ;
  wire \data_reg[1][3] ;
  wire \data_reg[20][0] ;
  wire \data_reg[21][0] ;
  wire \data_reg[21][0]_0 ;
  wire \data_reg[22][0] ;
  wire \data_reg[24][0] ;
  wire \data_reg[26][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][1] ;
  wire \data_reg[2][2] ;
  wire \data_reg[2][3] ;
  wire \data_reg[32][0] ;
  wire \data_reg[33][0] ;
  wire \data_reg[33][0]_0 ;
  wire \data_reg[34][0] ;
  wire \data_reg[35][0] ;
  wire \data_reg[35][0]_0 ;
  wire \data_reg[36][0] ;
  wire \data_reg[36][0]_0 ;
  wire \data_reg[37][0] ;
  wire \data_reg[38][0] ;
  wire \data_reg[39][0] ;
  wire [1:0]\data_reg[3][1] ;
  wire \data_reg[3][5] ;
  wire \data_reg[3][5]_0 ;
  wire \data_reg[40][0] ;
  wire \data_reg[42][0] ;
  wire \data_reg[45][0] ;
  wire \data_reg[45][0]_0 ;
  wire \data_reg[46][0] ;
  wire \data_reg[47][0] ;
  wire \data_reg[47][0]_0 ;
  wire \data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][2] ;
  wire \data_reg[50][0] ;
  wire \data_reg[52][0] ;
  wire \data_reg[53][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][1] ;
  wire \data_reg[5][2] ;
  wire \data_reg[5][2]_0 ;
  wire \data_reg[5][3] ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[61][0] ;
  wire \data_reg[62][0] ;
  wire \data_reg[62][0]_0 ;
  wire \data_reg[63][0] ;
  wire \data_reg[6][2] ;
  wire \data_reg[6][3] ;
  wire [3:0]\data_reg[6][6] ;
  wire \data_reg[6][6]_0 ;
  wire \data_reg[7][0] ;
  wire \data_reg[9][0] ;
  wire [13:0]dout;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [0:0]\goreg_bm.dout_i_reg[10]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[9] ;
  wire [0:0]\goreg_bm.dout_i_reg[9]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[9]_1 ;
  wire [0:0]\guf.guf1.underflow_i_reg ;
  wire [0:0]\guf.guf1.underflow_i_reg_0 ;
  wire i2c_rw_reg;
  wire i2c_rw_reg_0;
  wire old_scl_reg;
  wire [5:0]\ptr_reg[5] ;
  wire reset;
  wire scl_i;
  wire scl_reg;
  wire scl_reg_0;
  wire [1:0]\scl_sr_reg[1] ;
  wire sda_i;
  wire sda_o;
  wire sda_o_reg;
  wire sda_o_reg_0;
  wire sda_reg;
  wire [1:0]\sda_sr_reg[1] ;
  wire underflow;
  wire update_t_reg;
  wire update_t_reg_0;
  wire [0:0]update_t_reg_1;
  wire [0:0]update_t_reg_2;
  wire update_t_reg_3;
  wire \wr_data_reg[11] ;
  wire [0:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[8] ;
  wire [0:0]\wr_reg_o_reg[0] ;
  wire [0:0]\wr_reg_o_reg[1] ;
  wire [0:0]\wr_reg_o_reg[1]_0 ;
  wire [0:0]\wr_reg_o_reg[1]_1 ;
  wire \wr_reg_o_reg[1]_2 ;
  wire \wr_reg_o_reg[2] ;
  wire \wr_reg_o_reg[2]_0 ;
  wire \wr_reg_o_reg[2]_1 ;
  wire \wr_reg_o_reg[2]_2 ;
  wire [3:0]\wr_reg_o_reg[3] ;
  wire [0:0]\wr_reg_o_reg[3]_0 ;
  wire [0:0]\wr_reg_o_reg[3]_1 ;
  wire \wr_reg_o_reg[3]_2 ;
  wire [0:0]\wr_reg_o_reg[3]_3 ;
  wire [0:0]\wr_reg_o_reg[3]_4 ;
  wire [0:0]\wr_reg_o_reg[4] ;
  wire [0:0]\wr_reg_o_reg[4]_0 ;
  wire [0:0]\wr_reg_o_reg[4]_1 ;
  wire [0:0]\wr_reg_o_reg[4]_10 ;
  wire \wr_reg_o_reg[4]_11 ;
  wire \wr_reg_o_reg[4]_12 ;
  wire [0:0]\wr_reg_o_reg[4]_2 ;
  wire [0:0]\wr_reg_o_reg[4]_3 ;
  wire [0:0]\wr_reg_o_reg[4]_4 ;
  wire [0:0]\wr_reg_o_reg[4]_5 ;
  wire [0:0]\wr_reg_o_reg[4]_6 ;
  wire [0:0]\wr_reg_o_reg[4]_7 ;
  wire [0:0]\wr_reg_o_reg[4]_8 ;
  wire [0:0]\wr_reg_o_reg[4]_9 ;
  wire [0:0]\wr_reg_o_reg[5] ;
  wire [0:0]\wr_reg_o_reg[5]_0 ;
  wire [0:0]\wr_reg_o_reg[5]_1 ;
  wire [0:0]\wr_reg_o_reg[5]_10 ;
  wire [0:0]\wr_reg_o_reg[5]_11 ;
  wire \wr_reg_o_reg[5]_12 ;
  wire [0:0]\wr_reg_o_reg[5]_2 ;
  wire [0:0]\wr_reg_o_reg[5]_3 ;
  wire [0:0]\wr_reg_o_reg[5]_4 ;
  wire [0:0]\wr_reg_o_reg[5]_5 ;
  wire [0:0]\wr_reg_o_reg[5]_6 ;
  wire [0:0]\wr_reg_o_reg[5]_7 ;
  wire [0:0]\wr_reg_o_reg[5]_8 ;
  wire [0:0]\wr_reg_o_reg[5]_9 ;

  zxnexys_zxrtc_0_0_rtc inst
       (.E(E),
        .Q(Q),
        .ack14_out(ack14_out),
        .ack_reg_0(ack_reg),
        .\bcnt_reg[0]_0 (\bcnt_reg[0] ),
        .\bcnt_reg[0]_1 (\bcnt_reg[0]_0 ),
        .\bcnt_reg[1]_0 (\bcnt_reg[1] ),
        .\bcnt_reg[1]_1 (\bcnt_reg[1]_0 ),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0]_0 (\cnt_reg[0] ),
        .\cnt_reg[1]_0 (\cnt_reg[1] ),
        .\cnt_reg[2]_0 (\cnt_reg[2] ),
        .\data_o_reg[0]_0 (\data_o_reg[0] ),
        .\data_o_reg[0]_1 (\data_o_reg[0]_0 ),
        .\data_o_reg[0]_2 (\data_o_reg[0]_1 ),
        .\data_o_reg[0]_3 (\data_o_reg[0]_2 ),
        .\data_o_reg[0]_4 (\data_o_reg[0]_3 ),
        .\data_o_reg[1]_0 (\data_o_reg[1] ),
        .\data_o_reg[1]_1 (\data_o_reg[1]_0 ),
        .\data_o_reg[1]_2 (\data_o_reg[1]_1 ),
        .\data_o_reg[2]_0 (\data_o_reg[2] ),
        .\data_o_reg[2]_1 (\data_o_reg[2]_0 ),
        .\data_o_reg[2]_2 (\data_o_reg[2]_1 ),
        .\data_o_reg[2]_3 (\data_o_reg[2]_2 ),
        .\data_o_reg[2]_4 (\data_o_reg[2]_3 ),
        .\data_o_reg[3]_0 (\data_o_reg[3] ),
        .\data_o_reg[3]_1 (\data_o_reg[3]_0 ),
        .\data_o_reg[3]_2 (\data_o_reg[3]_1 ),
        .\data_o_reg[3]_3 (\data_o_reg[3]_2 ),
        .\data_o_reg[4]_0 (\data_o_reg[4] ),
        .\data_o_reg[4]_1 (\data_o_reg[4]_0 ),
        .\data_o_reg[6]_0 (\data_o_reg[6] ),
        .\data_o_reg[7]_0 (\data_o_reg[7] ),
        .\data_o_reg[7]_1 (\data_o_reg[7]_0 ),
        .\data_reg[0][2] (\data_reg[0][2] ),
        .\data_reg[0][2]_0 (\data_reg[0][2]_0 ),
        .\data_reg[0][3] (\data_reg[0][3] ),
        .\data_reg[0][3]_0 (\data_reg[0][3]_0 ),
        .\data_reg[0][4] (\data_reg[0][4] ),
        .\data_reg[10][0] (\data_reg[10][0] ),
        .\data_reg[11][0] (\data_reg[11][0] ),
        .\data_reg[12][0] (\data_reg[12][0] ),
        .\data_reg[13][0] (\data_reg[13][0] ),
        .\data_reg[13][0]_0 (\data_reg[13][0]_0 ),
        .\data_reg[14][0] (\data_reg[14][0] ),
        .\data_reg[14][0]_0 (\data_reg[14][0]_0 ),
        .\data_reg[15][0] (\data_reg[15][0] ),
        .\data_reg[16][0] (\data_reg[16][0] ),
        .\data_reg[17][0] (\data_reg[17][0] ),
        .\data_reg[18][0] (\data_reg[18][0] ),
        .\data_reg[1][2] (\data_reg[1][2] ),
        .\data_reg[1][2]_0 (\data_reg[1][2]_0 ),
        .\data_reg[1][3] (\data_reg[1][3] ),
        .\data_reg[20][0] (\data_reg[20][0] ),
        .\data_reg[21][0] (\data_reg[21][0] ),
        .\data_reg[21][0]_0 (\data_reg[21][0]_0 ),
        .\data_reg[22][0] (\data_reg[22][0] ),
        .\data_reg[24][0] (\data_reg[24][0] ),
        .\data_reg[26][0] (\data_reg[26][0] ),
        .\data_reg[2][0] (\data_reg[2][0] ),
        .\data_reg[2][1] (\data_reg[2][1] ),
        .\data_reg[2][2] (\data_reg[2][2] ),
        .\data_reg[2][3] (\data_reg[2][3] ),
        .\data_reg[32][0] (\data_reg[32][0] ),
        .\data_reg[33][0] (\data_reg[33][0] ),
        .\data_reg[33][0]_0 (\data_reg[33][0]_0 ),
        .\data_reg[34][0] (\data_reg[34][0] ),
        .\data_reg[35][0] (\data_reg[35][0] ),
        .\data_reg[35][0]_0 (\data_reg[35][0]_0 ),
        .\data_reg[36][0] (\data_reg[36][0] ),
        .\data_reg[36][0]_0 (\data_reg[36][0]_0 ),
        .\data_reg[37][0] (\data_reg[37][0] ),
        .\data_reg[38][0] (\data_reg[38][0] ),
        .\data_reg[39][0] (\data_reg[39][0] ),
        .\data_reg[3][1] (\data_reg[3][1] ),
        .\data_reg[3][5] (\data_reg[3][5] ),
        .\data_reg[3][5]_0 (\data_reg[3][5]_0 ),
        .\data_reg[40][0] (\data_reg[40][0] ),
        .\data_reg[42][0] (\data_reg[42][0] ),
        .\data_reg[45][0] (\data_reg[45][0] ),
        .\data_reg[45][0]_0 (\data_reg[45][0]_0 ),
        .\data_reg[46][0] (\data_reg[46][0] ),
        .\data_reg[47][0] (\data_reg[47][0] ),
        .\data_reg[47][0]_0 (\data_reg[47][0]_0 ),
        .\data_reg[49][0] (\data_reg[49][0] ),
        .\data_reg[4][0] (\data_reg[4][0] ),
        .\data_reg[4][0]_0 (\data_reg[4][0]_0 ),
        .\data_reg[4][2] (\data_reg[4][2] ),
        .\data_reg[50][0] (\data_reg[50][0] ),
        .\data_reg[52][0] (\data_reg[52][0] ),
        .\data_reg[53][0] (\data_reg[53][0] ),
        .\data_reg[5][0] (\data_reg[5][0] ),
        .\data_reg[5][1] (\data_reg[5][1] ),
        .\data_reg[5][2] (\data_reg[5][2] ),
        .\data_reg[5][2]_0 (\data_reg[5][2]_0 ),
        .\data_reg[5][3] (\data_reg[5][3] ),
        .\data_reg[5][4] (\data_reg[5][4] ),
        .\data_reg[5][4]_0 (\data_reg[5][4]_0 ),
        .\data_reg[61][0] (\data_reg[61][0] ),
        .\data_reg[62][0] (\data_reg[62][0] ),
        .\data_reg[62][0]_0 (\data_reg[62][0]_0 ),
        .\data_reg[63][0] (\data_reg[63][0] ),
        .\data_reg[6][2] (\data_reg[6][2] ),
        .\data_reg[6][3] (\data_reg[6][3] ),
        .\data_reg[6][6] (\data_reg[6][6] ),
        .\data_reg[6][6]_0 (\data_reg[6][6]_0 ),
        .\data_reg[7][0] (\data_reg[7][0] ),
        .\data_reg[9][0] (\data_reg[9][0] ),
        .dout(dout),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[10]_0 (\goreg_bm.dout_i_reg[10]_0 ),
        .\goreg_bm.dout_i_reg[10]_1 (\goreg_bm.dout_i_reg[10]_1 ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[11]_2 (\goreg_bm.dout_i_reg[11]_2 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_3 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\goreg_bm.dout_i_reg[12]_1 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_2 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[13]_0 (\goreg_bm.dout_i_reg[13]_0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\goreg_bm.dout_i_reg[13]_1 ),
        .\goreg_bm.dout_i_reg[13]_2 (\goreg_bm.dout_i_reg[13]_2 ),
        .\goreg_bm.dout_i_reg[13]_3 (\goreg_bm.dout_i_reg[13]_3 ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\goreg_bm.dout_i_reg[9]_1 (\goreg_bm.dout_i_reg[9]_1 ),
        .\guf.guf1.underflow_i_reg (\guf.guf1.underflow_i_reg ),
        .\guf.guf1.underflow_i_reg_0 (\guf.guf1.underflow_i_reg_0 ),
        .i2c_rw_reg_0(i2c_rw_reg),
        .i2c_rw_reg_1(i2c_rw_reg_0),
        .old_scl_reg_0(old_scl_reg),
        .\ptr_reg[5]_0 (\ptr_reg[5] ),
        .reset(reset),
        .scl_i(scl_i),
        .scl_reg_0(scl_reg),
        .scl_reg_1(scl_reg_0),
        .\scl_sr_reg[1]_0 (\scl_sr_reg[1] ),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg_0(sda_o_reg),
        .sda_o_reg_1(sda_o_reg_0),
        .sda_reg_0(D[0]),
        .sda_reg_1(sda_reg),
        .\sda_sr_reg[1]_0 (\sda_sr_reg[1] ),
        .\tmp_reg[0]_0 (D[1]),
        .underflow(underflow),
        .update_t_reg_0(update_t_reg),
        .update_t_reg_1(update_t_reg_0),
        .update_t_reg_2(update_t_reg_1),
        .update_t_reg_3(update_t_reg_2),
        .update_t_reg_4(update_t_reg_3),
        .\wr_data_reg[11] (\wr_data_reg[11] ),
        .\wr_data_reg[11]_0 (\wr_data_reg[11]_0 ),
        .\wr_data_reg[8] (\wr_data_reg[8] ),
        .\wr_reg_o_reg[0]_0 (\wr_reg_o_reg[0] ),
        .\wr_reg_o_reg[1]_0 (\wr_reg_o_reg[1] ),
        .\wr_reg_o_reg[1]_1 (\wr_reg_o_reg[1]_0 ),
        .\wr_reg_o_reg[1]_2 (\wr_reg_o_reg[1]_1 ),
        .\wr_reg_o_reg[1]_3 (\wr_reg_o_reg[1]_2 ),
        .\wr_reg_o_reg[2]_0 (\wr_reg_o_reg[2] ),
        .\wr_reg_o_reg[2]_1 (\wr_reg_o_reg[2]_0 ),
        .\wr_reg_o_reg[2]_2 (\wr_reg_o_reg[2]_1 ),
        .\wr_reg_o_reg[2]_3 (\wr_reg_o_reg[2]_2 ),
        .\wr_reg_o_reg[3]_0 (\wr_reg_o_reg[3] ),
        .\wr_reg_o_reg[3]_1 (\wr_reg_o_reg[3]_0 ),
        .\wr_reg_o_reg[3]_2 (\wr_reg_o_reg[3]_1 ),
        .\wr_reg_o_reg[3]_3 (\wr_reg_o_reg[3]_2 ),
        .\wr_reg_o_reg[3]_4 (\wr_reg_o_reg[3]_3 ),
        .\wr_reg_o_reg[3]_5 (\wr_reg_o_reg[3]_4 ),
        .\wr_reg_o_reg[4]_0 (\wr_reg_o_reg[4] ),
        .\wr_reg_o_reg[4]_1 (\wr_reg_o_reg[4]_0 ),
        .\wr_reg_o_reg[4]_10 (\wr_reg_o_reg[4]_9 ),
        .\wr_reg_o_reg[4]_11 (\wr_reg_o_reg[4]_10 ),
        .\wr_reg_o_reg[4]_12 (\wr_reg_o_reg[4]_11 ),
        .\wr_reg_o_reg[4]_13 (\wr_reg_o_reg[4]_12 ),
        .\wr_reg_o_reg[4]_2 (\wr_reg_o_reg[4]_1 ),
        .\wr_reg_o_reg[4]_3 (\wr_reg_o_reg[4]_2 ),
        .\wr_reg_o_reg[4]_4 (\wr_reg_o_reg[4]_3 ),
        .\wr_reg_o_reg[4]_5 (\wr_reg_o_reg[4]_4 ),
        .\wr_reg_o_reg[4]_6 (\wr_reg_o_reg[4]_5 ),
        .\wr_reg_o_reg[4]_7 (\wr_reg_o_reg[4]_6 ),
        .\wr_reg_o_reg[4]_8 (\wr_reg_o_reg[4]_7 ),
        .\wr_reg_o_reg[4]_9 (\wr_reg_o_reg[4]_8 ),
        .\wr_reg_o_reg[5]_0 (\wr_reg_o_reg[5] ),
        .\wr_reg_o_reg[5]_1 (\wr_reg_o_reg[5]_0 ),
        .\wr_reg_o_reg[5]_10 (\wr_reg_o_reg[5]_9 ),
        .\wr_reg_o_reg[5]_11 (\wr_reg_o_reg[5]_10 ),
        .\wr_reg_o_reg[5]_12 (\wr_reg_o_reg[5]_11 ),
        .\wr_reg_o_reg[5]_13 (\wr_reg_o_reg[5]_12 ),
        .\wr_reg_o_reg[5]_2 (\wr_reg_o_reg[5]_1 ),
        .\wr_reg_o_reg[5]_3 (\wr_reg_o_reg[5]_2 ),
        .\wr_reg_o_reg[5]_4 (\wr_reg_o_reg[5]_3 ),
        .\wr_reg_o_reg[5]_5 (\wr_reg_o_reg[5]_4 ),
        .\wr_reg_o_reg[5]_6 (\wr_reg_o_reg[5]_5 ),
        .\wr_reg_o_reg[5]_7 (\wr_reg_o_reg[5]_6 ),
        .\wr_reg_o_reg[5]_8 (\wr_reg_o_reg[5]_7 ),
        .\wr_reg_o_reg[5]_9 (\wr_reg_o_reg[5]_8 ));
endmodule

(* ORIG_REF_NAME = "rtcc_rtc_reset_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
   (E,
    reset,
    reset_n,
    clk_peripheral,
    resetn);
  output [0:0]E;
  output reset;
  output reset_n;
  input clk_peripheral;
  input resetn;

  wire [0:0]E;
  wire clk_peripheral;
  wire reset;
  wire reset_n;
  wire resetn;

  zxnexys_zxrtc_0_0_rtc_reset inst
       (.E(E),
        .clk_peripheral(clk_peripheral),
        .reset(reset),
        .reset_n(reset_n),
        .resetn(resetn));
endmodule

(* ORIG_REF_NAME = "rtcc_wrapper" *) 
module zxnexys_zxrtc_0_0_rtcc_wrapper
   (iic_rtcc_sda_t,
    iic_rtcc_scl_t,
    sda_o,
    clk_peripheral,
    iic_rtcc_sda_i,
    iic_rtcc_scl_i,
    sda_i,
    scl_i,
    resetn);
  output iic_rtcc_sda_t;
  output iic_rtcc_scl_t;
  output sda_o;
  input clk_peripheral;
  input iic_rtcc_sda_i;
  input iic_rtcc_scl_i;
  input sda_i;
  input scl_i;
  input resetn;

  wire [5:0]\axi_controller_0/inst/cState ;
  wire clk_peripheral;
  wire \data[0][4]_i_1_n_0 ;
  wire \data[0][5]_i_1_n_0 ;
  wire \data[0][6]_i_1_n_0 ;
  wire \data[0][7]_i_1_n_0 ;
  wire \data[1][4]_i_1_n_0 ;
  wire \data[1][5]_i_1_n_0 ;
  wire \data[1][6]_i_1_n_0 ;
  wire \data[1][7]_i_1_n_0 ;
  wire \data[2][4]_i_1_n_0 ;
  wire \data[2][5]_i_1_n_0 ;
  wire \data[2][6]_i_1_n_0 ;
  wire \data[2][7]_i_1_n_0 ;
  wire \data[3][0]_i_1_n_0 ;
  wire \data[3][1]_i_1_n_0 ;
  wire \data[3][2]_i_1_n_0 ;
  wire \data[4][4]_i_1_n_0 ;
  wire \data[4][5]_i_1_n_0 ;
  wire \data[4][6]_i_1_n_0 ;
  wire \data[4][7]_i_1_n_0 ;
  wire \data[5][4]_i_1_n_0 ;
  wire \data[5][5]_i_1_n_0 ;
  wire \data[5][6]_i_1_n_0 ;
  wire \data[5][7]_i_1_n_0 ;
  wire fifo_generator_1_underflow;
  wire i2c_rw_i_1_n_0;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire [0:0]\registers_0/data3 ;
  wire [7:4]\registers_0/data_reg[0]_1 ;
  wire [7:4]\registers_0/data_reg[1]_0 ;
  wire [2:0]\registers_0/data_reg[3]_3 ;
  wire \registers_0/inst/update_i ;
  wire [7:4]registers_0_fifo_read_RD_DATA;
  wire reset_1;
  wire resetn;
  wire \rtc_0/inst/ack14_out ;
  wire \rtc_0/p_0_in0_in ;
  wire [0:0]\rtc_0/tmp ;
  wire [7:0]rtc_0_data_o;
  wire rtc_0_update_t;
  wire rtcc_i_n_10;
  wire rtcc_i_n_11;
  wire rtcc_i_n_12;
  wire rtcc_i_n_13;
  wire rtcc_i_n_14;
  wire rtcc_i_n_19;
  wire rtcc_i_n_21;
  wire rtcc_i_n_22;
  wire rtcc_i_n_27;
  wire rtcc_i_n_28;
  wire rtcc_i_n_29;
  wire rtcc_i_n_30;
  wire rtcc_i_n_31;
  wire rtcc_i_n_35;
  wire rtcc_i_n_36;
  wire rtcc_i_n_37;
  wire rtcc_i_n_38;
  wire rtcc_i_n_44;
  wire rtcc_i_n_46;
  wire rtcc_i_n_54;
  wire rtcc_i_n_55;
  wire rtcc_i_n_56;
  wire rtcc_i_n_58;
  wire rtcc_i_n_59;
  wire rtcc_i_n_60;
  wire rtcc_i_n_61;
  wire rtcc_i_n_62;
  wire rtcc_i_n_63;
  wire rtcc_i_n_64;
  wire rtcc_i_n_65;
  wire rtcc_i_n_66;
  wire rtcc_i_n_67;
  wire rtcc_i_n_68;
  wire rtcc_i_n_69;
  wire rtcc_i_n_70;
  wire rtcc_i_n_71;
  wire rtcc_i_n_72;
  wire rtcc_i_n_73;
  wire rtcc_i_n_74;
  wire rtcc_i_n_75;
  wire rtcc_i_n_76;
  wire rtcc_i_n_77;
  wire rtcc_i_n_78;
  wire rtcc_i_n_79;
  wire rtcc_i_n_80;
  wire rtcc_i_n_82;
  wire rtcc_i_n_83;
  wire rtcc_i_n_84;
  wire rtcc_i_n_85;
  wire rtcc_i_n_86;
  wire rtcc_i_n_87;
  wire rtcc_i_n_88;
  wire rtcc_i_n_89;
  wire rtcc_i_n_90;
  wire rtcc_i_n_91;
  wire rtcc_i_n_92;
  wire rtcc_i_n_93;
  wire scl_i;
  wire scl_i_1_n_0;
  wire sda_i;
  wire sda_i_1_n_0;
  wire sda_o;
  wire sda_o_i_1_n_0;
  wire \timeout[13]_i_1_n_0 ;
  wire update_t_i_1_n_0;

  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \data[0][4]_i_1 
       (.I0(rtcc_i_n_77),
        .I1(rtcc_i_n_27),
        .I2(rtcc_i_n_70),
        .I3(rtcc_i_n_89),
        .I4(\registers_0/data_reg[0]_1 [4]),
        .O(\data[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[0][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtcc_i_n_59),
        .I2(rtcc_i_n_88),
        .I3(rtcc_i_n_27),
        .I4(rtcc_i_n_69),
        .I5(\registers_0/data_reg[0]_1 [5]),
        .O(\data[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[0][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtcc_i_n_59),
        .I2(rtcc_i_n_87),
        .I3(rtcc_i_n_27),
        .I4(rtcc_i_n_69),
        .I5(\registers_0/data_reg[0]_1 [6]),
        .O(\data[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[0][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_70),
        .I5(\registers_0/data_reg[0]_1 [7]),
        .O(\data[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFFBBB80000)) 
    \data[1][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_59),
        .I2(registers_0_fifo_read_RD_DATA[4]),
        .I3(fifo_generator_1_underflow),
        .I4(rtcc_i_n_74),
        .I5(\registers_0/data_reg[1]_0 [4]),
        .O(\data[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[1][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_91),
        .I4(rtcc_i_n_74),
        .I5(\registers_0/data_reg[1]_0 [5]),
        .O(\data[1][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[1][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_90),
        .I4(rtcc_i_n_74),
        .I5(\registers_0/data_reg[1]_0 [6]),
        .O(\data[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[1][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_75),
        .I5(\registers_0/data_reg[1]_0 [7]),
        .O(\data[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \data[2][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_59),
        .I2(rtcc_i_n_64),
        .I3(rtcc_i_n_85),
        .I4(rtcc_i_n_72),
        .I5(rtcc_i_n_22),
        .O(\data[2][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_86),
        .I4(rtcc_i_n_72),
        .I5(rtcc_i_n_21),
        .O(\data[2][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_73),
        .I5(\registers_0/data3 ),
        .O(\data[2][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_73),
        .I5(rtcc_i_n_19),
        .O(\data[2][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \data[3][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(rtcc_i_n_59),
        .I2(rtcc_i_n_93),
        .I3(rtcc_i_n_62),
        .I4(rtcc_i_n_35),
        .I5(\registers_0/data_reg[3]_3 [0]),
        .O(\data[3][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \data[3][1]_i_1 
       (.I0(rtcc_i_n_76),
        .I1(rtcc_i_n_62),
        .I2(rtcc_i_n_35),
        .I3(\registers_0/data_reg[3]_3 [1]),
        .O(\data[3][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \data[3][2]_i_1 
       (.I0(rtc_0_data_o[2]),
        .I1(rtcc_i_n_59),
        .I2(rtcc_i_n_92),
        .I3(rtcc_i_n_62),
        .I4(rtcc_i_n_35),
        .I5(\registers_0/data_reg[3]_3 [2]),
        .O(\data[3][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[4][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_59),
        .I2(rtcc_i_n_63),
        .I3(rtcc_i_n_10),
        .I4(rtcc_i_n_66),
        .I5(rtcc_i_n_14),
        .O(\data[4][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[4][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtcc_i_n_59),
        .I2(rtcc_i_n_65),
        .I3(rtcc_i_n_10),
        .I4(rtcc_i_n_66),
        .I5(rtcc_i_n_13),
        .O(\data[4][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[4][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_68),
        .I5(rtcc_i_n_12),
        .O(\data[4][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[4][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_68),
        .I5(rtcc_i_n_11),
        .O(\data[4][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFB0000AA08)) 
    \data[5][4]_i_1 
       (.I0(rtcc_i_n_71),
        .I1(rtcc_i_n_62),
        .I2(rtcc_i_n_60),
        .I3(rtcc_i_n_61),
        .I4(rtcc_i_n_67),
        .I5(rtcc_i_n_31),
        .O(\data[5][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[5]),
        .I4(rtcc_i_n_61),
        .I5(rtcc_i_n_30),
        .O(\data[5][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_61),
        .I5(rtcc_i_n_29),
        .O(\data[5][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_61),
        .I5(rtcc_i_n_28),
        .O(\data[5][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBA338A00)) 
    i2c_rw_i_1
       (.I0(\rtc_0/tmp ),
        .I1(\rtc_0/inst/ack14_out ),
        .I2(reset_1),
        .I3(rtcc_i_n_78),
        .I4(rtcc_i_n_38),
        .O(i2c_rw_i_1_n_0));
  zxnexys_zxrtc_0_0_rtcc rtcc_i
       (.Q({\axi_controller_0/inst/cState [5:2],rtcc_i_n_44,\axi_controller_0/inst/cState [0]}),
        .ack14_out(\rtc_0/inst/ack14_out ),
        .ack_reg(rtcc_i_n_58),
        .\bcnt_reg[0] (rtcc_i_n_46),
        .\bcnt_reg[0]_0 (rtcc_i_n_82),
        .\bcnt_reg[1] (rtcc_i_n_78),
        .\bcnt_reg[1]_0 (rtcc_i_n_80),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0] (rtcc_i_n_83),
        .\cnt_reg[1] (rtcc_i_n_79),
        .data3(\registers_0/data3 ),
        .\data_o_reg[1] (rtcc_i_n_76),
        .\data_o_reg[4] (rtcc_i_n_71),
        .\data_o_reg[4]_0 (rtcc_i_n_77),
        .\data_o_reg[7] ({rtc_0_data_o[7:4],rtc_0_data_o[2],rtc_0_data_o[0]}),
        .\data_reg[0][0] (rtcc_i_n_69),
        .\data_reg[0][3] (rtcc_i_n_89),
        .\data_reg[0][4] (\data[0][4]_i_1_n_0 ),
        .\data_reg[0][5] (rtcc_i_n_72),
        .\data_reg[0][5]_0 (\data[0][5]_i_1_n_0 ),
        .\data_reg[0][6] (\data[0][6]_i_1_n_0 ),
        .\data_reg[0][7] (\registers_0/data_reg[0]_1 ),
        .\data_reg[0][7]_0 (\data[0][7]_i_1_n_0 ),
        .\data_reg[1][4] (\data[1][4]_i_1_n_0 ),
        .\data_reg[1][5] (rtcc_i_n_62),
        .\data_reg[1][5]_0 (\data[1][5]_i_1_n_0 ),
        .\data_reg[1][6] (\data[1][6]_i_1_n_0 ),
        .\data_reg[1][7] (\registers_0/data_reg[1]_0 ),
        .\data_reg[1][7]_0 (\data[1][7]_i_1_n_0 ),
        .\data_reg[2][2] (rtcc_i_n_85),
        .\data_reg[2][4] (rtcc_i_n_22),
        .\data_reg[2][4]_0 (rtcc_i_n_86),
        .\data_reg[2][4]_1 (\data[2][4]_i_1_n_0 ),
        .\data_reg[2][5] (rtcc_i_n_21),
        .\data_reg[2][5]_0 (\data[2][5]_i_1_n_0 ),
        .\data_reg[2][6] (\data[2][6]_i_1_n_0 ),
        .\data_reg[2][7] (rtcc_i_n_19),
        .\data_reg[2][7]_0 (\data[2][7]_i_1_n_0 ),
        .\data_reg[3][0] (rtcc_i_n_93),
        .\data_reg[3][0]_0 (\data[3][0]_i_1_n_0 ),
        .\data_reg[3][1] (\data[3][1]_i_1_n_0 ),
        .\data_reg[3][2] (\registers_0/data_reg[3]_3 ),
        .\data_reg[3][2]_0 (rtcc_i_n_92),
        .\data_reg[3][2]_1 (\data[3][2]_i_1_n_0 ),
        .\data_reg[4][3] (rtcc_i_n_66),
        .\data_reg[4][4] (rtcc_i_n_14),
        .\data_reg[4][4]_0 (\data[4][4]_i_1_n_0 ),
        .\data_reg[4][5] (rtcc_i_n_13),
        .\data_reg[4][5]_0 (\data[4][5]_i_1_n_0 ),
        .\data_reg[4][6] (rtcc_i_n_12),
        .\data_reg[4][6]_0 (\data[4][6]_i_1_n_0 ),
        .\data_reg[4][7] (rtcc_i_n_11),
        .\data_reg[4][7]_0 (\data[4][7]_i_1_n_0 ),
        .\data_reg[5][3] (rtcc_i_n_60),
        .\data_reg[5][4] (rtcc_i_n_31),
        .\data_reg[5][4]_0 (\data[5][4]_i_1_n_0 ),
        .\data_reg[5][5] (rtcc_i_n_30),
        .\data_reg[5][5]_0 (\data[5][5]_i_1_n_0 ),
        .\data_reg[5][6] (rtcc_i_n_29),
        .\data_reg[5][6]_0 (\data[5][6]_i_1_n_0 ),
        .\data_reg[5][7] (rtcc_i_n_28),
        .\data_reg[5][7]_0 (\data[5][7]_i_1_n_0 ),
        .dout(registers_0_fifo_read_RD_DATA),
        .\goreg_bm.dout_i_reg[11] (rtcc_i_n_61),
        .\goreg_bm.dout_i_reg[11]_0 (rtcc_i_n_67),
        .\goreg_bm.dout_i_reg[12] (rtcc_i_n_74),
        .\goreg_bm.dout_i_reg[12]_0 (rtcc_i_n_75),
        .\goreg_bm.dout_i_reg[4] (rtcc_i_n_63),
        .\goreg_bm.dout_i_reg[4]_0 (rtcc_i_n_64),
        .\goreg_bm.dout_i_reg[5] (rtcc_i_n_65),
        .\goreg_bm.dout_i_reg[5]_0 (rtcc_i_n_88),
        .\goreg_bm.dout_i_reg[5]_1 (rtcc_i_n_91),
        .\goreg_bm.dout_i_reg[6] (rtcc_i_n_87),
        .\goreg_bm.dout_i_reg[6]_0 (rtcc_i_n_90),
        .i2c_rw_reg(rtcc_i_n_38),
        .i2c_rw_reg_0(i2c_rw_i_1_n_0),
        .iic_rtcc_scl_i(iic_rtcc_scl_i),
        .iic_rtcc_scl_t(iic_rtcc_scl_t),
        .iic_rtcc_sda_i(iic_rtcc_sda_i),
        .iic_rtcc_sda_t(iic_rtcc_sda_t),
        .old_scl_reg(rtcc_i_n_84),
        .\refresh_reg[1] (rtcc_i_n_27),
        .reset(reset_1),
        .resetn(resetn),
        .rtc_0_update_t(rtc_0_update_t),
        .scl_i(scl_i),
        .scl_reg(rtcc_i_n_37),
        .scl_reg_0(scl_i_1_n_0),
        .\scl_sr_reg[1] ({rtcc_i_n_55,rtcc_i_n_56}),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg(sda_o_i_1_n_0),
        .sda_reg(rtcc_i_n_36),
        .sda_reg_0(sda_i_1_n_0),
        .\sda_sr_reg[1] ({\rtc_0/p_0_in0_in ,rtcc_i_n_54}),
        .\timeout_reg[13] (\timeout[13]_i_1_n_0 ),
        .\tmp_reg[0] (\rtc_0/tmp ),
        .underflow(fifo_generator_1_underflow),
        .update_i(\registers_0/inst/update_i ),
        .update_t_reg(rtcc_i_n_59),
        .update_t_reg_0(update_t_i_1_n_0),
        .\wr_reg_o_reg[2] (rtcc_i_n_10),
        .\wr_reg_o_reg[2]_0 (rtcc_i_n_68),
        .\wr_reg_o_reg[2]_1 (rtcc_i_n_70),
        .\wr_reg_o_reg[4] (rtcc_i_n_73),
        .\wr_reg_o_reg[5] (rtcc_i_n_35));
  LUT4 #(
    .INIT(16'hFE40)) 
    scl_i_1
       (.I0(reset_1),
        .I1(rtcc_i_n_55),
        .I2(rtcc_i_n_56),
        .I3(rtcc_i_n_37),
        .O(scl_i_1_n_0));
  LUT4 #(
    .INIT(16'hFE40)) 
    sda_i_1
       (.I0(reset_1),
        .I1(\rtc_0/p_0_in0_in ),
        .I2(rtcc_i_n_54),
        .I3(rtcc_i_n_36),
        .O(sda_i_1_n_0));
  LUT6 #(
    .INIT(64'hBABAFFFFBABAFF00)) 
    sda_o_i_1
       (.I0(rtcc_i_n_79),
        .I1(rtcc_i_n_80),
        .I2(rtcc_i_n_46),
        .I3(rtcc_i_n_83),
        .I4(rtcc_i_n_84),
        .I5(sda_o),
        .O(sda_o_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000101084)) 
    \timeout[13]_i_1 
       (.I0(rtcc_i_n_44),
        .I1(\axi_controller_0/inst/cState [5]),
        .I2(\axi_controller_0/inst/cState [3]),
        .I3(\axi_controller_0/inst/cState [2]),
        .I4(\axi_controller_0/inst/cState [4]),
        .I5(\axi_controller_0/inst/cState [0]),
        .O(\timeout[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    update_t_i_1
       (.I0(rtcc_i_n_82),
        .I1(reset_1),
        .I2(rtcc_i_n_38),
        .I3(rtcc_i_n_58),
        .I4(rtc_0_update_t),
        .O(update_t_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "shift8" *) 
module zxnexys_zxrtc_0_0_shift8
   (\data_int_reg[7]_0 ,
    Q,
    \data_int_reg[7]_1 ,
    shift_reg_en,
    \data_int_reg[1]_0 ,
    \LEVEL_1_GEN.master_sda_reg ,
    slave_sda_reg,
    state__0,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    Tx_fifo_data_0,
    \data_int_reg[7]_2 ,
    s_axi_aclk,
    \data_int_reg[0]_0 );
  output \data_int_reg[7]_0 ;
  output [7:0]Q;
  output \data_int_reg[7]_1 ;
  input shift_reg_en;
  input \data_int_reg[1]_0 ;
  input \LEVEL_1_GEN.master_sda_reg ;
  input slave_sda_reg;
  input [2:0]state__0;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input [6:0]Tx_fifo_data_0;
  input \data_int_reg[7]_2 ;
  input s_axi_aclk;
  input [0:0]\data_int_reg[0]_0 ;

  wire \LEVEL_1_GEN.master_sda_reg ;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire [7:0]Q;
  wire [6:0]Tx_fifo_data_0;
  wire \data_int[7]_i_1_n_0 ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire \data_int_reg[1]_0 ;
  wire \data_int_reg[7]_0 ;
  wire \data_int_reg[7]_1 ;
  wire \data_int_reg[7]_2 ;
  wire [7:1]p_2_in__0;
  wire s_axi_aclk;
  wire shift_reg_en;
  wire slave_sda_reg;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'hFACFFFFFFACFFCFF)) 
    \LEVEL_1_GEN.master_sda_i_1 
       (.I0(\LEVEL_1_GEN.master_sda_reg ),
        .I1(Q[7]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\LEVEL_1_GEN.master_sda_reg_0 ),
        .O(\data_int_reg[7]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[1]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[0]),
        .O(p_2_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[2]_i_1 
       (.I0(Tx_fifo_data_0[1]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[1]),
        .O(p_2_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[3]_i_1 
       (.I0(Tx_fifo_data_0[2]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[2]),
        .O(p_2_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[4]_i_1 
       (.I0(Tx_fifo_data_0[3]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[3]),
        .O(p_2_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[5]_i_1 
       (.I0(Tx_fifo_data_0[4]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[4]),
        .O(p_2_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[6]_i_1 
       (.I0(Tx_fifo_data_0[5]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[5]),
        .O(p_2_in__0[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \data_int[7]_i_1 
       (.I0(shift_reg_en),
        .I1(\data_int_reg[1]_0 ),
        .O(\data_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[7]_i_2 
       (.I0(Tx_fifo_data_0[6]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[6]),
        .O(p_2_in__0[7]));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(\data_int_reg[0]_0 ),
        .Q(Q[0]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[1]),
        .Q(Q[1]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[2]),
        .Q(Q[2]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[3]),
        .Q(Q[3]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[4]),
        .Q(Q[4]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[5]),
        .Q(Q[5]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[6]),
        .Q(Q[6]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[7]),
        .Q(Q[7]),
        .R(\data_int_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFCFCCAAFFFFFFFF)) 
    slave_sda_i_1
       (.I0(Q[7]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(slave_sda_reg),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(state__0[1]),
        .O(\data_int_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "shift8" *) 
module zxnexys_zxrtc_0_0_shift8_7
   (shift_reg_ld0,
    master_slave_reg,
    abgc_i_reg,
    detect_start_reg,
    \FSM_sequential_state_reg[1] ,
    detect_start_reg_0,
    aas_i_reg,
    \data_int_reg[0]_0 ,
    detect_start,
    state__0,
    shift_reg_ld_reg,
    Q,
    master_slave,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[1]_1 ,
    Ro_prev,
    arb_lost,
    sda_sample,
    \FSM_sequential_state[2]_i_4_0 ,
    abgc_i_reg_0,
    abgc_i_reg_1,
    aas_i,
    aas_i_reg_0,
    srw_i_reg,
    \data_int_reg[0]_1 ,
    E,
    s_axi_aclk,
    \data_int_reg[0]_2 );
  output shift_reg_ld0;
  output master_slave_reg;
  output abgc_i_reg;
  output detect_start_reg;
  output \FSM_sequential_state_reg[1] ;
  output detect_start_reg_0;
  output aas_i_reg;
  output \data_int_reg[0]_0 ;
  input detect_start;
  input [2:0]state__0;
  input shift_reg_ld_reg;
  input [2:0]Q;
  input master_slave;
  input \FSM_sequential_state_reg[1]_0 ;
  input \FSM_sequential_state_reg[1]_1 ;
  input Ro_prev;
  input arb_lost;
  input sda_sample;
  input \FSM_sequential_state[2]_i_4_0 ;
  input abgc_i_reg_0;
  input abgc_i_reg_1;
  input aas_i;
  input aas_i_reg_0;
  input [0:0]srw_i_reg;
  input \data_int_reg[0]_1 ;
  input [0:0]E;
  input s_axi_aclk;
  input \data_int_reg[0]_2 ;

  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_4_0 ;
  wire \FSM_sequential_state[2]_i_8_n_0 ;
  wire \FSM_sequential_state[2]_i_9_n_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [2:0]Q;
  wire Ro_prev;
  wire aas_i;
  wire aas_i_reg;
  wire aas_i_reg_0;
  wire abgc_i_i_2_n_0;
  wire abgc_i_i_3_n_0;
  wire abgc_i_reg;
  wire abgc_i_reg_0;
  wire abgc_i_reg_1;
  wire arb_lost;
  wire \data_int_reg[0]_0 ;
  wire \data_int_reg[0]_1 ;
  wire \data_int_reg[0]_2 ;
  wire detect_start;
  wire detect_start_reg;
  wire detect_start_reg_0;
  wire [7:0]i2c_header;
  wire master_slave;
  wire master_slave_reg;
  wire s_axi_aclk;
  wire sda_sample;
  wire shift_reg_ld0;
  wire shift_reg_ld_i_2_n_0;
  wire shift_reg_ld_reg;
  wire slave_sda_i_3_n_0;
  wire [0:0]srw_i_reg;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'h000E000EFF0F0F0F)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(detect_start),
        .I1(\FSM_sequential_state[2]_i_8_n_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Ro_prev),
        .I5(state__0[2]),
        .O(detect_start_reg));
  LUT6 #(
    .INIT(64'hDDDDDCDCFFFFFCDC)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(master_slave),
        .I3(Q[1]),
        .I4(abgc_i_reg),
        .I5(\FSM_sequential_state[1]_i_5_n_0 ),
        .O(master_slave_reg));
  LUT6 #(
    .INIT(64'hEFEFFFFFEFFFEFFF)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(sda_sample),
        .I1(arb_lost),
        .I2(aas_i),
        .I3(i2c_header[0]),
        .I4(Q[1]),
        .I5(master_slave),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000007171FF71)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(detect_start),
        .I3(\FSM_sequential_state[2]_i_8_n_0 ),
        .I4(\FSM_sequential_state[2]_i_9_n_0 ),
        .I5(state__0[0]),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \FSM_sequential_state[2]_i_8 
       (.I0(master_slave),
        .I1(i2c_header[6]),
        .I2(i2c_header[4]),
        .I3(i2c_header[5]),
        .I4(slave_sda_i_3_n_0),
        .I5(abgc_i_reg_0),
        .O(\FSM_sequential_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD8FFFFFFFF)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(master_slave),
        .I1(Q[1]),
        .I2(i2c_header[0]),
        .I3(arb_lost),
        .I4(sda_sample),
        .I5(\FSM_sequential_state[2]_i_4_0 ),
        .O(\FSM_sequential_state[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00A80000)) 
    aas_i_i_1
       (.I0(abgc_i_reg),
        .I1(aas_i),
        .I2(aas_i_reg_0),
        .I3(abgc_i_reg_1),
        .I4(Q[0]),
        .O(aas_i_reg));
  LUT6 #(
    .INIT(64'h0000000044440400)) 
    abgc_i_i_1
       (.I0(detect_start),
        .I1(Q[0]),
        .I2(abgc_i_i_2_n_0),
        .I3(abgc_i_i_3_n_0),
        .I4(abgc_i_reg_0),
        .I5(abgc_i_reg_1),
        .O(detect_start_reg_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    abgc_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(i2c_header[0]),
        .I4(Q[2]),
        .O(abgc_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    abgc_i_i_3
       (.I0(i2c_header[6]),
        .I1(i2c_header[4]),
        .I2(i2c_header[5]),
        .I3(slave_sda_i_3_n_0),
        .O(abgc_i_i_3_n_0));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\data_int_reg[0]_2 ),
        .Q(i2c_header[0]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[0]),
        .Q(i2c_header[1]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[1]),
        .Q(i2c_header[2]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[2]),
        .Q(i2c_header[3]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[3]),
        .Q(i2c_header[4]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[4]),
        .Q(i2c_header[5]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[5]),
        .Q(i2c_header[6]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[6]),
        .Q(i2c_header[7]),
        .R(\data_int_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0320)) 
    shift_reg_ld_i_1
       (.I0(detect_start),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(shift_reg_ld_reg),
        .I5(shift_reg_ld_i_2_n_0),
        .O(shift_reg_ld0));
  LUT6 #(
    .INIT(64'h00C0000F00A00000)) 
    shift_reg_ld_i_2
       (.I0(i2c_header[0]),
        .I1(Q[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(master_slave),
        .O(shift_reg_ld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    slave_sda_i_2
       (.I0(abgc_i_reg_0),
        .I1(slave_sda_i_3_n_0),
        .I2(i2c_header[5]),
        .I3(i2c_header[4]),
        .I4(i2c_header[6]),
        .O(abgc_i_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    slave_sda_i_3
       (.I0(i2c_header[3]),
        .I1(i2c_header[1]),
        .I2(i2c_header[7]),
        .I3(i2c_header[2]),
        .O(slave_sda_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    srw_i_i_1
       (.I0(i2c_header[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(srw_i_reg),
        .O(\data_int_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module zxnexys_zxrtc_0_0_slave_attachment
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ,
    Bus_RNW_reg_reg,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    Q,
    is_write_reg_0,
    is_read_reg_0,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7_0 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[7]_i_6_1 ,
    \s_axi_rdata_i[6]_i_4_0 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1]_0 ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7]_0 ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    \s_axi_rdata_i_reg[2]_i_2_0 ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3]_0 ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_1 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0]_0 ,
    p_1_in16_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    \s_axi_rdata_i_reg[0]_i_2_1 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  output Bus_RNW_reg_reg;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output [1:0]Q;
  output is_write_reg_0;
  output is_read_reg_0;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7_0 ;
  input [5:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_1 ;
  input [5:0]\s_axi_rdata_i[6]_i_4_0 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input [0:0]\s_axi_rdata_i_reg[1]_0 ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7]_0 ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input \s_axi_rdata_i_reg[2]_i_2_0 ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3]_0 ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_1 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0]_0 ;
  input p_1_in16_in;
  input p_1_in7_in;
  input p_1_in4_in;
  input p_1_in1_in;
  input p_1_in;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input \s_axi_rdata_i_reg[0]_i_2_1 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire [24:31]AXI_IP2Bus_Data;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:6]Bus2IIC_Addr;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_reg;
  wire Dtre;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire [1:0]Q;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i[6]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_2_n_0 ;
  wire bus2ip_rnw_i_reg_n_0;
  wire clear;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_i_1_n_0;
  wire is_read_reg_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_0;
  wire is_write_reg_n_0;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire [3:0]plusOp;
  wire reset_trig0;
  wire rst;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [7:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_3_n_0 ;
  wire \s_axi_rdata_i[0]_i_4_n_0 ;
  wire \s_axi_rdata_i[1]_i_2_n_0 ;
  wire \s_axi_rdata_i[1]_i_3_n_0 ;
  wire \s_axi_rdata_i[1]_i_4_n_0 ;
  wire \s_axi_rdata_i[1]_i_6_n_0 ;
  wire \s_axi_rdata_i[2]_i_3_n_0 ;
  wire \s_axi_rdata_i[2]_i_4_n_0 ;
  wire \s_axi_rdata_i[2]_i_6_n_0 ;
  wire \s_axi_rdata_i[3]_i_4_n_0 ;
  wire \s_axi_rdata_i[3]_i_5_n_0 ;
  wire \s_axi_rdata_i[3]_i_6_n_0 ;
  wire \s_axi_rdata_i[4]_i_3_n_0 ;
  wire \s_axi_rdata_i[4]_i_4_n_0 ;
  wire \s_axi_rdata_i[4]_i_5_n_0 ;
  wire \s_axi_rdata_i[4]_i_6_n_0 ;
  wire \s_axi_rdata_i[5]_i_3_n_0 ;
  wire \s_axi_rdata_i[5]_i_4_n_0 ;
  wire \s_axi_rdata_i[5]_i_5_n_0 ;
  wire \s_axi_rdata_i[5]_i_6_n_0 ;
  wire \s_axi_rdata_i[6]_i_3_n_0 ;
  wire [5:0]\s_axi_rdata_i[6]_i_4_0 ;
  wire \s_axi_rdata_i[6]_i_4_n_0 ;
  wire \s_axi_rdata_i[6]_i_5_n_0 ;
  wire \s_axi_rdata_i[6]_i_6_n_0 ;
  wire \s_axi_rdata_i[7]_i_10_n_0 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_1 ;
  wire \s_axi_rdata_i[7]_i_6_n_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7_0 ;
  wire \s_axi_rdata_i[7]_i_7_n_0 ;
  wire \s_axi_rdata_i[7]_i_9_n_0 ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire \s_axi_rdata_i_reg[0]_i_2_1 ;
  wire \s_axi_rdata_i_reg[0]_i_2_n_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[2]_i_2_0 ;
  wire \s_axi_rdata_i_reg[2]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[4]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[5]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[6]_i_2_n_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_1 ;
  wire \s_axi_rdata_i_reg[7]_i_2_n_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [4:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  LUT6 #(
    .INIT(64'h88888F888F888F88)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state[3]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(s_axi_wvalid),
        .I5(s_axi_awvalid),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(is_read_reg_0),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .I4(is_write_reg_0),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(is_write_reg_0),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(is_read_reg_0),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state[3]_i_2_n_0 ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_rvalid_i_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_bready),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[3]));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  zxnexys_zxrtc_0_0_address_decoder I_DECODER
       (.AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .AXI_IP2Bus_WrAck2_reg(bus2ip_rnw_i_reg_n_0),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg_0(Bus_RNW_reg_reg),
        .D({AXI_IP2Bus_Data[24],AXI_IP2Bus_Data[25],AXI_IP2Bus_Data[26],AXI_IP2Bus_Data[27],AXI_IP2Bus_Data[28],AXI_IP2Bus_Data[29],AXI_IP2Bus_Data[30],AXI_IP2Bus_Data[31]}),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ({Bus2IIC_Addr[0],Q,Bus2IIC_Addr[5],Bus2IIC_Addr[6]}),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 (is_read_reg_n_0),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 (is_write_reg_n_0),
        .Q(start2),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 ({\s_axi_rdata_i[7]_i_6_0 [3],\s_axi_rdata_i[7]_i_6_0 [1]}),
        .\cr_i_reg[2]_1 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg_0),
        .is_write_reg(is_write_reg_0),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready_INST_0_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .\s_axi_rdata_i_reg[0] (\s_axi_rdata_i_reg[0]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0]_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i[1]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i[1]_i_3_n_0 ),
        .\s_axi_rdata_i_reg[1]_1 (\s_axi_rdata_i[1]_i_4_n_0 ),
        .\s_axi_rdata_i_reg[2] (\s_axi_rdata_i_reg[2]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3]_0 ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i[3]_i_4_n_0 ),
        .\s_axi_rdata_i_reg[3]_1 (\s_axi_rdata_i[3]_i_5_n_0 ),
        .\s_axi_rdata_i_reg[4] (\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[5] (\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[6] (\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[7] (\s_axi_rdata_i_reg[7]_0 ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .s_axi_wdata(s_axi_wdata),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[2]),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[3]),
        .O(\bus2ip_addr_i[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03020202)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(s_axi_wvalid),
        .I4(s_axi_awvalid),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[4]),
        .O(\bus2ip_addr_i[8]_i_2_n_0 ));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[6]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[5]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(Q[0]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[6]_i_1_n_0 ),
        .Q(Q[1]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_2_n_0 ),
        .Q(Bus2IIC_Addr[0]),
        .R(rst));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_n_0),
        .R(rst));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    is_write_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_rvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_bvalid_i_reg_0),
        .I4(s_axi_bready),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(rst));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_Bus2IP_Reset),
        .Q(rst),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_bready),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(is_write_reg_0),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[0]_i_3 
       (.I0(Tx_fifo_data_0[0]),
        .I1(Q[0]),
        .I2(\s_axi_rdata_i_reg[7]_i_2_0 [0]),
        .I3(Q[1]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[0]_i_2_1 ),
        .O(\s_axi_rdata_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[0]_i_4 
       (.I0(Rc_fifo_data[7]),
        .I1(Q[0]),
        .I2(\s_axi_rdata_i_reg[7]_i_2_1 [0]),
        .I3(Q[1]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[0]_i_2_0 ),
        .O(\s_axi_rdata_i[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEFFFFFFFEF)) 
    \s_axi_rdata_i[1]_i_2 
       (.I0(Bus2IIC_Addr[5]),
        .I1(Bus2IIC_Addr[6]),
        .I2(\s_axi_rdata_i[7]_i_6_0 [0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\s_axi_rdata_i_reg[1]_0 ),
        .O(\s_axi_rdata_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00C00FA000C000A0)) 
    \s_axi_rdata_i[1]_i_3 
       (.I0(Tx_fifo_data_0[1]),
        .I1(\s_axi_rdata_i_reg[7]_i_2_0 [1]),
        .I2(Bus2IIC_Addr[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_axi_rdata_i[7]_i_6_1 [0]),
        .O(\s_axi_rdata_i[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22200020)) 
    \s_axi_rdata_i[1]_i_4 
       (.I0(Bus2IIC_Addr[5]),
        .I1(Q[1]),
        .I2(Rc_fifo_data[6]),
        .I3(Q[0]),
        .I4(\s_axi_rdata_i_reg[7]_i_2_1 [1]),
        .I5(\s_axi_rdata_i[1]_i_6_n_0 ),
        .O(\s_axi_rdata_i[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \s_axi_rdata_i[1]_i_6 
       (.I0(Bus2IIC_Addr[5]),
        .I1(\s_axi_rdata_i[7]_i_7_0 [0]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[6]_i_4_0 [0]),
        .I4(Q[0]),
        .O(\s_axi_rdata_i[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[2]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[2]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [2]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[2]_i_2_0 ),
        .O(\s_axi_rdata_i[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[2]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[5]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [2]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[2]_i_6_n_0 ),
        .O(\s_axi_rdata_i[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[2]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [1]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [1]),
        .O(\s_axi_rdata_i[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0404040000000400)) 
    \s_axi_rdata_i[3]_i_4 
       (.I0(Q[1]),
        .I1(Bus2IIC_Addr[5]),
        .I2(Bus2IIC_Addr[6]),
        .I3(Tx_fifo_data_0[3]),
        .I4(Q[0]),
        .I5(\s_axi_rdata_i_reg[7]_i_2_0 [3]),
        .O(\s_axi_rdata_i[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[3]_i_5 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[4]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [3]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[3]_i_6_n_0 ),
        .O(\s_axi_rdata_i[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[3]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [2]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [2]),
        .O(\s_axi_rdata_i[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[4]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[4]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [4]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[4]_i_5_n_0 ),
        .O(\s_axi_rdata_i[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[4]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[3]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [4]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[4]_i_6_n_0 ),
        .O(\s_axi_rdata_i[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[4]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [2]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [1]),
        .O(\s_axi_rdata_i[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[4]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [3]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [3]),
        .O(\s_axi_rdata_i[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[5]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[5]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [5]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[5]_i_5_n_0 ),
        .O(\s_axi_rdata_i[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[5]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[2]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [5]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[5]_i_6_n_0 ),
        .O(\s_axi_rdata_i[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[5]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [3]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [2]),
        .O(\s_axi_rdata_i[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[5]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [4]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [4]),
        .O(\s_axi_rdata_i[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[6]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[6]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [6]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[6]_i_5_n_0 ),
        .O(\s_axi_rdata_i[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[6]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[1]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [6]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[6]_i_6_n_0 ),
        .O(\s_axi_rdata_i[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[6]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [4]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [3]),
        .O(\s_axi_rdata_i[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[6]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [5]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [5]),
        .O(\s_axi_rdata_i[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[7]_i_10 
       (.I0(Q[0]),
        .I1(Dtre),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [6]),
        .O(\s_axi_rdata_i[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[7]_i_6 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[7]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [7]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[7]_i_9_n_0 ),
        .O(\s_axi_rdata_i[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[7]_i_7 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[0]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [7]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[7]_i_10_n_0 ),
        .O(\s_axi_rdata_i[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[7]_i_9 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [5]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [4]),
        .O(\s_axi_rdata_i[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[31]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[0]_i_2 
       (.I0(\s_axi_rdata_i[0]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[0]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[0]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[30]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[29]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[2]_i_2 
       (.I0(\s_axi_rdata_i[2]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[2]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[2]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[28]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[27]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[4]_i_2 
       (.I0(\s_axi_rdata_i[4]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[4]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[26]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[5]_i_2 
       (.I0(\s_axi_rdata_i[5]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[5]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[25]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[6]_i_2 
       (.I0(\s_axi_rdata_i[6]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[6]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[24]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[7]_i_2 
       (.I0(\s_axi_rdata_i[7]_i_6_n_0 ),
        .I1(\s_axi_rdata_i[7]_i_7_n_0 ),
        .O(\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_rvalid_i_i_1
       (.I0(s_axi_rready),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(is_read_reg_0),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00000F08)) 
    start2_i_1
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(\state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(\state_reg_n_0_[1] ),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(rst));
  LUT5 #(
    .INIT(32'h3FBB3F88)) 
    \state[0]_i_1 
       (.I0(is_write_reg_0),
        .I1(\state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(s_axi_arvalid),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFA3A30FFFA0A0)) 
    \state[1]_i_1 
       (.I0(is_read_reg_0),
        .I1(s_axi_arvalid),
        .I2(\state_reg_n_0_[0] ),
        .I3(\FSM_onehot_state[3]_i_2_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state[1]_i_2_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .O(\state[1]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(rst));
  FDRE \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "soft_reset" *) 
module zxnexys_zxrtc_0_0_soft_reset
   (sw_rst_cond_d1,
    AXI_Bus2IP_Reset,
    \RESET_FLOPS[3].RST_FLOPS_0 ,
    \RESET_FLOPS[3].RST_FLOPS_1 ,
    ctrlFifoDin,
    Bus2IIC_Reset,
    sw_rst_cond,
    s_axi_aclk,
    reset_trig0,
    s_axi_aresetn,
    Msms_set,
    \RD_FIFO_CNTRL.ro_prev_i_reg ,
    s_axi_wdata,
    Tx_fifo_rst);
  output sw_rst_cond_d1;
  output AXI_Bus2IP_Reset;
  output \RESET_FLOPS[3].RST_FLOPS_0 ;
  output \RESET_FLOPS[3].RST_FLOPS_1 ;
  output [0:1]ctrlFifoDin;
  output Bus2IIC_Reset;
  input sw_rst_cond;
  input s_axi_aclk;
  input reset_trig0;
  input s_axi_aresetn;
  input Msms_set;
  input \RD_FIFO_CNTRL.ro_prev_i_reg ;
  input [1:0]s_axi_wdata;
  input Tx_fifo_rst;

  wire AXI_Bus2IP_Reset;
  wire Bus2IIC_Reset;
  wire Msms_set;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg ;
  wire \RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_1 ;
  wire \RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ;
  wire S;
  wire Tx_fifo_rst;
  wire [0:1]ctrlFifoDin;
  wire [1:3]flop_q_chain;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]s_axi_wdata;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \FIFO_RAM[0].SRL16E_I_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I2(s_axi_aresetn),
        .I3(Tx_fifo_rst),
        .O(ctrlFifoDin[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \FIFO_RAM[1].SRL16E_I_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I2(s_axi_aresetn),
        .I3(Tx_fifo_rst),
        .O(ctrlFifoDin[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_1 
       (.I0(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I1(s_axi_aresetn),
        .I2(Msms_set),
        .I3(\RD_FIFO_CNTRL.ro_prev_i_reg ),
        .O(\RESET_FLOPS[3].RST_FLOPS_1 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[0].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(S),
        .Q(flop_q_chain[1]),
        .R(AXI_Bus2IP_Reset));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[1].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[2]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[1].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[1]),
        .O(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[2].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[3]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[2].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[2]),
        .O(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[3].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ),
        .Q(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .R(AXI_Bus2IP_Reset));
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[3].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[3]),
        .O(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ip_irpt_enable_reg[7]_i_1 
       (.I0(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I1(s_axi_aresetn),
        .O(Bus2IIC_Reset));
  FDRE reset_trig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(reset_trig0),
        .Q(S),
        .R(AXI_Bus2IP_Reset));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(AXI_Bus2IP_Reset));
  FDRE sw_rst_cond_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sw_rst_cond),
        .Q(sw_rst_cond_d1),
        .R(AXI_Bus2IP_Reset));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n
   (Q,
    S,
    \q_int_reg[0]_0 ,
    \FSM_onehot_scl_state_reg[1] ,
    E,
    D,
    DI,
    \q_int_reg[1]_0 ,
    \q_int_reg[0]_1 ,
    \q_int_reg[2]_0 ,
    \FSM_onehot_scl_state_reg[0] ,
    \FSM_onehot_scl_state_reg[0]_0 ,
    CO,
    \FSM_onehot_scl_state_reg[1]_0 ,
    \FSM_onehot_scl_state_reg[1]_1 ,
    \FSM_onehot_scl_state_reg[1]_2 ,
    \FSM_onehot_scl_state_reg[2] ,
    arb_lost,
    scndry_out,
    \q_int_reg[0]_2 ,
    \FSM_onehot_scl_state_reg[2]_0 ,
    \FSM_onehot_scl_state_reg[2]_1 ,
    \q_int_reg[0]_3 ,
    stop_scl_reg,
    \q_int_reg[0]_4 ,
    \q_int_reg[0]_5 ,
    \q_int_reg[0]_6 ,
    \q_int_reg[0]_7 ,
    s_axi_aclk);
  output [8:0]Q;
  output [2:0]S;
  output [2:0]\q_int_reg[0]_0 ;
  output \FSM_onehot_scl_state_reg[1] ;
  output [0:0]E;
  output [1:0]D;
  output [2:0]DI;
  output [3:0]\q_int_reg[1]_0 ;
  output [0:0]\q_int_reg[0]_1 ;
  output [2:0]\q_int_reg[2]_0 ;
  input [9:0]\FSM_onehot_scl_state_reg[0] ;
  input \FSM_onehot_scl_state_reg[0]_0 ;
  input [0:0]CO;
  input \FSM_onehot_scl_state_reg[1]_0 ;
  input \FSM_onehot_scl_state_reg[1]_1 ;
  input \FSM_onehot_scl_state_reg[1]_2 ;
  input \FSM_onehot_scl_state_reg[2] ;
  input arb_lost;
  input scndry_out;
  input [0:0]\q_int_reg[0]_2 ;
  input \FSM_onehot_scl_state_reg[2]_0 ;
  input [0:0]\FSM_onehot_scl_state_reg[2]_1 ;
  input [0:0]\q_int_reg[0]_3 ;
  input stop_scl_reg;
  input [0:0]\q_int_reg[0]_4 ;
  input [0:0]\q_int_reg[0]_5 ;
  input [0:0]\q_int_reg[0]_6 ;
  input \q_int_reg[0]_7 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_scl_state[2]_i_3_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_5_n_0 ;
  wire [9:0]\FSM_onehot_scl_state_reg[0] ;
  wire \FSM_onehot_scl_state_reg[0]_0 ;
  wire \FSM_onehot_scl_state_reg[1] ;
  wire \FSM_onehot_scl_state_reg[1]_0 ;
  wire \FSM_onehot_scl_state_reg[1]_1 ;
  wire \FSM_onehot_scl_state_reg[1]_2 ;
  wire \FSM_onehot_scl_state_reg[2] ;
  wire \FSM_onehot_scl_state_reg[2]_0 ;
  wire [0:0]\FSM_onehot_scl_state_reg[2]_1 ;
  wire [8:0]Q;
  wire [2:0]S;
  wire arb_lost;
  wire [8:0]p_0_in;
  wire \q_int[0]_i_1__0_n_0 ;
  wire \q_int[0]_i_4_n_0 ;
  wire \q_int[0]_i_5__0_n_0 ;
  wire \q_int[0]_i_6_n_0 ;
  wire \q_int[0]_i_7_n_0 ;
  wire \q_int[1]_i_2_n_0 ;
  wire \q_int[2]_i_2_n_0 ;
  wire \q_int[3]_i_2_n_0 ;
  wire \q_int[4]_i_2_n_0 ;
  wire \q_int[5]_i_2_n_0 ;
  wire \q_int[6]_i_2_n_0 ;
  wire [2:0]\q_int_reg[0]_0 ;
  wire [0:0]\q_int_reg[0]_1 ;
  wire [0:0]\q_int_reg[0]_2 ;
  wire [0:0]\q_int_reg[0]_3 ;
  wire [0:0]\q_int_reg[0]_4 ;
  wire [0:0]\q_int_reg[0]_5 ;
  wire [0:0]\q_int_reg[0]_6 ;
  wire \q_int_reg[0]_7 ;
  wire [3:0]\q_int_reg[1]_0 ;
  wire [2:0]\q_int_reg[2]_0 ;
  wire s_axi_aclk;
  wire scndry_out;
  wire stop_scl_reg;

  LUT6 #(
    .INIT(64'h4F4444444F444F44)) 
    \FSM_onehot_scl_state[1]_i_1 
       (.I0(CO),
        .I1(\FSM_onehot_scl_state_reg[0] [1]),
        .I2(\FSM_onehot_scl_state_reg[1]_0 ),
        .I3(\FSM_onehot_scl_state_reg[1]_1 ),
        .I4(\FSM_onehot_scl_state[2]_i_3_n_0 ),
        .I5(\FSM_onehot_scl_state_reg[1]_2 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFF1511)) 
    \FSM_onehot_scl_state[2]_i_1 
       (.I0(\FSM_onehot_scl_state_reg[1]_0 ),
        .I1(\FSM_onehot_scl_state_reg[1]_1 ),
        .I2(\FSM_onehot_scl_state[2]_i_3_n_0 ),
        .I3(\FSM_onehot_scl_state_reg[1]_2 ),
        .I4(\FSM_onehot_scl_state_reg[2] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \FSM_onehot_scl_state[2]_i_3 
       (.I0(\FSM_onehot_scl_state_reg[2]_0 ),
        .I1(\FSM_onehot_scl_state_reg[0] [5]),
        .I2(\FSM_onehot_scl_state_reg[0] [0]),
        .I3(\FSM_onehot_scl_state_reg[2]_1 ),
        .I4(\FSM_onehot_scl_state_reg[0] [1]),
        .I5(CO),
        .O(\FSM_onehot_scl_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_onehot_scl_state[9]_i_2 
       (.I0(\FSM_onehot_scl_state_reg[0]_0 ),
        .I1(\FSM_onehot_scl_state_reg[0] [1]),
        .I2(\FSM_onehot_scl_state_reg[0] [4]),
        .I3(\FSM_onehot_scl_state_reg[0] [9]),
        .I4(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h555557F7FFFF57F7)) 
    \FSM_onehot_scl_state[9]_i_5 
       (.I0(\FSM_onehot_scl_state_reg[0] [7]),
        .I1(\q_int_reg[0]_3 ),
        .I2(stop_scl_reg),
        .I3(\q_int_reg[0]_4 ),
        .I4(\q_int_reg[0]_5 ),
        .I5(\q_int_reg[0]_6 ),
        .O(\FSM_onehot_scl_state[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    clk_cnt_en1_carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(\q_int_reg[2]_0 [2]));
  LUT3 #(
    .INIT(8'h01)) 
    clk_cnt_en1_carry_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\q_int_reg[2]_0 [1]));
  LUT3 #(
    .INIT(8'h08)) 
    clk_cnt_en1_carry_i_3
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q_int_reg[2]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(Q[8]),
        .O(\q_int_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_1__3
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(\q_int_reg[0]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_2
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\q_int_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_3__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q_int_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\q_int_reg[1]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\q_int_reg[1]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_6
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\q_int_reg[1]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q_int_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q_int[0]_i_1__0 
       (.I0(\FSM_onehot_scl_state_reg[1] ),
        .I1(\FSM_onehot_scl_state_reg[0] [5]),
        .I2(\FSM_onehot_scl_state_reg[0] [0]),
        .I3(\FSM_onehot_scl_state_reg[0] [7]),
        .I4(\FSM_onehot_scl_state_reg[0] [3]),
        .I5(\q_int[0]_i_4_n_0 ),
        .O(\q_int[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[0]_i_2 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[0]_i_7_n_0 ),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_int[0]_i_3__0 
       (.I0(\FSM_onehot_scl_state_reg[0] [1]),
        .I1(\FSM_onehot_scl_state_reg[0] [4]),
        .I2(\FSM_onehot_scl_state_reg[0] [9]),
        .O(\FSM_onehot_scl_state_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \q_int[0]_i_4 
       (.I0(\FSM_onehot_scl_state_reg[0] [2]),
        .I1(\FSM_onehot_scl_state_reg[0] [8]),
        .I2(\FSM_onehot_scl_state_reg[0] [6]),
        .O(\q_int[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q_int[0]_i_5__0 
       (.I0(\FSM_onehot_scl_state_reg[0] [0]),
        .I1(\FSM_onehot_scl_state_reg[2]_1 ),
        .I2(\FSM_onehot_scl_state_reg[1]_1 ),
        .O(\q_int[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \q_int[0]_i_6 
       (.I0(\FSM_onehot_scl_state_reg[0] [6]),
        .I1(\FSM_onehot_scl_state_reg[0] [8]),
        .I2(\FSM_onehot_scl_state_reg[0] [2]),
        .I3(scndry_out),
        .I4(\q_int_reg[0]_2 ),
        .I5(\FSM_onehot_scl_state_reg[0] [4]),
        .O(\q_int[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \q_int[0]_i_7 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\q_int[2]_i_2_n_0 ),
        .O(\q_int[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[1]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[1]_i_2_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \q_int[1]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\q_int[2]_i_2_n_0 ),
        .O(\q_int[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000111011100000)) 
    \q_int[2]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[2]_i_2_n_0 ),
        .I5(Q[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \q_int[2]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\q_int[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[3]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[3]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \q_int[3]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\q_int[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110000000001110)) 
    \q_int[4]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[4]_i_2_n_0 ),
        .I5(Q[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \q_int[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\q_int[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[5]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[5]_i_2_n_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\q_int[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110000000001110)) 
    \q_int[6]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[6]_i_2_n_0 ),
        .I5(Q[2]),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h7)) 
    \q_int[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q_int[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000111011100000)) 
    \q_int[7]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[8]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(Q[0]),
        .O(p_0_in[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\q_int_reg[0]_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    stop_start_wait1_carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h10)) 
    stop_start_wait1_carry_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h10)) 
    stop_start_wait1_carry_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n_8
   (S,
    tx_under_prev_i_reg,
    sda_setup,
    sda_rin_d1,
    \q_int_reg[8]_0 ,
    rsta_d1,
    Q,
    gen_stop,
    gen_stop_d1,
    tx_under_prev_d1,
    sda_setup_reg,
    CO,
    scndry_out,
    \q_int_reg[8]_1 ,
    s_axi_aclk);
  output [2:0]S;
  output tx_under_prev_i_reg;
  input sda_setup;
  input sda_rin_d1;
  input \q_int_reg[8]_0 ;
  input rsta_d1;
  input [0:0]Q;
  input gen_stop;
  input gen_stop_d1;
  input tx_under_prev_d1;
  input sda_setup_reg;
  input [0:0]CO;
  input scndry_out;
  input \q_int_reg[8]_1 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:0]S;
  wire gen_stop;
  wire gen_stop_d1;
  wire [4:0]p_0_in__0;
  wire \q_int[0]_i_1_n_0 ;
  wire \q_int[0]_i_2__1_n_0 ;
  wire \q_int[0]_i_3_n_0 ;
  wire \q_int[0]_i_4__0_n_0 ;
  wire \q_int[0]_i_5_n_0 ;
  wire \q_int[1]_i_1__1_n_0 ;
  wire \q_int[2]_i_1__1_n_0 ;
  wire \q_int[2]_i_2__0_n_0 ;
  wire \q_int[3]_i_1__1_n_0 ;
  wire [0:8]q_int_reg;
  wire \q_int_reg[8]_0 ;
  wire \q_int_reg[8]_1 ;
  wire rsta_d1;
  wire s_axi_aclk;
  wire scndry_out;
  wire sda_rin_d1;
  wire sda_setup;
  wire sda_setup_reg;
  wire tx_under_prev_d1;
  wire tx_under_prev_i_reg;

  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1__4
       (.I0(q_int_reg[0]),
        .I1(q_int_reg[1]),
        .I2(q_int_reg[2]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_2__4
       (.I0(q_int_reg[3]),
        .I1(q_int_reg[5]),
        .I2(q_int_reg[4]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_3__4
       (.I0(q_int_reg[6]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[7]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \q_int[0]_i_1 
       (.I0(sda_setup),
        .I1(\q_int[0]_i_3_n_0 ),
        .O(\q_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h45551000)) 
    \q_int[0]_i_2__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(\q_int[0]_i_4__0_n_0 ),
        .I2(q_int_reg[2]),
        .I3(q_int_reg[1]),
        .I4(q_int_reg[0]),
        .O(\q_int[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \q_int[0]_i_3 
       (.I0(sda_rin_d1),
        .I1(\q_int_reg[8]_0 ),
        .I2(\q_int[0]_i_5_n_0 ),
        .O(\q_int[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \q_int[0]_i_4__0 
       (.I0(q_int_reg[4]),
        .I1(q_int_reg[6]),
        .I2(q_int_reg[8]),
        .I3(q_int_reg[7]),
        .I4(q_int_reg[5]),
        .I5(q_int_reg[3]),
        .O(\q_int[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \q_int[0]_i_5 
       (.I0(rsta_d1),
        .I1(Q),
        .I2(gen_stop),
        .I3(gen_stop_d1),
        .I4(tx_under_prev_d1),
        .I5(sda_setup_reg),
        .O(\q_int[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \q_int[1]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[2]),
        .I2(\q_int[0]_i_4__0_n_0 ),
        .I3(q_int_reg[1]),
        .O(\q_int[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5155555504000000)) 
    \q_int[2]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[4]),
        .I2(\q_int[2]_i_2__0_n_0 ),
        .I3(q_int_reg[5]),
        .I4(q_int_reg[3]),
        .I5(q_int_reg[2]),
        .O(\q_int[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \q_int[2]_i_2__0 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[6]),
        .O(\q_int[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h51550400)) 
    \q_int[3]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[5]),
        .I2(\q_int[2]_i_2__0_n_0 ),
        .I3(q_int_reg[4]),
        .I4(q_int_reg[3]),
        .O(\q_int[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \q_int[4]_i_1 
       (.I0(q_int_reg[6]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[7]),
        .I3(q_int_reg[5]),
        .I4(q_int_reg[4]),
        .I5(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \q_int[5]_i_1 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[6]),
        .I3(q_int_reg[5]),
        .I4(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \q_int[6]_i_1 
       (.I0(q_int_reg[8]),
        .I1(q_int_reg[7]),
        .I2(q_int_reg[6]),
        .I3(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \q_int[7]_i_1 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \q_int[8]_i_1 
       (.I0(q_int_reg[8]),
        .I1(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[0]_i_2__1_n_0 ),
        .Q(q_int_reg[0]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[1]_i_1__1_n_0 ),
        .Q(q_int_reg[1]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[2]_i_1__1_n_0 ),
        .Q(q_int_reg[2]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[3]_i_1__1_n_0 ),
        .Q(q_int_reg[3]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(q_int_reg[4]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(q_int_reg[5]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(q_int_reg[6]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(q_int_reg[7]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(q_int_reg[8]),
        .R(\q_int_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h55FD00FC)) 
    sda_setup_i_1
       (.I0(CO),
        .I1(sda_setup_reg),
        .I2(\q_int[0]_i_3_n_0 ),
        .I3(scndry_out),
        .I4(sda_setup),
        .O(tx_under_prev_i_reg));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n__parameterized0
   (\q_int_reg[2]_0 ,
    \q_int_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    EarlyAckDataState_reg,
    EarlyAckDataState_reg_0,
    detect_start,
    state__0,
    bit_cnt_en,
    \FSM_sequential_state_reg[0]_0 ,
    scl_falling_edge,
    dtc_i_reg,
    \FSM_sequential_state_reg[2]_0 ,
    \FSM_sequential_state_reg[2]_1 ,
    state0,
    \FSM_sequential_state_reg[1]_0 ,
    Q,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[0]_1 ,
    \q_int_reg[0]_1 ,
    s_axi_aclk);
  output \q_int_reg[2]_0 ;
  output \q_int_reg[0]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  input EarlyAckDataState_reg;
  input EarlyAckDataState_reg_0;
  input detect_start;
  input [2:0]state__0;
  input bit_cnt_en;
  input \FSM_sequential_state_reg[0]_0 ;
  input scl_falling_edge;
  input dtc_i_reg;
  input \FSM_sequential_state_reg[2]_0 ;
  input \FSM_sequential_state_reg[2]_1 ;
  input state0;
  input \FSM_sequential_state_reg[1]_0 ;
  input [0:0]Q;
  input \FSM_sequential_state_reg[1]_1 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \q_int_reg[0]_1 ;
  input s_axi_aclk;

  wire EarlyAckDataState_reg;
  wire EarlyAckDataState_reg_0;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [0:0]Q;
  wire [3:0]bit_cnt;
  wire bit_cnt_en;
  wire detect_start;
  wire dtc_i_reg;
  wire \q_int[0]_i_1__1_n_0 ;
  wire \q_int[0]_i_2__0_n_0 ;
  wire \q_int[0]_i_3__1_n_0 ;
  wire \q_int[1]_i_1__0_n_0 ;
  wire \q_int[2]_i_1__0_n_0 ;
  wire \q_int[3]_i_1__0_n_0 ;
  wire \q_int_reg[0]_0 ;
  wire \q_int_reg[0]_1 ;
  wire \q_int_reg[2]_0 ;
  wire s_axi_aclk;
  wire scl_falling_edge;
  wire state0;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'h00000180FFFFFFFF)) 
    EarlyAckDataState_i_1
       (.I0(bit_cnt[1]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[2]),
        .I3(bit_cnt[3]),
        .I4(EarlyAckDataState_reg),
        .I5(EarlyAckDataState_reg_0),
        .O(\q_int_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[0]_1 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[1]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EEEE62A2)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state__0[2]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[2]_1 ),
        .I5(state0),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'h000000000FFECFEA)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(detect_start),
        .I1(\FSM_sequential_state[2]_i_6_n_0 ),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state_reg[0]_0 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(bit_cnt[1]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[3]),
        .I3(bit_cnt[2]),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    dtc_i_i_1
       (.I0(bit_cnt[3]),
        .I1(bit_cnt[2]),
        .I2(bit_cnt[0]),
        .I3(bit_cnt[1]),
        .I4(scl_falling_edge),
        .I5(dtc_i_reg),
        .O(\q_int_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hEFFEEFEF)) 
    \q_int[0]_i_1__1 
       (.I0(bit_cnt_en),
        .I1(detect_start),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(\q_int[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \q_int[0]_i_2__0 
       (.I0(\q_int[0]_i_3__1_n_0 ),
        .I1(bit_cnt[1]),
        .I2(bit_cnt[0]),
        .I3(bit_cnt[2]),
        .I4(bit_cnt[3]),
        .O(\q_int[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \q_int[0]_i_3__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(detect_start),
        .O(\q_int[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \q_int[1]_i_1__0 
       (.I0(\q_int[0]_i_3__1_n_0 ),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[1]),
        .I3(bit_cnt[2]),
        .O(\q_int[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000414441440000)) 
    \q_int[2]_i_1__0 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(bit_cnt[0]),
        .I5(bit_cnt[1]),
        .O(\q_int[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00004144)) 
    \q_int[3]_i_1__0 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(bit_cnt[0]),
        .O(\q_int[3]_i_1__0_n_0 ));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[0]_i_2__0_n_0 ),
        .Q(bit_cnt[3]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[1]_i_1__0_n_0 ),
        .Q(bit_cnt[2]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[2]_i_1__0_n_0 ),
        .Q(bit_cnt[1]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[3]_i_1__0_n_0 ),
        .Q(bit_cnt[0]),
        .R(\q_int_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "write" *) 
module zxnexys_zxrtc_0_0_write
   (BREADY_reg_0,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    D,
    \FSM_sequential_cState_reg[5] ,
    \FSM_onehot_cState_reg[4]_0 ,
    rtc_rw_reg,
    \AWADDR_reg[8]_0 ,
    \WDATA_reg[9]_0 ,
    clk_peripheral,
    \FSM_onehot_cState_reg[4]_1 ,
    s_axi_bvalid,
    s_axi_wready,
    \FSM_sequential_cState_reg[5]_0 ,
    \FSM_sequential_cState_reg[2] ,
    \FSM_sequential_cState_reg[2]_0 ,
    \FSM_sequential_cState_reg[0] ,
    \FSM_sequential_cState_reg[0]_0 ,
    \FSM_sequential_cState_reg[4] ,
    \FSM_sequential_cState_reg[4]_0 ,
    \FSM_sequential_cState_reg[5]_1 ,
    \FSM_sequential_cState_reg[5]_2 ,
    \FSM_sequential_cState_reg[5]_3 ,
    \FSM_sequential_cState_reg[0]_1 ,
    \FSM_sequential_cState_reg[1] ,
    \FSM_sequential_cState_reg[2]_1 ,
    wr_ack,
    \FSM_sequential_cState_reg[2]_2 ,
    \FSM_sequential_cState[3]_i_2_0 ,
    \FSM_sequential_cState[1]_i_5 ,
    reset,
    \AWADDR_reg[8]_1 ,
    \WDATA_reg[9]_1 );
  output BREADY_reg_0;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output [0:0]Q;
  output [4:0]D;
  output \FSM_sequential_cState_reg[5] ;
  output \FSM_onehot_cState_reg[4]_0 ;
  output rtc_rw_reg;
  output [4:0]\AWADDR_reg[8]_0 ;
  output [9:0]\WDATA_reg[9]_0 ;
  input clk_peripheral;
  input \FSM_onehot_cState_reg[4]_1 ;
  input s_axi_bvalid;
  input s_axi_wready;
  input [5:0]\FSM_sequential_cState_reg[5]_0 ;
  input \FSM_sequential_cState_reg[2] ;
  input \FSM_sequential_cState_reg[2]_0 ;
  input \FSM_sequential_cState_reg[0] ;
  input \FSM_sequential_cState_reg[0]_0 ;
  input \FSM_sequential_cState_reg[4] ;
  input \FSM_sequential_cState_reg[4]_0 ;
  input \FSM_sequential_cState_reg[5]_1 ;
  input \FSM_sequential_cState_reg[5]_2 ;
  input \FSM_sequential_cState_reg[5]_3 ;
  input \FSM_sequential_cState_reg[0]_1 ;
  input [0:0]\FSM_sequential_cState_reg[1] ;
  input \FSM_sequential_cState_reg[2]_1 ;
  input wr_ack;
  input \FSM_sequential_cState_reg[2]_2 ;
  input \FSM_sequential_cState[3]_i_2_0 ;
  input \FSM_sequential_cState[1]_i_5 ;
  input reset;
  input [4:0]\AWADDR_reg[8]_1 ;
  input [9:0]\WDATA_reg[9]_1 ;

  wire [4:0]\AWADDR_reg[8]_0 ;
  wire [4:0]\AWADDR_reg[8]_1 ;
  wire AWVALID_i_1_n_0;
  wire BREADY_i_1_n_0;
  wire BREADY_reg_0;
  wire [4:0]D;
  wire \FSM_onehot_cState[0]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[1]_i_1_n_0 ;
  wire \FSM_onehot_cState[2]_i_1_n_0 ;
  wire \FSM_onehot_cState[3]_i_1_n_0 ;
  wire \FSM_onehot_cState[4]_i_1_n_0 ;
  wire \FSM_onehot_cState_reg[4]_0 ;
  wire \FSM_onehot_cState_reg[4]_1 ;
  wire \FSM_onehot_cState_reg_n_0_[0] ;
  wire \FSM_onehot_cState_reg_n_0_[1] ;
  wire \FSM_onehot_cState_reg_n_0_[2] ;
  wire \FSM_onehot_cState_reg_n_0_[3] ;
  wire \FSM_sequential_cState[0]_i_11_n_0 ;
  wire \FSM_sequential_cState[0]_i_12_n_0 ;
  wire \FSM_sequential_cState[0]_i_13_n_0 ;
  wire \FSM_sequential_cState[0]_i_4_n_0 ;
  wire \FSM_sequential_cState[1]_i_5 ;
  wire \FSM_sequential_cState[2]_i_2_n_0 ;
  wire \FSM_sequential_cState[2]_i_3_n_0 ;
  wire \FSM_sequential_cState[2]_i_5_n_0 ;
  wire \FSM_sequential_cState[3]_i_2_0 ;
  wire \FSM_sequential_cState[3]_i_2_n_0 ;
  wire \FSM_sequential_cState[3]_i_3_n_0 ;
  wire \FSM_sequential_cState[3]_i_4_n_0 ;
  wire \FSM_sequential_cState[3]_i_5_n_0 ;
  wire \FSM_sequential_cState[5]_i_2_n_0 ;
  wire \FSM_sequential_cState_reg[0] ;
  wire \FSM_sequential_cState_reg[0]_0 ;
  wire \FSM_sequential_cState_reg[0]_1 ;
  wire [0:0]\FSM_sequential_cState_reg[1] ;
  wire \FSM_sequential_cState_reg[2] ;
  wire \FSM_sequential_cState_reg[2]_0 ;
  wire \FSM_sequential_cState_reg[2]_1 ;
  wire \FSM_sequential_cState_reg[2]_2 ;
  wire \FSM_sequential_cState_reg[4] ;
  wire \FSM_sequential_cState_reg[4]_0 ;
  wire \FSM_sequential_cState_reg[5] ;
  wire [5:0]\FSM_sequential_cState_reg[5]_0 ;
  wire \FSM_sequential_cState_reg[5]_1 ;
  wire \FSM_sequential_cState_reg[5]_2 ;
  wire \FSM_sequential_cState_reg[5]_3 ;
  wire [0:0]Q;
  wire [9:0]\WDATA_reg[9]_0 ;
  wire [9:0]\WDATA_reg[9]_1 ;
  wire WVALID_i_1_n_0;
  wire clk_peripheral;
  wire reset;
  wire rtc_rw_reg;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire wr_ack;

  FDRE \AWADDR_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [0]),
        .Q(\AWADDR_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \AWADDR_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [1]),
        .Q(\AWADDR_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \AWADDR_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [2]),
        .Q(\AWADDR_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \AWADDR_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [3]),
        .Q(\AWADDR_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \AWADDR_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [4]),
        .Q(\AWADDR_reg[8]_0 [4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    AWVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[1] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(s_axi_awvalid),
        .O(AWVALID_i_1_n_0));
  FDRE AWVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(AWVALID_i_1_n_0),
        .Q(s_axi_awvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    BREADY_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[3] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg_n_0_[1] ),
        .I3(BREADY_reg_0),
        .O(BREADY_i_1_n_0));
  FDRE BREADY_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(BREADY_i_1_n_0),
        .Q(BREADY_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_onehot_cState[0]_i_1__0 
       (.I0(\FSM_onehot_cState_reg[4]_1 ),
        .I1(Q),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[1]_i_1 
       (.I0(s_axi_wready),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .I3(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[2]_i_1 
       (.I0(s_axi_bvalid),
        .I1(\FSM_onehot_cState_reg_n_0_[2] ),
        .I2(s_axi_wready),
        .I3(\FSM_onehot_cState_reg_n_0_[1] ),
        .O(\FSM_onehot_cState[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[3]_i_1 
       (.I0(BREADY_reg_0),
        .I1(\FSM_onehot_cState_reg_n_0_[3] ),
        .I2(s_axi_bvalid),
        .I3(\FSM_onehot_cState_reg_n_0_[2] ),
        .O(\FSM_onehot_cState[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_cState[4]_i_1 
       (.I0(Q),
        .I1(\FSM_onehot_cState_reg[4]_1 ),
        .I2(BREADY_reg_0),
        .I3(\FSM_onehot_cState_reg_n_0_[3] ),
        .O(\FSM_onehot_cState[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\FSM_onehot_cState[0]_i_1__0_n_0 ),
        .PRE(reset),
        .Q(\FSM_onehot_cState_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[1]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[2]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[3]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[4]_i_1_n_0 ),
        .Q(Q));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEEEFE)) 
    \FSM_sequential_cState[0]_i_1 
       (.I0(\FSM_sequential_cState_reg[0] ),
        .I1(\FSM_sequential_cState_reg[2]_0 ),
        .I2(\FSM_sequential_cState_reg[0]_0 ),
        .I3(\FSM_sequential_cState_reg[5]_0 [0]),
        .I4(\FSM_sequential_cState[0]_i_4_n_0 ),
        .I5(\FSM_sequential_cState_reg[5] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \FSM_sequential_cState[0]_i_11 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[1] ),
        .I2(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h005500110F550011)) 
    \FSM_sequential_cState[0]_i_12 
       (.I0(Q),
        .I1(\FSM_sequential_cState[1]_i_5 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[5]_0 [2]),
        .I4(\FSM_sequential_cState_reg[5]_0 [3]),
        .I5(wr_ack),
        .O(\FSM_sequential_cState[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000003010D310D0)) 
    \FSM_sequential_cState[0]_i_13 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[5]_0 [2]),
        .I2(\FSM_sequential_cState_reg[5]_0 [3]),
        .I3(\FSM_sequential_cState_reg[1] ),
        .I4(\FSM_sequential_cState_reg[5]_0 [5]),
        .I5(\FSM_sequential_cState_reg[5]_0 [4]),
        .O(\FSM_sequential_cState[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \FSM_sequential_cState[0]_i_4 
       (.I0(\FSM_sequential_cState_reg[0]_1 ),
        .I1(\FSM_sequential_cState[0]_i_11_n_0 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState[0]_i_12_n_0 ),
        .I4(\FSM_sequential_cState_reg[5]_0 [1]),
        .I5(\FSM_sequential_cState[0]_i_13_n_0 ),
        .O(\FSM_sequential_cState[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04070004)) 
    \FSM_sequential_cState[0]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_0 [5]),
        .I1(\FSM_sequential_cState_reg[5]_0 [4]),
        .I2(Q),
        .I3(\FSM_sequential_cState_reg[5]_0 [3]),
        .I4(\FSM_sequential_cState_reg[5]_0 [2]),
        .O(\FSM_sequential_cState_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \FSM_sequential_cState[1]_i_10 
       (.I0(\FSM_sequential_cState[1]_i_5 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [3]),
        .I2(Q),
        .I3(\FSM_sequential_cState_reg[5]_0 [2]),
        .O(rtc_rw_reg));
  LUT6 #(
    .INIT(64'hFFFF737FFFFF7474)) 
    \FSM_sequential_cState[1]_i_4 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[5]_0 [4]),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(\FSM_sequential_cState_reg[1] ),
        .I4(\FSM_sequential_cState_reg[5]_0 [1]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_onehot_cState_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF4F)) 
    \FSM_sequential_cState[2]_i_1 
       (.I0(\FSM_sequential_cState[2]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [0]),
        .I2(\FSM_sequential_cState_reg[5]_0 [1]),
        .I3(\FSM_sequential_cState[2]_i_3_n_0 ),
        .I4(\FSM_sequential_cState_reg[2] ),
        .I5(\FSM_sequential_cState_reg[2]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8A8AAAAA8)) 
    \FSM_sequential_cState[2]_i_2 
       (.I0(\FSM_sequential_cState[2]_i_5_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[5]_0 [3]),
        .I4(Q),
        .I5(wr_ack),
        .O(\FSM_sequential_cState[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000E00EE000ECEEE)) 
    \FSM_sequential_cState[2]_i_3 
       (.I0(\FSM_sequential_cState_reg[5]_3 ),
        .I1(\FSM_sequential_cState_reg[2]_1 ),
        .I2(wr_ack),
        .I3(\FSM_sequential_cState_reg[5]_0 [0]),
        .I4(\FSM_sequential_cState_reg[2]_2 ),
        .I5(Q),
        .O(\FSM_sequential_cState[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBABFBBBFBFBFBBB)) 
    \FSM_sequential_cState[2]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_0 [2]),
        .I1(Q),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [3]),
        .I5(\FSM_sequential_cState_reg[1] ),
        .O(\FSM_sequential_cState[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFAAAAAAAA)) 
    \FSM_sequential_cState[3]_i_1 
       (.I0(\FSM_sequential_cState_reg[2]_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [2]),
        .I2(\FSM_sequential_cState_reg[5]_0 [1]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_3 ),
        .I5(\FSM_sequential_cState[3]_i_2_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \FSM_sequential_cState[3]_i_2 
       (.I0(\FSM_sequential_cState[3]_i_3_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [1]),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState[3]_i_4_n_0 ),
        .I4(\FSM_sequential_cState[3]_i_5_n_0 ),
        .O(\FSM_sequential_cState[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC00005F5CFFFF)) 
    \FSM_sequential_cState[3]_i_3 
       (.I0(Q),
        .I1(\FSM_sequential_cState[1]_i_5 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [0]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000770F00000000)) 
    \FSM_sequential_cState[3]_i_4 
       (.I0(Q),
        .I1(\FSM_sequential_cState[3]_i_2_0 ),
        .I2(wr_ack),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [5]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80000000)) 
    \FSM_sequential_cState[3]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_1 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [1]),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(Q),
        .I4(\FSM_sequential_cState_reg[5]_0 [0]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011101010)) 
    \FSM_sequential_cState[4]_i_1 
       (.I0(\FSM_sequential_cState[5]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[4] ),
        .I4(\FSM_sequential_cState_reg[4]_0 ),
        .I5(\FSM_sequential_cState_reg[2]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFE2FFE2FFE2FFFF)) 
    \FSM_sequential_cState[5]_i_1 
       (.I0(\FSM_sequential_cState[5]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_1 ),
        .I3(\FSM_sequential_cState_reg[2]_0 ),
        .I4(\FSM_sequential_cState_reg[5]_2 ),
        .I5(\FSM_sequential_cState_reg[5]_3 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_cState[5]_i_2 
       (.I0(\FSM_sequential_cState_reg[5]_0 [4]),
        .I1(\FSM_sequential_cState_reg[5]_0 [3]),
        .I2(\FSM_sequential_cState_reg[5]_0 [0]),
        .I3(Q),
        .I4(\FSM_sequential_cState_reg[5]_0 [2]),
        .I5(\FSM_sequential_cState_reg[5]_0 [1]),
        .O(\FSM_sequential_cState[5]_i_2_n_0 ));
  FDRE \WDATA_reg[0] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [0]),
        .Q(\WDATA_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \WDATA_reg[1] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [1]),
        .Q(\WDATA_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \WDATA_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [2]),
        .Q(\WDATA_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \WDATA_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [3]),
        .Q(\WDATA_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \WDATA_reg[4] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [4]),
        .Q(\WDATA_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \WDATA_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [5]),
        .Q(\WDATA_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \WDATA_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [6]),
        .Q(\WDATA_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \WDATA_reg[7] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [7]),
        .Q(\WDATA_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \WDATA_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [8]),
        .Q(\WDATA_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \WDATA_reg[9] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [9]),
        .Q(\WDATA_reg[9]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF1F0)) 
    WVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[2] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg_n_0_[1] ),
        .I3(s_axi_wvalid),
        .O(WVALID_i_1_n_0));
  FDRE WVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(WVALID_i_1_n_0),
        .Q(s_axi_wvalid),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
aVqOWmO2kbox0mE/FSHanEwKobOLQe90r+hmAo7nMLK+H7E7JJ1EWre9SQ+rgDCGTqGtAOcd2IYr
LnrfseYON6FXaWZqE0HNlTcO5g+Wvo7WF+LIbHDGPhQJOEC3FSFPFsOTr+1VfBDlhvp/6bDHeWgW
Hu+icfNGcKMPUQgfenc=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
o1DybZijQUNK+s7pVs010qjGCm5HEM19zKjMS/42O8MDzgi7b4P/G3+dpd1I77aC8iSEkJ6TNijV
+saU2J/tjzh5rJtpo1Azm2qjzzXLXe8DbTipJyIiAAevYgADjSQ1pqdLHiXeTyG6UK1SFkTtbmix
mR70qID+xjfSwomWUpgrQX2nVH3kzhyMIMCPSxiWk6VEddz8Nub8nEJJo9MeBzoreGokLrHEcFdy
8OPxftcYu0qhyrzFayUYgK9OXYM1kV5Lkcl/Fh8Bg8WIrZaPlOJsYbAcEMSuqTsJKsY4GPlUy9aX
lW8+1VVyKRG1e1HjR8/g8q/QIfPd//r/yQ/GTg==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
RRjECH1hUuBwAgRdaCldPb2kBTT1oI+6s/r0yPmyiylg9NFpf0xsHS/vwCr8H8YcSaSA8jWUfYcz
wFO1QWJjsXWaFdszTZwOF3rqScb4Ncl2rq19Kl3yb/2FfSsNwONM1E8UH6DbpCph6JWRqesFSUak
xBtJh1zbE0ccEYtqgjQ=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
SsDTAreRtzfQsTKX5xmVyBU4PdmRNmD7I66peqVgSdEcBrG0ifJiliFTNK82WAPGi/43bgege1qi
SV1S3H91SmxWNs7nuKe5jB1DErprTbHGrqYmZ432lOmLFnNEsQqtJYzqQIGWEVVjR+1VYL1FqcrE
67KpzX4k+LVcy8Oksde2sTRkykQnjGHfdbs2VSwSwel/jOGztRgkIX2MvdNhXnPQWGZz6qFK5Txw
kEzKQT1i4J/6WxZam76vBOKvQb1qsnnLtcnJ74pc7YzGDF5q8vtakqDIVH8OZ0U2IuTRJcGX1AXd
r5UoUFnJXbTEnA/LtPU2sGiEMdlS+p0vttqUhg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ERjiV8Y4eTDePHV5K2Q8JgemkzXS4Al/8qsNpIHIx96bzs9hVwTlRyQSbz/ZROppp1ZBvKrxPWNJ
o/VuHR1FVmPPSO+H++FzbR/j6vRi99x6YJow74ANwYObUJb/KbKHbdNMkf1KmhjqJqjMzHOLM4iu
hdqENbzKVEze6RoN9T1+C4/vQg6J9a+GRF9Zf+RgUbaLGAGf6M2OmSV29v6jWdAP8+pG5D1qQdBo
19hHe8Vg+6rs51CT2gm45ONGhddapaAZSJaNjUa9Dkc0iqpfN6OGwgCRtMC8MiMddYE6yJrJGu2B
XExbeSrUFJ7tmewbLwnw61H+Yu1JFXNj8qQXIA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
MruDWeQouWio+4ns/wWveq++EhvDeRPJvtV9QT58f7ifwpjHAD/8Blv6tqERnEL91Ir8f2gAFKCZ
9S3zwEU3R5Nqae/hXFSQpiWgkvXeYV2wM0Y7wBnBLx9YW1uBk9ttk7TuQ9AWkAlkIcrteurSeg/r
ZltM08ggrfxtCLLttE7F//vG/n0GFl2stB1pO+/AUrCrJ82gAJLsRWPNxW21WBuk3bTY8Xw7LHeW
Oz3xvsq+YlGy+H9r5u/ErfGeSVIZzqJME5Rm+dTGouPW30HuAdr97HniBRat+EJ/gJ/DJGBLB33V
KaaIRxRLqGhqhJLRnRhCOjPRpNSMTsfs0VBQ0A==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jNEAlYRVlpiwqmb7RhgNiLSaSZNezm/jmePz56j6Njfz2FS77VVPe2hBgaoZB7R/0u1HHTnQNTtE
UEh3nXlo5MXYlZkqGrad8hFo8zLCbAXmPclS5j2SGa2y8Qc45E/81nGkH1GuV5uPJwkpCNtN4o6G
UXcWqqsLwwNEYTaU3xF6wTGe5fEnJjr50WU60D8D4sVR2dEAyCxDE9NMpfRs/tASyu6rOWr1PcFQ
9bH48S95/OgT83TEXIiVlHnWQWU1feRrBe1xYTxw+JwxrRXc6XCIJA9DKW5ucOwU5rRD/LPXAs5Q
oV3K1BvEKBj0WReM0/iYo8YMzEpZQ4M+FXYBZA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
MAepI0LtJ1S/x3AQIc+Z0ErOXLYn06JNnJkUOArh5w+6wzYi0VqM8APVSLtlQv5es20s9GtFAwZ0
ljjUQj+Lj0KpPg3fF5DyEbOk1HsXdzW72gFAO8eD00ka0lKqDaMbEX0V4FHdjVEIsMV6Qs7R8bFu
zZHBYf78zRPkvVeuzbPbbuBXCH3gWuMf+PS7yhnv8O7vzGsrsbLchQhCKDiAIJ7U7fEXLYVNG2QB
BZdySDCBLbfvQOBESpzjmo42yfC8Kc35fvS3vQIJbJ/xUlVWV8n57+gF2gAklGkyUtCBloYP7fZZ
TeZKF1swnvyeQPPhnZWw1E9k5RIrcwkZchWym2OQ3j/BLLAURq1IrMiHHfQK4KV5CL6mFbO7ekHk
hL5Ov6fmmSd07k1pe/W75L6dW8r+vkK3iNrhWYGEhKS3oEslBx0RFXKN32J2BrLxoedUQ7O6fE0Z
+7S2gt/XjTETd3nB6LjuaUlTwmYERe2hQO1WOhb1mAjUCUwAAbrAv9/N

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
BN5gUd1lOhxu4K7douzWMmPqSDQ1N4wU2LiHlwJpc3sqMBLPrvSypiYAutYqHxJOKpQS+COa4yiO
xMbh+BgL4Hk8rkGPkNobbbYes0QNgArglJmUX/DzDnQEq2SH90NwceAUMZNfBYG5RAWpcwtwJAKN
od7ASb0vIEF6kvMdPirf8VtQlYBycc36aMRVBREUx5VhfxKydwp8fmkXSV69h6uHBxx3kEnLfDkW
YxwroBaxxq5ZctLkcKDDW6XOBpjSVFRTpuzUeGhWV4F1SJ+3BaFe5CGdRncH3ZFBkZu7AWPx+gzh
FIB2T0EghfC4xHD35+NJ3sQvmm4QCZFfqt+2kQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 145872)
`pragma protect data_block
H/EbLvHnjwrG+l8HWTHh8lWD68+C2NySrLKLUIMaUDuAgwFDaTZLAtVmfA3duQ+aWNljES6skRRd
8+C1Khb+ojO/0jkIO3ee9sEmfKOykMLDslm1uL37KsapMCGMOT/BF5jApJqB8fa9utr/mVHqGl7i
84Kh5PjE62yO4PsJzopQKZUUHJwjL8g0b60GHpbbMQ4ih1gQOKRCQ+IfExuffR0aZLhMinZcys1Z
rXhPxg8w6KsxYGzGFbgniUK+jW07/G95ze9u3WVi/E5gMPGVlL9ZxSgE5UDNS5LQfpMgGFwAXAL9
NdNkXsJGQXEvRHZ5kwohdATRXGpNVdbYTbBFinAAiA1UQwTX+DRs/BMgJxGQbR5mb4xRE7Aeimz6
WYB70KihKRTxgoNPvARf41w1DJS2dkPvBoyhoAKC4YzyFyP3SNifSDiVuNQ05ByRhfPncp68OVUC
j3iZtK3KZ/o69uGW3B/ktgKQAuSCgWKgq8nA0K+mwlVZlVIou9qHJ/hpIfFDWUPDSg0vMAshS4pK
pE4FAUnzvUXlOfGwHvrcic7anU/xHiJHyq8a8heSmPQS5fo5UJARlbnrRi35vLmtPPjMPDv88nZq
Xf3mI48L5NqvBEVO7AUfAL/x+3uax1vPKHMY5TTVWfGuFUKK0PCg697L4uMBY+Ptpm8cGf/5xA4U
I6874kLUeZc11kgNwRGW2UcTQY7Fr/XRC0CJ+aBCqODssLCN2MN9DFiC58RjNI7goVAdcTaEaucw
z0xyHiJhx5J6XZ9MzG85lBbIOknRTbvnLxuqjp1GPFvM742jPUdfXruQ1utVpDbrg6xQD8w1IUFS
jWzmnMDHOTbub0ZW31Rw+/fp5Q76VlqITsYq6dnW6EXC5LpxrrdcxCsnBayzy6epiK9V2WW6CpA4
mx4lNo4+8B83PQ8ZREk1ere34q3DucmbZNHe5Iha9DnPDWXd8MkPd7y7HGeddECsCvKF8mVwfZ9R
G0gfiPAePDvvB+PYWha1wcEYPF/n+DTtWZ5DJ8Z8apWW1D2h2X6Xv286FHmxBj8wbDESadsBOF4K
EqdAcfl5kaYmnHeW97TptpBCGOXtbtYLiXo+Zy7yemcVcQ4DzUBq77Rx57GWkxO1IpmURJuqYEZD
LpCmzOw6nPhXkqVTzT5uxLt9JQTq30BngWYVmICmOaLupSDjLkh4naAop5OAsoWVMxRDFQolS70T
SVLlsL2rg6wVfnMXFxzFqv3Az8RU8m4m7wmxFSMP6BnBkK73SF/Hs5EIQOamL8pqrQFowiRRIc/C
+j/5SgYpqx31rbF/Lo9S7qQw5N57kRDAAWN2gmd64DaXZjCK1Py6NppyOPUajyGXg66E4FJAsBkf
bHVROkSy96qgKTEub9j4RWTIdxQn3UFM9Z+HDyKcAHDivIJPJQPyMHLzWpUm/UOcrOSeCsSY4eYc
cEsT8jImXRraYnZPuzMi15OfWcyF02zacB1EEis27HmeJdXBN+kIV6p6oCyKGItWVN5U85usL9e9
LsTUi81WURLl5YQEq3HmAUt7KNOHcXswbJBhTpw0h4dHp8ax/SHAp6V9H9Zu9g4VklwgwGdsPORt
ruhLFQDR0EWRJ9Wmm6HSv6jB+CILmojIaY55NVFN0siF5nPhIhfd88ZVpg2mkrgqn7cY1LMOiS6S
3DswuODqoAzWkuW/rGDMV9kiclp4vbAcHWhCwi0kuNBFVqUj01P3hg0ldNkQAJZqZBOTljJU13lD
n82n1Z7ck5Vy7Sf/b1OI6FOjIItck52S07cDiu8o5NQ/SrbACtrKuwWnhT47hu3MhaP88pg/p75h
YK3BWtEHWGtL6c2etuukijQZfiDspCV0y1ZCyVMwrhe876o7nfVEZbgrQjPeyH9u9fWSGIh89r52
On4/LWLX/BZ9xgZUynfDlk9K5opFJxWINqmMW4f3rqrrFL7Ey0kUdmCkkg038XFHvpVAu839Vtx9
F7alRHvpiTP0tTOfbobaHEamtmJmCmRLQN3WJQCEyLR6rDLHtSiFaNRzRhORqHVjnNkDSDG8w5zy
s95wVanQYhNLLdR2cBlqlYm9CCyxOUKyGbD/hvO5ETqO9fVJqsDL7z5+9MP8D9ppBv9VK/oP0I5C
Pz/pgspNj7W4sVdK8pNnX+pZCguRUsl4wpAGFuFiteynUHXeHwssZIwcxTHzXeVNPrX2Ovilbd5e
gvBMD8NhP3lzAErgfHCEr+YcTyeOnjgdcN1fNgJGAeCSVoBxwTfVT5VtS36fLefIzgK3XYewJ34Y
ZxvApWYVgBxywE33fbjPoVl9IcPTqMRPNSKz4tRZJwgu5anwtuwI0W6ZQbj9Wt62gLzu3wltNQAD
YJyDX13oD8Msr84jNTOjLgovAeLTlUOFTFG3NE4LTD5UDmFr2gGZMyrwap1TdiMEPfELyOjt+f/C
Njj2rXGtAWG2nQlcHzSAxhW/Lp6VSbMzY3VqOoSrJcKFLCaUae3OzqV4KE8pSc/lICEqezMeTTsJ
pVT/fFg/krPRRXfAIwGOg00TYOEPObqkQYJtwKTke0jxvqwchDNk1IwXxPw/nULYaujhllopRTyC
nAEhFADZM68ScTxbWCJq0pev545tFsnhNJX+btsA4QN2l4Z25llW0jFTXQWSs7g01xbDxUDIycmN
xyypNvK435yvWQX7i/WZuDTIyMnbugKK/y5KJhbHgs5l0yAHhS7KVEhWKmoN6iAupGWKf5KFkBds
qLJsNafgmjic+GeycYv180t728dAF0uanda+so6tZH8YJSCwcXwc2WeaCCpxdHCsuU6t2NFsU8zk
xBrT7jeVOt7qX+XHuIDR8JkbQfEqJK5hJzBbR24ESHiaO3CBKAv0aC/3wjGmLwyFSgK5C6hH1WGf
vdyeiIi90n7c+Q9gYWgMj0bwU68dlfb7MHTIjbni77OWAyMhadzBKGIjoOeuGNB6E/uOYdGy32cp
+shb46BEqKdJd8rgGoI7u39keizZiQbTUuKddRRklHNn0MhU/PyDEj8YX5H1LkohFsJTxun41ILQ
n2PPIGFvgEfXwGGOeNmvIjKX/0DUNYq6LWz13Z+Vm7rNDs3v/GWsLbQGm4AWRdJ5Q2dN7RqsnERR
T+7aJS7tpa3WyWDyqOcGJtEmkTQb80zOTE9MM1G8eij8nIx0Pe93f146oslTCQvtx5fWA+NA0vIH
f6XcszhDzrDOSgIBsttBeA7K6UeAfq4fzZxjqeOQxOx5FbhuVGioyJomq2OX06pNjXpBWP6AhT3B
5C2Y/ExNLIiz0CvPLw1NdduSYm5cOrpHD52qVVP7r7Ui+2TTiXRuCSU4v3XutKUVkE2QifhyTD9x
nIR7xn2el2N1dxcjf3G8DdF2UAZiYSRO7ltopOvWlXFka6Dg7/QiXLXM7USu3JnJdE5MgX7KQvhn
ZAaq6gbg/hTvMWaiTyc11Gm1axli6NqPHFmTzsHiuF0tBKYf3basu9GwRybaHpPYeWB/vz3y08Nr
NipQz8N22mTuGMlG4b1ZATnkve7O197h08gQNOzHA2y+4m+Cj6224W5xT08n0kgvBwhQvRx8i1b8
Qi/Zgy53slcYnV0TwHtO7cW6727fZG9BTjv4TErX28E0KqyTnM6z6rHHQeSkAagF1F4hUK0OIMLT
uJcNhAzvRW2PtdRUSoIjXq69UTtbaOx+00HemwHXUYPWVMaiwce1TtjyNRr/p8g8svfnh8j3BH73
Ekrx2OPjkmcPSIeXfD/Kb9JbTOViUtEEA64/Ynu5S/tMt4q0CRcxvnUX4tab7ThXwqBhe86JNXiJ
dI7PPZ1vzLxKUD/AtxB/i/LzC8O3bVrvTraBRqw/28sJYI6jurf1MIfbqxymyOQPwZ/DFl4Plq4D
tcu/fvxkpy3aGG1RM62R8CduXwu53aRiEb6kBIzs3K2rlizFSCPLbfRZZAmPcSr5R58W1ZHOt8qE
vdC5dceKPz2RUi/hnTVEYo2TNALLflFsm9yZ1O5PGak0UTK85NhvfE4twZyk9Va/1ktJ8Kh/Yl66
NryahUdaiLdBDCbzdoBTHhiRBMIm5qnVG//eyMJ5NRG6jVExhchD0HrgeuT0xuANJ6SUDw5CcvZ3
ofLzGZm4hhqcyoaeGbKb77M4vDyxv+3rrj/ZlT0K4M5s3Dij5VH7ov0/AHgStoGPYsDnAA0DtKtj
3PakIONzHu7CTPh0QW4EiF3Irte60bcUJm1+uYAZPgW11T8yyx/7jJXVTQQJb5lzEszXWT8Zm8u1
SeKvMIL++O4lF8WKkodv8Y81PUXji3mGiFE/vDcjuXmDaa/RdVbHDtlIJGPCIUvpfUNzIMHH0xd1
rCzExgXgb+qZ6/4YajVVhjAkgW/jzdCQ3HkRqsZ5kv99mR6Iqb4kFpEZWSxoB1U5qwiaGNk56WxZ
skktZWOfoFg/k/nV0mFkQrNo70FZWPkzU7nZUfyiPebwYE/rMYYg+cPHnHYwqxMbhOLozKKXjU22
OD6+AlpyA9d6x76HIv2WD8zHVeKpG+L+X5Pn/tiM0KtSB+BFKhB+lBCH/pPXS+dwj7qTuIKhMjtR
r/FqzlE73DLOMXFPLOQFZ3uXU7rHiLVwdSgUv0sxZnTNzIckh3IN2rBp3Yx7+92VmN5Kf7GZOxiA
eRe9uPhZ+XmMAW6iM4y4O7UEugpVYCu++f3fltVp1U9FLbWPxgKuiIVQDPjQ/SLk0IwkLzNxOSaG
nMIIzmf8RPId/CExzd0Zo7b+6yh2NbqhwYhDn25MiS4n6xkUQFHXU00o26+1pSvNilMys0sdloE3
ZjVhf+7da2JdWPl0QX1RBb5U83it73HJVQyv/We8HfdzB4pJvq4/3myTukdm5F97877WwpdS3yc5
TwzIn4Blv9WJfwWcDXZ3L3Q5gWIqK03U9pi5jVmv7SCQ2ok5zAe3X64x1fOEAd1zofto9H0JB3Mm
jF/y0Ft/LTInYYJ9zjNwHgnzDw8NjBoaDYzMlM5pSpO3/4Q/8I9a0UcsGVM89wHhe/AiWyE7sRzL
ZSjRXe4tiHj50S53IqGgRkno5EE2fpPnQ/uUEVjq0+2ONIcwqv+lZCUkfxEwCbWzhVmXZauCAU4S
14VrASNw92nmAxzgIxAWBSKkrrLXMs8oZnUT0SQW7uiakwqpl7+3JFmZUSYHsYP77pn8PWYhdfdI
FdkR+pi6zc8JXss45b5gZvutCHvHU5OhWFBDsenjhmyztzyGMEs1c4GFG53yf8lUNO4FXeQ5/jcP
C94N+5mGLmMXpnPP5j7gKlwWgpzKCzacF/I1iKqb3xCpg5I9dWkL7aDjOUSPZsrOp6AL1oFgpAHJ
nCWSG4s9ZfyG6ZwbOAsdMaWU5TDe/N1Wy7IfckTgt/S6to7zltYHMiqy4yTgHOetpxwPPKxQuLy5
wkwhOKBXaT4p5fS2eoEgo8zG2gHJzcuU4YmoXlvRFIELiKRvhG/7oWHfGQHvF1iLRmhs+TdkVOYC
42bbF20VZNn4WuPvluPmRhnN5408rUCoZvoldes61NNcReR4OYsaGS6xw7H9d+BoTDC4fXdywcHn
Rsgeb84VsQTaj7/PCu7njkHHx/VqRC5G3tD37ShXa3UlFfFHJ7AOtqGFxJhDBQmoT3ncwJdBFQi2
UGMDQlVmRUGvpJC/VGlhn7FQecABov4TO0HnnaUvhgxppdsvimiLH/nzch9yv5VrYrtlmUKIXGhO
AhALhHE/PvIxX6HSVcqrdJZ/QkEJa2Gi97zef7QINQSZ3TR//aNfokYPMt/wN24/A909k8pFWNss
sN5Yb+ksH9sCDRnHkNV8TQ9hRSnS1B4Et0soNjU75xRDeDzVbt0Qnsw2ztLccukA4NxmSbQr/aJJ
2dWvdF+w0sAIH72RzGwfwmBpn/PBOD4A4Xvog5GpfuEsqwuHjgZcnkCLoZqu5335UZKoqUnLITdH
yMrw8Yv8uKJVmwxFCxqE9duvBA69dT0MEZwrrot3310S8U6tQCyvvAzcllKfwo0FQJPM5u3mfl4d
B1wIZHZMHzzj6VLDQ9HUoUdQrNfD1/aXlP6aTcKSHXifvuI2bKgr03ppo4sFDLQ6vmhGkGrif7Qf
S+zRF+RfKOpTcI8bt0U0+NLODilRce/65Ir309W1f/j7IZydypdbWngNxzQHJGISy9C8lZyJi9mX
DD6dVm5dmXQE1KkwVUOa8ISwfKAIgKcAiPnTJt4FNwFtZlyGQyn/VOs7lBmoaGj1bKrpgIFOvkVp
WFC78ATTsOkHf7cTJAa1dMvh3jXiNvAVtkvYNkoTt3MimtYazQ5gbCvE8hNL9fCE1H/eLI5t1maj
hs1UQmrAnxA4ZQfM8ymJ9JACFSPrIoJxpRl03QEe4L1+WBB5QDkAoZw7GjiG4JXBIT4ycAbiVPbb
XSHudiBmcqMuoJSBAgT9DsPO0p/pQpbPscFt5BnOZkl7+l0q3kv0AASS3H3+wF7oPs4DckZOZt5w
E40s2qlIvGGReZn7YwzG4O7L1Lt+XGi5QqHL93g+OVeV37R36Mc3SEcsGmE7fNjigxSsKVmxyjjS
/znW4KWPsqL0xQ4VkGti9ERVBli2iK4dBdMMq7GqgqhDjmxMxlVDkq/FerEv0yzqvwAPIOsw6ORs
kv1r3tLZe2lIyDdGUVX+/cQzd0axxnny/OrX3dK6ygpcy5Nl/Q+JiFCWXBEl2EAIRBVl/A8oQo1n
DV85Ks1hWAK8ApJZ6XJAEjtwOq/hPcGqxEZMCAFMkj898jUZOwF0EjW8VOx36l4qnmVQ/+DnVbIY
PydbLPCwLIbkuThHjrHXicEA3gxlyDqACnLz8Lp1FF9E20WU0nXrOs8gVPdR9brvjEYO3L+zk80v
m1iUOGqByvN3PZxDGOfA5D/RTQWFoIyUYRNOAsPx1G8CiwuuBzc9nnYvG4178SVPDl+BCYtE4UKU
+luhsvRwFU0dDileELWSFaHnbaSKgPqKWJmUil6YzRCDnb5VPfSXbGYSRqKJLsXD3SpjhvvowdyX
cMgfPBvZHIUdVTW1kv8xbwkR1O+lnjE52sTbTrr+qmxZxLboo3Vjxhpr8M7nGvOxK06jyj1mQckE
XFbc0QMfYAM2Ok4eFCNIJGMmtRXDKzDOLSZYfMK1dbJ2nFwOnK+FCJ7m+LEbZWP/uxoPI4kH+4oh
LdjqoiCcjpojSpFdN7TXCY8jYUHhRofSQ8Q0iW/3Gs0E2EW7BD6F1pwls9DIWy0ZC+YCblNMm35/
sXN2hmpB3XWL/XBp3c2HwXVm7ERPPErNSfqrYqZo4ACDDCOky5hotJRTumxlTD6oG3iNUMnkfUiR
+lenmVNZA3ezMSJ2OQX/LqBdu4If+Bu1dN+Il7tD2ipYNGkfdIFWiyZRAiisVo5sYGLbvptl/ncx
UDoagA2uStRj5gIdBB3adxJe1vKzukbV+O1UHVvg5548bQ0/TFnsg2wRWD1gzBmMMhDaAah4/NOP
tBNxEBwqb3GUHALC37HzyqR3+RhUvybbYiGhz6vj1PH8lWUf5+90sigSMgsNtwrypR0L/12hHNoa
y5j9Qr8p6ARjbdRXOIBZ00pY4ixgwA53HtV50nwvuj8d/kqsGOitsBoUplbvEhg6DqaF1kMKUfsx
cTuh3cYIYOSX06uELaToWqbnO19V7XTZti2sExVyKq98aYiAtCR45QSdaZnufcRKRdCaaYCLsqJG
mtFZlSHF1OHOLPqsDNph3nvemkV0qYSxgENuG8JAHiunj3CWgyMfcPiGQH9x7Aaoqjdt0ffR6HAd
udfHIrLK83b1pLoUOXLovnLV/WzdaKsaF8gz4TD6WPN8sQV0+YqIoUZrmDoKtxZjsKmkZMN/x6Oy
Oc9oNxnrOOnPVhkIBp5HSlkJ8ds8Ww7gK73XkTA/0F+8shDeWmyenQYDcBdClGoE3fCkakaD1QLW
b5sgvIAMrLGm+ra70pIGq+kwu7vOlpqERnbuGm9Soz6dLTeaHUDUQsokpILGnaKA4smgu8nuLZYS
zO1USE9bEGFKh0iU8KE815sPw3kwWeMhx+vyfx2niHtMk4Aa/4xocp2HGIE0dG0JQesKaqMVktBB
0Tcl9W53wRyNIK9z8amAKLQf1lvr/dLh9XwkxuM646f715qWqL0XzQTJH9qx4HB08iJTpbM+gxod
zubE/hwIot0zAVaHBMU/BopBXgx86ShQTGqfzYJYt0PFokVco5oeux0WdvioWoohai095JNiEg/n
PbKyld6VnCSNlPFjP+a3d/psLaBM31nkJtLyur6wjnB09Fsf3YHyw2rL5L2CTXIgTaxRu3ngrwEm
Xi8BjnYQnleN8EtQSOKff/NHiuhrxeo9b8qUZQPlvy9ASdKiRV9EeGtm1kPgX/lKizx6iaRWy+Mb
qMzPM+F0B9LU3yY7OrpUeh3p9oRC0/efHBRTRbOoN27fXwVuXxiih4ff5VdVyYwwzyaegKedcwOY
+LxaVcs3gjKrDyFny/5icKxh3/1VXlE4sC1uWmvKtTCo8sevhXPTdVQeVj1ARNsUwH/UpbpOXbQN
gEFpFcXui1b5S5d5Sr4AfNpJZG1Q/Uk9gvQOu+RQd5rKvP7AQbRTbMRBV5wGm4eTi0ApqNood702
pT24/633kxlMaA17SN2BK9b7MzszCj377AA7LAl2oCq/+/Nj54VpC71i9QTHMuKcql5lR05votwL
8emHZ4M31wrpFuTgQNFsb3wgKlxZbSpGg0DwWHc3gPsTxCPdB+Qcija7clY2Jg3jQqiyTq8s+Npl
TYZqs5WfSg6Eyb+dDIhanziXq9gzZS7NxgUcgRJnBg0M1sH4x7uOVT4aWu2Y6nkzUDu6IlxMhfbe
bsDoP11UEjw7ijkQN1YX2tT6nuGoCq5azQLsOIo7GaQPlwwZvcEeEmp248yx23P0EbvcOj2fCBNq
LuTUPx0XVmoWwPVGKbYOaVadPcE8/ZeRiSkI+fm1TiFS8hv90CMejSEynXk4QZnZkSLvgGItivtR
nXPdiv55nd0OtT3KtVpVCE8boOIWLc0gfAAEm+GJMv2TtZoDOKH7N2FV6ykdMNp25rqMKZ5PEjUx
ubCgWk4OaoglyN11dvBtBLx8wgnbkGmuovq5AzUmDGx+Q+CQ0GKKJBF6gARhURMSbyfarLe2Ly9H
FsEgmHzIdQRA6L8XHZCXl/GTHdDdPtx1RP+3Y2IfAVyY8GDKAq4w6rbAcP58C/L9Fbp6FxsiB5uF
E0aihi0czFDHzMIZLIoNfKRxU9DBFc9olpHk+XhIbRdWHUZHX6tSTgor5OICmaRvrzIWfjn9j/an
Q4C9UI+O6gaAd0ESxOyYSffM38zMR86kdUJ6a3TMe1LbnaHyIsoB3hUzuqiocrgei7RD7RT4p+ye
NNGglynLSgN5XyZToEGh0Y5QNDhl8rJ9MedU2PeQvSBrh2SrqTGO4IIj+NoItx4Z7NXQBgOh6TFZ
E4YaXBc7k2Ygfy9nRzMka0bXexKwE5+eP8JugcHtWQkiNY23q/yby20K4XcisAP49wFm7qJ7vYOh
wsfFyWiD966Tkjq5NOvtx/9nZwt/90hzzT4ZbREA2Z+cSjwUUev1iJJnYclm/yV+GfR0RZ7xUxpL
97dqWlfnKShHaGUdy74BpGVRA5MI+QOp4PUVy5oJRQd5fkD0ntZvOOSseyl8oAnyhcknSfSke4l5
o9+c6sAKLu5zPI+uTE0r6qslGWMESeHhDlGjqD+AYflM++bBACO24gxvhw77BtfUJiHnkg5vy+21
e2bNQ2IexMbMYHfsPWcSzK874/ppTOYmt5tvjl9jBlZ+vecBQziPSgUUB1If4xDLnOdIbsZIbgPF
UGBHmShCWmnAIgsjWMsbnBe/Fr9W9uRcn2iYkRhBD1g1iQWxhCdwcjurFQteNpaSzdETTEaKVEUZ
gBG/SEaP2KkiOTSjWHoM1yaD2gkXVrNSX8wQQySjxZCGKi45Q2PYC5AiR3QTaVHijo9RlfSDe3fh
6nfdVaO00GYEkbHsew7ej7Lfk5PMhKhLmGh4hvPzmMco2y9jRVaBqZmSfybsARDlM/U70t3OgBk3
cplILQDspFOl7qioNnwTC0zMDy24GnyttiqwteoBwqs0gLsuJ20JbdS2MZ9rRqTS4Q1KPfY/Ql+j
tv6xRdsEwv4S590rRrpukWfcOk/JemXKLeQ1QruVQIDqi/GvlquC52Lra9N1wraLbZ2gse0c12b0
7hp4as2+EssQv5UiKHbWRjZOJ3SG0FL6vqvXtIdt97a1Enp/MecN7GFIP21dMl7qDIavCyo1Mjf+
/Az5ErTIF89MRnB697/pOzGKOutxSokrLz7V2u8+gVRQJ+iZA/PZ7iX7atck/4e4NNIsCmDfmhJZ
dpZhKgcHBiQBe9LL2+6AdYNeC1sJAYs//J/PLEpQDKTerx8MMBRbV6S7cDb53pQLJYQFCdKY5EHr
eEuHxmKJLoqsyZh/4ftdjE1PEdYjJTkqcMLsmtMDH75zTIPVWpdETz4vteAZxNiCBVAwNSplRu4v
whE7bqpQVdERBXvaHFkVxVeQvkdKaZUrwCQ6DodvsIU38fSj0g5P711klXaUujZwpAPI2FRNfOq6
50Nd7YWLYBLnYcc7iOmaakOeTosxJkntt4zqSnpDAUsenfQkDv/Z1iaenLLJUC0Pb1hPO28VmaBU
4cEr54b3vD8XS903zZnkEZMzg1EPFPEiBI9ln/KNVDIpFDPkYSzuzQCNApRU9NN+okMFfNUQtGSi
z3lkIwrgSByAZ1BoG3HHGt8wjRjXo2RvtqbMdNWt0g1HeNPTXk9qkTEbBTtmyAu6C7ziIdqIvoJP
Dq7hvlXOsNlFCxwH6DzePaCAnyUvrhNbSp8LfMnNjZQ6nLyIKVQyG/rh7GbCuF4qANPUQqyaXRLc
wp5IzlZYDs4EfDPukQbMCFNHp42vwtUbF4r0xqrWzcXA2A9Ogo9W+knOcQgR8oJNTubI5aHrfiyP
xn6F/Ka9Uf/hFw7TQiuX3GaEXH3aL7PkTE0hJpa3UEBc/YpN9M2+o2gACrrXoZwkOvwyKTpEdnOC
TJf1WM6yLwlRaFGTsEf/bwpRLjb+FR2mR8DgOQu8dvJe/XmZJRvvoMq0kZkKfk/KGsWTnYo90HA5
hzJPgiTK5vC9KEdN+Llaq3ZORvl6lNpyyGtF/W3dEAiObG5wVMisF1yt3e7HFWn28ACeUfC31wGS
riZ6gtiWpCp8BfyeeK39IXwC4CeoXLn83v1sBcotd7phbDnsTCRGZujoyGnH3huv/Q+fE7TCqNj+
hXfz1aZLQfJVoL6bhrrf8CnalDSkbmYJfu0E1i1a8JeCMbJwplX8BSV5pd0wW3tM0/yxT8d1b/Zt
zLEpx//32wNjrwnq+V/gCrLIt7czz3dYvjV9RqLni1DzW55FCG7YIjGA07qfBCkwsVS48JBxSw85
6W2OtZNO3E8OZr7bkgCF5I4JYxeHvMRAkTsNS1C+bAI/zY5LpBrZv5wGEiY01sEQmPOsmYvuGnCn
DGBEseTxDFrW+josQeBfEwDoi6HbM8nJJaSkAaJn91rFY5M7gab+j2zDtphDvERk6eWGyza68Mx1
GZ89YkWiRBE4wq528sm0lDhohgzmJK721CjQ5LjdW/Qi2VcMZDVJLLxalu+nbcwOd0dNu9R3j4aI
whS+DBlUp7o9lMslNJfDDrVv3kuQ78QaxDvHRKYO0CCjvXq+jsCFGEZcgNCJRx9dn3pCKPowxjHc
hvnhLjuipLZzKniocK2xqVmUkOJEPBvJwI5FfzfeDMbX6h9ZBKNthsz7kjUVnixHMVZ2oPUop2t7
b/xALj/wNvIPFzGlPBgJAW2XH18pbSk7SyMQl3PTdyV+IQybVTE2k4EUcBIMSUGXHmdVsbyYi+kP
ndHtqp6bRWxHW2TN3/CoPkA4d7ihcb2t4KkCp2a2wBV+snhKjYD3Gv+K9HssNmu/Qy/SdK0yvzz5
1notoumOeILkQrNuIxPD2MGZWPo7KDoT7lxmS2bULnN+6LDGJZ5lERFx8K45wCgBatVwlUAc5QJc
xmN2SIcV9z1HTlRgXRbqaCEUvL4OsBm2+oXT10M6WaTc9ZrfCWNluLzO0fYdN9ZagowTYbHMKS/6
kt/jzFTDXZYSO/CKU2IQaz9gsCpAhkx/geA9vU0aqWjFNVkqVW3gQ5ZKG3iIjEyvXOu+1Qx6lIK0
hnPCy1bBEAjxta/BAUt65+OghTt125wH0Vcs66d3LTNSbKgYjbRDexLj3GAkUccN4OrhiduClT2x
rIK5eIMYC10jNDH9eQHhrvAInHRryW6+HstHUTekpj0jMIUXgFWEGAKE71U4td8eTp0/L1fJZyhz
IsWYg+Kou/KWiDhBmghzMhHky828d98KtnguKockFdt/N1r6A/B/k1fspi+4gT/tjEVfPuRFDcC8
eFR08czw9Lh4e8neLPZn3wbhElVvLfqf5+kvp43myPUdvICHI3q4ASPpgYsWnOI1vCNdWY0YczcJ
tWoKuw0xGhavPnfLw59W2XZDbZYo1Zyx0xUeyY8AO96rSa+uyIvKRqC7BAp9r3G7+ZH+OOqneXPP
0SS57EpEh50Kks0rX9tqFBDESYQjlL+8GIKtKGot5VFnFips5GVMlXjd8VLfhJezDbmdQRZMPl0m
BLxcG2/5SRm7SQSEy6aU6+9IIO9xb7RaIwuiO/QTGhiKY2CqyQIvoaCpRKwE8n+rwE8vq9hYqcxk
mEwt50dp9Bb/Vwu/J6dbZeAKpDtl73bRWLFF1nsKIjkS758b021iHzDsBQgUCMuD0stm/3FRAnf1
5DBU2yYoawpn+qynafQEs6obhuivwVt6Zfh7VsOAlF+LlACsxQ2JPFwfcPyurWspZnz8PjzA3RVF
NyjC9gAqQRNaEw4wUXGsfLux70fW9rfaR9m+OxJ091FoFJ3R1EE6lMDq/V3oTyWB0Hssd8ARUOgS
TFg6i0Q+KTZtKprnMCcM7LkgLhDG6nKCfg2xEPaWpmbAAieP5YhcJiANYsTG5oZQArOoI/WjYe0z
7iMOT79KjNY0raq1F+KDookaXAMA+9PPlgMnBM/+SOR6kLSU4GtCb9Q80Pq/F/+VHXoRreVkvsDp
MQ0wrGYPpuoKsE7NzZwbQN/LDFJXIvzmet8ZCWFOQ6uouFdD1tMB9r2qTIlk3n9Xf5H4L38ORQXs
GLbBh3lgA0Ic9LJmzYMxk4HJKa3hKfsLQd/Ly12UdvWKPQ2GDFuppaWsOCu4T7rkR6HZ67da2KZg
NG2whx3ZMp1fr5NP5jI1rk3yAf94fCLoOG03sOf7bGWuNreYbvoqjOJaKaok5JiReWmRHUrhLRMv
BJ6muZacWCLIzhI7b0qK8p9kZUyboI5BKX57f9uGgRQ0V0JuIGewcqtkJTx1fi0KwYBuomidRqT3
xj16FsdpJiUChuCzQqrTrSwdIc97MQ8VWCKbtLF6ofkFm2HoO3FYDVUUSWVqoba1IH8BnwXTe6Qi
WmE+l8AcXEFDQBNvVIRqSZG0PGzfq/U8cCX3+FIYiDdES6jqa0W8YFkqUQ49axeQylXEOjIdnuxT
giZWizCH0ejUgDxE5ol8JQs32372SjNoXIeufgZlS510YQPZoexrVYhEHHQwC/+3S59BjMnHJWnm
oaa3tD9UL432pa2oo5eqNqdDldhz3fVscMPHoHMZ4MOyGWv9207hDDEAgQ1Oefg+oiPpuS40eqP8
6WcgKkE0tCu7X5/QefY6RLRk0W4WxTPh50oUrXyf65fVh+ple5Hck8VLXp2GOlNLdKP2l14TTcQO
CbwcsmNdMHecFldrIrhWLeaNNkK+zrzx3J1Ap9ssS0N8ZSGg+bLqXpRz3rSq0sPILFG/Dct5/26W
9p7+ff+4LxNbkrKpzzPC5hex1R3Kov7nEN5D6oVJB5v5qyZZMKiF1c999AZS8LPFT45t3tpE/dvb
TEVWluFjH+xkU2GjTOVql/+gJ1aO0rugcyCo9CW6bznwx8p1kbb12sCGTYVnSqa9w46Ll3hNx5Sk
iq601QWrD/ZoLzH16KZy1uMJXc08WfHt0D/HA8DejpkeczQgIkEtXMUz+9UiWe2bTnUQQeSWFuKy
n+x84kC+rQuO3sfV/ptiKV1+4N5jLxmBgyOSR9xZ5HvYtsPIOYx7msrjQo5qnPudCItHq4lkk2Lj
gVvoiZNgtpSex1ggQOvI4GKGvKHRMxPnNj/Sap6Ti6dKgpCWc9jPLrtfOdsUtuPbXGA8czQYcfoh
yEsFW5E3+7TQvkePB5ibdX4KGpdKqhO02gIbRKaMmiR8LhSSuu8ua0fYeXonT7Vm1zgat+yfeYKH
Ex9kG5UmfXGqSyxYoxn7FHL/pxOsbVsjjK3Kronn5lmwp2t77kqq6zc7vZHUTvqqboQU6fAgwRXL
dTTIKcoCaCJPyFfLwlzuOoTyGPF3Xq8E2pvFLZR9puT7mqdQ0PW1KjTpfC5e+fFd3Ac09Eu8eRS6
vuQqldJbIZHHWULaBUK2uzd/bqHRewEAaG0NgGPry18LeZrr9dbLgg3nD4T1ZXlvRqerTPTtaYDS
amZPSWSGY7IG98VumMA1vXEOm5iwgTabTfKpFJoAQtVfGfTVPj+jPOXUWePpiuwgzg+pY9X+Ky4i
BIZU32dsfFvTvmGd1m9dKbuGgrebsSio0/gbemhtfAJ6T7rh2K2tLAYRn8G5orBx/OiMyXDR9RRx
OEOtcSDT4eNj3K8nLfQRVKO1jadT1l8sNCCw7uMctRFfCrzZ8J43lumqPvJwGxe+H41/03RdW4fF
lgm4yTT5j5VnSXhqDPQJu0fGqnlI+ZLu2lHk3rAEioxM7xE/vEMlKkWL8AqaNEVEXPHy6TQTAFAV
ZDbmV4lIrA9YwjP7HUSbkDyTcajOFwm+E/+MSizJ//bvgqAwBrco6ZJrakurFg9Ktrk/rFNQjp8t
t75+78ij9i4J6PaZ18q2EvCWFExkoDkdGR5ljFg1tFgDsN5G3bhpKITKOYWTDmTai6aMj8eAWqDH
F4MBJTFkONTHTTpWic4DGp45b7zUsDmmwAOdRhhjIfRqajao6+gz4CiKh4C1geYKLOwghyNMr/69
0ipIZWfUOmlc6wmGX40PW8Do9V5jdNJcbE6nqrAOgB8VsNGpUp4Kl8Tmbkzk8QeqVbkpan3FhpJl
qfSR2Cts//eWNZrK9eW8iYNcpd5Ie2cCjY9mhN/0lP3siSX0OKHJ3wiHYuIjXtOzq+rfQfUY31G/
J9Tq50luan8D9W/iBoHdhQ/qvCDhs1iHZu6eFz6UaVfRPKBQ0/5h4eiM6Iwwq4wnV6ozBHOpHkCq
9G0fq6wcfUbONUd9ymmHPbZbnPtxqOx/KI3oZ2/Qe7I7y6ba9u1hWVwr+R/yONb0OnA+B/1G/Utq
le1ZstujkiGM5JpJkmZ3uLtAbwYolMqfPV6PeoSntbsVe47a5sVXMs/2MMKlidOAOlNTQKX3uQbL
KGz/01PSLkhkvI/sX1apJ10UnNHC856eBfiFuH2X9p3Wmhz37UOeBxP/nMlEB9+hOMMXqiiCqLNk
W1RSUOJWLgcCojlhMKnPZTsNKVt26Y7ogTsKt7csfyKy7fsr5Ul+8SmtPMiB/+KLVHZvto5D+QIg
/hN0HfLfB14G42ifaOSacUldh/P68f+0Arcpbpais40hsV3TmRvA8PiMJNpw6kjL8+B1bZM/I6ly
XLe9l2woamq6BAfrAptqqtAJuWfaatOYo74/cgPMWUAP0ddjtrYI30b+ONQ45gRILqdN1WYIo7tz
kkuuHus4cJQYqGnNCjx+yeYgfYy/s3vzG9Z5mv/VmQ79mLRBR9Mu1ww1ZxkOJePgfHHXRma20H6x
2pB1lZdk55LekFswj6FYzVnVdfmZzcTvfYwUvJ3khSGD3FsspIsuBqqecmZ3OYZZGj1JhtiWyd0e
XZxO07hkPtlhWmvI19MkFmdzuyAeXLsXyTdQ0QYZnAi2FO6sYtpsAgyL4y8BdEGL4Gcsks/i3zSF
+IoV9ukjKcD3elOM4YuUx/sLoA94a3GCFjBa+i7ezyLYvryyRwNxxHkF9AEtFsb3QcXGxVlOIFTb
oe0w3BYJ/38XPpjydByrxlYeDDjtvSN+NKKWr9cxlWEYlNwhiHWC752gwbjr/ZT0SBTgZ1HYek8p
Iq/RTKAjJ6U9JEQ3GtQL6NeYNlCJbMjtQL3RUprWv3AnUF1qBpwinIadOAR0GbZEfyNoUqC6gLUX
f6I8aLV6O/RDtDWtP1NgVZ+LIpMG03J7E+a7w++nktadYGqw1A9B2tLy/ezTMk3jwu2WmiOTOrDJ
/d3jkiFSVNsX3klBLQQxlm4L5sUuwE/CjNvegugt/uj5tRz9uyfrQDYs8uEylqDLyYb6uMXs/ejN
lN4AWM0wcUjh3QkwpgI0yorN0l68ATu5LA5zidxCNqjsy6NODhNKQXdAm5dQ+JSnVyrjA0kz+I7A
G5DNHEuBDsfBC2d5LIhhYRVUf4psE/J9zp1irEwCn1zSh592ODn76R2WlrR0Zq91nQtMAqn14ipE
5P76BkhdaqkH4SGRcIwaCW0UiKbWfQ70jJ/EIy3yyKSI7p/nh+iPDnnQwhWjaSMcFc+VymYKG/Gj
gNxIsMV2lZl9SX48v0JVsYKgYEwxG1+jbmZ9TzfazEfYTt7BJJS/TCtaNq/YB92P9i6kIwTe9Eha
KNArRplUUDNh5Z/WbMGTwtLZSkhP52QJY1VSB2KkwtRduCTl6At6M8k0L3vFK29yH6TO8G/TqS6p
T/l9juFuqKcenab4GEwJiJReRCK7ArO8WT7EKa5hGwCPRex5T9vg1R0rZKD2bkcJyQBY356Ik94/
X/Dg/k69X1UbApX9NwEvC0sRl8SJV2TzAkHNn7VHdxJ2hoT2P5GvFgPkEtROh+YHugtkBiskOA79
soBswdnXe71lvstmim2wtf3Rx4sTh23eWXYyfCGgWEEBbquGXy+JBLd5u2alGPStSb5NhZa7O7Ha
Qi8TNoR3kLOiYS8qdQRg10N5uUthAY5JvjD+nvtSPvGewoSpKOC8Ko+qWxVTeYfa/G4obja3c4Ot
K9+WbzntVIhE1/8XBnLJl3sx/I4YWItqSEZmmufM+/s2JkZ8zA8dODfTUm/2ol2N7h+Kg9xhzuYd
II5l/DXzv3A/CYR80HNd2R1hJzcFRrLJ4d1q3TIRbkXFYIdeChCyR0HqsDz9Kw4YdyiXbRLGU7f0
qKZ3ZfuMVOQbv1Od616xOw1zJ7D2C3if74tjBOFbtikhWfdBqS9HjH16kudhJqWOteC/SQdtDuXv
0DaQD52uAby+WRmUpW0rhHPpHFqCqet4q5blR6U+hiz5tCFuLtmB7r+5ngR8G5VEh4/kLEk2dtj9
QI1FROKQ+VCUSz7HoNySW1Ld0L2vgyl2FysrTMJzCztkmZAy07szTJisaIadbhjHlXUQqF3386VB
yRklmMzziUyI6tIMUT8TNgFmpoq+yFCNGSQoKmC5bynAzZ6vKhq7aH1ZkQoPUK4p5G2/asKBftaM
UG3xld55zMZYjegG04PJ/EsPpi7I2VmDWAWiPGoJK7sbdIKKV1pNynYhuqSHX6hotGkvEtWDpzjC
VDV7ApKE0a9DU6ymqLXxqG3BXyqZK6eELuhPolA3stI9J3VkpTt0DWH1yj876OgpZQ8FCQukVg64
dllklUMXCz40iD/Li37jG6k0QGabqZd7w0jFLacpcdQjqm1ZfkeFFF1BMFp23eghUCLclngy9zDf
pqRrIikp+PETBGK94hZgJXuw/mwd+Lhmr5O0CP71PtMSI9y0haLPSKfrhoEog6M0jTmfXHLVEi1w
FbUCY8sRF64Jop92QYxuUK30TDjJ6D/I4w8AmIistWUl6A/9F0kVbns1kfuUkPybEsaRACcdDuSA
MBwy9fYjTiaOUidQdjwyN7GB0fihItBApMy53PfIEzr8GG4ZiPQW1Pi1pUSZto6qsWltVe55t+Cv
QSv7ESTDVox/iQNMiZ4+zc1OfA2jq+3Z4GP3+of63kQIZoDCncWGMscmPeiQIyFVG3caPfLtclmn
H+2HE/nbSSnbaUP402bA0830268UL9sYozReMy12zJ7pXWfFwXV4QXfRSYVmWnDOnM+LUmscWAJP
mGmMM/P7Stwt7NorVBrkjCfbCTR2T6DVZavBo586QgOmP5DmXRIuix4+sYbzRFbW7N8PcotbvT59
Qwaq9Kjbsg0eGeTB0VRug2//yO7113tEwouCfEYqB5aIlLuEro2mcE9NbAWKkfZj9HHAzYs5irjQ
9x4+UbH7b7iS31qhbvjigZgCJrrXJqQ1vOfBsKJPrck5lT8uWtMga0QPlPdgUEt74lKIpC4L0mx1
qTC3LPltVq2sG5eEaeujrjeinH3MrBRydiAdZ9t9IqZNzk4J96dNsYn3cXy2M8U9O07I8TVUHHC7
4QeQn5dC1GE+UTrLxG4FL+LhJ4UwYyV5y7Ankwv6gEiaVR+ChJoQFAMrOaFy7Tt/bbYDuBY8SP2f
eUo4H5dIOqxIaJ/CYOwvEi76gAE6tpc3GZoYsQpA4aHlNfQTLqG/LR8mS1n+nQV5+iKDXcwnp6JZ
e+uFzmJ6PQeYC0dgkL3Oom9nAD7OQfwWPtSeXJVyTbfeA5LhLJwKRRZcfTfQ6MGRzdXEvqZM/2oS
5hc+o+HmSc3ta3LdyluqVlAVK+Y36Oz8fYrcYniNvVX16qxf3CjJ/cUemu25j6Un7TG8YCox/+Iw
DtTtfdn6e7Psu4JYy82Yy/7m1J7AqIoa3HPTzIZeMYXfRzHlwGn9qYZecurS/EWQ5E+jdkpVgFwP
X2OLwHpIRgVpW/UfCFjz6B9dcXHqO70gRlDc2HJ1/n9sPzKN6Xp69/sIFH2Ypp9RjN2JCYZnF8Aj
4whIixic9GC8plNioOVverRT707NG09hARDv9lyrNKyMZpyL8Lr6funzW2rg6VtcNMoA/hvoP/4K
7Yo3Il9xIXBuQxT5GIlmzdA/tw4pfVLq7D8WvcRXuZGlGocZHCgyUeLr0ukppZYedtIlnRWkGrKf
OBvp6yw/h/QXDa+SAKxOLEHaA6LyqlwWbGHH9fEk3BCy0kGiT/nltHu8Xmv3WldDy52pz7lMY4EL
Jx4OTX0cRUsBEE+N8eSi4HV+BjcVK+jcEvx8xAKshYKUOygZwWepNPXszVTE0eAfM92R4J/myhC9
ZwhCCz2Hh1oxvf+Fkoy3np32krS+WFj5NGKvXWqVXY9d3ENBkY/WT3CSq7RTxsUVQ9HDRwQqw1pY
ehCJl8/ZsGv0Q4G7FfGH0eMwdozuTT9/Tj0acOmBx9L+PCqsPrB2RVhgAsTXC8H/jEd2gcqXQHn4
dZNsnp2/L3KiexAwnLAMxV3TTnDA8mXRW8sTdk0Dz4zPceQ5I06QFToWfS03OgS5vlA4rWCwh5aQ
rEbhyhgiWTibodvhoo1iOqm0MgQiGCq4SQn3oYaKbwLF1JVk76pYZ/9W+GEuvDQ0el7XqLS9wxSs
Mc9gQxfHgyzF2q5+EX1A6n7nN6w6Q8iG0Kc0YYald/s4KlDH+XAjIVJxoTtY6q01fMIJYdXzuv1z
2ouVALElKsPoyxRJgev3TBEf40bi6jLFGulABXkRgVvg//LggDtC/oBt4RgUMQq5W1mCNbsmRXAc
CmzAf6JJi6blb/ZD4WhWTkiTQcBwGL0WNxgqkZw8xghgh7JksB6AVWXITRFBcOd6ZPiumub8U4G7
kPnA7EZTN7P0mDgIERCOjWUKRnDTb0JMRTa3fl/oe9AUm3nUzWc+ET1qZwwB83NsM3O312xbknSp
Qn46a3olmX7f/8MuxoqY+fRYBWrxhL/GZlInWSJoAEmaDGdjhTwEikUIt9BWWrnRiKLwWCjZXQw7
AfUzeYLFQDgIYnx+4B32pQ6SRv2ERSZlHwwMrEAY0nycJyRfdWnv7COkY0s04cS27KA32g2rJSrJ
YiZ5fHxKqg9ahfRQfypIzJCxobFx2BBZ+zvmTE2L88BrsTAm0Zp/lpMIXfCqNMG9Er4cOTUluE4T
Rf/i624qnHOvx4G4axrnn1/E5GVgmnVuLxTNazKIO1KPi4nLr9dRZBqNktIOSjX8o4gnV52GFAWo
p2ceA3asCJL0jc64/OFCl0GrabcVgTe9VKAMnykGxt/OM6epOibexCVRQYwSm6xb5RBA1MeR1AZI
oI+gO6TlZ7jrrOAhlrXVMoCsRg9eOKZP8rj5lcS6WpTRqw25hJdmGYJgwiUmZtgA77vTkCMVy2pa
uhCmw2ovEKstjdY1YAUG0FDWg+gcVfCqQFiW+PG38NKZaKta5VYrvquWtBZaeXLGgeBeOqbsh0gp
KmA1BTS51gY5UW11+jlRqyHSrtmTLLD3XLlYpmO4qMJB+/ec9I7BWzjctyiL/rxGnnFptLSfBbew
APxKnEmxxzEsdg9ujAMgqynP2c0uaWEescM4/0pItiH5FCo0V8oqM7zri1WvhHNK861lAUDl0tpR
KMdY1SV4KnDi14BgE3CA50/cYujBt4uRnk49oVErLHYTm22dGSrqgzxM7oJXMzp2zuoU+qUoYde8
AwvI2sGU8AM6f8MdwOU/WrmTHkdyI1AY2vy55IsbIJ/wm0hPQxSgkRHCnuTxpelLFx6A0zgh6ITU
Yrj6YcSG7ypvMaNTx9nTOE2My+ah7ZXMtlNXLXssBi7Zbi7ypuR5ZxeWZhXuWZWIrfxuUs8Jhvhp
j3Bq1ckSvlwN8jr094Z1MgW8F/2kpCHEeutdpX23wHblmFJIM/OJ8mXiuVKmmamrbRokzakC1RKB
TJ/C2XMX8c9M/PneXFvnYm5yiNY2xy5la7d5AuH2yD+AsqDbAUK7jlFUj2wm+Nwv5b/h81+sV6Yi
hfupg2wiDG/iDgpN4tT/N/IitwVG+sy7CY+sMc+Z6rDBjV7liuO+IC6fNk0J5u2LtkDbKyNxLlhU
vu++geJmFVVl59k0hy2FJ2bOt6XoryJaw8r1R9JHvJKPm6i0Ae0A5g7DBLwA/Aj1A8nIOQcM4R41
Ha2XTNadHYwxe0WY2tYYLbY94EGJOplXb5zqsaCQi7vToyQT9P0bcJwlGCYN8o51xB/tPoebKwS0
gRXZVvd9Bb4VYxvTe/YgWmFURQV/J2kxOHL907hsbFEQiiwqe+di7tN/RMX3a3JIQyr0UjpKlpKn
auonb2w7qVag19kIl3/Vl77PXmCkJ6FWgtqnMr0NwTajZ0vFXsGKjpfT0wfZrUILcHWb/Dlhw/j0
daXzOuJKlaRR9njXNTPaTLKVJ8oGzTbU0C8VVz/Zu49Y+vh7/HuWPn5xMXLI3e0FAdWK2kKNW6Nl
dHLADm0FW1MefqBE4NxfcsPIGKvPZE5leOSYxbSr5LjQUxtmY1Z4KbzJehwcf0jVJvQX/o1Sf+s8
JvEU6CgKwB2mfMwu/t/eq2iBteXVsKl/aRreVIdNCWmnJ7Ma29tpqSaTEmA+QCXjB4eA8oE11PMX
U+zKS5H7zFp1nUBtTVl8qcVEf3RA7tbgpr0flfeBtQcnz9WbcX+IEosKewkEqe7bk31P1q9fMOLP
EsVl2r4HPQy3JlbVHxYBGMmKmH7hEVadiQjYAZKBwXMoRBe5N5AW87jcKm2QjKug5BXpIKuhLcc6
14YOcz65pXosM0Guw7f3Lqwhq2pSbWjb5UazHI8bSRDI504NyJkbGKkSLird9PneNdeS9BTxbEED
5NDqVso3IQWGCoVgF4EW7AeXvxHa6IJGJalYvlrzfSeiWSOBwka37w7Oi37KKf7OsMEtouUr2l+3
5bjvhZJJFAPn+rEeHyUTqhmhg0q396kYnkxYCCCtXQaagyMvNtCOdj2XtPO7MZigUab1xDJNVVYA
GtTEyU992xSCr232Ii6R+MxTOAeHEyrmHxzn4KrcBkmJNeEGHG/C3nufS6uIvKUrsVoqMaJCmzt2
NHYcrmoF1b+BOgHdAELWc22fHKTKm1vCEzJ0J+xQSMBSWv/Tw9rxqa77BxR6HzEeJ+uKOngst/VF
UB68jnxGrEw49MFXHqnFVJ7FijhyEtFLdkylpnBDfJhH+ul8YPalfaGCDPaUQJVo70huD6yYNgkE
dWBrn+Gef1JIYoIpRsScZvrMxJPFI7CLBcZjaad0JAluFrpb1COACiz4JfqTgLVb7x1mr/ehl6M7
1O7unssbe6iIzFGNGBv7z5kqTudpcpN2pB8p6NJjlmZOBRhjE/dgADI+TaaigBBNQkERyk1gSsAF
zxT/rzPPx8t6RE6p9VNFbvwTtKjQx5RMxLe0+UaefTFQUej6TdB5Y3y8FZeUfDCt6yqYbt2asPXN
ZMguALxPw2URJFrT97Cz8Dp35ze1cYN3BeN+0eraDaFDSMLtBuSKAk7VUW11RlSjBNDsDMWMaqfL
sKpZoM4DJ0ZRTafs95R+d2E3NTMVDjfaWdoHqn56E1y2EX04X+KkFWHEmyvwJ5qhy4Oz/z/br66r
Q8xM1rVGgax1tq/YVvSFORhiW8aX/qyExp36xy0TRgzLvfy2LRGlHgIZCWhgvpJPsCJX3t+BRC9l
kxuS1j/4kp7RsgyOCGiOJwdh7exxP+KiCbHAdRrzkBo3qd/E5KTUpiN2tuoJkD0LqkzQScN2Rp+K
pcbcZLFWubJk+9AA86yfELNqu/uoClbTGA/4N62SPCi9zmHEL3VbuBMAFLUUAOZ15u3Ek12trZfN
rPoMjIxygR/FlylAKkRORnJjAGb1kjHs3ohAyu2p+5/EQRk5rJ3ZjxVSzHouWPeAUO1drzmFhW8o
KKLfRoRaPZ1VulSI4DbT7qFAywOB3kmmLqQueMBnUS+e3hFHJlf5Je6lCn3eygWi8jGFlyz99X66
29Rsm+eVgeTA3DrufawR3XCToQqm3Q7uAfPh+yffdzb286Da7qQN5JVIpLVW7PItr3zUNVTTmgP2
7ThiCRAMyORWyoSsHTRt5vPEw233oZBOPCjZzQ1N6VeGeVUDlpj6wze28K3IOXB30AEVnNEe5IPY
QEXk7klw+w3M3YkxfcBL9exHkv7aQxo0YmPwK7sFRRIaJA2HBKyt2IwD6IaX0bjgwgNzGkL6VVQv
Puzub+i9PJLtQats3oFw+vGI8T+pdDzI82l6NWDkgwmEoHiLdFYwBcy7nARDxGBh6lGtRu3l7CQb
NZEKjo+ObQAakW3lRpjzT1uSfmmtnCVRhRGIEOth2hOB+v5RYlJhizFOLuRZ+2CzO2hFwwgVcMzT
D78zORL9WoemfloOo1WZvwYwJWOnr8wo1oGbSF3vpXqzFXRHjnwtbFyryUCrCgJBHmVAtJJW+ce7
B8KTx59oR+TW3YxyMzaJvCIw/tFidGjbXy0ZICE9WTiLI7mZF4ujk41QD5lrLfBlwytA5ZzhCGuw
Y8/L0kt12jKE8yVU6ce0wz1Xhp7pACgpqzfvHflSeiR7LbRqjusM0khRFSixm3Vc8EvepLTCfDya
sNMV0Rv/HfmGneYHlHMMiGC7+zojbs9RunRQFnDjw/E7Zjjv1rysitNlZIzXWXohXmebrBzxvXaS
8ta5BwRTd5HiJbr470IvQ44bykHm8sT3H+kUXh6N46sBEpCVRMn3UuxdrmMUaPjVtyVb9jNMp5Aj
DFf+SZOgOMs0RF4DirPa9GXya6PS6ehlokMWAKCsCvv+yvkAbKMWqkRS40xFNaV/n9k1PlPXAvv+
XXURMScoGyQQzTYLsvi4NG58JqnRNj7mgXgx0bbm4aG1KhDRY58DueK/I/emmNT9dF2c4sXdAwX/
9MbmtLDhjFrVN6HWcgAZ3UV1OC3kxLNuRcaLJhfDf5Ri2NegYXNzQ4mqzFWbiDQGMyc5hsizJgrq
XLKL+WCFg7UOwoJ2r0A2+AQLjBvxtSpP5OF1yPmbz17mQngfY5aQpJjiss9zValtJnZUkTVNOSEm
a1wrku41dcWqhzR+074GQw0C+EoFQNphiWa2bZVaFZZXxVfrAE6gI8IV+M5HzBkpQM/wrj7boQ3X
fTlOhf25Sswb+x2hbcL52in2PqytGLMtabT9ZCu4G+VTVlfzzHUu5+Sc0S1sEc6jbb3XmAlhlewD
VLKchnL9mUHsQEDjLXQwLQU690TAeJ0kSxaaIo2o2WRqM+XzBfgDRSeKcYeqFicBkHB9Ukw71oZf
l8sWWOr7fyH98kxtCme2KfzzoWmXNTG2idAqrFLlTq4enhISZsowrZE88ryTDYlXwSCvuAO41KcS
w1iQ2dSsBxo79X1MrKwZH3QqSXulA/ezs8ezxyxRAQpU8McUFW+xFjrP8u1WRAhcHUDv4YZgpfPX
vykunDs/52tUE11NFrOnJe5XtNn983Z3/1noVQqdABaskmZ6A8OcxRZvqjpuvxKQPWleQmDGP2mF
bsV9BxKY08/uQEyfXF3gfQtQnn0I/g9OewUbccOela42r0n8dvUADeoUDiLQQoq5+Iy8sYxT2hsI
lYugyHFdeDQ382BGQX94AxqDK0WgFvVnKPiWn7N4UpWdhdZqW9Ioe7D7ksgETfEiQwXcxplr3hpX
87+SG3BjVVjgW4GkAqjistz9wOAwQg2uS9s45XW9LtP8U/egi/cDtH/qqfLOAG0GpTOcQuEBeABE
4BgtrEWWmyRgpJpyuQnoRClDVX3whYSxxqrNvuh5I+2as6RIy9PodRfAZdHAJtEYaFn3gE9CBL09
GZ+qD2Urj5ANsQygQ1KWCdskq/4h9plaulOMACh5xH807Mzy1Otq3xQWsU+BwhLBWmeYvHwWLNdS
BinUbVjh9wTR6y8+ExwH/zlZvngON7n2UyLi0Tb4MJSfkFEHKeOn88k3MnEva5pMyCPCK0v8nku/
/d/1VaV7Bs3p1d9M8nqkPyW7cbDvZyvWkChEh4u6BZ97yEcFzPcJz/4F/bWxb80xHwzU4X4VgNyi
9d0ECe/sKd5AegXkpLRtwK3Gxk9DWhG1z6F5NyyPVJfY3DMBS88CXQOt1WazOu8SCYlq7aLxXPvQ
2rIrIOYyxPncuNEbAZIFNMTiNrLvo8U/KWuO8ULG5rxN/KrHkiSTaWZWvGBXKimjfYQCqH8xYAzB
qFJFpKoAPseIDmTsBYIsb67pxCozMbl7etpS5s1vDE75iLL1j5Y0MOAFQb6z9A3fpThmtp+DJPjR
kMTDr8wQl73VwtALeNMxHO7zGnKdNdaRqgAIbn981hSOcxQX9aGRdImKsRRGf4MCHOSbHbOqvAj+
yqqKFvsS/qdOm6CeQfkwmCajzYueN9BVgOVf1KhtQYkA2Qf2OH0pfjpOv/g3PZmx5W1QD9Uk00VK
U7k85Rbs3wJMjPHHXlW1QRu/Ok9nuYiG5CNPLIjQ0XbN0EZsNAUDLQPISONlyGWvMp5WPZzEtLEz
Ff9L4h6hs97CED9w9Oii18O1xShOS5VDHSb5lR/KcOhIHcnAfDmxFkLP0+ilFmXqMVRqrP035Arh
naKxZTabJlIdih/FZ+QP9qByEhLwp6Fc9LAdMNukH609UWDdajT0L7B0h39YKtGF9MROfaO6+dMF
Tgn/hujmFkSYU0GNuMMHPQE9pMI9aIxm2datptP58fDks7dxmb9KmhvDC4QzAfL1UWtZ562AaRLf
4wE709c5oVdLCZCtsBQEOMhj753CmmAUTYVA610kBZ9PYnPOuaNnrXBZDSBOJArY5UNCjbp0kI2e
jfoKjbY8YSjXxmovmUjUN72gto3pCDmtvYglWC0gw0Mh9VtXqTsr5lHnJRIkQA8DWQszos6zY+71
zRqjKKuDIpsryZPNZMPr3EmG/tiidgIKf3JkeZtq0QcTYeJfuiV+9sbsf8ozIRyy4BZKk7Euu5JA
VDPyhGZ4hpMY4QITOpiVf+UMtdvY9YcC45NsR5rja8dSRn7ynXuwlX5ZDCIgx+B09Cx1eWD+4KfK
Lo93fxiUOuttEDpIaTqfDsa0m7lwjiLYiaJRrOUc6tdK2SRf9XhRD3yqInJQXSUHOjUHgl/5sx/v
RZPXYnxwoFttJ6evM9cVxpyeZk/oLncLFOXIp+Yguouv/RhD2DfwtTcNMECz2bbSWZFq9rNkQpmB
dJGBc6Kmu3t4+RkwtjF+u5+bZDYdBCZrTirA2Kdk00oWuBUcSpTkbI9o5Fv2THOXZfSrLdQZUB7c
1XvENH/CdW6dxMjNKrhOdOz+5J49SMbKswV9KYEjPT1hqUHb/MlBiaD5BkbNCylUZ2hfpeNk754g
Re1mAaepy/Z0TM8F/ZI2v6l60nnhp+/Y0CM0akva7W/569dLnr4NN7wV2ZPNO31wpdhFdNRlwqS6
tWlEWngy/xOb05pOs9HPJAsvTZ8htZqE5ga0AzQBkUnBnQNFiud5ijwDBuiaWKDaTN9XpYKPQN5q
Ee5zdvGTF0EcYfvYucSYyvwwLZZeQvrkK7HUahDqB1j7XmLgPE4MJMCVbH5QgWTmA7Z9mU5W0GdF
jLONP+wroX+8mg580QrzFKETXJj5Qg/NXaYNBkleeuqPSB1OtsYetYB5c/zDnscMhLy3e15SZSx2
JTOMBCTEZjuyfI0moZG6Jid/DxbL19z8jcEq9M+DD+fJ9ogAQz3vErdqwyUag+8ebbgOKoy4Gfam
jvBieviQ4XQiL594ittix+j3oJLfcdJY4TYQAkWaTnFiFkc4QIDziwEVS+mtLSKxYe2L9cXSPPEO
UsG5XzMXrEa8RgyMvHNRfUW2dhhB+XYIt9G/MbWFJgY9V7HzjQN/RLLuIHiFGFJeMziVg9DCjMi5
hKCkLycYG1eMWokFv2t2SnmsuOqNN5avMyLzi+tPJ11LMhlRkVxKMEX55ziODtwIm4UnSV7qs3pQ
TSsguwg0B0LzWcB+GXNnvFOyhCaHTG01/g2sR5lONB6w1QziR+Zb+3/0zbvvtuua4cWcGwvmXVEu
zCGMn+mRxFgeoGMJdcA2lg8NDyaXqwX+8cmVtbYE8TEdrRMA0rI/Uo2FVJ2r4qBczSJ1QZqtzZkS
dDJqVPdJ20R4z7p0gSVXj1sikPKeaVLhzw+AAy/GpCQcKSaRnioWGkBj/eBIbP5Gdv5AXo4kq+mZ
aPf0u3Zs18RfdNQOiz2nOvZcM1C7RYuBrypyehznG6LaunSOh5lOhneV5YkEjID7ZTABxYt7rrEF
PGKUCToh8eguzNxtw+5I9GyqyJRW1sQYzPHzRrzWbHPLcZ15dFzkGnbs5Xxt5RMLChdnzR6CQ1qU
DjYqvJL7BnxQm/OuVvBNNXz+my/+EGSbmdDgknIyZZybcQ4pHvnSvIQIVfZsA2YRhbiNiVKUlP4U
FNuUxkVnqrHur5eozaJGnVYX2PUiRn+G4SzNAeMaGhpwHhn2P00Ry+4c8QtqOsud5kgp3EnjRIkL
Z6atuZwpj8TV8Q/UwZrCNvYkouF5NyvimsE3zW4x4/P0y3C/Xcxdi+ljBF8MInPFReVQxpB2dbvL
Et9rn9jB3GpWfntvJaikxMPposA0WYNuh8d+5NKA0elzlZ8fLlOd7XMiHz4izuuGwIhK/rqeieiZ
UVTxX2n7YTHaaKgM2f3ouhgwqyLkoi4cQENtMyYTQyUSQYJK1JKVnNBBhj2QQbID9LityFHRhZC7
SBfqEHwt35EntgfyXVExKWebyEfItfVi4gRQ/EeLgaPWb1hy8m8zH7zKUKOFEvEeMZf43k9Ybfnl
Nf0HYg5oa8pddOMMAyrni4EKNAVx2t4HRv6D5KzuNuBw1iO2X/spBvWNwrdoFPB2g5BDRSBHp4jq
EdElyZ6PDG9WipjaULWnpUnh240UMEin0qsPdP/hpfD4tsToHyyy+kJltQVjzQFDXbDYBHFXY4rG
Tv1r6ZvqwxWhd2iYrz7ciZKKOkuaCi7JrkK0PS7K3WG3Xr0pKKsKYn7oO0zh9zX7oKcREcD8jZCH
77oczAAaEsY/QKbho8BT8s+BXXmpBz8/OwMS1Z7M7IMT7dxA5Ua/AiNqJyQMpgdc2BLGSfxlPEu5
mhRc39noOzQM7DkDCDJvE6VA+Rjus7MtB+ieSto7Bjcn0OnY17xnF3XTxUoDXl87DgQkmhbN1ckY
w7ak2MjuysU+rqvT/r9iZDQ+n/0O72pD2GR59u+9p+7s4GIIAPZTxSNWcK6djCyf3ajEhLAF6V/9
fhBXYO7N9maChXaQWgAZnW1KLPEX/OVbgvd+Z28/k8qouUI7v9pfTzWnrP5eyKtcG0IV4i52oxCi
VCOpAX2ksaU04xsB0MYmFCCbS38zMvZQZQHq0xoo08qGUgph8SY7p9ElJgOXl7J/fx6GRNFgAOly
CqJ96w38GTiHENLMB5a1nF4eJDlX6ncypOhohXX6GaVVillsYnobZbcZlcyO5O7wdUpcHUrEz13O
BfV8V5Ro3Z/G9T4olzodagSeLl4kZxsncq8uw0VFAyVM/pxb3iFyWzydsdW6Dr0EzaabdcnnBXlx
SSccBDdz+hx6u5+KlNJQEytkyVCVYpDZ08W6HqUu5tWJksbg8/wzxB1p6U/kwHQUl4XLcbkjeBnj
Q/e761oJ9W+ZCWJeEQzMTR+0EBReUH0BGhABWll7yY/ghFDkQ/NFIbzbzY7EuPw5sV82+rbo6f+M
yG0RjLu8YMtwzrFb52DLRlfxp7Tu0dEYA5PnONxdVVPQ6gMGhXltVn1ndMMV7ehcsmQOq7uEJ/VR
BiZXEZRMBtpyuVxWBKoM3JJXTklUp9ydWNTg5BwRaVCDFylr2mm1jt0pxHJO/H+IXOcT5O6yh1sj
pBe8jmgd/vLaCWKD0OaQuvAY+TnBMRhbKlIeLMY/V6+uvpzxwlyNfp1jo2pg25kO0QowCGOwkTKN
XxUExNmN8Qt0BY2H60hO8NBh2Nvx+zBW5OEBEG1nWz/u921EEabNUJNE77kD0BWwMrn0kXc9lA+J
SzKEc8VkSwFv4Rq+N7gjGQrlj7m/ucB8t0IuKWUdNGzMNAmP4dyf8I+KxFCjOnx7dQR9dJVxmAXD
V2M+QpXWmyF7I1j5y0uEjzqCQ0gwGEFXNjN8D5x5ZpNflJTpYOVM8ZWQERSE9zqxWT7+IegC2CU2
AxeL/xTN3xma67kljweZNzL981pfLKG3BhU3UXK7DQFL2USyTu/40fxN3d9cHJgdXDUjNUcTI6e5
GNE6bH8IpWn0Yivr//wWzTdhPLLcCRgWBheVyE8cvzQb1aTpy4fCTIAIeMSTFz7pAWOQUeHNu0oJ
+vGA+/cx4UpinDehJU4/GlPQbK7G3L7dkW325rT0uEDr6eYkt8Eawi+zNU8ct4Q6WnwuE77h4f2F
gQCmpbVwDF7Tc29I+dLNOV8vBwqAJllGypKoHQQZdbnEqUM2UzjX1thvQQtsKz6Ol9Z6pNOPRdyp
xsoUzFTWJJkqkrD2HvppLwrGMZaZ9+lvc6DqbK+DDsKF0D4xvy6bPghdis1/yAa3SNpJ2wogfmX3
+pw3P0aPBE7RxKfU4UO9WprQTJ6f5gwyLKnbKA6xYB4GUFr8p22uh57abaXTcURwanNjB2BGinLK
6EsW1bWyVCOuX0bf1Xzg8/Oy5Hdx059C0K4caCX+sqhW6i/2P4BcgnreM+nvgZJSAF0tfgaAfmkf
d8xjUdKkZI6xBy9rFkRuIRVnTrPGTW0N8OZF5JbrGeor9bbiaKI+RSozyZ1bTa3YHP+H0H6rPEPT
DyHtx2wC9apTEEJ+W58kekJf5JDVkzHTlwLVI5w+ly1WJYzqS61zPogAsBNzfkLEv1VXZrolMxjX
zArugssNOFk7Fa3cbpiyr6ByO7xbdCfRMtbSA7svGhckXjIFyosmRD7yqhOLW0DAcInUA/YasiQ6
IP5TzIjFQVsJyqgT2UYBxUjHH1tDGRQBB1mAf0J1bf8T1wplyYw0eXjLAkJaZRcJ2RcZ+0mvDcQ0
Vw6vdDcCNhDQpglSrxoUz/swERHuJHhno+P1mqILsLAPbajbqZaEPYJhXmtZCmQCOseLhcpCAiAi
UbZBBg0vDU3DY6+3AJn3GudgItEpt/6D90aSy6kWvQS6Iwc5GCnXKM3T5mMHZ6IhAqgonh/ekTbT
6+LGqjsDVdCEMOMU7PWpeUQ+RfPZwxJ0YogpdbuVi03r+zn7hrhBL6OrQygJdTt+TX3I1uuELoJt
wFj/+UNdOcFRcvXwuIeiPpxj2yFtPm6vctfiEwffYPm4Sq+ZtjLZ3P+7To9DR7JPmdzb/KLL8o07
qOmrRjHvXoUM/bXhUP9WdrLhhBKgEJxgk8lOOIaB9qnQC+1oSBEMZSBZCm0LzvUqhzZ7sV6+RE5y
kOgQxDMmJhpQfc1ufPE2Jmyxsq88fqZCbl+VJmmnJaCPtX4fSm0MoP6cqpHwa5mMAhvjF8e4qSSq
ODI4QVKi2Yk1ZMeh9G6Op6zHThQVR1uISgUyCS0buMdOVpD2BrIGSDzhmr9LZgroj3xiZYM56fYt
BM5jYcBKJNG5DUsJcT4yAAE7o82WmmOfZaeKYCGsebgSDPv3tppZhaixVaIaXkblXU8vhQGs8dvC
jnxFW4YX0LU850lrho3TSI9pmBKjP8i/iYo+gd7V0CZqJRgJewkDE3asfRiidwupDPifQUYcY6Yy
MnSAIVTF9tuZfati/JkdrFXn3NwI4QN33yWiBvOfVlZ6ldrMQ+WwNJU4mFTkNNRL49pQBjij7BHv
2srXDAcnVXA0ULuI3qg3UvjWjUg8OjpZBdOR5abC5EtM4eZvWFBGaCmyt2o7q3KvhXsIjey1BsqX
PjqJJWEqCXH/xvtG6ur08ekMxyFBnmKTkdm1I05+uCdwRZnakS+hsKXP3KtDBAUtiSE2K7txfaFB
QetzAB9RK1L9gdKRXdrp4FMxI0v1ztvmBBDh4rUYIIs6NhecQNCDpwltzJ5sor5hB4mZDVwEmxYH
fZQv4Z66Hksn2dc3UkduyLbQlUCaeqdWVMhrrcRN7sLFiyZb+WC15BpaezYdryWO3e93o4KkH98U
BhAU9XGM3fDvgITLcM0mEqr0DtxGOy+TKmOPegneeDhb2F+nRUK2rmQf0j5HRnbp9aqvkL7aoXc8
RNuxFl81p+492xDf7+HO8elplg++i67mRxfAOn1SBlIs8JcSDt42sihk6fv6dJ/ZZqyXq+CsTDX5
3XBxGfeLbaqGoOHiciqz4aHBDzdnDoC/vWmJnu/p1tL/fVqlSF3DX6mVGFjt8oInJjyFcT+H3ec9
wzlbU+nucjUkfDVGWSdYbj8jWrexYruFdDG5kcvSOYIp+apXUWaaiNurKY8Ge6ETYQdysVahBFiJ
1Zl2x2RObVXjbMf2TdE8mPwqRKBnRvU9cXxhzEzrwe+bpuKx3e4V9I4SpKkbMxgDa9nCZASixywy
9F7kEJO1+LhTYcPm2qLBcJZYV9bN0lHb7I4TcEljupE0Kiw9E0GNeifAgz7guLodPlIDN2HM46TG
7La+7v65nbx8JjIEIlaqiBTMbUyJF5UEXzVbmofSnCy+TPsPO8BRukLPgMIZ7z1SEFqqY9uiKnw9
hXp9WSbLDM/aHgJ3rapMbXwgUSS2PLu21LqCl9K3P+tkaNCfanAdT7rnacYL+zERBvJGdzZqeAnA
J7Nl4w+AXUb0ve8QS+wXnMhnAY5ijweBFeWB2VQGwozItRKVlFCZ8grghBr4g71lM1vQawFNRnTQ
MuQLoDkxmmTpFrGc6nMygkigMss+9Afs5y1nu+nMHbyoEroD8zPHDjWSQAAjZJvCNE0/9vvs/qtZ
n30IBqF7Q2fsz6DYtDO5tawkqLmzwnf7ANqFgXXzYs8VxeYRc5nT2w4Zd/LxXLzAB+S+DJwF9CNI
RBvRyZYylWkDgILPjZyxyGN9U/knOUdRjaLBLMLSyC6lCmfT+7e0AE2sQIhm4bebEmSfA7Pmr22P
jme+LRiCbV1nsvY66IUZot4mxApZbUWzzM/JubCwT3m9MMYA1UZXYET5n8qTZYIg7OhERlQYOzD8
egdWLmD+Q8la4AXMop01BAQaPMVKpaEbKoH1CQkkyIUriRjjGxOVFd5USvpvwj+VQBuk2AXzBa7J
EqaHh273v6Oel3gCz5RZyDbfqR7W6fby1fHSr0TImAaTPJSXzoEIAegtc/4vY6ZRnwGOOfUdpYgV
3y1nifou84MOdZPnSEDB/pARok0jeC7CJWgQww5JCyJdlos4zCDEKjdVSAdSUYgZGwNnnIWwTgUc
Wv+Cy5CwKlghf2ltPtF9YpNp/ncZfiLURNHuEB6lpM0DOgGDqyi6TZmeTPv7Bat/XHXrHTzLh0QR
gVrrYzgWHehst+T4xZJvxzAqpI3ZNkF+O4eAIlGTDxGVQgVoT9BitIl+3zQC2r289p3yKZnuIvBI
XeSdUhPRq1AK+/z2+FNfLQ5OOSWI5mXA0Sx4IBGbLIYNrymhS5GWQXFOc1DO+JnVk8vsFwWFbq5G
EXjcHN5TCaw69ELUyq0CIZNpubbcGHXpMvvO+JhrvWxvYNj8UvFgEXbTPkBJodvd0L/OtVS+et61
cYvTeBwikrz9SjY/SbfIIo1RON06cWEjrINB6MDCu2keMGDh1gFTBbRtzkmuvpv5StA3aD5bvq9F
akncT+pIlUOJr+yNz0los9D6EaHCrR/CFYjcxDOEKoO6+tZJq676CQGyMhWbyICw/fO+EYB20bzy
vOgugt0eAv9iO/fDxKrei/JFPdLPeGcHM/IuUxkFmTQr8r4weTbUwz6EOaXCbZlXcAHE8GcaeAZD
UQD4JpFvVdab5iNL8kWw/KL3MulHGW8NB13qwgssKrZb9LypU0AIiVz2Zt0FokdrjEhi4uo7sQLo
/1MPH5NeFKykJhrh4tSZSA/gxLkpnPk4hfY42FOQqAkoGL1R49ME52c6dUm44k4W4rmNcS1axTs6
V5uW1FiEs8vq7ZBLYCDhSJDPIkurqjqBA6IYSPR0NupyhVOdjb3Hc4CbBw14+fBsdIRFW8rtdhRB
dEbvMxHWPhI7b5ZPD2IoA32DtTc8icT8xceDGc/9xVhs0qpWpk/4kLZ80FTXW4R5E8Dlpf9N96OA
GbicVldfpbBjCs2yVkf1ZtnaQh8iBfbuV21GU1wmN9Fn7F3d1mHbUY3GQjTszfC7hBqHoWD6zG0F
KJAZzNxmy6psOWvdklbcyR8V3S4cNjVP0S30A9+QdSKKobc1H9IvWL732lKEI8DQ+v+8fragnYYo
DWSRV7mYs4AIpiBTM6z6b28AcnxXrPIQG/2yXNEpkoI495NdGLI5hrbD+4udCMuHpXuegsv/ICcx
nRP88xxovHpjTaOn2m4OuVexvs1kDO2H5dONethwjm6cgL7eoL02wc8tn3KuXQWlBEQUZE54JwvZ
gvGUCU//Qj1pwt0ma9WQk/tPvdnpdFV8rGKn9c7ZrmOuEIQ2UoC6kzekXb/hJ5869qReeo3hHCM/
xdl9CR5GSe8cVix0v3qFfF9aGwvcc/VKBDOwuySD6vpk7aUuqDXtSnfiBu0esnKbNHVMajUdaLmU
ssWzFfMpnXVY3sTnOC+oNdVOla2SL/kPq/8JmcKdI2RQEFsfMm0UhXtczyzgXV2rH8GAXMBtL1ik
LCEECQIuAWl/BFl2M/D3y2d7wXyZ0qwrtLMi3h1hmZY5iF5plr+jJcvZHUP0qabN/PIHehEDe0qQ
62LpvVZSEoFZOxpQxSzs/FEJcI+eOsvyBKsVEKYV2cTqjXlxFoTWdhpUdWa2WA6IJ3qhrfN0LGRh
IWYGMEiTqJSxg10DqfnknHoEbEZzBFBLdXAKcRzeKtiiVbkKKy4lkkUqCwrZVBofe6EKTPdqa0JM
2esBzFcrvxSufErTzdTyVQ9KNyj9E9N6dTNneC1Fuiyp8JWAnSx5+i0Hdidx6p/0pwb5OksNccaF
Rf2aXxHPDxcDAD5lbje8lhVo+XWi6tfqzhoYGchv25DeGd7mF4MeNNo4H00Izbwu7cb3KcwBkXEF
NU2u0eUfNU6Xld9SYQReWKUXsIplXudfXjtVRQIXsQKYOycwZCZKmkwg7gepiRHW8enYWHB93eDU
43HJKudHZcwR3pC3qGVgNfHy3Q17uwIjo07eOJI2p272KQVlLVrI+8CwvsmoMIdXY4lCCOEV7cDK
Bc6IGjH00K4NyCb4Vnng038Y47K9Rqa0SX4CwSjD0mXDUizvGMwAsvG+lMMSDmo+CexPh+LURIVq
a8FFOM2fH+AzymalQ4epBmVXJymtinw9sehGuIXwkLH9QUGRXT8DwYV0rFSNHG5UtceLGduCexIs
kRymOorpz3IAHEl/G3ZU9OxqqGsi3m17p6kZZNztxQMGuaGV+6wwdauk7FoEyC+ZjBi2CaF+fP+B
bfcZo1ke9xuTy9gFCs24PW5iRKd7nJnwtdXL3eeISibQi9mhlJWQyQDDp0/e6VlPIIxbrkZiYM8Q
PY4QPuY7pmYez8Jb918Ri+LnmcPTqc4uBitYdisqQyS8m0ZwsNhk2O750t9ovs8CKyPsORsYtDIt
4ZDWnFK0Lm+pYPaUDH0m57tBXSVkc0yP0Mg06hJ3iBRPfje3Z1rr4pUWMVKUs3LARfqD6o4gwtIs
9Wh7D4jouw4y090dIqMoYzIqV14h5RWfNomqgoqSzdF0PstUCcaqqlJhO4O/6GFYegDljlo+I/ZH
t20ou6SP0u6HTaSh4IQYtEarSIWSblkyPIRYIc7HPlEcZMXNF4Y3JlBoAfyJwM5EKs2UtQjgfVcC
p1oOtzE7NU6+sBeVY87wsZVT4soOVBQCu4tin+e6aC2jXsSkfsiZKuEaZx0NmMJGbA0jMEe2A0P8
MgQvCvBOK1szx7UtxfoVAA7bh0PT/lJlPLn9LVIB/n68f3GnhIksTdoZNjSh5KK0+wn3JpSMOVri
Mm5AYydXL0kHPqWTN+L1Rl5sYJmuVIE7PkuY1WO0CppZHjSz8Ekr197r2BYOy/MDETBAhURfwW8I
8winrqEXGo1JPM+Iqf/fsAq4/Z2gkC+Jw4QUXvriMO9soRid25EHlq15u0Yuje5ddWzVlbJv4/D0
WvLQA2shF8dogdmRAnRz1oyr86K0ZBMKcMMtkz4h38yL1OSebyRiNHlxh65K6LE+Q5PDLyJ7Bu7+
wQXBG9asDyLCP2n9Mc/cnD3WG7qXY8KpwsxFCbD3zOdmTD1497SLN+j2/vfm2Teecu8goh6VC/oi
Hk0hFMHjSXa8wkqa48AZya3X9WcQ0DtbYJROk9q3R+ukbklme8tJs6gXkunMTFCD0c6AmxV+A67b
NPoQu849G57AwrPhI8gX4fZnT6XRGfsbi907087LXAzSYyUt5evy5O4ZcqcpkPG+cj86ll9xdNnr
57ZWC6kl3ixEzbUMwUC59IWtUO4dbPHZG35xm3nPDKhGXxcPYpItaxrSDAfM8cJD8s92Mf8SqsQX
zpp68gWvpT8nXB5Lnox0gyLsPy4ifnHNsNv4Eu9LwjCYJ/cDWgLRiUVGhoYlpkbwcbpjt/jkrqZi
5X4FzuA3+S8QExWp5p1crdSIRsBaTovXQhA6GmnBnsE/Um9w/uHqyYZiqu5WmMiIBw+0e/KOpuyE
KWRPqTd+827mkBqf8HfmNWqq35NCN5/xd3461dQnCtjqhgJSeaNVZ8GuLtGRQchVF+WJtAgtcLya
NaRnBPqaD74h9nNBm9307CkpMX/dA11nl5g6q76/SkfaJN+n5rfcl8kNscJ6xCwG74iCzNlPhe3T
j/bM0HpDVL0SeL/YDUBPWTOpwsjbsBA9UH46ihSTjv1JGsOkuwFTfgykL8U8Ru1gOVAtD3lbiPIX
u0yR3v5/gTrdtSY4cP0nnQyUS2VWiq7NTH9L40MXTu+1n+YiiOG56q3fuIvPw3Dyt9mvmvNCbPgn
zTxzbqW0Ev+mMtfbO4CrC7dA8GBv8SjL/8Fh05irDL2rX7G2Iy/bDRenEP6tojWRwKng/kpRZo8e
K3PYPmUu0GkztGsXoG8+PgXzfPQp95iW8UOR7IugMK81oGi0ic2Uw2K8xm9No1rPvsvoIb+GyO3j
mVwufdD5sbjJSryYuctCtW4GY56b+klKVKcPrWbyxOfP6Wr9KyKIVrIIe5Rj8f2NR8VWkwcgsyZs
zXokqFmcTEjY4eiGYxAnNPid29h1GNwJ0BL0AkzraTTloAEsKWgKIrZfuQJd17PU/tuyVnGDN55W
46vwQYRyVzPlUair17/2ZrSfwnIOwRdcX2K188w0sEKYsqRZDlJjTBsTmGXDNq0NjeuC/otHR9Eu
W3BKtTjg4zn+szbHzGh0tutba6oRkak3BoW+WkXRIUKwkVwPxHkuVTmFp8Xtwf+85FwYVndyi59C
xmMzFhirIlMFhVE3s1nIvFAC5Xlqvg5N+PQ0W+Isv1m3GFdXgRpODLCOct93Ilpe50GdffMZXpxF
j+x6Ui2LF2x81cL+XkTsDQiypJFuKd5FnkzNegcTjUGcCYcGdNK8NdNfPxe1KVFlHkKf8/8mYfS+
GJl/MBq4EyfNL7skgFoMx5PN/hn6ndSAenLFupYHYgmh4CXAwLmFwjNpIuJbuxwaTbylnk/dSEF3
hbXz/OoQcXHkar8meAxJlYZzig8hHChiH3KDcAMZtPICug1u/6d3Ms5UpJ8X76d8expvt2f182E7
f6aavQxq750nr1K1Zxoywk9arqoBBHfjAM21L9frHlrhvIBAKqpm7iHq3udVxWJ88oRHx7MgNoji
LnKv7Iy5PBbO5JIO5dOax94ZDP6MguSqdUFNtXLfvluYtUhdUWNy1PPJkQoqQqFn7WTYyFRmj/rY
bEIKFaXx6mgZ2FzFxSXH7jJgfOVZAM+kc4NeXhApzwilA17q/tugFlZyFe+Yrr/AI98/pZXh+Z33
v3jcl2XUbI0x5mdE4sExQIKj/ppJtLte49N4DaTPvrK1OlskDHWgMA/M+T1qNqEFf6IzBgN1zmfN
zFW1UodtT8YAT3ab6Naz6ZI9LmeZr3nWjqkD/o2neY22H3YT1iQaqA5DlyBrB1OVrq2nxwflOjb9
HP6bo/4ycbCfpNGmmu5fnLGWiYglWmutMPq71Lno+4A+NvU+iK4Luy7SL8CDF0o1uQ46eak7smzm
k67s83Vci4Isgge5DUwrmZeGLHT+rPH9OJF0Yjs9aYGihTEzLsGqLvWAULAc7sxsWNKd0qiV13wX
VuZINnQt7ph9i4Hhlg6CBMwbcCX36QMYGBvLN95pMzk2zQ1dNvH2asaPdh2xw+AvKxSBo8rfy9TP
bxZ0c7VBu6WXXEPtHMTyQQGgxrRNVaHTwddtaYHfmy1YlV6+kdrkCu2qWx0v3HoUyQWBL0rHmV8q
wcGwv7Qw7jLWhpq+isD1AtGurgC3ELxMojNumZMUxkUtDmplsR/Dv7Ygyc4LwU4fOvXOLXcROQlK
vig/LlfguJfcwpm1PL2r3gA8ouK3+VflOoBbraRpqMGZLw8A2OnfLL3iDz59CfVGG13xeniCJfJ0
jS7ltH3g5tz0shkeQuxoA1D0AWYgn3OBT+gRQNzpHOr4II07OhkSRe3bqZIXZ/R6gYBkxIqcQuXf
XnI+z047p6ZKzRfDzJB64HfyceamCHN69VDjPUoJgGuznOfbBwTZ6Rz6scOTztjfoVcF+C72iuZf
un6r5hz4SCXVTNxNHexOVXGhG0PB3YgcuaRktN2w8oWsANhcvYe67eyUb74SQPa6JZ1YVnZTE/3L
++ee44NIPJJxSQR7CS4JUkBF0iqpGooHuH+DdBArTotg/cluSg2zr8En3+b3HmuEC7IV6gUGhkly
7QvilnYcP9LCbOLq/jWEu7I2b1dOFusoDss2PXkQZ/jRjafB3A897VWMVVwbG86dHsljIf7M2dxb
SunmaehV54wVq5nZhpyFiHlYWq14oNCGFijCXlicalRhYsRTCqImJ1vjzeCa0tP/bjHSlHN8QQmH
7tgYiRtTnUWHaIw3VxXIOnUGwzqutvHSpDjvUOp47sBCsf27gjyWj7pDGo6MFU2Vd8qPuAmBjoX4
Ba5p1UQBNjfTRIB7rTYAuRUeShLnns03A8RjmytH2PYEj3ISLpIEEpDJ+/ZM8beHF9dg2rUuhFBQ
z+h+u7L5xY3Fo63FylfhZhV63paS4k5Vs8TlyTnwW3PUdCP7opLcCgS0fdA+BdWzrUaDHQHCVCz/
0lRwNR7us8oRQr9e09fWdOz5pEfkBEBA1GUVpoLfQ9tnXsKTDX1hu2sV6vgAs1fI/rbPy5wxeiQa
GAgDxEU4PMvCpk/HDd5k+Roamx9Qm8eAgRD9WyEpfOrDhXxICpOowx3ujfFCFMFKhLhH4HcYRELC
ZnUvFyaloRqnAsbQUz3ZkVNEIcJ06mHzAXvRfeP4o8rkYUhDmLZQLB0vw59/ihwBOoCJcz9Gw3Qo
MkL6U0JHXbJcfA1YpcHLA/nRYup4wvl6GWexdmnn2CstRGvaGhLRtr4I8z41xWzEuaumQYsQZ0dC
V013KD2o3GXrRJSQebe8rb7N78gBJPqt5EG1Qzu/9S/6xrV7cqNc3u1OqOimWYuStoNYs9479PbI
nNTOvuIAjk4DLY+ptigUQ3b/rT8hOy+44926tpBk1FEuBPBY4jU+Ho5nmfUgT3vkvgedluMalh+0
OyFec6Fq5Y3p+ZUxJmcXEtiy2NhZyg5Eu7U71ubjA1wo89Egv1b55yZ0Nj+VlbLo1PrM/w2ieceS
uP/JfdI7qifDVxZy6XG0NKkzNTAopLKQTvCYS9XMAInk0sK6D3jw5mYrrDpZb/u5hpgV98IB/ntB
W3jlCkkdLkq5IfPTX8TP1fx3gDwzguqlWnA8qdJeAdA1XYcUJ+ddwZzNaub/o9tjsxWzuwLD5B/K
mc0u1bdoFLERWERuqHwd5mxzDsCBCPXBDp5CvZ/SFWJ20zXokk1FUS08E63NswcZsduNRl/CwTHi
yV5HzuemXSCQcreftOG0PerDrhCQpvwWLmaMEIAfaPAwLP73wKiIlx0GT7kK6MIOIyqKH/AguaEP
3SBGQ0d3xYxXh2th5ri1piuyiXoO2AXjV+N5F6tBVgdbgUfpxpvJIm5e61lsR8sQw5ZqB6zPFHvJ
v/R8007vY/6L0qySBArBY8cQtrlCWdIKM6aBfS7rNnea61o4wEOADNjUvSSnu+jHZMMAi6W8S6ZF
agP9a2LIT/yOFQrYp9or7TeP+tbVAjWHp1Xt4bPR9bzu6/Sd0+aaZau4IKh4iU8TPb7/oTxG5+ED
xddFeY86rmjKjC/8apSc3M66wc4x/He5kMg1r19OxwWL7+lHi2v69dKbTjgNq1yVyHD2sFDKMAk/
XPW4tl5B3e1KiZlM6ZDET+v3cUZxTp2OZ9ofymI1+KA5+EokZn3rCq5otR5K2jPiG6QgG5lyatiX
V59MtSRstmrQdpc7vHGtCf/aHC87TlFbYvkKP818shrcKKFZhU1oDifdmsckcayhm/byZhdIBi7n
ZTCzxluC47LSrVeIC0mY80wR+yYQb4/gSIKtPCY85Fglt6D/KpeOa8UXYmrmhzRhzgpoIfVl+vrH
kv05rd7akcKQrvkp+DEyLiSbBUAmp26pFHrFen6vYi9SMUy5K8dwaC5XjaK0+Q7E01t/XH8gD8aC
5vTm3lq0Np4nMZIYNyHe1LT6mjGFQCrJxxKlsNH99tGwOZbpJP28FWN+SOU83QT4yGeEjoIASBI5
68AXaqleceqXEsizMXGqLG5ANcsnRaI5SE5gw8EK1nfAhGharFEAyamw4gP8A0UUmO5YixXUx+CE
mpUnAfIfp0gibQf2hNE56m88GEFDdybZRWXawMwFYsYe9TupHvR2z2r8uzoIiRlgEuSTj9xjovZG
x3IQt4e0giYJXsDYaAK8aC/IjN+POTkCtJm7qt4UfSUrRT3LSo0oI4vNkskvM90vMAWto1IZVVz/
pedo25rMkLVlDYEyFGzakGC/xt8kQRg3D9SId1G5ZTZOwjzl7XmOpbj1fXQTs95g1Zy8CMII0FWc
IzVQrVVr147SfgalVzJvBUcvZ6/aTRIXcsQZAEt3Rvdkgc1eWED649rhVTBvWHbjCWWqgU79e1fK
9ZbXoInpkkXLVo/V9FZXzxi1dFLp8l7YcEl3Vh6O9UE72S34/W1CbRAkzyeMxYZHBiEJd67HSp64
zr1GMAtp2mtIG5vBrTwLyZRcuajDHwZOeOvD74cnx0aDHl42PAzOw5bzMD5D8TjuRm17dm68d7zL
x9eWy5V6c1y8Otcr0SJ7jhMHIMP2132dy5Kd/3sQfLQ4H5fMs/m0NcRnqR7nhAxvJ1UMa+tUIie8
ybyMdz0EN74Nq3br2Z/TJ4AuYOAX7VxKbRKmLicVo6JJYQoBCTqZjlBDnZoen9/TZuyqtal/SH4Y
XWFKOMuRR9KhcGfJfE3lnDsKyURkX7ZWNrEBGGPBbSa4NdzpDPF6Jw99qc6vmThRobbtXgrgLiUW
hMb6Q8Mncm1cr9SUyFM8+o5qpJ0sWfi4/s6ZUzA+g4qxMd6b1RppzP7cf8Du2xGgcKXSIiGrt3qh
L5+ZHHsMmdYnsgo08DR6HeQSrFvBcPk/GrMsGlpvnfGR6FYgfDXqiDJz6QnS8uv60ZA68ep/91vo
nnrFY3j+2WYEo3+1Qbbxt/1TZhUcHYVk5LSrDxin1rfE4VO1vPM8m2tiOH+uOZ/VYsmXH0Ix6n30
I/jkEJC/gUmC1Ao2bWbVTuM/EO1EcSWY+dhrfSJJ+imAadTWNriTQGH/ZJBomm3e1mh/4HtodfeO
blh85JweCmlv+7fqyyjr3tNCr6Lxk1cGtF4NXswRZwpVUcqm8MpQZyl7E5kdsrDLrYlmkHVleksI
94SATDMllzjYnp0nPTSaOhzuqUcCTbq9mA8sQRnDbjtR3jWlIaO8bBuILWk2x5Iy9C/y8vB5CuNI
11OTVDDeW+jTdylpHheDnjZghRRvup9ZJAa8pbo3kDYRHLEo4LM+5zEDTQKxBJjjlr5VHwjPUlhw
UnR/JAL028BhZTrAWRBNe4NGStc5itubrer9ff0tPgewi2+38X/ZXVyJBm8YP2aDk7SvA3vKf31v
RXewvBvICy5KNKmHiR22nAoSJLessi031jn+mW/DjuCHDC3O3uzg+3NIVeg2cGnU/6GgKVwr88hM
j6Ux1ZgvApJCO+fcHDaiUptLQsqNJyxJP9uKBiMq8WPR/OYLX2av1UC36rQmvUFmmi9NtvB2K5r8
KlYKnuM5zDwQf/rjpbwWUhWOZ4AVsyejEnDE/0Y07HD4SLZcO7wBXSBVWYT9GbWZRgAfkScPgUNl
cXYUvdPsaBeRDlQaVlcwZYuBNG5atCI+5p9/CqOuIAT03kWwsIbQr8Sn5zUxuMfzGvrIVgvPRCWz
P1CUoMXZtRNE5T3+6GklAX/n8FK81sFRlBueoFVzy/eWiRmVZX2oB8nrL0hbJnaz86+K5Sk1CLLa
V09jU/6ZpewBh58QFX0YS2Iw7rMKlNawfIehselhfFN7hmYq6Ys2Cz7F5NGdUfzhXwWFdx7qG5A9
+IJE5Wt8Yvz0HaF4sncLigxNzrMNNkk4WcQDveo5ZluMEL75zwIo8ZH2wjgxq6JTgpgUTeHtdYg4
yw3ir5Z5wM12qEEUB41EIumsH1/QDJIJdrpI9afjjFXFaB7sPm//UdiB08BDtGWYYHrGFmSMZkiP
P5soh5P5IrQWTrmEtIn9c6RyZcH9AMuYMFgIYfl82hwC0zZplDSbk3l/n6wT0NvndYnsZorixp3y
yuc6U3kbCwkjbPm6nzWNBrcCILuNiU/dM2IeAQ56PejX5ZmRybj0/W++PYr2sX1UFTI+IHztSmWZ
KYlzrHuksHURccpgRDxPfA3HOsdWJUs5QIulrzbzaahc232NUI2pbwVahMcmlecULV/qTmpp5pUM
yUCyu+UQe9AeHkzSQkyJfI+6E20/dTqDPcZa+rCXnaiAWPUoeRcH2k9tVKINcoK4egvhYdGqsgna
W6A+pwa8nHbl4arNI3Ysn0/mwYrkbIyinVtMvngkXpFCBfx8E4tfthbhwrl99T8F/y2MPeDA7Ra9
abAUG4Ctgj1Tji67uKfABDzImG6Q5iqVxK1x3GLHugWLhx6ngRSNY9nuDNh0Hoz7ELer5EAkZwGF
sv6kjAwxeA8Q6gIi0X+Re2cAu0s2J4LowD6m/5kQQzZvNnzhCuMvIhAX4sWyzXjo5bOS/G5qsvuW
7/TVRzHLNVbLRIZhAtizncyS3ruOA9V/Be0BIK/TwdJf47TKI8HCcwBcREREdrJLkPP1l981S3jz
lmaQSXpWPU/jg+uGWEBtDMNSG0LPgpW2uiZGK/MT+gcMxRunfklraC+7YTZUw3oNpyQvhDSRaVJ7
agFmuYyqj9ybiruGShAbc80eqVsUPNGkUMNLeINBvMnzHYNEj/xRqWvIacX5iy9MXyKzY1Y98ZVk
zEcjGKTxOmn40bXBGUI0IeMLQI//QK+OgtZb6a+aJB9eXyJAab0bnf4qRP4oCxQIrhKomNfEMHi1
aNoN/sVxeBWs2VhtCfKs5RYzu0uFtTkQQDNFpyN355SwsvOjzK78MQ8nZMlpoqn4q6kk0JAG36E4
W22BTViziHTFNrCGU3COa6+OZPduX2fk/hZGxswdshG3+A6lJZY0sMShJH7AelMSxdkXS6fGAq/S
MK12mR75sIVz+OOCnWtFB7/hBdMBeIm/9c5lmKBBBwVKHyVPo8kGU2QAOLpHXyqXQJit9DKjvcul
DLgkkcq+7WlDS1w4aSXFPLJKtGguUo+F4gkFtDZF3dAh7MceIdj4wEuhE97PQE1i7bJiSii9YEW5
FouzSpXvt/jacOEgM34lUD28qv5jyMqi5Tv1ftNFfYrHMY1m4erKr98T6Jnqk+EShNFu6q/c6cat
U32M3e1iGyLUvZM4LvWuHvQyA5FnnLLsRdxCfh5NvQ1hJGxJLOQqD7FcE3fJrxPk2lrFZ2ixCRZD
rqcB3GQxt8bh8+3HMiJKvDWn6nRMs44qXOrx/Vxs1x7tNFDqpodEExQxIIymHnfSujW3VznMQHsW
xpzZ20PvwXBN2Vpsqr8NIjocKN9zDoeUDaqq2GRbmGSMsK79MTrCHyjp98skbuXLGoZcmpiW+TOU
buVvmyOmO5CkpFdFT/z8OKj0qDX2TsIuUUbmKL8Q0WTUl0OnfiBsX6gmqwvZrizcjyf29DavOSeJ
QbDFs8knz91IOouRDHlLYnSKXXsIg/hm7XDROsZXrj8LOKY7bioSg+wqkluEw/MSDQ2nJ7RQnxzs
VfX/xfIBp5+lLzWrj2KK1519MdvqbHK7DSZOJvOjfCO/L4hCtvg1udZ8mbRwgkVtpXWxedceNTAh
wSMq1dEjy92s5ZmmDiowctvzyur1AzqN6tpf+JwQ+Gwlu6atbEfp6PWwWrjd6cwavFYK0+hwdBwv
XrYUSi/t+O3sa009bRJxoJxpbvXtpgtrBwKy+kI8Hg04MLc6JJaLzgnQG3tECvvb2n2pj2zXO4Y6
CcZB0eRbb8opNcw0i0jrusRlqzbLFBAJ06H1rHNovA+wCOxbJnBc7PNdrYQNwXm3NGfGZiETfo8m
ltu/g+sHiVeVvEpxjY6mSzEB1lj0lDu+B+NGLsp9APSp63laqz4R3qzYMI/+P4G1iDWWn51IQJSE
gJsaXjCMvnxAt2CIVGZlbr01bbp5b1gspHze3jI4GBxr/jf5J87JP9UybvClof39DxpowfPhO0kj
kxkMpu4xvfF8VIOeuGRq4eRHwFdqBZFQwg79MOh4YGayhJrOdzzjr9X442vF33GO5maTmeK0t8gw
sRo/WV+pR6sUPbteKCyn80kdL7LYjdMNP2XoKzvrAwZibJS6aJmak8huPujHw3lO/Q5bXAJsi2S5
HoY6Ydecxg6coUiMibXDaOQh1PQhGbNI+Wvgt1idPco019PrTUF/LP5OG9RNynROrPaK6ZJGpfyg
Kh7TT1TJAVAXUDvk5u3mtlCpfdC2S8YzIWf3d9LvxdawOz2jvqtmq/0Iz8z6JrEgsBA/2hGeDeAD
vd1Ov/4VsckQgaVAFA4yrbsK/htFEuoGLp+TJXcyxnPl2yC0oFQoB9+2ojx+3Y1BSTvt6lP7sWOc
3ixMWxuVc1yDiyBm3nZW7XtdEHp7IphVVVmGlzyqi8EDCCsADd9bqLc+T9gacvfjPBL1SU9DcA/w
2K+DmwgKifA31o2mw74wNdpEzFnLvgHX7tuusHy0VBwH1zlK2kMEIBM0bVKkoWZD1TE1iWjZMhBj
MdHHwGpE5AO3nt8T8dUUD58+zpKHEYSsmYi455Gor0IEW/0UYS4Gc++xk/92W6ua0kYHTuiCe1aq
ay4sMYLFTvxMTz8wwhdQqIg537EmDau/v0pi6lE+H6o29XXcTRTA2gHhGmMjH3ZLbPKN7BteKTOI
63RDG6j3HzACL1HYcV6yEEqprwETRPUluFCxHmXnqvBm2u/I6z5xbRCNoxalZ9fKrQRIHYTfMDtG
xjlNSrnXt9I9u6Zp9jY+DDdCnvuOOVTsreEH437vgFDM4bE7vUBCYCM1u3T6/AGAesv2axAoeZvt
jCEjpR6bZa3Ox1njt0sQUwPYqLGJYaxkWjt5MXwAwLV9/44xWNcQuD1TZF1mAP4b7bDo8fRKrBaX
RZ0HsvvkPiITAnQVSYmGojC4NcJ85+eG0C8aO4lVgLD9OoPFlLx1sy8CC2WyamhdO+vaNlunVzRy
GYTIMDvVQDrU8Xli7rc7Nrxqyc4Ke3rksZHk6Vr0CCz1VsqQ9Gp+pWrxwxj0LUHQXT+HLTHntbXQ
jmX+lnpsNu2/0ZQok2SWCt6+Vk/dQ2dKsiw6JhjS56dzq/wf+qLVGPST3E+j9rwXxq4dGBRJ+wUN
y7WtmyvBVdHpcOOT32u9YJeLNk1i0Qj+SYcD1y9CLPk9aJt5PXje29Wa6NGCvuB/A20ExkKIyp1r
A8tn7t8WFv9tzj5Z00bTfBFzi7M9GxLjN4AwpRXS752q61fjrOOGddh7Qhivai8dNRn0Fuyax0Xj
rNWwjhFN/jeAZdlEzblpjKC9m6sCgv8kFSrTG50NU57WMTi7adeU7fwHmEUF82Aup31+gNZ9u7tA
5Sucpuv7tGAnOs+5UzaBU9evT/0gjZ6cnSXSY774Vvgs9s1sLdX/LXKADtZgPEl2eFetAaJ3Zijh
48zp6arJzS1NzswxmZNUZqNekGHjd8FvtVCopyjVUwGbnY28ZXcjieB2tpgCeMVQ9S+cfbSoboJE
W5I6kl8mfW+p3wOBh3oFpJepvhvb+B71Nd2vki0sB6KLZriIK98ldLoYZGC2heTYdLDGyDntm6rx
5bhFDpejPDv+eVUh/IRE6HaltIGSdfufHOex6JJoWoN8Bsi7t+1e+AR5Q7B2h4Sba9WkcgkDOQUC
7VlOhqq0o89pNxSGMFXdvzdagTJZnb5y1cAwt1d/5wUbkqhAwQouADOOjylBGipyLDoJpBwhBBcV
Si2ryFrOu8l6RGY7HwPzFBmcrKZc+F32BNtQ0oAQSga5Phhn/p5ofeqJeTHAdRetB0YwcLTBTTf4
7Q0mAcPeNsTV7CmMh5tVn7/G0wFEPiXkIOmCv00qCTNPVz1gQ+fp1iS+dU7EUCN89Dup17k3wVGZ
btMDOloLm4eUm0dzsrn/ZBKfKZhXAAIBhUsJNzBPQMubVTAD0VbKzz8YPQ18DFIkQIknf9tbQD4g
5gbzRHc0rBQ/tjAclmyVk+EYA3SrbOTjN4eEhIk5XqS2fd/KlFx5XYil7Pbgg5H/tvwtdyuwHvug
0y6cYSh9Iv80oQ621gbqCUSvNQtQbLcMEyymDjBwE5QqHvb50659sSVGyeriX5EHBQc083iSTSij
j8vAMhMJyCLDby67G4YRSyaJ7qHX7oJ9erBw1MZy6n88C5MZbeNkt0HmaOoZEbh95MRosr5JJDT8
7naonPGiZSnlmoj0B9hpxLFzizVbMtCrYsk5CGQ/83v8Xoo3yMe8/1t5ektPyxQmCHIPOZgSgyWq
4KSSjFyNJvTu73YhYAAcaXgLSY+X9vCmHZhanRuXnBpiCexID3mXVwDsxQSMrO+vcCJfavuR7+D3
nB79HAA+QsRZthmtbnwwo4lkW4Qan7Mfhe32u17muqNnDs5YHBd1RW1p1MkB8yerpa13uPnfnjG8
tq5DXYzHCl8URjkbGeJannRw8RDZFvWEriLX8PfPj4Zle0gBEOC6kQP5a76jo2QKr9tzbg4aGP7l
OaimJJwW/Nz5CumbCEF1YDgVO4U+SxpWTjbtwy5C7Ki4f2rj+fvDDRSNK9B4ghkRREz+y1OZ3aav
ALDRV4eNBv1OyOt8Rv3p/5PSlH/6FRoAXOJUNwKM5fvhYK6ZiiqQFntC/pua65BeNUOhjOiV/7nt
biVU1R0qx+Xe2kpGxWxe4g+9Gv1BnlapGCHDyLxQ4WDvZXjnYFVRcoSud0g4iISfuz391vgPY7tC
MAGhSRXJrRlKVsFjfQmt3ReMQup263wmb5JPi6FOcXutVVxoJJnbO9KX20pHr1TjpX082o+5pDJE
aI5U4h4em/vjjrZOBDwqQ5r43HiDiZ6uRddUNrHUg2lsC+c4rZQCL9n5BnKA8WtagmV8BFuvyAAn
TvQHAmWeGv2fv5aSsGLXmK/I9btPKm8wMQQ/nUdvkf2Yeu03bJqMMsvdiSXLjX+8XfNF27osNEZH
8CONA78U74VhJ31or+Tv2u3viC3Og/gUPVk7xkZ6m85KgtBi88TVcB7DFiyneRtF4Sse5yqxvpXo
PN+fQzu2bzgl2Dk5xY+ok0K2UiZgrp6sA0wemlJgLd91KiIHKwlDAMpp0hUiU+RgXYx0qGl6A9iv
BS57voJ1rbcQxmeLperEEiL+tPEeg3b358x3lBjCFmQUOqPD3cfZQ/ztOYi5RqMZf0pDlaHMXBxV
ljc08QV85SaQC1ugZdTQzaufPPKxCzLPpUI4CGFPccS4eFkqow4FjQSJBJoiMdA54XmjE7fx4qXl
qLksXIFZKSER/4VFi5GO4vS6KRanEhpqAvJguagGE+ldIdoQ8pBUeMUt6rH//mjb2r+pgC207AFP
gfumaLHeY74IvPjuTcmXD//h7lD9umBCly/8pHaw1BNel/d0C8dg8CN1DhWlL9WQKGtGxX/cy8HZ
W0rpPpZJbljQEewf7VFmVphJv1s2OcQM3qK7+SnxHBzH542oDELpnrQLjO4A7g6chmGj0TGrowV6
EUVihKlf9PNGHX3OS3x5E0ILnL+vVEdARHqYOZ4pIhRg/d5dT30qYSZ0539z4lUbUQ+M+NyHVFDF
XV6OQIxc5LJAH3uKXSMxO92v7zWOs789zEWfgPFN0u5xuhzEdfo3jFYYZ7MfhHc7XMxgUxrhdyGA
7mP6lK5rsOziZsh9HMWuddJER6OhQvwV3K4xPTJCoQI4shsxdvJTmas4nE6fKp32TgSFS32txvD7
o4jGnsBNBT4qRTQ5Gw5+5sw7d2HBQn9d3V3Z9FcuaBVrv1pQADafUZM+/6FPnh1v1/n4T9qP49dU
JoEZRwC/bvXmsyAMHyz5Q6d04tyMYibPNuGMghe8wsk2hVEG0NDGZ+QR0LO4dEds/FcOZYbxYoz7
BTu7gL1Sh46ad1qnCM1HNqRhSGeeFkvLtd84499n5BtqUlMX83f5qE8mpuIG3f3XgYwkhUE9O/gN
junbYx72NJKIIdDZI7bfQGebIc3zO2LSLSYbd0Vcoui47LVdPdFqDs0STUPWGwc1ki8V6fxFLtIg
AGULsXD5rWnxLi2z0Lr0wP7c5JWOy9mYx0e5IDfIQuS9vGEUB+Kxni5+M2nvzVSkLlM2lY9b9PAO
CI/Dj9PFCLAKW34N0u2pUMrpzeH64JGpb5Fxf34d4jphvKFn6C+gJ2HsSQsTtA3EtlaVGUTRr21h
O/pJM9jKpT3Z+ehSMXUjzI57FK5X54bV258a7IgV4+TO2fIMbQXcSOFamvQPsO1iaTwVjTYV8kTl
YT5ZTJI8mdAtxV/vf9LXIwrtB52EF+d1c9NArlHYJaE19N0mnP7g+sgvF2zMGas/Qw1YFmed78L8
xGTa45n7G7CBmasI3PtgKoUq8LEufVNiHXz6havwOgURxQMMthZ0rlQDy18wGvZyYxZJD3sStsi7
WwbbAoKpEfOLCEVCav2v7/fAPfZ28P+YjFDU8HZ/qmAyrjaDxJi+LUhFiRZia6LdmhOzf8Fqdl/W
mFVtj07b0UOMZNL5yTssASYuJFLHXnOjCo5JV0aYJR8m8Y7ojMiq8aF1ovRqU8Nue0v4Z9pcB4ma
T0f6sy9UWGSejKMRmHkpqiz1RV8016TY1NCEfJYaDyHN1AXgm0iJI/3Y3ntAd5y+Jrb+G8EZh52c
sSt/11pDTi3vsVIVA5GoE8LiJCoJAfLiF1bPOzJs7tTZ/i8f/4ZAFHlH44oVtKnyMQzzTB4UWsNr
964xCTkeBI0KzxiV3hPRiGbsQdvHliBT5qhNAiRwrCaO/kuMuPUCvdVaTIoQwu34a3SktbW7N4Hs
tCOora2x+0xB9QU7gd78PtntJWKwqvfpD3TeRTOnGTO1+UMfrDyD1YI1snoaeJz2YviRoOhERp2a
LFyDu4F5i7nJqjzSc1BEucZA+4oSu5DL15RtibQPMTDrzEjdaFNXIWhFiG2XGmUnKlRV3u/6FZuQ
9DOMOlaXqRNIE6r8WYCuqv3p+Twn3fTBX2zyGfjHGC8vtaCzWf1Gix7unRFXhjz4UkkfPcN/3B2c
eWC+rp6U2Fj5VBUcYynfMmMYiu0YKJ/bMyA9eUbwJzmKm9RSzSB3v0KGtwT6W6vRm63PjsYfsAEX
koy/UrEBr6RYbZBzGeNqd5OoMigTZcpXZ5qMLt73Ks8vUt1wlvvPpbokEa7KhDDMBc7e3soVYHmF
HtJE69DuUDbop1tY85FCDdilxQqfmZToj1vluWWIPPY/9U1CP3SdNRyM804Yo+HWO8RARG+KdIHA
h+N6G1fviDifF20/bKLd9dXU/a3CEsFabKcFNoIAHJtz0ysxzrR1bFEzw44H/VQFHTa/epitU4BZ
xLOwXaeiEDnWE2ftUNcoBa21885NrNe3FgwWvVD5Z/RoW38kGpw9pTFBMGMozblkI+SDaHutWGRS
UMAmqh/Bg4Ymc9/tjiOiaV1W9asW0m1DAzrHcGdxdughhjy+TH2/7rqh3uUKymQxmC9tq2sT2BvF
oXlAD0vRmJtcG1yVIxJWSHbsgfi0wo3jjxsDAzxHJ2JECpA+KqdxJXo8NdZ/xOICUCSbn8wwTGtd
FY/SOSXlovsxxJ/8WOISWmF4m0eM3gYzmKMPL6XVz92MrHkv9nEqoUqJk1djg9Pzo9shyomSNTyc
UUUOsZB3o/rEuYF1qs0+vR+pYOPvJQiCRpdKfR0MHrhIcFEexrrUH6K9hFQWjEpqFi9Oeyq3xhZb
Vkh8ndRjeI9QyKZ8aKh5IBUV5HsnWWQ+mPhx1i/QWTBrCU8hRCnZGoR2CcieM5rHnQ0zD/ndwOeu
tooimzpJ4qDrVHqmIW9VAUQPwnSdjq/mJlZaJB3EEIhlcpDEJpNnWsay+MK9y/0Z5oqQPBq+lrMp
NQ5t1AlBW743HI0T/a8d0t4zzwvUpPfK7Vn39FaK/URWNQNVYMSb9szBBfB8yXqvTxtPItfsXtEp
8E09PsX1PAFngOPtLYZC7ne+kTru8eDh7X+89rqq4ejVkW/lCdU89uTjYXPIV+ZrgHuxz6cbkB15
g9H9oWle4JxbgkXVRkZNL25WOK2ENai7+Gs6lKBALew3/JRIpTuq3QiTDaWjRcpZaw3qYVgKvGi3
mILXCTxFhNIosK6L73PjASK9HOtBBar42jQoaBv4TnVtwqIyu54KfnuBOr04S3bdqLl2VfauOGju
R/uX5Hquj0JdrU9UMPbdq1eELCrW6GxqLT8jKIY6Db7uLzdYXanVhIUtTtPd0NrFVdbwW5ME6G4N
LKudKyA8pqoAfTB5x2UcU9YdlEPGz+02ye7bNzhLH7g3XGj8ZFj7dE1xG0KbrNqBDaSD0DHNFnCo
o2L8d0AdlabmuZngx4b6zYvSSCDTX9HSTgXbwhfQo7JUaLN0mBXmv/ERhH042FYcac8Fl1NqgQ/Q
L5WlJZN679/pVJqy+9cik8wjaaZVdOSfKnp8GDufcr0fg8Bfv73I1LK4TeYknaEcQUC0MIELjj+c
VLOL4HOSSaDdPvQl1O/fVssR6wPS7gSD2NpO6Ru1CbRvkOLVGOGHA2Po+0YVkM+rKH83hOoZ5aYq
FBWZZ/SfQnQ3UDkzVqtzVy8I0RzaCHSXX/6ng/slVm4vL48uRXTi/Yh+bU4SjZ4xZZBliJ+JE8fe
C59KKME9vh9AB6Y8o7F4bysJVZ9z68tQPEo4GcopJPAmesrXj39GQkmdi+gwzeJowwcc6mWKWZt2
+Pu3ec/L0X0ob//wg2pgq+tBs5n13SWnmXe0OVVvW4XccAjZT4nDxBCko+wbD7lO9hazn9a6ulQC
dPUIdriNVv2Hu4O8ByVdaW0X+MAWhFDLMS+gb7s1wIIqbKjB6qmHFuKiZ3g44g5UqjSqx1DoS4e1
ooJtAPxy/6LB11oobnbw+BE4wWvihGrf+NG1Y2EtbwFJpcLfYBut8EbEvRFTQGfKL9uhseJWk7zi
Lmcw8jXBRl8HGTnbW/jex8L8/ldcJu1STSPLo7ga0cOZOEpCyKZmJ/ExjhwlrbJwoseINVQNM2rE
nzuBDk+C4iT8SwrPYU0Xh9y2skL677T1ioowf6CoDMBkKEC7PXq4YxM05DHyGKxTn4xqX/U9I5P+
O3R/WgmlQHA/BS9CcnmKMS9zbimug0N6wpECOHE925NcCLYCjcVlj1x3SYyIWbeamuj8BZbs4IKw
2ZKPiY1qCXXHe4StOzXjvj0b8tqwPc7fyjHHV+j61eHao308EiwYE3StcphuPrpN1sKOS33LC+uG
S/FQ5t3YLY3eoVy8rSHpt6VPAWpja7teewpe1PFDla0sekegZ2tAkDoD53qJlXUIKWi6X+0xNOEU
qq5FgcY5ztXteMC0+5r43aPTEjgg/bPti+GRUJHmghYOHOTlwo/vvyS6nXiEdPaXNjN2wm3PRpX0
3QNccwbV69VE09B8lfC9H2YWruitmjz7bQ7JGdNvCT03bW3SVhWlWYn2sG0NGtKKAsazUBgAilyJ
wCiD7+HDUYf8NiOche5Rv04cvYMkeutcNENDRb63XcrUrj9HBDoBHKQhiIJTc31Kj8Li/nMTcarl
yVFXfQoooWYbPm8oRP729z3f0dNHCF9V78TfdcTechtUeP63f5TNprY5Iow1qgj1R7Ss25W2aT/y
r3IvldpYycoT+e/drGOW4Vi++7l7+/4GCPQIjkcfPRBlVdcg7npf2fKL8ZR8NM5Na6A+imZn8+0G
6e1aUELhqpMnwHNe03KgzE4Te50kliW36kvSHX0ZbS1MKi0YZ3EVA8P6HLQmukKVuGCXnPK0qFTo
k+8rEULCl11/zc6zKNmQyW7oXSfEfRtG5tDFkuSycMpJ9xNtSVwzEv+p0oIvcYck6Kh5LtfWDP6w
RQXD3eyPwpwU+qNNG+pmYYM8yEamIs7GWOaHTVxfVBW533+NjKvM1hT2iQvWk/mfoT6dMsWmOo2b
BaiNGEve8QQ3eIO4pxWgDt9G+kRls1sCxMGw7Yo/cJ9Qy42JRZEHfP9pbLMyZ2igkiUkaEKD14Dk
b+lRS4FyuEJY8HGVX3TpcZJGZ4YbRX3s8XMCOW9l8Qg0T0i+SzymJFH1AY8+43GQdwz7SyjWBP3y
z+nnyF+nlXxA59i8cGP+kjGTVpDfxTUFXSmlekhCfrH2b56BDfW93Y7SVVC74Bt21WzS8V8tRMbo
T2RIPT+XpQlGJkAuqt7pjWG68C8HNxbw24bap0s4Jg53J77Mh/SBvZN2GPsVWTXiGi9oV4mesvDC
yzemIGuFgIOPksG8yd7JySAnMvvtA/54JQ80JYdxjKxPIQDqd0LeCGpSh5l8i28u7/G6KjwLmmAA
8gVYixXnxiONceRdNH0W3UEUniQnZc25iTME2E8oEVscVQHzoMpD/8r0lNE/V3cxnb50kDbP1dy2
BLefvO0CVb+X+MqLJe8tIllgTjOQprip9znnFhEiqp9qr6DIB0mavDqcs3drXODKtUKpB9jxMOf3
Eu25Uvg+hAvAjWI9z3Mn0DkRn3TH0H8RObqSgPcgBaAhncPxUJOCbL70evHyrvyR7qGns4hg+NPO
5Wlh6ATUO3GYjwq3sc4M625biGG/noSMyXlZEop0LUSY0Pt+qZq8v+WuJmPJAdTJTyyUk36+tsJa
xdfVLAXov846GvElv//BU+F9AthZ9NR2xYFA1kY6SgHP5zTx9uNOWgz9evnoIJYJDB+WYK4mqpUZ
cyaX3c6TMuHDxhPPqmusIHMzsdxN6U06oes76zYQ4fFZqwACxsVkeJSNSlwl1JVIxHO09a8/QUGy
c01u+mC4UF2JQLIz51zfOIRSzQ0SrZBXgDW8RSl+4LbssvwUQH1L6EVL9aN1FsqsKHhQMFCQkQG2
evndHcyy0cjGqcVg4yPGQcPJRW8GJR9gzErDjxTUkXCYl4qdkozFmuN4iAIMt/KQZMLXPW5uesEc
mB+UE6FD6SAnMIht0161yLELK1Q0jlNMmc5pKyc7mgf8IO6OdAk35V8xGIP2JK26kZ87K8IFepIK
j51rg/adGNCm1PtgZiguMBFk21dijr0jyd/H9ha6NUHokBuvdMs87EitnhT3McEoUiJaiQzMFdEq
imNjEQnxe65/Bc2G/17NFxLFjUUPoFteKx1pFnwB4KKj45s0auB/WaZRB8K/bI0dCeJTdrebtplP
Xs9Wbq67LpLQJ3ih4mknltGk7ULkBzeRkh84wDWtM/CP9V6clX0T6qs6/ArqBj7Pj5Y7RLArGUin
M7/E90XAIMkPxu0IWGdCMeCqMYDB95LZnyJF6RQzBJ1KtC477rgO4LDPYSxVred2F6QZB1rI4mwb
iUwWG2r/C6inBhjpJj+A9KNnzz7twVPpsbarBxYUhcyLs5XbbeR9Mx37CU6g7kqkyzJK0R86+ryH
rWSYJhsJp1K0xQzN0Gj/5BjDv59nB2+1+zo1Vamvd/h4p9H11EEJ14HYQ+6AFbEojktXY8MKpvFX
LRp4b9b/TrkESi9DihJEuCKrtfGU25hJiJLutTgAOyzEBSbuxkQQO+KXipJJBxizR54KvNYnK9wM
hkO204cLFQqGeY76vhfz0Arb4LMeRvM7UBjHdCCVFxgDsEsaIBfVHt65Fp9j+Ew9GW9SeidOFJzu
QA3CMxQvlQpqkvE9WcR0dXumtDpCArTKHUjs1x4ZfeM2pJDmRxDJxS13o1r2crx1HQI7P9CagfS0
o+gYDtvrjzOiiJTESZaJA5x4r5O9zBYySEML7dYnjiudLpl+Wx045FRz8WieeTOKAiC6OIP23Cis
lpiUHMkQLgG6yCYLIadL/h7Pw9/5GF3uja1nYbQmIf4Lk7GnOdFqlnANCLTMh7FYanfJPzfPNJkq
A6IxLczWHRgmkyfc0d0ju4skOyaIrXWAyLPqnGU8pXkUx4dqP58ELUMqCFbRjmLnZRugxRjK/L96
3pplEQWKwfSRwzHIZp1N5nzPnNtFAPr82FNir45l3xFb2WklaeFXP+g93GbaKRJFG6LP5oT9kFba
oX1+idjzuBjjN9CJThhEmmra1aF0TFkA+OemjiFLOCmljapOEYUuCUI0T0L1Nz1eQ+Q3fDcdZm/U
NYbzKEPPITWKa8fqXfVxCTRKXTGmnXGOSW12ZRCPomAkquT/njbm8a5YFa0Uv9pC5Y84VJvEdTCA
0ntm0sVk+gK2rH+mAiGXrm8x1/6K4zz/yS9YjFqGB2Yz8Hhk5AMC47ieCES9RGXnPRol0hiyngOF
dC2sXYjURIbYxunyUUjFE3J+iRGnnqFsK8n3v0eoyJngQg1mVa+BtfHMFE0jeUm/TahFkwlDfqrj
QyVBz6u8nOKcZMY9KpzZE5kvW3TVQF8liqnu9kjjbLLxnxoOIj1r2NqRzyq2vuBBxVuZqfPDapmT
pOaKNUFeKsyzxrHOvoe+Em+OSTkfakiOMFEwbetOlRalqs2/1yC0IhEcBsEwCHT9hpnbsWiVHRvd
miSBTXJL4rZmonSf2bNUI0vy7jZ7nN6A/86ivqU0+EArKidFBNwQKYoUSxuZw5/RmBh9qDZAMP7x
stuM2QI4GFg8+xvd3ju2RCUgR4luk90TyiO/IGQaMjGKT2cNIg6hScLVnM1lRWvmpN0IHccMNsNR
+aA+gf2cXK1AxKQmbczaeyXXuRsmmWx3WCCvLDjSi9TqBS/nJIYlXPfRIgwGC4CWRbrjyut8Twb6
qquezzjlLVY0Gts44IYSidbUYNto6VYE5gz5PnxH7yV6mVO22wBbdL3jPgRa/C/gbbfbSTNE11fH
oBIJr022qOLnCwkZmW8rbG5JXv/AJ7ctHyA8h31BPmyfyu46UCk/BHdsaUBtHQD4OQMUVFjmOQZx
oTsDd99jL+TUxIlU1WlPMpt5vr6Yxqm9dE4/2LpcxbV4eMnqm0kmlC/Qa7Jv9uIasbwqh6cF2GTz
z4yzrWSf4h6YX5rYkv9Ueh2KmzJSFOAuPKHFEqDsvu/tNbIPPcy71HIdso8sH3wcCNvLaolU/Oem
r0Lss8EBu8tpksIoTANJ/KcBWyA70n1WYV81RP9k36kwKXL7+az3Of+jj7FW82rtA+zTq+2p4F1k
WY4t4hf5wjImu4BAUtk7TsJHOYcDZkNPqTCgQVsHusNbrd43oz7/S11yk2rKq9G/+a3puQGVukoG
FLxtvBgAVO1km2EmJj0sOTFk6a1iR2EqRyZpovs1Zd2rFxBeDu8LEqi1uAvR3LvetEtMZAZUtlnF
MCTGg57iE26z8RigZpwwQlKDx8vKns9nfGn4YrQQpi9PLK2RTxHqbOoqAKihPvkeh9MXb6dBVjKG
RJyUvl7TIUIhD5fM81qamqUL+h2+OMJ5gDR9/Peb8qL8/mcoE985yBKqOkMCpDTCzoGsyRT7PH+O
/Yd0fsLYpAwzCuFmjeFV0Z8lHF91azhnqRqbb7cyPJwIoMd3ufvV47KZJzVlV3XUTZaDDwHlHiZ9
SG6qY2khheO5H7QGb8B3HKyr/mAboZQa65O45jhNhxcfYg4AjAlQc8wLhOYeHtb5bHSyduHf/wS/
TW1XY12XXsVv+CJ/Ip+WV1fF4GNc0K/fzbaRILD7ITe5y8fOH+kMu2ZTckskGGVmCWyEpJQXuyDq
3+ewCE2Bc67SYyzwvo8Smbalz27ChzfaB4BT99Z6U0APGhv/FPCvDWD++Ejq/Ujv3sgLBbtw3kiK
lRIWfb+BCYrBPG/+43ycnw96IHOejNcb7cjeNrTGPoD5AWcpnJS/Cu7xBE6RH7bnXr8k+baub8/v
ISEHaGlmG8+fVTf4j7RFCuAl9sEC+VTmJweA1q/agqVI9NLjFkSP1HhtfD4WPyrpKqjDk/ti4Qrh
5Zi+4TQXBanfHkcf8Qbkl6Sn3jhZWfcv5g385n7Bkpy9IjP/2qAZ1u8aGyJC9HDfTzAU1vb454/9
jjK6lYOwT0aSmmDmkT1fWafgXvd46Okjf0pcg1cWijZamFf2g7ONv0y1MFC0MI+A6s+nvO2tL4c+
sAnRv/pSwNYxx9NbDsNTp7N4MMT9nV8BU0nc924RgZFC136CeFya9jzC+hoL3Jl+M34RLzs0VhLb
KDmvK+egt6LzeEpSgdhRPdN4mk03LXBnJH6TlzNAVt2YOrjiXDOvC917csYHgn5GuNzM1v5ln2ph
cUWfCCeW6f2tp507quJBr7F+w8Z9IcxCtzmhR3MsK5ea7iUaAqXMexflhxn5880vKhZyE+wNHG09
xKTfPM/p1W+z81GXH/9djMvpS6PY6u7QFQKf1AcQmkY1AYUN/KCBmPOW9elFLp0Gr/ejTy5jYcLG
RFXm44JeyeDMYd58WSPyuzDL17Q4d1F+7tmoN/ghI+hm0rkn8nbBpnvp9c78/Jjkqw+FP+cLLAa0
+hxjpGki3vT4bGyI2aq7i6IUcx86piDqMLkIhHS4bUclWgrnJVsBCOZSIZHtPrc7PnhAZ+6JKQ3v
m9DBZ5Lohg6RjPFo2ZzLEM94L+vWv+dojin2U3JIOtkKvL2EpG9znrUSDY1/Kz2gn1di3q9Sm2CB
95XHD7ar5j7Ggrg97/Jo9nPRiz/tlZLWCCPA6od1bQVKD3SxJTb5/otSjznb7EbA/1pfji+QS6Ed
eiKSoYwf25y8Wxg59s2zEXYpiZdTA8mSWhs8fn48eGmVJWlyzvb71p5cX3SVWoKlcFTtGCA823Xh
lm3dT06pxzzjVxmQVcpgfXeRpvc+CtC1G8OqdfLqElRCQa6lJlwDm81wU9gSltdmvDO4+ykzytv9
Ynpi3kBsGtiNXBx6FWDZ5CWQ82yGRFsnj8llRVwidW4sftDuWClGNwFF8Zh96e1eJRXPC6PPavui
5LpMOXmUKrabYY8UFDJxGcezgXbnxgsxKUZqp5wqb/uUDIOmn1hthm6SuZcpv6kFv/vJJlDmZ03D
af0Q9FrW3XQLscICOYuD4ef2O9T1CFyVWo8dzAQ1Kw/Og3P1tdxzSV3ix7EpWqCS84b8A3aANtu+
gJ1ODg0luOASRDcqSge5G1FhaI1TehR4s621BWyICZE8vps75BdKbdlRpjpNaCxZQ7t65LQ2/wSP
pAOOiAwESdsB2sXHkkj3e1IDSdo8e54eaeJBu1lUdQrD58fTo0ZnQmt7wBTFsWLA5kAshcUJi5dH
mgFdnXAv5McJSCgPu+1qfFb4KgjLFxWsdp+tR6nkHp3QAcLtmp06B1y21i6rOZolP2W/mDhxA5Re
e8s4s0mRvy8jS2G1idnvLlSxImYOx3S6SOC+SJdtbzAM/fbJHkGNBrVKHCRRR4jHfMi2CJW8l41M
cNppT3WUpsAp7MS+5srNAiLKSgnB8+Uq7agp+dyiw5wB5xI22vdEQecH+p3YHquui7myJzRgHAiH
KADinftdZbl4uY+Kr7szKO4gMrsPIwQSrdslzmvOi4GpQgVGJmMZFpIwhy/50FrntEpW8rtEz0b5
JXNsXStQ+NJS3qdj47t3bkcElmIydSUFAL5Xhmxvxu2nirqETxn37ph6cOTrHQSkZBhJr+KCAK+P
osRtP9QaOl4ZwB2eY2+p8HNSjTpe0+5HhXrHIEoty5NCmP0LlLsfHip6hwsqnRaHqHuLrC+fjl4Z
h2OhxdM8N0Mm3TVpHREt0cOZq3LjLEH6lrGCdIOibEaTGdSdIKqgvvCprEyDbSdd9VBgMMe224sx
FfsBUBO3Gyw6bg9h6KXX5DOm17v2qi5NszyAm4uGFvaEZ1IXWkaYhZLM0ZY0+1XF7AEyQW/k8kCa
C0ETzNW05qykpTGlBM2GZjiGSzz+sPdD8be5PobPlYpOwkusXiaK7gjHl0MO204uw3mPFtI+GK/J
uz9IGWo+DlRJS8TrMCUyvhQp0RFmAmzGwZShXKgA+VFxj7sdqomeJ97M6CtdCnnGU7yIRvIPLn0h
SVdUdTtdFvCOHULphg46Yd+UhLYF2kyy60tNdLYaJ/S0lOnNUycMAy8zAqepVAMBmsJMJdPfq3gO
LL+FLwjXBfmYS4p3dMfH841lGXqHcJPexAiORy+zLrUbV3kSu9/x/2xarpx9UDJKwOcFv0zPsM9/
71WmgYVd4MsVi+uKCIY9LOCWi+MYU1W7gJ+JIyVkfu77Zhhfjd/caylekrGISjop8rSdRG4cR1D0
JiX4oA3hcmbX8+3zKhwrw+QdXfyxgWySueZHuP5BMjWEVDFBHeWnjbzbjudAfbwvcHRk5VMoWVJ9
nm/urEBwdJtbg92fxzlIICJd4hrtrFU4l6h3Rgc1qEUacHY0F2wB59ZtrHmGrnlf1n3uOrSQaPe1
wZhQ/En41Gj9a+KaZhhD9zgJdl82Fu0/MD1uDZ3texymQ0IMxvu9I2gn6kvqrVS6xllnoaKXINNn
4JdyAN9PU9RXZEYt8B1Ntz76rtiE4FGsdZuwLxnL6HftTxElqm2mdX9liwWXqoTUkEu/YEl7zcpc
rLlXCf4xvGGgO9R43JbUEXXSzO+YIXtmb7THPNDnQZ5K7DAue+f8/f8dDO+ruTJEY2xiH6WbBeJv
xBt2U6MPC0FAIqS6Upu6yMqUt8bxyVYOwR3pBCrU1AR6ewwypr7oOS9sjlTOfjMmPXxXhANjzV9W
iDxK3vWODDIEUzPbX5PG5vqWyZws17XCEmohZvOud9UbZXlJpcETWqyiLQxmCmj7ov1XD16oxEgb
gKLYVwpwQxgRTEtbaKVNFyR4iSoWJzQo+Q1YoeBJ4TFU9WkYRw4+7apcL022pxhr1JQkOgU96C2p
O30CcbYXhFq8JWbcNV5rsK03oDk56yCn2YIYxJKeFX0B+vElaAXxecwlAqJ+TuZLvYOPFTMgJESk
++PgPaumw2mYPuMWnOVdh3WR0RFxOuj+qF30fp2xT1tHCgJUGZ0vITlXR0+guiDycUPdCrzkvPl9
yGY/+Z40IHg3hkja+yDURyFv4FumibR3Ecs+9mbqnsx/oxt2Ga96qHM2dsJeCvftn40OUD6qmNbf
xX8SEvXBYhIzZsT0oiA/hVWw9mEByzUX0LHfYstO/LB6DgO9EsUsJF7DYLJVU5DLxq2H+C3s01bh
mYVR+0Mdl8OfbJQBkIfK9blz9QJ+jRmsmxkW6+rXY/HhYNSa8MAat/q1N1CN/iSDJfhGN2Dv+4N9
pqZ60W2I+QkABVWjzB26HHE9ct16D/5HcLznz6b0dK1vv5YQfWmaBkUBVBQO7NbnTD4Fi5SGcvpd
IyISICE6brYjpaWnGAziByTG5jtoGZ+iVOk3kRI0smlyVhCWeFghod/N/5qNMudCZWhmjSZghLUR
d9jKYoMSz+Urg19BlFvs79EjqfculWV33qqvnDRHHDCNezCj8xJMnW/XDb8zJ/CmrGsgmPdxgM2l
Gcrajycly8yFftZ/5Gm6hXIX7XGpvha8J6qwfzK+brU2n31J719CeNO6pGOGCYOyNkYSnaArRoEd
n/DGWDl4SraTVRkOvZ+rxIrhC4M2Va30sh+k+B1ZoYMkuJHzhpuftCcKcC3X0ox//UIZrWRJV2iy
Agf7zkBbbRoFhyVWwy6VxRM7Td4pIdpXCCkzC8VyuRK30aueYUYSqE5VeTQ1jJQEmDHQOM6hYIkL
H5letfU/DDuSndsjfEHqTQZhPqWSSHpegBc/NZUHvaEr9tvpZ3caLDJa28VUcqcK4JwxJiX+w5AC
LF/Y2qKVrd5AELJ5THFujnqbviN7JOSBrQE87u1zjXj82NmimYBLUhgfhhYlWWBhSEZf4qOv/6pd
v7mR1Zbhmtw3iu3ufnBnntVwcejpJrbW/e4tNMXPIZ8qpIT/dr19aGg8prZCJrK/FluU0DXveKtw
B3kaAohASBGn7jxr+BdVlcu3ufeCnxBXzvPQIyQI2ElHps1bGdwfbePj2sUml5bbRaXqPwUCNK/t
N2ihOGTS1OYWnQObtiQY7jee0/YeajlhWPlxcGjGA03k47DqhpKpBMiydmo1vtKkVBj0gEFKvvUp
ZGC4q1fMw/HmYy1vmkrNEaH83Asg+GqM3KdJhHyvU0A63+OwAFMe8j+dz6tpjy06UGzK+rmBksHE
trP7fIkm0pSLBzyX8mNEOWx/Ox1CJRUChmN8y3C1jVb3P+bCsb8U20Vs1aJimC17GFxplRmByu5Y
oLd1rzlf05Pt646P5k58FChXGZsw2xVL5x3cZeqCvVFN5cHI8P3qE2otYZ8Yrr0XiCgZ2grzt/5B
ymDoUnTYFlug492AgRaD+fT5lsBilMLi5630YCDTOl+pyP/5B87EN+OjVx0pWYgLso0OMr/2tSKb
4dxD2pYHEC8l00+0Qc8+I1wh9NHqco5yK1s05qowK3NB0BaMh3fkP6g7k7Y5KarJsrIJhT82c2/c
98+Ks8O+Lep1OWu0SXG/ZxnQDDKU09Lsn2OFU/Dqdxc/I2WcMR0BOApGksh1EwERzs+qaNs1rZri
hJGKfLvljh0rLz3v3zbFcmhd8NKc8PfmRS+xmpdJBmDXIuSLE4AFw8dFEU2J/WZGvnvwYiAxvvzH
0ypdvMLJGdzl6qeL4GIW40gj+3qvXJS8opj23oX0exQzQVjt1hhfDnH1CfLAexjX7fisir9tNM2a
gvOkZqsDaiVS9Er8dMY25Frh4KDMVsGcIBdgYL7idzCPeqwRFiS2xuLVY/UYIxBguoXXjFCPcE/k
yegeWNbxGNNOP765NAO1mnZEytD/aSGIonNm1yKwaxuN/KKH0CSgq0DrE3GFmC3OzDxVz6KPztvA
KvrgKUjxdUIi+cnZuIzw/1H7lWwVx/0tweMNq9lWm4tAxlYWVFrfm9oOl/+CjdkRAwrVwLE6BBSR
j5z9ew+n4fP2dcFe6I/wyfRtlAeY0qP9t9eMCArMuxHzdgRbLTMHv9vq4QelcifHppmGpzmMeCSA
klEMtBZmlpKeke13p2ovq5xPaNrpAc8vV45pGbg9ka6KLhzzmiRapibmXt2arAYSuK6qrJIOUmyX
EBJ1cktlb66XmnWkIJtEopf0uX8tf1TEaWt+dqistv83E2VCLzC+sRgY/l6T8rS/ARwFumoS67Fi
I0w/qesCBY9S8u01OVAL6mk7F7JHHregiMI+Ccq1gwB4Iu202LtdVeiIR6sRj0y2GPRh36wBYbV1
pitXvAWFDxhl5un+nXpiuR9BlmaGPN+jQ7v2KbLzf0yYBrDKAt8VvmGwJwYJVrNuUGUTYgIubsH2
Oymq557KRzIOCrUZpAdhklctZ+UNcmfWO/PZ2VnyO9RJWeNMn0hQuv+5HmZ2B7sXf8kaFBhK9jMA
dKnNZkJgwS0nnnFQucz8TTuDFt6Q+pWj+9vBOATPHHjVrMP4FipAcU1Py2usEIacxlMl/0Cczvor
eyFMOSrfHAZ6dH/QRKqe27ETJB/6k0/GHlFI62I91oRMR9M011pA1c6QnKYgA/haaQBUawjk0/a5
41sSpEes68JhKvVVuedjuHalrXarKOnjLOQ+s7WhLSHARO68PRHEC2ZFjUsKBqW9Px9+dmvU7p9F
tEv+cvk0Hn7Vc23v/6RdVRgtt2TEa11WqAdR35GW9FbiAc08oFyu3haCCGnD1cKRLOM9tWVfdEs9
9xexQimaWcB/rP2emRMCzM4gixfu82wFTvoZhfmy68eMW3XHo55FWQ69WGYqJU/HDAiZf6lEggO2
tj4SXOrlLz2gjMPLu+ENm9dTMTZF54XI1kqZtml49xFAZ37QhioJlybTjPMti6R4VZTNUsd1fA9D
bfOXFMRSm042JdnqLDnrRoh3XmWVFsZoehjMW2+kT6IiNFQfPPvDaZjARKyusXRDyw0qz5E4407B
iHhoacGrn8s5hy15YYZ+wPbgRPNR2bWxMXOXu5WMurRDcdT6hMFnG1VUHS1wMvuL4ZxQfDGTf/ra
ygIKNOHglVJm1xUNGUSX47kxAXAnAEVnzhNnZ6g5mtvqJklNfc19EgsFDzcdPO5MXuQCnhfO6Nis
pDWZCb9HC+IxK8maSunVbNIkFkpUyQjanH0gxo8JOOyHK1tB0T5wWhiZ1Ahjde8QJQ7wS0gLw+ys
cPc9hiSAfsCD3hNywD46zrSsxiqq+XKhWzPBCgqiT6lUWi0SEqbuEqPvqkKHChTaS16Au+yLMSxi
rTJc6clRnDlSBJYzXFCBP9WntxuxOeSFHfxC/qtuWbHVwwwwLZCdXuSrjr/Wfd+DfNEnqCc78Pyy
GTE+WgCDFRWXozh7eZ/eBA6rihb8X7htf0MJ32tjwRGV743vwq/bG6czcdyNZaWzGHW4g2o1Ss76
RSBnv6ASrNP6/Jxi+Vq84f37j0A+vhXFLjJODz/U+hc6FVi/Vw+2VkQ2r5SPAzej6PTjvmhaRMZR
pb9xnbxe/azcV5ovJBR5dm5xiLPZWfP5yyCoEkm3HU9LKE7OVYfp0tZ7jMmgC+9O0X/HdAjgWqhk
0YXKrjt8iOHA5moGq+4VnZmFDBBC+lpH3lN3N1i2D+8Stj8hFYneybJbeBYX5OktYqRGxN4QNC13
yeIqi8uDKLDDX1jh8wM7owNdfEOIqiZPmjLYMnXNGi5dUBqEMMT1qA4jdx9JgmerHk1MJXrcEprn
WDYBPF6CQj7ea9F+iVW6fOzaL1Tgbfd+kmw8c8mcTCLH/ITN7cPvcav6ZV9ZX+WNEbRaNtLTIbh8
H1MfRPayfDQWnpMd3JgMfAwT82L2cQlMsOVVzyNEFti/eCJB+NdEULQPrwrIFxy8VJRvo4+zczQj
7Q3C5hfxM9GPKucl1GnOxXzAE70rI7UCuKB6gxIrKaOKFSQUStAR1KVQULEkXB+x2wW8T5rE/RfN
kn0XD6bRYXO2A93FQYgKRsy0mjzZWwxDawvJn+g7p7ZwjaM06pHlxv4egUYt+NmUu0+bkEVjtvGt
Xf1FJlCmdITY3DEIW1bkKhW6KQBlGJYMS8bRyLoHDXdZJeRbBIebX0xNjgwdvvsRbbI55xNtN93F
sLySqCp++C1XQpJxnkZENoTDq39ZxKW7tXjuUn8a8nm3AF/xwFGCZV99y5mNJEzF9D2Tprhj4VLi
ee8V9xNPoguh280Nas3fOBA0el7HoitqnK827Fte1QNJRkwmH7jOEis1+shl2OCZ8fxDuzzbgJn5
S7qit9yorMbOP8wgSQ4tMGABEx95hoYoaV9X0BgkZ/yZAjejN4MMLGG1GNiknX/4p4ywfSnCJApa
SAsnqalnL4K1pFQWPpooyXVkklDs8JFAhTVMjB4FfRIC02gPAm95jz4llNZ0qnmNXvIR0fBlFoMr
cWaa/PIllj1w4US4DVnIqgvPC1TWMPK+h+bBPloGNcw1LzrNPmh8A3mrRHAFwIgITLlfV+OhVumW
oCtDnhtj8/8G3AxCQ1IvOA19f63MgNwXauNuZr6SHD8MTxID78Gs52BV8HNnF2JM4tfbZAFZkf3U
GOayyP8bhtdIuRK49EnneyIy9K+0VNNfhPIo8kv6eIsliorgQZiHvHvfCrMia+n30Xern2TRnTOA
3E0YnZfGrg3V8UYYtH055oqFBlDxuC0eH+CkwaOZ0msRBj1KQ7aBzUxpa4KthcSpXH24ejmO/PMp
vzEsl2JoIsFDy0tXgTlFUXTvpJQ4whiTeirWtgneE/Li9AYVEgTLyn4QKcWxOJw5FFB7COoc/kOi
7eQtXov4kZBhAKu7CKYGMcjdoOvsYM/5PynpGhh01aIJOpJRJOFVxOTQlyp+JYFkqom34OBYJhSy
4atyod25lgrp98aAKmpkqMSArNqHFRxsJCbgbXtmbcEoM9OwfowKcknW+NAUa5YvIGJvDAohpMdK
SVrllrcRfKtXi0op543Y3BaiIMo3g0QvjZp98Y/KrAq5HCvpV5B1Ky6C2aFqE1cevzu38TjNnB40
/6HinStzcHqEKN958S5E3Dly5SNqvaJfd5r/si7pE1FhL7srcZi4N7loVQgKyTNX+k6LDFvhGtoL
HqzHedS8T+PoHURAJNMW/wCk2ujOKqWnaafN2Q8kPUE4erIAGvyB7tJTscQmje+oy4DQTTmVQWjg
r7t96/B/o4qQ5yEN7wdKHDg2Vhhwv2/sJkNE2nHW+fAg1Xa7OSq+UHQl0iQ+m5wBIoafUHJWeAlU
ErWhbhRd1K+Tz6k0tdjvPYb5W5QNdCFzAKQaUgG9StduZ1gM+pXTHwZ/Dq+7ZqWEMtAtEUVrlNWE
GQxadm6ichH+gE2lG1BBB9DOfdfEb4gNtfnNCdX0fZ7e9rBzWku+gwJc43mioQ7ZE5yzw2LwZEXt
nT2Q/7/XzKn8JDzOBFQKib2K3aOv9R/r/50a/mjDDVIXzSZPqIX87puYtTQznzEZmOzV5zTFkV9m
H1DmbRoXR8YfRqtH71GTbm06DyqOWLiD7DjLiyADZXbjAsYu+1M3FeNMJM3WTkPtybM0dwl+41e3
1d7mq8PwGImG19uxwcLp61t5IayKrOP/jaSFbUdQXLuyESXuS1POj/OIlymPGdCLPnRcwrj6AWgQ
3VzjKGgbNSa5YZjr9swgVwm4ecm3dw/5hmwZromlH+c2EysyOWXXGexO/v3i/mIfIr46YKwSS6O9
JgCjZo9/tZPicQflWmZEy26F1cOO7OK9zdCsrnlv+v3kwHEZCkMPWR4sTc/fNk2XdbTJtdlZjwld
HG0JiIAgEcP96SWRH+g/8fPRdo0NiGGYeszxlUY5ZYK6GIMLcLkTHYvgFWdaDNCVt/e23p2jnF9i
3qpJsWob0EDJJWpNj1WZrmX2x1XsRvTwVm4J0Xt7M7AWEjEP7XjPtyhFZ6SR/tOq/rlUQ/nIcY35
01gS3zFfQUkgi1sB97GWWu/0MDXALa2FixujKjN+b5XcboYzkApnrMjo+YIExoH/JnKOl9xs//sY
bPev4ZX9xwZF5dzQXEkCXaGFT9s/IdZ80u40XsmsH9wQlGEQ1AadIVAXv7dnmk5gu/9S1YPHi7/y
Dq6MPNCJJh6AzilD/ZXDdWhxvmPI4WNSgfc6hLWLZMtYkPinh67Fu5sfi0BtARwxuBNyHI2VlVOI
Mr6UOEEnPTVXtuTuQz6WbJm5f91HpEmkuW9BHbBrzgYCx3G4SzUC/11Fi5xc9kI+Nl8tx7GmAm/U
yO76LU98I9WlwBjl1pcI/cy7pyMO5ouimS5J5v4npYb9aWG5us9n9OpNzoaxLIUTppOlKzbDTuxu
uPlBup2uBfgLHL9ROXK7A+0QTtJUd3m42wvjtY4ORMiS2nnMMJOuhPexQy+i4665HC0TneFgku4b
TNp49ZgJF8YIrQGKvUwTNgUQ0M5BPYBUY40ELu6wKo9H1708e8pHryZGcIH6Hs9qq6cSaV6lw8nd
cELEAnHOerKs56bvsPo+ZrohR8vWQEGSUxd67wN5hjIKQlgSQ3SQRjflfRINKXCC2jbNb2tgr290
qxl317ucTsyVkKY1+owClCPYtOtunH7oWKmJdnLozkOANXPoMwcErN/bBlAjBkZFfDgI078W7JCy
p+LO0hm9vU3/9fTwCgQCJsjsYtHTje+jI12tJAQiwx066LUHrSIyqqOlBEUVZgp8TLpMeMo1Sbnc
yrMV8bNte10/YEgx0OUsbXlqsfAnxU1bl97yoaj3bURyuUXsQm0YjVPJf2e+inGQDWovUj3NMl+B
AxEnFcD2lsr4kFleA0gFW5kOFP4QL5z8Y85kJ6czb8s/vAnrwnm1okrVJtlx8H/Q3lgH41cGqTaw
IvrYhSuvX750b50wdA497QZLKfoGRsb6bFIeTmDIexKnj29zZ8ZqOyfjEB/w8xWXHqsCFTNvqhHe
55XsoEW7iofwuT3aJykEgGysFnVSWsVkLEN9GhcPViK/4TnfoSbtXY1GDo/Rx2Z2ecLB8ET76tPs
qmt8dAxFYlV2rs9fbSO1UVpI1FlMOSOj2UlrLRjTvGyrabnS5o9fHDnhz0tvsdYx4YBYTnhVTNuG
Ei+yyJ93vyGfv2rsyX5kd4HrABRFXCrto/wkvLV/Ehp+/Ib1PKXsvE7tPl5TZtW4K8CiYnAaacqs
JklrpilvkWZSb+pNQojnlrv5snCKJaKZkW1CQstJwm03FJkklxWQZm6EbQ7HiRWXRoDXzZRdk8cb
4AL82Q7XaY0bZjPTs/7X+3oieHeUThZ2OqCk+u7yADuipQqj+MwUnXZmG3JxDoUw8jo3o3feDAsz
ong5gsLpD1DKkwzsyfWEGj0keGUyCuNjor5hJnJMx4NW2o2/56iEeuur7asLwHKA/Esab2S1O/j1
Emlu5l0AZNSwgyufqseQxu1dO52IzHPWt5pOSJLpD42ETjEhbuVS8n9QVSWt0tkbayhiVTIGtjBz
NGVn0eOSDQambOQ08fHwdXgTo6PoFXM78R9uzSzC0Do1mB3ZfMNl/W7lg0/rf6K77MDzXqrHuxhm
RcDOCYSxQhTkCuksyT5Ein9MmCJ6RyQuxDH1nCI42pWjVRHTxAGF+oAtWsg0ucLNVEU5Er5g2ffU
u8ah3ifZiG3+02xjckSsm9yWsVIF55bLZp0OnOPFO6Hxbv1FkX+XodDa55HpxqvXwT5ekJk0DKa1
+//mUYwtqmEHA0BozLeED/6EAtWrqZqiiczrAlWjx7MPyH01ZqKzp6QiExjPxcuXEkJBvLoYVp8O
qYCASAYd4CGxFVbCvzuyxgUCCMGI39yHyAjRJ4DyBRkwgCeKVkhVVWjsnQD//U2U9OrjLLmyQYs5
+RKco/zDkku47W8n4PF0vL6ZHmzWeOcveVn3CXLZvpUdkARCgLozl/zgrrpvHaZnTKgyVCrLVkOK
r1Knw3mrbFIYKFfk+rknE3oF4/XgOxNMVkCdznqU+wdz63gILEpB9TUczBnl1rohD4SVC2lXmNlf
sQR1PMdqrC8Jh2bYWV8EJHVeR0K1v8mOva14hptKaPpjQoVcIuwoA4CBk2uyQkQcklJZ63Xbd9Dh
kfmkO8ZIu2hmDRGwmGVJtOu3enYkSssM8lVm9Jzfgri1rFGXfzeHTuuKpvm+sbNq50sVElsCSreM
gMs8360/HSl3V4mMirVz67rms12ErYpQ1RODIN8GnDojWMZkkeGdslw8EXDVidjlubkIq+JNZ29/
QhyNoIbrnOE3gNBOijAnQZtFN1oKXZy9hYn4V1SgR46jY6gCcTc1Bu7RpGq1+38Cyd8pIedP+nel
ppK8XhsD+JcD7mNke60SQPgiNguiE+lTzBsonX+AfFzKyDo+LyjnBrgk8TuH9uzHmzoyd25F8tmU
3MqB6Ebe4zG7GFSWZO8F75g8bWH2eyiVl6QP7QVjt/023BsmsD1ClqQn1o8ci2Jt7l/FZnWff8mk
smO31q2S70zrnKDtN63h91TKcs1Z9kNezthwxg1LDQQROMmC6PlKFmtIMlvsXjQHTMxc/rC1uRsj
0Sh/L5Mb1u9aHGKt6u2Yodp8KFt9W3k217EqS14mvULaEWKi4hqmz2+UqiQeYnQVlOM7lzt+l9C5
qXmqgmyPgYLvVoggwu5DN8VYIY0wbaPTTq9IahTSzxHle2L05IcyYQ0UBNuFgoauN0hRkhZHy153
D7lMH6uvyADUinJ8MNwFVZOWeguRQPdb0WZFVoWn0kdnD2LvOANiYZeG9i2pEJmWsfSEiNsDHTAl
5Q89arTRUUaqwgz94hf60MSTqpIWCFVf0lZktwWlqmbyVPV45IumRJLKJIsZHETYZ+Mz1yNvlsXw
xVcRrh21EEB2uwULh8QIHl+RC1juAGUWfOrcaZspkt4G2TLozCjcDFCyomFAhs40mOTNE0sDNkc4
s/bkINxhWGBQ3odmqMxJjrHU1clZZg3jE4VHXNL5kvtco7yJ8paMB8WNFAcXOslCjC//zaPwdZiB
icJe1E9DYTjdZDAHCgWWT4vbYChEuWSV9YkkQLOS8AAFh0QurXyo6+/Ggza8ag9H2MCYoVcR0xYg
IYOUC+T1vfA+LHinACUkaxdw8vgS519MHc2eu5o6cRjB1xtWenGY8733zl6Jd0oSBkGKQapBLJO8
mmsm1mZBF1P/fML/AwvQHgtbOrHUU06BsbdTICXZehry4DqNnRhGthrEI2tr2O5sDN/bJHTN9bZ3
fVgcUG9JNJ9wLhtSGsXrkpvFKEFJmWbMu3uQqLSZKOVPMLKhcLCgA3YNoIoA7E8odbiIZnX4a2IB
IO3VPu95HUeriaMwRsj9KGF/9yKNEQWA3Q7WOSpO7I+V7TK832HpjiA9fu7BigvhvgOuTzdJIVhb
gpkiovsu8FVYH3sheuYOsDMglC9npk2Rj04TYnn9Xj2muRGUX6LQzV8a2iv/Zt8BstkSdgAxwXeT
q9wCYF6Lf3EWmnC077I6quFRnIuLzQoqmoDbGYCNjsGcUgKLD+ELp0mADgK0HBCTpir44V+3TWbE
NvBv71KDIZq6R7YGOYp7QkzUoqINV213e+QGQYWKAvXrcpMOmREjgh6m2iXp8KEYfiD0Fwz+mq58
hLZq+/VpTCwmN85pTls4aZcs6Cix03kQgR8dqVdoSFITYgdDRz7QvFK6l9+qjYr7AU9+xbTESbQ8
8xQ6Lkt2gUZQJB/ViaMMZy2n0g5ZtFHCGa9K1lBgBDdkRyOrALa1gnCQhz8EMLSLwhq6DSZ6nslg
8/NZCAtvpNPoXjh/JJhOhyy3rpw6mcdqAYTcGDo7ybREMMNPnzduFHVjv+jtGWG4Trafvqya963J
/7TFj9BXeZ3lor9rqHcmfSODKJayc+khlDLSUy8ytj/CBZZTUkg/61aWj+rv8WyZp8vHgYVzb+9N
v7W+Qg1L3Qkr9COSgvxwXE9cSWEG1Vc0xQQ5g1pSKMu9NnL8VZ58CLliBUb6wo8Q3Tq1uSFu5ctT
j6gKEedy9eofeQVDhl/WKJtxZoZuwzKoCQC3npryTm5zC4U5KHfnjOftE9CzIwbMt2jKjbjaqxRd
70jIagpo7mbAUwBFLSIgFGKZsuXnuKFnJVKCkRiUB1OwX02bRSmddxTZt0183lioW1sfQe5bwwm6
woKyWDMq2KpHo+pyBr8cKgx6WkcQq0iC5D9lw10K6lHIYXrtidq3JMZhU75JzRUfJk6PRmgIY4Rw
+u9zQI+z4V7pG6br0yKXxlP3lxuKuW8blwwEP9Nx7d3RxQfIWfqP+MCY0K+136FdG3bAt+ObSyX8
T+qLHth2COZgOfqF8pK/aRYL1FhG4MiB7vpO4P3VmERKKbnACvrfsQgQTddxEI3u2lWlH2rYrVD+
4wofD1i/LDcDJ1JnPZwkPF6K7a1wFjiFWDu+6sWZJPiE0MCwg1EBhVvY32hVdh+UoX8GqHSrgLVx
3cUtd5k9uk0WqoNGW6LSdEBISItGYPW0h9gRWfVoWadgm4AUzIpCVyp2Zj6oo6qmqwiQa14V7PoF
28Fy1vI1OtEnpcrZD3xHJGrUy3j5VM36f7WqL3//li29v+F/gwmEkbe3+gwA3kz9ZpnDllrCzd6T
HbtDRmvud1Dyc3Cpj3CxCBnxVTjwQ/6fLBq0LFPwR2Az0DrCyQ3ny9lwmehpH01nIetWDvb4t+ys
Oi9kUFTSzm1oL67f+wm8ZUwt/ERsHFLLiI2Ry0ro2IMNRnoVsLh01yWikeEnlxdhs5GQXy8icVEV
fADdVUBV6Blc2GxSFEQRzf6z3lc3bk2W649Z3W3DO4HBWkJDmnDvNZgYkfbZ8EX1icDADbapv3ET
gokyXRguR4QkW82FvpW/4mf39+UvP/cUfMiv9javEo1PreDrTcXawEYe2z4uYhXNhWM2PrfrYT+y
ZJeDrCoAl8jbeTsFItltb8l0hFpSplkjncoEEEF+APmy3H3UJMGp+f8OKJIVb7giN+Dv8MUyAfB9
fbIJ1qjl0DUDZUtH+cTNQpP0bDL/HSAcwmEe+/n+n97ThT/E/Qc+kN++zW3xLmDUZzV07seLxNet
QXQTD+Z1N3YCfDVVxHF016WBFrluP6ubeShfKkdVqDRWtBrJt4grLfrr8DckI/Nq4Yez4UKb9CVm
lrP0s7XIMRFuzeZqRvefPv/itRhjsr29awonqNacpR2ttTTQ0CcIjyViTnW862EUPh+oxi9EopyH
lDaTCIFDMpphIz1JgXgnckM0dHYJnk5zdAWfbMtkRjuUJx4vORkKEX1MqRlRJe5iCUBaQVAPZ757
/4ZYG7wZG91daPRqr1olJ2OFeGYR/gCPgNCgsrY28tZEkP+b4JY9XzyuBU+TY3ZvzRsG5TuLxWWG
ZcafwXajYWiWnRIQCOpjIGs3fGEInsajWBzjGI2RfnGa0Q1pXjcEte3CLau4AcNkeWfLaLVOagCV
EhqXDL7jyMYr6Lcn2q4Ht/wyUdGIGTuQKlWmsbjtf/G/GORTRcqiIjKTCXIpBGX3y8sjB00Y0wTn
37pOH3wzR+gNqrkX/2LXymbFK4yseePmw2ktY9dN2n/7//7akd+qc2d3HRBqEifzPuqrDbb2NhFt
5HRqYtywDVxKXJusSlzOdNrvgBCnoHoeAN55XpgtuytNrHkmACxTHtRnQdPx5ps6eF2obd1tc2bZ
kpCILA3teEQzf3aBu9t3GtctYac5cyQhWSK3PRP8avDbcl/g80nCpPiJ4blyBYkYtIisKNoYn57j
EpD5prfbLfg8iPPegTn+9JszX39JpNUaFoXjC6IwoiZX5HjruphyNK9f1Rj1XjAyV2p07sfSf6Hb
2I5rGHhB8J6cGIrZGFuRkPRFArKbE1fyISbm0ZjLr45prO/RbMZeKOTED/PGtX6BBojnaLdA8RYl
clOf3m5Gg517wG89P/koKAaTFgiyIj4idzNclTzeW+7WnH2kpxy1evR1HmtDAB1Jkt7FtIZCb2YH
nyQ9lpgc4DzFeHYs3ZIxKb39hHgMvCISLr3Y4UL63YpHBr+JWEQzeS39d3jW+MM99HX/8bmc0z1o
NbMnKtbGx2Dfk3PeW+iAb6T8Lm46QtJn5hm9585Q71R6aZ4v8hkxtfMPHQZeYL9I6I6b1O5zLape
NASYxBK+FD2wmzN6jnX7oGmQtaYF+/GbPt+jsfvBFmNNr8gsOwlL2oLTBcYh/ZYbzLXh+wd13EaY
wL/IHuITav/boqX7ct6OczeK9naOEFNjw6kyRnjk4+NDEQUMStV318x0Zep914fxtYdDhpXFpu+v
+VSobMVWi9Xp9fszHITBXNkonYkmnAZoIqslCfjIwxyWa4PWUHNYP7uWRiSFMpkeWHX/7Br6d+MB
fyGpMqjJRjZlEmOA97F/gxP6OaG+b6pvMBQdIvqZ/tlYMZQASnGVlM92axl6EF0hZUGfTGkl+/S0
Q7FmQRQ9aVZEX3lPpD6ToA+enrPIGeu6mVIpH7dZpgWFGP6ipDw9R2ydL8I8B6iYjgdUWd/NDepV
Z61/FtNX2c9ks89D4usUEtXtIBvarSZN0X4iGQrt53gsC7SFxUc7OPo8fraC6/K3f/fDB/Lc+S0w
c9kA4oLBA2nvKzRQenw2F9A4r+wJe9EvX4JuJlhjwfydin7nght6xcIrTXFgLw/PoC9paqapwcAC
o9o9KIGCZQikvWwymel0vQelaRZsyTDNeXXgBl+d9PYM486ruoCqnyUGRhsYYdMZ0YQ8+W7QbvdA
tNQp8k/22mxCRPCDMLeggsuVGtCKwt+EvwEM01GgJiuLBcLhgx8cbQs7VmypX1WWGAPVYeMRQw30
OsrR0GlPE6DrXZW8s7lHrtAn/QQmcfYNtQ+d+WVFyxYrKFDAzzH+eEPDfMXaeSIc9Tnda0P3jZ3D
Rc/gFeELrRkqjd8MXao+sw/wYOgWl6shTqMCDS4NkSZMz6o6UN0vjlcZcijaL5h0/tooVjUTzlzR
4ntjALs6oreJJYvPhkESy4KDNMgQ/nTXItxeNDqh6xPFoGN1TOjJ6zzh0hLZZYWKmN2HGZJr8tG4
vLghhK1rApZiMINVXRmdXCpQ4KBI+/XPQWjMLnjePX7dus3HVU0eJNzwDy5QRMc9AjK1ed7NW6V5
qM/Mfrd38UwXZnfrVrT5BuIlGNVqWn+Y/71SZfUHxHkRYgwtY7tcyGeY0sWLkPP6FXrW/4dPe/SW
MSFKlRsvzn9UV6EOvzNQbk11tgQWd/Gp0DpXeJ3nIji3KJMb2dCUWcoYFGWuQtVIUh5JostPOl27
3JBnVnduPHV7p12eGJTvTpbu8CJg9m4nBte/2QARSt2N5XIJUDYyr+FjRC9V3Jkx/rToC+TFc/7X
NB1tt5M9b0BD/8am84f0sUZKl9WLSVvHLTgqA7nUziqDZ8ov90mC+dJAqitujrmCWocFHL+GqNVa
hQPUEFA+ofwYFFPkx2DSC8XB15WJPTt+26HELtUkRt9/fFcd63KbBSjxnz7trl+2yPCVxIHCVpLh
3KgNAH02+027Ra9gL+5XCP8mFRWSZLEP5xwowLL9ZiT/RTiPKuLNyE6pSgb2/MnXEUtSIUBjZGj3
eH5f7XHlvShGnlUF1F0XaJPLVb2GK0AB4qgCATJJ+rvL+C1IUnB+2zP9FA93xcpXF5L+orAJNNC7
TyV7W+Hbr0VY73xC/7eFgIVFUKCeeBKKDugtAF/qcxUat44FVmmIPKwrCNVeae5E+9UAcGdUsXWI
c38QqZDxIne0w728KELdlFtZZwQwMaLjeRCDAcICgCUZ66gQCmk0vo1swinaxVtikUCNlRYKx0iR
aNAxiT/BFHtDGdcaELVXO2n17Ra77mSQaIQe9kpYCXvGcDhHiG0AAZALmc9jNfLYbdba7Mt5kqoV
CDFC3YJLdb6V89zQJnWkG5X+NafGKiyIcJ9NuR3vfdJrBrlPUzoByVyxDq6/lUxSh0lcQy8bujlc
9eEekxdmsoRg9hJmSL8jcU9Scpfu/8SOL7iQqN/PUKQ/20TW+ap121PuL+XvXY+tQ/3vnPKW9AYV
Vx/kBoVKf6Y5v8WcdPgy0YonSSqkFbPdi+HQ9Y8FMn/8Gni1p8yqa8zjFmWt4nYwcELxSZhKnJW0
hSttxzZc6FLy8IhK+XcZ4ccN7O+bTETR5Fdt8VEInEzIZMMHQgr8GVYQfzgu7ZthrlSEdCAqTDCI
Bfo8108fK9TgfFYjbgo1+6bpK1UAruLlr1Y+P1BukpCeDHAOuAvaWWp0tDtLw4iL3dT94Jk9THA3
OZQzgbWu/23owJk7cBubojdRGD7Yd60PIoRoLLHhRfJYQsQguN6x7hGK3zdIEeGl2nV9p8pHEMqQ
WWMo6W8LtXFztSBPoIDitc+w1OpTaGJ2EJ1HPqfvhUoZNSPSUUfWMcJfVCQGvsA181gXq+6uXDp/
kfGjT9VZ0pPq+mHFNbla4gqOtA3Gns9vGoeHIiUVrVcfjUu/p/VFQHXAvbd9OeDgJwd4cFnutZHM
QM5WaAQFRLdDfDWxTGMujiNsNg4xuPRtCjqx77NT7l1nV+sah78rloGc+gkTwFae8fcy0mjOSIxC
oKHxLfdIW+5WyfQ97p/uYm3R2a7YwjpLNCiX/VTx3XMlgMgRDBIjUmELliHf17O+OaaLKKseMvXc
ME53FD9xF61l7wOAibt6l+F3bfj5olTWX+1Kh8UMcXbowpP4WP246vRAvNrbB/gHSQUNFuej3T/P
6giAuAu4Jc3TM7bOmNaJyAdFcZ+uHasGNnyxR2wEAelHaU62kNwQ3ktIj8xMeSyCLbyt3DPE53LY
xUj0dtsUhfMQootngjyJtmfFFUyfzh1ktqxB3b51Loc+DDU93dpOGIjOP9jv7Pu7/KVtXrLDUVBj
WPQDVA97ws7jL5+LmoNHX9oXbqUcyWzgpKLedThPbF0fNYhsky8DtmEyK+tqXb6+YWlwnmGLwE6K
dZkVnHhSo6SY0vfkX52hvJNgc7RKQCLbMq22TDwTY7RLswZvF3D9GLir96jUl4o1wzpe+Xj6b0hV
3544HP3z2JXxf5B2T1/yYzyjGPqeGKko+BReI86OUTJstTL93c3k7py/eFA6JFsIki03WgoVfulg
f7a/SsRNvribvcp5EiUJphHg8npK9Pnfl3TyL6GiHikqqugvA1zRRNdxgniko40U33N8ABfSrKtq
sjg1hdSs5Dd3Wk8J9CqIqA2iDD+jQPRjSI7X1Sm06c6jMf0Ljxy9GRoJrIwvaOdTHWC5W7o3mABT
9oP/ugToQrmHnHU2gZpIg063gvG1H4ynS1UuzalUGdA+sm/0Wnzih4KthI+Lou+PmZQMj51fig3s
fyHCvHmL9zBRAQWqcX/4RhsnC/s+JxtjopqKFNwp9EV/+XYvmnQDi/HGhhtlThhzJAfTTK3wnwBn
d8W+AjBRRekFtCnQQI1WibkH6Qd0AVmyXS622VYOjdBbLvEDznZtZsKg7fke1oqm9uambgaoPE5b
lGmyh/kcnduY9kv9RRC/YaQcguRNaHQ+c7cPzsaZNuBR0xPmULdVUFgkGEx/q0I+YBwoa47nBI4a
8tvugOxbXBLXqAa3+iuVegRWE7I+x5A64aqeXMYmsknOLyDPhjClu9qkO3lvhhdO8Po9at2VGqdC
Lbb/86yTrbCUkr43eykMCC6N1TOXjpxtZsJE5/i2SM/No/deQ+RG56fNNM94tFUrqFtOszGGmlHm
MQJIeEpgAK9mB5qXNxsL3/WO8iKn3QPtDpJyWmlPZWBDebKyTjdSZ0T9zGCKBXIx2/JwXZs00jtM
C52wuiNjcrFSgn2uWcq+5SAnkXHkLp4V3jkedIq4iVAelsZz23X1zQhM5zGwYekWCCWe+i+N/0AA
QoxqYTguyyGzzZJoYcyACS4uz2u5d4gh5wnO8jeoGdcQ4gTwgFhA1LnI6Hejbdd9FJZckP9iJWjT
ZgdiBOP+AgBcDaQyCSr2vK7jzeJVIDEY8VerXw0ue+YxCqDPBZrJ8HhsKLthzcCj/YCXbS2zsKsC
NZtrLOzt1YV1r34mu42Q58zZmduoED9FK/BnQRaIPcVhRF0dy4jMXFhGJKhAaKukrWbQaB33FKfP
gjAm6XZ/36lxbQQ2iw1pWv+HWBAZfvpeRftSPkVLvSaoc0T3l64vcECczFLhXYAl8rRuIpceiwYs
6b22o8gYSdG31ZMDwoXxIv+milAhiriegZ5vHOR+8gbSLFrTxpDEfhNL1g6vYTRthFz3M/M2M9RJ
1KhES9t/Ms041UhpwO1DXEKfAnRStufTEVuO1pGXZuclHMGtcsu9fHGsV+hQgjtEq2bwpf9N5eWl
sZ+jb4jirLUeyuvFE4gW065FZc84kqILi3d3TykvbchBVlijY8OOzUk5iW4Cu/MsJIqL9u8nwngD
q3mDJ79zJXJfv2LwzCKimyBkXB40jKy7YHu3SANB16mpoaBpudV2XoUZw1/v27OgHSiWwtmm7QTq
+20buQjtcXazHmFIA6y+v83HgBOAyC+ugu10akt10Fs9rqplEzD3y+3qxBwR1FcmrnHYMdnygU2p
zeRAQKYY9I7VdBNU0/sgaPwwLnQxkQPpl6GwaPb4U9SOnlKa2F0QB6Gd1eRmtwLRyYrp/3L0FvbG
9KQc1azf91Jch0+WqWkwn0ImxUIWr9vkjU8AWM2a/bzsLYQjrcc4P7HSYo8em/+xsbX7CYiPj194
yR7CNGbMwjtAgEZriAFa+FXgASjutvELeoA2I91X40pNj9/xDtWRbkrP3aetj61h7P1DtGiyOM+C
6NYlmNdOFm1PJR2jKOdlXsNQzgJ+ptt3q2WxoCxZTOFHLRztN2hX22B4exwK8uuKdVkz9PVIe5Zq
dOtlIYMjL5d5V6yG91QvVUuVxnhWoV814MC/LUtgs0e33d9xAZWmOa7N5FGhSEe3LRe497N0nFyG
jUEpQPPrsj6UUVESiz5Jx47wVnvDHkSX4MxDEJVUyhu7QRb7UvKadYGLCizx2RFaZqBgWtiV2iLz
nyoZjV9qrXJuXCYLrSKIHDHtiTONFupGxEkyfggSVvnzlV2uZQrs0+E8xTP5+zJJdMU1mhP4FODH
IpRBTuNaPgMq2Ro000GAE9QhfO+WJx9iKzLiFQLkQ6r+gUQv5St8DuM/XFF91NnR2E8zysimpRfN
fN9n7iLZeQ1LSIYHY9dnLMymkj8l/tfEnkgZvtRZgdExq+A5p0PWx79b/wqjGfp+RnH59GhWNv87
NOhqDU57BSmt0eV69JxxHVezn5NSIKbQFb2WeVsV75m85ocqafGa9EgMGe3nstBBcOWt/YaibxfN
uJbJWrtPr08PUDoFlAEL/rMXFzV0yvyoZBRlQPJE29P9hokjj/5KfkhuCAVqrUFjrv7Pnb3LnlNY
ApptR1EOQolWvdwGyR/a36pgrEdxKI0A/XwFDAe5mVUxCtWDrUZ39y3rqR7ypsIhDNpyjyATx3vO
hZ0t9YHs+30OmiuiWBqrym0lPxzwa117WlbhWQchvQScHXpHQWtU8WeXrVqDwCrJJ5tz3yC4puWl
b+Q8dfU1GgIfKlkc4/Aux/i3OzVOq5Me452g+rbfVp6ayREZxSEVR3s76WL719SCAHadQ+R2iSRa
8WcsZOvo8ZfoBr6Qt9pbbAOrmgivjWh9NWBU/TQFIQ3sWeIgxgjx/p35Sdw7cVlxMug10u2Zooe+
68kHwFTcgaCGFrC5NJ2JL5dcgORtFmzf1YEv9R600oVU2YcGuEVzUFyNOqXvGycVXKIITyR5tQkd
5/ybtcotN2rcyqHRybDqzoKLJWF+4fPXz4gAlWJFHV+yQgmRayLYl4/2lq47tXu/xi1h8yl3n2gx
LztDpkW3u5T6qt/HiQAXkrGgWPO1f0eLqdbjIKH92emCdnnQ5Zid/V9S8K+gL4HUZJgsr2G4xbnx
zfPHEmapQongjekY45H2OolxW81AYkb9YQ5/nNFTpNgXDmIk+SvRdfx28sT8FqjUu8cOUe+Cwrac
aDqGAJJ81AfjRi0j2StSox2RE9Lx2ntl27GC/GTEBnF4ebTuqJd3gti9vreklPuvDzksr4qpnB1J
Yzv8aj7bbOC9YPaTiBYpCfybcomjvlZt4SUg/Kudp0wzB7a3v1CuAn89elkGHsa+S2Q0qebNRZpo
9cjDin5BI6y2hv3I1xBRY6an0L5uYLjOCDPLzTzyrmvgxpzfX59OK/CsYRmMe5msvftL1UFgpDkj
bCf2Pwpqn7uFuzbMrGh0fyMSDTj2XbI1m1ZC9ZOK/q2UJoUP9hIRT2R01moKX7u702f0BjMGCAlM
4b8tFZ3hTRObjR7bzbh9r1EL5X9UHnMN4tXULRky4qgN0wKR8YWw5gV10XweZXLLurSwjd6nouOp
YhCkJtqljO5QvLhqIzZ6ARdtN5PbcWLZC9Yng+nQDqa3dqJsfrcIPwdbe7nbFXEQiPIUJMC0wPjA
HMba9t2tg+mpA7lPd2CRappHz6Fsuh12iYYJqnkMHHVvOg2Lbi77ydg09rhmppBOR9sSsKX/LKdl
0qs2LW1k8mGVPBEq/49bbT/f35AATDOZusC7l9iMWLHuDtHb0cnngPdqF3OqK1TWGGuL9/mZpJ9h
lUawIejyMaPjaxQyyCgvlFGCXViDIu+5loBzFgV+Y6yJDwOqnk0zhfDRcN9MZ/XL8NZo5DSapkhY
ZqDNqBoS+QmxFmGjoTXl46hHBCfEnvLhdaXpyzaIk+zNpkBPqUoBGxekEWNr8PwLeGTXNygxgfS7
6ls7oRfXKoqrRR8DCf7X5MiS7Vtr/z0mFKAF/+0jQTOUEGI850DYONyp+U6wexJyTuR+U5SrP/vH
SH6X/mVsyFvwN5ytCBPCJvrV93MW88L8pD7ouufCCtAoGxOy6SrH0XNBFkrP3/JUgxAvYJSANuPn
n2BhgriN/TkQ7U+mrKup+GOZ+T1t6b8wcF9RUoSp4PJOwY88aL8buZMWLoVUnVuP3oR0rRICBKPL
Kj7TJeKAwp4+gvbVv9CRIMJCDLPa0xVpD91TNUGK9OKhtuAJmsfXWdkwZZAx29vB+dSWZoEwvFwj
XASf2xb6ImQk9Kx+4dXxD9hhJqjooWwnuFLKiPC3xFUH9UT8UXL469relWhU4dxRE4d19veWVyS8
mEc+hFHIhXJOC6lyX/EZhckpz7uB2RZCjWMbHA62nVeQ7mRYziEgHE0wy/A6k0mrosUBxX1TBFch
AIySifSiIDWwu+q0OmYHvf+aCNcHU3xr/jfGcaw9556M/qynZCfc7t/wcpg8aHsSJrg6ZTt6qtY6
josx8jhcte/YMsyTso1aSouu3X/pql5OZPzepuXNTpXKWr6m0rPF5nG9erFfyTRmw8LujSrvguHy
xHPbhQhi0ss9rAjj6oq0xK5HKwGJXP7zn8nn4rfA40wV+A0oZaevsuto9dbSV+QjbG/pTnX1pD80
X0m6/42I4cwpGiOYm7aN6LcfcU4tFFoL65jh++RWVU/6Bs5urFuj8jTOWm4Ht9i1yOAFL07Dmhpa
gxfxHNPToISv13qkJYq+BjICajn1Dwqc/3MrZmLA/dVDKMV1SUt4Q1/tpTgGBkMtuJt54emf0AtU
IGmPIgn39VW5k6yVj3yCInlD+mM+cQEDDKBBgms/J+jHht8bSYkHWQHkOhimUtN7q0LVypUbvZt5
eRFrML7TYba2nDW0KbuCip05MGjK87Xp22jxcL0cGY4QTaSuK6rZfctVy7W2Cb5QxdSuBcryUb0+
0IwlO++8sq8mU7jcL7Z3rql7g8JkbOCluM1xYzSzdzVfShgt5dMjTafOOGXVnBUfl6FkLlSkVCXc
OJExfFvVpucPisERuweZmDVrxbw8vNpLClzpHOMymA5Fup+U6iAGuUmSisMKO7ximmq1/Tq/DGSQ
poRr6f+UxmwLoJOMabC9pNGbarMWg8161JAsxGH0OjuJKDFAviHUO5K0AVYE8Uhv0KPPIGSUZ3jS
V58oG1pL+YcbhXFmZNZVUQp1cqexCjLCL7oIEY41XXSyEgKCn8fvrqJ/XDT9r7IsOq5PpBDX2HNa
iHsSgefrEL/vRWEJlOALA6CvbmjByEHWmbvinibcBfxVsLvQsiAmQqolpE6iP8Tk96RwWvlePaOi
lvQsa97xae514WEYqnoi7Jy7lEFKRxxOlGMS9zGlaXVBm3g19L+1PhGfVRDf85/lnnCqYFITlYZ0
PYJ4SwFEai+RyxyIhhicX84Nb5oZmmq27ZUON8dYEdJTfnCy3zyRtzcbv4eqWYf0lnS8XHf6duVx
3par5oW3jtBMeG4D287ZQdnH23IguSHZskg8KkktvQHATn1btUPYih3XoqV2C/Kt0PDp87nqQ7ch
t7Wx85KbXqW7vQ+TqXCDzstrKftz32YzhJSCG6n7v7Lz2Qy1CDrA1lHjnRuxd/czf79nD9sn4+WV
3GdSUaTygeKHed+RzGLr65rOo88I/MG+xs3MFOIEwElmvs8M7J3LKuxZTccq3Adp4iEdJ+GV4mUi
+9Nb0UHh/ovsSpl03DVw3CesbQ4/YuKzTcMLFtDeN5WIbCvt9HVBrqr5EHfbrxZlOUxamKku7OrQ
yQOJDYEI8POiVd+18aq3IV2+I5JKji/cTIoAtGUUlGS9T6EgL30BErchuccLV4pkdDkadJiWzOHf
5aEhGCWs+Gx+GG1CpNTLL06bmVZSJwF3It6zQ/lOsJB2FVps7fPxRJ3zPuZwqbg/zd9SDvM1Oxjv
QSi2op1pzUhwrg+S+0jN5cUtfryVQcvEFRbMMCc84y6e5KFP4gYH4X8sGRamAeNJV1WNPsvlcIdi
OJsn9Qj2PRUOAyhtIrZEpMT1YuA7YvK61agep+OUhOvJauBmId/fgv6jRooclIDd6NcIOLk95fZl
ODYNrON3bH9OgGfny+3WRoE5uQ2ucI1avaxl+CRwhtW4MrP0CpsfRww/pdBS9j9difUH/1/EbUQR
97EMuNMPHy+T+axXTdAPtcRfCH+guSA4MsnYIvioTQqSGg1utGjiCd/4gkp/ozZRUUy3v+5GEFyO
bM8Pg0ZoA/G0OiqyWqJtt3KSBFNcQgzpH4Wum/WZyxNT7OkfZMteWE/ffnPY9idBw84qOUM4qwda
VFOoeKROYDAGe+J+IB5YIVSObiatudaGukw5+hfyRnAjpjARX/Ld02TNV1AQnWQiLD5ybAb1tPSi
5WWttk27nFXEobHp4w8wBHH2UKGUP4nd+xVP8te5xK1Nc/dzs31bpfbOByGA37xbqLKG6JDqm3+/
CFzTj9brAikGAcuxCLqqU2t0VKmtpMwWbfVMc3txLNhNILSDrzjm9uV+7KC/lEZ3FjdRl60jrv6g
ri5x5h5ZiqhFY2sMXUJZFYWGmAwd+qt1U8HHAIvClekSvmOtq/qPZShIA0IGu2bKQWj5MQl5Qd2W
H3PVmVkiXrqfC9v9sZ1HQRGTIOXR912LVomc+cH+tLgtpoJYCjs6b3zpGTmbKY0EeNDRw98i2J5B
tV/KN9LR+yCkzXThsfYROHS9ThhQF3STvBabO35/WYhj8U2HfdW+klaq7CdSdLS/VZlZD4JOIqps
pGZcwrpjRyhYjXPxFfEteST2nyEaDvu4WoW8XvVTTbLAEA10YdR848dMeDM03814X9XYCUYQ6M2H
hBdMF/9W8QstEMW6hOdwsG84kFw+ETX8n+AV55eUXQn9F/1KVHgdoLyRHk3aIr3q1Tb8+YCSzpPJ
dU9W3/U+1Q9R28MCtTU9/lWPZHxjwdX+ddhum6F26k+/d0eObjAI9nvk6xpkr4zqdGJBujFU2Tep
FFk3Io3FdzPkoY+GW9Q9YnsiX+znDfogN2HxHMcIfea5VJ15ICpAhFRtPiBbR1zXhEqIQkTKh2pF
sYmsrHOsB77hvc95oYobEnpdaJMbIETFycv6Sf9Imb/Vw1U6UEo9ugXa3zKeT9W0klX2D3jiK2wJ
pT/rpC+RRsCka6iiaHUM5zqtjmnl/SR6yYoknT6kAPzkWvb68UDie3C/7/ZEJZ5qKOPlUpawx0LV
IldGQde1pQrL942Xo8O9dhtFwrT2nbsnxMo9knIpVBl4ABsPyTETfrcsN9mUb9ilXmtyjil88Ytu
UP6d9KjTepkS82UW3Br9O3KsA7ZPNP+N2wBqx4/dlwFuFRGNIDXQXUBke4E8/wTiVDB1BP+pKI+e
NF8PI6qsOsnf9GFb8xKeCMy1vZFJdvV+C34PLs24H/wFzFQzrypaksvCADD4EuwDiNY9oN16wd31
aP5OhaSWlKI6DRZyZS3ug7X2knl8spJg4LBGk3fzDSu0RfLtjzfrVyb4VNf4ECop8r2jrnc++oeU
2WbPnOAS6ptCio+koMuy6jIIqXVjK/dkQkYNcUvXcThnMB3lFKFRXJUhCWeb+YACFzVDfpXrLKMn
vDcz+kamlYG+2M3FMjj/WRTFi5NPItUZaaPxc7k8/3uzq3ELlcPljKoK5PdKv4USj9ZTy0SonAnH
OpEnnQzj4kB3m5pg22b9jNJ3kL6itDA3yrpk+iAqdTxvy/uVw+NiiHBUg9KRKEEkGdzrQ4L46Yvg
JGWjQUh3Ew2sq5wia4fU8q2PbE9dQXtBcXVKiySWD3YyCv4r7SGYCS47rCsTRSY0PflrOH3rUwM/
BBN4AAhFq/L/HnjHQ3Fnqok/QoJBPcu+hrZvFU3LRCQRCdTPa5hvNBki/PVqyAYNCriwyFgXVhq1
bq0tmktQtgRV5Be/yjaGYX/MiaawVkWA1pyF9Jh+S4GfMcepnB6ib5EaeEwJo/3wOYfY05DkaR7A
EHrJw9MOEMbAiKGaqyZZU+MCVzT3h1QjEtyOCu5lk61OArnB+cr2y/iSdfsHoKMu0DHonzebbJm+
DodEdLR6ppE2xowvbZXtrc4LA15el9fNFsMLR+P/jUkQEpu5XCZVUtUcAkBcEY0jXpIxHzvPO+lK
vd4RLQ5avNlyXuMZEdKTXrbaqpg6Q2hd9/b6i6ILmD+ax7R1C1vafj/TK65/PzBv/xfU9RBdx+jG
S2A4M9RYIhc84ywf3ECmRyzS6FCY4E4CpM1kbrSr63CA50I2TpLwm4M7v3vCKJ7hqGHXBAP7C2Ll
Ql2fwyla3vbap6V6cPDvQr2yTDsMq1gtlzzTHd8b+GT0t/baI3tUjvnaRIsBFb/GRH4xywHKvCQ+
FNxhn9LJekCbKVkFYoG408AIdxsetOUrCT3uMigaHH2PZbnqPW/jQUZVhOcvV4Q/Crf8X5E6MjtJ
5u4bag/2Uc3BWbZn3NrGLJsmzMtDmNImfyd26jIODrtF2YiXoUHBFZ85D2f3DcLYS80kraUs2vPk
R3pI5d2ErXpUm121r6DH2+Q1kxDJmEi6g3zRx5UKRVRjMcXxmjVKzqEhQAbSRbrbwXtAEajgqteb
6LvkKlg8m0XrHMnfkllMyOrDN/HR9FHYXURYken9w+EhViiXJhqhaz9YFAlCS5FFGEvPACvlAC3s
Fy03+K0SR3h+dlaezJpdmaEc7xT/i2HjdKn6zvIGySn7YsKbDP8BMZouJ1KoaBDooe6DU96NFEOJ
ZR7ODPdVS8AwFs/B61+f3X6HZkQarbY3P/oP2otpQC5Z4CR1H8a8wceSWYtAQ+Yy5AcVzolij+W9
cOBcWUTdRhTe2flWIuVaTSXPFJ+klPQgj3Ss1tF7VeZDsjQN/b0xT75LyDa/zn+Di0zqAR8oAXTT
5YK6uhZHReltRTnFFLbefecb+i5QA6d+78310u8SBBCfjVhhEyfW5eW7EzCuEhsQrHzhi2pPbs8V
wsOi/TT9+ozYpL8M2rb3rfvcpgc9UcW/+EHaKWgAGZadVtBwWStwwSgEdgK2OZb1BzGl6ZqZ1PgN
q5Yij1JbD5zK3a9JwkIZpEwtVn6YcEeev1C7QaI+2F1MRdGxqkCexc6XKXKLz9gv3Jp0sNvP+4Xa
JnUjsu8MjfczLc20+bwGxfMuJ9l/+jCN0JcNQ0UaaFIBMA2U8t5oNnsDJQo9V0UBGLEDVROSwdyW
//MNjpwVnMMfLonh8cgT2/wdgNeSyjwrhVSY0EVT7LNiSEKdo+w4C1G4ein5QH5OEn863v9tg6Lx
wbwdk23YmOfAsO9DGXL1v8OKVHZeuLoh2vfW5RBxJhwkBGlnadX0zKuOFJCY8YvuEXCYSU/NmniH
knSSXupa1CUpa3ZP8MFyd4u+0X3N3tLhKMaEO53dqkloJbDaFcI/lFWj93x8Xa4G1PrOQj0+7RBJ
4OZU4e70cnI+MeGHiqvbJmB503piolot5ENvsPKXQspxpUm3c34oW99RbLmr8ppi6sNTGtPUcT84
ZukV3f6pOlIsD8DU8VkxOLixmeQhK+1va3/PfT4UAjyOFOm69T1/kGOGy9ZXONnGM3VSiVcrhe4o
bFgRzD+3ZYNnhFpn8d9DvbPCiUcsfELKuxC+FZifoNQE6hUOvA/nXNZ7H+00PFDykVk+Iw9Rf5Rj
zlTGHBI9VkB/bsqyvqlfuHQngUw9Pqbkhfy9mbbhNAJGt1HTWFAw7nXe8VsgoapK36wuQvePlvw7
L9nqlRpm+EAZbX53rOFrqkYiOeq0/ZoN3PUXCJtYUu4STDW/2WkxQEtgL9oVJWL9K2nPiGRC35Vs
rdasGw01vAY2OSf4oZV0vaSNCFvOl/sqZ+36tY375hwFmYv7clkytKRehyvU1uPgs6aveqbzMrsY
pFViXm+dFToHpAoYO2oxj7P1PiMOXthjN2hl5pytIPq0NqhiQ1WEw7GTccKowE7VhE51TR7hL8mK
4uEHR5yPkLazHqwshD81p86HwMf8Uw/fqJ9Dj/3m1gORzppMDUtqG1iPz53nWYnU5W81fGY38vKV
l5KEBzOh67on++dv5TjOO6s/IMDTJdr6c7NxSV0mSbQKnRkGN2B89+Bx6n1H2SL9R9qysfbiYZJf
sfBSINOSY6CKdWiMcWhZoVVbcRc4XXXmplEIe9FDY6pLtMg3Gw0N7Zq83/vlbMx91x9wmGtNcp3j
SqiHWDTFtqKuvUPvBmDGbaetkCsE+YCpYm7E8YeaZ+E2/2FvN9Iy/kvGUqooxSfYqVP6vAutShnj
gLUXc1FPTDEy+PENK/AozpQifmaNOFDgL0dK/1RID6aJxfdkf2i2xq/PeS5wcPATtq2bOj6WaGij
Z49ZSOweKDSWli5gUVUupkAQ/UErIvjz9kZF57qPdjtmQTe6N437ljs22sN1dYRrHnzfpB1EZ4BW
5nTsBXZLeUApWdbq71dBpZwIL1A+ZbX35ytIhpRbyKadfuDKTAT/EDEAmAW919JlFu80Yov1EIv9
WcEqsHkEJ2F1KBg/3ztEKYSHSlOWwghWqYr4jci24fZU0Asdr3G30weyLEmq7eCnSXmFggyOenh6
NXCX12w8VpZk2IKmdczJyl99Hg6W73WHjd6Od16ut1rd4tKSza5Akv9jp2ooZpMyvBGFdTq7ecJh
ceoAUa3VHiBqf5LcJnCHv4qEwWsloHPdFEsJEp1SPgQFxqmBI0m5ru9H8kX6xvNFSqZCN9w5lDcT
Bw8wjGdo1Hlji84KJKY/mXUwWzv4tcfnVhurSiTzbnfPpueguNJ+lKEU/iZcSqfNtqNHUitGzctU
GTPvm1hcfJnDcLH2X3uOkEM2bssFvojbxPrTnF3avCg4rc1QeogQbCKE7udNrsH3r6reSCkUtRPt
EGNF3URpCw+JGLEm8eRoTEHOjxozP2Bk9fY8xbeymVRcnY1I65UgDjC+1k50dx4HEWJr7PE5r2C+
aBF+jS3di47kCDTni434bl1iyBM6fMn2pTaijup9bJEmm2S8luBTs1qm0SdLu0QyVa6ocRT0WU4Y
09Q62M6vdHLdQqD9KVv8kI1BAMuWGuf6tjOjbolR55ubQ69DkS+GO3xrBGp7ebSokutmZgbyRsE9
2s0AYXKzlFIfZEsTVh7ICBnc76lAZFUfW5skNvHGl5u3NHIpmzyv+HEGr76pdib6TvnCBkfXj5/J
shmLIzB8w2SnzChO9Nw1Isk7DHcpybScjfJDXrroLA52M/WvdvJ64bYU18OuKBkxBgaSmfFNDQ3D
nIHDRZkYY7GGuKPMdvSZ01/V0uMi6f8nNdLJiM4jT/+yivQ3sRl7HTEISU/uZfkAcyAcaiOnT2xS
kfMrPjcQUwgmoIS7xPqWbPWNJLwQeKQNSYseWU9cgPutqgQ1u2t4rDbNVnZZasesEj/jaZ2ZTtTD
EHiIQKlgimL1VZ0qrJOvJ901DYYjQNTSuC/PGgUS0EV0GwWP5cvL4WELixEpuTUsC0qTBk/HZz3y
90GlEPyz6H+uQ7R3qvpxXkce+OAR05RUQFbfaenHA7um7duNye0TcECocWPQyFGBRpAAfC6YitOa
psPVjINyFHw3PLOHRmxyzJKQmfbAbZwvKnOfUxW7tyNgR4uIXOW/PGAmfDal2iApmEm7Ewbt68+8
EonuLEOKK93nZNMISV3OCiVb3zcSns6IduLhhLoJmx5P/hcpKzYMdnLpR0JTpg3ZMgS/4sR9ayWR
uHfQmCWnE9YIUwUhM3mTHlqfnDXx9ZNaYQzUzA3IyBt5e6nKQEpL8B42pSaAg7xqEwA9/6jVmdBH
dGEYHEa3AbnCJVw7kMFltF+U0DS09Zm40ex9e+P4kFBLBSqUzpn+j/pEHXFbm1oJ5jLvCsbl6fIe
8gjWzXK4gKNugdt7BRIoocB17q5vRHfldBeAhlxs9rakiIb5+M9g11USVl3oRXGr38wFJ41PMkEn
wx/lk1PepnkIO1F31l3Q8DHULiywC6RkqSgVirYI/kc43QgrZx5JZV/5Ysr22cJY4BieFo+eaJyZ
ZZJxJBka/JBIU3EuPSxNOIwNznkXMDQ/S6iw3F5baEtQhRq4vteYo/Rkd12Lll6san8QS3NfTqY0
x/Wt7THsXgpQAUk2XhxePDwhCB4DDRaZ3Ws4wkUNZFVVyluO9mSsJDIB/h/LpzxtxcCtD6lg1B7s
yrJfCmcgUhStVJZEcXOxphRE58hxQ81uWewbPQXyAHcI6RD7DNPDdtrCDXstMP1g8ZhkNFUyO7Iv
B2MT1PnQ53zRTtBI0NJxCDPbsCYhpe4QtaevUdWGCQcnSAT79836UBFtstti2Cw9a3cCibzWHhWV
J0XULURiTTdkaKzRSMbSxAehDQw2EqTC7sBsdtJkrnV8lIOt6WagXMkY4gbwuz2x13q9gyJREsy5
RpNeXNtWfeq+KBvWK55NwnmPevw0UTckDnUfJZV+DSJ1scBOIPHe0WhNKsGp+VPt/JgpOK9QqbbQ
8F6/k6SDschXZ1gp4vxM4UjA9H4NiBsdjEiNF+5nuNoe7rY0vl7CGVOj5vrwWmpxnJatdOsSvRBF
fQ1gxjzVtMtCRn8ufnFXx1yqS57hR8MtMkIjgNU0CanCN/28kt+anFPrJE8oMs8OE1ZmqxxWJc5D
zuCAIMzX2bYYuNMYL0kKgef+6bg9GmtoMwwk2thu2qX+5h7SD3l7bDmfiD/NmocOJKFb0tCnfbjA
pqtFxRnjiPx+Nm6McAhAS4t4K10o4pCtboM/udA2OKFS8u3t5+//r+aESDOMTAUaAtRhi+blzp/o
tfwgyZ/k2iRSYGEvEL5xPY6yW7FgigVtDVJjgIcrpqtMykN8WoiJKTSZZkfUqQGZZ0xJ5FMDgUtV
Pu/0CDNr7G8juGOqb+rBBqdAU+VJqiQYRoOMkFQaypWHU88rc5zosfPtLNJ6zSoKOoF18nxfOiYl
EEVsMJ/rwQIJddxjkvhU23DO0jGRUSNWHBZBUre+7jo+u0bIGH6lS4cCo2lwtXI5t32ZdIudB5Cu
hWV6cGMncP3HKj7ejguL0GkURWLSO9kwX9vuqEXkyJccCMkhyLat4u6unXAXteJA0shEbeHtqTZc
1g57S1PAr1AyaYc7sm6Ca3C4BUWSdjHpQU2LKuI5o+D7BdTWXyM53r/2HXBpopbeEzXwnwuF37e0
Oo0AHCFRSEm98gjkHrMrCqy3whFdxGC22S2XTJJmNPHQF9CXsUNsQSq0mtbYq7xXTQx8k8PrLxkV
pwR7Lx+vMJJOsfVzuTooVQ2sVJS+VJPIZfF0H6tXnsmhJiTR9OH/FK+hmSW42kVF7zT1R3bMoCFt
8fbfCGoDj2NpqbhlRzruywg+ciBBkdg+NdrzguCrMWBiyRdxqnScRDaZGp+0DDpIK5x8PK+FLexN
BcwyuzkM52a6l25PqEpw8TneBl2ISykLOn/JS0KvE2LeaH0WVu8HY8V5+I7A+e1j4qD3U0rh7/Z+
OpiaKNYOnC56i0ULZ7W+34x8O3/isldhRVQtKVvn+Um2RpSIUKYqD3H8VzOSH1kt+zUAIxkjG87o
efOeCmRoPF2KvLyw4OFxSe6SVjCkKa1zohiHH0eGCk/mo/j19fGQyfc/5oWkNXYAG45UyhOPPlc0
UPxNr1Ua6lAnheSJ2c+/EFnQu9lV8PbDhPL54Tv0IhosoTS29ni3CJcHBKsS05ZLObVq/9BIupHI
18hhzvalyDjAzT5Q2xrqVJXBnmtn+9Jtg16YaF6d5krJfTrMh7AgAzC6wlcreTUwIlxdgpupji+Y
QjI2eHZ/8JLJMI5Q6/QeZCJcxCZpSe74LjQJ2MjeDO8CLvawgtH8M+7AapzAxq2yl4jVxcvcaXjo
dfTvQwczuQESm3yTj2uAmoi8TpzdPqjrWpF9vsjBpz54SAHnN/3XTLkfK0jRg+/oa4t8Gj2kELja
BXtp11QrBMOEBQ2BM4VPMJqrXBXHN3u+Q3OheQF35rRIZ8Z5Hyj/WUOL/HQ66my6t+6opDY+MeVT
Frw/0QN9Mz+dC3F/sOuZEFfkhPOAyMraDy0OZnR0Wh2cqJ0wk2Cu5CeHgoGH+abIjqg+wyZZh7/7
c+2GM9UAIVdTV3Pcdy9qqvuzR713mnTOf5i0Ve8trvSFLdVevdhlNXJSDOFAuSoVAAGej8qBLI8i
v7DjDM7CyCsSV2ZwFeFadSSrKFkCqFu4ghwy2gnFoktQUHPbxZqOBgtjj4wOF7H3nInENoBvSj6S
fYoGSlqjIez/pcJSUFaWHu3uTHVpHxjrIL4Kvydj7/955cLUc9UALSiYPtOvESmXSBi+QEwd55OT
dBFrdf4eg9L01BIJ4cHo2JkpvN+Gye6dqdp0l6vsjV4EmTD8N9I+aSbZ3axDztSPdwwLthzCCZ+i
QWPuT5+4riTSmiq7nQ1Kakw0iKwUxKPKrNiTXIPJ1CBlWgCtZp13pXMGPQgn2qwpZMVmqCd/bNeP
dWAkpCrjlG0nMxjGfkf0QGBgUJCwPc17X0cWVoA6OkAzXCYahNJGdUioafbeZ1c1NBASFec2SxwE
s4oUpKN1WxV9X11KHsaDJvpNP8RAuEJnIn+6L9xUMI/HhhcFnVVcotGCv2ZaLNMlyKp6HoDXWNoP
VTj6D6FFoGxm6VHEcUOQrxWmFkoICVLxGocg804C4Pg3Rnnd8XMHGC7JlmZ7QFGI6+24VJu5j22U
EVfGLNL+b7gWfPFYosAwNLm5/XKcc5J/1tPqzz1GotbBhWlgfqbBSIDYBIHuX7fAGMW7Y/oT/nRh
iNH+eYeSqtJyWdpeXdKJnRyuMe9/RvuhVacnZqk3Jc4HCpchD8miaR/GJGqBMYNxyB/6eBF6DBvf
owA4NQY115j2ouw/3qarGYpczEDvox0doDXoDwMo4WfM73wvXt2d0+Mssq3Iodoz/WeCDD4QR3c2
KVPKKz3/ft+wtRq8MF2cbC33HLNalYGzLVwABx/3zG0+ZQfIW8YcJefZ0k0VkdefTaKYWRxzvUQA
mHXp79tHGInAntW18ZqZxoSRtcI5JmelzgJwxWi9RVUnbLXFnEho52DTrGCT1OI0oNsRInB632dN
hgTOJHIxBPfmXB9zbCBcjk6r33DH7yowSZA98yDToIL3GGpMg1HLv5bnVnrG/9U3A6D/UHZpMOtE
RP0EAsO09VJy1VQnl/nDAfuZ2OiWsU6mBqnE8oLWTHBIOZUOJOwHm5Vx8gj8w+e/YdecMqZyWosH
u3CIiMUEIB++VUJWO9anpzY6Z7bLrmM/ZfP0HdhXqrInXwd/1hvQSz3zfkI8XeMyceVCRIofeNJX
r8kKmJFPvaBrOfbBakyVxN4bIcwGKMjsimgFuxpoWYI0TsJFBor97BOvo8mnpPXCn7xQdotjdzdj
qaVLkyVzue8ItmuYiO/3PJ0rjf8YPl4X5V8vtJL5wFlVcIuJsTAQzepbW9NeI9d3dJjh7nR7KsCh
c1mrVRsPcIxd/4Qu6SKX6B0M7emdiEZoZdrE8b8mB1CyVVbyOs2PJ0wBFy+lerJ/qLAxFhKKiUFa
qopQWga5Qco90vWzX1OCqjluz/yrUEM+8h0MOporFmImzofX7V3QK6pR6rcdhBMzDGxVo1X9o7hF
VO/+kJsDAVS4NHsu6PfiUNONbg+MI81u+DY9Hzdxk3UkRylxkZ/4vALGaZelubHjv5ijylOojhrs
27hVNj8LjyvraQWertWJ4IsL5QwbmzR4FMHg47vDYKXuBOV6osJz6PDl42+O58wPp3v6xQZ7DUWd
qCEvVsJ8kAj5EvqEZ6HTpcXb5e6wOxmnjZWYHoC32m25CTHDdlpDk2wwaiQOA8R7gcm9cqgKaW9L
PNCHDdL3vsgzWaMb6QFcqdkeSiUvGaMoDfyyW6ZEgG07ldHPiZ3Zhy95QyuAhj2w1Ak5Xk8aWmVR
TvI0tfCKFOfn2rUtr3v0oBsu0xkJkfchAmnxhM/FMY7sJmj34RKfQvIEp7kEfP+Zs5RiY+IhKi9I
9k6Bdwu1Rqr7SSbob5UJUZmw/2yD2ieqOl8/MgWOKjUdMfBvERllhbUskG1PbPOvMDmYPKWtpiLR
2iYRsjU+RD4hiA2bM87wDVQjdLUex2Madl9q+ERc4wPnzS/ibmpoyyPmzKvbB951U11+zQGUS6Ly
IONVLE1Q5NCY/vNAU57FlXsY6o66VmzjgZVQrTvvABJ0UZJ1qTnW9OEBpPrr87esWOjzUB5eoQjJ
hMVUreIQIfqleiX4iRkrU4nWSSOApfrpg49h7kbYvdwgNXkY/j7fIRjEhp89+8t873kTiniAR6YJ
rB4xUgAzAQoVcfb9QSHZNsQg7f84+7w7EHc4f0Eqt6ztCeru//d9rRfuyT9ibmXLQQjQmy4+TKor
q6A9pTk4MgwSky+utKViH+6FUGllgcW1oe+jI2KK3BMD2oGCtBnIBLQAwJnyQdPBzIP80O1AZv3h
Kq86ZIWYb0VKr2294nSKsOd3wfOt9r80cjxI3pOZwSdz/U4WDK1S9XKr8ejZe2/fbMV4JMCqdgZp
v/yAeI8mt4GabHarjWVUBd2apyulBxCipSmnoowlbPy2JGlFv+qOdJWtkqtM6CntXFWo865OAy+T
JfIIxEjwARfU7CPc57/i2Ne3IPXVjF3IGhrF5d7hPH3gaJqD7vbKzBsfGktWmv3CBpk8WkwSltIP
/FCMZPonRZunQaBRimIf+AK/puyMLP0bNmijgh7HgN0wYDyzs7015n1cOqKt5FpSDWHrh8DiAJp1
3TG2br1bhLIlqPYpBfKFCuXrffBy7Psdzx+XVvTOJ5YaxN+ECMXQfBAmbiohcy2HbQcyhAGy0sXB
iWAdkG3nGkMR5gmZ9Gv7YI3CP+HZIHoc311VPT1GYRhpvDOo5Ij5uzk34rphJp/PQ508cN61UWrq
HkxgMM55eONVqtq7shYEHShvW0fdV5pNeBBbBCmSLVA+5ALXTv0j7d6tN/tr1M2KZkkQ0ll3l40r
wamF8RTqpPmRhOq8J2Vvh2PotXk9eX3GnGxEVwBqp15vL/aA1St1fTiJni8Obshm8klGBmAriXnb
FsFgq9jBE2j9c+qrdkSJPKr8Y+kt7OUXkuu+JIr/b8VbloGBMHeKO+qv0cUuk91g9DicEzDXHToI
ArV0m5a0c+5uxlqopVLSkbkEtc19dIeACtaaOK26AWSCz3bK1B+Q1hqVHOGMRebQvoSFDFdTNZiO
xBuUaP7V4uj+GRa6MwV3TCWxWg4r4dMGO7dRYCESMjTQm4XuUT9Y9HrVVEDaikbMnl4sFqt4Nt1C
Xb+OrwZj14TdczH6pceEEuQJmhmiOVXv8g6Ki6u5itkf5+AiLbrmoRtRq71qQd2zRa7Gf6KinFCU
5h58mutC/XZI7X5r4KOp469xy2qyj4m6LqR1cKNRI3zGy03CFgBK+2uQjtP5MDWJnedQs2W3uiLi
yPqtoeZWu937Gk/5H0IwrHmUKlk9vBRqCh6oEHwrjTzlnlSfjdRaLC/fE0AHMMbOHv+Ug79T3oI0
/XJIgowiAK3tNZLqQGEk0KixQ2ft2m2ENAqPSTmzM2l6yK2Zy1VTGgXuqwKhOZO/UVBSPh/rRhOo
yFzoOdSdXiMCLERO10jqVGhAk9PA9617jg3kDiVeuKga+zuXxv6Zf6BERvqeEzRABSmwoAwz/IrR
y7IF2QoGi4kJokU5eiGtgaoDScRfkpXxX+e66uKTTxMji0XGcNGLGPSioktCJGqA2CPaKxG+FCs1
hUJYSmWfjB45fugZ0YS7qzd1vUdlzu1CYm/zwcPGkRp0PpldfY8zULW8118LAWomVYOAtMCOAQ5v
smOAwVZiT0Q7+PBxHXvi0XJYPNHPzGmWI8Dxa/W+WdppudpoD1s3FyQsdb2vK89ntQ61f2nb7LyR
EIv5hcM1YFEO5XxlwD9zU4kWYr8fUj8O4E3RDJl0gMb/kSsKelHxvuM7DHwMNmmpHHaJrnGGimxP
6x3JptO5adpQAFYCcZEq4l9ISUti+AXFb/pPgVFjZ4konV7teWMvLbxqpp9+o11IuQP3fTY9bsgm
QYNmj2GS8XtnokwsxFKW1TkbHxDOqyj80DV9TlEGwJtyf3iD5kNVfMwlLjhVdVwXYdKhQg9O0d0I
zLtjDMd9zBLd9uhUOvqNWaHxMwK5qrijg56OJbzJcWLnQasV8eKDh5GOSzF6fI9Kv5ryAQIc/XxM
RhcENNzOiWXsQMGZKt3YqGYB6Ue92chQlH95UMp5OQYen5GHrcigtmT17gPBl6i54kmuLtVilIPv
Dh9QR1UuL4s/Tctd5lyEsjzYAyxVVvIKRssdIdJlK/T9Q31yas6we0yCEFM88VsalC8YfP0JrFfB
I20ConDKcyFKPdPjRyTLUYSUBnygYaHwUaYP/gja0IN+ktEXQsatsvWR27WzN4iUggxKcOWNek8L
HuO9vooRFcTejiOWzZq7yw4RDsethVPWTvCC70BzzdFDmRwN/qw1FFmjyx4EbQUw8aNcoTojqRKT
dfqueQuBCK6le8v5MuE8VekKbIc272j1zY/y6y1nVK5lazcjhojNnaLQ5J1RX7syo3vzd/Z0GV77
JW4yyaK1YvAgnmZ55V2OjHGUnnceIyxqiAFpts6H4bG8XRtGqsvlOGJ5RvCguItpjhl7or6RfOrw
DTvWKUd5p5Bu89rMWHLlcnsULc75hMoas1GwmTRU9ArFTyhR3ej0ISf0MXnMJO2rQoveuP7KHaI3
dpTGlwk9XJBjpcCOCLm89x4uY11SW8XA3K7dpy2N4D6cWmjISN84+CAFO4CGUSaOEZoGWRumviXR
tUmsnQheagVB9lo9ArYPZdf7YqwQQ6UmIdJwQW21QavVlSYipU2+2s/HoKNkSP+5RYTmlWZZ5iUC
3YleadIvzmAHtEX3rO0s6hVlpGm6zNRwQbglDbL6p6xE67YZb2Zcr1lBW3VVUKDzz0LWfpoeRDr1
TRQV3rCxo/MpXhRwLOKuXiDzWzMdVF5qtiXqyp0UHlYsO+ZfSCVkIgGkTchSEb8OonXG56qpF39z
Lbha6BVz4kJS8imq421XOGsyROqZw3nov7ilq2+eGSyVZGKX8BF6suGx6gYBe2eZ38Yv48KVcRb5
jCfmJoiMbBLP/NZyUXUnp6MQxAUNZdpiEZNkoy0Gx/KQq2t4KV442htgcKU1GSTAnoAh/Gk07ChK
UMdFlVlyD9ETaYeIVDAIgqOIscMvF/V9PYVNhr0LSgUNu40In3zceR5ZptXORq/0mqvaIgEaQqSp
JoHOpSv8gjAlCP5APOee+Sewoboa7MBSQ7zxN3CyJXBYD/jnBexr6MRE+h4gLTK3AnL3aJfpJZAq
dcl0T7a7JfJdCkllsU2+WuQqBoVfnuNbAqMXLF2skyTUl7r1wcWRiiiXVn1YP69wgyDUGQZ2Obad
vXcv7PYf4WY6zufhLdar/5GOwzsi6R8Tw/BT85JSwdazEVqlUhnJa/sxNu8XRuzYhRRf+PnvJ9Hm
BQ1+QVVAahuqginMPqMF+oggBW06GoOSfuJ7B/3JyDWkp2cjbGHc26H8/i++RfrzIoxJtRJUDAqq
ETrY9/zwMrUJJPj+zA2RbM5nIp6iNfFMauWDfTyR0AXW7b3DyA15pYVJXCaO7vMUSQpsYKtkWY41
kfnJroXqMHi7SOgH/lJ0JeuSdgVQFo0ekN6Wc/JhpyxgUXelHAsgQSVhxdMc6Ye6AnBK8bUdp9om
PpYKzPwcBsRiHtql71hhyPwBBDQjG+8/lQeNGma0EhVObr05IQbMMy0TNqt3/vmPVIk2iVQxZtkl
t4Iii31VS+MNJJZV/5q2kiVi3a9QlgqbZYeDcNT2PdVvKzPXNFbJ+kA1VwkvhjR9SS5NEBLg9evw
CTNS1BHmm5oqbik2a6SneeNtn/dMhMoRTWcQvZ1I2AA4x7vFzjFhwt6nIOlXw8xM/AeOjVu1S8Pz
2S24lv9McOkDEDe85uaqREWPJKC8WtAv26ueyhrKg08XDq27zoT3OAw1kViiZ9m3T1MnSGSRog2A
ZWyf7EGwq0idnwLLpUtBHh2lEOti5LejGx2BloiHjOJBADJaQ6O91OMkATIeWGq6DC2dCnt8qbCb
f/b3DXTcJOIc3U6DBlsJddb1GAaptq0R3P47Wt4XKRgXqqimxsQjx4SWS1AmWjxdKnLSPN6id8b5
8ZVYutRmQIcj+lVTDSpB4adV3ujTVECMZCCYqirPeCRQ/uOGC9vVyCeucOmkhHA10ENmwnrlCq7b
d8zt/qIGFLzRI3yhkDI7OTRe+MTRbJ6hk0HYSLB6oBPNbKL/WTqbr2NG/zhFzV4HGg4jYYiavapB
t5wJOh2E8Wn9vg70unh1aygquMlnOBnJ7q3dkbsnqQM9KetoRDMI3tVc+mR0ufjGx7VQuPF1PT02
zFhBCcL30Ge+QMUDAe6KEC1sLKAXPfR/rCwRpchqY0mZPXq5dC9JID26eN96jaj9WpP+V218rJNk
8UrON7LBveYShnSrrUQHkOKV6JXb/Xhli+PMphFKi/qHDR21bGUHICUOghthXz1hs2dc3F8Itx9K
F+GsbzT3hd+TB3ees/Tz0bLu5tgsRsM3iVWVraOVS4nBHmmKExyf6Tx33IuvbDlNWSI+JsnCj2zJ
b8e2kshEX1h8Vp0O3fIaqcsbWt/Ah/hWGLU3evj7YBPlzr8icHMwUyp91x3tvgB6rgMCjrpk6Dmc
N6ALAPqs7ziuGifrF0EtMbaF5FF+fq5wgQ14UPFPHXI/RJdWldQ+98vVWHcrFV1/eEkQotGMAa4+
dzfkd2jpoSuAW38j7GQJ9rhuD5AvF2LT0lXIzh9J/u7KpNqyZmRdoTxZwpgaBhw28nsEmWeoowMl
J3lZqiGPqxlE1cgZ7oIje6IurK90QjbfoW7KQJ1zl12uvp93XUD8wOH12b5JkEiM6p4KRtZGuh65
WUw5tUNFxWW7GmoT0RcWKSHTI6sNSF8TCktjzOeBELMW70GNS8YFc0zuQSW0psAgUVnFBxz9QBUl
1WYJTPfiuRJH5pbZ2NJ7Op6BrYfAUcGP8OGvm2KfstNwh76GBF8XqMDdGWm0ULfYi8Kcie462+Cg
XOykgH3y2cJeX22yQ6eZyfJpytNln0v4Ky00yC3y8HbF6wkS5US+D7tE22NhliuXzC47bIUZUY0t
iL/NUPnar4yx9pNV0DI4+UTqV2QLPu78jGjV6VhB5cPH7uzvvuCpA6UiNBl1mnj2Wxzi1UnrGPp0
1XvelTI8S9nVJk7VeBH71+hudzAMQ0h3Lxh4fBkh5SEV0USenPSmYDsV0NQrklaSFMnxI5aoCv7M
CNUWS5vsNKamBvb36mLi1kLeH6BqvgevBCzYIyHZjBagDxrnUBgF3cRChJKv+tT0muXHaBoWBlb7
YYKIzOCdvIexfixX5H7pt6H36CTp0XyotutUntQcFHEEG8F1kmQydaoUADAYNAipUGn6SDsnfKLw
QoQrddO6V1IlxNRNX/9H4bivxBTqVrw08IDJ9jeoDqYEsu/hNhSl/Ut4wX70JhfLmFfyS6kNdJKP
sWZDfZJr25sxJZbVlxQ4wnWT6Qy+gBduBDsbYT0YNthSpwZt8NevMNOZ7RP0ySti4dbD5TLiCAmc
c3rkDdqimwgxIh/rifqQxDtoMdVNm56HrCRTFVlJ7Ir4+/T9ofrtsvzb2lyzo1xwBU+MVjstTXRz
iskhyFFvO4JadgmRp7bU4H37+ZGQWMnCmaZ0J4KYGZtsnDFe5ZLKrj4So9CdsT46UzgAkyd/k+YE
VNac0GOmSObkYp8in6+YZ+jSFWmkBHVoJQamFz+41vzXTvAEp416aHxoZkW/H3NM/+UmpV0pVce0
Nt2bjjLAaVBqr59PFWlTru4IAgWpdmS3UEBGzMot3oWZguzyS8wpM805xOZ7vAHbNpbXEZkrl6Ys
Re4I0KpntU2zE2umr3QVi3LquVUUTyl89vETtH6TJ1WuZDPYZmM2QxUIVkoyutslBAix7FfxvNwg
IRPMglmdGWNMIaAs0JS74QNmN+JaFjVTPeQjIi+mwJ/eboWcIkClW+7M8zFuWl74p6dei782rwCS
lA0749oMgfZsOUwpWLoOUs+PYaMrSpdoWkt8u+UmoUaA/dUBXZY7JVwAcUx9vxEvZdxCLWRhkpRd
6q7yAoJ5d7KsNqFf6oM/pL3cLyed6nQaHqVywDjjMaoFZkPYFnQJgV1PtHm5IW+/uCWbw6CZyQct
yAZYNFkzyI4zwv8LKOtP4/0S6QUOyEbExzAtzQEmmmb1AtR6dwOBnJp+icgtkTN5JbwQfAbUe+Pn
kk4H5bFtYIPhrQNP9+pUq/uNEaUt5/zPxlIEsoGNCPIB3ezy8S15xEWkLc+RwwV46kbhJgJ9U+t1
+hDuJm61OFFJv0q/8mzYYqbjboOSiDm5DquXuMlasoQkUMd+tzRKkbRvklfrUinMoyQIQAQ3dKlI
dDsjHvIp28qXlE2hzkpufaJklHyhI2YV3feW4eZU20l6vhXVXponjvwcg6SmYyteAj3TrdEf8pgM
i9gwCBDBIgd9n0GS/HrMlg2j9ol9K4WjRatdv0j3NHSeIiA/ySNSsTlH1Emue1OH0PvpVk3Oo4bQ
4bVJamqgRbrebkMOd+SIOeFwtVS/LZ5XtHWGOduUUXqU6p5l8l/A8OS62UWGRSw/7k5zygsR+3cU
1XS2sFK6pwa2hheEyTRF2bK1Azu7YEu/xtXjdyzCF5hzohfey8MkfEfT52T6zT/A+olrSvmEsYzt
fLzn95NntDGr/h0gebdB3p9uYqIO84KNDjWkHZadsOY5/j38SMZqY61O9/QBQ8YJXN/6fk4V4OL2
0TA+bGB8Xurdy/PBIL1eUOi/NzWAdFVakXb1BMrISij5lvOar1najnS1qk0GGuSycSJeEYMkqZEa
Up6CB0S+VAh8TNSMfs2u0btn/fUR8jij5JnjAawHdmnQeh2MNaoHr2WoCI6+NEBFEkmXtC8nZ5AH
Y8fX9NM9Cz65gvFwPevelYYF/qSHqAZ7nv9Lqq6mXSbcwFwOsP3+l/qyQzNqiVsyGDyk3S3VAvw1
uXaB6DTbqcPVqSk3GYwGRM+oCnpFIthFYnV6bQx5+ZdKlVDDEF26wJlEIJ069x3eFRNj139ZP7tq
Gd27/iPYrByc9GdjFfcDeKBzMV9byd4JCqIvj/G3LkpdWY7+f12UvfHvmQnCFSNgw81fJ8YgQTgg
vx+4AozpD3i5Qa0rj1O77a0AoXj6/tz13i6FS3uZEhRgcCpk+mjGm5Tbfv0phyxzsYmxFOPjUZM7
1e+a65EmtUd7JR08g0LaMYkmeA9DHXf51JIHrb4T8dFLOG6A+5bO4nVO+GC5jG1JksyEyWcuV29k
bFNLEj/VTy1HV/KCHRktkXnHk9v6PIcdu1IT2PRB2fVVXxtx0w8mKFSpOKVw8kesVTpTsyXYEWIN
WMveKXJqGUW7snjMzWrnkB4QxPDh+f1ufHCe+2JhBOOYjjAnPjkhUWxT8gQBOdEKcu24qkpAbTzq
TiJzei9cGW+MNltcyuQHu7e0mrd/xdXBTNdhm5vSv3wp7Vsil4ImUIIBRhmnKGXqcUPaWpxTuvM7
xo+XeAiV+TVGW4oIsqV4OsTEBqSGkvfhr6DrR5cQloWE4OPd0wMnGNbCcnkyMbqibbGJQln4vDpV
r/xiQgDvVM+CiG3qdg0C9DxQzShBqIjOU4sUnGuptW+rI2STLgbwcLNa/Srb3EIiDGf/BSdIscro
OM2d0gk10S37kAwj+lmOJwQNUeaZ1g0h6h1l/ZhHFjsg4xFNQvJa9AMzWyfgci+YY+R/VyRBNj+t
TutHmudtXMezOSsIKyT8P0j/l2dUdcpFovXgeZ3cKv7U3zqLu4e3bRvH19vtamiA5oL8vk2A9wql
n9wknx1yeXPd9Pb//4NWH6JD0wd/88kRTwLG+qriEoYZFOtCFJTYCWj3sLVX1lP5qKE771TymsoH
9+NIX9Tv0AmJOLSB45FzalP0ITYuPkE8+T4TUTkNjhZT8Z4wE+4407OpO1Pmr/NCaO/tEisKjt3b
iY+8P1UB7LWpciGVRN9s7jvY1sFCjegBv72kctu9vVVvdfL21iq1ex108WT3U4kPoURLMqlNcjTL
BLXpWfySs2mN+Yz/311McWYwu6GxA/JlpAWCCZE+uMHbtv0hu0Vg3eZJlwrHjNkJsI12w38ZNzqT
QBoJB0yaH1+I+bGtoYtPwLcm9ttqRsAKncVW42JO85uEq0RN62suNfknfVkggOLo36He4xnBflFI
LqvcPrtCDdDiz7/BeARJOv7olMmtInxS5NqPwN+4uXfYeUfIfCjwCHGYze+l0JqrCUR5rVsStqih
ZR8plQuz5SOMsQSzSettcx4NJsq1UtPi92+Ud/HsR+Jf+Jo1HOAaMckvLfn4HoMSh6qBOtNg30w8
P7lJFiaP7MgM3fx5kEjUj5fQPWlJMLDuEqS/Cq9SAqs/2aGJ6HRbqRJ+PYPHlHdD5Llg1YHAcRqN
Vyps8NcQlIX99qMKRWjv+HuAzwrrsNZVEXb5qe70dpfbgs+zGHu6o+OIQcELT/7Y0zzB0q6Quw62
ovWlF997/POUl5Ae57aTngF/CQUYI+6IZslyRmOhV+W1qXqIXTU88FVdmENoQEweT2GUEKDvyKJB
Cg+tAD+YVO5hVmPxBWV25pVD1YlnDSS4r77SaOMRc8XVOn6Y6GRraEpb8x00de6QiixjaFusEZlX
uL6q2k25tpgmV4SFzrvCYVijqU81eEcRGcpunDDeSsHUMeTWihTQysRVknKUnMsMJ33TdSeUC6cg
oH2RtDPnfUSemUojKv7pt/dRWjbvLMwFyfNc+/M6hvPSxg9HY5YGMg3OnCsNf1E2b/nHRo5uWnmq
LmZz9E8A1Olfw0ATlMNSEG8A7WVfrYFsCJTvfl58C1pukxxnmtWHFHmZkG9ehJM1v7EbsUPJveUF
HuOF7Z1yefkoO/rsWKgFUNFOcFcofU45OAWGOnrAmmTmnKkJ4/FHSY/SfLBz56j/vDeIiEzIX8+g
oJykcP8o0+LiajuezI9o2Hr4kfIl+uybKnAnZk44BHHYqv94Oj6rxhvNHdbnOf8PR9QiUvATS+2Z
p2kdc6jke1DkB21nlbShg/OewZ06kYeB1xH1rq8eYoykB8fYgfRX48ktXVMNs5N98pPqZmzMs1MB
K3BxfnmyJlehH6+gCN6hW+VlUZ5ZwglTmPBdtBUBsDZHJDENaf2XeBbLUJSVLCYvummOrzb0P6d3
6xIi3lGYgdDldtf8Agx/F/Wzcgf4qIf1td47EnjCWD1krN297/lXWitwbjYtDa5IO6Zp5bgbuoXp
ubL49Jw47jjKHMzVvjaDHzTQb/bExlPGzIW6HrPork2bTfDNFreBLsUOjH+EqtJ27XPYLSmk/0/c
FqefN3piw6+LI7AeHw0mnTRHQvc9JGt1RRDyjZrNS/HI3TyLd6cGsdqvei/ht/oAnANEvXTFPZ19
uMfBcSlkb42UUvXYHkRc3MDnqP9vyXO/mxG+k2oWpKIQq6MabrRh+rzshVVFHjaD/qAjcRTVxa/G
eryjrwvmKYBuzlJQfdwaj5RMewWstGPyA6kZA7yQtQ8p9xNCx+g7fRmdgqCxYau3brnlpcbMrR5m
J+uVoMsxJn5BpVg7scXwpUi4DDMTVSb8kcgxQNHYNkU9UpQnXconyuhVm2KXQJ7Z7HcHl0ohViIp
zA60e1tUTBpMbRxpiBpH76YbNwU9RAAAhnvA+lDmJb2F31ftPTpPBsrymZBXkY2KYA3Sbr3A+BTz
q2iOFZOYcx4vkA1i2QN8rXcva3sSynhKP7MMzJTsly93Va+nv9/IbCPfxhjhHavjoG95S9zbAKH6
xo8srmbBExgHsLzcTeFqQRcPtX6Ts4vVLNMN7FedQg//+maH26WiEL7rCO1o4kkAKwjtRu/SR3Ib
av8b+m8+rkwM0JLjVlwyhSY0IJM8wukJIT0Sk54YBXwVYy/PZxQOEVaR+ZyPvkMHy9WRyDxNY2iW
lqnApb44Qw4XFhyTTH8WWNFdUFi6JL0MuWPkdi8ffUH9A/PI71BQnB6bhb0MxM5AlDhScsydHDOh
sXdUEKTxKIo8Z1i5HEtjlvA/J8U6gN3FRjHtKxpX+hhScFpI9R2Rj3L5jH4zzyzxitteYwHhirqd
AnzkJAyBCkhFsx0xKouEC6AA/F4Ga87/pnKTf6pRByl5zoXzqhS5LByJpJrFu9ZcjgySCeOd8X6F
BtKfBThb+Eaq69AmTuQqrBEFGr7GX+NPs9nX4/SuzUIf/9NjbB2jMsOj3At4/2Zmi6qBocVNMCXF
JhzJdjKteeMWpzc74EV2fRURI7zP3ZF8SZQQQUpkuo9rhnLea2BX4vMffOyjqwVZUTu803mppNfI
THKd99uGxMojGhNcs1HCXK0cRa5JxOCsLcgfYN901IPTjAEyxePYnW+84GS/ORLz9+rCRUUcfEnL
Dd5kvjuI2uUa3EoWRmD39vjZbx32vj3gJW/HJEpeoSIDistzKqwBH4fZtjL93v+6ptU6yJQKi0BU
jTZ+37/M8h85HJH3tT8koM/qsQ9BwCEpUQ8H0P8Idfc2piB2+BbPFzgHDAHgVCLih/DKD16e5qwe
nQuU3/9jrD+ZVxc1kcbQGxqPJGMITyp1jUrxOjiJzhlKm10258nVhk47RBqaD6qEI2tb1neWlWRK
D0u6NQ4baTdpQdR643fC9Q/8uCt1tg2alEJ5C94LfniK6xlcbZKzHjWJLO8bx68OLG28rmJ639vC
HYAXr0Nw/5J/X4Fva36kzevKYbBvYMYL614uKppJEsq7ulgk7/ib9WsdjeR7k0hUVqhwDhuCfim0
gyGxUbt9u1ld207efGUHPhbG/fHy2JOth8jg+FgCwxph6T9Jlqvji8b/4abjQxhFZrbCTncHyq9c
dTEOqAL+qmKaarnCUlWiFWLmmmyoNZryUCz+JexueZX47dA4GKWhXiXFjsmgrvGTyU0fwNrwRoZn
pJDhmb4s0qyuO8lBQ1eARTXtdHntZgaED48q0krSwu3sbqKe0nTg0BeHbu4FUuZUy/9Htg9jwDMg
NNt8cxaPtRFnuIx5zJFAB0ZhrI6Mb0rPC0ykEry98pe46SD6ii0f0nexcOfWRLvpYkUS8jDgONqB
hsrUuqwo06OHb/20+olHq8L9FwEIC8AhCvALsRKNdIcy86aqv9Gh+Su6B25WKkJjmQ7O3xXMNwMD
y9HS6tN+1OhKhjdvkQ5mnoAtVOl4TJipEpAZ6+1nIqC//WVBS6KUA392eYlYPSLVnQ1XGm342J5F
QNtwmaQ69yM2xnKCsjaGmVBJiP09EHPbddVsNQPDRpJwl6pNhkA2ZtrWxwL3kgFhlx3I73pCzQkl
M9kI/CvkCQapJF2VM18W7oItwtlQhkeCBHSVXT1OX/PXh89oqjz1VGC3UhykWdvYUC7DTSg2A/Dp
155XwDdmBwclr/X1T8ghgjOLIawL9HwK7Oea0vRq3wHb9p6Cxx5MDYk4StE04LrU9J3+viydsXwq
Cxp8wYtn/ltTeGPrNsDJN+X9RO2dmhdTauBoxNt8N94B+eYuO4zMWDlDRGhTDGfWpkYP3yfEPz+e
8wi6j5Fqp1pCCJzUDvPQTGg0E+FfgylH2wCnZpvqDE+HHL9xKeZ0fREwMmcQakML9SXUTMCMZzBL
1gojKyVqF/UNRmiG1ceUlWe73GSTzgZJn2IXa9+bwrq8tMjlyk+l9KpbnLqpjTYinCI4OaKScFV3
w75a/ZQJScl0Zb9ZFOVUcVfTczyvQqpvn25XpmSqIJ+U1wScG+mpMqZgSUB0cIwcgKN+lfKwJiNC
Ia/OZNiaVxJhWhfJxBFYwJBcff6DErrweB/FVKtCdsE7TuLCQsmSGEpeCUfSfv5LrRhnrPditJCc
8WkigCBEExcBQlox4Yzw2A3DE6clTDHJ1HIPqeQQYf4YqM1rbUhEtXXg9Qb0Jq+mt+4pNHs4Ct+Y
bCUX1l5W2QHD5I9uGOzHnBt/Fenl3athybZ3GhgwGTmMqs8vg4PxkCx7+HdbVRkGM/0b1HIg70ic
FMEKWno6477ogpRw9NA5asXlJ6RBQaeaP+/JFLhEE/yN2MkKzI+pwjQM25D7azl9UimLNEU+VTV0
sLxuQuMU372YDt2F1k4hs6VqOKiVFPEbhidB7FQCyZ+OoSbAgEiF4qt7FwVi/Oi+Reoger+FogIb
MKwG8YavZggrd6BnCSRbNTPjOJA/xvc0Jm4rFx21G4tzXozh/BeRdxte45nPJxQkXtDSsuvoGBI5
bCHDo0ukT7H5eeAVp4fJBM2AKe3a6IH5CV4RDWm1LgIen0hZSvs6IcrzRM6U++XoimQ+I2CSSv5x
YZGVXHZ+2x5H//NwjOknpUzLrzvUzAqICcZVZkfcIqkOVjjnkd6+gxyDBuHuDyVUa3UXi9hPgnGf
zy28KRwY0tel0tjXJNoF0Q7rBb/fAQyUs07VW/0qCd18XANaTWAXy5ntTcj+Q4pQg4zqSLwwlfdM
j1gR3E02tdeN4Bgi380ZHTd7ftqC6wRGfIiFjBmbYG9bY9uGYn9eBqWvdzq8FS2xf9IiIfZnD6jF
2PzWaXxvSC9WPD8/81yAGy2lTOrXHXQp6WFZmj9oo2Sob7xmlZgVNGLj/yVzh+hzrwCo3GI+E9ku
fZ7+7kz1QnFhFfM39QcREife5XjkikE1EaznFPXbxN2xCf4sug52t8PJhNoJPqrTGxqVL01/tM75
QSABYwgOyFZm1xdpTAABsIa62XHYQlB4EZ7trDt2ini7AG59IGHmLorb/3j/lCKdqCVaGxUQYcXT
YCwSl7DJXnDr58Wi1JdIu4LVPZvjiTAe0xqo12G3bHhm36vH1QZBE9EOWzIdG9/kexV7lMTXvToH
H9SBGF0dsHXsSqfBn52k/lZWuTQ7c/OtE9ukNxYPzadCdmlb6kMqeiU/6kZtXqg7imIo+zOFRl9n
YOvXygHrwvOu8XxH26Z+2D3A2CpOh5ilhbvm5ti4lZGp4mphyYvU544q5Zi5l1xaYTv6IEo2Efk+
fkE/MtqJtifbCSc8cQXO0BVhPyCXgWdnneeoVb8Y0hjjRH0qy1J591oD1EDiiDRI86uqCO/ZzSmC
nkXMIkQh8ZMErkeufrdkYK1sDm6HcK7hRzSQzuPTHno8GxVxdkf2uFdMpX3XqnmKsKHNQbrjGgqd
x1i9i2mAWPaU5yjGof3c+ekB49pDDVEpjtUv7GkoSiEpC4tGVkGBDcryaxZF8oUfIdqhiETIkbwl
JdxikU72p3U0nXGRm2MMLmK7WGuQ6YJcbDxA1ycE7AoX0mDFpbqN8nKk7QJfFEE8x1hTuaNiI4ct
YuoYH8sG3Ny2gD5S2BtxN5MIzF3RGVjNODWzLHEUzEbOchMA1XiRlvQNQA33uAFQ1hRFLSl3PxeF
DW0YE63PbSJBvD0RkMtEYyL9h2dG1KNTAFyxHNwB+IeEtU+D+lbyqmeet5zo5etjSTbQTnFMu7lm
7YE2oWWiYymNCE/9mln1v0uHVVM32pWcBiWQy9ypbvjGJoPEuijePX9VVnTCbZ59WtXS5fj9yW8v
vkysZiVIz5cEH1aTkRJgBp7+m5wl4Vxvb6e1lIpjBygl6QxOetJuohkZKAOzW3YU5x4+306wRT4V
MTwv0Lh+8pR2HB2rRYQhW0U0xHyfR/MX6yLBo6KWEMRHOlnzORjp/y8kjaYSUwxdvi4KerRofrT7
pbbr0ZqfxWbC2S34YTTJyz9xllPmx2/Ic7+8JBUDkf6AiWdWJTO7qIIXakpSfC+4DHohUcP6nan8
6rCmby7XRhWmDBRby9UC1Xx0QB8iLN44V8xOvYRC1dyT50VZYi7Yd02hBJ5NMzobyuELaRAbQTrt
LS6LWivi4x2V3qm5rTspfJ+Y77ZZKmmxxigHhpRbjRbEhkyuZHa0LNCrQ2N4lOLl+GDnUknPcf/l
4ppt7EOHgV6bqaR+ZJZpecOMcXJvt/u+TEIZ4KkbRxyy+O8ElF9+mrBF/Q+rzRfiGwAeF+D2+y5G
n0NAvnUTXvbFXJXdVAHcVIRcoLt6uYT17iJ/uy0tMOl6Rawu63UyJrciTms5/hwu1tvZbW7kdfn5
20KnAQ0R3gh2ygyQFfSLn+4ZNYlrKmw0V4TyXRByg8wBGGq6GlmQGhr/yhFh4afUzb2ESn4m5PS8
qegSJWTtSv62i1TOUXSFA/dvtil9PYFYmMPseu/3PanLGjVJ7vvlqwj7d0YVYIknKjVFgJVERF7k
It/P2slbqKpwOKY7fWjaecs8bpXFN37ZGRRqWl2k6ViPrGQ5t5UBQdAnLtr6y61/ejUifludnppy
Y2HkHfJ8HoJVIORrxNU6pGPuhGBMCsaDAfUSmqdh38iyUTRr2IqBFNAaT+XUkR9Q7qLX/r8ypkkJ
0PEsW8Tvk/3WFpjSrA8rSCZkLtPJa9h5tGOlzAwK9UoKfsrigyqNdnMcXbuGB6aMPyeVLuvt3Y4Q
t/0jAkoRZdpmePl66b/lNy+onj7HQzstykfCsN6qYqImQgQyY9Znx26IQ4E7ZUzyyd+hN/TbvqIG
mqQ7Y59cYUbv4PRFV8N8AeUiSC49O451L0rPQYHfMN5xbpfIfuuK23u84jOH5P5L/HgpmAJMNhcN
iUeozQkLCDVD5M0EZQ4mTNfouOfHr8MzMAVyOTGxBBHVsjG6tiAN9Cw/R5mW1W5T4dc4QAw/B3FM
rnvtkZeuc8GWOeW8SB3rYUTwRYJU9a0Q5UOAjt3O/823xPaI5YmDiagMspppb2DdQ2zVRxwSZWlH
kSShsgNBTruv8ekObTQfrhwMW/4hSJGDobq0EW5Rxqy0GwTJGq3VT35ILWveT1waXdvZM7rxqGlv
C4GBbShdt1VnAOCrA3vHgOsbES3/Ue5oMxuVnKzgigJz6jnpliOuDgZXyo+jBGEGaSwrSj3FpEYz
qMjEv+d3E2UBqxI8AX0kw9VdBi+TVH9XEBTyAkcSeErD4oBjJ9Fkw5PqlOg2kZrn/ZJO+ghTLQo8
K0/lI6UJ3qb0OmLdNWQnirNyKyFiKE2sgSUr8pIM5oUYbjjyW9UOxPVWoZwseOjeXsXUeLlzloEc
5ndi4CMm/Hh4X6z0Bg9/DrDeHy3FPPZqgOFD9XTH39t3zktlGlyvy44bxcjbJZh1PU5ZaQ0yG/a4
Zucg2ecn4TArRepg3yLm8IEp2JR1+sXIV6b2sx3yj/IWKqZG0LOybJ+O9uR9Byz0sScRXcU3lxK0
/zCi5x2bchio62sqvN8Rdu2Xhw8zPiXKo//xw8+6WIIPPeyrPiBKQCw07QGjAcKFfDo3I/A1lef7
xjvT0/k7kyvo5j4rbVVKGCzQDOR/H0028TZSKOF4BXQGx3weeodCkFqEMv1J4VS+Bbe7hh0Q0rMK
co4a+2Vv1St+sYMIt8qqhNCl4AcZIho1ipXdDC7gdRReRgt6rOgF0+7lJQk/MaHWYgOIrt8ATR5I
th6fcCDX4C0fwtrJrtPfySLB9rUq7nsd2wyoXEJPnCqL2HSjcyWLGfclgv2bjRBzAovw0NRAiWrt
fciyXA7Zmwvj448ZTlrX3d19BffdlCJc+yxreWS0KhY2HKZrnXKMEyVuO3UJzz4SyFdmXZn+TGjV
c0vhho0fatnkB6Gophb4LOBzfvIMltn1zwAMeIbO9r6Fj5L4f9K2wvMHIFG2TU1xZXAW777BfIh7
Wq+nYvq+B+O9SwVPGisiujF8OUkVHiVsU3ZEHtZpQ86Gmuj8qQHzKl3sb+GL+Z7rEvuEo28g5Xbx
nC8tXKK4Pn+bCXU3eSUzdYu7uBmm2RRIWus1QC1UiWMjoyGS1PxZnOKKYu95J7T5xNuIkk8r2eWy
xB3F1BdBMnOpirX5tRO/D+YKWzynos0Iod2vN5U9H4dQ6uuzUqU0CKF5Amj7c1epjh+1vtED+eGZ
2X/5EMaWcORc1gJo5Fu0EOMUhOFDA8T0EojQ0+6j2ZgXy/zuGWZfZPV9+tt8RtzhMhZ1VbcxPFl5
x+2J5VHDCU4gD8UEJmIE5A1sFnqnUhY2gtmzvMT1Tp+iQbU/yzWrx9QYqQ1CYkrC+PE+Y9O/L905
tRETsIjihZdbKfdAtAn86wYLQf9U/1MwqDPlAqHjkkSSegdVkxF6rNbccCfQD9e2pij0QibE6Xtp
I6DlKkjGXBAQnPOKyvctvuRu2dfZQ5C2qw2G2at/zrSrthMciMfPon0hAr7LXBeYy2dBQhaW2om8
c+9tRA+EXw5axf5I1beUdZPfRQg8gsDwj25yaUFxfhb3Kk5D+pcra9a0MAA1xacsEHPwMFiRu8CN
Vj72DTIt2YsKRHFlZGW50bosFIyus2oXaSS36uPPqEyv3ZNJDB/497kkA8v7plDwYSQv2JYAly/V
nWwIz5Qsg5DtnPGQlyvBwC99r2dBdzG7R7dIB+2EXmIvXucTxKVHb/r39ilG10sy4JnL2hOKA6Tm
I8SiWHz2VVOJgNnW4nEnNnNdORXX44CHr92IGP0Pg9aXnXvSSKfT6P5ZmFxoRdKJN6CBdmWors9d
4IXvj4rRmeXLS7eqZN+nkIEm7TQn2wbU5WLIwaSVUtvYmVj51ijZBbkkdHo89YiRg3vKlXHMHC1m
idqZIwefIsGej3Yd0alPxnRF1SiDuXa2KSVy88NmM9iB5w+0n5SFHsxdv0hrP2SmWpGGA5KPkeqZ
7ZEhNM8aXmmrU/E+oEa45shNfVTxB+rH00ZkY1APLWpxU3qDVnHV6pA9tllBxwAJcU09O6dzmQUL
JlIjZoB96Apit42wrzKQ8/H7aF6B1xBFX/qJ0Xvm6ijGl4d0cTWSZZGcyjocFzVzb6foJyWu+wHT
wt0r4wscRPMugUJbLjeJxNY0lCjStT2l0jej15tMZFx4zxdgKFR8Z7EeVpuoVQAAmnzFsTbtLSdb
BRWFg6VB0l2y9LF/YlAjvzKaO6ieYEDS/0sNNY0WqNVLmYNHy182Gx7QNuOa4o2kP05IZPVTBLss
TcFSPoRG6IKYr8TEwlbJkELDiwrCScNMtJS2qw23ydLVLWOizpHOpTrK2r1ywhkp+UtKst+4glS8
f3rrt0j4yjNAcXF5SKS9mi4P7iLlz50D4klMpxzdA1AvOp59P6TwYO2fSgUNmM/B5ILs6Oi7ONPz
DQGiQQLDBf1DA/zMpfzP7cxQjCrRh+FTR1HsUN4ONs1SyYgu21FOXUIy00cZ/5amA3wlORx6c+29
MVqmINhrrGfW4Uxopvu07dN/tLz7YFL/mSxpFYTXqzMOP7mYQ7DE3g790+k+ZH1oP03fLw5M6q37
YaeKjgIJe7wSI40DWS6GwDy8OkUYe9xzeWeKxV0p32Ru0DOAh7SF00ZyBH5XvnU9KV8/M25EZ/EV
wzHKZx6eTxj1WmxcK9Is8s3VLNQs4p0CS6n0gYabxmpwh4KuIBpCsKeDb1Qg/C7D99J3tOJh7aOf
elpa1m/CpY3xPi0iScJdLXE33xY6DRUgqBBfTgx4x11OHgCWC0ilyHzKYShy1UeVf8spk1JH4DwS
vCRzmU4U5R1hNzul/Q2BuGE9hPH8vDOufLv8u1a9/TrBdlrLpOMzpKBvPSJx8es/CAY4QYJvto/m
fU/2r6phDnchczPBvKlK8X+vZhfeeCBkqYj4HAZDnT+PR1LMewdC6Z+3dO4PZpV39r4bVhSYKuGi
ZxxKzGtFyBSsxCBBJ3pNTEFfAv6kVokiQCb6ue4OEpdmtq2yVJjCLjFQYzovuN6mubRNF5yJ+IpK
coacIbot48ZvlgFjg+s4Zlf0l79zlBi42A53Cs4RToIdWminh8goi3kOAU+UQgFSRFMBGNeNF0V8
G5fi0M9drHUKfhlmKxmBsaUh/Qr2SBRyMnsAAI4vJwrJdryRWNqq3xtGI8v1VPo45/boRgHYKw60
NUG8zxLYJcX9DPl1kumB5om3+qhqvXfIwAljwYtQ6un2rP4C45lFqKRmPEpfskn9nrWTlc9vf9MS
Nhyl2FVXKu6cHilLkmT7mgmPF9bkMV65shVcMs5SXtnMnPZlq0QlgIlaAVpOoB+1+pE3Md33aKQI
D15Jxx2NH5VWlqkvMb1crAfilQpSCHdp5/4voLhcoKKK3L26fQcYILstSnhDNsZixzCpjbU80FbM
HfWyez1F92TzxMndlqUyUSL2kQdZYJEXGe66rLyZ5xbJGCVXRu41ly4x0psLViVkz+ZSWOjZcOE2
JuBHZBLEqW+vd2BHVVqcKTotA12EXADhx19uy0nKOWh5QKrEBmg5r1OjqJk6rak7LZM0/SCvR1IA
ZSZHiGGDE9ZLW6yiQkJxMT7a5WtbV/cI4/uw1jr9l7mXdhd53d7IJdhrMNTsFevQD59hAAxFjy/Z
z+tWvqwlaRzD5Dyhz9IG+oID9vebmoqkW5QwCmKDKV0mMHW/zWC6NFf3vFLcS9sWFsSlYzPh5pjB
TtnvRd5jGxir85DnUk+T/FF2UXz2mj4VMg/k6YpoGbeaL9ea84PY+yANXA9P3DMi8bZqeolBiHKa
W+Q2mdHZxFOVtRazWx16sWevJ9m4UwBqOWb6JDZS1WqHepsp0SRNPkRo7jIoQiUEj1P6PDv1hUIN
BYwjFApSkEEV2kF1IieXUjWKc8GWXN7DLGd/zU6em7kLyQlmbFZf9leQm8FBjK0HIuIV+XsTaouV
tUszwwrPQISun0qfDwGYH4h7EcI69GmHZTDHlJwAL1AxmNqESM3Yt1TdQwyTC8KZuxI3mVI7K5n7
Id+HlctG4ifqx8AwnWTh++2vi63W71yU2CISfKBrHHQAYje3gRawF5XSVVEYSbFYv2hkpKhznq/o
b56bNO5rC3KatYAXspT75hr44nzxAXjWkbvgNLH0sHrnVE0fHxTZM0w3UqQQ8d8Eo/CRR4GnQBE8
rU6pfdgI8w9vt+RDKjRoFUeNmj1fk8ySUkkI+iHY8mvAjMxMJwQLpah1eSyWJwgVM6OgJ9o5nYXm
/TrWmK7iFUYBJ/IMrX2LBWzsI6TpsAfIVk0qBjBjNO9KlUb4LmcrAXKepEBk3gxAW8xZZC7ZXKGD
zqJnfnLyn02SBD0cXBhivSw90AAnx4EKjc15qMfQ5Jgauaf3B0ydTPJH7qrSoALXriq1IyjMNDVw
SUfW9PtD9CZdY0hNhsWdmOWCz3JJgxYjckE+swZHeepfLbTJrQnoxeqMT6goqCtuZF92l0jknKFi
OaP2ukedTIlR3yjDEmiwHX9zIMpWTgclWrg7ViAcHVf34YOIrzEs546PDxphWsEaD7aGIwwpnE8d
4+Nwjj4Un68ZvZyz7TeC6WcQ0CiMVNCrWvhgcswvCQ/1dIUVv54rRzMFcb+RKgnkS9WUevONCS/H
MkpVgf5nTQN3ijpAqbNrwA3eOLger9YGhSEpsZEIiw5QQ3tC/w8ObNYWrtwjn0ySiKQvjdUEh9sH
IirDL8IB3bbHd+JRtGqQxoUfNiQ2qON98Zvj47TNc4dLQnLVa+p2myJLakp3Wya+8HRfdw4lwzVd
h7TUkXpTevFdPfRnMVgAiYLJqYJ07fEs6aw5LBnFWP/rCPKAseAetGLu6gkc8jYrKxDSzCx6Kv3/
ISG0QfhieI1tiA20dXvZGb8juFAhYb6eAhfnICNZYSQT4tLembEM4o1+fK0N4i7WxiCshW3n10Fx
1zNmt49I9ts5E3ICMbIk1cS7+QWTlv/CenUbIgck/YabOdIZoWmuTKlO1cvB71KCNy7gq/QXn9f7
jopmtbt/Uq08H6TKpvPnLlBDSjdIyAQc93pyZlfbg0MboI00A3Fo1iCdee4BnkLNvdHuWexxbwvc
flh7Pj5ewEn3dtM8t5eDfNOwnNOe8WHqSZmwXrcOdMonmD9tkVGW9psDQ2QnlRXKay4XYURnlQqr
StJ4RTiJ7NGZF0puT3D5IbKCrvX2odBEgthOFwUj/hJa6ZzXHgyP4FLMb7z4ExynhCj34DnDf7tO
NgYpPcRKHCEowzKrW8WEyl0wEUQ8YsdpcyvGtN9fqPxsnnxDGLnZD5tKUbJXsm5W3A4gNRo3uWIk
eKc1gdDsyVXWCFtXDYjxWOPY3Wz+qwPeFggWqsQr8YOxbnoSaYdW4fPy2qNeLS1BfFfsQ55Zd8sy
hAq7QmiLvy8uX1yhqQmI/FpLlgetKyHZXdHLGkixAme46u/0Zpqy9MYQaFlusbq5tVkRF8d9fJep
ELncla6fStscMSM0dPBDaEcU+Rqx/tmXSe0qNVOi8f4Go0m7xuSaOFBngDjBa4CaMY7cIerclsIy
MROA9IKWNGVsmOMmCZuabJ5mNAOXTVPhKSHL+QkOoJiQx5UCmQcBwrkdBPExSE1a0I/fe0WCeD8h
nnva6G9BY0FpBmJ/S7fZgzesUGrqZi325Xzwzk54iyD9yy92N0+74IcWsJWkdT2O38AT2dRkjuSy
HG4uZKp5y2IEWXjU6mVmo63FugYVQu8VtI3Mukj5IGQFrg64qlTuHzl1OwaEgD/iWQWhxp3RUITt
fcjBM9xQRvrSsSIm2L1P6LUquSYikPUERWcWKENzlLvP/AgS9zCNzmHtQh5rZP78PUTixb6t4z0q
g5NZ6QgoDnHrqaj1MnIgHJPkIpqKKcnX6q5jdtbuGnNHgHycpbtZ1siUHbKscbz4eO3d2TsiZmws
20OLMxXhwPtYz5dMxi4u8tLwx14+m4eFuTPYaqrusmraigBJsC/RCRLPt3o10uHq4fteo7cEUHKE
Uqz/r1H/YSiPOWF3GlITfhqr5fs+ZWb6cRcoD7y43ir31YW3iMSSt03ilKSqoOhkhXcSf7wfJJ7U
ymvfzNzicYzrDF8kuWtXRcNkkjU98+WKJnVTr9hl6IuqDIl8YOZmktFSDqrfYGrywWsEhuukKX3y
BOQTiADY7NxKpRhoPqSU/ayG5ps9YU5aVcJTzHkNQ3IrsUv1JuSF5dyd8uQ9duH+yamnsdvpAPqe
vYxz0AvibmlXptZPWtjW4SV/j1LcwMBb8iPPPT/hle2tP6MTT+C0kFIqVxZ9k8LnCTvQWTXZMIAS
/8WzI+ZgG8hysYo2CRzALs3smBBxVMEObNO0nBnnn6O1a8JUaBxl4MXeRDFC+4L3TAdSl2V35l6o
qvPWGjl07lmK/6/w4Occch97zSTqfb/pXcdRi5kjC14DWh4JHORZovrlCezut3Td3JwmD/9Q3YOs
tnmesi059PoXOKjabACbl7SFXVfd77xKn9Etn6hzgLBurR8Mkm6FxelwgbY3iDWwH7nA17KVh6I6
0fmjzyAGZZQYgx079SEM6HeQlkTg/g6HirT3nfQXWIRyaWr8pcMdIe/ZwnumcrlZK4POBHGya9c2
tRHLu+u//VUyTHQV2R8DJTC4bgQj5GgcR6wkE/9Pl0//NXIOWYsLT8MvTRKHvumKBG2WRqxamp5L
6klJnNslpGBEsdx358cWLJnI4tr72oghu4RNm64FmWX58IZqB/fr525Y/TA0BM9JIAx4nGqTvEdf
KJktZp0732ugWs/1NcQur3h9kFxMY9Vsd7DniuSpSt3lbwpZZSz0Z4kUcer3IHUOgiGXOY5amJ7b
BMLfRqvaEKsjl49TjCaZjLeqt60w628u0ytsK1XF2eLADcLPO7LbYwy6LqtLRvrGU1ahOfILkKev
Rk2DDr//tBvt+UZggROqawbuVI5NEXsSL3OGAEDYt3T4twwyffpfPG11DvgK7DhY4SsTeL+JMUm5
9Bf0icT381qujQoMq6YTLzKCjuAmuNmYCK9mYoRbrv/1BnVosh14cyShApAGkBkbWQXypiilAZvv
A+5cEPLGZGRum93DTkEzs3+Z9sEPyFotTn3/QqkVZyZ57WwBz1hzbjuAA9OJHyEvb15KC9P22Lke
MB68xTZzP4w0RT6NoJAZ++2wHyip7NwXSgkxxMuQLOkDmeewr9BAdg9gtXCnUI85E2RTaM0U+dTA
pGvfy6jEBcxDsaoudkAvqDa/5VHMvvp/oWvQOnxVHZnqsxzxs/LEbh8o0AhBnRL+nnM6S55BuKc2
ND8QMiqIkwW45FCg388DX3frZ6euIf/FUB3XRSNEe4oe4SiZw6Gz6lbQ29XU4ADmpNvNQ5xudEX4
63D0KMsyBRU/NS7LXkDoXew1LewUF0klr6tKWAYo/Fzz5dUFvXEWkKNogLX18F9AwBdR9Heb1s6S
4nm81qt+dgSxdyR5FXsCcxfaC1MAFuYH32dfkUrybEYpnMLoB8kYSasH0FrWXxi9tJ8GrCnQVowM
5LbEwuKwo7otItWb9py6FB2kIJPy8u2nHBA/d4/iNnvC+QxXYlVfktKc10L5wLJZ6MfrULZz+vvM
dCv1WXidPulMnSmSqLyV6628urjD7jFJsfNHsOjAVPSJZqXegd064TFU8ar5jjgmHmW3OE0igrpr
6HTCwRsKGVk4f1KXCnHEcMqORlbX1Qee8TwtgBvD//glUtFeVfqL1tycXH4Nh8vFgxF4Bf/xBaVY
E0N6MYiyUdwznXKa/bEfvYKcU5g0iB2T+tYvTJdE8Gj9oKbMMPjmyqHDl35iTxJGdbaHGCqxVwE8
zg5jSwMVjyXoxvTUv/pmH1xsoFiOKFYFOCGHoNPlJGnWExnARNKaCAZg8deB5OE2XO25nfAwvG1j
ZLBA72fgzqaz8jEVpRcBEO6xhA2y7EsMd/w1mcGnPhM7psEWj+MFRvcLbz6e7QM3yNW8dHd0Q8fn
K5HcJ2+TPG/mQ9waaNHYXJyf5VlViUPHE1eYNjLph6XSaTeQx07XDQog7bQ4oDI/u1LRHyR3uubm
w+OI5chpvJuYLJlnbebB0YdJYGv6sjjnpag+eFRR8UJzGy/5ZXFJTNhtqlKnG9lfjSz5+7Kr4eFc
c98r0Hh1kqkKQcdfdHbRdLLbApt2GrdOZz2VeLM1zmv2MVwWjqWiOuVwsNZ6QwUs98LLfNGweTK+
ucLFsssFVDqmW6YY0PGHpGx2BgflNFdFz+VZfflmMlUyPvevtbHD0w+EDg5NhESuwKVXq/w4wAXq
ojZDt4IpBSQtq0KDNveJ5wDlK2oIsvBUPfMqC2UU4rBl7DUP9M5uKeUE0634S8w0rxukIgWdKMwe
tXK6r4GoRZQ0K0JuOAORqX6fuaLHNFYmHn2jO8YxL5Au7ss7VBqb/OR5UCtIsCy33ChDNy8zYOUw
unwvdxamUpEGGPDH+qs7m2veUCJtOrw5sZEWBbdzv9NeyDsYYyVL3slomjqWufAjuEC9g1fwludB
qtaNM7vUvTZclpWRifiPN2BO1LuAQpZzHZxDC3vhIXwkISL+hQpHAf2Bf3/Txsn71KeByteNEQw9
K8vJ9nkWZBajTWzZETf03Ch50PvGVL/iq5ZqYeJbd53+Db7tkJxhaRWgVi+O4R5KccVKPvAio7mf
kFjrkWjpY3SvQ0+9G7WeMgVXWR4RpoopxYDwEr/H56M/eqFnhsKDl4+NsfT1IT89txfXGdddZpw7
isNqci4jLzDEIA487AK9Ndy2hQ60V5Of2RAcc+o+PsLQ4yc/jA/fFaFhC2BXgQQaE+cZXW4CKQAb
jLwgwOgJ4nNX3DQUda7FElLZJhlpcYaLptM05n1CzDxDkOzK5PfZihYWmjRTYV6vfUzD/8Ayppef
vsTU5Ox5/nnJChpigymAZTg/3mCr+O8dOpMWgT9h+lLL9YdECremA79OnsWGvyQ4SFalzWOlN3cS
yMJaiugp4Ui9O9p3uFQVbarSaE+nM5joJ2NvGeEPF/1p5ttnymBaRHCXHWi95aS0rK7vkiRH4Mvt
/us/Jc5bTKHUBRf1lLRm81wxRHBbbFQmMVUpGFQfQPGH+VOQFMlA3ZAizKUs69itPyIMe+/Q82FP
AO4HIwsBcaRJPZw/VUj4O2WQHDm90r+xACFPn9pmJhkY8u1qx7xIPB6i6NRLNIa3Rs3qzKjU0sZ3
MyWNy5P47MXCn/gu++UmMwcNdSI+HH0MVUbEhFlsotkdN2s/Jn8CZoNn889jm5J3fWfS5hIP0un9
22NqAd9kbRAn3D61K9cpQhHwaFU7+8pJekH9wILxoIekbUYYY1zVshuYixQrRQMctZJBgWA8vTCh
vQkrD42ccBNUf1wVL8WO4NGzN+uW/o2fjzfrZ5NirC/+aAKcbL7kUjnphtWMJB4vxHcNcprlDIT0
SmPcuwq2kzpTON8c7eobYULW0FjqKP55bQZVqschVTo0PrZhQEz/T9yb3QatZn5j4RVmWIQinmJp
DqHFpPoRq2dpq5KrSNVd7QY/XHGBpemoVgz8MYnUEdRTwJY8DpJP17svBw+qz4cGE8FRv5lmwZAN
4jPcjIg+hF+xYpmKdKTrSG9YwkIsh2t5qapnxOYu51m73qxIkL+1FpLxLXmAldMKWyv6sfpC+Vz3
iyhCbm3tkrDFM0vJAbrvugtJiA3HMxGC9rQ6ArzM6DyhJG+XFgZvvxYzSCjuMWywLxgkR9rpz12G
mMI2x6a7dNmxcf8BocbWDhXmZFFmK9/XW8UO3hAaYwPy5QXkl1vLDJtoXoFUYg4+uKjgPUL6lCvd
uW/dIWnWfPK6z1qmSqaXj2AYrUJ76wpxqfW/usENwGlnqZj0cFTHh/LygIz4Yh8FmgQBt9M450jr
HJyHwSVS0alfE24/IluJM0UL+Q1f6D17Xs8hUbfILOT92Bp8iUZAxuX5uTcC0kZ6YXNys164aFEr
jA39BtEIKoMU0SdwCwg15CSEwm/g6nApsEDogxP+APWLJFk6jyJWnotYOcduMpr4zg6WYKFtMx8l
IGmQPUPlCG3LdZvfk3dFpo70EXFP1jVsMYPHfL4dvwsIBEUcS17tOPA5H1D1KNV4j9uxYYcPOUN3
u8OW6FpzxZOB1cxSsRKZg0mKEea87uKTdFX0LDad5KZLuDRrNNKIBF/YYFa/qu49/9ePgbqtqA6i
TIr5TazLe/Wq1hQshE4j2UKMRYo77ly3FqHi93QCh6VDTbflCv44n6jjHdAP9lWiepYZME8yj9dv
LL568u1PMJyX4UHU87uP6zvK5Xa4e7VGP83NTee8OUHLwSwFxOI90Sfp0u4XnDe/+GLyDP5S+KHn
Jg6JrP1VDIZFUakosAWwjrUqpA8p/i9/hrxg00bh13OGb3lYZVzLN4v7EYBwzVIqpB5zTgMAccAW
2E6jbF3MzefxGVUK7TDMMEWlE3ocrWJXkrqoZAa4WeMyz8xIRBKvLxc1lN1H9AMzypK3BYpTOFLA
W8E5sy0yEkReEfEJc36juVCDdwhEs+tATrY72NT8OIqQuCOTjQiRneYBeXdLQdO0/rBehNbk8wLM
IDWS20Q6gVLAqOcCbjAKqaMu2Mgmfu6Iooentrp/O+GLE0UCQq6S4AHBAVHbj1eBUF76goyEDfhv
dGKwv5GYMusNnO4nVyMDsqZVAiiMLbfnDC82m56UJE1SmghShvNtXEwnCPsjc4AOWLFNGFvPTlhh
4W7yy5S8IF+LNTFsOQeSmct882D86rv/WT1fLUrAyKpT4UGqfAnxYnvmaf14JU8i8OJSp2KhG06D
bs+pPjg6rqgb6Ys8/Vr8nUWFtJuNv70GV6Kcw14hrEGasM6oXH4iE4uMJ8mvkBaory86BNcDVUMl
/I3CrSnkHuhdt/89RRyaVD7EnquCMVLItyYC0ZQ50U11djwV4gh896aNqd0GsCvD9lRvEnZXN+8F
KhhCIYptwqqzwVkhxSrvZjTNpA2m+42vcRCiBK7RGbNRNsw7WnEL9Kbw5L9UiogLZ9bYexcLIWAf
wEoQu/4/Edc/ce1pXyzDXYdzFaIEFOyW52r0Y9feZkUkhiWBror6lAKCuBDwLbKtChm85M5nRE00
ifQfxHwKgYfWujJJafPEzPfeYJ6eMcl1hQqiKnFMCjrHnLpl7sAH4VsJddGdy/0UOGoNBpMgOtkh
OaFrYfvnYGYTrYE3NoUTCpz9P5GijZZfMv8zzYdwuJsNb4YrGGoWRmxOVaMCjSTri0jOrlF1WInI
NXuEzXZqFYL04wqe8/viBoM2sK2F4Mchni5zodvq7Mfw2Sc85sHr/qa/6r15eatJUZa6DjcjyMYS
ylhkliTxkG7n6mMOy16TkaHZBuCntx8UhXXON9d+rdv2t4tIlOJxuMViG8GYRtCbQlFs/W5SrppM
V41HCQeakTL92YIpTpLW2MyXlG+qHMzCH6hd04JXPd4LJzLdS/JMMALveQ2IB99NnmtjuWjMvitD
leNC5RPAkzTNNYSnqPEKtbo36CHvPFBw9jf5WWl/lsVe2eQc9doXjeK5pdGr/sO+w77XfOLo74op
BD4WPJ6M7+VPhqs14DSO6ah9Ol3eWlZfKHPpXPIs/06ftL+9GERGosT29M7Qd0KrnT6+eddjhGwH
AQkwQFJGXX1NpM2mXlno3Do82hEwsP5mVC5oFCx3ryboQUQj71jhEoqT5jIgB7PabiCTLOMYG/uI
Xw2+UkyWcS4YuHTQBMsboa+FQ8eD2eOmln2Qm2Kl1SGWD12zlJLc2RPWfduALkLQgkTasWmV+COQ
mvP3Q/A5Hs3zik0yk/BkbW9/NEFx83ByQA+W83TalfJm0wVZZuTi2OlhATrZ5MA4vlaLUNPBni+/
Eeai6yv7mf27jliHn61kwaRVWBfy2BXnLwb1XTBWg3H0yT/YX4VcWhs/ogS21trEN2O3JNj+lsko
SgsEy1OAslu3OacxWRT5TRM+fJSNNZ101MSC7/cwhJ0dAbClYLgLzeqSUt1SyFzh3GEti9CBUaxY
+6BNYmXOKVMOBFLJVXAHVkeks4A4WmXVBr5C5IJDJUjOiNTERjve/TMnwDtBGzw1lTBabTlp34Pn
WuirtQ4Y/i3Bbiq6y8RX5HZ3jtkMrlXrGUKDdM6oI3QaRv0DiG22SFIVUV38dMNxiLW77GRDYZcY
C5qwwfGaJ7v2oHqKZidyLwEqskuW0IIKNJKeZG1Ocgk7SXQhqtyJ6S0PoR+0Bmul8nOrji+tKMZd
bUeLxAafy3e82g6QlBe9NubLi9dAMLR+8/XvzPe2upu+MmzLlahRfE7sTQWpRMxB33XAJost22yD
WblcHbiZrIOhQRIICyIDWE3VecJ5kP9+fAm7hyjVIzKgBQ9jTSWTN7Ook0WPSSodOcwqaCS+0wSC
wHQyN17cHcEsKfxyDyjsemTURtxCG1d8nRCj0HKIUEr68ORrEZw2gksR/s6rOGGYUw4wopfnAvCd
HLjs8GJbGGXaoVo24UCYjNRAlNCRdH19ownjlvJEMRSTUPPta/FYm5UizpS9MFu7iQCDgrazYnXt
LBI2wmh2YwGt7sJODFTrz7cKLJiTOoXgPdpOpIt2fvNm4XsBhcZKzIAx1VWA628yr0A2oF9JFXEL
M9x9O9ELDmxv471O2o/55XiBubeYwF8EOk9F6kSYFOWGqQo0bzfFE9IEjdIht53y6M8DdeT1l146
K+K4vrbP1h5ewUgebAH++q6pPL4PCN1YfIWsmQyP8+HIydyDU/avGKo0LlLEqgeAbW9OpE8RZMhO
JR1eW1F7PZJO7QSBjB3nVeIPJuzS0ltw0Vz8QdriXfeUEh5uh0JOJGE03JiCD7PbhYK59Oo/Rwrf
liZlaXmDmNj9XIeMYIPQQEMNxycraYIKdBXxixKYndbBzquvLPHBnimpAdNbNAIRLQuA3X2aZ2t9
Wx5joQrHcJt/TbknHquKI2y0z8EHjhpXJARQf3h8ebpIhdjUE/ZldsutzPhP0VLlOniTb2DVjsor
TaxY3dI3wBdbaKXFsXDpN+UIx8GptRLTqqIFqw6Tj4FtkQ44qJEkylhRo4B6LaCiIUvdFnXOuoUe
IZ2prc+JURQumG2rFsC2LZTvxOFqtnd56aQow9YKlAL4qneM9czcVQYXKfG0V0sXcqtGSMe0jR8I
kwXkDbVfn/uznhzirnY0hqvFDMnL/PP6F4WJ85I8emApuN/yKw6LTbELDrim4i4fD/J9QWQ9qvpK
i/cb2U9ti46texxg3LY9hY7IjjqKc9PgamcnUd4SVE5+7GrWqLxO1Trrlp3XYOmcqs7sqWBHxLht
mnYp0+0akzAJ/IsexjhHqM499ZfoHh21OfQaccIj7Yq4ppJHVMjyywKzwk9kr5RYdyxSZ3IYibTZ
0i7n3lJqCYIVm2jKlG76VXLlxBGioBBjU1RBrulVPbJI5FmbkcfVQNl+3dCV8JJ6PaJ6eP/+rp2B
vCDhGDLOvDWYEvCznTo6TDSwsRe/K2nx3zHG8MDDxMRwdbqfSaotssIeGDSAnhK+Zwtaezqb+RfH
GyIdfn69eY/Z33PoMMa+ah9MpeXpxGiPaq8PQqKcsm0XVMaG3+1DvEIKF1ZnxMJ/apl2hJMp02sn
VEo57Eh2gAKW/SK4iXasBfKomz4UORXlISwVKPL+IFmhw5E3RXmtJuLsDZKocneHY9trkqhIH/rS
BoHWmvILSI3JY7m6MYkfBv/jw79/Ze+ki8dBp2N29WNnhEpfBnWzl8ykpQ3w7DiUT0kVxRDJnNuA
NQlqZYcv9EdiXTkaY2LNUpTzIJSC6bQ6FP0c6onKDE4Eji4oX4cMw09z+3Wkvsj0/vi+3Uqg6D4w
g7YBBKvjaoXvxUzo3tyE1u6X48+UWXQDO1ll6v1TtSetscVl9GXsSUGpaXoKfK3WgOrFMxanEm1g
EngNEKWBRGz6acd4xRZ9tyeAn/UJjUwkzwsNQ8l2eKEX8IHRt/cM9jrNE7JSRl7t8TPjcM111Ofa
dZr82OmjSNodA9xAiohjxNln5OQAVZeaZBCSfR6383KWaV5vJhx2zePg3ItcVEblKmp+nBvkkVIN
zBLaQOSMQHmQvRIVm8jS6x6USSYyM6a/fRzUMFuZQZait7xTkPp7fTbUxCW2rHs+hGgRQKT7NSB4
Ln4azRCz9N6Rrf+R+C5Y50l0MZ3dZ4PehzOt2H5fXU/IjlQWemA0RUwPAfMLrtAQG17MOL59US1J
u48WXTQOHmoShiNsaU+Vb68uiKzm0zsLtJA3niXAReO9hPvz5GTddzGArD4sx/2dutS1gJ9RzbLu
4nydd7B2isPY+EZ3ud1/Lm19Okx5wwMnxOGU50wXMUkYfWU7yfPeh3D96Lcwj8MfIqDnVIE4gWX3
uPs+eE6ZvBuGHaMS/UPqXg6MQVYlinp7ojqsjeC4fbyjUsMCTCDpvh8q1oCqd4YkWVuTQ0nSQpjg
KEEXcNLmSfIOu/3UPIttcYNfi4X1aHxQ5tW+14/FfPUwD7aBiGqNvcPzC/alaL8aWuR4V+Akpb6c
onG/yf5eExMzWBGyBARMIm4RM5SbSGDBV/vbmztrYbZ7++hvo70//nLujFytNe53LRGfVfN+wWRq
SGELDui7Z9ANyVKh5ZdxB1pkqvSeDvi9H7M9rJyRbkozhfMiGOSC5PvVlUV9VpsKtsQ3ciQd7/WB
wmxVUVSnIgn06UFn2yomTp1KuIE5ME5JyjJBRgtGwmjul5lgsRU/a8CGgfXCzrO7CBlQ0z5tk9DE
jvlOT/bxw087iJAzOHxpsqk2RUKvv9mfXTk3rc/ZybmVOdjIbm3m5sibARlakoGX0eEm7V4Gp/S1
z7oECo0UMAV6P7DsoVNOQZky0Ssoy1yo+Bb1JXXPyfzX5dTRO5NVTqBH37q1RKVu4DDjhXsG3G7P
OKbjkJ5+WV8wp5qd2WHXEk9W6v3U+pjzz/UZC+kJLdqLEVuKYNQ1izlDTPbYlP1cNVCL64hrDq7P
oct0aqj7CC80m91VC2yEEIIFdndt2r4VkTkXaXuw3/+mTZKJd06rsMzuqPGqjjhlgmlFKN3VRpKN
tvYgW7lFD36Z+8R1N3bWP5KXsVkmfTGCBVNuKg7CPBPMLlg/je3W9sodKlgnV9yeRuc17H0SCxuf
1B2KIkB9d7mlOeA5GWdt7YynmGX+MZwiE2dXFwMPJosAcHziZsw3Hx5HVnoydeKXlnth/UnzdEMz
IIr1T2xIWSe3xEi+KYpXegABK54Kta1qc83G5zhrTuAt0rpKV0NvNl9RcXsmV9wVS0XgXuvHjXce
HI7PpuOdOurphTa9O5+hc6oXbQ4p5AfuWmVN3j5JGol2yk5to8uoyNbqXfIBbFRGPyDpLJ/7PQD8
cS2JGgbUHJGfbWm2r9TV4cVIvJfNtavsfsFxBIL8N7UwtWV6Y4tgHDLu3hm93BhAJvZNWMwAMIxC
ubQPNdOPbbG0X0eTOyiOggUhHa6c+Fy8M2uai4bCaLYfA0iSGNgO7Gx4fKJs/YVJti11ge0vrbix
QZNBk0KWUxRrH8o/vRhDYOKntTrk6ZHNqOl9DY6w0iQNbkqw0ozRBcvDgXeuliq3qBPJQh1GnmWu
gYyerDkBgokGEsrkXkpUfgRGoUy4us+wnKRR6uVaOGfXxSdqFWl1sA9+BHtzeKLfsebvszfNc5zs
HA8e/BJOWIILyLFfi6r0QxwjS4jut+abK3O3mz31pz9TVv4EwmXaeNuZBw9oP3olaanNkp07U0Y9
9tC/h0WbJ9DLqK0wHS5D2HQKJr+TCjOjpJHEQ1r54oPC0nRwqM0y/C0/qpeVsv48Kuu6srIj6CiZ
2GT8CHyyZHs7RudrebQvP+RvisG4qlyk5xJchxc+E2NZt28h5sYLGeg+Zukp0FE2UqaCb7QY6sqp
4xJiY/yW0ams/wHyGLiigEWSe9cKwO8iCvZEIibcox3fmowR0CZhe2XC5oZur25QuiHxbNi4UvNV
0fJm0W++8/OjwinYk2DLVfP/S6nfjPpnJTpQ09VEfknB7qZl5lgjJMzVJEFS97NHBmq0AWGNVu4n
Hd4uRmiNUOCDBrqg5zUvVorn8RMwnHkkjYR5him963BrCB4Zx44Yebh/n5ZowX3DgAPYG+4kfWcc
g0j2Q50Cznh+CQkNTb/ggHZMSLk/jKzKTTu5KmVVE/UzliBvepGW21jcxsLUkNriYxCTsKz8iwEk
fgq3GpeIEBdoRxllCkGt4z6FkzXfy2RrYKViE3AoYeSjsFrZwOwnVOxW/9rv8nXF+ndD4aAWN8qb
JCZJIDXkXKHlORjg3R3NZjO4L+c/WK3U41+iRIq+sx3FE9gQVhMI6uWLb7Q+Rs4KmWZXvwLEIDTx
gup4tjlEv2gAgWaqqot+HRAVtXFQEvCeIr+Z+LBV6nLTykYtCiCGMLUbvMCc/W/iWNNiAB+3aQTw
IUxPuSJgKjqdk+k8N6fwtyuiGaH/92oi+IWaysVTCYZwKBNgrKMsf9ZQUSgU4Pc4gNd0YFkwV4gO
ir10h6S9BTMCt0O3uzz+oP8PPh2XkAHLrdXWSieiaIwc6bdbBKKK4GcDmlry4A7YEGJYZSBy38B0
kT3pZ4MQkaToRZw/MT/tobR7E8t8JU5aormHACk3k91U6+QxiNIAK1G1DWcYubbIJ77wsvOpOu7R
qvwCvO+VpgSM3JB+i5af2xZBmIFcnId8NRSMgPHEjfyVHiipSfu6xGD3ULh6hIevchc0MjcH7pKi
/c1NGajygqi/+y9khUaLubqrzE+Bv3ZZJTWTVljESCdSYfgKw13IGM6oLi2rFuAmE0uxSC1UgrwJ
y9i3+JQzmbWo0QhjcxglevllWR8ye0PcJgAfqpDG61KWUF+MEaSoKj4VVvsyb890Ff3y1TaWANlo
PBpXhSKTtkSHUDqBA/70hMqFNLjRjHg+G30Tp7GigMbmqBF/lL3AOBC5wuOQlolncaZ2MtGe2zyw
7MH29DsbJxVMVqnbAvJN1e8Xom20lcryYVHdfDOV995tGvHUuNo1d6T2HtwXG/ObIUs/V9o5BWc1
lBgiJIWRyuqDBPRgkSsaFlrQHYJpegbP6XVV8uc5zpnuNfYtRPI6p1KBE0BFjbjayarzuXVxAN5e
UhSyAairxujNHPffVgGD8fTEuIQYmPBO6Ynj0ucEvQDe2hgnf8nHKjo2wn8I3Rmi9nuYT8/uoTaJ
fzz6rC9cmHCMKQwkJUAd4d5iRv6MjCLSECZ/qvLPMtQ6UMMwwZ4ckbO6b8NeQSTlduE+QPiTV0w6
jCvwytqe2xu65zVpX0k15QhLGvLCJTgNvsykSd58k7yW5PG7pNiIsjhPXQ9F5YFGg6IEgzDFKgJ2
z7LTpsz8Qe0sCEM8kLngZqUo3N4kYf9BJdKAiQvGtM32YUotdwbTEhXV6jzFawgRYar/+YKG6o73
m7g/syknIJXsQeo5onTQF5okaTqjzim0KE0C/T/wN9TyxZoHXH0XtTxegpYHZ2M88aY3+40ArdMv
OYIQ/1i4yAkO8kEgEeljpftSXx6ydN2CY2bAUQ6n/5Y+OMLweWI4tBPuKxvEZfE8VOeIbRqtmMGK
KgQUOnP5LKJEMrV780/fJntw61wSutNM2uTJ9lvhyEl9bL6h77aEc22MWqzHN4Zi4u5/JPh+Q//c
THiL0dgD9v11r22EWyqnkC2LiFNUJbz+5ouo5pgTD1ZWwW1eDXRmmFVbAwgLZXJDjuwqL4b5azsQ
OtbfcVTgt1JpvD57GJXE4Njj/eCHZt9M0Wiqht7qdprkzX/aV79Bydk/EGoTcSm08hLC3NVXH2Ep
ZTgXItfBUAkyNkXHOHxoLfSetmMXWAtVKZp/QnK4Zvy22G7jpTd3Lt7cKaXZcqUQlslB3QA/LRjQ
3DOaRJ9iR6+8cGsCNRiGyjSA/KbY5LnABAkcRsvc7jP724Kqv46JIC/Fp9YP7cCObBu5UvjV8pW9
aZNQ1aAEd/dOLciiUQCaPv+2nEDI9G56g+c6ppw56pw2yN8dDSwAlx4u0/5nl8slOyBDKVGisMoT
LM1wwiBwK8+chwVgpO18ZiQu7ILdlJ+imog6ukX7YEMlweOqJbPWMfNUVQqlFRk2qnJNvnHP1xZN
nLvTdaAOGWSVAzcjlSoH7xcb7RKNc4h6Wxyv8VmUG8QOidxfDgZ6tF3VBjfC13kym7OlCkx+MWIQ
S9lkAGPwZNXU/BKIJuxxL9wBk7VWcpzXybZK9+oRQyU7axnVy5Cbl5IMoWyCX48AFtJLuqu6d3Dg
ChHMFHjWsnaSQbx5C+pZTGxZu7RPq3+Q/i99BWdYbBKLGMtgN90fhH/xxFCQ+ISCBL7kg1NCnAdn
EyOj8y01NRXs+oPAjYJBhHx1ur3MIioLp9wBmOaUwZSkyVx6TbZI0JqYKYb6y6zjSUIdOcZVKn6S
uT0BRgdAt5SG5WuNWsIoDm20jXwyAMqF6QvDHc+rszfsycqFC6NnQjZW66JwfBBT8Lx2+g3x9vZN
2GaPO3Atzabb0mCaXt6nvKce6u+35tl+dWk5c/LR8vHcUGdYrh6PRwmwCMUwiA2fq8QF+OwDMqcV
AlKbcs1OTKg2EqUPCCfKte/mjMS6i6iwnWsFgcseE+v0U3TDs7AgHzqiJsTPicbgacc5eXbHUug8
Eq0p9q2Y+q2x1OdAT8G5eN/KpZiIShI/R7bLX8CS1AI7cIfcdVQY6qS7k4yNupl5mVsvnDsXteR5
sw6mgV8bFsDWp76A6AS2rqNZ+8FEvozfkHgC6JRZv5d3zQq5mKZ81ptJ6uA4NrlpMinayUY10AmK
UbV5bVGz1Pa2gKWLW9+9nt2Pfxkb3RcLR/i93kQImVmoGa7B3UvOozfAZ04hdSSoLo69D+YWJCoV
XLECIlGMwJXBHnKhKu0nXWiuY2iMe38a0iEQELstoxPVimeCxdDjYm54KGw1kDnP24OkZdUxVjj4
AWih1lgDWTjDbm3oCB/4RpEkM9erkJMrNJyt6KSMcjZdp3qiB9AS5bIPR/guM/n7rGROJNgqFE/e
ZK6VPj1ZyGsVhRaUyPsbv02f3hWoABwHgrNSFsZLeQYT7Pf7v12gC4x/ZPFzYlqr+4iuAqs6KB5z
JYZhZmqt3NSB0zLk0qZJOrlowsLltLtWh7d+H3DHKqfWSmmQR0jTmmPbq0plVcHuxyI+fjbDfz76
xKNy9ILgi/h3ICjxWj9jNqNitY9RP1m4lYauJUqfnBa1BCbgWsLa/g8OVJH4CptWd/OI6qzhqiSO
nZqpRl/AZVW2wZ7ISgkYFzcVhvPy2VRJ3wR0YedL2Gddi+aMrYFuYzqVXzgUCNlWcI7hI8YSjqOB
/ApPnEuYHZq3iHY6ULhJEwBQP6/5u296aLnHrTTCu159auHKwWmFdJ62m3p36F2F9kezUZ9Ae+wq
A/8bC9Yg8JfJ6eBT7tjYIyBWFnFufuCZUhGQqGZmnGTIYytIIS8sx1m8o+Y2IqTWJda9WlqoiiaM
BIz6kwFRfgUTZuQ9LnsHRt6/cYNWwyKY012H8nyFO51nNZYNI3xy6tGw7z1B7QycjXdG1B3+hd49
jQZOHvBxJZYPqKf7g1OuliRgOnZlwbzBxX6oMnM7jofJEBhwEmAnYXfyMfdK7gM+gHM3tnP/2u6X
creQLVYRwUuC58HVg8HVbo1GDxWV/bRR95SyYQfXUa5KyQs64TrGP7OEPtJzU3n0ejsmXlx/3l7t
aMfrVEzV1G3Lm8nKGyIxU/i3pNR0vhicXrZLNSgBdmMlDx8p9zug3Zx93WwQXW8rNyC++IDvD+yw
7gem2iXWYzw8BHxOVzwACaDwEJCP+oTallmorDd214bUqY/36vfIHPRNen+TJpcl6YA88uLvjrAj
nKei4eloJgbfgbCeCZPVAcNwwzB5sXRP2nNcX/L4+9BIkguPqXysjv7v/cUsZCRrzohFW7vMFbPp
knRcMloQvbRXsyRo22LMF1N9SMmV7U+BILDP/ldFhPF8gBshXnao6Pu0fGDMxg85HCQOyONrUb6X
GN6sPk3YYhc35tksItHejdSnUAzTMfaRFYwKTt/xWjw2jy5zG0VckeBGwlBlTOCRMOEh6ISFz5pK
ZnI/4ZGV7OnS17JSJb6wf2g+2vIv+BmAfIjKTdqM2Z86G2Asi4vtSag0eD5Kt3uJcYgU2eo2nNgM
sTmPGaQciqC10i3UTCvN1vU+jN6sF/gdmovAWpYxgR73xdn/pUayNy1ErAGdN2JHf64SpBhRUzaJ
IDrxpmggyjdVU7y2EdG9prdUCP9vXMBEEG5XnZm1ZulaXfmyLiUYGmPI+RZFr2TrqMwGVGJ1e8fq
aW9TDJHAIRhVqgXrHrVNTvX5X02fcCYMttNFDJdIbYINptRbqEncvD3a6UJQSozOjlxYNkG/nrRu
ZM6taiJx2J1jEBKZz2ma3zjHnLd3xoxBpkhJfzXJ5v/5tVJfAqJrWGaRXZrNmNR1tnj14uG4l8BR
EPAjVD3eOp61rDZAe1mAjjwGDLx6hzDZK0bWvVV1n00y6H9YH3U0PmYQOJ46DXYyEuMpRoJ8eP+n
QUFpczQYHWrc2qat5nsGW/FpfVk4fUg/xePuAZBvVkujuuW585xHhnfBPHevqv1R5S/80P1oZnH3
ZOvXlikZV+51PXf4Hx/QQ+PqG92nPpN/MosftvOoKSQG2I+7nrBCHer+pLZcRU5K1VyfOkLUPsOc
zcw+yQgS1+QmDsJr5sN2og+d8gFJlmiPXWFIx1eclrax8xeyru3mzIaD6Wo6bIN5ats3HdlHa8Vt
Z53JPgoGzNorUbAzZejPwCww4bteG5ofyGI3+n80KQRPz5yjrbrF+CcV5nckfZZmTVvm/LKxZTq8
wTAb9BwOY6q4uUbdJCHBpuhpmbeuSadJ9EhH7nxzCPKQEqPncMsQ6aJZP46PDOzY/37UgMotfaN9
UYRz/JZUtqqsR/6VSTiz4N8+itJ6sGnqXBO9Pi6oH7oDpDJeKtsD+JU05cBwl+reP8C4aUJf3jBw
fGh+csHjLwtz/ErNlJhVP8CdzdSDsMzvmqS0CljNDC9EvPZlTCB8FPjepRdk/iUuydY1b/hpX8de
8Bs2UwUtJJu/X8hZtL+p97Zgzeia5fMF5rzd3NK2M+FKWyV/S7P2dsJr8a8/egJ09kMeg77apD1g
Rlo507kInrsh8xYfFjx5fEPukUKU8exZ2AS1Pfzra4/2zGdcCSOq57VN0E466t/qpFTOcvq/yerv
iYqvk0cS7XtuZG4ZEjAdw7OYDHmHfbQofj5Pvhrl4Ll1LqTr5exrwSosR7VFnKv4YRoLRHk3xspv
nNdCGmUneInZYglyG41t9++88nbFM+dR88mODzp2v9smaLDQwZfk50DOEbjrYhssJXiixTsl63OE
2INrlY7EKG9W96aQ0AvOxIBsA8vm+d0nt61vh3JBYGUe1ZPo4UZx4EjziyZjsDsilE7VSHeCY/Fm
xzhcHD9K8uHR49b9MIgmnMwq434o3SfXSHJ47TrqrEZKEABOtvduQHB2h4Pi2tp5FUVP7ouhSjMh
Sap/m0YN0wyTPnHMXapValxlVLMKZUZpqdpqibbbCllRYGTnd0Lc6EreSxuwDTCoH/ITrXOu9fbt
GxgfxlPGZaUohwlNJ910X2V2sv1BC3I/1gB3S/z13la11wcFexkJij3sBto2R5zVuKyG+2ZctTzN
XmAOr7f9XFihszinzr23n7Fk3f/ulpf0Ut5jBBUag/VCbEaKnd2aQGOVFl3YcZhHwNUnNRDn+jQa
kuNzA0VPqwzOvCepPI+HrsbzMKAoiyUzdi0rAOJWWUK/ugJNAz+p05DYToeLTX73Tkq1bSc3n+Qb
4T5nMYTzy9hBBNpvCcgeSoNPQMZHz/Waj17YPJ4Q3NkEl26PT2GZyusAX0Rr/8bSh3LLI72QGJHn
MfESI3l5WhQaB2YRwZko8oze70sN0HSpcSYGhL8TkvfKLXGeTcMevS6YLYLO2CADENVTvxJpkFaw
RJdWgkrP5LmXD1Dir95SEH8SR9Bn6gCWECID1jccyuVxqLJsvtZMKHs5eQXifTTCPNSH9BDEkD5S
WQbtwYu+Jn9fYYtwSXJX8yhLKnBe3M1JUXChBa8HjxkHHdu9buf392HT4MhjAvmQXDSj4LwYbUYj
RsLYkbnk47Vpmj+du+n+KarIoFeYu/tGZemaIIJD+bZh34zednBeeYiRbpVv3PVMVt0cjhcyJKHv
pih7+94OMhQCF7yj67ZLPhwzhhHuTUXJVcu68uHzrqWALDptBRYVrPkXcArnNM1KXLNdiJasf3Io
Fk4rBIeGrzNhEOvwIiq6cy736L4JL7BM1d2txPM+rMIALy7bZhczUb25fUI/cdUwI9PQtki+SYM/
/UXComjfbSOmpev3tVWfkjSPlTnnv1SgXdw8Gz/x2YfBF7C9waoyoNSQk3s5nhDMrOtJZvuQrbGd
V72Xs+K+15N+DpRJLyGknUE2wV7Ts4YzuiN6arOSpEnrmECoZ5IuQ9eUwjsGsiMzcGpad+qLSrLP
aS1K9Yo6CsL5QpdqmVMGsSWybBdzlLZ8Vjeucsb4KTn1CrrDfVpEM90DbVSMOadTIcEj9UV+1I8V
AuRB/VgiPzuAu3FsqS1LOyHxpU9OHOjIAAoCKuJC2tQc8Bh8k7zGm/0DNXOslEbSl1ep83sYGUTB
UrYR0uERhUNnDFu2ltWFQyVs4jxb05g69n7ILAgP1v8ptihceqj6uCaQGGpj6QDawFGCLP+bgWIN
XHNzT6tcZfoXJtQ7e6KutAIJNcUMf/CnkoiKVor3WVtmqoTNP1TxsOn4PXchSGe4TrQr54ZB97JR
sEyCjKbzO4cYGxVa0cIY66kro56pdfxusc+SE3mjmWTOZ1S+z6/tCFceQwoNg8I9JCPR+g6EkOf+
e7qt9aORQJ5jlI8ZgwmiWydU032ca/SXd8w/aAVBiG+Y8j3t0i4QaOLUNbSPRUoNlqWJQqH4FmMm
vODdyBMZXzZXcVqp9lpR0cJqL7kLRM/FRANC+lodd20EeGjV1lzhJt4B/GNSSSQmE5UE2yKWw/Ig
kZvDy7diwwgvvoHUlA98SDQZbOXbm06DP1GUvrJuHCybI3CCYPAlTEJfbfL/n41sod6nzWjh4Rt4
Zn5P+i9hASpB/YDcW/ayUjRLwYNI2mMVEUlfm1ZdAoZDJRlhTm0AJI4VXE/9mrKFnAggw5AaF31h
AlAwSSlP/A//hPY8lUKDHh90uiCMuT/yq/q1UqZSXYCj2Mu4LFe+DTN9dB2nibdLAWjN73ekOMAT
T1gudL3Jk0vKUaGkq2CPpu5XM9MxfYdrEAbwcBHkNqJwRqt5WAyOZK2b6Kzbhf4RBNCSYicNAcP3
WZX+jHFxy0pI5h8CPMhxPMECUsRxiWzzLins9j9pqa+6PfwyE9ZGd1img+TPNedbmnM+Rox5R+D6
3ic7iBtaGSPpUMRs+ys+f9uCfL4gxrRMjrUdEPvB6grCOQIspMaNdfsBEDsn2y45TT4ZdShh8sik
UccD9lrs6wY4Q+ynSygDt/Q8BQpdLMuGSOyTWTe8U+cWeU1pzaNH6rbvl9Du/w731bpi6bzUyy45
IoeJYl7pVBKsTLd6F5SeZ7+gHAFz5SjcJd8eBkBQSe6sZ/j5eQOoe8Rf1YsTodmOgLzhrEXwrj+p
GsevLzfN0BRrUVV8A7Yw9mouVGm9XGTaZnXg3iTV+J4q7GoqocYaiFP5AfQ6xtFHw4IRKsTL3l5x
Fay6y1XSDSoSTq+J+41Gs2DuOzj8TS5u5ff4xOm0NN8OEafp4UWLM7hySlaNYTmGg9cmhfhEvdnv
hpbzAjNPG7SwLRE/LLWnyU+BKuKJ7dSbaRNfujDaU0QRjby8zMkKsMRgn00WOaB0BsBm/3xrru3g
YBIysIXLOTjBFOPxQmx7H8e2dyPDeOHWbD2xa4r5Wb0H4VtvUuwp60TZCgRXM3Yq389KYPUTzabb
Tv9B42FkdZ+RLQTRJr3RYuRYOH2wgCfrorMkv98i5CyrE1DUYy06LwQVXyuK9B4/AD/hWOc5zGPY
nz4Oc22XaL0DhGFaLdrTvUQ5t+DPAWy4nICB5GB+NvnDAbkyygj8G3Em9JM7COTgZEn3MqCCfSzD
C+1DsJ8LqbnceV9RWwGKLMPRnr7+NX3niRvr5Wwz7UDk7dBkIa+jFPh2VSxXLpBk3oFpN0+gTjqw
RM11NH5vFoXDxMP6oAM8bpxQexbIvfp1xILAmiBbQooKvOdx5ixR6e93H9h42hU+iEbs9t6sYzZx
dWPnvF0Gx0iSFASY9NrR+pV+1zREHqNgbAHPzjzZBQ+pM8L4LpblRls/9kKuUx1HPyDqxzqe+KbE
hogEdLMegaw43fLjlO32xdrBcKAeIapx6D4jm0bj12R0yzwDHGeR+agBr5ggNoZA9FT8aOq3AXqS
9G8vULoLdt4MhdvX7I8bmf4JMO9shbNORoqoV+RE66vclfu4N5fPQhhzPkoAG0InvfTnBYSCd149
Ej9Ws7Ckv6IYm2Q10f1+GW/kuFyS5z/1BdA/0lDwPjQVKTuaiBY5lvyX2dkNqwk9nC+GPLr/1Ioi
RJ7M3Usd0IiLsK6b0zbVKeO/T6d9NNxiGprjVPDVDKrKKul67O8UFL0vQU5Qh14EqYk/xiBtvhOl
6pxwVj4Yemr3ayRBoV5EOjfe8bdlJ2eu9PAxjiH/GStpIaLdGMy9IF/Nl3JtOel6P+G8efihlLFR
9m1iVSint42bWJej2FqIzEXBBBpersjMNPL0EhEY9mrnPmOSWKDGyTd/Q+sF3TfdgfdS3I9FsnIy
+ZH0VuE4YNrQBUGcTKBIdbDzVVtSQmVJbEDZyIcTjaMWh4h5tCl9SNodTD8h50Ui0mdGc49aENmH
f6VYB/ZcLw9cAabuXqVLYis+947zGium1BnCoeqlPeWiUBqKmIm6sT7eri30BvSn2vmEdkhrKMdV
vTJSLO+/iZf1qkFf/2xKXQe5+boRcaIv2s8DvF9NpoKA3r2W/fuyV2C8GNX/qxl3o4mg9J548uG+
HVFEOl83ErA/EQVSIc1AL8GOlppvblJ4YsrokDq342AkRFwMZsGFeXskRv7BbBnsrnl+bLbxBP2b
yPvMZs25hjWCgrF7WD+wBziZzgF/zc/wNaJ8KyylT70yQWP0lNv1vUXdEm0y1ttmYt05dI+T5tVA
ph3eeIL7jQ9r+XhFFZx17fu5tX4MG6WDYvZcOglD5s4V6+4HfOuM7xOWhwY71W0IG66n5fmKdUBj
K7qDXdqEQRjxD9RXV1K1N3LfxtxaPOom7rIfN68StS/KyvRJ0KogGH8TYlJGLZLmfTs7N0lYHk7O
xiu1LBdWkpNQNWS5ByQHPYWFeCYd/HJ+Ai+kCP3xqSahep7x/s4fJ2CJ2fDzNUyy0lEnrc1FvOmp
r5SFnOhIpApcqB9hkQIHN5PN9Ol8ZgrxiUDZxBNVA2JeVCwlUEGyyiTxDnihaITuFI6A0e6Irq05
wAk/yWDL3QVOZmgPE0B2ek4pq/2shbRuJqUS7IY4BifFSWtT3Nc/CnnuYARVPHbaJfwWHwkpgR7E
7UEjVDkc/9fnZ7G35yV0DaPrtnCof4DXJlJWJWp2H5LTXQsmg9crCQKjzCDBLnnnw55ZKhjFIg9W
Eq5YTq2lcAptOM6rx8FXoADY1Aa8WrYMkvFkWX4Q8C88lxRrR0Kb8ztWSR7aO/NRMYnEYGTLOfkr
BsSnkAXUze2H+7m9u7YByhkdXnF1J0sgM0pHBO1dyb+TwXIUdckPfdeRiDGsEoBkSwI0WvxBNNOi
rEPH97veQ/1Hxzrekpk0m9U5UxtboTikU0QJzP0OOeJNhHRD1fheGyQaWLxWyZ1zb2HVoi+bsyMJ
4oacheim0rs/gH0jt4SSPro6b16bHn+fA4h8psR6oGp2JJUZaI5aCsJOMqzmyw9mVHjY9IFpMgW7
HuWiESYCM/8mtGBZizKHlPbx6FAPJd/iHM/FiFTENbVuMbG9H4Xkad1JfGBf4xF2S7YKkAnqEPF5
dZP9lFDXXZ4nxkirwtAZ2SagdZcqSFUM1pgumTwCWCgpSvk+MvRXDQaHGuEXGCjXJsMGFN3L7DE8
63lg4gfXL3VCHMsECGsUw8EhD8kN82G+x+HPcP8hRX3VM0UwYctvH1gb08EhgE3iPbHRc+CWzBWd
m0KC1nbOF1GsqepHTn129yJRyVJ0I5IcFXTGszZeYIIH2j2OG2K2Mg3o1mVS8O6ZgLr5VXXFxpcu
Jk8e/1wMTHw0u3AW/aKZZ9xj/f4PYyqaqmI6vPKuwcg0YRJaP9vAOf0+4Dqhho2XC6H0T2L/vEeI
rs18n/1pMu6KTfV2MDz8u/H2yXG11weTeBa59nPDH06bIGYv6vQZafz2LllzE1foDVAlBCI+XYRp
f4OxchTaNXESIET1RmWpfz6VgpPogLAtDFIHyglP1KXFoZd9RzpjFsv4aGqxdGdXxBZFPEU3lH1m
wQx9b6VLlJEZXVKc5511DU8BkF2c0XilxuESELEeyrixhadvlQMHw/aRSudksbchYtFzbiRncQzV
9oqlB23yMwz24yiJwEZ3B09Ivh7cdfI2oeedyPr+ApWkt6Kf+haorLhERI0UJK+3qwJCAmFyZ9nv
zELV8pS5rN5fUGpFdRuSP2DqLewKNnEvwhQbu0vbzCGisT4z2CVVDDSQMCW6MhAG7LcbRVBWoO9g
mF+PRWqHMooq0Wfxexs/OeQKfmLpDWwOYH9mIDPvg+wPlOrgWaSL0WcUcZE41BVjFIAWEAfA3bQf
LU6lTkAYJ1r3a5NfSlt2adwmljrIaCJEn44IG778NlUZh035+pdMA6CmdgBXkf1qZuKTaexmyKBr
l1YqFiJsQcPu8pMkTJ7fUNb+oo2ErnOZaBf3slJ4ejrfXL/n5UJFaag2LEqeoMagMiFrOu+S2DQr
zbrewAIpb0/TOUbeu/sp+unaHUDMB0uMJqc1HmrewqDkm372wDo6a+jzvcaJaxn8s0mdlZjj+9Vz
W6c68aVV8b2aW5cTbVy2eQ8+5VDuN5NUOI1I9J3CVhG24v1GSskKXsAMTUWREAl//OjfNv3ABznc
R7Zp2s1tc/0HdFudbxJhQYk9BqJUQiKYSegKS633L3DEFMdkgD8CyHnnWx7glczOhkz92hZEsv86
oOJoRK7xTkr01M7PgK9X80zGrG/pblWbKx3nzOubjbtvx54nHBndTTJ5lCG8TkpeRLVHDAKBSvB4
qXdY2UVSggJS7JYW6qvsZfusET58/OJZdsuZUHDZMNf2MWAWlAGkNUWVhORDY6nQYtoO6lgHkeEk
aImQMoITeU7ZQ4wRRJByl63z/gaWOf6ia8VUB6v5RfTnxEGiiRVUrGhyA5CQ96Y4JZAJjfU4/0o2
jgkpp1fx7A6oiaV1HpQsICyPlqm1Feo5gw9WXM8LiKEZVONuWT6N2vl7vrskZluEsi5k+m0S9345
2OcrLaMMQFGu7W4FNkGYD9shZovNshCt91gs6wN9UMyrouP9y1a2pkk1DP+IeK9n6JhpC4wcvfRX
Zo/j23Z4EERZuQsp2VWVPT95cDFsmbglHwck38Df9R3DjbwkMREkJv/yAIRZekM90PdR7hKtucuH
07pIKLYULtdekBBuJ1TAKTKsMsTOfMJy4TIvWivYI1WEVs2GCS52dP7ii4v5DNwDw0tOsgU7V0t6
4lECsWnrejijyQDKNpZZMl4CsSBuwLE3blQHDkC00+V1nQtJOWl4aCTIv07ebsHK95OGOIF9+z1k
VXfp3jy83/PjdxPXmKsmxaNVGYdzDr/mf2hi+OFxGRenSYo2oLx3ngT4ArGumVb46amdwLOoXJOG
s8J/7HJ1j+TMHnWLRpvIXgIYeOSH9qTkr5zFDvmtR6HsqTnePX4ZfDiukIWmXDclEK9Qy70EcgDm
7HxzmURVbNOlQlSuPRWiBV9VPUFTxFEibpLU4Po+nYbehLIpEu3HucuouJOwE3I/nc+osFAX2+cU
dud4N5VYwLm98q92ZsQvtZ2dXnJLyoZvlNI1D6xExz7QT3PswYewsGoh0EsChoFlgaaxb0Ny3oOV
852ajVkCbZWTWKwB0chpDJtyrnXM3Zw9HjcZY6qROsFVTGp/6nlwvMb4VTWRXCJDB3UoJvaQuwLU
/uMDPil8jVagaKAP6nXCDcwMEGuQUzA9txVkT15lhkbvouqzjVorS6N/3dbCy/NXqefqj1mgRICm
xayR1vIz43E/d2OL1O74VGichVZWmOgKmG/5q35PteQOz8FCZr0EJHUe7VkDFYfHphE4YID8xKhq
ghTHeSjpYsbmXD6q1KrWM8jMqHdyhK3hfX5FjqfdLQr91O880hsIkhI+k7x63txi3cfR1EVg7qIb
2H5TuZvI5Au/qAkRtJxUNLJBaOMUtjrJGlq/fFgJUDiUtw98DcfCZOT2wRVqQ7/SvXbLgsof4flf
fgRf71SLkE7KP/XorFTJboIcBnT0rIiBmHd4xSZNTwFCfNjAJJyr74D81VwnrDfoFn5MZdhKmvZK
wFHD7+61e+QfRxXToe0qJPkvOZiWcDxdN9z2Y0ZpKwxkCGJaPQgd7qIwbdKgJh4iuK8HBT9brN/h
h/I7E2Jo129Yn8KqS2ooIu7O7zVV8bB/OMr/8GTcdifljLMScMmY3txdbWkPZRI5KkN/gHwkI1Lt
ojqFJcT60lOZwvHPgQa/a4+vDbWUSxbbETl8G7DJKWvGKEGRR3mU8DBMWjL18YHSvTPqxsnqDKRj
9t8pA0BFe7XDDgi3+oNvgTzTdWE5L/qrJMzxhXVTA65qwJAUSXF3vqH1shaCTijPbuxZxhODI9yr
ohwxvLrSjIgO7ZB4PjZUCw14P2Nj/2pmDuH57YX74yWk29ciDq4aZgKbkveVRqruF55opgs9ZbUw
ZT6z93mpM8LXVMWtLfVDcdSrQmpDkoiuQvhSVsMsEWof0Ew7Z6lwcqeKSa3j+/ifQqUYHej23sCr
kZ8V0TGaOqdtLxjybuiFBuMEP3pWpHsQg8rDta9487Z2u5uhU9uPBS9ZnYLEdQ3QA8tneHSLXy4S
CfZrhTECslZC/xFo+eDXuTqww8iJoQcyIObqgPW/yxWc6phUMczg+vyhNWjHk5nG6a3nZMW2fY2O
mtbd1NzVclM2hDNxdr6d2eRzvBDodckOSKw738xh5T5CsPyDS60n5fxkYAoYi305RGbFnJnrnjBU
JfzZ/0XEEcHths/HbiR+3009HqHWqmKgwJKvzlv6Ugceuus5lA9BqSeGmnzjRJnttOp4eG5FgCUb
kbAkYKUWD5RIsrqI6L5kvYVtmfr5uJ3r5bb7lcU5s8dqTYJV18R9Qc6K7PTJf3JTY63iwDIwooI+
HstfOl5s8/QHrkOekdBTU7AweyaJmmyR8++JcsCIrCCZiLl+bq6O/W1v3W3S2FZslM4a6geFVEd1
YS9myGOtXn8K7XOg1peZVkTcS3vUjtQAsbjNxJ7RAjnXF2hrjh43npURkVkUZqYX52vicVrIU6u0
sfYYiRSyKQb2yC9Jci9AfwHFcdscy/jYEgsxmD15J5buOdpfhw80p3KKS/zFOv37xEDd8kh+Z9GB
8CpCkLYL8b/7tI0sN3MgF5bOK5Yf/nfjwPnlNE+k3wkTfb9GxqTbuw5qWjSmQbUQI/4EwScNIDKf
C66tkFYDWHmDlRTR3rMBK5LvRf0lEUX13W2UgBr1Q/BSWY7WYEXhHzYd2Ma632VBpI8T5/pdk1/I
+BJ+zyRiQ+Cup5VA3WqcYXxRn9ykAk0ATMFo+MlPzxl9tpPRJfJPrWNNLouNB+Sw6b7kga74qAgN
+Ev46V75pFvVrAyt6MQ0N59Cjrn2TNeR4II8Q4SGAvF3DgdNawPD2+WTDQTCBmFk7hHF1/5L1lyE
QqD+Ip3f0w7zhoTJp29LfrU2N0Y4XdMr3Bn602CPZNg6WymFIePLDvIiZ5CTXU2hQFK2HjSwnMOc
cSUDe/3+iagcb/wsfFHIGA10j8SYDyo4fy1IW8WLWyM30XLMkc6gQpbOu8ZB7Ufxw9ff6rBmiC5W
AaF1wbgp2v1GT0W/jHpu3/lyKmSgXLQQ5MFQk7eX2JPu7UFWpw+NTbP5m4kgYQLI0fMUGwT/9QK3
Bh7hgyNL1sOFzYMdo5ZL8OxVqY0iocEJfsOWqiow8pz5Th6mJZBwIprryDpRodJdzWnLQcjorN3r
RcpHHTpJcIBKKafW8JBIwiccnyc64hJasdOONdavBMNE6M6srdwYlTA6o6S5KW5/QDSgBRLwBZck
UB2nUHZbHw/DbO3bGheWx+z7zKrjAlvrTSQU4+BkhaSHcHl2A+EdhMpwXOqM1LMuXL90Hpxa2FzN
5INPv+Mn2K23u/3+TalMpEUyTBHKfi2azQkE7sHGsubw1EwTCqYV+14utwNvvEyoJFZuLnSOVBgU
/TpWIU+2scn5ReBtnH4/QXOXw77n9TqXMOxYHCndzKagq9ReQQn5PqW113nANEaCy0w0dtUpyh6K
XhJirmw3rdgd6VrwFWnLfssdGqSrAPrIVzdQt4MzX/UhRhHLn+yYclKSsBwEMcAw/NBUKbHByF16
XYtUbIZdlyMHAPONQjjlU73WiHUAvQ4Kom1TUcAxBHsxI88zpCGrNusMatF3Y5mLxPMZawJNu1TZ
B63xWmsyS1Hk4XnP5yo+9+KYh1akAYdT7PrsbO9vk08G3YAqJ2cVoLk5PsN4iCSLkClJFOgWuh6e
0oX1RNq0J4gx0MW79DyCXOCqhRBNep19ntkvawQCgklEGOl++zhJxrJTy74mZSD96T8evh+IQilA
DvL9oYYMTufrJv9fOPOUJ7vRWRJYEKHtrrdkRk9pw3Ok+2jnuVWbNKKKJJGPJGU29rybHWuzzcuZ
hpwqp2PB9DSQpnVNJJ5MtujiTQmt8cfVjxW0Oo0Tp7geyNz0efoKcWst0GKGMtXkigriPROzSMnc
fh77XBOBnQpNUKiuYVIj7+gfGdpPmaCQpfh1pY3qxsFFJKzdkzBM4vfjNT55sooTtdCkxErwI0qh
IAnLhNZvxdetsti1zKRwqqxC4Kku3u7oE1MIHH01vof97AZiFaGRWDWcsuB+K/CVnrjF0bHGEDSI
kgKRNnjc9uaE6Tuqs1Lh3o8jjIF2CMYesIBjau3szCjj+tz53Q9UVF3Aq/BJgX+HwOlsxAgGYgVv
qqBbDrsrPNVQFbXTtZZmb5tLi/Qcr0iGnwWdSJTIAVGtOn6s+g2bK+mRXuDKwt12V2qtxlV7uJtc
4BCUxHSsYzkVF5Tu/XT6YA3lgQqCD2cmPTdGkUPBkqDxpznS3o2BdVVHcp+4w6c89fTieCZs1SgV
ND294Cl5L58ZJS2ATecH1kiati1h9fFpc0DP+huTUo1NOynXQVQq1yajCPhqxswnnhw1pFOAh07+
CZC5mTFcAuQ6xnG6fhxAFkiFDS1n3t9+IsdTsdnVm75f5K1jhAK/gIguM+DmqKfuJnmD1dHqOTKz
fdEkTEJcSlEmWl6bVAB6zVgXYho0NaCdvaoOl2Jmh2hM65hd0o6p7bp0ffWB7uNsKvsJdEpOJ1k9
aHY/oCXnas+d2bT2AL7MxN40yXfWdwJ8a4DQK/Dio8SSk4cZBZUk1/SmeOBavZbZ4Ynubd/OIDox
Qk1CgyYddW0H+xbEt14h3S+ETlwrIxEXixOPtzpqvc5CNXsBTDtmNPOtoqa+qiSXUo40SsZzz+VS
gBUVmKd8PTAahBKp3r2zusE3yjQBkEfavv+typ21rokwVLxyaBX1FyIAUU6/YpYpHfmwrdtn2sjx
AYK06LUuhID3r7YRmR8iFtl0SPL+Yx7twMl8QNdmpuJbBIDo2BHdatNxGQdSQwhboZANa+PiyvTJ
tFGoAGZgDBqmHENEV/XmixTFWLSmxdkk6THPNOockzYVzkTx3IylaVE4hr53DAXxxNV6xSx4Y3Op
VpU/+eLCn+3yWl0S1f0RvoxNppmSSYTPvL3k74j1RyZAA440k2Daml0sVBmZz++yScpwn9UaMHP4
wkGqoI3E/2cphZHrFnXVzQ8ok8bWXGQLgVw0uR7tM2nRA7a0lRjXr+uY3heyCe3g9lM+UupEY/Fu
2mxaEFhTaUmSF3u73gO/TX1HJaC1DxrJF0IlGh/eQR/6mGeXPA3/tFtqbTnqZujeQwFkdeeHndYQ
EYwohiIYZWQy04IUb6Dah7kUc/MI1HggbdJpsB+Ix2yzWhuYPyZWqCuUDfMOWxkpSe28AbxMiFeA
yp+68+QoC2LB/s7skq1JakfsPkEllKQeqAOHLSytpa5rPn5LJM8ndfFQevyeDukanBt2rOhD3UyT
a5tl4JHg4ykD+jbegcoFjaDagas+DBZf+fn+Q2gM5guL+uNGfjDYrABCv1hCNUqcPdADwaDYWVH3
Cy/yOeGZYLZvP80b2TjCywJT5T5huKmtOXVlodZwq40+JI8Jl1o4iT7FNfTJZD9Vmm9n3OyApo2T
Mbq5NiVgucqU9XX/zKiB+NrIgurshE4eLDFOwfQ5AeJrLk3XBNlnKHuYpc2/pD631H9eH0EJ/qmG
BA2xM0uwtvEcS+n6XHY1UbTLRNkSENA/hBi7361zmuGmtr5VY84XzNDesFSD3KZhTqnepWzpBCxa
zmfimDXo60oubxxOUyLOfD7ySLq2+yHw4Zce2Oyhjs2NaVLV75ummSuk+7qiTUSC4bsJn+RZsNuw
GDPjHRM6H6oC0TVtivA0U3NV/cQ1byHgqvTHOmoZ46AknACy+A02Q5DPup1OKem4mwDdg/baDwch
dV1TeV20C/FZIUSKID2cLDmuiGaqYromjiSSMBKDwtUG2IBvAe3/4a97ofZQ7eQa7EA7dG5NvHnG
BDDVWL3LedosapgDQGMb9esPHQD7PyTBBFyP96qxCAvnIE/VwovDpyWbpk5X0Jvsi9yDdp10EboZ
V0PiyS8FclIsk9pzygUuRopdMLbFOdkswVrpRUDUhe0v6eN/oHvol0NrzlO986bHKoD+Tax2lz+A
cbuhN5WeEKaOAU8Fief0rr+TMTOHIvoBoxU7Rs1fl3fICHJgyZLCd8sghx8Io4Hc2pF4mhHbwyI0
53FBLGd+OQ5mZtFwfZVr+O2RRfZXLjiTrz/8ECohSO9Aq3IwqSRkhzJmZlY7gaZtomdJ3Hg1B4Cg
cwoKDcNQcx1FaGLoYrbns6kt2tGCq3M2poJ/UM/6kMRm4PRZFw7p0OseQ8H2AG7a14omyA0uJBv1
oav8NuX5FlCbZ3g9SpfB7mfcigSH4kqA3GTRXaojTs/DJkSqUAgTXRBm3AP0JwEv4EIaCLw0JuHw
VcSpgH4OTXMfmlYE4l3JFhXsr4A4bFDQYp2i0tK5Hu22NIXg274Hk9OpqpxiqBizlbz4FcFuIP1h
x/+qMyYv80GZFHrbjLBB+WDlvE+3NukLdvfLFDRoWO8XTzJlyuPoZHl2nqUl+dgFCpnC/QaijgS6
ZUVYm2SZnYvoZiAX5+kejQfhRAGlhLrQo7FV6IV/au2F8fBMuOlQtjwu8qRcS2lTIp6YTjcrJpPH
C2WA/eFPQnHONwYNKTRkHw4VMnyxuvGKBB/Rvf+Jo/vJBoa/6sV3eGzJr3gh5ti4M3SsjSfLKHMh
MfEU7HidMj4urracdmA7l/cDuxxiBpCQb8aBurrPDImT5zkgQcdBKD8qbzJbiYiGbMwPDqBVbRyH
ZHs8vxKQ5VlL8PCFr6C8WHLB2qDGPvnof7Y7rcdapf1NG3bRa0TtbYY/Zikm2y5ekRmakhqwclxF
D55STqSELxopGES5za1sz62ar9+ACK9yX9tTJ+bd6+1LkDguOJzfpwZ18VgxEbDSKRlr5aT1J3Ei
635QvaZKTegZ0K1hFgMCec2Hq2C4bIixn8SZqYRleOWD5mRjDMRxnRC3NTuzhRC0F6BfIVjIgONx
4oHwH/KItMArFI5j8kUBMsHc5EGO6i7qini6V3Y+xpeUVNvAVu0fSh21QLQ70LuQS9rssMCNUPXY
cHOVZjJSOf9+gNWyBw9FBRAksPXnvyjWmzaKsJW998/3jZF6lgpwVfhXMtY1v4FnQ9Gy/gU0VU2Y
OEuVVhzOVoFUz4kxbTfLIEAXjXXkRhYe/uBF9TrA85rRUhTfzl1NyaAemVPjAVs6ss6uNB/PqC8k
5VSkUpnF69ipfNqoAbEqcEbXKvoefhjV177n6qJD5FxsA8XVd8O9rZFt8gMSce/UQmTBsNk3YLvp
3w9EA/dC1mlR6mhHwH/CHRCYZzp+QN39oSZP5dejjCo/BKLEl4+ptZEKSSfEYh0+lSahY/TkPecq
ggVAsgispiuloF2sJOYrAFMTNHwL25YA3dwSGvFtoFEQiH56hU1h41IwEfbo4IS6Kie3wIuOJ8Qn
lnmB5VE6esVeQNOrabez0531sL2vc7YY7DwsZduFqg3/ZVl+aYLKncaE19zn3d/dtRcaWIQvKsKM
uWVBsH5NyQ91oFw0suZz8i9eAQGsd4Pv6ahgfElxwnMHiLtFlw7+xPX8gtJ80fh2dEalnJnB3uke
+inaif1lLifLq5WzgbbO8CTFLwMDLKXuKMyrqORH0+WlOBt8wEfUinTObH8PoiDH3Jb14UYsdgFh
xVqimbGZ8GYX9kTfSrLFzZ3oTNVOEwEey4XZGJ+0eSLd8/b5j+jS6eg4w92eteRovjYiWHoOuvPS
kkAQzG/xHN4Trrd6TDXR3anuAwZYp4iAhSBX+ELCrMvetbwa9qw9me3qlCH8K2NLIYTKbPlr/Lmy
D2aiKh/by0tWZrB/BcPfTvEpU4/AUK6KqyZqH4dQ5c6bOjWVkUcRZnXUMpVDv+IrlKP0Wu4clbt5
xJTJ9l7H6B3p+XT/PRhLumkfso/auPiseYKXFR8bdkc9Mu2K3gMUBxFtb7TURwtWaMHnyD61a02g
CSYo9DOYXNETe3LxFerq20pe8A1ojHCoqbKLaoqox022wIvHnn11+6LnzQippqgARwtLCU3GyGKX
O7TblAlvOYMcWmFxvAJjrHwQ1v0UykuR30v0s+borNM9HSWVpCxRMzi5EkbkwjcTmrNTMlCoM40u
8CG3/U4ehEa/Lins3c/Xi1l4wrkMVPnFpwA4qPwFOO/rFLKq4FDEdW3vpZ4algQLyCgYAP5DiWzv
0psMYubDDHdK+2f0Do/VJUHLhY+ZI8tDIIGXGaNH+mkfwW+qfBJtQQxltphVAvPtTStytGRl1R9j
Ay0JqvUdZ+BuDuPzvAqLIjhQnf3JBybtn59cDX3jyHeEaap3ob1eeRHnsFcpEMyscx2bFGA7XWW2
JBBXoV9oT1sN6B6IYv7BdvW33riA+nddoWiAQ8R7nnomGNjRWb12HZTILpdG9P5YMeTlEUVaeD7g
JvFw0Q2nR0SuMoPvzKDZfBs4TB9cpSpRQa0K3TGsnVFltHN+R0eX6i1kfv2ONWGzut6uhemrZP+E
XUSDzY3w56FjggYIHBe0j670TOXyfo93GnEXLKfnNut5rxmAz03fO/UFZv+2lIUjCG57Yr654JGM
aJ/CJAQOGLzUkxwvDV9maEf72LhebqJBhUifUo7Rl35/k4ubHk4vkT3K6NSifnCv8oXvtq7MMigu
hSJ537m1gBwBbpmJTqWvv1+B0NAE0y8pfa5+dxEhS4vA8GLN4h1sGNR+BT3VWTS7cDpl/V5qfDf3
qngNUdmfk3kjs7ySXYAEIvEAl6gxuvbgpaRWwZkb7ssJReAGsjLb1f2o5f6wRQFDJeyUmreIr4Pd
YyfpK4qmQ2K+mIl/yVTFcD40C5nsZLj4glfoGIfG2mGIy98H+h6LydBsfOBmMK9sD0LI7HCp6iCN
pdSLGJKGfn8GBw6ysihq38T9k4LvNJlkWv3GrjJ0/yu4YQJOzIKCAX69oos6xEjXBYEKOyuLaNim
eghBtNAezeDoDmOu/QhG7oZ+wn5yTfD+mcLIGjPVAfVnygHB9TO/ETXpCwGPuWdhf8PXF5bXgGSU
zjej7wuCPh4p3ZDySUWyw4Ohn6pU0wfA0JWuuV6TSZjEDH5qWU5YzybGTBoYRVQzkg8DokD/qKAu
usIHXU8K/wUTG8zDkq5MhoZMiTjA1JPTkqCoaPg+DmuCL2i2YrQBzsJAsGYfYIksGugRciI0Z870
oSVRWJmXm1OmQyMmx0BLP9C6mdDjw13Eqrw/crUoscEyWPJ3R54SUhsa47x0Vlk4NJXFZp6AXJaU
2AagnHW6LOAtHTjmOLhw2JWj98P1NvZ3v4xrM2D8ixe4wzibc1mtdixZ3pmVI+B4IByBo1IkJVgY
sSg5DTWdZbbaXDqnremKqJpUgBAtKQxUUabytkkEfrpkwkMWNFEswqHafrWD2xd627AlCVA8xRsW
nD0ri0rmseaCSJU1eSRlfnB0y6hiq0htvPPQfYN/XPgjwolWcfSwepTFaP/3rTJcLAB6E/w3CDhD
vM1t9oT8TzF6g/vz312gRcu+orqcdhwmhCYlt7Lj/e1ELhXg2xpDONurRXmUC4EIJl0MUArQeo9y
1fEndBam0P4V7BV/POVaE6MxR4jnL371rEbomCVvk1C1nJGkqeyJQ91aFINKhK+IhJKK2LtK5Fzy
EQNQRLKGaNTixw43oohigwxYBWcIy16TD1LaziilARevdl29OjhDVFH9Ur1MmbgV8Ddn0QHvuF4/
gTUkUT5JetHvXEpirb/m6cJFMN7buRSg68fYYA/NVSCxJ1C9k+1Xd9Pd13TseuRIu2X1/hkzAJ4D
hypXWalNx3lf/07QSM5zKXGaFWS7MkP/6iP6oC/5wXZs4979ROmzcfMLaxkUZT0WAhgVEEVxWAFO
bv6jHtXi0mxLBH3rrYV6vztqLgHudaaneC9dZr6bm7gMU3Ew3ZZuTCGsomON5qSRFRjegz0YaAXt
7jiOBY7NzS6d7zQaM363cL12np6p4h9U5ZzRvuL6xqYRBtaFPiwAKYn6uuY9Jv6kFGEvoTDic8ez
R1FQB+Je/pDj9sG5TuM7AFAgXtrfnS2QQV6ObpSoJxtlwOhip3Pibt8kMU5Y2bhCavtn/xVmnXyo
iYmUy/Sc5/ElYtadTPXUdKxDxZfDLEIHnQJBqiBMFo+45RIXhNUBwWP3sDGatCe/ODw5Nvsb7WCV
JkRU3LawjcQN5lAWWHeEoZ3628cVQMsf3ULx6zp2R1svIR6bI5CZeEGPE7Mm+UJcC9E3h+5L+UFL
aVl1/M6J5FNJQTAxi2RzrXwFA4CoZkKtkcj+b3zqxEfPWEeFtVli2VDdEJnk3B+5r7Y1ThnwbW6W
8dWq856MxCfGf4oSCTxQLcthH4ACjdOhhLZsl3fsRAOcINrr5Chu9erbmolT/435ujr+2FJzn6Yh
QJdskVirc3kUl1DzWOHCU+slj2Z0V1tlz+16ydcmkX7khtetIfK5ZSulsr6UoQzQxmSRw0y+Xumx
wK3VCTsnNfu2YIEbe9qFyMfD8MlNxVgVQJ/gfJ78EtOtgFMZp3Ht1adFwlv7PnqFYXGp6R+trQdR
b1AdnIJBXxj6dbXcgChS1li2fqQSx5NP2JI6I8VBqh9HHMYD0npz4/p6zm669Zf4lyJIdz4+ajxb
M/rsINJbbLNiyt3DjKDe9/1+cXKuNaP2mU2udHovzGqBpW0ltEUEPv0WRfhQqrkEWmJjAPJQugtG
hx5PFzz3QaNQU2Hwm7oNUs8X2HqoSIcCGoLfe4RUtXjkc5pyqUtgT1J5bSkiz+imCdgiiZwxkGQX
bl9/hIOFQLVGFrvMDQnqceCiJz9gCkpKq70U9rw7DsbbHCx6dTeCwQKPrFNXHbOxvg3u+k1XpW/6
ds+QBJSJjxcDEiFN8YAwzcEeC412Ghghrgq89kkLocsVNBL+ZUk5GvQwv1SqzFg8b7gucpOfGXCf
tsiARaj/F4nB+tgksPYlM9eRhUSpWFbX2auu4LHdn7LYbRXexd05sD2j5rRk8mpz6YVSOQ0WTS/4
LWmoTGqL/OzlwCpcGptfmGu8E1gbKkkl7a/E4G2422omRP8ZYpusyqHHddFHgttiw74gesH8rdTZ
n9pHudQRm9MfbiGisZqYviJe1mzbECLjeoEa19bdxzs1Ir/ck+t+X8er+6eSCy6XSwCLmSkiQ0Qi
VS0OOcStCyt7z8DqkzykMUbL1QWZuygJM88/weXgdI4DgOUNzryb1y1Fn52mRHYd+j3qP1mtNJT6
TXcpYCOJz3r7SpWATHn7COld0+A7lTEahoUakywCuLmF+RQtqoJuS3ypqEePxSBl2IGQhxeQPVjo
1v42AfslEur2ee6rVN2/5Vix3WdUn48NJuD9NP0+8tSUZWRhQwVJeb0xONWzQn0x4mSwm/1A5W6I
STB/6mb5vo3PzO/crRAYxlqjpu3kM1o4FVOAcYO+9YZTc8rb6C22boxLVZg0sZtt+T+jttblYE9K
kH2QHGD8nRBy6VjmTjcZZ43XIBYtl8txIKaklsMYY0kHZN65esRRFf8DoFzl1ZX66LnrBnIM8SQJ
r7uW1O+ZG6D7N36AfWxLa608b+m0Rj6VSxRqzbXggovYTn2LFE455zB4BTqaDVMWOiZBzmPpfeTd
67b7PjHMcDUXGkjh0RyuhBwjHFjr6noL5FeSu9YfpFljAxuKMo3SRKsej+rok8+oPRkY7LUnBBx3
ejR6mQ6b3iICncYxtRM9WUNaD362Aty/Lyfvmk/mRvs6d1+JVN3ysfpw+l0wKfI822oR+An5oPIE
Q0ehsXrf4FwZXl1sWLF1SuKfHQKZ1yuj4COC0QQc2cZ0awlkczkxT3keyfcWDyHAu5OH5Oj2mK+8
tXnL11BvUkJDlXScqxrVx+V9cvbWcR2kmRxK8td6zUIrvhByzq0nzxFfbjjkF95u2PZbzfZI/6d9
SlGJcNPtlSSgGphWQARxxlzl1HdvJc6x8hREWK67c0AZe5w1buDrJsJo6BepThoxN97JB8YFpD9n
tGHDZunCQbiFAEghhzpez5Yj6+3hPJoug6NqvXCpHF+7SFK1fxeJWPrnGtLmpusdESRqOxMvoUpl
reBPaGKjDjsXnqIsnrcgPLG8V8cxbP3I5eEnHbo8GN7rRzfElHSnXU8pY9dmEgZ4Uq9SV1MBXWGY
oTnnZ0apkQ2F2J0WNIedSw4TdyrkLfT19e2iJS7E9BDa/MPhHhGmuT2iMug1flQvaUEUt4UHZJ4A
pipQK+E89CHlziFStZvzu+17VKg+zmNBy4aflhM38zP84R2lR61c1MpW6AjgBpq411f/gAlyBl8r
uHAGv0hBb6i8NAmm3ei4pFW1+fLuCoq41xaXsoVbSw3wh4MX2lAykSM2syrbN6lfX7dfxTVcUJ0L
dSpAgoApmtUzNa96fbZSOvj2LD3n64Jk3beaz/Pqner4mTda5G8yHnBFkgfVbSH01nCVHs5md9v+
W3B2PF4ayC/WCuH422iSj9cmfkSGrfEsB7yJXEH5xSvINUCiz4S8kX/dBmaDA9OP52WhAb6Tsv/z
QHr5xbf4hBZ6NQX0yU3w3iF60cTi3O8/LDCrXws/9JVA6WUxilkE0xKupjBW2RiWT9gWmsCPq8gJ
9Q5P/iQ8XpbW8X8d+7vWZyKo+DoN7q6yRI2fz1tf3/KTlA7Z+GoXEopNmoUE8UCIoMvvUvUP/AMx
dYMVDawdQm0FvcYa4lrj2Imvzfm+X8diwmfufdDhm+EdMzew0zoBtQK3JcmaR6HSnDTunk4K7L9y
uXl9F2DD27K3QSXkRrxoUqFwMH1z0iur+IC+S8lLJotpi9+YKOusPPNlCNIaL8PCFGqOvA5zjRuI
xReqh0cwPQJQhCypd8l7dAlFn1cIRZ6KiKlLhVkuHsGsLHEtBzGjrJOsratBBIm2IoxDbaX/43O8
iZZw4ASVFsRwFkCA4YKllVixsFNUV2CORxvG65hGEeRGcRSKTdl23wAWvpVGNfrmW5h7HvWAFg1b
+tY2PJxT0+FrxB0ODrTSrCNcT08PrYiBytInbyPDQ9L8DAiANga5NtOs2FpIriw8PsOIgWS1zr0T
dtaE+620qNeK+Pq/QW3mYXY57JUKycGOdth708OCXFT37MbzNgkhEyefZG+N6+G35uBl0ZQAJFEX
npTP8UjNiY0xCjyA5MFH7IWkURQoBw3leGs5tlpFR0hs+/ZWsnZ0tZO8WsAaGEbMUz4D+qQ4Ejlo
e1UGsT4VUEuPnm5aOvi+cuA522Zm+Nwf9la3AvF3LbJhOxyZXF7vrBkIBPAgxcJ4izZJ/ygvCLfq
tXFHOvMcIu8GBvDK4lxqxNWCOrDKtgNzILK5au3Fq4d/u7n9FqT2heKLTzo8cD9S5unePwOpLER0
JKPKMB+3CxmF15IuRSSCIQkUVqjlf3aSD8s+lLaX1bgcY+pXYytIGfhRPNwuaZNOYZ++oBobzUSu
sdbbMAy+3njJra+PoSdkGDUkqqzlR03qdr/TkFv5aZQc5iSJtFsTASVYyzDkts37IUIpGcJQqa9F
VkRm6hwgQOfbaCUXcmIrW4kDvUfqpFXz5sF8QLHKEUkL9BGxiOelBM3yko7+non1DNo+t6AEsAHi
vzTVc5Ipd/M7dnWP1NVTWsv1UJ4sTlA7BoEm6EuZ6QKq9LaWI8ZxxsimRs7dfh4T2Y+Sq+yByPsX
EYY4d909Q6bAGJ05CR5z1sk243NK6zMU+f0XDSlQiMjq/UOMGtIMORx6pxZNZdjakYlSUyZLc9Ii
8VK+/WM5IfX1X6a/SPq7NGHWMA+xAFdVOi/MI7YW+GTqQDB0hP9fYj8Me2YJQ1+zoKk3Vb8wUr/f
xTNI7xSfur2BlQlyJFjUSqV1hktlyHGA2fOGruMphCc00WzCazNHiIPdDZ85EcIOmVJIF/ZmvcMh
W2C6T7uYn+9rxabmBvQjrruGW8BiUlf65KEjVb1fttANoaIEGlhhl6ljFQWcZckrZkGEUGVg3kTI
J83KjwfhFGc1R7xDNVRocgegEtMUUC3tgz9zLDQDZZmQclbgRwFALlERcKfefdeeLVrOZRrO6sCa
+BhmkvYeqsm8FLbfIrVNexJ4l8dSTZtSTJGwpoYK8Miyn1knXvYmvznsSMLAMGAd5ybcPhBXr1Yo
xGKwkAFli8cVFCC7S6QKmezpaVC2FhhRyqI/H1Mzic+EOg8IhKYKfkh723J86jLDbhhmSY+43e9+
Viq58+j8IctzYenlMhN2UzDe3Y9H/hBOeUCrzPyYsACKlnwlHItpk3p9/C9GaxhaDABnftkApePO
t0ED4wiU+Fjz41fb3VnE4mRTXVI+PapGes9eGSvQHFkXxzNSbTIkGc4SVL1FqwjUgVvsWhDVJTwY
BVM65Hdu07h5Q69Spg1cEJk7kl/VMhfKkQs8leh9JK+84vElWxVAOHXsSNCFPIHHFawhg5coQo6J
N0mqt7fjevYqDGrcA+3KBPC9ydIqVjzSdZ2HWPQ86ZjpTXAyy+jjcYRBqWESMOqKfxqGnXw1idU8
ZSfVdKyRJ/N+VirkA3GnI4na+x/fHxYdGTrrXXUji2QPObOVIFISy8n6xNid+efn4oZUoFQlo8yV
5MZT9Qhr4gslpX1EZzAMto+Zd51ks3ro6jD275YTSXmftMYdp0lfgozTgMyWmQMJOGFrH8gdyxH/
iuycgKLUHjnxjJ1hR6Uapil60B9/s0cQfyofoNdp6YH+wiE9Lk0jHyWYkD9jGCSbheFNoe1c8dYU
oh1ai6HIcWaPx727Fr71lvwXDB83VEn3l2dity+dYPg4e+QdKwtH0ixLiLi9Dv4PPzL+8J14xLX/
Iodh0HBWFyvY0KEPZ1TBjNy7o1VfBFsVqBXe9MmYmOqa/NpTJ/FJPQ94Vp9XdTRliH38PD9+qOVs
JZkeRXv+AE63s1lBvN4OFiFHlPShiTBA2BVsCF21YAz2U8uFos7mZatjDwgdACJSs491V0NXj5lW
5Q5mTgYx2bDFXjy6gf7NL656vmAov7DazaAuGDVWfg08l8NDeiAOzUfc1SkCQ9MQjQIx3sW3Ugar
9WU/GQx4DBCCl93yDXhQzVl+EbkNp/EggHv7tCw6kczYxgZ90ZfLrbLY6b0FW9wr8ECHSZljchBe
C5Hb3F2wi+i56/dH9nyTVyyk1+ekllETmZNqq9xzyr6THZomV832b7sUusBoUmyv/dC1BlXxCjo1
+SmlnV1rSfD/JmU9J5ODJVBFLGw58fw9IPqnj29VMTCsh+QZYEDStkyYmnExmYRVaTA6+OT/chfC
qpEgA+sshLlHU74ZES2c1i0TZD5ls7xwzhfQy8PXh/GdK211UvBHExgsLvzRSmAsce/QPRTvXu6f
+KTL84sRr/TD3WGHblESsI8l4RnOxe4JKLxyNTjzKX1VXS0hcWAAUsV+FLmIoam867U8OZ/e7YAC
tgqc8MOkX7iP14CktnkQF92D7LhyH+bgaX6/uLDVAUzarPghWC0Rowit3KavBUERpZR5ydtbJaFl
aTnpYS+SmKfK9Q+kJGeIRrAv5Qn6IBc9py4vPXnrxpOuY4ZfKHBXxdrmwY495RdA98upzZGBWz7Q
tmB0tzFvbW3yUSy06XZyL82me+y7SCQtAu756NjIwp4RAsPXz0v9JmSCGy/gkm/ZtB6e8WVT6BhD
kMS5GajMZQTNXvBzD7b1b0xe0/V+3JQwBG6N+lS5ruAkMCwNsXSBruiitEAcRY/ih8E4Z/joHFOH
9LjDdLSQ6WzLm1jrIRsX+01wNX2uMHznGVlsk+i74COiEaCOJaxbuIte/EjwIf+O9lbxFi+MErKb
t5xXZYHZ4Be81PovfqZ0S4s1AN/j0MrfJB/F7Ez1vxlaECFtAbeFK5m38brCzzD5iUV8AHstM2uE
7NeRl5+M3OS4p4rImbURXclzpvyf7eGtRcK7NFZaKNTTDnhJ/I29nN+wcKukJjhrWb+ajStOBfXU
zGOccgj1Eqd+zoqxm83OT50IXMOiaMpfCcjMGsfRYngkH2oATGSK85T6bRPAlM1HD2iS6c0qxr71
QvXcykZ/MBRM4dtb71eejBeF543w4KB3IwFtY1RNGlfB0FTmlm8wq1hcwSSfT4fD5CITwKJ83aPi
UjDE5hgRqzAVT+8Xy9lYCxreBMR1nVFf3gobo5+rE83MDV+rAmgXiJrYShNJEvO0ndbTgHowaE+L
pDJ+7ikQ9ne4+VINLTxhbqI7ew70U/F1medIpDPQXRFIlwnICAC9fs34TxQcHwIpNufh0ZS4qkWE
s4KdbF57ucYqnfEtXWvipXdaKd774696DZjNkfTjI4KtbydoB2uHntqpRTzwcS1eLg8sEQ2ARNaw
fFAczjBGgsEjIi3/CZOwoxvCLVULV+Dmg3N8a+OpLcyRE32JejFt6POEkkzxhGHO//Ovy9tRUVn4
XJgvDxXjTOc1IYn/N0qSSCDdNqdPSwKuMR8m6zniQq8y2QpdkzGHo7bPQJKnBRImQjYQe0Wcr0ZF
Fab2sEE9PXy+JuHzwKE/80bsTIg/2q4fj2NbacsWkAFZkKyFtr6iLVLO90smpBdLxOKxOvpdtkkP
O27CLuJ5GQtevNipNL7PVAYOMtCiWyv6aRVmbIgIIqog1nPyQPtNUqNOSp5CzXbXLKpXQlnVtX8l
YPNiN4pbys/ndqQt5c0oCFI/2UwQdmX4l6KC8LUW/Mmz0/hvUToshNID+C0uKMd0FuwgtG0uJtmB
lFTFDKbzb0CLABC0QvxL4yCP5KnHZjY01qduYKvUDrRSSiEWNSFvuiKpJB3gfRdN7mTwE5SYtHZI
AMGPLG8dh+8X5LmCQ6GFvynh6SdpLgyUqDBiG32Qk9hiaNNGz9K4CndFlTzlKqGmXfs9RLyFbqVL
tS3Lruc7QgtYuZRFOs1/Bux5FX2bGyzZAcvERh8TnJJKsMLjWWBx01nlRGJcPL/pmSsDzBlRek4Y
1e9AjVNFlmO3RwDtVNiT35bmuVtKJOy4JAUeY1rh3Yrj2+8t5ujTVsA8rG54yZ1LVHWz9cjxgJpo
Bs9yzAx3JcqsfIi3iVhzRpoftBe4CPg29hRUHgDU5+XXP9Smte+ljln3LR8cNgFgywdftfjbo524
567LT32bbhUZ7H085qlxh6lqSmg0ydsOmGtyoby/qxav2bBD1oU/XScxVtc4tb6CF2Ob+Lbmvch1
XysCO5lmtULPdteBgw6LEwC5HRx3nZIlAvMRYPCkE/xr2UOGKjhggrRfO+jZ8ZP/7LV7UxWVIe6B
iuOg/56tUjw3Z//LaKlky/WwqfMZO/z9rh8RuW3fLF0OCcDTSYWxEN36wyNatp9TeOV6VB4YaDka
Sq90NIFLD4akSVjiQ2bRK4AaQ49mEqj2lhhEspKGHa7A5d2bjD965MRtgZm296epVv3RKpBa7aku
boW9zfTQBmgrskiNvAH6ZLstWfKzjjx28iQSBzJUB64wBp3aHGUY6be5Sv5sL7hHhzxdjrNsNu/Y
1j3bPeXZ96lMrxu0BXtldf8KlfmZ59Tg5qJXNNQnfWTnGkl+3KMjmiJzDYP+7xBkB9uOfOWqQ0Md
STsD9NqgSGhhbIvbPG82lup4SpfqyjxnzG8T2SahEp32PUaSYlPjDLbOSvz+u0f9l9yZSzKWJhrf
R4DASPVi00wNLR0KyE0bP4MOUlUq2p8PXEZhhxKMiDU0ekgWQul3SdC8n/CgD1LixArngF5sXfiP
xWHxlesRyq1qmHkWKL/W20icWydkJNGH5k/S10TvPIK8fURtHiBQF8Zu01mZwRdaGGD5gsbshTgq
Xv3WeESdT1897nRY0rSISLG4YeyRlwKXCUMOHzJ4g4Eswt9novNzMa/UPLyJ8Taw8GoV9dQvKrc1
cj8VBnkkJLH9PhHMowyQeELH/cC+L867grnCjsg2y3ZGEepmTe83C2x6GW+GsooV0SI0hMEeOWFj
lsM7urjvXYw12N6eBtSH0VTXeot1lWpz7YkhUngRCinIuE/eslH5iRqoZcqu7gZHnKikPiBo2h8t
RVdRDf3+L4g/dkIHoOdWzosXCUQJg/88PjUb1Y9SUcU/bW08TeaCR5bjsc1zbb1J0iIr66JvFQV3
gZzUCKZYJ9V9iJh/vyleZpC9CmSPvGj+69Hqo/vP7k2K3XqPBI5qZitchbeeU4x2TU4ZiUAPZhlQ
47qsJwNWdIBExiY7XqrW2sR8RzPSGd4yoD6olrl/IkGV1d3SQ4/sCRpxRI1GcrwhQX1G3KdY3dti
OlEAIvLHMTMiZoaonktE6wIW+/GeGP3TgMRLr0fXjQQ3QJgtTNdlDmJrZLvg/l0wMPSs6ijcOMoD
oC2GcPjGU4s1/qzcIriwAEZ4Psi29bzsmIDDhVnq3nqGtlpkXZAxGz2RGxrVl4mPNu+ZmRAQjKe+
lRRqzVoiZQf1DzPOAg4oNMUmWrr5R72tW/XDJv1npMMWb8fasfjgevhjG1elSwQLsYEN6vB+owww
0zDGIlWK+jipqMnq9/epKKXnh7x2YOLw2WRavh87zvfPNVANIGdIC9QuY/mIn+3nF11feiRC++1X
pMiPdScCgTNnsmJGYEY5/QDd+WCeIUtSGqrtq1GR2OYPGm052YzyQiwJPQH2VA+Tnl49p7FfUIT2
iWrkTlGi4X/fSiDkNWKY1jWXZiMIdAtdNj7kgor42F4ITzbb0aGGpFId9AB9M/rDVY83A4oxr9Hx
Df+3aH4QeM8MPjausM5dIFudNbxC5bFQj9she3Zta2Mf4FrqCqw8scA88z9fglF3f1DU2SSmG9x9
0SwYNp9fAshq3XSZOagc6WaUlTChi74RlkIbBKSa5RlS4iAb3bOMNTxl58pE+iQG+zxHtsdxBkgI
KtHWjJ0gBOjle9XkTtoYTuyNJkcZ69qIe3ywmNTiYiUfaPX0GxFDzTvhc9vBCnmO9FGKgiTq/7bR
3MfQug7QNkI64mXRUNPUh/9fp0huzACeVAI1n6FKxm9Y5KMBu9WHELwwmVgK7E4HEW4psgttNN/q
tsX2MTdQnvd8KjgA/IIiGeuEWGLstsvF94G/DvJK/atEjWhZUXfp2WzRnwlLT0OeTtNAtVE/FArp
0lQbLMrcKFdJL2J0oybPTADZfWDsUEOQ21Jrp02q+907sZrpTh6GAWLeOEiCZTK2wesqzIdN4Znt
iI8h17//34CBYsjbsvR4c/AR1ep1MTzE9E6s1uw067rmxvKLu8+wI+JGx7LA0o39A7ebE8z0Zg5I
HleTcGao+irviHmVnCJ1yS4Y3OttPiicwsgLvJ6PM5WXkFH6+UqKGp9tJhk4v4aASvuJJk4L/4Sn
sKLpUvYnWhsyMxNZZLnkHN7wMMqAxFV2JuxnmJoU4dufpujfCYrGonQsc0nwDL3fQJ5ixfVrsg8H
dfkmJDqZG3bpmutEdVhRoGKHnwYDTmLQI6y+RYgnzKEKmZ1ae3p7f8EZe+haGxEReTMrtglugJoK
i9aZwXtmOw+83Blm9SB6TMeL2sgjjRxjF/riGDA/xGYXdWA9JqKd3xXqqEOkQSkLeuU8NztcNWWk
BV6oLnpfE4+MOO2l9VGRIZ3LR3bOY6AA2QescvAR3d6p0dy3nkrF1QbAVdfnmawm4fKbo0Zgesrp
zPlYLMEcv5b0YinyLQukFdDn3te8QbWmqQn0PzEL/KlToE4JfX9v/pycmfL4Mhar1GSQ2zARJQVc
iGqDxZuLpxkmtQ97K8j2v4KgsSDDg+sdqwCnrSCQlURpbxlg69mNLZShq3uMj7+J1zboQlVvdgAV
d1YNQA29QwVOlf4Ct+uDNFCy98S/t1pMpTPvqz4WoixR/Uuc9K1GIlw2fLHN4OpyArDeFDH8Wy4S
xJAE7jvlY4g9XZeFuE/g502XOXI3OzjvA5JBbVFKVMsnrDlD7yB1on3MEP8qg7fvm+MAxobiQcBO
Di5JXFJfokEQliVE+SnzmJ1IxTJYXy0DyJtkEvGq2BXuJJldeCLSv6bFwU8Dv+d9xcGasXLy1gz9
/GIBbw2lx8d28ZEAAuDBxyLvOeT8wEBMcGOMFq+tDJil3ztsE6jgYAKAQ4WL4I7rxnWyATYt0ONP
G+vlxAoG1FTIKcMAJHaQoE0MI5hNzlSlNhOSTE6VYkxrGFmpg4KbB7Uofn7tC0uYeySxSzlpcXyN
3yASeSSHCflm2TCV4e/n2qmSfZyqlrw+DU6hQnqeVQ+VPh0yGpuJuy3YRq6sIw2/7c5A0wPZBFEr
3mJ8De26wWtg/KZ/HjH/57da5DK+wiHRnuC4uXv8HIhhKCYgKu/DsLIXP3gkRVjHO2/NpsVLFjZ8
U47cGDRdb7uY/YSnoSAjYGQwWGuQ1V4hC2dD3sHIBCm6Ddnze7U0SHFmBQZSeZBEMe8flEsUanCe
muBd/b7i/pByCGY/8nPqqve4K46PmhSjFSmrjZxeEcpityw9NN4ri3hIVSraUcXL2c00JNJSBHkN
k/iuRlFcGuyffLNCOijoXQjhQaxatqii3LL/WY+R2hRZR888lmo+fViAcbbgsD3wS8MLXYVVsr11
/+Q9+SQHMunT+0xAp5PXYT8blv5w3lyBUfXjEaunMdD4wplvkwHD8HoXyjAss0Cyh+sOAAImi3CL
psfRwyjeMYmc+GVvci9lhrvd2AAe8sjdm3kvT9Ns2EcrBIoY6v/KplHenUzsfCSSqW+B69wRoc7U
RKqZqYpTml/V9XM1UNJikvJTTb/D23k5PeIe6HFAdFiD/7jNvcZ9TxN/FUcgxSGn9KsVT0AzqnoL
j56JwrKjOt2k1HEoCyWmpMtXOWCNI57XCzqelwjOAlO6BPDT2//jfOsjeykQRsc7Ca+WCLZIiRGF
EB7ypijRDdq03HiqitP9WOItL+obdclrPop1X+vfSrHp00yi9CKubkMRkNJ0Vnsn5V8mbRi7lsBt
IkYCHg7UEnabTcG0tn8u6KojDUJJEb2I3CZAMist0aHoliV/MjJWImIA7+y/ZKvD4gowsim5tqDR
l1DABIZ99Jf0rE0zMj60eCuDpDGNh1rpW32i7GSVU1dp6otkNYdz/hYkEhDyvaBLKIN9ERkc+m5M
1Pi3r36HWQtN6MCkGPoU3LLF7hG10HE8lQJu/IWfi1uXPZjoiDRLg9je5El5SWW9lrJR8GohHB42
pUkeno+c2CWE7XHx1BNZJMFF1R9UTU43MCcAb+epFAVf5iepM6J+u4+vBn/DnEqwydSxt4jUV9e2
yenLCFuu1U3bPm/4p5wAxVbj0xXjduHHIzC4D5qBwFZfl2Q9wkvnalNMkTn0MmO2VcPIOcS4KhXD
HZPz3rv9v2gRyLct32llLiZTEy6Z/EN1gy4q8Y89ynuAZfQvH03tbSVlZkeB3avjINcRP9OSUvTb
Nnptk9NZbZZaJGV4jtKOLYaMmmT2UtqJwwRaUvppRNGdLUGp0Pixsc/qR+cECntysQsFGLa3ZKfi
DTq4Lp1cV5nb0BAqFdNe5xblF81P1FdIat1i3nMcCxHPXOF25UVp7iYUIduxtS4Nklab28dgbfIu
C4t5/Aqe2eLr334Ws9nbVvLc+lYfQsQpmFrZXZd8aEoZ045ZQdHtMSv/ySwKt8jd+bc+Cegb4Yq6
RVqd5Q++IQjp3j3CIwZ5JVdEZ9XZBWMTQ/FFEczEE8jNw0XIq/fBJ6bloKCn/OK4sLApsZa84f2G
aaKSa13nePnOeR2QWDvIBs4AGJaR7X6oaVBnxH+DgCQ/dC1yBZI3NFDYV3tpMDJQ04hvi6LdLm8k
XtNiEuIRJJ9TFv1XgWSboh4Na0cTmee58kGhh0Ufvvah1uhNkFMd13p1qaFqfU3Xwqc7VUfYfZsG
ocqF9zZvwfv5lsnqz5Cc9IRHXPy1Ftrc0wL6ZxJZbKp47QDCBrHamtM1a5GW0wdsDmKRrwMqJt9K
OkQNpeb2KWYoTsqlecIqbGIQY1oKIKvvMK2fm8cl1jOZmpPa8rzKhBQ++EmLzlNIsW+Bd40RIdZH
6PSyTbPzvIfcDSYejKXcJ+KYY5O+K+vcFckusdY+msPjvt+cHFYlUdNw7DqccAs8yon3tFCBHJmd
+9vxknUC0ZAWTm2ZVew1VbbeMU8EEZv8tb5FUkjFxw/nMtnXLmxEYdG6zRzuyiF0laowWXYWT825
2vhLrLjrdUvNECif7h6eJ4QW5AZMyD9boSzvCL1LVWjC50Y2+FxJ9EL3Ub0BMq+n7/Tx9nw6nUCS
K/ez17353emgbiR6GIOCYMLn4K2W9IDSMVEK0ECFKNq4s5tiJ52XMaXoPse3wAGhH9W25zpzebdJ
/qNPYiFFenY7O02nJx0/h29IMTTuZwXdbNpca3TErTkzkuPnSkRa2Mc5YXISv6WTF+mr8SPml6zE
3ztvlrArahRy+nCCyTezSw11qdLV1Hczmz9RzEZVLWCxLvHA41nvQB3lDaJdtUsayEg/5dcAHcn9
LJdB2Jfqt4mMR5erBNEHo119+MsgPt9jj7JCAQ1nhTEGcFvL5oY3Jm1CF5ueYdg+a9Gix3qQksa8
eB01B1ieUEyTxLDy1xEgcWmt4HY7lrmSC0GmYieQ24S++kZQe/4J9nLS78WCC0XGKH+JMJPofpDo
BVaLFPXGQ7tZcx1SuLLBqicgasOW1++LAbTV0cKyMFsPE5uMf4QNNWQrdVgLAfVNqVlEqxmPRGTc
C26rzV7FVLm97cXjVPDZfNqW4BGa6f545CfGKr31sSZK3d5fjAFvpAyVC42F0fGK58FUQWMv/mx8
oNpiB43YrtcpL7q6kQCwCDvY9U+/kHgDAE8n/PyEYSc29aae4SOpI2rWZ1iIYtxYKBJfBshr41lT
qfn02wBAS8P3SNByaE8JA3OGB9fCT5nCuZfHqRfZ7WzB2wzukU8ES/hY/8vbhV+odRe+ykyhyj3Q
JZea0CY1NokIwz/SJ4AAhxpXf0Za1La/sQZI57yNFcCZ8Y4uCjuB7+Q4BuX00pK0/mZQ9jxqIflN
3CaabXWusJmawDhqM3UDV7czr3cZFG2LvlKgAjTkZzazfc/+5lHnNANrjypD9KJIMqXxsEpMpu4q
ax6Gf2mh94z5J4gOhFcTFK3rekyMa+3ULsQnkL6e/Nrnr/BZnS+7f3iM7nHwatJUmmLrZUMjV9ta
GJEWq0bSS49UwB5mWLcIo4MuKwwv1a7+OGId9TTEXkUFgUApM/CyzqMyxdzlw7jCzauygDX4V513
DmRIb/G8R3SY30t1CSt4eIS2OrKeesTKTkYRsIYTbZ24ONeh0V4+45r4ZMR/vaLLN72PG43ucQ4z
/phwvhwUrAn1kolvUsu6dHf4w/DzUnGmGg2WmDlOCCZ6D6XKt7vtcHLPn+loN8NQTFn1LbBIt6A0
vQI8HbFZAHXNP4LGpC3RMrNDMYUQjoeQfw6J0rPmJNXewl8rhVbxYT8DKKmbZJw2zzYmthDx25ug
xKVKvebXGRFfFIEpCibIHXfQ3hf34hay5Jk89sUXcxliSo46coKdYUktouycntyYx8L7Jcarm2qk
RnscZipqcUVWBfnGGyj5gbu1T8JyvM+HGl6oDA+e81mY397kLZM5Qodq22DsERvJLiSf/Z8lC8GT
rtWvh4o0T+0p0Q/vQgVcD21OFfk0EhKeEWdsYHE9tqf2TNh5Yd5f0BWVfq28u+6eXDMy+ifl27OU
bSJQOMp9Y6A/x3NHvo1hpkzb04otqOCzqaqbik21QMfkHQswTRJ0p3Y2OZkDXnytI/qCPr9F5YgT
PX8vLWxc0crUnsAihoFoCJnFhcw2FZB0HLuol5WvQyEQK83CcKvtXTvLEY6du/0iz6KoC1dPb4uU
DyNO8c+DdVl/ffc2GfN9vVsv1FzvgWPs1+er9sLp3caMqRDBQxMwdz1BnriiGHiSrrIgm7j0Zuqj
JLPQdqvRzlyyQpYXOlKoENDPypfXjPPopCCICZvkA5v/sDZT8XvjEdp9uAoYi6ePtJKiWaKsMqCw
pYjsS+K/eSz5JP5kB3epejmaICgRr0iFXC+c1lEaH43lqkky/Vmb8z2DWk9OFYe5UBw5B91MLvZQ
vwbgfKfRs4Q/FkvWjHmIVLwXY9/Zl+KW4t0Fed2/b/ZeLL2l+BKpH8aEUMShPaiQTLDAwkQYDP1Z
Mnqr6T1WMoL92wzKNDkNKyIvArVls3SrXj4v0GaJhSLHlQdbngjLvcnVMusYnsT4FVwgGb5qXDxB
2f/SsYqaGtp5V021xYiwI/mH6Ay07DlKPBFzHaAygmBi88YhPMeSbVF7/FtQ9SrnuyUQAvf6DStU
/1sFy0RH58zbdjwNlmHePgMyDPyQsXtlUj0jC9UU/RT1914dw8+ZBB1niaU91gflYRawGeBYvEKf
Pdd28AGY3sAdALSac+A3zRaEXsGJsBjd10SKoUNhjt5mxYx7exrIws+xezvSPdm4LWYZheqHmMIZ
TSAy7Ln66zcI/ID4AyftfUJ5cEuMH3lnZJmTKmT+OtX9Pf2curITzmK/CzjUgDclM9iwutooeg/u
7+NJKnsOzLQ3q8O9j5/cmjsWL/Ef7KDQDYNUu5RA9BYwSYfXl7zR3dw1Ijiw1pdRPFSsUQryEu3N
SFXlei0SHxcQ7GtqH114HRtN53Ky9MNLhgsNVUnOHBCY6xfa7nmXqbbDHguC4SR4LBCnFry7MMAu
ubFVew4IgMNx+CoN/jXFFmD6gYbGZYNAhUKLfeG4ePnmqaZQgPip+T9eJm2BplKOGzCEYf9OniBG
v25JG2bm5w+4ZTZGtZ79cspDYKwM/LQeHHII4dP5oH3jwZvjsdwCFgSOhfVS7ZDE10lA/+av0QCQ
G6xME+YaUDmxR/JE+9ZowG3dk/uEnV+LifhOBoyIgU/rZjB/yBNnOcsJFLy1Xmu9g6pM4eO25605
AO2FsxWKq3a5q7vVQ4MI68b9hdKT7dmc9DXH0mlOof2dnfVZUCfjfk1CsjPlmV5pxn1rId+OQJ/I
ZJYefeAxvUFd/Fw003vDiDATHK0PCPLaheNWpTy3UzcK1Ih/d9HcqW0rJAq2c9xj9Wb3KejOCo8W
oqKPC3neqyzQxQf391i7EmZdzR89UaE8Rj3tsGHgjURLpPBYOUUSQLJHRy2ZSFiRcBFvGORM0neN
ikygzJvfXIgPWj1EPTBYptwNwQy79QOGtVLz9nMXsVpRmffg9JVb9aCUKwQ92SGo/mz1BDz/Z3KU
fjukIk6gb65d3k5WxJeGa8UurgyARVRyzB6fFWPqunzrtUt+BNRPX3JTAOyDUfL44KYU7SUG+Gvo
oFJkGyO8PQQabPIUhl8PLnvd5mHO+MQJkejeaJ77hLwnu8ine7j2I+TySnrneZBplPNxkYDZd9Mv
TDeyj+pGHrBX2wp/GeFXeCPuy2ykZyG5lZu3hAfUtnAjqkVaME1JWjCBXJKRI6xcJHQPDTRXKLr1
HluklsKCJuXFlyeEsx8pOuFjCTJGYdjsfGUmJZvwCocpAFZzsaPtsXS8i5s0D7YCZ0+MHie3cfZI
Ca7gTyPqyCOiVCtSPoGArBxL9G8z/NjNjljXRV2L7pELzeFVd2sthcJ2ouaYj9Txy7kq/AD6tpmW
NgvMw43jGS9Bz8UagUy1VCH60KVWgqWWyd8i+VEhQu5ARpWuaq2UATbNsvdb+u30ysBbtBsgCGOt
lKyQs5uHgmr8onDg5bqXt2+GcjsnDFKhlPCh8bvfoyGk4vfNqsjH2FTY+0Pr1N9XAJIV5ugiYy8q
Wwskl0kScad/fSHmCrSm9Eh+Cs7PXT9uWGUHmeQEtTTeVyXq5xbsXz2eKdJs1mPEHn6V826Bm8Ck
f5yCyUjxbwRxx97WHEH/507HFsoFElL38fbyTphwOc/w8Z+s+424h2xBxTDiI2Q5rA/plDAkeLH7
CpjZhAieiav1QjPV5i2+Z0tmaMeGzGPdvIW1ZMpk79K++NO1lUB4NI6sxP28uYGOlT6b/Fw5KWO0
4lOJo7q94Bz0Y34HnOK6vBkSJOJWBheD4Rr2RndglhN8zMxnwxw1s4J0kl+a4iy9E6RUe8DLaMFK
6eBJvedoUp0m5TUmvvtq7veoSwJIRsGDH8+yUzaP3/AStjDWr8Y8WaJypxYAxdEQsfunRyn6q3Kw
i6c8x4KGS7rRK3FnWupTPiEQbzsDcJi2EoL7tug+hoIpRQrWAuJvMZjhB94py2EcBeVtJTZNkd8O
+Ni9lvz01kfHSSqLEiXpikJNqf0XwUDzIpjuYW1s187sMiRTrKAGb+qG1jXOidiz/+tny3etvEiP
kYDGsM5f6mkCe79i4CrzDD5EldegyJmwD5ArvrYuL0epO5f26+qqJJ6IX0+7EPpMPueF8cwSz1OP
p8H9Mq60kboAKp5ymtLFHpw9p/CnQNZBgotZUNA4Qiv6jMbUMs2vEthjiwP2CSqK2F9Ne1tzEhI8
tpOxW5R0b3WD1tXp9II0D8sfJ/8uOBn/Bcs4wpFh6o1esRYEKtXDlPl4RwOdJU0oMG2huClutQdk
Nv4hRWnxUIcrX9XpWhanGKMASZn8kx06TYdxVapxzq6eo4GzYXEhFB4PWjx+UCbwzKNAhCg8C+Q0
Q3EY2PLNf/MRr8/3DSiyE6DdJI+VZShk17oI5xnW76jJJTz61ucIbauJWHXzD2MlbAFkeQQQjQDr
c2snTx2oTlKe92o3G96/gArIxskSyQndQlW6FqIRw2dWutmU1KUCdBoflSKNz39pONzSWB/yHWEC
YrhR4+shqxmclUAZp1UarYQqwAbLN4dKhnpNtbZ6KMWvODqoOpcfBhspjzabSHfFvrvB9mpaStbr
BPXGIeBovFtR9K0hj1v+//IQfEKy99aVAi9OI4EJNmlhNCS+flQs51uXgoS40EilX9d93V4LFNl/
3pL0TSqEqiH7QMzzGErkQ8cOPXQhhP14Wsi7CBm66QIzX6Pw6spr6nks5qpIEnb5koOHHec9++tr
aq/Kso5RvXCflDHT68rPaBY5kHgwYEPSeUpBwZSCqQAOB6lF6ifKF3OQobBgzRpkX0LePCuiVjlw
ncAsIF2cMlFmDFPwHb0yNqFw2oUgXYEjC65ZfmzRCFhm7pOg17D9ESHSRV6nQGjko1BQ7zgYxLuc
ZR3/cEv8oAX0lHxhFM4hR3bgf9wfwLbB2x81NZW9oTJVDc5+ZzDTkmuuD6L0AWVfdF/JBfnMz0VL
000rzvMRSGxo1wWcWDpPAuHWqv8/wYAjFKVQ2LgSUPX7sk2n5h/EGbbNGN5eeZLbPZSfy7qD9vhn
nGJD+V/ALzywD26QFOXJJts1ndZVtA+/zUZjH0cFBHSAe37L+5DspeUOVWmWE+BdXsRREC59sPhF
EDYvKkdHilSehy1GskVGMNAdgpqPyBa8TGNeRZTFnEBv0TW+24W4ERHTgUB/YqtofLb4Yrg6kP76
gcaHcz0hPRzqS9lfVUGyZwnssvohbAK3zb1KVOO2wXbpK1drl6DBC4ZwNl5NapJhPmN6uatFewyV
orGEoUVA7YFciDUyvvn9WGtMijk4bKlgtynxpECKkKnaduVkJr++yrrKGgokKuYckfgjJ0dKocHP
waMWpzvTzcAtaIPE1F4ZJ+RRLXRkijPFDu5Ib3Jty+UbWETaZjnps838LTVwHiArAjrGc01bDkRO
b6ymMmlw9huondwrd6HtRxBMLIIDJp00gPu5I001xgBf9Ela/QeY6WKKTBds04IHkVsZKL/8LvBf
nkZffQpfLewMldBDawRxqGozkEqDw5AFp93YBkA1uDPWFFA3jhZmd+6Xd7RTnvfEYTdksq+RWDDr
Yud//USE2kW+i3aTga1TMBOjJOHEqEoMM0pBRKgO8qpnCIZ2F/1clNpafW3B31mKyFKVwGoPsiwQ
oPD+TA6qVmskGgQyIm8MPGS3ubyngY7lgtVY+FtH3ASAbPI99TKIRRDlus4yZ57iP/Pg1QPsVOZU
8yDklsssjCBkl0PN/Dk8XlCxQesu7l2+WBUPTKqD64itHUHIOA6mCPZfl7tyXFHXYeqOW7XGeDVm
lI4cMlIO6uU48BuMPl3K7eKdHdvSlZjHGHOK8Pf2zBm7qCfzwNPtYu7cMpM6jzJbznyUqj0kgdoL
OgdB80s0HCjtOxHfmbaDYWpIb0N9YsBi1hLTOs4zPLEORBuZ3QV5wn7TP0sGR5XSoihtmbOMkQLm
sqrLR5Jq3BhZkzshEr5A78tym9xDZbYPXweVrAMUOMZCYc7EQj7BVBWM+rjCtGXigi/ImWrABNXV
TEs2y4fhYc389EU4OatFuRbY1w8K5R/Q+FB0b6AgXGRJtT7UH6ER5YudytdeV+dcTsMjZ4riq5zO
OuSaWk1EvdphrU0e1/fY1RqQtJMsKv/pTJUPimm7rYIil8ecVclOILD9BUmo3Y8EtwwC17M/ufs4
xPPioBqvPOCMKR4ED9JJKLFqs4UqLTKJHT3ZxPVXhjkbfZl/QwGPmI7hSST8nssXKsYsPa/yNOq+
3AMyVFKAZOCrYRTrmOdxiCqLO04iIVtKrAebapII4oN6FIe+uU0ezi46eTG3qH4QRqek/OirRX+y
qCNm3WdiYMLB7gKPD1XYN7X5vvPlKgmoORbEgcqutwPJBbTRljkcv0o7QeDCtqGOBi80Xsc/rck5
60GNDyvsGTD4zTRxllMPA3HA7LaH3Ut8vEa6T59tyVHAD5BjuuxAh2wlONb3GeM9TMBJy3Ah3/h2
LSgQJHPtYJwVONR55P47D6qN+GsBTM7sSjiSHPW4mN38pqsIAzjXZ+QIqlWiTjiT/dKbLs21rwF7
cxpZXf5kv2Je1s5bxERG1nh1amdzoEWOjDCux5VsYc7VX/jl1HtbZtePPf8CLq3Cw18j7DIOP2mz
LE5sxlm83rXmDk19FPIX19ti6ts1USLMYgZGDhhbDw8XcaDnglXMmzf6jiEguxxcONSFiQTk/Fq6
EKyrcYGca5/A3GUdEGakN0ZGGH5pRpkGE6gSWYAB8xQORfZ4tLixqyrpWt4sqZlt6HS5ZpzyZ5ea
dM0MOQ4i4Mi/i3KEGqbPFhG4jaSJ+Tp606IYhYBGKyqzTXmCDqfQK7rBIJtRTY8+Al3xCQOwBX9k
Ru4jaex8SPzAhGtJLpiWSmYUJ+dQlgYKARydM0C+ey5Q/MUU/KJKD2rMoowx7g0925SARprS7WPV
b/P3+X9Z8lxxLEjKKuu4CXxh+PfMG1QpqhBE1b0OxHn4KKSksYZLeACbliNKn7lBsnfJLjuSUcGj
G26YZwAL1wgxXnkkVIPlwZNCWNCTP7Hc0v9uuRCNCJLPGTSQgGb0Wy9Sh4ojWUJU53sonyFcRkGV
rc7GReVgx0K/fHFWrDEm+ctVwY/Hb1t2W2oxcouLmDx3PVExuWeLHW+o+dP05+9oXrM0pRl1Wgft
NX5Up9SCSu1xiLCBrwQAeNURer+Aw0IGU6u76SEhwbSqB1vwCsxRas/So4BumwrPMtrsHPFV2+h+
Qf7WNfbohXqR+aycq9rZ07ViLOvXu8tP7YmjeY7jeILT3ja8L7gZDX4CPiKqE/Tu/TRFNE872j+n
LJNBADC93XU3D8MZB/B0JnWzXI01SOpVOoPtjeBnHFxErY9Y36eO1tfPxbQIFa2RTV7OrC0SxQFj
N4iwvmW829S8UndqJW3kZtL+3f3Lxmkf2/qA9wV5OZDJXss+kZWNLsjkSHYCYwSIU+hvN4lInpWw
7/9OGSiq5rZf0lJJKDfeYimtwjmuoyLvyXn06Y9m+ydimVpjN/3d54S080mWyYRzQTrwvAeCf9Uf
dO7XujxZ6EciDhfqiVFVdwi3u0XvQTaBy16MawmUIzj1yFQGkh+88QFmO2IBUtlhFd8065RC33As
BxxockhON81RbFIIKQaGqLfa3rEmY2u61LcvOXrFoNxTmj5B7VASUiCEdRo1yvGlMwcQjPqUZ7ZD
pLmgp30OGDRYnumgfxCwft5jLBRBph7fRBqPgJAaFnzggxlQgacBwyArq+bIJPXg+QoYKtigqRor
MGBd9kh6XVOQXxTcOGgsZyBDgI6eovEVdb+JE22YHZBKu7S5rBPC0wC2w2z5HSKrBM8xz268MPDG
7WEaa4VL7HucORd1etXZoX5kMjvJ4UZQfBqx++l0fggQZLJ5lpnu8h47tftVMEy4dNTp85EcZHLU
FndQNCtUPVmYHu+iIzxGB2KxCrRa/7gW964TIgXoov2Jkau1J4020x4AZqPPCw0mMYPXi7h8Tdju
NOFJ3ULXdhA0YBl74PpVsoCEeEAs/Tn5NIkH5RjQnSII81MMJDCHDWEv8xApXyyGQ5KniaCNG6N0
orupkKkDNO/GVqY0G2J1rzTMpNotl/XsOv77ufANOqx53+ZMqj7t0suA1pRmA9TfZO3pXLcPaC2b
EahPdbuNkX9J2fY2Ny3SoiXJ0Eq/VToZB1BD57GUG/SuOSuTPd3LiP6/ZKKBZIlKZTvDU3XTBLxi
bZFB4nBYPn+pI0fvVPhkx0vic8XzBggGaIFKYPWupspTqIWiVRr4iQzEtcqCurT34i2BN3h/rMZa
9JmhiPp4x/RgycWzXUfBVvWdHT84TnZS986Z7b9rDbaO74oG04iCZH9Ao5dQd4G2q6JZo+InTH78
7Rj2B47fsp5xzJTd4Zf5ioXg6CUBAduOP3xt4oywiMZkyQFoqg9Wiw1S1QrO19J/JSC+YVBh8+Te
wSdZFK5ffzgrdRgFAz2ZKZz3HtThlb0495dSaO8dFV5kaqOe1MRyZ7frQh16QHXQpmGXnlbeOKJf
AzJxHMy/urddrSRkfCp8LjpS6Y6hbuvB9i9Wbrqr6RD7S3p1I3YbHFcbIOoWvmZ+/dE2ha/+hAhJ
hHl2r3+jZiRtdtD+gulcptt+LhvQFG+5RTP0Aoe7xDLrIYji4n+hUqcyMf1Tuwv++mZlzo9f8eux
pJ8QGqAoaKsmGsr7fsgJymFW/2d/s8b9NzcZbb5ZeF10LdNExbaOBPJkIhJX3HBtRfVoQUYm7liL
J74zMDYmSTkzp7xyDEsm1Ga5H41swELnED6czgdf69fmV41CQFmVoO0kWdwOjuVGaW2lb+zaIe0t
RtduIw64fq/c1yMPj03lEM1IkTMpAaxyQxm/PJ/chwxktPK6oHbKjDKg92oOOUyJuGeLKsCUDETn
3pIHIL+lO0/zvuoOtaYm9NUqJ933EZApOfx+rJjKXvXlgNWnoX7rInHBp7jr/55YxFmLZlY+bxN/
4+MuKMMYuBp5rFhHzei52TXHmEr3YbLGR3Qj3EDO48rql84cHsiHaCJ8z/7aV2pNrGbBQT3Zfz08
NFi/9PPR9XOLTzQA1/W1uF2pmrrnBeiYg+Ex/fwut3ngXHtpb7NaM8z+FDQBW3ez5Rr3g18gMQ9c
i2CmGSFdJ66EK8ZDi0l4DkDqaevyV9K8kHNI28MJxC4SbaZO8bVfif/+OEXrDePtj8B75WK4vD59
P7YhaN6IjA/RmkoHuR0/W78xbkqxV9aMDUC23gMS3J+njkq12oQi5nLxyGDz8yxcBq+ugAjOdRDx
2R+NfQDBSOruNUXXuB3tNUukdsi7WGKdT5Ejso90aTbPDspmZ7LA4S/Icb7Lxqah3opcwBpiClXB
yH41R1sYuboTc04JbtCZuRl5BU8JBFG4ZQZ3g0B4seglziLk0s56SyP+69p03JXTalBlYk8xTuOb
pRdafICQGmZVs5oOTlWCV8TAj4m47Rb3uV17RzZ5cbSxg6fsQJLpJpZIzzCzwcNtTURYJK6/RZGC
PmjBoZxwYDAMuP2bvq+6Be6ERGEU1mxWRvPr67TFrHsRLF1CEGuR4kces4D4vi5BZacoLqtrY8Z9
llK4iCk6dveB3cj9Q80TMOiZ8O4VYppWHBqutjge2JjeqjHIHydVTDVr3ZzBxkuoNowUJNiVMlA3
L41vrML2CLuU1eo5CiIwjjbrnMTeOn+g8nk8C10XgGZfVLBqWGWCCGE3OIEVjO0tiEbVEXFyTyjJ
fINE7Sq7HaPzZL4bUXN/2mFzjnbG64vlDtXT+39sctUx0S4a6Rh3uAUjWJOZu5J+NTpfuZKV5hCP
z9i3ilxiCpgM9FK+cPllEXIvP18QM0Fc3hT55JgT5s+HOamloFNq9BzfzsnQFsE02fkZTSh7x09f
oVwpLE9eIL/8UdvobvceNx/cPNSUD7E9mSs5lfN6MC6/hWkAxQ+/HJJJCKPi+p56yHFyU/6Acy69
l/La88kZ2wzabIbUxBF2DGe7TET9VlyQ7jK0/ccso/Trgimqskvx3UHo+kzl0sqOe9KZjMNz9V3f
sw7Ns32h4sGK0KGEvN6fmgJP8sup0H2dV4DuVH0av9JaFw7ptZcrv05ytZCTyPmyDUch5UkLr1La
l27GHoYk0ek2Qo08PC5BllcBPFhtjTZM9EWrIvtGVWa2J6KkZ4smbHh66IUEs5Fo7zA7mVhxVJY1
p0YdLlmHxMs3AB5UuK8vWgV+DPykKG7L//GoTLvni+hefjN8cxYVYIm0A8Ds9octYKcR8g5u6JTN
1pxZagBFrnUKgshKm7/g5nXw9HG/Z2sGh9Of55OwBlXLQaUGliraIX6XEFwNabSMwQXi4C1Q0yW1
6d2PlpqIg2DjyjP8uzqyFk00QakQpnbJ/gC/geN2xzlzs+iiaUBAaaOzQTb8Lev4W/yhqBqfQuWa
kZKAUGaTGfTv8Cs4VyRoI5uX4W6zSYoDKyjQE7Xfb1lPPWUUddkKR0YaQ4TnD7H6uBS2WvjErMzj
CvMO0Oo3jM0ti5A3abysWuGh1v4uZCBTqw0Q6exxyZUSiSPlnIop4NLS+opJBKwMSfMKVqnjPzHj
nNGHvuMdQnng2KlJeks8r54JPKxak2znPehAwPKqhsBmAV61PoL3xP4LOVeQMA3xSlr6kNboEI2K
b6XGfmQ1MyKJRiHk62fIl5kGYPJV++YPkYqsjj3n/RppMvnzlbBVl5LGaZLAvMesDvYnG4zExT+3
I3jnqNpk3GrTGyF5OEQAleLXrTaJ46+ghBc6lr4hvKJdJqn4oSHApTGsFlhVJamLTDieacdr6izq
D/JfqZmPFz6vS7mzt4Ynfk5fC1oA5nFcJstn5ZTJQq7IWm52XewKsNiK00g4p2zffOgTsRCLjOTS
MdYWzcvXwypb4ElAHqkS5w4Cx/gS1ogSyK9g4e/Fyxc7cOTJieTcCfMlT1JObXBwOJBjGPKocYtX
YQsAh0Ubndx/5F3kshmsz49jsixPm1lwFL5zaE5f85tstdGTNG7DY+wZZcUveYDBU5uxY0CY7fMY
rE0SZBRwG1TbtB8bAtfLal2gKNxaUjdoAetbAktStFP1HSpBx0OprHQYL0eKdVpWDIMuolwqdfGH
/ufGQl3x314mOtvih56svPrK8ogUTay40N0aMfjB8/NQEK3IWc6XImSrwo1gPlG209qpCLMJrc8c
RpPWKGAf0RJS0XBPGVs8csNutFuGU9ofgVmFcMBtrraAqpxdTfWPP4kJuAVSCQWoXQmjNpHZPdA8
Tk1+SYDbVT5mNWTA9NCUk+CMFFRz+f5SD8kIgLSq4UBvLem+HgVUVPMLq1PZUBZp9toHFm/kh3h3
DhCCtUIzvj+9v1kS7S9K3bkRhUi2fRUak9nqKhwS5JQv7lPDlbAwKvpJe7Uwi0zGcTcHBYXFhvMF
IE64NSPvGaYTSsO/uCw/BsE0IFEGBtSfwLCiYtHby1eskoXkBbn9lH6QP/jvMa8029FPdGJjr52X
HQRePQ+W7/ktK3YRZTJAAYW/EahCz4XA3Z22bVNBDLrdSUgLElzoVnrGVRXcodwdt4TTRTpK7orf
/+OkR4CQOj7apFjV0MIaqf2hM3kkbOsOYcAwm2ysf+Irv0X/X3RCEpCNmtOVx/aVqpuBMEIeTioC
NKd2ybgBqjA8zWeFPBTtKtaG/+PLkwhE+O9H+lkxnkjuxTbTJXiJGiekauE1i19QpbxBZpKFmVol
F1edR/f3xkq2sgIOa5zDqUIaKg6qJGdG/Qo1jonjGH08x6rf3IRHpS/duzgwFG6/mz9nMWjR3+m1
NjLAY8UCsUzUl3fTFj82cSyBOd+372E4dT65VxpzmYwU+RxgVv8xEqtk7fYgorece+lHV6TCN5PF
bZOOgRqOTPqaFJyeq684qNrjWnKahyKefi3sIe+QZiSIm7CF2+3G/2KTbuqdQbctvVK5bcs+SsW/
wFo41EAibmYbk+f+YmmopSk7kPw+YH0OfgpXOux2trl4syYthiE00n860z3P7UrMhPewx169wqZB
nuooY5r9NA5GCw13JaBeOcKDaqgWmZrdzZ1w3rGT5VyzEGb2LnXCCtiV4zovTP3asndLSCqKbQiX
vtI6rYMsDuWt19JxyKAxJbWaL5RCEhCB6DMI8wEWXgdAyPwMwxrsYtNifmi3ZZJ7xLQ3TqYVcOKM
SDkff1itlWFFSWt05CXSMvjkexrF35XGV2nwvHejKnRXIkL/gjkZCLAH4tFPyHvq+tCqFJ7rq7yG
b010leiTei65YvxBelfnylNBfXPC0MWlsLOxx8pQ1gEaVCaMlHMOkTs3uMxEWPXnblB6kZeobJSc
mtzK9xEYLHQn5HVKuan3pj1NwSfVl0I70NUYwQwFB/Yh47rVD0wtUaGDiGojWllALQqMcM4gOOZC
g1dwwFl1Hcjo6BXXroGmdA6AMe9prvpnjKr90zuAiS3Meno6NXxYLwurcPmE2QYFaw79hjTB0mT3
9ERXs70NJdVt0/lRge+vtLx+r7VsqHqQtgVzfiR2eVprXi51ts0287UC+olY1UJ83/mIBkZXX89L
tPpoE8acmCP1HyZFgBuKY6/BdKjwcdTiYTUzvrOHi1Z8ZNLhkFAd0LUj/0E30Y/T6hwhJth8XHbP
7MwWkN+PDx3qWNdd8m4ZPT+T6wck5V6m1Hft3A5fk7tOCGVYXmpDtVoZLhiWYKzl9ldt2DJr59tX
DjIbobJjd8KFSiPzj42N+8lbm1hjw5oPtUl9T1TpF1mFY2zUkGcc1VknGhNel3YLllAsm2Qk+Tc4
oDxxuK+DZXAZAL23amvcXCXOwCAe/4BxlQ3f2lmETCAUSyN315t/bUGZYbP+t25PiKjdtpKKujDs
79XHgLOO0BGOcqbxNbPwSZxrnQtuITu9WkCLRH0TevVwGzx0Y9uO0VbK0fFMPfZrx8sCBNqAZ3yl
uQPwDkx06nZ1CbltmJ3c/BNjJEpCdfabw4CwUTjxXsORpLnyk59QIyCj6u3zhdvcVan8yCQ3Udno
C7wINN5ts+3ZDH7ewalahi2ClQ5cToaDlBRsvhGyNqduVCUPqEPOMUoGCjIKh7CExAiL87n31iL7
ngpr96JkMRx56Xe55cDFJudNQIaCwVwdUIv12YCqw0drhnP8KPjoJoPtk9zEY+ZDunBBOMpFo5OV
pSTv7u0vB+yqUj+ER1a/qkeSOPpZEv4kFO8mZREvLv+SIE8XZGW19iNZCRUqWEb4zgRi95vwdKaK
YovtFUxXbqC3buU0IxX1JgiBMf9NkeKm9ZSEv0fuwGeENKIMhRS8gPX07Pwq7cS7cloM4s9GZdbI
vqueye7zdQypGmPqjVuni2yYfra6WhTLWTOdXvRO+F6rkdkgSuihk8l0cmHxvrlt8U3I2ZqeALEG
qSF2FFVVOEmrWOnRSeWB8A8JNP3dTU1JgbB+O82WK+0g2hFVWreLFv9rHF7OHO6TlMPApGoOnRPX
Yn6Yjnxz3+MI/xlztVtCsxiwdEMdB8TqYnWaWvWXTiUyAngpci8LSXJV5MeiorilfcwLRJhr07UX
Yl8jLhJU7oXcrLrVkpiWJayRm2s3TR91Tjfa1a1Z3Xi6/dcRXC9jyPVgvvYzlIaEF1OfAXrC6Yr8
GuCWbAP2nFgpEaASQ00vXeWC+95thnYsBwFkTgo/eJUtq+tzj2f3J6zxUEsIDQfrYvtoTSCsHKkI
0DUVSN8q5vaHW3Sk74pyv1ISJPl5X5BuwdEO5U7hUsjh2xAr8HOZG5Aa1hc3tX+DoOt634DHrDQh
/FUEYQqFwdKm30dspqFjYjtpH8c88rzeJ8GbWz52Y0WbaBbAnR2WuOinyPJ7C03YRzI/awIrDWXd
I1Q9PMECmQopsbV7t8Tap7lISMn0K3O7wosW5GvPsLCkai1XRV3vTGaA726lZsuvpoJ/QKUF6bTn
0qgO9D90GhshHsDkBFZCYhhykeU8VDvuf8uVrW+mBPjZnczNqy2Ec1c3fwDouxuZkXuvWs4THP4Q
xysWSQW/mWCCARCGygdy/GcpkQgb65iU2vg+dn62fw0Uk2qNlgx3EjdYk8etixLzteDq/PRgnCMh
pjj/6PfVv4202013oB9tXiABOpcWitWjkMs5rTF8s3T0U3/h4VoWUR29toUoKYR6HQDEUcJWmnmp
RTqALmC2Revhf5gigxJ+ATTxxB0Su+wjzUZhPb1zDhc5cNtU+aZRJrdC0qwh7cT0iUmBnWqb31CZ
cj4IKOHNQA2u3eZyvYiKWL5xsM21jWJfRycGWi6U5c3giJl3LBRpjZe+JjvXJn/Vyju0CuMp+Pv9
QB13qL7yp1J2uGORbbDlsRad1MaGXLEfOo01bP8ePypA9UJL/+n40pyBGBsHkA0Y+iPy7fQOl5cU
KELsD4LU5lMW8/emzzZgSJhC9k2smuokMMzBjaJUYVZ3fL6ZYMSiK9/MsLSl0l4iJV1AhJ8FhsVp
ByBJqg3k3OORU3j/D5e8lYg4MA2iC7uPCVnes1x4siJxsMyM77123wP/htIN6C0GIoYTqP3a3kLX
0ZhW9OW7GvG92xzJMzi/8GM8RvBWRmWTMKiDOZOj/EUW2FK+9Cq5aZgyUMx/WUTqFbohAfDZgjD1
2rVYdHIfdNikQAXmzwjDnk8EgLw1ZgLUWrFUMsBPH8l9gw8e3LHHghxzdkAFpnzI0P+bsVFfrnsY
CzjsZjNTH3rGCO5cOJOioo+RzUHT9uSKEL2r7By/LY6kNXd+SDQYoEbiC5fRuDYK+YLUDHJW36tp
36KGxz0AAxZeg7dIN7s1TaqtZohNgTf60OAvpf3zqNn+p81weUqxLxxRgLTfA5MveI+u+yId+O76
8TPxcHODV+boPhMGEsWQjpVXbx1O+ynDfkBWo/jAGp4XXsExFVwB2B2phvh8xXDN0zDb8dr3+RSZ
uLmi6GhvkNXAQpLRY0orhRYUA69yvIX8BCwLt5Zn7sWuuAfErCL0G6KZl7H+9RAO63bFyyuFnPn5
oShQlo1NqEidwRHBB9/AySindTMVMxnZjf0DudCUaJ0vFpaMlDxemikNOociHhvk6fiu1Tipc6yS
ObNj1AVKuHthzdXYCwNLKk8tPZNlJ8uAgPawFTtdulG5CHP6LmEqiFpmwqcvqPXfXqDi1dmX/D4U
MM/2zTDPTX27RNjRXRSjfbYzC0FcDzpgBa82la9J69WrVvH6KJQ03H6VoN5L1osfkMzFuUYJFxtN
12EcZ3fF7Uv7R6ZzKUtn154iahAdhs3sbYTjgSqwTWBiTwud881xaDPv3mc6obp5+dU/MV5PoxYl
lsAiNUf83FGixLLIRMvxzCbY8zH6Yc8d57reH9wVDZIeJpruHkrod6IXnKIdmRCAd2fUsWYrnNXG
yoBt4iMSW7urZMgHtyRMBCA068ITkTaXElcJ7O8nWaffJkuODz2AklP93SB1C1twlJPfUGGLxzW1
axwF9UHSAzUzF9jgcX9gpFvGYSmGtlX4OTfqqW15mKJFXqr8FU1UJPgUP52gR4erO1wz7TnJ7XXL
FHcl5ByJqe6ZOKknc1CGNrv1E0UOsqZMl/KJsDrLc66dVssErHyjRS39FyvETsRwcjokbIb1Yiex
TuwHt40pG/xp7tetj+s6CiJKGiYQJZQog7dKwBo7dBEcwzgIK2opUcZmXUG8zwl9TsB47K5OLIyG
HpZsnQXW7H6mc4sbp9QgLhq9sB5r/gVR2LMH+XURQ7W7Ku2b2PcG14jrEHdIdlVELWhGWzPvT8NB
Oh5/tuNmXNWcqrnWPonEDIslbWTxDy9ey3oWdd01hf2quJY+d1G7I+RF+m8GSkrRWYy1+0pjYMYw
BXHcq0S7bkHnP78srF3labCgPGnNG4S3K/LG/2VsoWQt7e6kcy+kYLDzCIeri9m6GsxenwbbaU4o
1cWAz4yE8hPmkz7Cd50BedPOsieTeWkXhp7QIF91rnO4W2AKHLRik1Qgw0slxZZHVpS3L1yVS1Zp
cGGSC6xgMqi3SORmLqgLQ35a864bPm3f+mXDDLvA4kgnbvciKrneke6/n+CJmwsOJ42OoUTUlQpf
CwSWWUoaE28hstBetRTO1MqsSCHcSb8gVqz9aZ4B9WABESV8NvzlzZ5eLhrJPM9elA5WXJuzBL2n
fJxhqB0jfm7SB1daZYSKik6eEEG9zVtvu3RhnklrAVkk+uJQvdkYWxe5BRBCPU8ASkEDL7sc6BV8
3chWQdps6TE7d8GSIc5vTc6oYayR22urFL1wj9Vg5sEt7gh/Jv+OSCSTjbCD78s0hSYJY7Znlizx
WZKcVygv58il+DDm3WCooB6YBjSbtF8ioc49EI+J7aa4Xm0BWHI4WwoZ7OsOhL5kYEmyg98biPyq
EcHkT43/8Ku1n9imzmTq1m/aPAvuBAmy4iA8p0nuk5PuJ5cWwMEAikHpu2pfuSertbFNUD7ZXfGI
ugIasd75lz7IVdihunIoN7JpQBi/2CFMH+5rQmU60/KhJ5kxKTFjHEZUjzBNoZh50zDcFPVsexY/
lA/TFL8AZXpvbfwBJ0XHi/+CAVVqcJERROyPvavNbXFoaregLUUgcsZvqeOcoLTychB5V9G13AYg
Bkm6YhwLOjoQjFj/EDLMftV2O+d8NwQpDISIKdvQnb1g7qPrbnGg2rRfAkwzc9yxft8pCMsUsZPx
NXqsSzupz7gmSay7xRduw4KYqEU4P2JjJJPMZ4EAtkfV5RkCpOtTfvHtQ2qn+yv53QWZ+oWG4J1C
rHpLGFiAcIZV9PSNC4+XG1/TaK2VPa893yED0dSSTsyKqkQJ05FaaU0iWSO8Y0Z3UuRCY+Qx6+U0
W//G6BhXCGg+6tcCc4tQzvg9hMgOeP+BDAzegFC9TKuPVjzsMuOWt+WJZUUQuJV5PCt5ozCI64GI
0DXspw1rspazBRBUNZi7lva1UsUrQn8psTkveqRp8cSrQxxkOd78/3fgCp5xETTCoVSUXaod/T/+
EYGSG5G1ChrTVrGe8725mG0wY3UGu0//CddnNjAQ0G5aEAAze+cAGioSWRMPhh0KFALBCyt+X/uR
qUgDhtQH7UkiNFy6u3XS/pQpqtjrXdtrU3H/Iy7iK4aVcns+e+VJvbFgFT43KQMMnjrcfgk+8g58
uf3lrciPq3mu8084vwSkfy490EIy05cOgJX8B1GPBstBNFmYyxpl9wje3P3x/8jxk3tueN9KNsJX
iu2mWJ5VDF3WBjpGxpxLkrvWeuJ8PMQntHDAkJyau/lKAUtES6yWYdAw2zwbYXeUcEjIXMmYANP4
ceO84LKRKc/zBT9GcwXTZfhRpF4J0nL6tPcKRFUJdYDHC1+NeIKjmj2j63F+GjbMdMj+xNqfg4Gn
YphIZRYl0bLcyzH8tP0Bu2EG7JmwM+paYD34IzktOZKbZg1A8Ro+vBV0pTmXpYEGNXQ46wd5eq7x
GPuuS3aaYAG9viuOZN1rABOvZ/bccIxuH8ELfam98faBNqP7K4zcaMmKdpJkJddNKgB/3bl5jjwb
fkjuRUXO9Ps9gx0KDASgs33CIQAEly2jz2YKY0c7gRTyRMfEaZwYJiQf/qTRyR59z4ZSridO43JZ
a8zyZivQRMuJZUSRYubRR9yYJcMFuZ4+F8L1Y48PordcQq3vlFTgs+ZBufCw2Vfh3QWiHGnjgg6i
4z42h/V8Ck9UxKUgv7urgEpg+ZifWvNuKZzClHaM/9huG0xq3tJJVi98ReWA4RgF3FP+ttR9qR6Q
aVIM+ml7JGMcWkM9YtLoYQCaIolEi2T4bJWMhe2YN44qeCAp4abdW7qGHL5depkF1ET4lyRY6LRZ
/nY2KptfZ6zwEA9evExYP8mioOcxhsTVqjqtSbZKxI8lU5OLbnKoEn/+1j9ObTZYn5DWJkLkwVGU
W7CzJ6gLvQc89VK8bM8GEUg2X/9neAtJBUDclxdbHIv0qr8UQgtlUPgVuwGBHx8rBw4AaIZ1Ry9M
HBS7hXuAVOGBt60Vh9r451H6mxqATg2lpIp8cAfia0riKgKRxQn0t6dlIiO0klnItlKuOxmpLa/e
avdziUUEf5ZMGByLs3bBBj7rsmqSchYxGgTwTaj+e/ZPyJNz6hhUmyvA9b/e+FXkCXSRqlqrCiik
CZhMejDqROUBvFuLpTjNZHpv9VdFTItsjVLe3O88Bk///BX2JpmHqL+6AaKn1QNTGGN5FIBFa8Vs
8WH9CG2OGjjiaMRqWQvIhKMlreY9nfMJ+zvnxbHSbQj8hAsLs0rPQDRAEFJpWhLChXMtT4yFrr19
ZwY2uTSUtNPMVe7Ow9pmEUwnXkzsZKWdcAjaWbjxDAZ7JbxSy2jc+8sVzDhN+sn2YWZG0ahzxVaW
PGqYrq6glL2KZScpvPq/ffwjctmTtURDD6P/LMnKEROId5cEU8MErFe/jSLhjjJ1hpYegKKAtbT6
UvNlafWgmFlqrQOTYQhWZ7kg1M0OiAYTZaQv5lUE5wbK+I5fuaV+RG8hJhcNBveDmi2G7jQeL0EB
M/oGlQ/KEFAveQYraRqDy0X04M7TaTbcB01z1P2MGxgfO/6/YQsgXVFP8OldBctTJANC0bexJcXb
k8Hz4nSqdArbSp+hx0luqwpkIg53G6YNzVhXByBxpZROfdnO3varQohkZMNwofQzKhku8ZjVN4Dl
3y68VbZN/jJlRfPq+yUZXXfmQSY3YK2oxHQeFaREYfTukaFcmoX6DepsQjAOP2rL5HIvxDeQlK9V
NQKmijTYTPPaCt6Mq+IndCh9IYUxJk3zghYc2ZudpPvY2AQ/2lpaspimyekk6jHCt1cO1FNP2LSu
258kpV3SO5axE9itYmFlmrHsgECYtml8ICeyCZqh7ts4mHA8BtP/6r6IBszMvVSHbngYAU/DGf+X
RaO+JcRZ3Gyw4S7GOclgMB/MW20+1WUnB10B5xAK+L33bD82vn5iGXtkydx/pxx7T07hxYgV68GW
6pqFKXJYNBlSUu25rp0S7U2uCD0CfAn8FFHV/qzzz+HBn077XoP1h+qEqE/Ng+waxdzGHKusnZAe
B9ekDN0tfCuoKvfOdYWiwAaje2k/XBWc+CSRagXdHq0J+WEKvcnUl8+avLFVkp5fLAPnxaBc6cpQ
+0spzXph+S5Jbt7sksvEOmR2nmSsU8GghYmGPaZc+G2upajHGQmBJct4YFukESLGw3Z5m7XSDR2V
XLEMgvYDeluKKV0b+9P3Yb6ycw77xwkMxr4KhVPUtcBVbGErCg7MArrzyFi6djJsdNn8aNqiPnWF
r3RprwCly2uNxWJdxgUXMBI3UrMLPaxm5yfQHhbwUiV6/HngRbqgXQ88FNAdOqbRQxEyqleWpptO
7/Lru1FENFF6Im/FC5xQD9YtBaFGBtrlaj8EbGVtPuSX6dtdwFWO9ohVLo0houjZiR9x5t/IP3k+
1XpABJG4lo7Koy0JCeOwUicvE92Ftjnirb+EnRRNeRZe2pLdY6nPu2TDsq0y2ym8++G8o6LAW5S9
VZ9sci6vrtGBBZhv0R/ZGMuQAoJI2QF5sDhWj6Gt9HQJ8E6gzKvp+xaWDAtnFaOGKF6HW3lIkb5Z
3uZllGUZ6HcuSpGH6Jbx4tqGJgm7b6kZYsW+Hnr0Inux2iveulByoz5+Pb4F2jfR8Nq96USMl4X5
ctJvgcI/bHs8Vo/cOeNkODFElrQbELyAJcA+NdCouaPofu3Go1NKbG6tF6WA4HE6wazTlo9Tj+vn
0Po2exqfPQqvoHXaA67WV6AtItMEeGQnT5u9bsM5rIOlkezo3sgZE8D4nZrWazXrV3vZYrupfy60
KoRFy5EHsAouAzwB8/CHT3r+cJ45qogxPzuKPZFEU4DzP+J0DFCo99UWj8D3NUwJ03VQ/xZnej3K
iRwcEVzR2yvxe6P2emCBbtsG1mUk6eI4FM5miwGA6mNcAqykmu6vN12bKY3V1uhTKqevmvRKTZrE
HZfqfUaem3RCm+l8b/WqQpa6ENr6GK7WmCay201rhB5tsHMe0nByct+1Y1eu2WQre227Xhjc//6i
UOwbuQMyOPs1adVejGZqssVCuc3+QzJtpoQrB0sYmqy4wY0aZ4sx+SnkAVQ5nl4xEf/UD6bK8VRp
92i4Dg2W/5E3wXK62Kk3WCxQpE403Wbxt6HMc16pXkkeTOBPE1CaYaiJdF5coPM9kRs7LXgtLjCp
ptzOFPTVQXG2ITQ0W8anGXzpe/KTvGhS2dovgzxYtzAy/vCxh5TMDNoYadn2LO3WU70L2uPLxMAU
vfnury/92GCFc1pnHfCpJ/Oz65uvqBuPR0enSpvRc/tzQZ5jy7AI1+tYnTy45nPj4svtPtcq5ZPP
JfzJBtQFa25wU7esfVIR20myhWbEWC6YK2cL9nhncJ21ozTwoMDV0mhterMHzg/mjsVMRInmye6R
PnVWv3n5eia0/1F2HRRy8CxMmQS6XXWoXizXwAUfyg/unJoq8F1b8wQkg1IxV8OQuz+yKYLoHijR
Qpf+unEemYtEUhbjQCxXzWXeJxXuxv6nR5FQEi0rtjx6b7RpggHgCaAOwJ0fjWEUu9/PeMPgUTRV
PbmTGQiOXUQHgjdWIrgNZjOCLtY6gm3SSAZz8PZSAFbC3TbjqAgAOcVbHNHmygugxYjc8bT1dp4i
Tx5QoG0VlkswtkHtSRcsp/tUvDQrZm98drj1GeRXH2F2Kq8xI3uKqe39X4HvTxlChjgYSf0ELf/Z
XYGe73EyX3RJOvlwmDp8jC2gYOrvxVdLI+8RDiNeL0vrw1Rh3jwH2fnnikCWIPyIf6CcglNFB5Rz
MLbQ71LQ/F0/fYtdfTv8BDfnDL0gwPobLxjkdFOfL1fNPM2N1HsIDceYy/6oGVdcPnS+CU1DujsS
DgkdqFNUYQJf0z0l/pVViArDiE3aqvXj99Kas8sxzcUEa6N+pGOIrAo8mk56IKVtbL6XZv4JLKX5
AYSjkVNZWMucxqqC1p6qM3UU1DhSKTcNVO/4/5wUT3SSbL3zt9kU/tuDBxDq/ujtjUUT4kEVxweq
45avmZXCaBQ9OBuBvf4lAQcBSkKThnNa5Wt18hypUTq7h6szq0nQyPW+Hopy0uaTX1BMQjlX0ODz
J94mY5DP7+v0iaWL/HwRkSv80afi4YClLSCqIZputQBoCv6wQsNiSJbB2FpRXlwTfr8FCAavhQ/t
oE9STgslLG6WLRKbaLJ2NJL5iNNiE2nQGVwHOR0+BwDPm2nvE/ODwZXmeuPq0KVfgJtVtpweQFAW
mKY+zlom/bSxgWYN0NxVq9U1kktCgZBkmmpSB8f9EQ27clxWMoVElxX94bcteV0GOYPPa+SvFBc/
tOP0WtiQJuREFilX3Q082KhO1ybtIEFBugA6XEEGz3QWjfg/4NwY/662YtoreJ7krrv/+L59UGl6
sVUQOVQ2Iub91pqnYPb79RSeyfKkoakmxB/QlGvzNg0rPelbVPFiKOdUWZP0p6Pw3V62oOq4Vi32
w9ivVG9EFNlrbsd8iztsly6BYAomKNArWMdaY0YfQ9dqxBSJ+1mDTM7cyTlj0JHCVNrYgigHAdk8
xmNVAV2mn7iT7xqLPQwv6sNE8SLFfy2Fbj29ZiFW7vQRV0vzekJfmY8CJbHK+NpJIFyW0SAB3k+k
HBZ5pBhKnAeC7Ww5v9biO3NdfSFFMkGhlJ+bp+7E+kcU5XYkOdvo212v1MHisuLz0LFn2Y/GBerk
Cw9DDAMT28ejHICUFhe5X+suv68JYhNix0LmqXKRQZjputyMw8bOCNy6Yr5X6ZAeNdk9/vrqrWIZ
CjkaD1W9HHBecWCytBp915styUlUaTChX1XB+70YND5gTFuydB9ntoup5oTewX+9rDEY4SnbhDRC
7D45t2PSFFtekDTLOKD9WsM0dDCVkXLrijArbdnlv9R+YsirtF4GAWwuhS0wvMIr8jkvB8BadScF
3/bKEDIE35gXjIv6A4g3SiE0b5VsthiQecg0UHeUvaZcuKC3WsrYSUsSpkap2jlOp4KvPFJwozE/
vo1qeRFXLYzq8AAQOkX3x4Ad0ICwgcB5/VKb9RY2V5Npag2+bFRlio3wHJo8leYe0yo2m0kkpG/a
2j4sQrAO/Xfw6Xbq6xv5HZFf455wZriUogQUAUZfI6shW+pHNQK/RJ4BIX9nm85ioxNIaYTjB1h0
hwyJvk5SEwGsk/CeirqnW56MGV8b3CYsexcvqD+AsT/eqkZAHDgBPAZBcTe1FRMuF/OCX8RPa2Bl
KEwuPTkm1ukZ2TLiDndzcq0UuZUJGy/z/Sxai78NBfJBHPxVbJIiFmwLrLIIVAJdtI9gkvsWFw2V
oCpAk5WSuZA1FFM39Rx+HcntfOSnOpTWUyiecH5Ij2x5ucjFRG5ja1CvSrRMM1BbxjWNWOCpsSsq
+JAJfGeDYINq50Tl5EIHAJFztYdFIjJmMan5UwyeGSdisxX05GKePaLH/EArFkPItOb9OfAFIRbL
O4LtQU6GGr+H/lgkdfM2jiFHcjyxHomODZHSTspQJjwOXgcPpyDEbJPVue6+1OITLpHnicX3jSc8
IfToi14rlPsYfIB3sSJDewnTmT3XFIuz3bi6dMNZQeESUUsqK1CtpeGO+T3s1YV1Pd0BpjDJmucx
FvrBqWKbke64CX3Mp/YUt3EgLl4WfgnMtSNTMYd0Ii9Lc3PqSBRtaSqfosNOiI7w5w3pncfFdQGb
W1UCGrJQpPWmyJMCE0MaSRzuJYKdWdWRVTihKMiSK+YXML8DZkvRyDh3bGfM6DHQ8j8rBBIs05Ic
gY7JEsX9o+gvHqRmD6ej9oSlApTHO6zbvzTtuw0xlzbEzjIeoKGYY+vVmpuABIlEkLcstX/XL05I
TAMDrHPUgEVwutnqqps825oFOOMA1TEL/xO7OsyxOJtdvreX9WJkSm/mM9yN6/2ZZo1d2fwIH1ze
j4//2bgzwpL/84QsGlewsYJPLrYnfvlDfWRJXFlUPzh8WwbCDFp2MuP5bEAM1yoMhYvy/9zJ1LBp
Ln0j5BW3BZWTimxfurnD7pIajMeZAcPeDTt1q+tcgusAjtqxL1On9ryIWzyupbtKa/1+U7HCBTtr
waF0c5F1aAMrztJHaXYtmg2hQO9OgvW+HSLeqMmtkn2FKaTg4Cw15g6VhiMvWQHcLuzOFDRRdUjw
+fyWi0LnOgN8gudhzXAkXHMWLY5WF0HSyDqpf/1vpjPkW4IVNql73qmtUMZhct/Dj/g31BvRzZWa
1Xmbd8WUPPfQ1zP7bsB9eOxdhVChHiUCaV5QoP7It9sbxG2Y6yajfodahF/I104LewhJYsws/TJU
HpjKn8rUUAkTGObZPQDrUvxAqFiYvKLoUEWzob0oi/SnRGSZlrpbjBbDXhDjMhJsg4Y38OCp5drS
da7UQHPPaIHAo3UgcfuuzqO2q1B0eNudiWMjiYORQLW8Ji64kNeeDWx+w4SzZ6KTo04N3vZCbG83
t8+uxsI+o8lz4YV+ABhmXk68Fcy9NaSvWbw4m2HTR0BbxMo8eX2WnV00Wo7lgfz7/M92UquBEqhT
1kkCAosM9lPkJb+pN84RGcOSYYjel3NSl9guCkOgikdJSOJhwfH5K09Bj/agr2jxhHo441bztehW
HCDlw8TpDovxzYU70S0wBkWI7a/pOm2DJdUZnhbrMFv+lTNFkOS5OiS+t0MUw6SkyWJ4kVo7j3Fr
RVBUHudv85/VzSK0GMTCcnL3uw3XxNCQbaAcZwbg/jhoso9AoRJY2h1+pQQqy1tgBMUaif+VugRE
QS+Gqur71i9bYFJfXnEvwAHSPdugpjtDfKt19IH17ehts3jP7w4X+AeRJZqEf+ONyrwxCw01b7Tf
RXAzRgPayr5zcKZUes6lx1PiNBsPRX1xp9To2EmzOPNFa8EPnfNctowdFV8g+HYu/R0eEw/TUZTG
iQN4NDjdhxH2bZYB06qflJXaGPwnvwZd8i7GJ9FqJveCJ9fCuTRSTqWBzms0GTIvyGyEfPg2lcOu
hCTt/lldPkHoD5nKLHnai770NwP3GWjOyoHbnCtQn9kIUfIWPSZ5RKA5hKqF3sr2PK9Hmsnemln4
MwVvsg1Xq3ddA7zI/x4BGeTnuKtygeJTj3d6pEw+6CV042ii6tmluSkiDCzmSMRpkAN6q50R09JT
dDxrUsjeliH2DmSEGtq6nB238IcOEF2U6RvEEGhCm6dE22atFHE9LD2RTi/sk5F4L91I4jQCgXnP
DWQvJaAP75FCaCKNr/pGfXoebKPcM/9Ic9jKnGuijrfvb6x4jNLaYdj32u1XE2teKcHO04Ymr/Z4
bc6DHiOAPonPgDxNWbIzKdSp8/8h6qB7VXaPEpX1XVGdIt9VN/wIP8c0lvWXT9+23MARovF366hM
y1c+uowJz+8Npc+KMWXVfUxOdvW4aebc533tZRH9/yCgzlYD/LDKGxkgZVwkSjZRjVQZNes4nn2/
n8NYpo4s2PSIaAzwlUzpgcujlPReQvq5KQoa5YANXcg6J/pf6yZPvohSyxv3gVlISrPxjJTWoaVh
fspVeCpCODaqokU8TYAcL8OaoVEZmkKkRWwc8vJr8Tp8m3GWzcUnu1rVlxTg0x4fajFmew0NpeEl
21eVyT5Rge5CVV4nc3FYuxL44hLnoRCwz41WFMpl9yePyhy1kgVxuUxGXC/TwO2IZJio9Zl7Eu84
3QNjwMJyh5g5cxb3tQAP8xHoN8q7pAnq9E8k0LsvHneF6GQdLHbgIybp5Yi0K6GEDQDmbK+3W7y/
WP7m97xqGhecs/yYcMSaKhqUSyMASXvvihuH87h5FgkfSNC2otHQL5nveLdqNjbubrIYZlHS7u5f
q9R2H19KbpELWuC/z0dA+hPxSHfvHVmfqRqCL1etIovIZyPb0SKVlTCLba2D0kUZIa7RqlDIQXip
Zf8m2R/BGCVJspC8W7qqb9PlVZRchx9MYxkcb6qhoImx8Vvs5uEk+dn/mCx87N3mGUkOQkYn8/tG
4/tIQVThlmcRvLQ9VkU2cY4oiOcaTPoF5/BtIftAL6pSwmkacy0eujl7OCtzrprAj9jeWpeESr9g
BwLbrbGn8tAdTWQxkvG8QX2WKwH7zN/dV5PQO/eZIP3pVuAkdsaxrRJp8n6frsKzriI6MMH+VpZ4
zeGvw5nCp2xsPE6nnS79gH79SsUGXQ2SwiS7dSrNH3t5571cvVD0M1ImyQUPINNGudOZJ2lry5IL
ROrFTEOq63k1JNYCtDYiMPMcsz6gGW3+iz8jYYn4/lPZGrVtgQbQ2QBIdM0bZTSxRyxlevELuOWb
4TNF9e/TXy3zsL2+0So7Ob5g+VF/Sqloe5heZfU4zZUocv55VsMkn2+lW0UdjXp3lHSw4buxev3X
CBXAJXIKvMo40vH/KEruMgUE1dwn//NLIOA5pYGzaVkFS3piCa1PxZfI1/Cw2wxz7HzgagCSb8EE
JtgUridoHmjvdHxS1caGm/Oo8OBcgb2nacxXvACTWVdfhNE0FQ/L9qI4nehnpQH+tGsJryc/HvCS
nCg1zS0sJ0Df3HQ1XpKVN5IuEnNCMnywGjsfYqGcnI1SO3RDeoOHmH2fDL1K5w5YdzZOk01/V9hI
4x28UMCkLFtpH5Ks4k7ZkQJI84kjvgUzKN2hkLGxjddKfXocvoI/B2p6NS4e7AyjtWBkvwvANZzn
bo68SXeG56Md0583+TuqdgdGnQMsJ8WYEGiL44sF0jKnGfuvlLuQZ+FeKlCMvoXF+w2qqK8+tbcj
JeR8KYWEZ4Q5+kCFNVxGNzGyYGFUpL6kjWeOQjjQ1NXohYoZPEwETbIJf5yA760iubkF1+w259iq
hC4YCfgvHhU9dY2Izz5JoyUHaQ6nYSlV0hKUGUgsvC8iXNxqFMVoNzAzn/7IZff3iVfZ5rgBXO0m
1LJ6zCQQMEKYLrxXbwA1f1RGmAAmwpgSGiQ+2TTc9+fNTnrTBb/TkV2laekrVUSck+z7hUQ1/tU0
hvKHWd+vPBvJc54GI3GWtDGd30iMKvWwJpdFGcEXjEwAKb043AM0AYIHNOlrMdBt7BEggycSjblG
VS/4Qq8NnXsRqbCVa1K6OgLwhVuObuqckSh4GHjuR3/coJmJ9z6T1mPBUwlxnYIGc0pUv3M3e0yo
ZMnEAN2c2BXGF4tCC7tCFNJgvMqqMjGxN7UpJIIe6jveDPunZyyfxH8AHgOK3aUmc7Kzcthm/YEo
wvZBMkZ8x03NNgAr65OcgXspDHDFU4Ti0YHF/kyBGdpauDfXmemDouXFgtCMsncCXsIhFCTFtXcg
81zexTlh9/LWuuGPvpcHjaqg4AuXE4X6KKWWeIdk0Tq2EGAeyWGT5NRFvmJLdQMt38W6a0uhuqRO
5yN/9r0n74+vhYEAKSgSwX3uplKjAvPhdx0Ju3LTJ34aKSkt7o8nV3J+qb6GSOVI9Mpll732rjLn
0K6VOCMxqgTfxpUHjy2mxpyBERsds5KDcIr4CtnsYNNuKH/MmeU1HbqlOL0C/xapWEn1kyV3rUTK
CwK7CmhbOZCZqc6hpip1ZjUzWfenNp//m8GBw/apLxYkD9CNEAzS+zPTs1eHtmKHIekcWEAcOTW6
tBWQTr5lJRcRZ0A2FKWZ/9LCQ0tUqeQvYtIwWoeSu4T14JOLCroV1K3gjW2C6Jx/GZSqkDQq8Iy+
wHpqiG19ausvixuqMfi2WWr1mUnlEHHjfxpGJiBsu5DXSmrAf0R0qPncmLaFATSHGoW6Yjkajh6q
84jyMPwCtQpPwvmCb8rv8GPSjBNsmyfSWl0j8c/LXsXQnKblzcwWOCX/ibz+E3GK7E80f1Co03gf
NL6GHO7mY0S3mRCI0Y9Ggp2+EPqBiX9s67qWUEhxbTEmGnSZ+cmgCRXBTaoNNnei4WPmvMq/mlel
y71LGCBkiCzVoaEc9vikYGx4eXCSFmdBbp2cYdHlSWGb6pQ9xKV3dacRZhE9qs2UdKVu/ZL5vanv
uYsj9YqaMbIYWn85t30hy8FqaK2j02dkqQVF45apJ4sDakJz4xZRnh6H5/OXPPsmYk6N6Sc35S5H
NAKMiRTsoU9frXEAW7TnVltQI/LO+XUzMGyPMgXOYqRxC7LAdQngFFBfh4qTV4bRIe8SoNYoCRjO
dwUCjM/QSI6ZkqXDXVYMO8T+NFBH4LnqGBqaU2W3nOFX4XJ0PdPJNfI+AjV/rLpzf8vt4Dn7bDd7
tOmtlVBWiuVVnIN2JecoyWtSV2xKBIk68+D/IR+CBNwgosofsXNv2/uFfpqp/YXNZh6GBzug7HfX
mgi3PpqbKuw9uhtsAPDs6agUnjIN94d0RP21cXcp8Hi59t2s88Tffys/xPZsBZ+r2wWXW/bKeGbN
RpTHBKfcPt9uv11MGVquMcBKXCadWStX9BB2Uzw2YlwRxa1MjZykOKr0qTLAWv7AsfM1nfIIkHPu
hoqqGIBK/lIoVfcP5TMw4Cf8Sm70TXYPxrpou26zM2WPUrdqqp3CRov1P5HipB/+LCRVWnefTfd1
IxDXrAqYLRdQ803kePdfaV0ZluVKkDUn+PQHVNa0hvWCGTtUQ1KyDCj8BL8Oeiq2qbLAoN5Xqesi
i/9kQVvXqQzLN4HLXiKAIp+d9+/bgAxFgiJZgKZLrfvEundlSJo9S760z6N9HKuYZSOi0NwOXeYA
Pgex133u9wbeCJ4x1Eik4A6Yq11U44nyka7LJj2aixtHhfaincKYBGqLcNmvOdIXDiq/dD+1ZiHm
tNyZf28YhkBWpxvEUcUjQ0NzQJZZy93+z5I9oxiz0/Bpip4QSEIUwdSbaP+UdaOnhNdFAyhU2Dp+
NABA/h2oroBb35qf6rzhVhuEIbSaiAzMmWR8dJVHCj8lJLIywhjq+xIAHdwFeADFIL3Ica0xdqY/
zHrOOATq4qVRu3tWjwxHRmGncGl5WkTCArpWhgALpQC9B6AorOUsBLidqduLv4Sufy/nEONxWdm+
Vp2nXkWsbGvoc5AX7JcV36esXzSna/VHQsgkmApK8oNjcaiR9xY6MU1Pmj8M9Wv9nlNofP8im2vE
Y7f0H19Ed7vac1ZvrxmzAvv5etKIvI47OyUkCH6BDU0QLgW/3hOUXY8y2Uk7w/ETaFuIYTUJU1Ty
7mgfpPuUYLY6JrxN3fj9KOCsGLuyHUgdIjXBlYRc/fUP8DsFaByYAxoW+S508BWDMcurxz1Y70R5
RIE0D69npbk0UrG2lRdqGsfG/hchBo0wqtFIB7wnICp7gVDdB7mb1TW9CWFU9GOTNh726zyVJvYq
JYZJ5TCDEVpNU1Oouk2kiYV9Lxuev+rJCJrA/f7LEE3Unq3emHwlP0E/xw0Ax/tLItksGSmw6T78
Yhy/F9rLffdpgkqn0KzWWQDMfFoVd8R62eIWy3/V/8SmTHw6xn8KqUX3DX1klVzqV3R7PKwZU+wY
qDo/MTo9+76+RUuZrnB9Ysmd9/6DxuSGsHcjXyR5uLhut/76n2Hg2TBbGSP/80noupcqTuP/Lsum
pWQyA43ot6DGRO7UNxl6aYYI/OgK2Qn9c3E0F6Cz3cQsfPgPC7720KvkojZYYTeSEUliVg8RVAh4
l11UIuJqtWufyZLNHy9Yp3fTq2PeIyqPQOwaPlj3sjYQ4Rj3t9+7cLfafbueYboDho7rhe8z+zOH
K2KV4AiYSBtKFelRnu1tFtC7H/+D7N/VoxVo0W+14JeU1GR9JNXEyuwyZbp5Str9+25WQL2NmHCS
2d24tOPMcYstaGoBqWCDiiqGai/zUu4S/mgB0pRa5eOEkuHljTCk9Fhed1WknyONlak7qLZuhjcP
qPfk48boCkI8r1Wf0wc7rTelLW2gm0Qjc7Z7Zq+zAqijBpvgy+vyqFO0KsWMLfc37ay8afqkW3HR
oEqP1YwVVAnHzfQ15xbqx8EFNE0mtMjH3a5jj8zQ/DdB2h72ar0k1jqDErb1aHm//gKHlWoz5xNu
HDBLYqAtugdyGS1yrd9tgcyHLCsb2X0r1oY5394q6aza0R66v/V7LTHPojcczR1HxoYwS/rMn3D5
jbS0EVLOyD56StR8fNj8RMam4lSnRzgWy5LBPXkn8gO60nDpj8/FCDWLYP97iaC0Qre+DDhCZ4lU
Om2T4MtiV/pmsA3pc92E9Hcvy4jcyxuwGAH66eWIJAk3FefyL0kDC+9+WEGXIjL0cnJcvmuMq5ct
UadqmlDBVC7O6o2XWyVbaCyVJNwC3RU9ovil8p50sAI64I7LspVMnIv3/HvK2jVnwi1Pe5P3LxRj
OysTFDMSXEOKKS5aCKHr98kx44gp7MQksm18KHyj8LuvlKunwYjuvcYkcXwklBN6gTtTRFY3qEnc
AiCCZ/m67Yxyk0vtMzggAHwP3yffzxr2NUQeR7ar7+9KoFZy8Wcq41nr1KCMXR9tOH40ZVVXK1c1
ypM+l5myK6Pk+lpxrPSDx/xVqt4BQa1u+JfJhnUKZRnzGPt2bWn7BhJdjdgsvsFCo6zhNAlANoof
kKCPkXUa2Q32JDoTmJD0kWovCBw9Nl2OdfaEBgkiF9iJNDPFIMkRzmssk+5uy8IAx+SOPTQ177fN
tI2d24FDZSX7gxKNV7UqdHpnCKJSEUbegECqQgQHBNbb11ntUP/qIWuhAdrj3Ck87/3XILs4BMEz
Fs2S3hhV+Q5kZyKYmpC28f9LIqHGtg6DtvXuAtZt8cy1WML3ZSe/ijc9Kc5rosntPnG9I+o3vpxx
fPiMd+6ysNNgFzc2UPs1h5QcKn2i0MfdCaNBa412W3tjUxe8mYZLoBIpb0wkrUsWtwFewVsvVY9E
MScyqRCQVcABOufIcu7DcTxSp5eKbJhZ+11lgfPcgUhqhA7WtFl+z3SbNtcjzJgL3Wj7xaCHzi40
7PdcuQ2zuv3u5I4kfRbel2ysJKuu5YlBScQ2BKgahSFVc0gJrjLi5ZCYOUaF1cKZ5kkl0U1R8bCC
h+ZeGVxD2m/wal5s8N5UTFDn0YK2pOCu+YEOHqxSSq8Trp/y01iqXABqACeV+HlwxD5Olr0CrU38
zYn03wLqUAzHJYlkjUg5sqa70K3dBm4ys3h38vXGZcgnE5VMuld8sI5RzPfoAWRkEb7S07NW8kZN
xJ5mhaQaxIRzrxs8aqVlBgwofsC4JCRg+vWDVsKnSQ2z+7cnkteXuM5zIdewdEH736nMTMoilANx
QoVeXDX5W/n7nkDcuPq1EV6lasmmABaJyuioNH5MN+C715Ssxl35UGrUVBbsoPhs63dbq7Ab5a1y
eaECkLlrvZPQhIu63hXKrydkoSREHVhyQ0Io+XCSWNc8tbAJcJRrb3adFYdrdDm/x/gW6ajDo9V4
i+ovfV+x6F+WTRSuayXimX7Egl8XXgWl27yZxEchHEMJt/yLxCUgKQ7N+CeLyaa/exwvwe9UAT/q
fG98+WMnOnzkG61jib1BoSutaLBLMfEOC6LqOuPq5XBqRBrTr9NgfaokDU7MFblMnhxVHHSVlgUt
CvEWzOkZmlc3ECg2FZ24kHmKXDbe4y2Cap6KfoH/EhAgHdS7bHD0jeBHD07++QDSvsq0Q4UVtWHb
5X8ye1sqYEdmXnm64MtgLBYHqpP7n7XzPnhDHkOo/oGC58j51c1jHS2UoReAfhOseE7QsuL0Lr1v
trbyvOVHl/GSXiF/oJGGYHzbGSW7j1FJGyOGjTj8VsWDg54C+awXEdyWg1aJKIaMvgKyRlMz2Ler
MnKyEy8NZGbO92sGNHKEpihNluA6iKLpWjaRpfBYCVMBFGoseFtmcZRouPAUMDv5jzzJZwfdvWCa
LOnce0jpfEje81WXlE0CZ61fdWwtUEjUUbecJkGrhwKOKco8msLsU+3y601YdFgWx/+oU3IsKPEZ
hPBzjlCrLTMWlhppyZ9FVb5HOEOoYOn6w75GMOpipjRK8WZn3spt2b8IQycZRmz0am/kALQBDrJa
jYEQs6Dd/ldwj9ZHFA8gzH+oH4e3cSRCQFm2oZ2zAJXN3LWkDLffNkONDeY0iAOGXMKIhf2hDckU
TXMSO8qJT/UVr3+d2SRSZp3t0u9EKMpyJZs9d/VVOWe0gLRvKhwXjOhxwwhvtZR4uc1rb/gZL1fO
dw9eGhSxpQRpsXyJkIoM7rHVlz5EfYEAAO0uoKSTIUkBYaCnsnHYdG0T9AaEd3mlNJ2NQH+o6pXO
SAHIddpjdnc7Xt2HTZsLnJQZqAbBZfkq8S23FKE5NiWIa210TkTUOuIiEubSbggwAmIjAJ+APmmH
fN7VtCJ1escQiicfU/rAzeGGNXCE+uOpUvia9+cv1Wkf6TdUaVm+mHzuM/u76lmMTUtwJhhJ3HfY
HCcf7r0P9JDzng59Hs1BwcKMW80kl8T4AIdnZR6rf+CfX5iI6nPzyKYlhvSoNCY3ERB81W4oi5NC
dTO5IHoK5qwQeehC1Y/FlCkUHCEXlV8ixI8em7C2D+P8F0mVX+H3gbREUERrvQP6h0ZrAL8hYKqq
ygQ+bqMvYZFD8uu/y2mnSUrMxqscNB0hyY8LubyhDPgmGl5Y7hb0B9K/HVNBDwcF+WOZEMfoWywr
Uf6pkASWsSNaFnEMTq6asjzHbOvQ/Bh8XrFPcFTF68RLJ7Y2BPJxfNWen0XZClBicnDuQvK6mytq
8w36bWQjpLtxOfJyTLeSSX+PukD65u8JgbGwaKxi5HdqFajaFZPm/I7gTkmVVTzj/NDsGeuI4Dsf
AlNjUxmsuqGBBYnuwgya00TSPwmvZpS1lwxAj6K+zPrKTeKTUtOTrKzQCw4uss9oH2T3sPXldAE9
AiB0DwRkPWIfbYuhsIzo9//vOtiH5zD8XSbJEqS33KfIjUSufI1jBu0p3tln3G79GWljAQgqBabL
nt9Ph/RPkwp4WUN+We9lnsTu65RW9gEXWGHFMxDHjqi7isrWIukrCP4YhIoE5kQ7rSVvrse7RJWz
HACncHbz09Qi3IoMZoG3h/O/QPb5q7C3Ovox6TZoGo1EcpOggWBCxZstU4Y8WOTqiDG1/tElGCzs
cN1CZRIAk/isLjKUVWpe2kgOiDdtPs0lEzWIN4bGXySFueJSc6knzv8jF6FW9v+EkoF2xTxeDQH+
DNqq7NHjDQFI+IWTM9Ox4rKFwnB6FLngdGjA9+yIrfNZyd//gWqgbBGwUHUizxv/E3zJQ6FnfCCH
QdXh7Y01xvTeGPr3YlS9aONd13SyeFh3LI4npBjmJfpdRTh3TxoDcR5H9zOF9CIjQobNhv6D290P
/4R7nZ8uvL5cHxCXhctoJhw8Z5A7nS7ST4AUSAIlVUnGN+lfZWKtHXC9VEylkAF3gkzpU3hqnaPE
saa4neCxfq5Jqnj5v7UzhMpR4I0dYgCHcHBgWHlaHizk+tWj0ZAs6HaRzBryW9pVTbDkWHljZYXE
vZEbL4GhsRCdeJQ1pBj7NOk0ZQAMD9S1n3oJ+x9WIP9A4u1N889OnNH/pSC1FJbb2nXf3FFN0TYB
owy0/TztYWXs0GHL7i/T+E61suqJAYvslzYGc/bCxTJ9c4AckpdFNFyRn53It3QWEq0+zrUl+z6X
PLZmrjUMMX2lAWQZ2TkfwthMOASWcmTEDLF+hPphvezM7x+IWNG03oRogx8acj8KV0+SH78BxeRz
poBp2MipUmhgaII/d8OUeL7hT7UF9d6wPgpM3K2oEyyo1fSRYIN02Bp9teROzBCzEQx0+3dnMl6Z
OcetHVWFnsgo3F3v4j32sJWHPaLrA/OEhVl+veCx0ROw9L1FKP+ypX8aZ1mHxgf31YCf9SCWflR9
bhD7CB4EHoiTBQz4XJ4L3YCzmt3+e49wstGzuv2p9zZPRRLmix4fKdHUV3OUQJyb+RB43klpvj7M
n5LwCK+dPzrBLpj+Ye8EgdIC5+LQfDyYdmBn4RmqJ0YuS2zCBg3xcP56ekorJEbm3fZwjLZN9mRI
2HSM7wvwr1NR5T9JDMFZsBVKeLMWCAHU93oDSMse3iWMrTVFJ7ABodjZbIBaDV35cu7QZ/E9/zk0
+zvt8Y/ZDuuVZWpvjE6llEZlnCWMvLu61nobXhBtb9bY1WPsOKdd+CIOHx/JEqU/B3nYfJCsf9sN
Lk1J+/TTPD8pZ0GfE6s0vAXeDQWANkYeLxz/I65TbFOkdCq49gAM2TAGkqm3/QJoJrhA6LE/brFX
29X6BzXnSjaUFwrztbeVpQSaSMOukV2oqomLxFuBIBVUIec8CdrSDWLdDvQS6gx1jUYsSc7WyzW3
2SbrikwWON9q1hEB3irGA0erDAmfm6n2cYsXCxUvvmxL8yzf566l0q7in8vkIKORpmV5T8mDpszU
bR1NjuhS9v0/3Zrg6Pt2MnTobYL1sclkPoEFoh1SLM+O6mDxXK2iy382Nrf4F3KdsJlZ5U72mB/s
hx1Mkln0wKAeLnkk91kJjnTafK67CKdWmdBA79+0gFjv71zx7vCP+wkaMkymu2vsl0Rd3B5pV9cn
671Aw9MFNQiVI/V9bDa4YpY0K8XcagI1JVKXamD+7GQPdxKXCoBXAOF/gnSHLSu/agMjceSgtGEs
THUQ7evcwJMQtBe++eCW5NJd9ItxwuuuBark/ySRi3NiL+BZd61s/IpZ7m7MjIISqK3VYReAy0Ja
vajfbmnM1aiUJkD12bTPIVVRUk5wO3J5CTSGNrjkNl5Az5OK3g8f0RL1W7jBjunPLnzgVFA7cSCb
sshqTdTF+KL7fdNb+Xkjj8ax+er2WevqSeGGcthVuFD2hQnoj5DZLLkXIvbZi6znawPKvftFKDcm
TWDqUnnJvUvxKZ4N4kT7uWb+h6w4dc7qbY7eFY4TYGHBZbcoZn5W/svxl42pAdjzKh3zyeDFdSfl
P1R8JcYtHjjJYBDWwmd6aua2yihGsvC9tpZVPiRHD3AaXVFjtbC4IV4g5gmvPUClyh+Wy/0fX7Dd
qfO5qeRiX1pMFbooKus206813u9Kz7yaPLkLiqA8ChiiIqs2jIr4lF28HE3Y6djBUR8tjLrjQrAS
m/ugef/5u/1Ww1sZXozVHmsE9rfD/CrwlkR2D2MO4fvQH6ljMfddQVohsG+y8jkDUUFbo8/K7r3w
0WlzWo9cIw4XbczidqPUhU16kMyM5aruSWeBdFLoUuz73MT9coiOOC3eXCNqLnY3pX+iIfifsDWQ
lZu3UwBy+MyhGZeEUvPwuRKZ72SVA7E+L8/4vQyoqlUmEJq/n4Tl+OJi5f25tR5DaNIFuNUhax8h
syXbrTJYWgTNCrw+YN6An5RmklBF97nQWyl3UiwEw0Ckq9POAzQ1yc8j0UquOrtcQohiF1kuZrH5
x98KqSDBV/bxJSnOTKHRQC6zIw7PYHBn35FAqzyIoXVzZT/gBOGvWJgNdlHal1UBKqJYJyicYb4s
b8w/FCnL6/Gpcvp5JYVCrnX4TeM5ZOhB4xrXNzjkShe/BcW/K3aL634WJv0FFLLBL3wew+AFdb20
qzornZiHL3CLeAMfkv5RdpCAER4RRXqqtQ0Ile2JFnIqAQQ3J1GfeC3pS0mS92Lqm4xSxpQOrZDE
v2DLlu44/KagldgzmCUjhROoi2TfD8CgrNGQkwG97dDxa+DaCD1VRBLGXA0hFQVOhfVsj9Bmc66/
VzOGSkKnkpxWI/CqI9xqMsSLm7NZDQ+/FKbUnSzxiR5A1PHSLAPp+2BQfEaroxSmNTEgOC0W+n/m
Z9HsSZ9RFXWzLs6vhRhtqRiNnqotY+qNjWlCd7sAGYY5plCdH+aBK/0SRVzNJLUWYXkJE2w8bYnz
EPxlycjmPAqepJx1pBnFqOSHgP3/klsGkvkdqF2xdXzt1tgFssbdhJYiq/8M4gNuWP9u9c1Bac9G
mes83wRQJ7ZQ3Uzujj5Czyd9TytnvYSxAnZuDROVUKgOYRBXrZJKyIJYpgnk/NEdjVYjtdpcgI2u
4BmmVvngiJu9cT8SFIVfR+7Fle1BRN0yvLy5bkjn3XmTp4u8KGzJXgbTqsLv3BOUDod14Zvdgqta
aAUKnZaMNwbhGfdp/R6ffMscdtWWt+zvKlHf6VwAIJ8UUJbIkoqwYV5m1kU8reBLdip3uaLPgw5C
+Fnt3SVdhq53BYlyuExWdXP+u8Ogqo/4A8+w8wg9Ghe1+wdekWnQWOb1T3HRQhEhNja0eLkKpLfe
ghvE/KYr5Kx9DMezwsiEM/t+FswaaRpipYKb1gSl9gNB09kdjic47tQ8vzgfjB8zX4bcOYrFh0jv
xfKPINIROQTBNnTF6m9HLnC7vta+QRapLNPjV1rebJfYwK2dQlx80FoLiEJ+PVUma2ms3W+ml5pf
2oAwDKc4xOR1R2QbnbYB8xfzKVe70hlw2i6ekrKFCVePy3YfIJN2iXgge40AHNhxira2CP0nruoZ
gMJbIVn8qZXS70uBf9XIL04sGr1L2sM5ENTqLMfRrgVtIKE2v2Mnq+vqTIVSf8LDGqqJkLSvN/tV
axAee8CAjXdNbANH6s3+vFiOlTXpzFomUXlgoP7HzxdFhaQw+DbLIwtmO5UCE6a67UzRn/5aI+Jk
MZn7tzGn11PVljbngklavMvFj6KYIdp8KCymJSlB5IKj+xQ4CdUS2UAs06bHY4k+NlIFga7eC3zK
XteyN5qS2eZE3TtLt7xdMTR2YAu5NgXNcypKa6JFskNHVstZWq9Uofm4KnjuBYWH1QJPTLn6LsoS
XDBhL9jFmqfh/xkc9eR43NlSvz7/K1YC5hnHpNgxdqpqRajnKo83KFSs2m3WpmopNMoLwEQLnale
RcyzHDxL++ga/KEm/BIGRa4C2CB5+I7r7+5g9wxhm74bQ0WPH9Vx/1kHZb3odgM40nh4wfvnGxBV
TbuhRIujnzNv40WlUsWJ2fH7WoKSZViWgine+b8VvitlpdQzCIAeKXfmC+THvVc6fY2PphjA6v7V
1ZKEDvACCUizSW82W+oXo2pLsdjSu95334+qGjcwr+G+LOn4QOH6H2TcKUKtEKllF+fwpmIx+/c7
+yl/klg7KoWsmTWHKr8WzvfeiRYqAOkKSZmGjowZNubAJkrjxvwjhB9T1e76Qq82m0pyKtstFNO8
mZREq5h10oeZMeqXD0OrNRczGoXynF0A/vX9vXnz5N0tnalre91M/QDAS3GZ38uxivyTgQn6/q5w
mE0TH8NQB7rLPBLN5kMoGfCKFdUZADGmRI9k1Mg8VjVvGRQINgHbhVsumdy/Yp6rbPn+Vb91RwcA
HZeQzaJDcUyHvxfDWcybLdoQaoASRO/meSZ5WskD1cFVQe3MSOA8HzFrYX/S9PTsY+qPGmYHujOI
QWP2mwyKN4DbPsye2QbiiknbLF8BoqhXsL01x1PB/+pu6MUh42qkFOTLp7fLONb/OgbWxC8Kh57G
jOlU2NMsIC6odRfzIGoaVz6xKq2rwwZEOsla3dJ04Sdn2ChY1LGI2KEQKcGL3MdHs1LFysHrYMeu
xcwJ7/JoyW7Wvd4J+ZHUCzEueDL6AsHWvQGJFF3Cyf839ypBA0ct3BdU+ozVGww0Dbf7ek7nW3i7
AwQ6RpgFVAp3TWMZVsv7Ovu79e60tK3b3Zr1ZpNIb1182nd9j6RMdsj4j4NtYbd24K7bEdCWdyQo
qaUKQPSnX4PKX1zoy3iNnXWnXpXCCenECBNyP+lP2qQNRV7ha8UafdHrsHDRtaHcimcVAcC5hRGk
Fw2HvJZtaqPQ7dZtLzEpzMfN+Ts/X5nXnLOteQheVvC5nDEGq1/xa57QPOHy5Tn6wwzo5MCjS50O
br7Y9u1Sy6GSKN/RAIfZWfRS5+UUfeyaaMCWxf/9jBYW4oYNizvAlFKbduW9pyhm54P7BBjQ91kz
cYL963mpdAPBWgFddyVJ/Cr3mJgv+2rL2v8o63WbgxDNumKwxXPCplGdUmoqgEmSEyXtaMBFtCz/
r7Q0v76uWbBm2OHxGDXF+Xiqd1ZB1uTuBi7WvaMqshAkgYSQH++dG2YLOx0vFUuvSncicVflZ5Ma
G8tPIsTOmNND+ifdKNlHVjtAKafsuk8bW5p/YlU022fNvkq1Cu8Vf23D/63eovGnA3TRWCtgl6AQ
Wg/1t+cNL84POzjJHQv3sT+ne9BpXs8W5parJM7u/qqhwrGAYwXTxAsUlsXmZGNuzLKJznqXMYdH
lzimR7YIuFybXsZCSRg/20olFj80mpViPfP77F77Xz3RFwoXg9YKoAy03WY+RQHqY/74bqHAad/a
3a9EQsr8u+Po+0kAdNuVW237u7g5fTZg9M6SIKK2cy5FRVfl61bGUgRHqEiTCzdZKCqNMN1i1KfL
Kcu+jsx9BDsXVCakrBysXGjqAO07tgC5QBqTY/H6mffTuh62Es0GLjgn/8taqdNtJ42J70eyrlYU
iCEO8wT+2yckEGqo+tJ9tyJI4AXcNIH2z6U2KtkHSvM4YZrxBZWRWqX+iYxlT4gFTRG0dK5vEosV
OcSiofSjas5U90x+JYyE0zX/RvevrNkiF2Uq++G9e9E32S1VB0q1aPy424Ih3DFtRvT5UpJhTn8R
8MzUbiO4oAtI1D0mV6+gw9EFQLabgSTtqaxYB11uOyZVL+nsonRhJwQbom4GXtSDcoCQ8+tuBz8s
Gjpr6yUB2Xw7+1ChtJKTnMvJCeDrIcR2ceRn4bjs/gtDT392BEyQGj2kUx72NRp58CNzd0FDs2nB
17k2h56ddxptL9xtCHEldp0FdbRhd4dpqcJoBS+ttogWp93kY4wT0TZhHldBHFaboIFWYANjHntE
+uZLvDh+uDpbRByR+anXtgsd6S/hP6vzy/nijVxtFpJGw01noQONLgNRWhdOrtD0nHAxCoiTiUYm
/zz61HqtePS8DAuqF4QNgyeInWj+IrwAFJU4AI5q1WaDsDczkfBSFpo0SFtcgVW4boHZ7YHeaJtC
G0/1WEgGKyPrNmzjky2r3/iOBrLqXJfR5etksJyDBM2U7uFQalv6it8mnon3T7KNbjQIk9KZWdcI
068fhyrP1bNbuccB4eMWZ7FHOAQDBRc+y7+/OYwk9oOQQye4rQB2N6u2D9rIfrQkj9jz6CiC+kZv
B7A4jCsflKg/RAWrQjmjEKzQSl8ndLdvWG6Xe+l7JBVe9FHB/g1U6d0csoTclPrBBhx6wN1ayVxK
LuoGVPMkrlTUwQSYFGG6x1gFp39sCdOfBH2k4D6z4PJNo9a5G4I6RZi1ogqke69JUSddSPoJbJmT
7FcfpNV7OxPi1bokU0rG4gzqL6ixQ8gwRUYnJMKwUejwVMeyGxm8rXg8HpBsw1gFQ2oaRC9wcMWM
+rxcFv1TV5WnbQ9ttEZtE+OVCprs2/fWnWaY5ftc7rxW5N15YLfu/2oUP9qwNTE3ocO1YjE357FV
VmzxhSv/SXJMnjxRuSbSlzuZQQXh+XMSSAWxsqjg2AQPSw6DSYc5YgYU5zKqq76kulPAercQu2rj
g1e3iBvHeAg60rRpbIHmXZX2wYYILPJcoqyQj/c20FoCjP6xKopnP+fogyk4CTC9QY1rX98K6CU7
B34ZUfoq4df04xyAwSm1wpGo0uxn6l6hwwtLFSxYAgPt0aFNfr9j6UMQpxEG3JbCOgwrLVfTo6VK
wgYvf+qbWBbd4/bCWLNsNaGcGHaCItodwfNdEGbSv3mMl9UiQMxpdhJCZfohkFEX94u0QsuCXzUP
FYYXYyndOATQWkc98mQ9PmAsMnK9pIi9KNFWGTPLEBeFutR6ZaA/MPJHkR9Yyswe+4K1B9HELHnW
DjclEddbNCEGckTTIizbq6uiVLjNhYoEc1aozm6kGtjgA7DysdplNFbodfF430Ye3YdiSrIvCCs6
bbiQ4WV0j7Qa2nfXiDBxlnV3EfWBm2bq+6r2tA2cP5ppoOQYdkHyFdtYlaVq2sUWZ2vosqJWYeV9
vAuWRk4eFXuO2uUYQGWX4M0bT4Gj8b2Ot6gA5pUPJlES0+woqjM/91kOtMHufJPlUi6b38VeSLCW
t+vfVxzBtHIqR9rVQex9tuXU50l75pLPLwV1ETGNJpn5jRbmfrFFmc42TLy5TqDesY3if482Rbqy
GMOw6LLq/anveJpzC0JAePiKS8DClXJehhGui07m13lkl6yEeEX1RbY03yDgZcPGrUoqioj158Ab
5ndlfN5tj1eE4B5zysDUGpYqcNWaOG0hx3Pcv535bENwzQhzVXptDMEzD6QGQm/2OM5krGUGOOFN
CEqAALbi9ONVD8lZIkH6BgXDMuv6aouGSyok41ROTwLD0BeYVlkB8g/qJkkHKTMrjvDKdFSMP703
RwRl0nM0n9t1LwUC+HNEq79uX/mv0lA21H3bKbPk7sFIzE3ArNMuG3jEK9q6W0isQPMjVb5AAfPn
hs6s/kmfzY4y4qUQPLalqUNBineznp3NotTYq04Qhf4OhlPSW5Ywr39dii2cjmBMYq74piXOuEhf
ua/ckoILD4zzPRNbCdEdxHhO0ZrXgq1HHhONue8Lqj86IMapjG/lndCwr4baY2/4T0nVhLGH8mSu
iLyO663Wroe/SlQZcv4wR/2KqAkHHkmOhVnyHZTtGH/3YGL/5P8KcF6YXuine0vTsO0NEhqZAG1U
GyFfWFfwH3GTAWXnHpTAsq19itO212UqyHP2HlAAFbtNoOD86Ls8x5nx9JaQKnl2XmyUFL4HTrej
6gzcClNM7rprCSeKCq6t2ZkY9M1ov6d/b77BbsVmHJibtjY5D1y8Z5/avX+S1FHHyq1epcspXjzn
2E+MaBtAegIfQGx5++UKboF3PyPBXFwy8MLA4A9PC+qY/a1wxWbJFWj9cTGJsXGuyJzrw3QKBE1x
1CmAypdxqQx2Qn8Vc8oq42j/G7rV/4PUFccw3kBcPMS6sYid+t4P1+FdJ5AMQgeuZXX1P3LXtXl/
PrIKXO/YBfSH/Q2vczT/PhAM5DJ+KH2UO9PhL98016GS2H3m/3yWiz7h4A/m4ov4v7ovruaCJMWu
m50eAP2CcgbWowNQuc2/Tr7k+j7NC63YT8uS1RsUqI5QLlB1HRn+wtLTMvLCtBEzs8rRVxwpF2DR
leBvcSr5zd8hYsYfsqWqri4UnZe9zckY6BcNiMx/MXiUbUX0sZw5K88XI8tbyJOjj/NjchQ8g76u
IFG20TdUXREEEA11PIIvGkTNwsYFryCNeoyxZJ/5siKACOaizmwuNH8998Asutmtyw2/qyUh/3AG
HHOgqzkjuimx0x+4lsyLtwi1/2GHVIiqvOrYNupoCSy1pI6rNIZr7Hdh/F0go5Ac53OxlYozvwix
FrTjQ8/fgiY3ihFSTityv4QnSTp0tsMu2Lja/+5utKuQ7aKjbd10HdDaU77UVF2rwQXMtbTL+1Gm
IhgBusCS4WCL4fQRbINCZakkAbDjEpq4+456pRe7wggoWfALtJyw4rm7VG4o7Of8AbCl470HPeI4
XAe6oTIu4KYPwA0ntl1jvpaKbb+fHQ73Y9cW2lrD55ecjC+u1bHuEBFELQqio1XRh/JmAA1NK70D
rSs6rZNOIDiIIoIk9UAbmVkrWwcGGnXOaU6ixCSVC2sGQ2RZxmMHQbwG9oRvU/kbpcBBRG6rszhR
CQP7Auo5ffGc1hP2Ff0BVIuMYEF1psWO/lj8dTPJ4MbyYqPUGtasSruco8FGgRIy7ug0tVWpGS0q
EihEmgcXZ8nAbSDcf6En9SjUTu4l9Y2S2pnlck5K9uuSt+X6zDOT/yJXHpnLGN6re+bl4ZM7ciZ5
hPCTsQ7oMDYtcBdFW51PyVBwElo8rDRUOnnfqdfiDEFD6ZDq6AhdgO7qd1SoPlJ2XUXs81gkwbTJ
RFGW8V4ytlVYSPloTTJnd3gkyN90QoJoYxqG7zyomnaA9NwgQ4dRuEz1nR6t8asBGgVYACJ+4eMp
CvYhhoCyLhtZHuZ/VF9HUIsHuRot26Ud6/pQTa5PFkZDhK6KFXNQqHXvNQNh3GJ2nNmYSERmjgic
FNGLyoDnAyBajOlBWDB34FdQXl3Qklh6g0o5WxSbNN7cV75l9JuONzVxjkVCCM3rsXczwl0lIVU4
ja2Kb7KIyRwt6a2U4Ui/OSpKxEifPsyajIOdfq/wkCgIiJSHF7OmdNKnjth0HR267fRkfGjL0gZG
Bd9gfscrT3BA15t8fpgioKhSv/WCKJkigC2HPmVHtTGaCq+AOEIJihv3BRkrt0kNCVSAtZUw2Wy0
LP43dSkppk0JBYGQoFeZMzYDJ47Dsoo833HT7KHQZJ5IsOp0jZBBlqMwxfPaFkV1i9l3Spao8ITJ
smBMDqKLyphix+NMgBpPxk989iyIFkHnvVh2HVDqYCSmZ7pqe+UV/O2In3+6CkTtlVk/jjgWz+im
LR6DAyR6lGJ6M/ium65ZfNzALZdgbr6bNm53Ia65fI6YI78g5eDMnhw80p+Qe93S4UjeiYCDlHBO
V4yehPAGwNWIvf6gwWK/3fhu+IIQF/k95dQwbRK113s9s7NiuJb0T+QhoJBppkqJpE2ugXleYDSq
IB+7Llmr90kbC3P0Wg5P/cnoBvE6jwLZtZcH5HA2hUY8FHRRtItqktEUeXYmNWBXbcJbhOIwR6e5
TPYUzv6AyzD4nxs70ZkM8fWu1uxOgRALsv5jrSGiUvsWSKYaaHZ13tVyITzFbTBgbWvOWH1+xzAP
kgv/bMn116jN8pe7KTLh+U4WCAMdT4Lj2uUPGLk9rExcHvegU8OPjiE5Ew+Euemk8cV+JF2Hfkqa
b4hQgeMC6FEX7zK0Hj+1pCjzCDKbBWO+lyMIbyn1qBl3aKmeJD9OGqJmDmQ067I3WJESf2qXkg6r
tnyV1h/hdRQG
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 42368)
`pragma protect data_block
riQp1hEkDZwqKKCiOpdCUWLasCcTmRjgO2brIfF9Y77VYD5z2qhX64laFSi7F+gKAUdNqSXXZGic
n/N7i2hFJbSzYweSfxfAR/DXr9k629HwF4hcmBBrHDl8a42NF+Penw51EgYdPtuypTHHGsT4yBe1
3R66yVQwiLykwgB25UEikV5CiO3sn2Ehj0Pn7ycfNAkV3P8lunz5xenHfjnpZR5hF5lfe9CLfuh7
X/Bpn9VRQsNruTEIg7YPHQkHzycgfjh8845i17GGMd73k6HntvBTVR2pzN1XAboBkgdydjMUzv/m
FLuNLn3JEb5VWd3M9bWRN/chBe2q13ZpzcBXTJISK64o1Z3ijP6CmJF9gKCTpt1Ya0l2z6MMQMOc
/YhE2Sj5D3VqbTQ7Wf5cbkh9bOSbFOQVRK80PnyWUdvXmRE1wQXzZu85KpzDW5hX+3noCll74MaQ
Ue30cuEfReHkkfrIvNWS4CJECB/aXKfF9l7hpBSvR0/WhsgQrsAjaxYWtZeW58W/wo1Lgbp+Uycl
PPdAQmMGUKZFpShsK3yU6YmfA0/N0VvknoJwnF3Lu2xMtgic/ZkoCjsbcHio7SwEl5MnQlGA3cM8
oM7RijvLS8d8kGeAJIaQhqOHO+/netwsR6mEN/SephHhZWMSG73KAzwnZ2ASERxOBiY5PSMjk3m0
XVUfgNw8OpDpNcceeFtLNpI5oJ/vyVulxbNn5x4s1o9Xw79pCzTEmKibiQH03XujZrPu9PFjrKGa
V8WcNRHeZ1c836Ys21gdkTM9mF8tbCJwrDG81L6Kv/O/y4MCRD5/HV0R9dQsXJyuK/4ngowYhIgP
0mqZhQHHOUfx7j74iUhZzMGZwxrxnnWHVCUUFcjWYlr3gCzmmvvZK2tz0al6rBiCBHrX0MNWNPE2
s9KYWc25pdfsel7ZltJ+0XvDJyasT8DUWwK3Wt/Omzl353sOxuClaTbqfhs88XMkvMfOIdkVTTHK
kAu55NFzFbKi5NlY+re6zS7hNyVJ0YSsRlNAsyJ3b9fZA8tzAE7xaooWXoBPRwvpfDIKMezVpW0+
mwbEqeQghYboZ0ZsTHqNjlQsM1Ovtn6ZF71Hi2GY3IWWAptt/4HNoFbwV2fPDw6joozxqCT7gCC8
cdyAa0mjr9RLAjUVonDWFz7Fsfy5cDWxW98It8PjGRT07Yewf8/dx5QcVC8vPfnjAtSLxaiDFJZZ
k3vPKc7g8s8Ifv447eRshBh91ZGWM/A+LJVpvgsBjb/W+ZpxQpf6vTg3pBamdS+DlTXXQCrwAogg
/pv46wwlPCOcFtRFrSyo8Niwcp7/XmMYU15usGZmOsVJUz+oZ01+luYI3M4cR49E/mh+zrrKm1oL
4kZ4EQpDcVdGiUVdo+RfRy+/S4aRZjZssutrh8Ml1dXVB3ZAhk1OuhnkCsA7reaVYI4QyZZvVV0Y
W8xhRsfVoJY2BTVGHCrZvdiuN26Q00rYIJhOl/eGi8qdnleg6g/oEwblIqYu10CnCJcdx8uniBc3
P8JxAu6m2IXp3zeAgLbiDZkrc7np2HdcnJHxDtRm/o1UK66hhNZMCtVKaljDMNRZ5BWgfXALICO7
AWNf/K32d5Ukev7T7lg1s78HBoB/Jkb6R6rvX7a9r+kzgW4lU4aTN2X+qhsme4htjFDIo/M3EnNw
3F9ob5VHlCkaGrhf+owi1kjZaxIxRDUlQpI4/I1xhyhanE4wnkjGuEJcznXDZDf5d06P1wrHbpLc
aSa/9f+iBwTK3tmFsQYHT7nYqaF/t1s/h6q70jUtNziBpD+YBVu4Lce27gKdDZyXWb4mIEY1IbuT
L+17kXaEYaS563vz1akt2Gh1DgqWBzKktoguDoKxWsE33gjBdOPWKWLCUgq1RW++p7tKL1kYVnU7
qega9khN8mGRsKnLhA6o/3mdYju2+fxnsgN9562lkCcDJkn+PntH5dKkawQwokpN6ceVkT14wO7G
cR5t80/zUlBT4TTP2Si8tykMZqIJvn88GoE8fAl6moJzSmPwHpnOvfBvfyPTqflWiHKPH/Qc0EMj
D6gfebKuUeC/sjOELXesMD3DuggGMdUUclTKp06XCy7YuOoEyvChPdTBd5uLiky6jrtqj+/GxdHO
rc0uShj8YiQLSmppdQ/vvUUf5X+1CvK71a0D+FvoJkMQudvu5Yi8PoZU5S8YHT5I4PX23prOlT/+
OPCHoqN4TrlqQbSWfcFw7WPhedmIL0iUnB09yyHQxwrkQqd92hFPGapEYZeDhLe97eetdDnPG/Cw
R9oL7dnDUp9T7xmr2dfsUG0cFaBAyEXNcEcs9ro+qF1myNtWlNTRFczL3Qt2gNWQ2DY7Q21aQS7q
SOkwGAXu45mxWifesZDMA20a3Upr91fN7gpz7YUBo1CvVU+A5dN20kRgQvonWHpIkXEiZf3h2e/u
RQ3LUr2YVJ9vo5Ci0TSpDkOi1KnDf/2OCTN5hiF5jnbPXjjGA3xKGORZI2aQwLHPIpAVVxj+FRWc
jcB35a/npWevxl73+p4poGEJK+zhjNddO+bpkMyQerYxf5+pTGV6o72s6aHi5RIshORj6sWRbvzJ
VJENuh+9s6xoPjf+5JTtForuQIog30pRUH228KlNx385D3dR3UMhgUvf80EIdY5o89iyhntyAUof
60RrUanwGjTZ+rf7PcDJ62YfdBmzG34JNno3qg44jf0+njIriv+bO11THputmXyPACgRzMvhs6pC
NsWhuO/ImiQn8C8fxsLsuflWeLhmKnJdRWqYyBReptBYkCigGTWIJxLK4C2RTc5ohSRmMmfSJjas
VodAB7M07uaRWMT8M/JYZs6YfUETzZyxj9MjA48e3rnKdjFNLTcQKnSTelYcLzURTxZAYifPqOL5
bTjZGdMfbimUSh34tGvPiZVfdSrFn51PX6HlITI8ufa+r2ZXK+tGFQxrQKbKLzFFn6pZNdA3ouY2
0wjQ9VK9eKsuIg00KUB0od7rjmBLesSqKmUffptKftBheUhIuT9Qu0F3dC6VcAvPMfwFQqK8XE1x
6cEJm6o0GZu+jrub+RdmSnyPGySCOs66tnhTksFnwhp3eKB6t4xJF+WBFndnnontfCZ2hA4K2veO
IvyOtVUaivOeK+yriX5hq8jZYUxLNifPILHtSrar+BOwIZhV3yipZW2ifVb6x8zEnNYZuijwCBs2
IkwpKlYkf8OO195AGKYA1tQ8DNCp9Fgk14FZ50sWftpjs7fRjVzNJs3+bXT38HUUDV2MgdvxfpLT
QiX0p4sYopvZY48JDlIwAqBFg6eXQQlw5r7B4ZIGzITRnP1WONEc/JX4z/Tw7uvJ4TzXktvEMyhi
ZnqoxPbQ+H3564JGeBwaww+mX0lvTqWz6A1g7zBDA0ECerOd7CA+eyslEDyV6XQ89wTuvBk8lHfK
vTua/Yp34NuYv0LcJPdoZ8VbEx3FKeUl2+ozdo9MpHwTUCePd3pB0KDHhhLb27fZDw2+I4PP2XKI
Bomtnfrcge4UUnq2oW4LALYkqS6LhSlIdt4IQ1oQl4MIiiL7E2W758TAhKHCAoI9IopmCJOEPGWb
VIYWL6px0UMTD/kx5cyWJwACPNEvRdh19FT/l3dM8v3EYehGLeWVs/l0B584nqkSu9mZM2T0uv7Y
UD/O3ubUoAw7gfm9JZGpYAXXSdEkqtBV8K6Td6qlFCplOqaPgdtadkd83LxQR8UPlHvXT39Qm++F
+Bw/fvppRxP2tQLYEk1VGnzxg0YdD2hQ1p/M/e5g1jxfKYuOIawurdFa3uX3443WYv27eIv2XaO+
JCZxCJEm5Ka+LhMSwMBiPWQGxWygYW6y1ClUdlhIteHNg8PxU+OQ6sZD6f9Jr0DBfhYJMJBLuurw
a8M6D/HkQbkmkaQMAEEoKGwVDTlrBMtjWtSHbYV0X8wlewhTFfxN1me4990phePHtZ3QJxDTX/ai
WSVDVAsjl8ToUI66RGytbXrZRQwvZsLEPxsyNapAJ5vonQoK1RXnc6TwUa+cXQ69+cAZqYKIzQBd
a1HdWZVvwi0Nk1QqxMZoThvRLrZeJ+8+Q2aBjN/+tCscZrXIh7nAzEj9OcNlYZQaTpCgEnT4AIkc
X0mmu9xtAir7vF2k/tQyMw3sO9n1V1LczoG99+d5ITlhtsE/NjoRI9OpGbrVqlYa0SAxD9Z5YzXg
JxO+8YTjmypMtReyH1cGxzKD6s5YGR19sEemra1bjOb05RNL6ZH9WTlVf6p7qLV3dyQhrmTMHCvG
6IjKdSc8Kfx5vQGuU8d0rrlbOUua4cx7Js7FlKJHewAByARkVzDg8CsPHcCQSNEcjDKQUuoLITFO
+CnSpS2JEbdnmpVjh0/XUU6RsIBqny28IEB1yx7YRmKxkD8TXXeg8SlRSLb60S4FDGNEcwS0sqDJ
n1MMH4EgqzJSj9sEzwc030925na39Ydr24BeO3Yr6tN9aeH/rsFGQQH2nyy2vfvqYftBKP16lcO9
iybYmo4rtkcnSmiE7E9he7SHd6MAUE+iT5KT2zXlk8g+8LMCENg1oq/gH2HiaqLiG1YTxtC9aYpJ
+5HmWp4fMXGuoW3QVUJKnN8P7944LgfGVTAAfsY3IdNCcacl5mFIQNIdrvUfj7D1a1exNi6UDnxv
ILDhyWuvPTAMbwNmJyzTD579Xw5zvLwdMwvZIo8lOs8LzBmRi1g8i2NHaoRW18M6/FKYbURJwl7T
AqGrqgOSQn2F8guRisT0M/AbnN0kT0/y6ONESpZD4DV+X8r+aWZXPqw3CDYkHukKxLM6nCsDg1fB
3GbqPD/1JqASCd1qjvivyew6vIG3+jDvV76wJzc054//UVEbmXVMvzNEv+7rAYz3OCqAyrJujbt5
W1RElredor9QS0vG3w5m/+JDUdvY8rlyB9Xg/qjG1k7mujNtY9nbs0Q3fk80nTfH9zSCqGbRL234
TEXCNL+T3+bxS5lRf9uYcZiFDY/za+EI/uY3OmQ/wMCgt3XAp/00nwGl5jWIwNRIImEjSi3nTfgc
FfWWUTfIj0Ws5wWLi4qpwkCyrNKs7PwBKQcAJZ6SxDj78z0jNH4d+OAQIw6WG3cePPqsIOOei+4L
2WvmNcrcVbKhMO55320318ipQv3mQv06zXecex3L4XHJxF10Xn+jx6Y9R8+qEWk4yduqEGfwFTby
PoeQfQgapJvTnHENWFRgXfyhsW5MfSZfc95SE52YqtRVMuY4ZUX6O8Ou5BmoWIPA5VA1cZv7oiIX
oe4/gksL7Nue2GuoVpkaOvLmV27Sns8MK+h8ljPNx1tAQ/qSz2cpgt5ccY9OTWA64dXVQyuA9GKV
yPGmHX1dcsUf/XVBJ9mTSsfBZjE3rbMpMd7f4ARASMkEg8wvQGMw0du/22vIwSz2AHd92BraxwM4
tE3/d02fYenWrZD9ynUpcPXNEBAvFWGu5mGZ8muRrKrz+xm6B4fAF2Gu1Q5Io2nzcnc/Jlomja4N
ZaeNxeK51ROVEXGr8pFZ90uEE3UJ2y5xHm1Y8eksSZ39wvDpOuYaoNe4gtMFGH+kiNLK7yToHF/W
staEZ4moTwi9Xo35FDI//byMsv7Eu01tYvZxsBrjxce6YGZucUL6USq9T9shzNbU8lKCQ7mIVIhl
Xi40zKQeUldHILyuqvqgB09yHYG6JGf16IOEV9pItt8a5Q3ZQUl9qZdja1o0Eh7ila6UN5eNYAuz
jtW2DyQG7w+Wxw99035Pm7r8vbstIJYDXqd0gSrXIDI6kpzAY9qt1vlrFnrcwGhoHRAOwKMXA1Qa
XoYuTjyawTnI9ahieJuWzRD7qwbnCyU6UEtweUtRlxKRuorowuB8zAPjf7AFwTtnZTJ9+iQCRcqT
QgWFglhABEhF/2ZfXpVGPRUAggPYf7OQ+SIpvOJzf/ZMIwg/lSCBiycG1ZI5gH7x95AwVknTet1U
F9utSJyohTYy0b6vuDTPF1aQ2EpqVVQj8zkhxG8vuoeochz0gBJe9m2DJidsk7tBxuYsgmyNJ2AM
E5N4JKdT/B0MbmT4ynsALlkKhkbPaGTS4kcHCejqZ9QJSHhpksva+r2/+te0nVHE1/RKXrXZF+nf
UP/qxuwjb0QjgfBOsPtDA1ddW/smavDwVrDj7z8RsoejJlQ2Q9tvA0Gbgxv+vEE3BabFl5fRUf6w
lvr1uK0vyP1wO9UehBx+JWado5C6yjH2N121m1sjhrz9i6eO2Wb0A0byn0XIEERlV05ps7g9juUa
HKGC8ClqR757sh9tALYDUzb8ybt/FLwvJjvrKelFWI4m4XiDkf4CrSntk8r5f6HAWnS09G/2IubQ
SKKF2RyrQ5lm2j8ay4PFLFBmgDt+0Gmv6PdSAAWHozRdR36ukDa6eljphmlDPaBfrvctK1k5i9Ta
niy9W4QHYDiOCzqnqrAWBxQMJwwmGIAuSqLibHDXZpvjDgtphEiNiGwO7cgq+6BvD+sVGjubf9za
WjIsvGyUAKyuZn9N9hlmY3SNwwWFpQibuREC2CKa48xWfhUfS50R1dmXQraKa9Kei5QGT9bcnQbJ
FoQWrkFBua/T0igl78ZljrqPDudVw7D4ZnhrwLefTMjgLPI2T7zWG3UZN4kb/GdrxkMh/MmZ9W93
ApZHWzxarAym7i3xJVgs/KT2Br+gGCgOUtrLzofb+CmZvtMxrRSZfrl0WKt4uUQnE/zsZRJNZepN
M8mGufMtxaue84vluEmYwiIb0VS1we0rVKOIWrhN8AtheFYQ/KcnZYXbjBRcabH2jO8DsWY2Q8FQ
tNHxs9Vo6ZyAy3h9Pqo0YaJmqLitYUaHW/IXsZ0ceM9N8sucVxfYMQ5JQSajQ+oMHuxwktjpwYt+
5B9tFbWKALEskhzg3FyqBVPAA/Vh4e2VnBoflk+bd8w2oCUv+2ILbd+AIvj85j7pmEsQt3+FIxbb
k+RygnG0VJGMTrezuG7UcYeIpyDDlvFXtIsHLY9M3BOqfX3fIK0F/H4mD93K4xukP2/w2sOvB54v
mvAEx7P4sAzvAsfIlW+3umwx+qVMmUl20P1igkErwR79kojz1jCDIlqtIkldeFo/o5N2pklXXXlr
yJfvidbG+jkIdLVvtlVAT720iSY0ttW0kWsJRtrR4fiywMmqteT2/BhOje5gjGqS8Mn381QlBURe
EVv5dcQ509Baxz0RaBemN0V2PBZbT14BXC5uk3z/4DHmAUrYEi9R6s48DAegGzos/0afCaBdfO3P
QcLFXin/D0Aos0jZk2Q49w2L7fucFdTWU6AgQA3VQnpEzeAfY0YAQUckQwoBiAmW8HnSh1cL5nw1
qdLKASkCmARrEV/WcHAFqYMWPyAVkdsTJEH0GuwMfiLQNi9o/Z5Xs7T1kU+IZYvNS1diyyNhCIMh
t7W5tPMhuO10DTvuVy/6lo/z4fDj0nn+xEsnDXuxkyWPM+znkEiJRDrNSc8VH0SBSq7urGjX7rdp
GsvcmrpXTMvbTLp+WyIjO9a5i8um9RwUHdidbSGayoHIPFqILs9pZFGQETIH47ecFJYZxZYYVAGJ
xJqENVLETRz7QfTPiXbCr72SjRo2gjZPERitOpAghUUldxuF26T5fhp8TcSaPvjRbQVYlMKc0N3t
4dDMjmcJGZiu9A4XWDPSF0V2wys7wgxEApcfOn1kk+PXpO8WcI9w44SI35xfc1lrmuWbSKnJKy6J
zrj1mGk05C/ASE/pp/QYepmgEeX29sbUalyA16tSRqx1CL5Wi/Tmf8CJzyjk1r99cyjmUuOA/6y4
zd8Dbwhc1p7bFH20WQXbOP7lvYTpyQwEDj21W+uMoBQKzH8x1k2kSc3uzxLrhbp9yga/iS7B9Gyo
ZTOaf0VsOHu7HENBDHX1R6YmvmpbBEjI2xSiPCxUXRG/IxPNZ41nr96A1aPD+qFT2HplZTdVrtoV
7Uqyum3byHzgsTwe9ckDNQCXjAnNYX5BSb9d97xB8X5ay0k5+6fo26vJV7AL8UrNpzAU4qtVf9Lz
sZrjoFTYWvHRaOtPzCMgX79o0xnd+U3sp1NOCimZrBFUVA6DuhMukHR7BA/L1jYnyAZJoQ836cEz
T1TW9Ckyet9KIAxUqn/bVMOPwvat5ZlupPjNEqvcGTv9EQNUPPJ1zjkh1731w/6JXJOxPo51EeLl
0bbO53omg2y81lgFVfr7TPfVmVhBjGJaadAsv6bb3LB8IINY5qACdxWR6uH5JNUwnR4iJEoKxu7R
lbh/pvOT4fkTg4eTeiM/IQ/e/rC6zReHnzTp3coHProyUlmpLGx+HiO70Rx4pobNymRV4D+Lwh29
w7FS/WqKdGZHR66cH2Kn57+e9Tkoxvur6dzOktgSk9TQfAuU+3RMrf5fhM3spVRC+nkslPWFx7mS
UVflDASJKf6mX0/j3ozpVxk91D9N+HfYh2fKPRljiJa7SKuLZdTFWCl+WN2r1QmXQFz8LyXRXiIs
/HaiJKE5gbCFThsMWHcyeul4ayVpaoHH65AvvI7kcxjU953gbmXRKeFdWDQFeA/gq9eWq0vYWF8j
nN/S7eetqjH81Ib/quFZ4SRN9nz9saqVScIqu0OC8vnZ2HFiirhhoMqjZA98BujT3oz8DW+syfoJ
i20FjJDGdApNEX6fh7nxFWAEwn7aZe9MqHm2PdmO2WQxmQ1KFRet0edyEOsyxlFgTiGL6PxSwTLH
zHIH4ARJeiTlUXaFVh40J2byVoail61Ial5gxy/paud1uIzA90WWSYDjeYdRvvqXoC+qQiyN7n/d
kIjy3InE7/6jN1XVmh7uIIbxtshQF+N1vLnee0a2kjHI5FHbZtrEWolMb4Pn6S/esBdF2wG5+wV9
Xxnwx/3eHQPKWUlCvNK2/JrUnp+ZqYGFhEaz38G5KslnWy5Fo/RYd+kopJy4YqPoYDwcPtkuaom6
3+651vwdO5L32m4yryrPnrE8M7HCoYx08PvfZb/HnV6rG5wxFLs+EbFBj9f11xHRjq4kcdK2yEwL
BaRS/LxMxyDvmvfR3IKCPN09QqZr17U5jX/N3w2ch1CvhjdUon+m2RXhgoLu7NNhv4sqiT9x+/jh
0fvWumcyE5llUgftqGR2MDPWqxHbbLcQFjTPYVvLZ0ogkC2QGEJbLum8EYXSxKVSamEs2cop/ZXV
7YH94jgpvGYvpI4K5aePUj/AFvGQMGghV8vCekxWapfJov84IMqolyET72v87UWQDMRAp7ESUsrZ
Khh8h5hrvoCI443O3xT8bJ3+qOJ3gzvd7XRSlXdWUPAZjHeWMURmP+1R29RGfx5gcTbf6Ea8nIat
6cWE966UiKv9UKO0qhI6SYQ9eNujtDn1DN/Cl/ivvCw8LqMQNXcHJT6tSfeMHwD4e+2i/zyNir17
Cwaoiu4vJLUZhOwhwUqZSaEyFUo3SG9dNc+TatAAOwCX3+7DsZiFj+EcSQqrFvvEcDkJcZ5IthrA
Ot+IVbVT1rzbKfA0ip583hhYIUTrpL0AjuXXU2f4Vtkg3oEhgsXADuePNma1JQ00ZHlFSB8dIusX
8zeVLCcoTPKm9iURPxQZWJ9fe4pWirrsxRuFp+xuJtO8K5wRx3b3Zeai/gReJWaxkcqASARqNAYK
TfVL6pTtu+eq7N/swxyXF5k0DgU9O4m4lft2epyXlYn/h2Bq1tfsDy+xNxnvfW63aQKjOxdamrxb
KjYdGOoGeu5RNReBhOTITPK52691M29GpR5GqebnGzIVKBpBaRHX77ixoqA/CFMLpRnqq0DM+dnT
MFTHoEHDpiH8MCRpHzjacxD6BJeaNu3wkVSMR9FTN8FJXCr2pG6Hd7AFIhyiqj643ekP4N1He3BW
hCFq5drOcghe2v8rmtNHua6JO43lKw3LahWC/cEnenMGgoySWGIpYRw2lP147YfDhtXxRvf4Lzk3
kjOWqm13VX1a3K7n5aZ+tLcFkzbhWqFAjfEr9xT5PJOytahX2NHVsyDor8C3zVgU3hIxdPjyCs2e
45cZyYiLlqf2udRohSO5iSeDQJ2gaGtI3sbAkE3Wi2eJgPSsa7jWEy/eeVaRV8qifFzxoliBwvA8
dWb+2fD0tg8A+rtSYG7HG+9f4MKW2FKW5JBwbZnHBTiT/G/U5ZcTSljEmkKi5zFsT3pTRf8UToha
vHApQYqJdTXNHX1KIPfHrkGfhrYjFHrVhGUeuzAKqyArFPfXtyenHkj2GoOrgPlzNxhqjzexHtm8
Y7b659eW3PRJCS8QHvr7tRK+OYbWCvR+PoqW0mIpJGLCS5sb7PV5n57ddK2bQNgkpYXKMDJtIB7v
nnjVFiW7L8afcgOuRJtR7ubzBc9TkYD244Ab41TfLxVlmOiQhwNSGTAQCkwpwpX3bB5gLmTpadoY
4r1az0y2OPm8UbdA+Ysk4ISGN3g/mAXEawuV8wvUoMUchPQOkcbnMl8S/xGVxNml+qh1Eo2o6sv4
LMApsykr6ERq1kbRxBj/TgvQ0TmfKP0NU6j85zvyrYmV0yd4x5x4O0vNzcuqTtEQ6WMOfkaS51au
0WscBBGNrNCPSGnh/QuH6TICYZrWed3cI8oXBQR0TYN+sIUHheCynAXsN8cdIkH0K/nhdPIGH31A
Kg+Is4/hmOzix6R9Q1BQziw6PYWFTjbduNo+Z2PmgZuuSxieq55f1Fhlq6cLW6Ot+CqjnCM0wBxZ
jDN7TQs9fL4a5jQsrFQeDA8WIg8X0mDiF+xsmnsNFoPjkFR2SSopjH+hk3KQ/oq4eLqFrj81C/So
oc5GXYHtmgCWHXb4l9TuDEe/X35mInoWI+DzdsU8lFtvAiqc36PBcrZmRbzicT3T8onEQGbxAEy1
hSY1/1s/xrQBe8Y5cvypc6mCC5GYGix0UPuOW1AYsr1lK4Gj+RSR7FdCehdGrqkwx9wI+y41PfP/
bP2XwQVWLn/CPXUZbyNUMpLrOfxR/oKxcl5EaNLID/z86+jk8aEy6yDwbyHcpCytRF3Ee7QkLe7l
B6f8K+7EAIyKTCbId1P3KhpdNMYMFn6NwxlmkbWJpQh0MXNZFiUHqfn+nwofC+Mi3Tivh3O4ENuG
srL1nU4c9ivKKHkZ1NmzmScuGf1GpNCzv+OT4rXuAB/rUNmL8XO99lse0tU46HLcNCtda6TsjJWV
XlPutRZfLIQf83tqKU5dwYtgD8jcsyt6a9drHo6cqvNyoMiXqp5c4LIP/RTYp5Z5VoZabWj03IVm
E186KODOCl+IFoEuv2rxjStmEGqltHMtPdjBWsn/5JgKkTeBnGHoKFaVrQPucTR98WF9EOjl8k/Z
+7296H92YVLZHKnIg4MDBDouKJm5vMUoqYZMFLpGK3QcJRFMAafxoryhRNizj/iZvbUp7CrIn5on
h343ZhTCXyejOlj3VQSxM0ezspT/a+D4G7KLI97RPy3kkzZV+N8Ch+/PlK6ZfDXlFS1YwqtETFZt
zA46EShO1FQQM43jGEcvw2P39wtHnOwxJWw9g+siEms6jTycpyGkZL2Yx0mmXN0fzeNgf1VrcJt8
+QsqOusrv+qHSteI2N2CN6yEwS8B3DmgCZegIzOEM7TQIJJJMl2XvuP/4ZH474R0VKxZEJTQiOLy
yQ3H5AQrYcAW0vWqnYX1zTtseozZW+RvdIDBVxTD+JiD6J0Ko5LFLw3qPLmlVLuoDRSHXWhm/Dy2
Ija1LMoOengs7yVNrimsy1UeC6Nm+GHtcOkTnUaFWmb7EoAh1lxBrKy19qVQVnvAHE2tY6gONoBt
lp9vzh9Lu5c3U535/EXTANJC1fTkmnbX7Ox99EQAbGOIWhMe3TQLMJ1o7YjSLWK6q3hzNZD4E3g/
agxuvV6CIIQ+pI8CGBY1DNJ07rNEAx10ncD3Slk3sLBKQTphFxTkRd5ZH0iCFKI5bho/eId7wyvz
zJleZaUoTQFIlsSOHe4HSU+Nz+PKchtygnlTMNfry7KSOF4S5HAH6/310l146lFAC5FBnWI8Irjd
/7mnL4gJnHJs4DckB6gtcJYTAql0LeelOkLaRTBMn5JKktQ95GLdGsxJPXpR4dGcY5Z+E1d2gBc9
F9EkQfLf2Sz5Zr8sUo/uYP9IpGQLNQRb/UG6zApchRa7f/Vke36aS5cvOyOKrBi4xJoEcpF9ltKb
a8UiUwWszh6pmWYdDHAOAbNUBDa/vBucF+OnS7f/4/WtbTWE2gutoD0PsvnRz3g5FT8dswkM7Wje
+g4h+JxxG9DZptE9cuNohiO/alOpFgPiwylGPXlFsJ8uDic6bWHyY3ki2ezmQ0XkM9q588e9RJq9
c8w6eA63982XaCbuq2mC5vT8WZcaRO5cDwAcMPNxIOwG+x9rlEXN+QOswoomEj8JLZyiFpGbt+Za
9XgFdIpvgBfjRsv3pp5DGkj+H5WzcYtVo+HmiSyYLFLjA5aJWuWEgBcx7SI/VsEUmBnbT/8LLqcX
3mSK+HL1KMm3g++PNWORXZTTg6MEUcgAhRWuHc12zYGQZCZiX3pLgHRK3rptD8rh4lKUogD0cil9
cZEqiKp6z95AzQ4L0rlXlS1hCauMfwz4aKS8f76iOBwduQOqtM++Xpn6UmC1mT0YNcK3mitVZOzn
rcRMZQtoBd/r1+IWli1ZhLL3uCtZabg7dNMN5JmSmims692VOE9GtvqBFnqaYNMZnug/dXV79EZG
LsLD9hdYTjxrz82Vx8VMtHGpqz1KW6KhoOiVnf6XSq1oh6twyk0JEJa+VJOXmeVNYri2p6OTzr0O
P9nv5qs9bXlKv7wY3j1ogLwFgxhs7mNh8TrEdQ2lZVbRVgALdVay82+3ct9xyv29vipoy1qomB+3
4+wVG1XYKMnKNYkoC+oZX2JN3LsWooyWa3fqqhplwTGZRUZu5/C1qLsHNnao/V/dvqvJAQcToNUJ
HBWkc3wkkDmbRvh8vTVa1X+cvNDZH2iMrkZXoYYpeDQ+VsuG+XWXz+p5h62CAeHRfTcciOOnbMGq
kCDBJKoHlNuQz73B9jWSBBf4tDq0aJZpB0xTN6HymSUNWoW+tCuRPW1MUMTCprGfyRv7ZLtK2iYz
8zN1Q76XHRWtkst6ER8nBpm5MBrBsEWbsjsiP+6LBcWNQN9UAytFmzwLvbp1mkk8INSeT6WV/ZRW
psOefhuRO3VOrNVWUxhellXZcVM48/O1jegObjDhjtEwSgJKIbW+wBeCB7jOruaVBit8HocI6EUQ
G90ahCzXAq4dbEY6O+Xb/SnLY5ZaQrYTiPQ9YCK5GLXMCnqia192wR+KDW/zpWHjDXAPYLhFsBPL
s1M8CkZqTtOokdqd08Tk6LEA5SncrEu8xF+Dg/ctASHGOQfXVzFFl40MFnnuu5CEqmiwd50DFe5S
bP8ePu8dj+vcUIfbv0HQgOz4zmC/oXAnGdmag49tv7G8HuWz9LeHI85rE8Tucn98JPpYX0vAqfVP
Aqlg35XIyPPQwdFF+ylETwYXzpRvfFGvws17CfHbxIt4xT63sZ0zILpYMY7NYcV6vnyPlWxd8flk
iqQk1jGNkuCYmBin95qkud8JCal2DQhe4MMq7NNwlceZQU2wUbjDsr2BKtJ3AG3PMUpky6EpIEcd
2mJCa1l7V5G4sdwUdlWPjWa/nbPu7f8T89TFKV6vYSMZMXDI3OBPYAAvzjGCsLSZxKzsVrS+rI60
xVxSomTTDrNLhXDjXqv2BA+O8DcwQuP3HRSxxoZOhEL8iSbRtWemtWeII9ny19V6O6UyF7VU76+L
m8xuBzNWzHDR+N/XmhAFlO5bZe0zY8dvshB1J4B2y9kkvcMxKIIk4Z61/vEIL3k99BlDh68V3d3v
XeFw7z5ff6+fcNFmedgFQ6ucjMNMLlL8KvPDRq5c9F5iCizwnjzdWj55MACRwLVLQtIYzSZt2uSq
MyWmEdHvS2EflMN+9VV8dRvsgQDDZC8JG7d5+XSADJoDx/7x3IdcEalOb60rZEsNAvmdTV43KWGO
qon8ctWKA/W5QI6ge9wrwLP2oZHF64hE72EYTlCrsWozNuNGu4VGnRWNke15rldwLWx4u8rxuFo+
WwIRES3JfqPpAv/hSXRkEKEnZFj3unBcMyooO9s0Ix+3sYmc2q/LylOy3zgW6F+Q5+Z5bsbgYvtU
BaPR83MJedfE2pneUNRTnnAGrl/yUGSK+cFwAXscK4eCFxnt8aThsFjumGX9ZBmcaiV7y0vwKIkX
Ehpvcdq1HIGAfOOJG2KZx7hYSPB5Wz4vrHJjOjYx1UGJA/ivyXGtIgwWRi1p8i4Q0UtbM3BjuYi4
kt2Ii3Nhg5DOS7wN4gF8GtUhcsVoUFACyYzD+D2Kp5t97R4eQ/F1EbIvgb+AjnenfRQTeaAEo6Mw
kf7NatbHuObhfscGc9WoZVwPztJcY3fgBSsPTeV7Nn5jloMGQzvd7ZMSVWbGVaFsnZG1FtREK7NV
WTKjPooe+/jRmwRWOSYxXfLkh/SmbHQZOZ+VgLQguFG6PC+H9Hb9cGF4yCRglyQSQllrU7rQGeDq
qaHO0UIPxvJ3lWYdcujSC0+fnuRDTGSnfDtSw+ge9yhqiwANGK37USzb3bZKNKZUdirZ0CrIxmg4
Ok0m9vA0cHsdpVJYBNznokff1mtX5oNf+6rgL8lf4EgbIFYD4NF1XdoYAzzF4QtKEPYGPNTTDau2
Uznorxk/czVHiuQEt6PrEpb+0aIDpWmUlkrnGDhI0bG6DWNpjyg7WtrXVtWRNrRK7lZzy+9PYUNg
Yz/cCOF+1RBe7r63oBsdnbdXY88OJu/VnKi+ZOIrys5aTLCicLfnAnvVMVZTrbNCOS2cfYue00v1
BdlATHW1wGv39BD6BXIE7CryOBfH2/FpyY8q7FZBgjqB7rIC21w4Vq1j7e3NneAuR8KnigJiQj8M
kxJBHC6oIpFjIrNLaXJAwE4Jz0wNuFAg4g1crYfXXx5jGPUva15XELn7jtP8ndFNFT5WmAtX6lDq
4AISfcled2bQXZhpXd6mMmuwWfQu92wYAYxj5SV5NFiGAX2cFMCZ9waV9LTMqR52Io/IaIes2cSr
vLTNAOQP2lFGEj4IaiosuxYnm00iRAl49JBXzz/YqNgcP+5mX13x3uqOdlpLQgMlfhKzau6C5JmJ
J2Lw+P47O6f0STCb2sr9Fls8ZQNdzZaggxTTUK6v3Jr1NtsIrMV8mhaCniJLoILZdWcEbXVVbgMz
hSIdRX0/XGtJj8K0VWG9TYs7iCj6amnnQn6W0k5nTzwZxCYoCSH6jC42mnQIueOEL8cOvK0IuvnC
f5BHa38Bt8x9OM7UShU0xkrl/68V1OUvZe7KOwNIS4bBTddV3I5wuBvtm0FtvAzBLdshGh5TECH2
NwIGYWR0IZpH12QI2AtKN/qul/pntnfI1n23kJdGOuPPsSxaewbdYbA3Qm/Haab5+nQPf5HVnK9A
loXAhR5aFCFCYgj/0cqRUUgwKRnggmVr1vnEAcuFSAn4zGtrLZ9Ko+3vvDOGdrkFc/Ot5b2T27Xo
puyInbWJQSIGtM24hgxupLvr9O1J9msUFFPilXng6xgOUM7Sm1Ud/SfGT/6h3qFyiguPv664v7Zq
+GaxAe8GGK5kgGCqrBqXUjGXaqZw7DEgZRt3athP4Fs7m3YmPNUWgCCxDL6oOvCj+vOMNucSyR89
tdqrLcReS+YM5WMjp4Fibhve3TAApwiiVBNhPoKaJmBeURtTKUgpr9PjYkM1ML9w/u5m1iExqbkw
WYxsVeQItPZQnQLdQ1y0YjoXKHohagSX2BKma0O/ybLA9Cd2U2H9yxLiy7ZWdv7v5LALdwXRtiB0
MXz7WrTzcmwJkPJglR/VOohP9DYCro6h40/FjD3KtdqpoIukdR8/40jtL9UDbCbyoDwYlnaNhqKK
o8Wm0f2D7NqZCnIvF+y/5wRDGULBjDh4VNkIIDXkLovATNgCB4UNrnmNQW6Aqa2B4JCK/4uX9KEw
BlmEJp58X7tJsEi883aXC5kpJwu9x5QJ7aK1X9Sloadp2rTztOtmTtHgsQiIOUubsPbKVR309a+b
AtwYzXGqT8kU/pf36cUYS7TeobrCGHn3SYsQ7UkfzlCNBRpWs1MdHw1Z8kJbWNtSBwp73TzyUOuz
nsHNV+zxsnHHDAeYXHsCd5N8IUNFcZ6ZCF1fEsRMDoiObD6UhFvOAhjozpdcgVhOOn36CZ/QuoK8
3lXdAYmlIfXsKEzsFHGxHXlstxWK9WVYJbmHp+Bcw8LiZDQm2/+7w7tk0+kArofv2jk+YgZUS7cu
yHCl8TbLTrDVNg2NX1Qyd3YN6EoXPNWLNy8jgFLzcn2d7A5JA+7Q2mVs7X5NWuwOisWYl23TFfB3
IwQcVVOkGgdICc2IkGbv49lHs1tLW1adPgoZ8Q1q5B5Ayw0r04quCwpEjngNBARsRZyBujbwfaVL
q4ZhlzGsuQzA4KKwSKc7zd6O76YG/JnPYC06rHI3QNWh2ALyzJcKNX8ZWjZ0Teuf1ELeVs6p2ydq
s9xiks3h4MYBPJMagbat/gewpeAiqeOYVPNGftqQUv2WWdehW4MtkuI4eULJcl/YsaIuMBL2O7vI
QQjpEKEgfdouS7yHoomA6Xee/m9ErKGHqRqSv4Fns/26qiatpJfstlNTJW9dMyd1c7tUls47tc3u
InnPYHSyySrQkz0+UqmQQXrC/NozOO060TaiC5+5rt/Vd5wMXB5JUcfNNfqLayTbwb689m92nUS6
kqRHpCTz6GR1ycAh8aMrb5yN8HM4QWfP58zoQ8j+OHaZFyuqA/Lsa2V4PwsIhI4bu7SSEgS5ExTI
S9YGXVPw9Z+4zkrvlTa5wBONLEMkgoX3Yt0H3Q/VohHBIP9tj+V8/UxvJ1UPmjfAGAkA+byCtNmn
qV/CdfupAxOWcDey8CCNQ3zSBpUrx8mdiP4PFgexeiDKSsU6P9j8M4JANygjCeP/FCqCrUi2Qiqg
Ce1SMcmjVjCDYslY3krwR+CNIKcs3/ROhF6dFjG6q6FxAjEjQuuZSYd8b3seyNsVboyXJVOfZ2rh
xt1uhjItB4YeMI2AifzcViCuzJEnQDd7mparKxiWVFXvhQnsYDbXjmvSrfQb+4d6KJn2Ak6mqMu5
/y6tHM9UrgnuBTwkrhdn/cbIBMwxyJxhM0gme9vMvatLWaLhgJBVGBM84OvWFniYqs9eeyGLFAzn
WaUeYeR6pAo0BB3YK6EEjTFQfWaRZcZ+tUja/SWgsciOX4W3ZVpBd3R9EEI1BSSWqjnFXNgtKkAa
i6DNBDSJxZPRi4MwzwpojttfEjzsfYT4brVouXk8QUikQWHkh3+z+JEZYz2FPvWO0fywkcJ9TzYY
B9qdtUVZeI+h2SdeMuv8LN9XA7pXSVqzmxFUvZL0DWOaPH89zB9lvhyFvzHUi6ItbgPNozO7S4E6
gvHBTe7AB6ABv9ktSbVyl8GL4ls4kBVvdcma6wW4R1e0B28OBxoMXRtTwvr1shmdW5lnQHiI3w7E
0yNeQRUFR/MubDhV/kLcuzZc+D6FlscriAljaZ8e6NCkRwHPTYbgLHieLSFc+2TImN3f92yQ3Sou
1qjl5mPCyqVTGAWtV2qnfy8QBFJavsrpOQJDafE8yHJRnrEmfjmHvkSmdZ2gp56fWEZT/3UOKq1F
HI2drl4WE8W0vhXdCPHvASDHrwB666Jea9HtXjDGdVrYGJW3Oh+ejpEwDzmxL+HVVQ7CieEV2/3l
5GWiiHB9SoJ3DrDDyfYqhyiJKYbOLU50k+WD9BoNSIVSHwSERwuivK3OigLzdQ/U8EpLW0e8AetX
0uefx0VwoG+TlTRAsiR5SJ5gMHDB1H/HRjWCircWsFYMrYiWwh3Ay1x2gcCRxrVPNy+c/G+d0gfr
Ojd3wFxiiVTgMQNbt8uC8ggFGePdobazCfU6RO/LEn8Q/GiJFlTbRoz9+n9tPVH04cRPEk5dFAlv
8Xu6uSni4t2VBYGO99ld3GDW4kjF0OQtEH8Z/spchdgnzAOJFHTiRiWbKJ2bLyVTHTMfTaVZhQRs
D3tnXhLYIooDuEwjfliyYKBXWa0spmMlOnXnIOZIoOpdSFyHduiTotRWUwcbr4VFDVo2yHoB4Tnh
rLE/xzFWJE1cGqVqJL3VIRle6rhy9i5aCDlwuNy5tCZkTBtY1ZKrZgnaA0XEZvOHPDcfPma3tTSp
9oOnFtcJWctR3davUjJlI4gO84N9cT+yiNimjTsL4jM1MojmhrX3P2jLWUBJZYL8OXf6sFycA7QO
d7nDh80ytW6hVXhU6mZR8DdxceoMXGFz6KsxIwJgAJGLkMf665xMk5IwQtYpBW6vgS7HBy4k561u
XKB/1qja6fB2P5J0CMUWkSMh/2lSSSIa7ZfK9+Biez02B82oEaMuwZ27ylq8eYMiJw4FSeRSv4gv
6VmOMgtSHXLDPGGI5tdHKzf0HX5k9OTOaLKbu4oF7oOhVUh9NqZD4ipPhLortHqlfdtuZ7KEy23K
wqvddIb4jE5vMo3b8FES+OdNrxfnGJjWWXZTKLezhcqgPp6EVquHCDdu18Z5AFIMjgvKrpQpCXZH
4/K4y18HLUcVjnZkXuWZnPIn2wv6/EozuMXdyziJFzss0efSXSoTKOr5lmjREEuNCZU7S8SLfb3g
LqKX3mBVWSVa+7KTsXg/pH11Nk7JzesUmd4iJZLkTX9eOsQLsX1tUmHY6oDJPQ4KP5x8MxNggnX0
61QxJAG5FsW72zgTZ3fvmTUda2igbCMZRYrRGmM2j/lJHmm7Zz8GrYRVU0R4+NJaZ8L+b+mYTtzA
Z+1svwfqX9HQqkUaIqd2C5Sq/zVZUP9U9NN87vdC0YwbkjKzPJDMmKm0CUrvwm3ZfOMT3r0YY3n1
SldSL2sQxyzGT7Ms05hpvApU8wn/+X3aO0YMySwa2eZyLUU5VkbyMxqon/ZWugu7AN0GcyQkcnb7
5SZSmgY+NoTLh+Rm4V7iPUmubA3GnBVDpG7G84D+5OwbjiwaExuk79djxgFAkd/FVwxWah1Ynxwu
+pH8aZPCkxjfm8GAVl2hMDgxf7AuDlmviJk2coKGwoqAJas/aKF3HQQTeGegDY4OlgKxh3xDHQmX
etGfW8h4wRmFx1nK9JFzGxCk7QmO+w/7z0tarjamNfAKJP/M2QIA6yAVVkGeQwbJelkFvUt/T1n/
V5Z5he1Whs0G4om9foXT/Iip8/GEmVMcNqiJqxYZ/qjNfBLODyJBXqJ3N0vP8RkBXIcHJUhFZLWX
3Pi0ZjIf+mzlIsk+qASc1olEu1mmKT9xfT0hMxesYPoYS8jP79q4jiRauPrJ+DiiFFOalgzVa+sO
9kvVRD+zsBTlwC8clmpi74eY3qsaGLicG6I+s9VIvpZU8qm2jk1I058qi2miP0GLuH5IJyR6fgcP
LzT8Kutngl4aBSfDBE17h26QgW5epki6zBk0F/NSCYSS3EBL7nq31VxcAvC3NrtNVdJY3Hjiotv7
lgPvP014V0M676rISec0UBZEOsDc1kzg2eqMyuV5uQ9PRBCF7BM8BxEvTVODQ9vUKUwK2mHOr5af
vmhjpfY6h3wJvJIBPZejU4ehoR2Jpt7x3gtaG+Sa5N1THvYpNPN9jenl4QR8j/wEh1ZpuBKZJVgx
aDQsdI+2ndgeVxtKsJUTL/Hdlm7hvPohl390m79eKMG5KyT2XAsKuaYMBIOkmuQJJDt4hArsXk5a
Nhf3xYWwNopJU+H4ZF49ypwGRvye87uVVHffYcgsBRbiQzI/jYENABoy6m4kwZV+efa66mIsshnX
mZAh7ueyJcUX5m7HU4U6dvO+xQezXqPiZASX0Rk213dBrOTIyGJ32FpqK7UaJ+dmKkHhD8OfN1tU
xVx/25E1M6ExDoqm4kaIsGfNpge4jCBDAMf/uUvKQLg48yux3FPEU9TQGCB6QtYfSYmqKHiw+ViI
z0j+kAgm5n+WuzXAo2UMytqANZGFMgZCCx8qwFNVsWBd0r61V9U8iMDpRTyWpaZDiVHOFx0dxwbd
K5m5SDWT8fx0UmXy38dPxeyfcSv3n+UMZ/GWKg5VZwcXuobHZdx4QRifKykz5quln82qz/FaT3++
QmProG9yKtkqn8ThWRTYNrYnq4R9qyGq7iVy68t8KZYnitrYI5ZbPEDZTrrTx8x9bpM3s7w2zfAN
carh0cINDcEkm5SnJlzqIkKJi2MTpmr0NCNsdjYYj91De3ZWFqdv4g0nNurAfcwpzK8BENT8DOZu
ftx7XAExA+eTJzyoUfTLYl4AAK+mYcQVmqDiOjrTKbu2ZbBE+CGdRB7uHb81inJOyr3Rsv9XWREr
75Me4knKQRaBDxnHKy+9W6Sc/cK8m2y8AyqBd/M2sW9bgUbD/htDNq3PSSz5++J3Ak01z+M/AQTn
zQQ0hNo8V8YFkQDmAYNV+b69eMbDpJIj5CV4cavOnnw7rOyqAOXH2Moirxh3umMtSdl1mAUvDZzg
2QnHp60xOqC2gQT1SUOcRgfZILJqMDIvA7ACXDWa8RDBJTrjtFfeg1RpR2uE6OwFxfQdlrAlQC9n
DbUkvBdTdVfmzmes3xSR7OYViKE7WRmO+q8406xmzX8fUubsjuwSDsAiHPIhnXG6C2Gbr7jTIijU
DEVxfSvgNwkSusIe/HiepQ0JiGhHPw3PVNIoVr783jTVOXXXIXgElSeKtqoHKuLuQfPVQBNKtjWT
2qKYAP8bVu0ec9Crt3DXYLHBQ1CeM6byigSI/jlzG++Y46zm9QtFd1jDivaxumheiRBkT0TMhQDT
GPwh19CGPBdJ9Qwk8+dyb299icV3LUNyzTIMZE0OLMkayU1nf0ff3VI6TVbHLVB0W/lqoVNsLxjG
VQ0iAO8PShojVm9y0pVLu5Fq7rSzE7xKha0bwEArz0y4YcMwYH5l9RHjN/iJnkxfzFACf10IpAVH
34GmI71to3wjOunmP9+fVF4+ORLvSu0fkJhBmz83qkOJ//LPhwJRwMs2pazrz6inRj5KMVbO6bQF
CwIb+70JJmPlTI96ZmskmfAC6mGJiSy/KccUwI/2srR72bUml5JKtWwX5SPLDJRDSqa363JGQyLV
Mp5+iiXXsnrHYxWWuDYfATDc0WgntyGA7fNM+JhawQz281QfoIJY01V8b0NNlouubSHxiiGfPwBv
ytS1caXR0/klD8dVf38LEy3rhRzSGrKqd4lx+Ds5H4wgQCHAvBeFBtbMqjSd+K+Ut2SbfIlmVptB
nUPAOssQP1XWIlDwYhsOrsbhXxUJyg7zOXEcjRfd1NTJKcMyi8qyAqU46C+LxJsOrpif6QTV2wDh
EmOuQR3i6xU0gfK+TRABBlEOPPxYW5hiSX3uWyPDHDobTNhfytN4aPDTS6Bw24YYqo9j4/jJyslZ
scPQlckD/aCwRN0L+45LL2uxSC83HKCa3my95IEn1bM2AvxMbrY4LgLtrAgLvTdnsOOvw4Xtj4lq
GoiKYkQRJbEhvn9rspt043jrhA4sr/D0scDo27R9H587PDI/yEvdcIE5X/zhGdH2Pu8dHym6YXlZ
M2Ybqh3vBSYeEQ1PHGy6E7gK9ZBEY+hN1+p8bbawz/ndoWYzEtWyJ0ir2ptAqHBGWTvFfhJdFdA1
s5H1Y1AZaneDiZB/y7Iu58OSxaarmpXtYgjLR3lDixv15e+8JMU+VWE3f7xBi01MvMH6zJOg8N77
erC6Rg5XhFWRLt9ZfV7S8msJCVRy1tM1j5NYy4DUjiXTlXnkyj+PqxQ/hYP/k5/qJKrCPqdl4Qxd
8Crv9EVJhTzNVCdg7W8xPw+X2QulL0dP5kw3Rk13yCTU8KN0ORVUsuydyVsFapP/ivLWdnAWbpyf
tOYSjmYRMelD1cJgyix8aoFNhVsdjitzi50XayJ6g3xs122VaemqfPf5+7cburS5LUpJQhjorll9
iDb9LyKr3rX/q6Zhjwg5+NV3pe2XplBq57jtL3MirnqeA8EzRa4FwTc7VTDL4clCLoHIzr7r7eG+
lTQv9ZliQScjuIxPB/gwUTYzW7ocuSptzfq0wBuJEOiYm2WXKsxfUQsB2CAcbit6sWkApxrXPYJ5
vJQm6j4Q3ONbF56PIwUXtF7nkQn31EEBlnNXx4/UImKbr8rJfNibJ/fhKRTC47/3enma/nfKTQLy
DWYZfFxfBFi7Jor7JIbo+CxmM/nJk3dmqOuYbruNe5r4FKnawB98suvOCRz+G4G7+sSpL8DsEgOC
Gb2ZtHAKWx0LMUg5wi/K2Es1ew+YpSpI0jn0DYGb7UlMDl7qbctfETpdElMK7s/1D4Cj2f7AaDY5
utj3eULm4Aco7MqoeOYng4/tMbvhQW4Q3yK27WLW1+D7Er0oJ2xDtR2iulULztvrVYuayctnv6hE
+SyQdZGccIuEMTjCiUTzjRdEB+CwXlMTVfZXVUjr2XbtUsq7p/OVOfB0Rldb6ESv9c4UEmQaO++d
4gu3AF9BtZkxIcRIKJ+Ib9Z06aQpNLORy/5SOsjAUBcPEu/wlz9hCxMOU+8kLUf5sKQj5xKguw8j
35VUbm6uqzZfpE1tGwWcZn+aOGvSRNkmeWEQHn28fy5mhw/ckWBg1Dd0+Sf9+u2EgHszxhWP73Zx
9MXrpqmhlVHfbKugw7MeBO8gIJyxqGoUXY0pLys2ParnBT/KCRWUAJkSIWQT60TH2ztJVFHrcmL6
xrfMusmHZfY0MvCD7oJOFw3mawd7qoosnBLLaJML0t5aPMErTUy0m2efS6/J4sSG+hKBj8Cf4eQt
gG9fnw2UM7b/FRtNYCSTzvJQ9eoDfVWpUeNF8B4fmBz7UMHD4bdjATUwH21kKzlFyXdX7AOQn2eK
Ps4OVCbwQ0utM1j4lltZbB7OSfmkGbKd4CTP7ctpc2LY9aJaNkZ9Sl/Pb8mQ4adetsU0csRZSKpG
GUtpiXxnoMEcOhQE7569It05lNvBKgho1f7pKZ0FfthnOxBfbNt21kUNU1Pcykhqj4csADKc4Ynr
AnpVpwu0+PjHWPa26VCibV0cbow2LGJsVJEDu2n4oNG7OEi6NN18yk4vak+cl2xMQ5tBRvWzVyI8
jgSNM17NlV/yn8KCI9vozQlvjcUNieP0S1Op/zwUggGHCkcYA+VsW2Rb4AZy2y3cz+yplhq1Goiw
TE1yxHplq1a26GZFdGI+s7MMO6SHrQkpflkrOELp0tJ9KDblNv5KO0jhlTPG6t0tD1KiWKuO8QM4
bR9weIcmwOsbe0vawvFknrpJFnZMcNo36i8DXd6Yb2XSg/95vePsTSLQTKh37TwlJ74aQDuFEmUQ
AUGlNO7KSLHcdnRXvw8HoqUeK30V61OmFNbCmozsY4okO+1auk58qf25NazdX3nD5oWVVVtPYBka
crqsRGAH3YGIHqOF029jYbNt0WO2W8GfTE199FFHNeuBbcbaskSWABp6a+2phMg8Uujv/v1dVjeh
q5YuRGym15ra3ZuTT4LM9MDG2W1Ca8e78HKKuN1zcXBnDreWlcsYtrkjy8EYa43jYmOtHzznQ5IH
TQ6aiLWAQLOxBIFD5IwLXMAlfDwqtNuLEGSanMdqd9oXRePozdROK89G2VP2mlCBBK6G97hIGQuL
9I6K3U41WIcQcSFu9Q5ZmwwqEXfD62Zn2ApceCxqF7ORrvLSBo8n/fqlemv28a06nEPq7bZ2h05Y
aKr30Yw02HpsvN2IM6iSfjL/v290dVoT+eWli/lDJNek4r4ocAs2AoC1wfe3wnj8IVvER7tdFeAL
yH9NSCLELkujm06Xt/RU84Z8xS5kLB71osrp3hmLrJkkGzVifvd69VNbS1QZ5K68L3hc5mB4WGSl
op/sOtuGATiBvq32fnxCb1v/yCiJOMK+6jmkZzxNH4fBjmHeBwGO8fsrpq5Gtl4oLZdwbyrw6Zws
864hkpFwnXghRAj4IFzcAwPtGnXrSgYEKDO3+vEs/CkmXr4h0VCcfHtnzUyI5OoERRiONpIT9nBD
VOs2SkNqLeX3wmYAXyS9IKO357Fn7GrjmgLNi0xxqC0f4WhClhopOkjZYzkgpBj0o+EJmOSDJqSH
fo9XEPHn+8Ruel/LO02g9u+WYlQWUfE2Bz25Kx6eAQrSJX6NYhvMNaWZzWc5PS3dQI1bKdeU8sCr
XRfFNmaMwc0nqrH95cf30vBvHYxPcfZQlE4aATVgJAfpvymY2tWzmP3oN7cp/Im+hetNYlEliswP
JHaK1TMVc/HZp25NQUetrvydjTehuvBP0mFEJzktgy2eIbj+gFwEqi/7Wi/fkYUr3/UP14o3TNKH
hOT4egcW+OSLp5HDBceSepjfQHUwq4c7jGQzp/j1/VMfnJ1HOMd+ziMj3qhu4RXgfMIhyjUBtY1Y
qQ99Dl0tiCFWwyc/1zRTLBVDULRt/7FXBXD2bLweIQUMjHqa5Ack1jQnVlFL9wlosXcyk34oNYBX
WCf7+NJqWmUThFSWLFYvxPI0iPoJufaQIN5wt17n2PFQuW2gEmN61UbNGFmy36Ku4/spi/b6bDr8
ME1/krSoAIyiMpYFw5oFbG+RIMGW7WqjZT0ZFdbVNgspefQ4Ev7tnNu3j01NEzxHmpMJPyz6Ru9C
u0hyIupF93RJVPeC3/acMxQc+Xi9qxm3Qr/Dp2kVWqYI3Ibopem6Xoj2f7OLKnzwkTtDfnWOtee2
08I7m8CKpr0b87eMkg/rfJbiAR5jhXlJv3ieMkplvlnEzR/KnDAZ1/kJblR0w6ZmEZu3NUHDm92H
fkS4meP8bTkZ4yd3ZhtJj4jBmslc4eE0iC+GhoeTH+g3j0OQfXHh3LkdoVjrpjL5MnGVxLKpr8KK
l5nTgpIr9mOo8w68Omo0k+gn1Q+AXhyCu8zXxsTsJfDzx9LpGumzthlObCSi3AVCGHwcZmaGPB/q
Zq/pI+tStale/KFO1R5JMdZ0iRSuX8CJR30vXZ+xMUDsKMBJqp6GY3PZNAFHA2/0PfeqOnZCXeXd
xjz23w4n9ZA9sa1iG0feCpTcuaMuNbS8ayc9rOuQID7vYsA4/lwHotvbxuTMxUk3TpPs51HudZ9n
HOdDuukttQznBVgZk/JmKa5RXD8EdtmCbOLCZuoA55059j1+i4yJwqKlK6L2TEVw0ke0lco7UrSh
gIFTNoCqRJq10XLexaufEjBRDANQ4OnlTiFQqMugcBd+8LfLIuFyEV7GANnUtKaXLytTVwKmqC7O
g26vAq8UWk3HkVeh17m6XioSk7gNOWqtNzcmkE2EO8qpOubWQDUBkxLq7H8HO5P+NP1T+KfUIf8D
HPGea0gUISqg1TRqyKc8sBjKebHFlGcwb2xabgzDa+1Xq5qg7OIrSPw6USuMac5Zun2o/XYSvUP3
tUZ94NGKZd6VHvYTdZHJkalpGKfcTnn2xK4rC2BYggP4UW9CmbpsNmt81vhiHqJwg+FHBuDCzunE
vGp0nT/FruVcHaD17TTRd7JaEBuYSFRBmxce1ee/Me5FeIagrUNLGuJBEepkCrVmbL8eFOc9SzC4
WeZyaHalA3SzMrfQhO4qztjJtchS3k8WQNIwKJlImYffARXF/wAjIHATTRF4knYXdFDfTfpqH0Av
kHXMrFA9PexsRGFCFVUlOxraDCx9sXeus8DJ951eM4Wg4qw6FUe93QxB0fJLgF+4l765v/3C+Ioh
R5UpkEix7pUO56FIMxcp05pvL0+TwfXZ49BO5Vvxb/jzdVT5gGuyIquaDuzY87PFTafSedh0LODm
bOCBvW5jIiQKyk5tbWWjOsIHC3RUjK2hRJ57jHlYoN8XjBHfnFFNr8S8DJQjyvDtApsPt7K6FDsN
/ZS7M/afFfnb3FNWn3bvyDALwciRnHLevrWpftQnj3RYQwpSLsN2h8QtKnPpPsoMc6WsPYinh/uz
Fq1Gbe9ojPNaza/cY5202mx9PwuZ5WdxBkQHTvX9g3wVt/23JKf0NVlazqPaQJKXj7IfPJL++4VI
v8NMvNJiB8vrL3kSQ3rl8O34walj08IeG0PMdkKL44VHW//STeaaHyYqB8BAyAjaZaK8qBJEwbTc
5kPjLDnNjHggvHkEH1lobGxmz1aoWZtTR0z4DQ8gpbx6InA8cZVfqh+21MhoQDbCiXhGmtRj7Wne
6kK/Q7nI5w1ZTIESTQeBRdzo0YnccqMAs6VvEqlfG4JCnHP1tc5jiWYqoYYupOJbOJ8pLziZHXoI
yI8Rc8Jt2FfoIiEiwutJRbPMAhjsup7yDW7pl0p23d2rgYL3m62Jgs70c5lWHzFVWRf7XZlZGOEL
QA/jJnH18UZgEIWFdX1gSvA+q6dTGrhBxqDv1Qzso1KQM26gFR/lHbtcAvbsSBf3s/LRafUVZVQc
/JNVfkflyT173nN6+ZNwwKZQRl7mtPOMnQAdCcfmpv4Cq/+cSNI7EOKwPhOvkG2CqNcWlB+z8xrw
AdbA8GHDiOHts2+Swia3X8YC22tIDVPGZgvNhkcdgryPOd3Px3UFd29q8TcgCHrO1P6hGNRYc2UQ
8QZDfEhts18/BlH8Emi30F7F63LoOalPRmc6IEkLeaA5P2tQhSZqbyr5CopgzG5Ty8nRtrFGvDlv
u5NKJnXjA3yVRRIccDT/8pdgLpCCIothdofz0i3ipWZsifxdHLtl5Fn3qxkffQ1xQ8zdHqiHb7/f
cofUdGpkxo1I6Q7u3XXmPhN06bp9Se05RngSJTBLzRCBZqOEvMePQHblkhWEOOZ2PUfak4PUDedk
l/Q+SHpzau50mcUV3ZK8/td9RKFE5P9ek1md5tmmBqnIStNib6JQ48FsPp8zUWlq96GPKsIMY+RV
Z9HSFOb7jyorrdpx0udMDqb7XivFNI1z25RcFT9jhVVUWf8DWUgNTaTliX5bONDgWSAPB98wQE4j
VZC04sUqIkIJ6lx29R3Pof0J1fwCD3iRngHBhVEG7A70qXTQIZkhDGJ1EAqDt4LDvy7pkk4qF2eZ
PFlt+wGLEr/hD8Bz1+XlMnFW3pqg+tZ4q7zDTLFtRq7907JyF13DpdZtszx44y71uoaG1b+mzGw5
Gu5SqbD+LfQnQt7bpVC+BiIzT8epindGxxeq3dSmXbiHDblMXotNoGptxktHOWMtnzxDxMZbHyO3
KLNoWZuyNd5gpXoOd+lkwlnGM9S6ttAlRrqENwTzN2N9LjGVsAygd/4JnneHYa0OJZjT6MknP0JV
2gnSaOJO0iYtyiTYLPcO7T3lgT4M5R2bSce/Hjhp4ic420wp5jD3slVP7pGuMckqK2emMHb74P63
S7/JbeqXwA2SciyPktzuufUqW/WIwtmkONH5PiotAhPUW0/a+INsNa41VJNOv4UYgPz6yMveoNMe
Ola1sxz+q+7/wohp6uE0FlGrBtUR2kHQnFJGr7837xPowxXpCx92Kv68vSDB7zdG3sTnEeyyc19R
Tc31KPWtP+NKvLc6I6HG1IsJdixXvHgHD23Gp3Dy2SWXmxRmDcDDMQ2o2wHQ5wdw1DscuclTRfHZ
2SH09aTRUfiZYt6uwmuK6DFqk1NRBSz+vIbYCQuoQCvzFqlmKqWIglpxhDcW1ZO7v+5zYBBO1TRh
ZXzsGe5S0PcXbky6AWBMjbz2K8NLC/Odwn02cfdbmVoK7ton0OxGbP1nyAeCBbRc2bqQ/hcbqIlw
lI3JSJCd5Qjq52obJoyOYOBY+5HERzPLHwfqQBW5dLzTtOQYhe29rompzILWnybZZRcWuRxVXo9N
4zjAbyJV1uEOM49Gc8HKWLNv33op9R97NaGZIQgEpGEo4wec6/BErWt+1wjaM9s86co02Ut95Mep
Ib4Fup3Ha34NLpTANOAdaFsU1dQX1+2rSf9PdWtzfjvLQZDiwxoBsJt29HeR7nOC6CInCcSZ43hc
27gjEnBFTD1u85z3tbHoMA4WXo+2CFR2TUzqlueisyZYLEicWzUULqDqGHrSye6tAoZWOaYv2yk/
zlh28c6hGxc1VF/ZQxwX0ETCcfSabGHsd19xck5RXbXLGUUwOSa6c7AhmYh1sBB+R/9entxZqLSs
boYuYgpkPHu+O5Loi715I7ETrP6xOlVYouisbcT2ozO+ZXtqallXT7LgSIMk1pB4D+5klEV3+KFe
veTXdkOnfNtN8RPWpQJk57bYnR7WwCh7I+xPZWK/UQ6mowkE1wjZE4Y72UFmQqA6VftgPf4TgCP3
CTe4UYYgIY+/iDtMNK5vuCBd0Yi2RcY5LS14A8ipjOAVrIUO2SfDxPQ/3xJCzfVqFlOSpDkX4hlj
C7RC5fUltUv7AbKfOWTrNrT+L3l0PHxZ0Cu7yUcUl201D8W3FH9gR3BdViNYp5rEE21VHUVbF8b9
7LKXQjCl1imalFoRWQuURIOHDtqdKuiPb/yRXo3m4zcoaRJTMlvMISKRxePbb9yWGS7SpZ1oEO6f
YcSUNx2ThfaZgNUqTXFJwuDcjw2tTmY3h7XO+MNc158KAMi7oqqu04430AFO22uYorwq9CxZ68/t
n/qpJvjsS3jLw8UxJ3vFtqvxkViSgngL5GW7z+cJkrw9cSPnrRtnvVaOlp70kNcITQIIIqEQFnsc
ViB8bLHYuM8w8yLCkFm/xwXvC8eU5Sb7Dcyqji961xX8fDXJqXZtlTY8xzDXj6K0QlWs6oeP46+z
P1vwdho2UHSXNT66SfYIvFwkWGGSmBYuRix3oMSqCc7GpxeCronJ3zBJ0Ldj5fWCCnEXADDdE3YS
ZAXHWo5apJkm+/F09RDFaBwbRzF/myKIJ1PlgPu26Il/BR/X04QzZTA5qwGCJCRKjxU9M8Lx5U8F
idD6TXCpXZdvVVeogyJ+igB1cyZsjp7cGWSQPSmIgeUv1CYBF//H6mw0wJ+GTBISTg8oXgm828et
8YKINxDx1cVMgPHkHXgOURNHjVCCsYp7GqY3CqMZQulPJDOYSutS5G/Wq/anOHz4OklAnr/PpcUP
A6p6ODgEfmPFSVcZDkVG7r7XzS7sVSmLjDlkPYLPYMQwpJ6Ne9QmUScSCdyxuhTmpH947TrOoGHe
onNkA5/50oXA23bPQCSBu6kcoexiCGTvNkTqwm6w6gER7rsONRzGZXMStdE208vs0MAubGdsxeLR
8Qhhl3VPp8h8NBD6dlz4nmrFoDnte8+uFoNuPCjcuJGSWOWFw97glNPJ+M6AY+czVN+fV50BhxBG
Sr9Xwe+Vy4o3yYMxsTdKuBHZtPZXdjjtoQKlbj2eYPDB6Pyd/5XU0hVmcCsl1y+k5MU8GOL63GjP
icZkMRv4ED97Se2hC3rGczFB6VH+CpPht3zJUZ/WpfKb7VJu4FVagn9RWM2odxVJr+jrRMWtDTIT
TXVMChpjMabfODm3mRFYY8J0TeHxskWLSwC9jGysdZCyndQJCPpEAOGuz0YVoUrHpEEvo4ViKFEs
yudJRRQlnSmUWXRuj0BHi9759BbrCjhnjh0ix/ct5M+YHshk1FJcSM92j044//BjiDTbgIi/Vw00
tE2k4MSda5Fk01UvNDuRsl/rwtvPiIeuPqboVx6qAZAQicJox5lNgpEn03mNMMKf/8tuf2RKxWKN
vZm/dsI6n32pIefjnwoP7xaTsbWwgdFRihflvPA42KVjC3MVrNd9SnoHhwsa3viQQxymKPEuWZay
n3LkShD4KlT+bcPwFK9B6GXxY9M05KDa1O25JBeDJ8Zyo/VM+64hR7c9qWJpOp5fVl4k9lmYqAVd
xnRq+YTUt7q25Mvl0RUHA2MPCC4z2pV9uTbf6G7uXg05jKgCuI+958ltwVBwaeiwzbD0xiAL/UoE
IUpyxuv0dpKT2HwEXi5GpSlOU6AWyfvZ3xFRAisqCvAJEGc/yzRQFAQ1V7Iom2Vxx2e7XX2A73ne
Dmv54aY/bjuaBJIUJL8N7xAxNtHL6YsIafuDG1kAMXEOHPMtEYHMmI9mnZMXElJzkg2KySen5bkl
XAqdqtIqz8KJjK2GsEWKkmJTfOwhfpmMFN7GHkVgEdGehcuaxxkw8JfkhDYeDuDlB0owtsp/NDJA
NX5UgcvnsPqnHuHAspXsPxDPOfsQfdEmEDwV53SGygH54BJ1Hg3HxJ+466GixStOV6DNwgWCD35g
cQXAeNoFkDAgWwFGO+dX4RY2+GaFe/Dzb9OVs+AFneqrdmwc756GvaMaHlM/Ihual2Eo615U0lxP
2j/SWK0WjJdT7zVZQohxyrRMkG2aA1A6SbMz0kZc+j6SQ4t5dqQ3K3suTh1EILt+D5Y25pTRYK0Z
ezwmYYbGHRrxA4Hz/0nB5WHdrzD5qtxIlm0E/LtSMM7lyIN+HH83lgCeAh5xujsggQhcWfUzMHoU
XBFiUPbXZyru74o2FOnvJl08QomJdgVVxDKJy/BoofkFRx39kD42YEL0702s8UxBRem9GbmZd/vT
75E+izWTMWbGJ5xOsfPVqhqtU2T9ov9mZB9i/FIAJixCiMVCxPRaNIzI0qN6C9IXiPf8t4I7VPAJ
3wxSFeBU6vEBIeCKwkFoLtvXZEkN+psRounXaGnxKoynh9jWZXJZ3pryibH/GZCXdNdgd0FNIRYj
FT73rruYoUXakMbWsGCf+Q8iAahp7HFw+5d0IHhwJ+PbKE/9HQOPG+McVi3YClYB6GfElbKF8cTA
bxG8OcEA6r2YkEwCqdR0xvgBZuD5Zx1J7vP585wluDsxv9LlqgWnIQZmRu5W/oITNpVhV0KtIa7k
gn12TJmBJKwt7xgE2agHVtBG3yolXvpRUbZH7kI2EJFMzqVIe6+QpzIXR9zboAexdGH89yXhzAK4
fQvUFtBGOXXhqOH8LNEgpksGE1cwVMpJd0U4aB7FImQtJBMX3ifdcE0j6V0BT3r/RyCm0IxU53DD
edrDpFZypDKXosgDHYGYstA6OosO0GXZavyRcKJMSB3hDzBmiw3ZoIdFnX47/neqz2hivVWAoKB7
ho+RT0bxFboVnHxeHeVt/JCaK+cz5AJfItQY4BtIULdIHdsmZlXEYxoUYTMXQEcXYo7DpKJQO8bc
ccHfiOcd5WMyYAohP3cBwFcHfWFmEtQap/MvZqGrBL/9WSdr3rFFzwZ6myAA8S+y+Y/r4RLwkmbJ
mM5E9kcc/bgN4LvOVIA3jkAhNTDbTjz20OWk+ivdCxPTQ4yjDbPrFzuEkALt0rlbPfdsF0dCpDG6
3iQoeWuZR5+udXgdZYohX0DhZb6481QTSi7hY6sR7B+UaA+fg8ED6fyo8+qgEv55Dc1xv3yAta03
MAgRLCrx2qs6xUH9a5rCkBzLwkUKDnXr8TIgBqKIaeq5SYeDGkDIAVquruFYNtjq+5EZfuMfzdMk
swkWgU+zSCcN4dbkty3HhODinUmapOM1PI1yzFKangOnWBJ4jxHPfyf/AatVcICUlp6Th0As4Yic
MJF/rKjyubZChpwKryjbqvkTPDFc6GGD8drPc62rwc3iPKa2jVfUpWMyj2v/HD5sGRH4Wlp9xSof
fEwSBIdU4XCW9wWZbQNycHBg3E0OvbEMBF/H8MaJj8wrD+Pi6zVZy/uvg+5FkjQ5qW8HGMElfsCB
JB7sKHlRkwg7iEsYhE7IvJzNSL7yrzoNFjcfBet4lRJbDo5o8yQ2fZyOYHpX4s7fqq11NW63cA+H
KfG9qJrssWYhp43azvZ7ngMUIeWOrK4to6KxTD6UXlxIK74e7Mgah+fb14l9HvvjQz15X3j7LJOG
/ah+GuIh4h5I+0lCfC4NlK4tmuRXZ9G4dNcZQOU/wrDXVC/S4WI0g1WqtQzKHZ8I7QxaUxLFxcBY
jFeQSWrtaclH4JPsOwbhq1XRNRh77y9MfkGQnIhghUt7HgH6/xhvHECsRh21a7ADZZCMHr4vy/ZS
hQRJeUB/FgAfVcDzT8j6jBnSM6JpOksiJwvpwVjzXrLPSRnAljlwXgGOsx2hVC0KzWbjoruKXXNu
brkqIxMiX+tceoLzPhfldoY+zUcHlJ8K4r5UWJXSTlxUarDYUGTlkWW7Jj2LhsL+u0OKvdM3vQ82
7ZcNrSdUvq2hFoAB4haZhrxgRdw62QdByjUeJuRJrjadepBoQ9YVwVJbATsmwcyLnsTQ1/GNORNQ
Ps+GSnwr/7OVoTlXbrVA9oNc9EKoCdV8OxCfl0nMkE5TQ/Ua0rzktAOLq3Jv0lAwoodYzaMLgcz7
8yOwizWVW/xqy/OyXjaRcWJyFnCzgmJpno5qr87RHWCMR4srKfs8J9lalfaI9FsL/4sD1kmTEp/Q
ddXVqyDH+kiH4x3PAEy5Zx1R8oFuauXva1n/zF58KlykglfqYTEfDWtQmabF0gSXNthLEQ+eLh+M
tq33OtrDEe7tq4BCMzpujZAugS+NXbXK0TXGCQVn1XTkr/wTaVg5QELL8gM4r+FRN/4l6TxG4ZXy
QNdqx4TL2h2QsAoLQv51exZ2uBZg8yWDJasT+XUn502rbmInETbW6I3gJ8Egiliyrm3lZyX8yRGg
jGi3jUto5TF0GHtQMjzlDk0ZeOzUHM/CvaPkrXmDMP0sEsbXE2vpOSCUppUkVVP404EHns3q8nr4
tjv+V2f5MNs1+RP9Ufp3kRTWTwovwycbGIGmk5rulOjqN2q0FxxAZw1M8aGTJURzmXJYMLIB54/B
txG8q9u3vlCVecCYM/3PnafPI4+IJXFD2WkQqTfvv15zZaxSzvhLlgGHncd5VQPJAv5lqEwy6J8U
67Mnle5lV8Vw+fG/bDYQwXK30H9pI3G50hcH+o2lCtXafc9VHG+zdduphxGlJnyFYeF0Ubfmf24Y
j4l60Bxi7+bhBmJ4NfJ/eK4Tmm2h3dro5K6bFZAZ0GDl1FOfxs9srb+V252s0NbV3Tf1UiAjKU7q
p81p+6LZc4P6kPhDApyIRQsZ+275/IbUaE0IA2p4a59Bn9YhkrOxLTvMOYgfHmT3NJZFZKlBqar8
ZFAcz3Zi8gG1YQ5XqHvgKnW1VU8bWPlbqCmwOTekxaYl9llAVRZ5xD9hejr5quj+FWzF73j9atSh
bCmXX6SwivbHzjYkD/uK8Xn5AqLxIJCEzNIwVDmmSXgc/IyCJgtDtbirmIfUWnnknPdF8be9E6E4
F0mqSHXNtJugYweYusQLalx4Gey51BfbZuGFiqniPg5I9/3ZaH5ZN2OpxRuGmS1G4yc+V6G6UPhH
AuxWDbjP++7jsKBF7UMU4TKOKMKOTVOR/wjLdjjvnky5ZqoAyyGR+cr30rme8hfvsCzc72rOszQq
6JRYLGhd0Z6EXcrqi3IvdFovbT0VqUrOFEtA9PC03McPE+ftT6F2YtO2x4iu7Fj0rfK63zuHbTqc
peqzl9qW684JgfAclOzO+hvKqDfTNEJo02jBaAm1xIHVBVoMMV26EJpBFV5GVHnAGx5cZ6SvutRH
HSUokTzYwvfSebcdhrO6/XpW4C2sRzD+2GR45CYAOLUF29GrwfRPgnrhVW85GonIMyHvKtHt8Jxz
n9XrunzjEAP/pbD40YJq/B1/seVpxwnG11fQxo5xSJBQtH7YEUzCzlC2HSmvGeZ/gS3Z/ZZULo9H
q8mWG/3biVgzMJRhceQcxUejR7ZTKHLISuU58L8okcrsZ03VPiom332n+GMTKA8O+Xm+hzZAJRf4
u9ZYBB1pVvmYcooDcqZkoiZ5rGhyUUi0wPT3Zdq5rCQfwsNpt7m5bsVJJcecnbsWyioJgu9Pr1DZ
KlYQMEFhrq4IzCAGOgKTCqc6KnLnSQqphXAVz6/n3IDsmPn+RupPptEjQd3b7fKLTT/MO6YZbemL
ndF6C4IzA93qvagEAa9Pmq4SS7QKBzWgb/Fy/eNApJPlis+NO1i//SHN45pXAzKU9e9s81GZfJ+n
I1NxaT/IPqjRuLkAX5tAMiQ/F0Yp5nlpGBcW52C75AsPjNI95OvB2C538vSoZADqKwmeaKgLKQxt
rcEPsjdlcyxpvRa1vYsb0OYhOyTci8c77OditDZeJRj41jSCu56ouU0ivvjFBhtjnZx8Hwm97QrH
Voi4hgcLbj2h5WfogMiSaulKBqoO0HnZbhFEuVPGpHBfdEYUx5W/DxhkghSVm/YRstgan1/VTUwf
z/BYgvDf3kx+AuVHvGvOHnARpGzqor9oyAmILKqpemg4Jf2MM0iPhq63JqRMTT/dD085PNKjdaqt
ps2EcHrgnuX3Td2v2q1GEgG4RPE+UI6qbpZWWCCzfGJk2u5U2UR1FYre0An4UoTYgyrGiL2MNdDV
b6JnRS5wFoMY3KY+A+hLFQZ1yVlcBMcwlSoWWdbV+7TwF/y+pVuSL+OaYZ2MhxHJ9cEJ5CNs0gQA
w6ZhJXG9TpkupQfTNLtrW7UDqtOktMEmF98LSY2C7IqGc8bjQnoeMluO89byZCRq4Vd4a1KgxpPI
tc7NS06slZn9cLF0Rqy7xhReEQwKHdZP93wdTALSZls2KkQnLOur1ZAOzGfwLf6J0glG8fiHT7h+
sxT/mhbkrVja9RAwfj9yPWqCr/2w6ppsqABgDmZp251aWXLf7iILs3w2p1gOV5uP/GW3JrgwLZkS
dh361oVG73OE6kEULV4SJHjtEOVwHnpXeB//BqU/NLb0+xKFB/9bnrD9HEmyc1gqLeNZpzdu9LNu
R7xhxxXe5BqxiFL8SRGHc00rPgfxbhdtTYxB7KFkDluOthnXi0NPt3iMlQ7tHPF5nuQx3u+h6vfa
NiYDkIMeRiQmCnfvR4puOWH2HNcCXDzphyFSpFMiewl4CJKlqzehvHfZNb5YW3D+MfVt+5JPofUs
ozjPAAM8ojarko6n6THsSoMMKmH6U2j5sljB3yvJFhUwxpr5+8rQaIAXgOllfqZD/KFLFUwbRUAH
qBD5Hn+rpgGyq+SBIYgOUQ2SaSS2iwY23gVloIxx7VlWhFHiQkQ6Fxr5z7B0mkfPzWUOF/uJI79D
HCPgMHX0Xmf7uGV3HhO3NqSFpjLZDv7Qq4lEZbu/OjZnk3ioYkqA0zmhwASrTNc4976vYMlqJ4OO
24fqUsbxDWDbr8qxQT3OBqwKTFeiwEjbpMOnzVrX9dWVKNsY3cjTXCK6S+pNe4qaowOoa5gIigmE
RwLZv0LVDatq0SKYx1/BOGOtEqiIWEStkP9mi85AZREXVG313t1+j42E4BT84JZsnrpl4XM3twCB
7Q1h/JQcGs/zqixvdtW7te69aTXyUgNCewD7cLi8YSJ2rvrKchOgREq5BxhrWhEfTb1UA1PSNdDi
ZFclhyK8A7o/hKwz1nJ4o2oF1/FtRCsoF7GrVf0oS96xiyOtIMG31yEhxuF+jDHr1qJDc77tvpZS
OxB1Z2fcvNMT7swnTfDbWcg1nkufX0I0g0g6ZgaDhdSIn+VYThmyf/Rjo6rll24bhS3zaqqtsoKJ
WTaKd77Q253yFsjxkGk2UbAhtF90+n9CAnOTOBIc6EukOxmIngkmoo0Y/2xbNcQCN68acZdRQfxQ
zUp87NGmChfYgVr8vk2qpjE5tQxKRtwy3ZS+SPXTcfYnpjZLCUJyMnRp1tOXODeYcsmWOLgiSJTl
E48Ib29KoB4flV56cc+HAghRzWC/sVo2t+7FWc9nrJbmf0jCpRSIsJX0Y/JgMWY41evoNBAgOu7j
Xs8heRfjQX5yq2xHnwM8gepcoveIk5KMM/09lBgf+f8VzwFFayaTP6jtQWo6m1+hv4XXIFIQMFQg
Shg7V7fJLAsmC3BWj8+9wO3a7Y6w+L6XS2DVeUMf/JNGz/Mz76/hp1G/wgSdmpuoKuxOO1I65C/f
ll3eVfIjpsIMKoqq8Q4m1yVx6anTaCI6deG9K2NsacorndHlPms3CIlefDn2FF6id4JkJrZHl3GW
lqwVMhudATdYXFGQNCXfi6z+QDF/tpvo7d0KVAZBJjke4x9aQ3rz2vw4csJ9ZDPXWAuc9/q8LEnP
zazyAyetpSDFfrwM5WX0ddh6fUOqR6eckf33qtrLKHbk32/WaiwfWlolMa7WJPoWqqbEQ3ONAGJ/
NUyixHoqvUF2u2TNm+BtrdMue4eKQ45OGEJyfi5O7OZE9UBgBqKNa5zPGY07SFygZq/3lts4EGaa
5IecY71rJEquvupUc0at5KuKDJ7I5msijvVGsYp/DRJQiuUodhEvzHEC5KGhizVd/fhE7vRZx61p
wq6Rb9LLFLncZef+yBw3s+tdX7i6EgpM1XosiZ3zgEtmI+8eg3gm5cFh10m5DgdhdPKrkpbiItyI
T5NmQNqhmRR1k9ssKEeaa+OhWXKWOo0hw+Z79wvQC05u3HzgXeZRBFLZlcElzyULLAxkXZc0jIRb
/AawZ49PJiXPxMphIuX8mA1d8pCh9l2J5fAFGMQcKizk4NLLi/wYK9nevRdberm0JXrTS3uyj/02
PL1S4sxnU8MxGjYEQ5Juxzwf+sJn/X6EdALURZYdIUizjavajCfTfuhR63AIl/jSEIGjznmpq/Iy
pBfM0y67/3T0ICw+fDrC06ykl3PtDFOjclE0Sc2w97zFB1OwkrGplF7iC70SHJzBuGpQ/LVhyZeQ
mQWlbYwXs1oCmdkjBkGN9CFFbqpdC9USVqUanB84AN56tVKZrgoUzSjYO2fz3LLWuH6qgB2UXNbr
+ZtcWMq6l8+8Er5au1WdO5MioxgRmN9Ka5P9aBAPDNwKItJvV6xx1s/OA1+6Fq1VJXmqMvLONYza
YcKVCe81jOxFwck1DTJlLyX+8l9td0MkRh7PoUmZZvzK6e4fVTz1AB8qx8A4mAq3UOoBLOV75x0F
ZXsb21KFSIOPzRU86jxtjojhxrgUWkDF3AafG60A7h7BvWG3Bj1SOPiRcj0MNK84UJW+U9V6PQQp
lSr8/SHsSblwFqBAMpIVOTxQ0eg1sgTacwoY/OriVFrKz7ROxX7X15e0CIS9QNm4gyhUzL6G2Yf7
WMwXiIQgY1/ft32cfuw/m/hTf3AnKe/U8OYw3Bih4ONnodUS7hPi9jAfxR3A7WyYxFg49zCeDrPW
7i0v3BLzOQtpBIr6Hc/NGARWt68a5Dww2L1nO+Lx5dFZKm3PnJ9Wi3EKNp2pVbPP7QQsagJroFgZ
g5c9YkOU7oaMzF6+MWBE5J76K3KTDpTkfHP3GuxbDpfLCtK8GdghUrYeF+Ms+o7d257Y8KJV5w0X
JYCCfA7NMp6W6+Qaq6pA0HBwys8p7TFbxvpG2fFXpxJSw2fhbJ5zEFrHv1/fulH5TVMKAPJh3555
TAeHEzNteL/GMbIh2swZ/Xgk7CaAsFlZSRKRpi58Ukq/BWJ8t8qR6CjiiNWv4DrsvQgI1utXwKj6
fNAhPZVeh2uyBL6kYiriSk3rv02A2XdEeQv3L/p+GvqnEag8h5pzzZMZnJDiAQZioN1etvXQ+t+a
NTgu1nwRZFP67dastFx2J+Md9dPsAASn/RcDleQ5K/YYnSL1G3HJCxBEu8srPpXKN7s/be8D5knN
uWnCJD/ecH5YGiHUkpDXAJXBNPT6Ng4ka2zjax6ZUUlmCv2qJRaKKIy/JG5JnWx1CX2L14a32Z4T
scAIwpzhromHy/yGT3l2GFYORBir0UP0SFButjVZ0kVdKw/QbEAx2UgCZbU5LfCmZeTIMb9a/Ybq
zP86+JyZ1SHJuASs8JJWOamk0ZE8e/dgTiN0mjIiUFcegs7x4E6zhBpyq9NIP49nWMX9db0JsR0k
oyG46h+zb50MNOs0Xg2so0ad6lHPArDT2DJdwBpJ40RtXypWfsHP3On4tkWV4IutKFnKGicBQrxi
JOtwguIT+Wh1eH0jjhVS91ZXnGHviOeJynGnga+DibB7oNQTtDdBLC3cvueI396QlUJwOtKQllOJ
D9b7WnF7as2vECF63bPUMccvXjeB03op2X6cpxUmQ8mwhvqGuJUoIM3LeDKfNbp01qMKDRg8vlXr
96p5TFXQxGbKVkfrisv5JBzy1crI80w+Rhzw4IkAy+2fOo4BrGonKfcEG9NrrKmlt4dy3uEeSvtd
ETPIYxnZCk7auq5Vg2TicEMlWx1zOxsFffWMI9L3K8naA9bNJPuNXt2ekcWoUtyK0Dld3f2BzFjq
7a+tR/zYFM8d6UeMScYRUduWCD9PV08/ZFsTaK/QSFs3qFRJgVjQ4BAo7dHNR3Xy9qHQjyajIaUy
YW6SiCAQGqnchksdppGN6PVrcY8nC5xZZv+DzOVwpaqEUH6fAZZb1MJUc/yHNCa0Yfe31FRG6PYL
jno0iZLcyIknbwtLb08CMYzcYFm6jck7pYNTNjtU6YQtrWHc6dBx9/doarZjgYOGH+LVDUwmXuHq
SdbpNJCP6t0GVHu3KvzTLnXGIS30Vpv4vNVwX92nHz5IiK8vVu2ColuDfunijn8gRT8rVKmQC7Uj
0xK2B/Xr49ZDC0abGgLMLW3OFE7JLOuuo+GK3GmDtw61BwzINnGT5K43cHvaFbuqja/gwg/BBF7l
WcBDPDSv6559tnbpOEVMgzDFOws7NrWLMItskwsgLlcQK7itEefqMVFVgvbaS5W6eYJtBbyk6OuH
A/C0TLvO1522pkr4K1+YtZ8vnOarSCEs1/g3jHUaNaC4SC8ykfzgRjxb1Wo9SDmA8kPhAO+g2nf0
J3VsztL/q8rUtjpNoaThKn8Me0ymF+wEd/UIIyy+mpdpZ4EcsfeCBULgf70k5F2QFFfFhl1JfQvl
x9zmrJuORL9WoqLDTt9/c0WOKhKorOFOemq+w/k7uc92EV/O9/LsYb1UEN/Q+5rkiapguqOyPxUQ
TLnnzkKMiYYZ/o3w76XnVW4S/4mlA3usAso3L17GJkr3IYiLKJnYh1A/A6efz/1RLAooSYPWFjG2
gXy5zWvLEFR8iOtU5k7+7ajNjVKZ5Mqz+T5ENUpfmEBpIDOOqKCrCq6kbNTnE8jBukafcaNspaKE
bgrZQiLVcrKriGr1aEpo4Lo3Z3Cu2Us1Z7E/ijTyMIfDmobodm/EcqV+ZdXPpdYjLh5rml5zX0Kb
aCYy+mCeqJTu2nxglmfaBXX8+O3iK0JRZrWrKYjj9POgOaYE+7u1XZNmvT83mNDwxJX+waNJwg9b
JoQuLYKHetN+mKaXN6AxO6yIwIoFML5tvy3e2FZ6FQ6VdtMJHDwCPdLO657KrJI7/KGIEsVcI7r4
inE97EgtzlM9idt3PnHnjtL/BirlPhIIAZD7IcqERRVsTO1wm4c0RZwd0cMHrkoypHkFAlntPPpT
TbhN4uH1fwnzL0xvNwofMSPAgoxJ/XEEx1rJcw7JItL5OS5cmAs/+HxyvJCkhfwDZ00m/IFmryXV
MBBHpGEn1GHY0Qc0i47W7UCnTQtlVpHgRmHIbcZmEjNLS+1BbnFOfrkbBykkYSzDK70hCweHk6rW
rYv8tO3o4XtU31ToAAyI1EVulZlCOh4b4aiWMP0B//NPt5Km2n2j8Hatw1Tqfulzf7zO4UEZqJgA
vROBAWwpVMZjDqFcErjAxJkeNMYcxlxjtvblUrghVvc784fZvurrYrtamwOmMprksX+XhVU7oKD5
bojmsEEKqdgIrhjhfXsjDegThBAiYeQf347veb4NbeWDiTpaXz/UYKIoPnlBNIn2fmrXaJ6kLQb3
vDH+D+/+AyHdYoWQUwTi+ose9Mn8YCOQCip0BF3+Rrpd8oYSY51p98ygSAGkQeIZ/XcvGhMGejrf
SRNKSH2p4JoddAqKe6WrOD/8BvLrRhPnbotrZrb6mL6yuctFKw+0tollb0mDeGKATr7a7cCAIDAt
dO/3j/TyYqbLU0/gFZ8/LW6StADxxIZMKN27heSvISNgRCH6HMXjcD4QNI2JMd1PRhmcYT/EKwVk
SijJWswcThtC6X+eI+wbjkeFqAhctr54FEy/4IX7MNi1frKQ0yWAXbKUm6VL0pmXWjyOnDDRrDJa
kw5RteCsjxOJOswkVup+CrwJY7YGXHbRQCQk2ouUfcuQh4JwlpzTesKh/+Qx7bAPx3p0UxkHQq5/
VhUlE5g68kCrbEAv/GMLpnSdNR4gPAgR1iC0Wb+nDSBv8eUeyOHTroTo9HchdfZYdOm7ge18V87R
AAPRhAy6lv23LuDD4x0pPpIGdwzBlpIQisDfK/ZKYs7eeMZAR9TNYIP9zDCnS6/AQ1jRq2xYGEjj
XognCjCAGHscPDam2DPZUFN4PdMZA5FXpNHhVgUc2pLChlwwem3ziGpRr6QOZTsEwb5uNfEcrh07
peelqGiv/6pIHculDg2q6+hp5mKp8aFRGrMic8LsIG+bJv50tiJwKPOVoASs/g80l0rZlJqaNzJW
v9p2XYCygTJ0/RZp+Rh394i0UMTkD5pCL9JWr6z5FiOGX0bEJQEpvhInOpE8KHSAQYs2y7HnhRRI
FPoG6vjTFxeJV9DwtUeHYlvS+FaLn1/l5mU5faIj6SlcSkQZ00r28z8kgw0lMiiaSvw9EtTy+qsC
y9Ugxub76rCC9iuYiZtA1OuWvceLp8d6jLYe5ZHfB7e0uL4vYdowTXKVHns5S0VLNeLayM95tRYy
2goBDKShsoIzxxmQYAYaL6Y+/CdghVFJvyMTFRzTZS6z2vT3dqe8kG/C430TcZPfoLDFz7m+Prnv
yf7JL9fvNhiqa80ljArN764kGzaf2zBIz0S5r8HnMw1sYNfxXdaLK2fiCwlXAsHO5EeZz1byKa3V
RP+B0Z+daAcUEqdbsUHKQbc0Tk9xGSIRJTippvqrOD+wfYoKqaHtbmgnomsDWBTSn3apXwGSSxeG
lg7ndjp5gANNThIDp3DO5rzx3ej1+dT8FWtCRQjvay+uEtqEKLaffDRSjR0yzAkGcMHXm9NCLAfD
37HF+znlUOMV00ySCct2l95EV/GUHNU8n0yGlUwykcDPn0801ZijCUbmBijmQ0MPfv6ziS9TOAsy
MUTrDoqa9LxT9wnKRj+ajr3z1+BfBtRwiILXWo6RAwVIxDQu25hZUKA0O1wDrUWhKqqKQzhEdWgE
8WHLm1zBrxW2GDl2Rj/Tm8S2lrD9sN89z01mb3iccyw6F+S6amXmDs7L9/OfmMoeT/zyVzO2PZXp
8qWIi9Qc+kouZnNuAa6bmAOA55d9zVLalp8n2OovoW+SFPpFWKbxU66CHF/YHP2jyQL2W7nIS8x2
vZhLqeikT6nUfoo5UsHXtmV2yfSRzbanhiUTmcmWt+kV8CVTuC0WRvdVYJyEx+FE/QDZvmdDQXKn
8sMDGEgE99on+MaeDfiZ/fyYja2PIOX/6GPooiinePpyhH54nDpZLrH9v1rmVZR8UpU7bbdb41LC
QOG7YS9+S1sl62XdeT9JpkQ30OmbL93ypOUb4bWus/B1risvqucogcUGIYTqU4eJQPkcqXghysUE
ZXuWA1rdIUDATZ/7xDKG/XHX194pjXr8TXFsyLBBuAqohZunAhRIYSUQkYIyZsZ8AdDk+LFKZ1Nc
Hm1I7m/z7RRcVpg0lcH7it1ShdbUi4nV2I8L3TqJ8cqFfchif6YIWAOBTq09setRR0KhiJ9v95R9
DQu2hEZhgwCzJCUvIUMPBQZZJHhIpr11Om7qCUyyjanqYoslT/4iPBElzD+ZtcuosyZuGaaqvTT4
5oCX9QI9Pe5u/K/+HPDKfFWx2+ff5bsWf2nBNEgyphGJmqJg2rC2nM3Hp+tBwXNwIsTOmvkrUauH
vaTNP3+8bBZYAgoit2Uia4PWiA2L7W//4T1Cvq8TdbvuACWlj1akCMtFX+JNdGRDE3V4WpjKeahX
gRABROX3bZ34dX2Kq5hyMMYXUe0KH1zObByXfhcP/bcdULEG2fxLTm30d1acBay1HxXAyZL4WKIA
IaqgckcfrSNGayQVSoyqzD8QcS64WyQausKjhL1Cg/nBc27wMgik6SgshESQNdC59cI/YklqWEsM
P1VQaPMpjhDeygqcucNe90Q7S+hcIj048ygx9NUHIXG1/zaIBasgtwSasimXA8wFNCZUheDJMmby
rJCcnosUWDcIpMjDw3rSUGsv9p6WZz343adOYC8rle1kQVf+JtFu46XVb+TqYkHLZeA8lUR5Ucyy
HlD34qlvoaGfICv9vDCwR1HKc2t5zI8Zl9mVjVQqhkgaPlOv9L1uCMsk0PORKzskBVrKn+WF4P4i
3nXVEmh+bwgnvQcpXjHKpYbT4028/pMIV6Gm4FHa7UgcTHrITMvrn6bCNrXzVW6D0qqqkax8Xwhi
TLy2GCSbIWvukBm1rcEws9huljlBYorImxoKubhFPj7TOzww6iOUB0NzG203cxTIDtD/g35irng4
xcsMbRVFCcsxmLVgUvH3uFF8xah5ePXi5M8n/k7EOQ8KZ/8tel+Q+CdVRPmqQjE2jNyHmPlKALeu
cT6ox70zPDo9xoQzTjkGzA9iNw+C6T4brXaFmkGfzgExLoATeyKG3dQYcseFVWM3xfGOagG98bD8
32zWLUdUR1zp22TG/xXu6Wailf+x1yLnTPdItkZY3k/Tb2VpxF2KZ9dMKBrUTm6Erkuhr+GtSx43
NdDjDKXWqZRDXrsIMTEhhPR0ocda9DGt0acyAls33RyPJKoaSoDEL5pdRHQk4gHCAlWIxFV2bgZj
KemOl+AMY2pxb/ZHNhET/igjn5arEDlSkTdkUKKhF1ANx8ZWLexia2dPs++pK7HO68hNMrDIJXcd
C0CiYtoNQO+4rGfcx+xWb0qyVXyocGz5pMs+4JyrHq16dhJZte5riihr6rpSCOQxWSEx6UtR97ZL
6RSa3W+hL02YHzWM77wEoW1LZTVvEs0D8XtZeEcCNODTngbSTQ+zhETW4UfUCCX1d+dcu47fw95D
ZiKdmY4JssslbCT1BsKnpU7gqXElXvdTapbHA4MgqHY4XcZGsIn+0sG/LxzAA/LflDk4ZOuICHCj
7EbxzqCjTYi8B1KIKANuKcWCARqNRbL4Y/tFwCdQaJnHzyu5VMPt/MSqKZRW4mqWIqaMGM9tG/Jk
owCSATP+9tVHpbVutZwrc5+sFCvfMDnBrimMhYUN8uqahOo+FpYGqalWs734DLLJTPDltkAIIVtB
m5iRgUk/xjl18aT574b8vAFPe8/LBHdjJjBh/5p+rzm18cXWM8EDb7o6Kt4rK7laizEnHXBIXS40
XvcggvZUTxDxWIhglAs34zMa+0AKNTiO7snEU2BJejyUtoTY6gFh6t59iJaXL80ujyUH8jZSqk6B
evChpq0CTzLTKQyYbAg+w8P9+3ZhLoGYVwBHyDhZ+7geEt5LQ+9Htl4P4UJ1bWHoqmC//7CkmhmC
sivglA5PZ+Iy+ANehpw2CRYGJOWpmKiuNrxdEeY5aytk4ovaOwvhev7QIVZXJux3ITnDUCHgUSTN
Wda72Rhl7/EBO/Nfj1681VwG7GfCZpMtZTK+W6yasoseu+BjC6N4H23IUzkhEbYXYy7G31Myc9+t
Iu4rW0vcDkH8Xju2HR9EHBpaTq6w8mTs75U2cIuRm2FFcTxIgfVbPwZ+mRvcLGxbE6El5a5y2N0M
yDkgiKVNwA5kLfus/W8zj29dkAfF54+z3OmpVEbsAIXbv7r9aTwD9OOz3ezXDY7GunFADv3TV2lQ
WUcPfpBCdp5SJh+WWwd+Qir/QYaIE/l/6pnAiEPgPm59/L+aKgRfFeb4s++m9kZYmqzvVWcdjwmE
HXQ2kGoICxGeOuEcAIEMBUTQ1ap/lJhXHZYxfPebk+7d8qGtO/7zc2JnLE1Gd6APEDjja60e11lK
31VWvbPheQkzRXqer+oQRJtx2+dUlMqYG+/nz/6VEbN0tGSlVsu6qisDoHpreQ2/FUm1sfhYZ5+X
M7t6jfiEr9rIzTAL5qxtsgmEsrBPMwZfLz9qqYr47GEClYnjfBh5FA1380jH2GIP0fB7QgKR361o
etznNivGp0LfaYnpjmyH/Nb5QYjiT+eSdPUh69cKls5a8Nbqoq1lC6EAvPDAyVzv4tVhYbfK0N/o
FMX8IvYW4mFJx0/9q5Ij0XCAJoOSJT5vsHdGH5a5xjzpMIk2xh6cb6Zq/TifNaE5K4rvGYPR0LwO
DLmTnXNEV+I9a+9ZmKkZA5l2E5e6t++a0o0p0XgbHQAcftK5tgrvNPm8aDfW5paiD7/U8QRDZXLi
Vx7h0qqSaJaBtxhp0a2g9x9Tk7Il1BRpWugsdfHkLKetJbTNhTkJnrIqATf/mTp08Is7O4B1ZxkP
cTFqBUq2/mKDxIYVlq9thcF8aR0HwWZKVM62OU5db3/MZbuRegjCTuPaCtobDMkjBnho607bhwdk
tTkUP6H4bppJyhA3NFbblMk1fSGY2pMT03vLvGTCMszC4RfESdjVskz0PzzLCz7RPOi/HzENMbs0
raQMvEHumdBFbuDURjuCTax2ST3AvXNjefJXME8B3SDcqAeqR7AaiK/fVLagg3qmUer92I4EGqAH
+9cAlWrYg/2mrkS01tFHyd2t/T9o0qK1FK2FG2duVAlRPl+Q1UF58hjZLe4vXX+l3DADxFVzDZvt
KjuEohRd652vBQKCZ2W5SqkjPaJtzrAAT1CCzwzoXa4oVPBMghzLkpmHX/4c7uzpQzEdn0AML0hf
ohALNix+EuHvxldHgWu42kd89HGMd35OcaIAyfx6YmEkYDq3n8NRtYCmq0O1Le2pqgxA76rRMFEG
vipYHsxb+uSVSSzZoSeFhYA9o0TtVTRhdvPaoyv/czeJSnOzc2lWAkJEWrfdmDU/yGuWR1bxk4Qj
z5VZeCGW8duFwDDo4KO4VTds5q3E5s/ucd45siFfczFVOQLiyj3lJqG3AKIF5qLKDh1BvbRxMD1C
ZKf7mZHfanCnTFp7H48tlV4iNUBjLDsBiApVopF0tNQDb8bmw+8yfB1GkCwxGx0TYqrbU03+V+pp
tovCVRfF8EsUezZQycsUxm2q8uHsC9E5aWaxAbDVIbcFgLsjbdWFw8gOexTHy30grmdzRXUPDhdm
/qSmS5rbBHX9fpG5xEw5WxKjEJjI0K0ZdeAceimV0tH0WVboXt98y9SAbDRtXCSG/2sQiF99m8ck
BVhzyE0/R673jMdur0DOhYOIMtnkoTQPwQBVCIImaKnXYpR9778WmjjZiT2xtqp209Td5ASP7exK
PGnQ3frYeP811iV8vRyqOyQ43cifmX+Uw+f1K+6EXTiEpMD7GfwTif/+E0FJBDyuTW4zU4Nz1E6A
ERgVzYnS3eTZ2u7+CJDyLH09rK0P9kZIw3XqJu9RHjb+j9UI/C28vdTFZkJV8WVRxhGgLERQY+4X
SO8RFdOc80t09pRF0XCfZOFx9lK+dBGeRpO26xPvFOo3emRi0pjJAmia4uIC9wZ399/SlooSRbxD
hdUsm8/FYEiEoQ5rvgBimURdWxbDD6VEKllO/ULAUNZnwhFyaI7Zt4LrPhy5y8VcQYGZVWim7zmX
KLkWx+QTPAk3TEC14dHXOVe9nbrPS/XEnYXIyxwJy5YyzoKpG7FBsm/No4cOuISqxHpD5DGcSOYP
i5+HxlMwMFEy58g8wqJCt5/S0rH+mSDSkrUI+evOUwNZXpZq2ZC+uGWp+qMKrr1MZp/J8AOfT1G0
1VVukDRpuaoF090/30ql6xy8NdcGiNy5juHIPkg+kfbueEoMawnqUzcA5zbRd8W+9yRvW00MKOhl
/sb3WdtOVfon5peDLasDec68/y8adMvasHONnv3jh9W/1Z6ggfst/ttEyqhGmG2E4AjJuiZJ/1+J
xmeF2Wt9as1gH/RvU9xXypLqVcP5Ev58POBCdR1cBBrqv87tH8JWNjwL/pae0QZrC868vH0er+JF
NHy46TdTututYgvNGJEWz9OJcYp/xyk9yoMxxVsZwv+8STDEh8frfEiHEKnHIhnXlBLFz8He8Wp0
2Yg5gFIL5BMcndZjAn3LNsO1RtR126CNXPpMSoYFxjrOr4BdziohME2Ou9+A0EZw3ij/CVMWi/1P
PXgaqatrHsNVv7bo9cwhGVt4we0ACXB9d82cvMX+rlo30QZOIR+riwggb7qfSaMQFhPCgahb5ouv
kZ6jyzUUB4SUIGCoMUXglimQsWaG9Y4m+yVFT4YvWC/Q+x4ThcjpgcB1ln7/2+84//h84eHe63do
tqB3Hke1e9j7d+17jSHnruDpk3TFabvy/jiSHxdcHz+TXxf7G6jxKd+6Wt2Shve2UFCRV1UNq1m0
BWLhPBuXTh+OJq7uB1DiFlK/SVRdeS4oFqC8YJ/LxfhcrhLGJ2YmgLcqos6Y7at0cx6Du/xb1Brm
nF+lkCx5nb+CsNEyKHII1g9Wacs+rae7faoKr2TkvjhAKK58J7D6kuNLWVswZoPW1rkrXjllHL+V
fR0Oip1Pcak6KoCTDggyQGvTBsx7+tIgsYoNuc+dkVEBODaO+x5CNG4dH9fqS2hsYtNGO4NBz8Va
wbw2y2shTg9KzG+WnP3GXzdyRXaoDRCj9ROA8cYPOcLhTNGwud9sJLjwcWBtXffjLC8NHZ9awWwq
qR1MXARNkn/cO8evotn5DSVHrgXj8xrWA8U6efO+LQ/R9oHCCoHgYkY5pznexxCq2MeoVsmiSrpL
7E6y805oSXo+iAzGZN6e9WI5ikN6gHG0HzkKZGZh7I8neaym690+9qn9EJmSuo7b7+eVaFLjvO+6
AJJD0n+4AJ1ziT5/+B+pkaVmvvj0kFd6D8hK/WDKB1iqB9pS6kEJqffOK3ssgMB3o7g2p1oThJt4
71mtrSDwbZKYmWFZMoqY6Pmgg6HX6moYeyiOgc7u7SIx6tfFj2Sn9GycDNzily9Q+n8c7JAOWZs4
St82S8U51r3kmkc6RvjSVTuuu6ywjjqT8kt5Noapf6gj8UVAfi0gTWsF6oju9aTxnUxfA0VzUZTg
hbtKEGiMBc6m2qNz3Y684b9GQybJFbCXPDWGUE+lnb8xktxGgL70pKeXKbB2SOCzhKZliy1ZVGpm
eAENZd63c77MqKuyb9HZGpjMWXRONaBW6RcL2WvmX9ihYQhB8aC+NN1KPOrHcz7P7aOo7+6qE98C
Xu5u1smDL4/8AgujL9IHwQte9emYX1NyFGOExWMJcd30W77v1ZgDp1Iw+oCFzzY+Wb4v+lQdl3ya
R0ZWhk+hVoaelgCuZcBJxpYtUX7yBkEUbtV19LJV3mSRAHddHtAA2xW3CFCdFiDhV8nGLUHCNALK
OTLdwqHlvPDTXbqNPppFZ1pjwHGXkfMIACtfG9YUeIcMwt8Wa+pIfg3e1qqshWVZbQzojV3VlsHY
TnqLp7oEmp8ftCSgSa2KdHiQdMD0zBo705ECK/q2EKKHEmrOdeOVGlFHCvXydG2UoyvJgGJOvABx
/I2bR+JqXA4SGFaBVcCypDL5BEstrqKRuviMIN5d4pYs1SNVS56Ta1o3rKGvAm7kIJw646hcKRTO
G8bwdgS45EpxFfeuDnPGsQE8s26NC7E2wIguFex/sQVJtgI9uvII7YisN5PD6rk7jdCnYhNc8GvK
HbBpHkksK/Cy/d6QbK5HGmCYUFLvg4oCmEerYsrqTxHFbfdvUBLBIg+Enni1KkO9jPAVGJVrpO+X
rotVdqU9TXfy7fDViiMU89oN74U2Zgs3kdEI2DujiV7gU1uq71HdJd6uOCnzT2jAhtwX1AK7g4hG
YRz7uVYnZInU6tjwUSBkSxI4MSCE8EofvMxqjwRtG0nLdwpoJrMlmYDKp3UKmmbzYxtE2ujFxBG1
pkGj+/nZjJA3aJ12bZAxfj3+9Efv4NdN+s22pOngjamTJ/EUNSObe6xNULxtOWHkRzJ4XAhqgvWQ
rewMW91wNeINz6XCkmJ7Wl78ybFcKOXRvHVc1id6PImN3w+fHbILLkshKrI90oij6+YTsQq7rVZs
WkQySbsBSmF2oe4Wv1vau/9dQqDas1cXcdOea9Co+RKsxZqwX+0tvpokEqXNB6NgfTLm70DJxcLa
/qwe1OH5p4vZGUwCRE39cfy4KwEivzAhf9kvtqQvyPIPEEfnm3/4uhhCzQfri5SZd9Iqj/cVWFWZ
+jf8oOb45Jo4nSNrwZYw1hD1/emt+7ai/nHTG6rvrVxEZqJQdl/buARwXNPSjiLRnx/tujOW3IO3
WRC0ZnA8WW1MAxBZTw7ZagIId4Yj5PaXNGz62AnZlyHYNbcSAV9/GuQy1fNHaH3PXPW/w/LyfDsn
Fw4dbxOrCaJ/L1+w29iOsCOSTieoIVKHurq9wJ1VLryhkTC/EsZ5+r1vmV+409R/IWN5S31vcSka
26Ul4S+O0x1JN3r0P+oj/bFs0XSdVr2B/kMcwvbcFRe3W2XsD3wJuLZdwlpslAMCc6fOCXmE97II
0EoflhVG/XQ6rTSWEdlRUMSTPmEwWuoOQVyI/cCDmngjTbHUFs4BvxXHSmlaKYXjVLPlnqdK53RU
6YpzHd+BsG+ynqwIJkJXXYmi4OXJNWFFjio6mtbpeEHXeynvxMJJSmR7U2mJS2eDBv15ejjhc8NB
idF3zrkTokn+ZdBboNPZAoQD5bQ7khk/7Gc9SmGm/2CZOAB+iNQ+2BU2vEm6ntwenMBoQfi9zgqf
dKcwCEsfcNQ5GOiaonEArW+2AJbjR5OEATLfsb+HzQdBdZ3TuvJo1jmpGrhtjVfTSuNj6R8uv8BR
hU5hi3xSf4Ei8+TSkEtW6ZRoDXcKvkMF2sDrxmPrBqEZ/s8RS4vBpwF3WMNxmDi4y5odzN0zRw2R
x875hdJt6CVbPBiMtuPevyaRKvDFe2nAjV+Tbo/UYWWx1ooTUYahPdmKkX6vts1dfFN26nm626Ot
F0kXsCD51vng+DPGXYUGqy6uSOvHgXr/ZTuJtNPN88Hclgy98ykz5pEiPLqlTbEJmSkdErwPHot9
8QAMxyV0qxWld/n178GIX0HdLyruyzzPIRz3LQXY+t2gb7T3TUA5Ywl9B3QF627fpx0kWVQmXr9a
M3/O9IL8h8biJriuYlocR0HIgm469CSh3kwf8qILCX86fgIsJaL2Brqd1FMWeE0R8H9RzJ5Q+M71
JIlRI4lSBhlFj93S7Ick7AzWdijcMsPW/x6e3zvnPkKrDBNz2oC3s+eLelfsiJ5qKdgX1lQgZ5Pz
FZ3BDa1p7zoKaqFziGVUncgr7+0W+W4pJfae0q/Xdg8sBDhEdMl2PgmISU+Euexvr4uTJp859K6Y
ar+/xFZdGnShNQoHnfGnFqcjOECebsCWup96I34cAq1Mrl6zaa6y786WSolRuK9fUmAMV19b6EKW
FDhMfAcqv6SvOYsHORyBJB23awfO7rPKoJV4NP0PeMxZyrdepOBesW/oC/CpYFjyQcnDuSUwrjIU
5Vtf9o2wfVROrB+Mw6iqNQ2/9JQBgw8wwaDbFH5qwIyRDinA7QLU3k+R7lQxcN/z9RFouTzZWNLc
zkhHerncnTu5pJpsGjEjoR/s05l4s6/VyK6Zp94U6w0iymaROl+qjHTSyVEoc8hjAogKUN0Xawts
yKX0u5f5+qaUvMMFv0f9SjKLhTSpbfNQv5gBFD7FTGWQuwdgiZhSZOzSZYH693isp1fXoxsvLm8j
YRmQqI98eeVxvTeeOZXCO02l0fmHxB+rqAnoZE92WTZ6Ih2/gf9Pt3tCEdOCdMp/CLTAiIyB8T3i
6j/pB0aOmigto72mt6DQLvNx/xK1yfo0kozzh/jTl+mw7CR9A9mTcXMelxUSzxGsKDnX97FfuiOW
K+aEg/ruS0zd1nwLFnOUaaAY4DdFG8ux4E4n86wIq66Wt/MpkzvcaQriUZU5Mnxa4oHWMTpsHLa3
/KuHIAjoddIoE6PERiCCJ013msAIkC3c/umrjUFfVPTCnfBuy/d+UwXEl6kvs717tL7GSfJ7EBIX
K+J1lC4+XrlaKoXk0Et8bYX9pj8EzLeg72P0gE70DkV5YIEmZNdKFAhxJrgFNXQOyvBjjrfv4h7c
eAVBG5cCvgSeK/T5BPFozZ1gN0xLI6lEkZ5XHF6CTt5ATZgmH/nl6SnhaE+l+IaAhL39ivLoGDxk
wXYANlwcwVWMm9Ma0qXZhSHu1TX6Q4F76cP5LZNfxoXG6QESanBv4paUsQ2TTsO0k0r+4F66d0xX
LDEja0NJFWwBTMDmrhO4ke9IwTLFpWuIWn9HyRwI8ep4L28iSB0TKUeYQ84NaHHojqyGYzOe66kF
aSAX67p4nrJiNXZ2oSNEET+ndavLhRgVB643qiRZSoj2bUFjiSgjfu9HFNEOQ4biNLDficD6SqnA
pkW7iaRudjiv3mBB7XeaidhbcSz8BEQJpln0rBUHLrCQ06ltcZwYM2m3Pf5o5q6HTMuDosWToyFD
Kg8qmIgedafS0eCj59C1wzU92UGZAc0gLRh2PQkAHGWt1aNl5ly813XZlU1rt1qJmkE3x8cLmWYx
eCuzAUAOxyWMgOyJR1JosrX4KtUeWb7dsCjDKyNa3R2ESQpfhwjPQvAC4HIU7GSjXx9zDJAnAAjX
ZdAzXNmBvx3UZtFUI6K4G4WLmEXoDO4shLxIHbl7UtIvblRVG2Nb5HGAV/T4nEwSrPdApcTsEuta
bAHmjZyIOI0ZjR6Q2X3ju9Q7OUYwOIgFTDLZiUTTuYOwkssfIcN3g8wju1ymPStjdN8FUdcAGOTT
hfioZBMePQvAh3+P4S8+SM/HNU6grs8bNgCaUIqTPJCeMHhWMkiIs9ltad1OOhHMnim3YHtkse09
cy2XUxJ7IcI4fOcMjOTrdHt/PfupMq2Lv5p6W0BlmZyDmPS2AD6eBg6dAAg+PPFtYqBwbrpjy7K1
DEBBxoWKD9uJ2LYd+5mltskokMTu3KV4Z03/3jq6ho8NLy3A+x9+PuaHDcfN+JLpn/7cZu2JC9WR
eiHqVzoZmNCWmSho09Npf2W+M3gEvi7u3DTwnQxPbHcReG2NkBzKFOQ5QcxC+C53bkG+JSl4RXhI
/hZIm4qMsvvueopQQv9Kmw7BUMIYFfStO+IApKM8/HiL9KDP+D86/nstslkqofwRF5Xq5Hl46B+p
VDORvx8sddS8OcFp8VOAIm3YkM7+kE1a1dyINIF8Nnb0+0YYBhB9hT45pMbsLSQCPrnNeK+vEn6/
qf2sfjf5jugcTNGuF63oyJ9Q8wLfotI7Wttooup4paFbjwc8TIgijYx8jtM6LhtglPM9V+/DUBBl
sa00jYrcSJGq8Pk7wpVdaLx71Y7Lb0BSSVIq1xfbkeA9PRI5ZFh63kNDyeS9dR0thtmUFoQsVFd5
MwESdzfTaz+oFPOjgMlSiUfkZ643tdbDL7B0/lhVb9mMobQyU5L5eZFKT2+efnV5lCbYb48psjKK
9fieEHQlF8+n6qK/2vvc+jRjJLT/+vGQB2EESp6+M8NsTaIUqhwvxQrq2rZ9L9c8dj+Yg5Rchjh5
zVgza42OEx35oySrCJt+a3B6ZNWc27B6LpoMrImSB714eyXSXqvX8i4+HOnsXCcfHBY/Hx5/3A83
IIEcgqAded78ZPU1VaABDeG9jhqd/sg0ZRun6x5hsYD8ooRPkC0a+cIMBd+l+ULXoMPjzUQD/nEK
qJm5j5D9WYOGa8Msk0boT5MniTq7pfe1jZxLH3gNfvH+pGjl1aRi8JlvkyHDuyatpmTI3v18Sf6V
gV8mkDnSeoSi2nQFIKDhXmVTqsRQCIZPVnzEUOdFM04m8XA2pwrjxxXtXJKepP0iQsRnm175OQDU
n6eWOF0r320vMb6sulhAIaEIvVykskZJDhJWMT7RY1XDBA5wNqUIBT05ZDReN/hcXgBxVsFAImmj
W+ybyDaeXnnJI9GMaHfViq3E2sx2FmF3PAjliz7QKHJjHOFBnAUg9bKPaLgtWleEF9NDHDcRfnC/
QCReSjTwWhi/AqOMdbWAP1R2BcRN6ybkFISCZlBaYKjoqtyf1eQQTf4Fuijc2WLmCwxfCz34ox+o
MXINOjdBMF0y4muzZXV4l21E/T1W81ew0yuXv+irHXtczCHfeYQM4gVe/P+omGsnXZPNS2tjSBVB
2uVtvYWEh/aq65LumXUYmaPW+0lD+MOXenYrSHb5wPPydt4hLYvDpFwvFnroMEDgFLXfQTxqTBKs
RETdLiWGPSr21yW3JlLVnkIgq2jV75TieYIJBT1dIYCDYlEZwZzxwXbwdFHiYe8y5vuX9LSAAlWa
01ZvdTDgH98wQAxuyztBxeawshu1RUhbI7AEytRy9Z3VaUkeB9FI5XIpmT4ecul7aSDJgghFkZd7
JUlOYze5JkO5TpQCpDOn3vs7lJ7ViceHUa0RDM5fGtDUm7SWIo0WMzFhu16cfDWLcsc3dlXBx7sM
XsNftaEpDlUsR66TUcl/9FbGLKlj/gWdx2m5uTwDGmFpAf5USjt1WJLSR3UyppFm4XNsUzbrQCa/
EqGMxKJYHHrW2WcR4XfiVrT4zSHsozkEQ8ARssAYO16jDLsLIppIOzMtbMoo/aMzS0jnOMqriib0
1lFZmGKIaAoqLrjmQNG4ECkbNdckTlNVBr6EzT820SoKFVIW2O/Gvt7pRtMTXcyf0l3Ume7zEUZ1
owyHNJYxPHtGYDKKRqr7pKXhOpwWFEkCR5xwhgjunh+Qz02V0c6kENvJrP2e1QZGtQQV0hZGe2x5
m/K0Iv8UZBEfaPNeRAjSHOm8LVWGr8sGRi3nLdcGkQsS4aNlPYC2yIpD1sf7QwLPI0tSB+zOPjie
vlucCaJa3qt779Zn6Cx98cX/inEqKctUdnuL2i/aq+Lbf9ePD3XN/4tcY5Dckm77bLNzmQMj80gB
X3MbjwRn/dhCQG+ZO/iNPZh/akgb3tKnxjDmjvHWPkpzLsEf5sImJzuTWtCLblCr6DB3QY4NNNHd
s2ifdMsSLCI8QsJxqcPydplk6uoSU9R+kzz9Dm1dfbzmhXOUiIg/yhlEha9PK3t/AJGPrCNSFXiL
20Fha/P0KhP6VPRch3UFfpLizbI2RMa/blHVmxRG8XABN/9Jl23wbqQ664qtRaLxPGeMsecCHeGj
GeXJxSG+Axm3POTPKj6DkVm0NxNkgMrGEI1qEPwWzdf9iho0WBxa7LyFp3lHQu8wzwIe8Bqr2hbM
E6P/ls4fyGsrexdE/0MYVb2v0/my7p7EVmhKyhSrkfMKyw7ZG3/SldjUa6l/dMPHKE89MvLsbX72
mpMNw95jXS4vdShjglIdVy4i0Mpz3fnj71ne5TZEx1QTuScxjqYpUUC8leVIHsyExgObl7rGTiI6
8PlK3o1R0cE5ajq2SDH6LN2XJ/Nd/rR7T67LKRJ6vW7CYM+ir2nmMhJrEOAM8eSNrzoZet2ylPmI
mZJjbnQFByNPDX0gQFCbw2JzpRgMdbWNwueIPV4bQXykjyPKKoHMxMoRV1CrUFzi5p42MiS+SrCp
RcKjrXytUs6XqQ9M2cT1C2VA34Wei+04YZeb6UYRc2BI8bTFW2FYmBbHg5Ic+15ycV6oY9bqh5a7
oqT8O3ghZaTO9tFBo7pgnUuKFIk1PRTvjIFfrEVjtGbpphP4Qs0O/ye3HkuYXDfqlAjvSHh7y4oB
8fMNiiPQMfKs4OM7gOea3ysd5zvkdI+7LKY/+wmBebBfRQgHAbpH8+iMa9l8HaYCuZYdDSWl0Sy1
4l3t2Ra26pVf0gqoEQ0U9Hfw6cm3RdyZDVn/LOIDVNTJNKM/Bk5NTritT4nRNCaz3L69UGfCEsgn
5aPgxUy6kMjYL1EyNE3DVufPI+dCAb4/TyAZwMGKd96HnGyexgL4GNgngoujWBrlA0m2UqbMy7VM
XGGhn13Cf0BGPkNrWu7X336MZuxEyqsqlED2EtWvFH3/xoasnbPoOo/wFhAbf+G3bVa2Wh2UciEr
BQUxkSaOHdPF4ET71Xi3ayG4q5UVUmSeZsMPAKPWzEUH92N5XPt64z54kWSBFCbfZDvE+fszpJB/
giZLujiEJGOLjjboyGdDawrFd+0KoIVnr6ocHHzLfVBY62QzxeCPMjZzJycHbDfsHjOUXEGlebsS
yATfu8V2jGE9fhMhflb5+mZtxm0wsb2IbSm7W8Pg9pmD6j2fXXjW0OPrEQmLeIn1lfLHZp197E80
SYLibRsf/F8QgoP+UA6aTigBEbqDOOJrydh8om+Br2FquKKgmPOjbkXydWzD+KI2Gj1zk8dMqB/L
IseNlP3a1utSgZLZE/24nQqCkPZFeskFpN4U3stu9K4jkNk4FQtChynCTfg3EpD9MLGUKGti0Zlf
oXQYpmGrgQ9A3WuZfy8rrbMeTr6x+3j6rOIlS+Y7E0nUTPh1g2i88WqUSy1F1CEUzcrJe3kc/8Dy
DHQoapANN+kZjobmO3X7ixHIJdOcIF8H7B+J1smFncbw5RgLKtWJrt3F0Iwtjd2fXDmAM/E6cAX6
cbhx9Cw6qUbLa5zVuFbIyrfsfdcLZos4mWd6xgWN6avGrWSQFB8Z+Q4Nk2r/B3DPmwaq7r8QKfxR
TzTuRpsT1fwP1hZV5OdRJLkb+mGTSMyoTfghlI035kYR1SQlz8PIl7qGIhamfCUF8TyC4aEZiAuL
i/1D2D4WR4AbyeUTMs8OiZ/hvDEoKLnywMuyGOTOfYkRoakctVIIdvmGsgSH8Dm3o1zLHEeOQ07M
uBD+d71Qrhzp78foO2rYYUL8D7eDr2jlVvDgaIfblcmRwga690RV4bPpQ6H4InZcDek5o+Drrr+A
uDehl6UxIJM0GUgXs2GdpWxy3pwrYsffPQeHt5cecUyyqEzymh16D8Wn6FAIl7I1FFP7wHIdaZCW
ubgXCqMjBZqUd/EpNqO/G1SA9O39hizlQC4lT5PRIRkdt/afLyAiG2CsRIQj/sfhR3pAPmyxeBB6
E7IvSAxJCMFxjXAzjRFT/j1UQV7E5ZS+oLJ1CDNQtDYTlP9QgurlF5a8AFj+kI8wrshaVMgQZzFR
cHBROX4yOZJLeEVAtbgC/fwRxdI/k6k2+q16MncDFDFZOuDS+4wXfjh2ousv6xK/IYstlVBXtAKm
Exhz4BBeUVJKJsshui2YYb+E4aKZgTq5eJnV3B7i9bCEBLQ+Op3q+npeRlwzZwwi4wjah1JW2F4t
Z5wGWUqO0pxC8fmTolrE2Da0HttS45XvwHUW498AEJKKWGNa4Osl6McmO0EfhRTbtGsApMWP4ri4
SCUX0sbbbAURzoYPZGOW28Wff0hmT24AbwDQq+4MikMnPpbeX2OmWHhWQt9N24TOQc+jA7paM011
N1iwRt6lG7MqQprvKh+NQOuYNwjk9103n8ihBOfJgv79HCAQWx9LVo7Yt44Pj/fYqqB1BlWTywU7
/OcyFUGIwUrTryXU7xMmvrjQwQfBW2bkdEri9KToujUMqcSz4r4KaBJmDYxznuc6jit3ygH87PJu
273YlT/QNtlUUBkxsZJO8z2ZJk5D3OfE056OscnHW5sNyX1py2iFSTzdmLEZRPqvn8DBsmuqxbv/
cBuwZYe4sqmjrxYAUhhuRXoU109c1HuGUheuvvXposqeW7bRJPtdDO5ifxzanSN7g/cXSotNCl4h
ylmQJwacxK8/ZiZpDTVWesFYWzCh3Uz17mpFdUY5M66Sr/3WBlEq6gTlUYeO5WV0FaD+5c79ERzj
9V6VF7A/thqi2fD2oEDcHCM4xmcq0oDVA0cF0WmVAf2yieda1gKOWL849S/Q6XLxBk8dHB7cQcju
QEo3Xos9xpMAatiiYQkjuV/fYNuZWB6FnUqxrI4oSwzABJUWt0DzsrRag8q7cyvVuvUNzxTzOZ1c
nS2DiSMdYqzjXcyuqAQBaW95A0Boo1SBs7QmbfGEPdTq3mZeM3vH7dijNwaYW6kSpFMlyoH1bPYQ
VCyb5FFlG0TY+qU5qzrywXnTVPOFlL3Nzxq7M+l7EI2EhaTiG2s2h+As84SNPnLupwRt0yKomyWj
tFDeZFqZmJwLX9kQcCt1S9caGFKjbc8JGGkMAP/kfJ5mCTditSF/9ohv1N3qcpFpmvUMpJpdy9JW
OcEOBcZ36/7wa9cuBdIuPGA7oDB0lt8KM9lE2B+TS0lVCKbhqco5hnf8uhy2RLbkYz3/Z7Rukhsm
SFfTjIxofqFKKrd/WD6HAV9mi3qwPesjq5dqUWMs0+cOBiKbw4shLKm2JQzcehmz8LPUmaMpp7fc
gn40itsxroBLpSE2e3hjOeoBwa/y/nTTlWnnc3yUDCLcZHnG3KojaElnUbMAd2250rJLOnA5zaeV
bV95XRoXcxp6JLcaDawNcP2GQO9uELxTWwZLvm2m3o/UMNsLUl60lPGZjsYk2aIaDqbA1E2pDHnG
rKuUs+Qhhr/AOHxLTBogEUBUkR6T6X8g1Mgtl1emo7ZlDti4LDVzqZY4iYXIO+D4SsrFMw936PYf
TzVpW/+zZyVMbFbgjU2qStNuV8Eco1rJ3E/yxoGd8ndeSpV+b0PZm9JcRGeZmbt40An5neHotUF7
g3F6k2sLBTFInVy+AdbocuEeWLBwyyHqh+6ewWNwg10DgMjByZ12zvDcLDzKcWYrz+Eb3vJzqoSF
McI1Dbz7qDSdyP3XNfm7v8yvfq8USFA+GR/xLz/NchmmyoVkav9sAkd+3YQLnyo85UySa2ul8RJn
oGB6EaEojUw9BAIW1La0vdaZyrbEJkw4wn2O8iPL0BSIxE0sWDdpRohdPAqWBG9H9/FBhN28fheQ
XUAv/sQxKhsIs9qw6hv1rj0ToWoW5r5lStn4xPNw+vNPN2OHfBa3fViyCEN1jUswrffXw4bTB11o
z/IFVrUxOyaQcAZe6IKTMIGFkaZ1mY6oIv04C7TX2/dwLL/4tQN9IzrUc5im6xs0x2ckrUJp+pw3
8Nbco7m+Xtpw3tL3P18k+2Q=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
