<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MPAMCFG_MBW_PROP</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">MPAMCFG_MBW_PROP, MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</h1><p>The MPAMCFG_MBW_PROP characteristics are:</p><h2>Purpose</h2>
        <p>Controls the proportional stride of memory bandwidth that the PARTID selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a> uses. MPAMCFG_MBW_PROP_s controls the bandwidth proportional stride for the Secure PARTID selected by the Secure instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>. MPAMCFG_MBW_PROP_ns controls the bandwidth proportional stride for the Non-secure PARTID selected by the Non-secure instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.</p>

      
        <p>Proportional stride is a relative cost of bandwidth requested by one PARTID in relation to the costs of the bandwidths requested by each other PARTID also competing to use the bandwidth.</p>
      <h2>Configuration</h2><p>
          The power domain of MPAMCFG_MBW_PROP is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
        </p><p>This register is present only
    when MPAMF_IDR.HAS_MBW_PART == 1 and MPAMF_MBW_IDR.HAS_PROP == 1.
      
    Otherwise, direct accesses to MPAMCFG_MBW_PROP are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
            <p>MPAMCFG_MBW_PROP is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The MPAMCFG_MBW_PROP bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#EN_31">EN</a></td><td class="lr" colspan="15"><a href="#0_30">RES0</a></td><td class="lr" colspan="16"><a href="#STRIDEM1_15">STRIDEM1</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="EN_31">EN, bit [31]
              </h4>
          
  <p>Enable proportional stride bandwidth partitioning.</p>

          <table class="valuetable"><tr><th>EN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The selected partition is not regulated by proportional stride bandwidth partitioning.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The selected partition has bandwidth usage regulated by proportional stride bandwidth partitioning as controlled by STRIDEM1.</p>
</td></tr></table>
            
  

          <h4 id="0_30">
                Bits [30:16]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="STRIDEM1_15">STRIDEM1, bits [15:0]
                  </h4>
          
  <p>Memory bandwidth stride minus 1 allocated to the partition selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>. STRIDEM1 represents the normalized cost of bandwidth consumption by the partition.</p>
<p>The proportional stride partitioning control parameter is an unsigned integer representing the normalized cost to a partition for consuming bandwidth. Larger values have a larger cost and correspond to a lesser allocation of bandwidth while smaller values indicate a lesser cost and therefore a higher allocation of bandwidth.</p>

          
            
  <p>The implemented width of STRIDEM1 is given in MPAMF_MBW_IDR.BWA_WD.</p>

          <div class="text_after_fields">
    
  

    </div><h2>Accessing the MPAMCFG_MBW_PROP</h2>
        <p>This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.</p>

      
        <p>MPAMCFG_MBW_PROP_s must be accessible from the Secure MPAM feature page. MPAMCFG_MBW_PROP_ns must be accessible from the Non-secure MPAM feature page.</p>

      
        <p>MPAMCFG_MBW_PROP_s and MPAMCFG_MBW_PROP_ns must be separate registers. The Secure instance (MPAMCFG_MBW_PROP_s) accesses the memory proportional stride bandwidth partitioning used for Secure PARTIDs, and the Non-secure instance (MPAMCFG_MBW_PROP_ns) accesses the memory proportional stride bandwidth partitioning used for Non-secure PARTIDs.</p>
      <h4>MPAMCFG_MBW_PROP can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0500</span></td><td>MPAMCFG_MBW_PROP_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0500</span></td><td>MPAMCFG_MBW_PROP_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
