# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TRABAJO.srcs/sources_1/new/24_counter.vhd" \
"../../../../TRABAJO.srcs/sources_1/new/dms_counter.vhd" \
"../../../../TRABAJO.srcs/sources_1/new/fdivider.vhd" \
"../../../../TRABAJO.srcs/sources_1/new/top_timer.vhd" \
"../../../../TRABAJO.srcs/sim_1/new/tb_top_timer.vhd" \

# Do not sort compile order
nosort
