

================================================================
== Vitis HLS Report for 'dedup_Pipeline_write'
================================================================
* Date:           Thu Oct 26 14:39:37 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.621 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|      493|  0.130 us|  4.930 us|   13|  493|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- write   |       11|      491|         7|          6|          6|  1 ~ 81|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      84|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     100|    -|
|Register         |        -|     -|      91|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      91|     184|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+---------------------------+---------+----+---+----+-----+
    |             Instance            |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+---------------------------+---------+----+---+----+-----+
    |uitodp_32ns_64_4_no_dsp_1_U1708  |uitodp_32ns_64_4_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                            |                           |        0|   0|  0|   0|    0|
    +---------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_6_fu_123_p2                   |         +|   0|  0|  14|           7|           1|
    |and_ln1821_1_fu_193_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1821_fu_187_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_117_p2             |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln1821_1_fu_173_p2           |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln1821_2_fu_144_p2           |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln1821_fu_167_p2             |      icmp|   0|  0|  11|          11|           2|
    |ap_block_state7_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln1821_1_fu_183_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1821_fu_179_p2               |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  84|          95|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  37|          7|    1|          7|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V              |   9|          2|    7|         14|
    |i_V_3_fu_66                       |   9|          2|    7|         14|
    |pre_reorder_data_buffer117_blk_n  |   9|          2|    1|          2|
    |write_out_data_blk_n              |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 100|         21|   20|         45|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |conv_i_i4_i_reg_239          |  64|   0|   64|          0|
    |i_V_3_fu_66                  |   7|   0|    7|          0|
    |i_V_6_reg_224                |   7|   0|    7|          0|
    |icmp_ln1027_reg_220          |   1|   0|    1|          0|
    |icmp_ln1821_1_reg_250        |   1|   0|    1|          0|
    |icmp_ln1821_2_reg_234        |   1|   0|    1|          0|
    |icmp_ln1821_reg_245          |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  91|   0|   91|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+------+------------+----------------------------+--------------+
|                 RTL Ports                 | Dir | Bits |  Protocol  |        Source Object       |    C Type    |
+-------------------------------------------+-----+------+------------+----------------------------+--------------+
|ap_clk                                     |   in|     1|  ap_ctrl_hs|        dedup_Pipeline_write|  return value|
|ap_rst                                     |   in|     1|  ap_ctrl_hs|        dedup_Pipeline_write|  return value|
|ap_start                                   |   in|     1|  ap_ctrl_hs|        dedup_Pipeline_write|  return value|
|ap_done                                    |  out|     1|  ap_ctrl_hs|        dedup_Pipeline_write|  return value|
|ap_idle                                    |  out|     1|  ap_ctrl_hs|        dedup_Pipeline_write|  return value|
|ap_ready                                   |  out|     1|  ap_ctrl_hs|        dedup_Pipeline_write|  return value|
|grp_fu_2914_p_din0                         |  out|    64|  ap_ctrl_hs|        dedup_Pipeline_write|  return value|
|grp_fu_2914_p_din1                         |  out|    64|  ap_ctrl_hs|        dedup_Pipeline_write|  return value|
|grp_fu_2914_p_opcode                       |  out|     5|  ap_ctrl_hs|        dedup_Pipeline_write|  return value|
|grp_fu_2914_p_dout0                        |   in|     1|  ap_ctrl_hs|        dedup_Pipeline_write|  return value|
|grp_fu_2914_p_ce                           |  out|     1|  ap_ctrl_hs|        dedup_Pipeline_write|  return value|
|write_out_data_dout                        |   in|  1024|     ap_fifo|              write_out_data|       pointer|
|write_out_data_empty_n                     |   in|     1|     ap_fifo|              write_out_data|       pointer|
|write_out_data_read                        |  out|     1|     ap_fifo|              write_out_data|       pointer|
|pre_reorder_data_buffer117_din             |  out|  1024|     ap_fifo|  pre_reorder_data_buffer117|       pointer|
|pre_reorder_data_buffer117_num_data_valid  |   in|     8|     ap_fifo|  pre_reorder_data_buffer117|       pointer|
|pre_reorder_data_buffer117_fifo_cap        |   in|     8|     ap_fifo|  pre_reorder_data_buffer117|       pointer|
|pre_reorder_data_buffer117_full_n          |   in|     1|     ap_fifo|  pre_reorder_data_buffer117|       pointer|
|pre_reorder_data_buffer117_write           |  out|     1|     ap_fifo|  pre_reorder_data_buffer117|       pointer|
|bitcast_ln1821_3                           |   in|    63|     ap_none|            bitcast_ln1821_3|        scalar|
|icmp_ln1821_7                              |   in|     1|     ap_none|               icmp_ln1821_7|        scalar|
|select_ln1035_8                            |   in|    64|     ap_none|             select_ln1035_8|        scalar|
+-------------------------------------------+-----+------+------------+----------------------------+--------------+

