
14. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\signal_generator.\enableA' from process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$6'.
