// Seed: 3931511900
module module_0;
  id_1 :
  assert property (@* -1'b0);
  always
  `define pp_2 0
endmodule
module module_1 (
    inout uwire id_0,
    input wire id_1,
    output tri1 id_2,
    output wire id_3,
    output wire id_4,
    input tri0 id_5,
    input supply1 id_6
);
  id_8(
      id_2, id_6.id_4
  );
  always begin : LABEL_0
    return -1;
  end
  assign id_3 = id_1;
  wire id_9;
  localparam id_10 = id_10;
  wor id_11 = -1;
  generate
    wire id_12;
  endgenerate
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_13(
      .id_0("")
  );
endmodule
