DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "I2"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 467,0
)
(Instance
name "I3"
duLibraryName "moduleware"
duName "nor"
elements [
]
mwi 1
uid 578,0
)
(Instance
name "I0"
duLibraryName "TIMER_Vhdl"
duName "BCDCounter"
archName "spec"
archFileType 10
elements [
(GiElement
name "prop_delay"
type "time"
value "5 ns"
)
]
mwi 0
uid 658,0
)
(Instance
name "I1"
duLibraryName "TIMER_Vhdl"
duName "BCDCounter"
archName "spec"
archFileType 10
elements [
(GiElement
name "prop_delay"
type "time"
value "5 ns"
)
]
mwi 0
uid 700,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2004.1"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "<TBD>"
)
(vvPair
variable "HDSDir"
value "<TBD>"
)
(vvPair
variable "SideDataDesignDir"
value "<TBD>"
)
(vvPair
variable "SideDataUserDir"
value "<TBD>"
)
(vvPair
variable "SourceDir"
value "<TBD>"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "<TBD>"
)
(vvPair
variable "d_logical"
value "<TBD>"
)
(vvPair
variable "date"
value "10/03/2019"
)
(vvPair
variable "day"
value "Sun"
)
(vvPair
variable "day_long"
value "Sunday"
)
(vvPair
variable "dd"
value "10"
)
(vvPair
variable "entity_name"
value "counter"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "JSmith"
)
(vvPair
variable "graphical_source_date"
value "10/03/2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_time"
value "11:24:05"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "JSmith"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "TIMER_Vhdl"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "<TBD>"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "<TBD>"
)
(vvPair
variable "library_downstream_SpectrumDataPrep"
value "<TBD>"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "counter"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "<TBD>"
)
(vvPair
variable "p_logical"
value "<TBD>"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:24:05"
)
(vvPair
variable "unit"
value "counter"
)
(vvPair
variable "user"
value "JSmith"
)
(vvPair
variable "version"
value "2004.1"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 154,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "8000,17625,9500,18375"
)
(Line
uid 12,0
sl 0
ro 270
xt "9500,18000,10000,18000"
pts [
"9500,18000"
"10000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "arial,8,0"
)
xt "5200,17500,7000,18500"
st "hold"
ju 2
blo "7000,18300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "hold"
t "std_logic"
o 4
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,4600,21500,5400"
st "hold     : std_logic"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "8000,18625,9500,19375"
)
(Line
uid 26,0
sl 0
ro 270
xt "9500,19000,10000,19000"
pts [
"9500,19000"
"10000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "4900,18500,7000,19500"
st "clear"
ju 2
blo "7000,19300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "clear"
t "std_logic"
o 1
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,2200,21500,3000"
st "clear    : std_logic"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "8000,20625,9500,21375"
)
(Line
uid 40,0
sl 0
ro 270
xt "9500,21000,10000,21000"
pts [
"9500,21000"
"10000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "5200,20500,7000,21500"
st "load"
ju 2
blo "7000,21300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "load"
t "std_logic"
o 5
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,5400,21500,6200"
st "load     : std_logic"
)
)
*7 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "46500,23625,48000,24375"
)
(Line
uid 54,0
sl 0
ro 270
xt "46000,24000,46500,24000"
pts [
"46000,24000"
"46500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "arial,8,0"
)
xt "49000,23500,50900,24500"
st "zero"
blo "49000,24300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "zero"
t "std_logic"
o 8
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,7800,21500,8600"
st "zero     : std_logic"
)
)
*9 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "46500,30625,48000,31375"
)
(Line
uid 68,0
sl 0
ro 270
xt "46000,31000,46500,31000"
pts [
"46000,31000"
"46500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "arial,8,0"
)
xt "49000,30500,50900,31500"
st "high"
blo "49000,31300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "high"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,6200,31000,7000"
st "high     : std_logic_vector(3 DOWNTO 0)"
)
)
*11 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "46500,17625,48000,18375"
)
(Line
uid 82,0
sl 0
ro 270
xt "46000,18000,46500,18000"
pts [
"46000,18000"
"46500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "arial,8,0"
)
xt "49000,17500,50500,18500"
st "low"
blo "49000,18300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "low"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,7000,31000,7800"
st "low      : std_logic_vector(3 DOWNTO 0)"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "8000,21625,9500,22375"
)
(Line
uid 96,0
sl 0
ro 270
xt "9500,22000,10000,22000"
pts [
"9500,22000"
"10000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "arial,8,0"
)
xt "4600,21500,7000,22500"
st "dat_in"
ju 2
blo "7000,22300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "dat_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 3
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,3800,31000,4600"
st "dat_in   : std_logic_vector(3 DOWNTO 0)"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "8000,15625,9500,16375"
)
(Line
uid 110,0
sl 0
ro 270
xt "9500,16000,10000,16000"
pts [
"9500,16000"
"10000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "arial,8,0"
)
xt "5700,15500,7000,16500"
st "clk"
ju 2
blo "7000,16300"
tm "WireNameMgr"
)
)
)
*16 (GlobalConnector
uid 113,0
shape (Circle
uid 114,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "12000,15000,14000,17000"
radius 1000
)
name (Text
uid 115,0
va (VaSet
font "arial,8,1"
)
xt "12700,15500,13700,16500"
st "G"
blo "12700,16300"
)
)
*17 (Net
uid 120,0
decl (Decl
n "clk"
t "std_logic"
o 2
suid 8,0
)
declText (MLText
uid 121,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,3000,21500,3800"
st "clk      : std_logic"
)
)
*18 (Grouping
uid 122,0
optionalChildren [
*19 (CommentText
uid 124,0
shape (Rectangle
uid 125,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "11000,44000,28000,45000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 126,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "11200,44000,20200,45000"
st "
by frodo on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*20 (CommentText
uid 127,0
shape (Rectangle
uid 128,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,40000,32000,41000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 129,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,40000,31200,41000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*21 (CommentText
uid 130,0
shape (Rectangle
uid 131,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "11000,42000,28000,43000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 132,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "11200,42000,20300,43000"
st "
Counter Block Diagram
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*22 (CommentText
uid 133,0
shape (Rectangle
uid 134,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,42000,11000,43000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 135,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,42000,9300,43000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*23 (CommentText
uid 136,0
shape (Rectangle
uid 137,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,41000,48000,45000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 138,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,41200,46700,43200"
st "
This block diagram implements a counter by using 
two instantiations of the BCDCounter HDL view
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*24 (CommentText
uid 139,0
shape (Rectangle
uid 140,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,40000,48000,41000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 141,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,40000,36600,41000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*25 (CommentText
uid 142,0
shape (Rectangle
uid 143,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,40000,28000,42000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 144,0
va (VaSet
fg "32768,0,0"
)
xt "14250,40500,20750,41500"
st "
Mentor Graphics
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*26 (CommentText
uid 145,0
shape (Rectangle
uid 146,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,43000,11000,44000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 147,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,43000,9300,44000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*27 (CommentText
uid 148,0
shape (Rectangle
uid 149,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,44000,11000,45000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 150,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,44000,9900,45000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*28 (CommentText
uid 151,0
shape (Rectangle
uid 152,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "11000,43000,28000,44000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 153,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "11200,43000,21800,44000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 123,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "7000,40000,48000,45000"
)
oxt "14000,66000,55000,71000"
)
*29 (Net
uid 264,0
decl (Decl
n "zero1"
t "std_logic"
o 10
suid 9,0
)
declText (MLText
uid 265,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,10400,25000,11200"
st "SIGNAL zero1    : std_logic"
)
)
*30 (Net
uid 276,0
decl (Decl
n "zero2"
t "std_logic"
o 11
suid 10,0
)
declText (MLText
uid 277,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,11200,25000,12000"
st "SIGNAL zero2    : std_logic"
)
)
*31 (Net
uid 444,0
decl (Decl
n "carry_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 9
suid 11,0
)
declText (MLText
uid 445,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,9600,35000,10400"
st "SIGNAL carry_in : std_logic_vector(3 DOWNTO 0)"
)
)
*32 (MWC
uid 467,0
optionalChildren [
*33 (CptPort
uid 458,0
optionalChildren [
*34 (Line
uid 462,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,36000,11000,36000"
pts [
"11000,36000"
"9000,36000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 459,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "11000,35625,11750,36375"
)
tg (CPTG
uid 460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 461,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12164,35595,13964,36595"
st "dout"
ju 2
blo "13964,36395"
)
s (Text
uid 476,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "13964,36595,13964,36595"
ju 2
blo "13964,36595"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 9
)
)
)
*35 (CommentGraphic
uid 463,0
shape (PolyLine2D
pts [
"9000,36000"
"9000,37000"
]
uid 464,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "9000,36000,9000,37000"
)
oxt "7000,7000,7000,8000"
)
*36 (CommentGraphic
uid 465,0
shape (CustomPolygon
pts [
"8000,37000"
"10000,37000"
"9000,38000"
"8000,37000"
]
uid 466,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "8000,37000,10000,38000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 468,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,35000,11000,38000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 469,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 470,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "10450,35695,15250,36695"
st "moduleware"
blo "10450,36495"
)
*38 (Text
uid 471,0
va (VaSet
font "arial,8,0"
)
xt "10450,36695,12150,37695"
st "gnd"
blo "10450,37495"
)
*39 (Text
uid 472,0
va (VaSet
font "arial,8,0"
)
xt "10450,37695,11450,38695"
st "I2"
blo "10450,38495"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 473,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 474,0
text (MLText
uid 475,0
va (VaSet
font "arial,8,0"
)
xt "2000,29000,2000,29000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*40 (MWC
uid 578,0
optionalChildren [
*41 (CptPort
uid 541,0
optionalChildren [
*42 (Line
uid 545,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "45908,24000,46000,24000"
pts [
"46000,24000"
"45908,24000"
]
)
*43 (Property
uid 546,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*44 (Circle
uid 547,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "45000,23546,45908,24454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 542,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "46000,23625,46750,24375"
)
tg (CPTG
uid 543,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 544,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "47173,23502,48973,24502"
st "dout"
ju 2
blo "48973,24302"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 8
)
)
)
*45 (CptPort
uid 548,0
optionalChildren [
*46 (Line
uid 552,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "40000,23000,41589,23000"
pts [
"40000,23000"
"41589,23000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 549,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "39250,22625,40000,23375"
)
tg (CPTG
uid 550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 551,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "36900,22425,38700,23425"
st "din0"
blo "36900,23225"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 10
)
)
)
*47 (CptPort
uid 553,0
optionalChildren [
*48 (Line
uid 557,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "40000,25000,41589,25000"
pts [
"40000,25000"
"41589,25000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 554,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "39250,24625,40000,25375"
)
tg (CPTG
uid 555,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 556,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "36900,24400,38700,25400"
st "din1"
blo "36900,25200"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 11
)
)
)
*49 (CommentGraphic
uid 558,0
optionalChildren [
*50 (Property
uid 560,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"41000,26000"
"41000,26000"
]
uid 559,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "41000,26000,41000,26000"
)
oxt "7000,10000,7000,10000"
)
*51 (CommentGraphic
uid 561,0
optionalChildren [
*52 (Property
uid 563,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"41000,22000"
"41000,22000"
]
uid 562,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "41000,22000,41000,22000"
)
oxt "7000,6000,7000,6000"
)
*53 (CommentGraphic
uid 564,0
shape (Arc2D
pts [
"41000,22004"
"43263,22521"
"45000,24000"
]
uid 565,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "41000,22003,45000,24000"
)
oxt "7000,6003,11000,8000"
)
*54 (Grouping
uid 566,0
optionalChildren [
*55 (CommentGraphic
uid 568,0
optionalChildren [
*56 (Property
uid 570,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (CustomPolygon
pts [
"41000,25998"
"41000,22000"
"42183,22211"
"43952,23156"
"45000,24000"
"43048,25132"
"41000,25998"
]
uid 569,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
lineColor "32768,0,32768"
fillStyle 1
)
xt "41000,22000,45000,25998"
)
oxt "7000,6000,11000,9998"
)
*57 (CommentGraphic
uid 571,0
optionalChildren [
*58 (Property
uid 573,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (Arc2D
pts [
"41000,22000"
"41763,24001"
"41000,26000"
]
uid 572,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
fillStyle 1
)
xt "41000,22000,41762,26000"
)
oxt "7000,6000,7762,10000"
)
]
shape (GroupingShape
uid 567,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "41000,22000,45000,26000"
)
oxt "7000,6000,11000,10000"
)
*59 (CommentGraphic
uid 574,0
shape (Arc2D
pts [
"45000,24005"
"43449,25394"
"40996,25998"
]
uid 575,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "40996,24005,45000,26000"
)
oxt "6996,8005,11000,10000"
)
*60 (CommentGraphic
uid 576,0
shape (PolyLine2D
pts [
"45000,24000"
"45000,24000"
]
uid 577,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "45000,24000,45000,24000"
)
oxt "11000,8000,11000,8000"
)
]
shape (Rectangle
uid 579,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "40000,22000,46000,26000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 580,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 581,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41500,25000,46300,26000"
st "moduleware"
blo "41500,25800"
)
*62 (Text
uid 582,0
va (VaSet
font "arial,8,0"
)
xt "41500,26000,43000,27000"
st "nor"
blo "41500,26800"
)
*63 (Text
uid 583,0
va (VaSet
font "arial,8,0"
)
xt "41500,27000,42500,28000"
st "I3"
blo "41500,27800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 584,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 585,0
text (MLText
uid 586,0
va (VaSet
font "arial,8,0"
)
xt "34000,16000,34000,16000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*64 (Panel
uid 605,0
shape (RectFrame
uid 606,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "4000,13000,52000,39000"
)
title (TextAssociate
uid 607,0
ps "TopLeftStrategy"
text (Text
uid 608,0
va (VaSet
font "arial,8,1"
)
xt "5000,14000,7800,15000"
st "Panel0"
blo "5000,14800"
tm "PanelText"
)
)
)
*65 (SaComponent
uid 658,0
optionalChildren [
*66 (CptPort
uid 625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,17625,19000,18375"
)
tg (CPTG
uid 627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 628,0
va (VaSet
font "arial,8,0"
)
xt "20000,17500,22200,18500"
st "cnten"
blo "20000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "cnten"
t "std_logic"
o 1
)
)
)
*67 (CptPort
uid 629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,18625,19000,19375"
)
tg (CPTG
uid 631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 632,0
va (VaSet
font "arial,8,0"
)
xt "20000,18500,22100,19500"
st "clear"
blo "20000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "clear"
t "std_logic"
o 2
)
)
)
*68 (CptPort
uid 633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,19625,19000,20375"
)
tg (CPTG
uid 635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 636,0
va (VaSet
font "arial,8,0"
)
xt "20000,19500,21300,20500"
st "clk"
blo "20000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*69 (CptPort
uid 637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,20625,19000,21375"
)
tg (CPTG
uid 639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 640,0
va (VaSet
font "arial,8,0"
)
xt "20000,20500,21800,21500"
st "load"
blo "20000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "load"
t "std_logic"
o 4
)
)
)
*70 (CptPort
uid 641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,21625,19000,22375"
)
tg (CPTG
uid 643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
font "arial,8,0"
)
xt "20000,21500,25000,22500"
st "dat_in : (3:0)"
blo "20000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "dat_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
)
)
)
*71 (CptPort
uid 645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,22625,19000,23375"
)
tg (CPTG
uid 647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 648,0
va (VaSet
font "arial,8,0"
)
xt "20000,22500,25700,23500"
st "carry_in : (3:0)"
blo "20000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "carry_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
*72 (CptPort
uid 649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,17625,33750,18375"
)
tg (CPTG
uid 651,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 652,0
va (VaSet
font "arial,8,0"
)
xt "27200,17500,32000,18500"
st "count : (3:0)"
ju 2
blo "32000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
)
)
)
*73 (CptPort
uid 653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,18625,33750,19375"
)
tg (CPTG
uid 655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 656,0
va (VaSet
font "arial,8,0"
)
xt "30100,18500,32000,19500"
st "zero"
ju 2
blo "32000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "zero"
t "std_logic"
o 8
)
)
)
]
shape (Rectangle
uid 659,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "19000,17000,33000,24000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 660,0
optionalChildren [
*74 (Text
uid 657,0
va (VaSet
font "arial,8,1"
)
xt "26150,23000,28250,24000"
st "spec"
blo "26150,23800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 661,0
va (VaSet
font "arial,8,1"
)
xt "26150,20000,31550,21000"
st "TIMER_Vhdl"
blo "26150,20800"
tm "BdLibraryNameMgr"
)
*76 (Text
uid 662,0
va (VaSet
font "arial,8,1"
)
xt "26150,21000,31850,22000"
st "BCDCounter"
blo "26150,21800"
tm "CptNameMgr"
)
*77 (Text
uid 663,0
va (VaSet
font "arial,8,1"
)
xt "26150,22000,27150,23000"
st "I0"
blo "26150,22800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 664,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 665,0
text (MLText
uid 666,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,16200,35500,17000"
st "prop_delay = 5 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "prop_delay"
type "time"
value "5 ns"
)
]
)
ordering 1
connectByName 1
archName "spec"
archType 2
archFileType "VHDL_TEXT"
)
*78 (SaComponent
uid 700,0
optionalChildren [
*79 (CptPort
uid 667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 668,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,30625,19000,31375"
)
tg (CPTG
uid 669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 670,0
va (VaSet
font "arial,8,0"
)
xt "20000,30500,22200,31500"
st "cnten"
blo "20000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "cnten"
t "std_logic"
o 1
)
)
)
*80 (CptPort
uid 671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,31625,19000,32375"
)
tg (CPTG
uid 673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 674,0
va (VaSet
font "arial,8,0"
)
xt "20000,31500,22100,32500"
st "clear"
blo "20000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "clear"
t "std_logic"
o 2
)
)
)
*81 (CptPort
uid 675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 676,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,32625,19000,33375"
)
tg (CPTG
uid 677,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 678,0
va (VaSet
font "arial,8,0"
)
xt "20000,32500,21300,33500"
st "clk"
blo "20000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*82 (CptPort
uid 679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 680,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,33625,19000,34375"
)
tg (CPTG
uid 681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 682,0
va (VaSet
font "arial,8,0"
)
xt "20000,33500,21800,34500"
st "load"
blo "20000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "load"
t "std_logic"
o 4
)
)
)
*83 (CptPort
uid 683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,34625,19000,35375"
)
tg (CPTG
uid 685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 686,0
va (VaSet
font "arial,8,0"
)
xt "20000,34500,25000,35500"
st "dat_in : (3:0)"
blo "20000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "dat_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
)
)
)
*84 (CptPort
uid 687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 688,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,35625,19000,36375"
)
tg (CPTG
uid 689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 690,0
va (VaSet
font "arial,8,0"
)
xt "20000,35500,25700,36500"
st "carry_in : (3:0)"
blo "20000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "carry_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
*85 (CptPort
uid 691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 692,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,30625,33750,31375"
)
tg (CPTG
uid 693,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 694,0
va (VaSet
font "arial,8,0"
)
xt "27200,30500,32000,31500"
st "count : (3:0)"
ju 2
blo "32000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
)
)
)
*86 (CptPort
uid 695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 696,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,31625,33750,32375"
)
tg (CPTG
uid 697,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 698,0
va (VaSet
font "arial,8,0"
)
xt "30100,31500,32000,32500"
st "zero"
ju 2
blo "32000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "zero"
t "std_logic"
o 8
)
)
)
]
shape (Rectangle
uid 701,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "19000,30000,33000,37000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 702,0
optionalChildren [
*87 (Text
uid 699,0
va (VaSet
font "arial,8,1"
)
xt "26150,36000,28250,37000"
st "spec"
blo "26150,36800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 703,0
va (VaSet
font "arial,8,1"
)
xt "26150,33000,31550,34000"
st "TIMER_Vhdl"
blo "26150,33800"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 704,0
va (VaSet
font "arial,8,1"
)
xt "26150,34000,31850,35000"
st "BCDCounter"
blo "26150,34800"
tm "CptNameMgr"
)
*90 (Text
uid 705,0
va (VaSet
font "arial,8,1"
)
xt "26150,35000,27150,36000"
st "I1"
blo "26150,35800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 706,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 707,0
text (MLText
uid 708,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,29200,35500,30000"
st "prop_delay = 5 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "prop_delay"
type "time"
value "5 ns"
)
]
)
ordering 1
connectByName 1
archName "spec"
archType 2
archFileType "VHDL_TEXT"
)
*91 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "10000,18000,18250,18000"
pts [
"10000,18000"
"18250,18000"
]
)
start &1
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12000,17000,13800,18000"
st "hold"
blo "12000,17800"
tm "WireNameMgr"
)
)
on &2
)
*92 (Wire
uid 29,0
optionalChildren [
*93 (BdJunction
uid 454,0
ps "OnConnectorStrategy"
shape (Circle
uid 455,0
va (VaSet
vasetType 1
)
xt "13600,18600,14400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "10000,19000,18250,32000"
pts [
"10000,19000"
"14000,19000"
"14000,32000"
"18250,32000"
]
)
start &3
end &80
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12000,18000,14100,19000"
st "clear"
blo "12000,18800"
tm "WireNameMgr"
)
)
on &4
)
*94 (Wire
uid 43,0
optionalChildren [
*95 (BdJunction
uid 452,0
ps "OnConnectorStrategy"
shape (Circle
uid 453,0
va (VaSet
vasetType 1
)
xt "12600,20600,13400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "10000,21000,18250,34000"
pts [
"10000,21000"
"13000,21000"
"13000,34000"
"18250,34000"
]
)
start &5
end &82
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12000,20000,13800,21000"
st "load"
blo "12000,20800"
tm "WireNameMgr"
)
)
on &6
)
*96 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "46000,24000,46000,24000"
pts [
"46000,24000"
"46000,24000"
]
)
start &41
end &7
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,23000,61900,24000"
st "zero"
blo "60000,23800"
tm "WireNameMgr"
)
)
on &8
)
*97 (Wire
uid 71,0
optionalChildren [
*98 (BdJunction
uid 274,0
ps "OnConnectorStrategy"
shape (Circle
uid 275,0
va (VaSet
vasetType 1
)
xt "37600,30600,38400,31400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33750,31000,46000,31000"
pts [
"46000,31000"
"41000,31000"
"33750,31000"
]
)
start &9
end &85
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "43000,30000,44900,31000"
st "high"
blo "43000,30800"
tm "WireNameMgr"
)
)
on &10
)
*99 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33750,18000,46000,18000"
pts [
"46000,18000"
"41000,18000"
"33750,18000"
]
)
start &11
end &72
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "43000,17000,44500,18000"
st "low"
blo "43000,17800"
tm "WireNameMgr"
)
)
on &12
)
*100 (Wire
uid 99,0
optionalChildren [
*101 (BdJunction
uid 456,0
ps "OnConnectorStrategy"
shape (Circle
uid 457,0
va (VaSet
vasetType 1
)
xt "11600,21600,12400,22400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,22000,18250,35000"
pts [
"10000,22000"
"12000,22000"
"12000,35000"
"18250,35000"
]
)
start &13
end &83
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12000,21000,14400,22000"
st "dat_in"
blo "12000,21800"
tm "WireNameMgr"
)
)
on &14
)
*102 (Wire
uid 116,0
shape (OrthoPolyLine
uid 117,0
va (VaSet
vasetType 3
)
xt "10000,16000,12000,16000"
pts [
"10000,16000"
"12000,16000"
]
)
start &15
end &16
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 119,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12000,15000,13300,16000"
st "clk"
blo "12000,15800"
tm "WireNameMgr"
)
)
on &17
)
*103 (Wire
uid 266,0
optionalChildren [
*104 (BdJunction
uid 591,0
ps "OnConnectorStrategy"
shape (Circle
uid 592,0
va (VaSet
vasetType 1
)
xt "37600,22600,38400,23400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 267,0
va (VaSet
vasetType 3
)
xt "17000,19000,38000,31000"
pts [
"33750,19000"
"38000,19000"
"38000,26000"
"17000,26000"
"17000,31000"
"18250,31000"
]
)
start &73
end &79
ss 0
sat 32
eat 32
st 0
si 0
tg (WTG
uid 268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 269,0
va (VaSet
font "arial,8,0"
)
xt "18000,25000,20300,26000"
st "zero1"
blo "18000,25800"
tm "WireNameMgr"
)
)
on &29
)
*105 (Wire
uid 270,0
shape (OrthoPolyLine
uid 271,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,23000,38000,31000"
pts [
"38000,31000"
"38000,28000"
"16000,28000"
"16000,23000"
"18250,23000"
]
)
start &98
end &71
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 273,0
va (VaSet
font "arial,8,0"
)
xt "18000,27000,19900,28000"
st "high"
blo "18000,27800"
tm "WireNameMgr"
)
)
on &10
)
*106 (Wire
uid 278,0
shape (OrthoPolyLine
uid 279,0
va (VaSet
vasetType 3
)
xt "33750,25000,40000,32000"
pts [
"33750,32000"
"39000,32000"
"39000,25000"
"40000,25000"
]
)
start &86
end &47
ss 0
sat 32
eat 32
st 0
si 0
tg (WTG
uid 282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 283,0
va (VaSet
font "arial,8,0"
)
xt "39000,24000,41300,25000"
st "zero2"
blo "39000,24800"
tm "WireNameMgr"
)
)
on &30
)
*107 (Wire
uid 396,0
shape (OrthoPolyLine
uid 397,0
va (VaSet
vasetType 3
)
xt "14000,19000,18250,19000"
pts [
"14000,19000"
"18250,19000"
]
)
start &93
end &67
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 400,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 401,0
va (VaSet
font "arial,8,0"
)
xt "16000,18000,18100,19000"
st "clear"
blo "16000,18800"
tm "WireNameMgr"
)
)
on &4
)
*108 (Wire
uid 402,0
shape (OrthoPolyLine
uid 403,0
va (VaSet
vasetType 3
)
xt "15000,20000,18250,20000"
pts [
"15000,20000"
"18250,20000"
]
)
end &68
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 407,0
va (VaSet
font "arial,8,0"
)
xt "16000,19000,17300,20000"
st "clk"
blo "16000,19800"
tm "WireNameMgr"
)
)
on &17
)
*109 (Wire
uid 408,0
shape (OrthoPolyLine
uid 409,0
va (VaSet
vasetType 3
)
xt "13000,21000,18250,21000"
pts [
"13000,21000"
"18250,21000"
]
)
start &95
end &69
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 413,0
va (VaSet
font "arial,8,0"
)
xt "16000,20000,17800,21000"
st "load"
blo "16000,20800"
tm "WireNameMgr"
)
)
on &6
)
*110 (Wire
uid 414,0
shape (OrthoPolyLine
uid 415,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,22000,18250,22000"
pts [
"12000,22000"
"18250,22000"
]
)
start &101
end &70
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 419,0
va (VaSet
font "arial,8,0"
)
xt "14000,21000,19000,22000"
st "dat_in : (3:0)"
blo "14000,21800"
tm "WireNameMgr"
)
)
on &14
)
*111 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
)
xt "15000,33000,18250,33000"
pts [
"15000,33000"
"18250,33000"
]
)
end &81
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 431,0
va (VaSet
font "arial,8,0"
)
xt "16000,32000,17300,33000"
st "clk"
blo "16000,32800"
tm "WireNameMgr"
)
)
on &17
)
*112 (Wire
uid 446,0
shape (OrthoPolyLine
uid 447,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,36000,18250,36000"
pts [
"11000,36000"
"18250,36000"
]
)
start &33
end &84
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 451,0
va (VaSet
font "arial,8,0"
)
xt "12000,35000,17700,36000"
st "carry_in : (3:0)"
blo "12000,35800"
tm "WireNameMgr"
)
)
on &31
)
*113 (Wire
uid 587,0
shape (OrthoPolyLine
uid 588,0
va (VaSet
vasetType 3
)
xt "38000,23000,40000,23000"
pts [
"38000,23000"
"40000,23000"
]
)
start &104
end &45
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 590,0
va (VaSet
font "arial,8,0"
)
xt "39000,22000,41300,23000"
st "zero1"
blo "39000,22800"
tm "WireNameMgr"
)
)
on &29
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *114 (PackageList
uid 155,0
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 156,0
va (VaSet
font "arial,8,1"
)
xt "35000,3000,40400,4000"
st "Package List"
blo "35000,3800"
)
*116 (MLText
uid 157,0
va (VaSet
font "arial,8,0"
)
xt "35000,4000,45900,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 158,0
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
uid 159,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*118 (Text
uid 160,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*119 (MLText
uid 161,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*120 (Text
uid 162,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*121 (MLText
uid 163,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*122 (Text
uid 164,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*123 (MLText
uid 165,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "53,0,1163,768"
viewArea "1400,-1700,68225,50875"
cachedDiagramExtent "4000,0,61500,45000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\LEMON\\HP LaserJet 8100 DN PCL 6,winspool,"
fileName "Ne02:"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
panelVisible 1
allPanelsVisible 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-6000,0"
lastUid 947,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3400,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*124 (Text
va (VaSet
font "arial,8,1"
)
xt "2400,3500,5600,4500"
st "<library>"
blo "2400,4300"
tm "BdLibraryNameMgr"
)
*125 (Text
va (VaSet
font "arial,8,1"
)
xt "2400,4500,5400,5500"
st "<block>"
blo "2400,5300"
tm "BlkNameMgr"
)
*126 (Text
va (VaSet
font "arial,8,1"
)
xt "2400,5500,3000,6500"
st "I0"
blo "2400,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "2400,13500,2400,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3050,4500"
st "Library"
blo "550,4300"
)
*128 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*129 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,1150,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3400,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*131 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*132 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,1500,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3000,4500"
st "Library"
blo "500,4300"
)
*134 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*135 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,1100,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2550,4500"
st "Library"
blo "50,4300"
)
*137 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*138 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,650,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
va (VaSet
font "arial,8,1"
)
xt "3350,4000,4650,5000"
st "eb1"
blo "3350,4800"
tm "HdlTextNameMgr"
)
*140 (Text
va (VaSet
font "arial,8,1"
)
xt "3350,5000,3750,6000"
st "1"
blo "3350,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1500,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2000,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
xt "0,0,3100,1000"
st "Auto list"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,6300,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*142 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*144 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "8000,200,13400,1200"
st "Declarations"
blo "8000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "8000,1200,10700,2200"
st "Ports:"
blo "8000,2000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "8000,200,11800,1200"
st "Pre User:"
blo "8000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,200,8000,200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "8000,8600,15100,9600"
st "Diagram Signals:"
blo "8000,9400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "8000,200,12700,1200"
st "Post User:"
blo "8000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,200,8000,200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 11,0
usingSuid 1
emptyRow *145 (LEmptyRow
)
uid 744,0
optionalChildren [
*146 (RefLabelRowHdr
)
*147 (TitleRowHdr
)
*148 (FilterRowHdr
)
*149 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*150 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*151 (GroupColHdr
tm "GroupColHdrMgr"
)
*152 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*153 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*154 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*155 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*156 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*157 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*158 (LeafLogPort
port (LogicalPort
decl (Decl
n "hold"
t "std_logic"
o 4
suid 1,0
)
)
uid 721,0
)
*159 (LeafLogPort
port (LogicalPort
decl (Decl
n "clear"
t "std_logic"
o 1
suid 2,0
)
)
uid 723,0
)
*160 (LeafLogPort
port (LogicalPort
decl (Decl
n "load"
t "std_logic"
o 5
suid 3,0
)
)
uid 725,0
)
*161 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "zero"
t "std_logic"
o 8
suid 4,0
)
)
uid 727,0
)
*162 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "high"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 5,0
)
)
uid 729,0
)
*163 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "low"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 6,0
)
)
uid 731,0
)
*164 (LeafLogPort
port (LogicalPort
decl (Decl
n "dat_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 3
suid 7,0
)
)
uid 733,0
)
*165 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
suid 8,0
)
)
uid 735,0
)
*166 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "zero1"
t "std_logic"
o 10
suid 9,0
)
)
uid 737,0
)
*167 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "zero2"
t "std_logic"
o 11
suid 10,0
)
)
uid 739,0
)
*168 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "carry_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 9
suid 11,0
)
)
uid 741,0
)
]
)
pdm (PhysicalDM
uid 757,0
optionalChildren [
*169 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *170 (MRCItem
litem &145
pos 11
dimension 20
)
uid 759,0
optionalChildren [
*171 (MRCItem
litem &146
pos 0
dimension 20
uid 760,0
)
*172 (MRCItem
litem &147
pos 1
dimension 23
uid 761,0
)
*173 (MRCItem
litem &148
pos 2
hidden 1
dimension 20
uid 762,0
)
*174 (MRCItem
litem &158
pos 3
dimension 20
uid 722,0
)
*175 (MRCItem
litem &159
pos 0
dimension 20
uid 724,0
)
*176 (MRCItem
litem &160
pos 4
dimension 20
uid 726,0
)
*177 (MRCItem
litem &161
pos 6
dimension 20
uid 728,0
)
*178 (MRCItem
litem &162
pos 2
dimension 20
uid 730,0
)
*179 (MRCItem
litem &163
pos 5
dimension 20
uid 732,0
)
*180 (MRCItem
litem &164
pos 1
dimension 20
uid 734,0
)
*181 (MRCItem
litem &165
pos 7
dimension 20
uid 736,0
)
*182 (MRCItem
litem &166
pos 8
dimension 20
uid 738,0
)
*183 (MRCItem
litem &167
pos 9
dimension 20
uid 740,0
)
*184 (MRCItem
litem &168
pos 10
dimension 20
uid 742,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 763,0
optionalChildren [
*185 (MRCItem
litem &149
pos 0
dimension 20
uid 764,0
)
*186 (MRCItem
litem &151
pos 1
dimension 50
uid 765,0
)
*187 (MRCItem
litem &152
pos 2
dimension 100
uid 766,0
)
*188 (MRCItem
litem &153
pos 3
dimension 50
uid 767,0
)
*189 (MRCItem
litem &154
pos 4
dimension 100
uid 768,0
)
*190 (MRCItem
litem &155
pos 5
dimension 100
uid 769,0
)
*191 (MRCItem
litem &156
pos 6
dimension 50
uid 770,0
)
*192 (MRCItem
litem &157
pos 7
dimension 80
uid 771,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 758,0
vaOverrides [
]
)
]
)
uid 743,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *193 (LEmptyRow
)
uid 837,0
optionalChildren [
*194 (RefLabelRowHdr
)
*195 (TitleRowHdr
)
*196 (FilterRowHdr
)
*197 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*198 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*199 (GroupColHdr
tm "GroupColHdrMgr"
)
*200 (NameColHdr
tm "GenericNameColHdrMgr"
)
*201 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*202 (InitColHdr
tm "GenericValueColHdrMgr"
)
*203 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*204 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 849,0
optionalChildren [
*205 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *206 (MRCItem
litem &193
pos 0
dimension 20
)
uid 851,0
optionalChildren [
*207 (MRCItem
litem &194
pos 0
dimension 20
uid 852,0
)
*208 (MRCItem
litem &195
pos 1
dimension 23
uid 853,0
)
*209 (MRCItem
litem &196
pos 2
hidden 1
dimension 20
uid 854,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 855,0
optionalChildren [
*210 (MRCItem
litem &197
pos 0
dimension 20
uid 856,0
)
*211 (MRCItem
litem &199
pos 1
dimension 50
uid 857,0
)
*212 (MRCItem
litem &200
pos 2
dimension 100
uid 858,0
)
*213 (MRCItem
litem &201
pos 3
dimension 100
uid 859,0
)
*214 (MRCItem
litem &202
pos 4
dimension 50
uid 860,0
)
*215 (MRCItem
litem &203
pos 5
dimension 50
uid 861,0
)
*216 (MRCItem
litem &204
pos 6
dimension 80
uid 862,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 850,0
vaOverrides [
]
)
]
)
uid 836,0
type 1
)
activeModelName "BlockDiag"
)
