<p><a href="https://www.google.vg/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjx17ukqYroAhXOHTQIHdktBSEQFjAJegQIABAB&usg=AOvVaw11OnrGTa7GjAvVEerLSYJC">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network tootaghaj</a></p>
<p><a href="https://www.google.vg/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjx17ukqYroAhXOHTQIHdktBSEQFjAJegQIABAB&usg=AOvVaw11OnrGTa7GjAvVEerLSYJC">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network tootaghaj</a></p>
<p><a href="https://www.google.vg/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjx17ukqYroAhXOHTQIHdktBSEQFjAJegQIABAB&usg=AOvVaw11OnrGTa7GjAvVEerLSYJC">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network tootaghaj</a></p>
<p><a href="https://www.google.vg/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjx17ukqYroAhXOHTQIHdktBSEQFjAJegQIABAB&usg=AOvVaw11OnrGTa7GjAvVEerLSYJC">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network tootaghaj</a></p>
<p><a href="https://www.google.vg/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjx17ukqYroAhXOHTQIHdktBSEQFjAJegQIABAB&usg=AOvVaw11OnrGTa7GjAvVEerLSYJC">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network tootaghaj</a></p>
