
derichs_gamepad.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000690c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08006a18  08006a18  00007a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ea4  08006ea4  0000820c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006ea4  08006ea4  0000820c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006ea4  08006ea4  0000820c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ea4  08006ea4  00007ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006ea8  08006ea8  00007ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000020c  20000000  08006eac  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000778  2000020c  080070b8  0000820c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000984  080070b8  00008984  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000820c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003e89a  00000000  00000000  00008235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f23  00000000  00000000  00046acf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002db0  00000000  00000000  0004a9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000022df  00000000  00000000  0004d7a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ee2  00000000  00000000  0004fa87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ff07  00000000  00000000  00069969  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3ffd  00000000  00000000  00089870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012d86d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c74c  00000000  00000000  0012d8b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  00139ffc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000020c 	.word	0x2000020c
 8000128:	00000000 	.word	0x00000000
 800012c:	08006a00 	.word	0x08006a00

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000210 	.word	0x20000210
 8000148:	08006a00 	.word	0x08006a00

0800014c <u8x8_gpio_and_delay>:
static void MX_TIM3_Init(void);
static void MX_I2C1_Init(void);
/* USER CODE BEGIN PFP */

uint8_t u8x8_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	460b      	mov	r3, r1
 8000158:	72fb      	strb	r3, [r7, #11]
 800015a:	4613      	mov	r3, r2
 800015c:	72bb      	strb	r3, [r7, #10]
	switch (msg) {
 800015e:	7afb      	ldrb	r3, [r7, #11]
 8000160:	2b29      	cmp	r3, #41	@ 0x29
 8000162:	d104      	bne.n	800016e <u8x8_gpio_and_delay+0x22>
	case U8X8_MSG_DELAY_MILLI:
		HAL_Delay(arg_int);
 8000164:	7abb      	ldrb	r3, [r7, #10]
 8000166:	4618      	mov	r0, r3
 8000168:	f002 fdd0 	bl	8002d0c <HAL_Delay>
		break;
 800016c:	bf00      	nop
	}
	return 1;
 800016e:	2301      	movs	r3, #1
}
 8000170:	4618      	mov	r0, r3
 8000172:	3710      	adds	r7, #16
 8000174:	46bd      	mov	sp, r7
 8000176:	bd80      	pop	{r7, pc}

08000178 <u8x8_i2c>:

uint8_t u8x8_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
 8000178:	b580      	push	{r7, lr}
 800017a:	b088      	sub	sp, #32
 800017c:	af02      	add	r7, sp, #8
 800017e:	60f8      	str	r0, [r7, #12]
 8000180:	607b      	str	r3, [r7, #4]
 8000182:	460b      	mov	r3, r1
 8000184:	72fb      	strb	r3, [r7, #11]
 8000186:	4613      	mov	r3, r2
 8000188:	72bb      	strb	r3, [r7, #10]
	static uint8_t buffer[32]; /* u8g2/u8x8 will never send more than 32 bytes between START_TRANSFER and END_TRANSFER */
	static uint8_t buf_idx;
	uint8_t *data;

	switch (msg) {
 800018a:	7afb      	ldrb	r3, [r7, #11]
 800018c:	2b19      	cmp	r3, #25
 800018e:	d022      	beq.n	80001d6 <u8x8_i2c+0x5e>
 8000190:	2b19      	cmp	r3, #25
 8000192:	dc2d      	bgt.n	80001f0 <u8x8_i2c+0x78>
 8000194:	2b17      	cmp	r3, #23
 8000196:	d002      	beq.n	800019e <u8x8_i2c+0x26>
 8000198:	2b18      	cmp	r3, #24
 800019a:	d018      	beq.n	80001ce <u8x8_i2c+0x56>
 800019c:	e028      	b.n	80001f0 <u8x8_i2c+0x78>
	case U8X8_MSG_BYTE_SEND:
		data = (uint8_t*) arg_ptr;
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	617b      	str	r3, [r7, #20]
		while (arg_int > 0) {
 80001a2:	e010      	b.n	80001c6 <u8x8_i2c+0x4e>
			buffer[buf_idx++] = *data;
 80001a4:	4b16      	ldr	r3, [pc, #88]	@ (8000200 <u8x8_i2c+0x88>)
 80001a6:	781b      	ldrb	r3, [r3, #0]
 80001a8:	1c5a      	adds	r2, r3, #1
 80001aa:	b2d1      	uxtb	r1, r2
 80001ac:	4a14      	ldr	r2, [pc, #80]	@ (8000200 <u8x8_i2c+0x88>)
 80001ae:	7011      	strb	r1, [r2, #0]
 80001b0:	461a      	mov	r2, r3
 80001b2:	697b      	ldr	r3, [r7, #20]
 80001b4:	7819      	ldrb	r1, [r3, #0]
 80001b6:	4b13      	ldr	r3, [pc, #76]	@ (8000204 <u8x8_i2c+0x8c>)
 80001b8:	5499      	strb	r1, [r3, r2]
			data++;
 80001ba:	697b      	ldr	r3, [r7, #20]
 80001bc:	3301      	adds	r3, #1
 80001be:	617b      	str	r3, [r7, #20]
			arg_int--;
 80001c0:	7abb      	ldrb	r3, [r7, #10]
 80001c2:	3b01      	subs	r3, #1
 80001c4:	72bb      	strb	r3, [r7, #10]
		while (arg_int > 0) {
 80001c6:	7abb      	ldrb	r3, [r7, #10]
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d1eb      	bne.n	80001a4 <u8x8_i2c+0x2c>
		}
		break;
 80001cc:	e012      	b.n	80001f4 <u8x8_i2c+0x7c>
	case U8X8_MSG_BYTE_START_TRANSFER:
		buf_idx = 0;
 80001ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000200 <u8x8_i2c+0x88>)
 80001d0:	2200      	movs	r2, #0
 80001d2:	701a      	strb	r2, [r3, #0]
		break;
 80001d4:	e00e      	b.n	80001f4 <u8x8_i2c+0x7c>
	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_I2C_Master_Transmit(&hi2c1, 0x78, buffer, buf_idx, 1000);
 80001d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000200 <u8x8_i2c+0x88>)
 80001d8:	781b      	ldrb	r3, [r3, #0]
 80001da:	461a      	mov	r2, r3
 80001dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80001e0:	9300      	str	r3, [sp, #0]
 80001e2:	4613      	mov	r3, r2
 80001e4:	4a07      	ldr	r2, [pc, #28]	@ (8000204 <u8x8_i2c+0x8c>)
 80001e6:	2178      	movs	r1, #120	@ 0x78
 80001e8:	4807      	ldr	r0, [pc, #28]	@ (8000208 <u8x8_i2c+0x90>)
 80001ea:	f004 f80f 	bl	800420c <HAL_I2C_Master_Transmit>
		break;
 80001ee:	e001      	b.n	80001f4 <u8x8_i2c+0x7c>
	default:
		return 0;
 80001f0:	2300      	movs	r3, #0
 80001f2:	e000      	b.n	80001f6 <u8x8_i2c+0x7e>
	}
	return 1;
 80001f4:	2301      	movs	r3, #1
}
 80001f6:	4618      	mov	r0, r3
 80001f8:	3718      	adds	r7, #24
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bd80      	pop	{r7, pc}
 80001fe:	bf00      	nop
 8000200:	20000559 	.word	0x20000559
 8000204:	2000055c 	.word	0x2000055c
 8000208:	2000029c 	.word	0x2000029c

0800020c <handleButtonDebounce>:

static u8g2_t u8g2;

const uint32_t buttonDebounceTime = 50; // ms
static uint8_t handleButtonDebounce(uint32_t *prev_time, uint32_t now,
		uint8_t newState, uint8_t currentState) {
 800020c:	b480      	push	{r7}
 800020e:	b085      	sub	sp, #20
 8000210:	af00      	add	r7, sp, #0
 8000212:	60f8      	str	r0, [r7, #12]
 8000214:	60b9      	str	r1, [r7, #8]
 8000216:	4611      	mov	r1, r2
 8000218:	461a      	mov	r2, r3
 800021a:	460b      	mov	r3, r1
 800021c:	71fb      	strb	r3, [r7, #7]
 800021e:	4613      	mov	r3, r2
 8000220:	71bb      	strb	r3, [r7, #6]
	if (newState == currentState)
 8000222:	79fa      	ldrb	r2, [r7, #7]
 8000224:	79bb      	ldrb	r3, [r7, #6]
 8000226:	429a      	cmp	r2, r3
 8000228:	d101      	bne.n	800022e <handleButtonDebounce+0x22>
		return currentState;
 800022a:	79bb      	ldrb	r3, [r7, #6]
 800022c:	e00c      	b.n	8000248 <handleButtonDebounce+0x3c>
	else {
		if (now - *prev_time > buttonDebounceTime) {
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	68ba      	ldr	r2, [r7, #8]
 8000234:	1ad3      	subs	r3, r2, r3
 8000236:	2232      	movs	r2, #50	@ 0x32
 8000238:	4293      	cmp	r3, r2
 800023a:	d904      	bls.n	8000246 <handleButtonDebounce+0x3a>
			*prev_time = now;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	68ba      	ldr	r2, [r7, #8]
 8000240:	601a      	str	r2, [r3, #0]
			return newState;
 8000242:	79fb      	ldrb	r3, [r7, #7]
 8000244:	e000      	b.n	8000248 <handleButtonDebounce+0x3c>
		} else
			return currentState;
 8000246:	79bb      	ldrb	r3, [r7, #6]
	}
}
 8000248:	4618      	mov	r0, r3
 800024a:	3714      	adds	r7, #20
 800024c:	46bd      	mov	sp, r7
 800024e:	bc80      	pop	{r7}
 8000250:	4770      	bx	lr
	...

08000254 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000254:	b580      	push	{r7, lr}
 8000256:	b084      	sub	sp, #16
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000264:	f040 81cd 	bne.w	8000602 <HAL_TIM_PeriodElapsedCallback+0x3ae>
		uint32_t now = HAL_GetTick(); // Current time in ms
 8000268:	f002 fd46 	bl	8002cf8 <HAL_GetTick>
 800026c:	60f8      	str	r0, [r7, #12]

		// Left shoulder
		controller.LS.A2 = handleButtonDebounce(&controller_debounced.LS.A0,
				now, HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0), controller.LS.A0);
 800026e:	2101      	movs	r1, #1
 8000270:	48ba      	ldr	r0, [pc, #744]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x308>)
 8000272:	f003 fe6f 	bl	8003f54 <HAL_GPIO_ReadPin>
 8000276:	4603      	mov	r3, r0
 8000278:	461a      	mov	r2, r3
		controller.LS.A2 = handleButtonDebounce(&controller_debounced.LS.A0,
 800027a:	4bb9      	ldr	r3, [pc, #740]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800027c:	795b      	ldrb	r3, [r3, #5]
 800027e:	68f9      	ldr	r1, [r7, #12]
 8000280:	48b8      	ldr	r0, [pc, #736]	@ (8000564 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8000282:	f7ff ffc3 	bl	800020c <handleButtonDebounce>
 8000286:	4603      	mov	r3, r0
 8000288:	461a      	mov	r2, r3
 800028a:	4bb5      	ldr	r3, [pc, #724]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800028c:	701a      	strb	r2, [r3, #0]
		controller.LS.A3 = handleButtonDebounce(&controller_debounced.LS.A3,
				now, HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3), controller.LS.A3);
 800028e:	2108      	movs	r1, #8
 8000290:	48b2      	ldr	r0, [pc, #712]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x308>)
 8000292:	f003 fe5f 	bl	8003f54 <HAL_GPIO_ReadPin>
 8000296:	4603      	mov	r3, r0
 8000298:	461a      	mov	r2, r3
		controller.LS.A3 = handleButtonDebounce(&controller_debounced.LS.A3,
 800029a:	4bb1      	ldr	r3, [pc, #708]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800029c:	785b      	ldrb	r3, [r3, #1]
 800029e:	68f9      	ldr	r1, [r7, #12]
 80002a0:	48b1      	ldr	r0, [pc, #708]	@ (8000568 <HAL_TIM_PeriodElapsedCallback+0x314>)
 80002a2:	f7ff ffb3 	bl	800020c <handleButtonDebounce>
 80002a6:	4603      	mov	r3, r0
 80002a8:	461a      	mov	r2, r3
 80002aa:	4bad      	ldr	r3, [pc, #692]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80002ac:	705a      	strb	r2, [r3, #1]
		controller.LS.B8 = handleButtonDebounce(&controller_debounced.LS.B8,
				now, HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8), controller.LS.B8);
 80002ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002b2:	48ae      	ldr	r0, [pc, #696]	@ (800056c <HAL_TIM_PeriodElapsedCallback+0x318>)
 80002b4:	f003 fe4e 	bl	8003f54 <HAL_GPIO_ReadPin>
 80002b8:	4603      	mov	r3, r0
 80002ba:	461a      	mov	r2, r3
		controller.LS.B8 = handleButtonDebounce(&controller_debounced.LS.B8,
 80002bc:	4ba8      	ldr	r3, [pc, #672]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80002be:	789b      	ldrb	r3, [r3, #2]
 80002c0:	68f9      	ldr	r1, [r7, #12]
 80002c2:	48ab      	ldr	r0, [pc, #684]	@ (8000570 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80002c4:	f7ff ffa2 	bl	800020c <handleButtonDebounce>
 80002c8:	4603      	mov	r3, r0
 80002ca:	461a      	mov	r2, r3
 80002cc:	4ba4      	ldr	r3, [pc, #656]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80002ce:	709a      	strb	r2, [r3, #2]
		controller.LS.B13 = handleButtonDebounce(&controller_debounced.LS.B13,
				now, HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13), controller.LS.B13);
 80002d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002d4:	48a5      	ldr	r0, [pc, #660]	@ (800056c <HAL_TIM_PeriodElapsedCallback+0x318>)
 80002d6:	f003 fe3d 	bl	8003f54 <HAL_GPIO_ReadPin>
 80002da:	4603      	mov	r3, r0
 80002dc:	461a      	mov	r2, r3
		controller.LS.B13 = handleButtonDebounce(&controller_debounced.LS.B13,
 80002de:	4ba0      	ldr	r3, [pc, #640]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80002e0:	78db      	ldrb	r3, [r3, #3]
 80002e2:	68f9      	ldr	r1, [r7, #12]
 80002e4:	48a3      	ldr	r0, [pc, #652]	@ (8000574 <HAL_TIM_PeriodElapsedCallback+0x320>)
 80002e6:	f7ff ff91 	bl	800020c <handleButtonDebounce>
 80002ea:	4603      	mov	r3, r0
 80002ec:	461a      	mov	r2, r3
 80002ee:	4b9c      	ldr	r3, [pc, #624]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80002f0:	70da      	strb	r2, [r3, #3]
		controller.LS.A4 = handleButtonDebounce(&controller_debounced.LS.A4,
				now, HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4), controller.LS.A4);
 80002f2:	2110      	movs	r1, #16
 80002f4:	4899      	ldr	r0, [pc, #612]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x308>)
 80002f6:	f003 fe2d 	bl	8003f54 <HAL_GPIO_ReadPin>
 80002fa:	4603      	mov	r3, r0
 80002fc:	461a      	mov	r2, r3
		controller.LS.A4 = handleButtonDebounce(&controller_debounced.LS.A4,
 80002fe:	4b98      	ldr	r3, [pc, #608]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000300:	791b      	ldrb	r3, [r3, #4]
 8000302:	68f9      	ldr	r1, [r7, #12]
 8000304:	489c      	ldr	r0, [pc, #624]	@ (8000578 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8000306:	f7ff ff81 	bl	800020c <handleButtonDebounce>
 800030a:	4603      	mov	r3, r0
 800030c:	461a      	mov	r2, r3
 800030e:	4b94      	ldr	r3, [pc, #592]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000310:	711a      	strb	r2, [r3, #4]
		controller.LS.A0 = handleButtonDebounce(&controller_debounced.LS.A2,
				now, HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2), controller.LS.A2);
 8000312:	2104      	movs	r1, #4
 8000314:	4891      	ldr	r0, [pc, #580]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x308>)
 8000316:	f003 fe1d 	bl	8003f54 <HAL_GPIO_ReadPin>
 800031a:	4603      	mov	r3, r0
 800031c:	461a      	mov	r2, r3
		controller.LS.A0 = handleButtonDebounce(&controller_debounced.LS.A2,
 800031e:	4b90      	ldr	r3, [pc, #576]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	68f9      	ldr	r1, [r7, #12]
 8000324:	4895      	ldr	r0, [pc, #596]	@ (800057c <HAL_TIM_PeriodElapsedCallback+0x328>)
 8000326:	f7ff ff71 	bl	800020c <handleButtonDebounce>
 800032a:	4603      	mov	r3, r0
 800032c:	461a      	mov	r2, r3
 800032e:	4b8c      	ldr	r3, [pc, #560]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000330:	715a      	strb	r2, [r3, #5]

		// Left dpad
		controller.LD.A8 = handleButtonDebounce(&controller_debounced.LD.A8,
				now, HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8), controller.LD.A8);
 8000332:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000336:	4889      	ldr	r0, [pc, #548]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x308>)
 8000338:	f003 fe0c 	bl	8003f54 <HAL_GPIO_ReadPin>
 800033c:	4603      	mov	r3, r0
 800033e:	461a      	mov	r2, r3
		controller.LD.A8 = handleButtonDebounce(&controller_debounced.LD.A8,
 8000340:	4b87      	ldr	r3, [pc, #540]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000342:	799b      	ldrb	r3, [r3, #6]
 8000344:	68f9      	ldr	r1, [r7, #12]
 8000346:	488e      	ldr	r0, [pc, #568]	@ (8000580 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8000348:	f7ff ff60 	bl	800020c <handleButtonDebounce>
 800034c:	4603      	mov	r3, r0
 800034e:	461a      	mov	r2, r3
 8000350:	4b83      	ldr	r3, [pc, #524]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000352:	719a      	strb	r2, [r3, #6]
		controller.LD.A11 = handleButtonDebounce(&controller_debounced.LD.A11,
				now, HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11), controller.LD.A11);
 8000354:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000358:	4880      	ldr	r0, [pc, #512]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x308>)
 800035a:	f003 fdfb 	bl	8003f54 <HAL_GPIO_ReadPin>
 800035e:	4603      	mov	r3, r0
 8000360:	461a      	mov	r2, r3
		controller.LD.A11 = handleButtonDebounce(&controller_debounced.LD.A11,
 8000362:	4b7f      	ldr	r3, [pc, #508]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000364:	79db      	ldrb	r3, [r3, #7]
 8000366:	68f9      	ldr	r1, [r7, #12]
 8000368:	4886      	ldr	r0, [pc, #536]	@ (8000584 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800036a:	f7ff ff4f 	bl	800020c <handleButtonDebounce>
 800036e:	4603      	mov	r3, r0
 8000370:	461a      	mov	r2, r3
 8000372:	4b7b      	ldr	r3, [pc, #492]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000374:	71da      	strb	r2, [r3, #7]
		controller.LD.B2 = handleButtonDebounce(&controller_debounced.LD.B2,
				now, HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2), controller.LD.B2);
 8000376:	2104      	movs	r1, #4
 8000378:	487c      	ldr	r0, [pc, #496]	@ (800056c <HAL_TIM_PeriodElapsedCallback+0x318>)
 800037a:	f003 fdeb 	bl	8003f54 <HAL_GPIO_ReadPin>
 800037e:	4603      	mov	r3, r0
 8000380:	461a      	mov	r2, r3
		controller.LD.B2 = handleButtonDebounce(&controller_debounced.LD.B2,
 8000382:	4b77      	ldr	r3, [pc, #476]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000384:	7a1b      	ldrb	r3, [r3, #8]
 8000386:	68f9      	ldr	r1, [r7, #12]
 8000388:	487f      	ldr	r0, [pc, #508]	@ (8000588 <HAL_TIM_PeriodElapsedCallback+0x334>)
 800038a:	f7ff ff3f 	bl	800020c <handleButtonDebounce>
 800038e:	4603      	mov	r3, r0
 8000390:	461a      	mov	r2, r3
 8000392:	4b73      	ldr	r3, [pc, #460]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000394:	721a      	strb	r2, [r3, #8]
		controller.LD.B12 = handleButtonDebounce(&controller_debounced.LD.B12,
				now, HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12), controller.LD.B12);
 8000396:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800039a:	4874      	ldr	r0, [pc, #464]	@ (800056c <HAL_TIM_PeriodElapsedCallback+0x318>)
 800039c:	f003 fdda 	bl	8003f54 <HAL_GPIO_ReadPin>
 80003a0:	4603      	mov	r3, r0
 80003a2:	461a      	mov	r2, r3
		controller.LD.B12 = handleButtonDebounce(&controller_debounced.LD.B12,
 80003a4:	4b6e      	ldr	r3, [pc, #440]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80003a6:	7a5b      	ldrb	r3, [r3, #9]
 80003a8:	68f9      	ldr	r1, [r7, #12]
 80003aa:	4878      	ldr	r0, [pc, #480]	@ (800058c <HAL_TIM_PeriodElapsedCallback+0x338>)
 80003ac:	f7ff ff2e 	bl	800020c <handleButtonDebounce>
 80003b0:	4603      	mov	r3, r0
 80003b2:	461a      	mov	r2, r3
 80003b4:	4b6a      	ldr	r3, [pc, #424]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80003b6:	725a      	strb	r2, [r3, #9]

		// Right shoulder
		controller.RS.C13 = handleButtonDebounce(&controller_debounced.RS.C13,
				now, HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13), controller.RS.C13);
 80003b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80003bc:	4874      	ldr	r0, [pc, #464]	@ (8000590 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80003be:	f003 fdc9 	bl	8003f54 <HAL_GPIO_ReadPin>
 80003c2:	4603      	mov	r3, r0
 80003c4:	461a      	mov	r2, r3
		controller.RS.C13 = handleButtonDebounce(&controller_debounced.RS.C13,
 80003c6:	4b66      	ldr	r3, [pc, #408]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80003c8:	7a9b      	ldrb	r3, [r3, #10]
 80003ca:	68f9      	ldr	r1, [r7, #12]
 80003cc:	4871      	ldr	r0, [pc, #452]	@ (8000594 <HAL_TIM_PeriodElapsedCallback+0x340>)
 80003ce:	f7ff ff1d 	bl	800020c <handleButtonDebounce>
 80003d2:	4603      	mov	r3, r0
 80003d4:	461a      	mov	r2, r3
 80003d6:	4b62      	ldr	r3, [pc, #392]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80003d8:	729a      	strb	r2, [r3, #10]
		controller.RS.A1 = handleButtonDebounce(&controller_debounced.RS.A1,
				now, HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1), controller.RS.A1);
 80003da:	2102      	movs	r1, #2
 80003dc:	485f      	ldr	r0, [pc, #380]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x308>)
 80003de:	f003 fdb9 	bl	8003f54 <HAL_GPIO_ReadPin>
 80003e2:	4603      	mov	r3, r0
 80003e4:	461a      	mov	r2, r3
		controller.RS.A1 = handleButtonDebounce(&controller_debounced.RS.A1,
 80003e6:	4b5e      	ldr	r3, [pc, #376]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80003e8:	7adb      	ldrb	r3, [r3, #11]
 80003ea:	68f9      	ldr	r1, [r7, #12]
 80003ec:	486a      	ldr	r0, [pc, #424]	@ (8000598 <HAL_TIM_PeriodElapsedCallback+0x344>)
 80003ee:	f7ff ff0d 	bl	800020c <handleButtonDebounce>
 80003f2:	4603      	mov	r3, r0
 80003f4:	461a      	mov	r2, r3
 80003f6:	4b5a      	ldr	r3, [pc, #360]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80003f8:	72da      	strb	r2, [r3, #11]
		controller.RS.A5 = handleButtonDebounce(&controller_debounced.RS.A5,
				now, HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5), controller.RS.A5);
 80003fa:	2120      	movs	r1, #32
 80003fc:	4857      	ldr	r0, [pc, #348]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x308>)
 80003fe:	f003 fda9 	bl	8003f54 <HAL_GPIO_ReadPin>
 8000402:	4603      	mov	r3, r0
 8000404:	461a      	mov	r2, r3
		controller.RS.A5 = handleButtonDebounce(&controller_debounced.RS.A5,
 8000406:	4b56      	ldr	r3, [pc, #344]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000408:	7b1b      	ldrb	r3, [r3, #12]
 800040a:	68f9      	ldr	r1, [r7, #12]
 800040c:	4863      	ldr	r0, [pc, #396]	@ (800059c <HAL_TIM_PeriodElapsedCallback+0x348>)
 800040e:	f7ff fefd 	bl	800020c <handleButtonDebounce>
 8000412:	4603      	mov	r3, r0
 8000414:	461a      	mov	r2, r3
 8000416:	4b52      	ldr	r3, [pc, #328]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000418:	731a      	strb	r2, [r3, #12]
		controller.RS.A12 = handleButtonDebounce(&controller_debounced.RS.A12,
				now, HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12), controller.RS.A12);
 800041a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800041e:	484f      	ldr	r0, [pc, #316]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x308>)
 8000420:	f003 fd98 	bl	8003f54 <HAL_GPIO_ReadPin>
 8000424:	4603      	mov	r3, r0
 8000426:	461a      	mov	r2, r3
		controller.RS.A12 = handleButtonDebounce(&controller_debounced.RS.A12,
 8000428:	4b4d      	ldr	r3, [pc, #308]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800042a:	7b5b      	ldrb	r3, [r3, #13]
 800042c:	68f9      	ldr	r1, [r7, #12]
 800042e:	485c      	ldr	r0, [pc, #368]	@ (80005a0 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8000430:	f7ff feec 	bl	800020c <handleButtonDebounce>
 8000434:	4603      	mov	r3, r0
 8000436:	461a      	mov	r2, r3
 8000438:	4b49      	ldr	r3, [pc, #292]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800043a:	735a      	strb	r2, [r3, #13]
		controller.RS.B9 = handleButtonDebounce(&controller_debounced.RS.B9,
				now, HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9), controller.RS.B9);
 800043c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000440:	484a      	ldr	r0, [pc, #296]	@ (800056c <HAL_TIM_PeriodElapsedCallback+0x318>)
 8000442:	f003 fd87 	bl	8003f54 <HAL_GPIO_ReadPin>
 8000446:	4603      	mov	r3, r0
 8000448:	461a      	mov	r2, r3
		controller.RS.B9 = handleButtonDebounce(&controller_debounced.RS.B9,
 800044a:	4b45      	ldr	r3, [pc, #276]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800044c:	7b9b      	ldrb	r3, [r3, #14]
 800044e:	68f9      	ldr	r1, [r7, #12]
 8000450:	4854      	ldr	r0, [pc, #336]	@ (80005a4 <HAL_TIM_PeriodElapsedCallback+0x350>)
 8000452:	f7ff fedb 	bl	800020c <handleButtonDebounce>
 8000456:	4603      	mov	r3, r0
 8000458:	461a      	mov	r2, r3
 800045a:	4b41      	ldr	r3, [pc, #260]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800045c:	739a      	strb	r2, [r3, #14]
		controller.RS.PB11 = handleButtonDebounce(&controller_debounced.RS.PB11,
				now, HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11), controller.RS.PB11);
 800045e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000462:	4842      	ldr	r0, [pc, #264]	@ (800056c <HAL_TIM_PeriodElapsedCallback+0x318>)
 8000464:	f003 fd76 	bl	8003f54 <HAL_GPIO_ReadPin>
 8000468:	4603      	mov	r3, r0
 800046a:	461a      	mov	r2, r3
		controller.RS.PB11 = handleButtonDebounce(&controller_debounced.RS.PB11,
 800046c:	4b3c      	ldr	r3, [pc, #240]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800046e:	7bdb      	ldrb	r3, [r3, #15]
 8000470:	68f9      	ldr	r1, [r7, #12]
 8000472:	484d      	ldr	r0, [pc, #308]	@ (80005a8 <HAL_TIM_PeriodElapsedCallback+0x354>)
 8000474:	f7ff feca 	bl	800020c <handleButtonDebounce>
 8000478:	4603      	mov	r3, r0
 800047a:	461a      	mov	r2, r3
 800047c:	4b38      	ldr	r3, [pc, #224]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800047e:	73da      	strb	r2, [r3, #15]

		// Right dpad
		controller.RD.B5 = handleButtonDebounce(&controller_debounced.RD.B5,
				now, HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5), controller.RD.B5);
 8000480:	2120      	movs	r1, #32
 8000482:	483a      	ldr	r0, [pc, #232]	@ (800056c <HAL_TIM_PeriodElapsedCallback+0x318>)
 8000484:	f003 fd66 	bl	8003f54 <HAL_GPIO_ReadPin>
 8000488:	4603      	mov	r3, r0
 800048a:	461a      	mov	r2, r3
		controller.RD.B5 = handleButtonDebounce(&controller_debounced.RD.B5,
 800048c:	4b34      	ldr	r3, [pc, #208]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800048e:	7c1b      	ldrb	r3, [r3, #16]
 8000490:	68f9      	ldr	r1, [r7, #12]
 8000492:	4846      	ldr	r0, [pc, #280]	@ (80005ac <HAL_TIM_PeriodElapsedCallback+0x358>)
 8000494:	f7ff feba 	bl	800020c <handleButtonDebounce>
 8000498:	4603      	mov	r3, r0
 800049a:	461a      	mov	r2, r3
 800049c:	4b30      	ldr	r3, [pc, #192]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800049e:	741a      	strb	r2, [r3, #16]
		controller.RD.B4 = handleButtonDebounce(&controller_debounced.RD.B4,
				now, HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4), controller.RD.B4);
 80004a0:	2110      	movs	r1, #16
 80004a2:	4832      	ldr	r0, [pc, #200]	@ (800056c <HAL_TIM_PeriodElapsedCallback+0x318>)
 80004a4:	f003 fd56 	bl	8003f54 <HAL_GPIO_ReadPin>
 80004a8:	4603      	mov	r3, r0
 80004aa:	461a      	mov	r2, r3
		controller.RD.B4 = handleButtonDebounce(&controller_debounced.RD.B4,
 80004ac:	4b2c      	ldr	r3, [pc, #176]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80004ae:	7c5b      	ldrb	r3, [r3, #17]
 80004b0:	68f9      	ldr	r1, [r7, #12]
 80004b2:	483f      	ldr	r0, [pc, #252]	@ (80005b0 <HAL_TIM_PeriodElapsedCallback+0x35c>)
 80004b4:	f7ff feaa 	bl	800020c <handleButtonDebounce>
 80004b8:	4603      	mov	r3, r0
 80004ba:	461a      	mov	r2, r3
 80004bc:	4b28      	ldr	r3, [pc, #160]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80004be:	745a      	strb	r2, [r3, #17]
		controller.RD.A15 = handleButtonDebounce(&controller_debounced.RD.A15,
				now, HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15), controller.RD.A15);
 80004c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80004c4:	4825      	ldr	r0, [pc, #148]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x308>)
 80004c6:	f003 fd45 	bl	8003f54 <HAL_GPIO_ReadPin>
 80004ca:	4603      	mov	r3, r0
 80004cc:	461a      	mov	r2, r3
		controller.RD.A15 = handleButtonDebounce(&controller_debounced.RD.A15,
 80004ce:	4b24      	ldr	r3, [pc, #144]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80004d0:	7c9b      	ldrb	r3, [r3, #18]
 80004d2:	68f9      	ldr	r1, [r7, #12]
 80004d4:	4837      	ldr	r0, [pc, #220]	@ (80005b4 <HAL_TIM_PeriodElapsedCallback+0x360>)
 80004d6:	f7ff fe99 	bl	800020c <handleButtonDebounce>
 80004da:	4603      	mov	r3, r0
 80004dc:	461a      	mov	r2, r3
 80004de:	4b20      	ldr	r3, [pc, #128]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80004e0:	749a      	strb	r2, [r3, #18]
		controller.RD.B3 = handleButtonDebounce(&controller_debounced.RD.B3,
				now, HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3), controller.RD.B3);
 80004e2:	2108      	movs	r1, #8
 80004e4:	4821      	ldr	r0, [pc, #132]	@ (800056c <HAL_TIM_PeriodElapsedCallback+0x318>)
 80004e6:	f003 fd35 	bl	8003f54 <HAL_GPIO_ReadPin>
 80004ea:	4603      	mov	r3, r0
 80004ec:	461a      	mov	r2, r3
		controller.RD.B3 = handleButtonDebounce(&controller_debounced.RD.B3,
 80004ee:	4b1c      	ldr	r3, [pc, #112]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80004f0:	7cdb      	ldrb	r3, [r3, #19]
 80004f2:	68f9      	ldr	r1, [r7, #12]
 80004f4:	4830      	ldr	r0, [pc, #192]	@ (80005b8 <HAL_TIM_PeriodElapsedCallback+0x364>)
 80004f6:	f7ff fe89 	bl	800020c <handleButtonDebounce>
 80004fa:	4603      	mov	r3, r0
 80004fc:	461a      	mov	r2, r3
 80004fe:	4b18      	ldr	r3, [pc, #96]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000500:	74da      	strb	r2, [r3, #19]

		// Alternate buttons
		controller.ALT.C15 = handleButtonDebounce(&controller_debounced.ALT.C15,
				now, HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15), controller.ALT.C15);
 8000502:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000506:	4822      	ldr	r0, [pc, #136]	@ (8000590 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8000508:	f003 fd24 	bl	8003f54 <HAL_GPIO_ReadPin>
 800050c:	4603      	mov	r3, r0
 800050e:	461a      	mov	r2, r3
		controller.ALT.C15 = handleButtonDebounce(&controller_debounced.ALT.C15,
 8000510:	4b13      	ldr	r3, [pc, #76]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000512:	7d1b      	ldrb	r3, [r3, #20]
 8000514:	68f9      	ldr	r1, [r7, #12]
 8000516:	4829      	ldr	r0, [pc, #164]	@ (80005bc <HAL_TIM_PeriodElapsedCallback+0x368>)
 8000518:	f7ff fe78 	bl	800020c <handleButtonDebounce>
 800051c:	4603      	mov	r3, r0
 800051e:	461a      	mov	r2, r3
 8000520:	4b0f      	ldr	r3, [pc, #60]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000522:	751a      	strb	r2, [r3, #20]
		controller.ALT.C14 = handleButtonDebounce(&controller_debounced.ALT.C14,
				now, HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14), controller.ALT.C14);
 8000524:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000528:	4819      	ldr	r0, [pc, #100]	@ (8000590 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800052a:	f003 fd13 	bl	8003f54 <HAL_GPIO_ReadPin>
 800052e:	4603      	mov	r3, r0
 8000530:	461a      	mov	r2, r3
		controller.ALT.C14 = handleButtonDebounce(&controller_debounced.ALT.C14,
 8000532:	4b0b      	ldr	r3, [pc, #44]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000534:	7d5b      	ldrb	r3, [r3, #21]
 8000536:	68f9      	ldr	r1, [r7, #12]
 8000538:	4821      	ldr	r0, [pc, #132]	@ (80005c0 <HAL_TIM_PeriodElapsedCallback+0x36c>)
 800053a:	f7ff fe67 	bl	800020c <handleButtonDebounce>
 800053e:	4603      	mov	r3, r0
 8000540:	461a      	mov	r2, r3
 8000542:	4b07      	ldr	r3, [pc, #28]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000544:	755a      	strb	r2, [r3, #21]

		// Joystick
		controller.JOY.BTN = handleButtonDebounce(&controller_debounced.JOY.BTN,
				now, HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14), controller.JOY.BTN);
 8000546:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800054a:	4808      	ldr	r0, [pc, #32]	@ (800056c <HAL_TIM_PeriodElapsedCallback+0x318>)
 800054c:	f003 fd02 	bl	8003f54 <HAL_GPIO_ReadPin>
 8000550:	4603      	mov	r3, r0
 8000552:	461a      	mov	r2, r3
		controller.JOY.BTN = handleButtonDebounce(&controller_debounced.JOY.BTN,
 8000554:	4b02      	ldr	r3, [pc, #8]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000556:	7d9b      	ldrb	r3, [r3, #22]
 8000558:	e034      	b.n	80005c4 <HAL_TIM_PeriodElapsedCallback+0x370>
 800055a:	bf00      	nop
 800055c:	40010800 	.word	0x40010800
 8000560:	200003c8 	.word	0x200003c8
 8000564:	200003fc 	.word	0x200003fc
 8000568:	200003ec 	.word	0x200003ec
 800056c:	40010c00 	.word	0x40010c00
 8000570:	200003f0 	.word	0x200003f0
 8000574:	200003f4 	.word	0x200003f4
 8000578:	200003f8 	.word	0x200003f8
 800057c:	200003e8 	.word	0x200003e8
 8000580:	20000400 	.word	0x20000400
 8000584:	20000404 	.word	0x20000404
 8000588:	20000408 	.word	0x20000408
 800058c:	2000040c 	.word	0x2000040c
 8000590:	40011000 	.word	0x40011000
 8000594:	20000410 	.word	0x20000410
 8000598:	20000414 	.word	0x20000414
 800059c:	20000418 	.word	0x20000418
 80005a0:	2000041c 	.word	0x2000041c
 80005a4:	20000420 	.word	0x20000420
 80005a8:	20000424 	.word	0x20000424
 80005ac:	20000428 	.word	0x20000428
 80005b0:	2000042c 	.word	0x2000042c
 80005b4:	20000430 	.word	0x20000430
 80005b8:	20000434 	.word	0x20000434
 80005bc:	20000438 	.word	0x20000438
 80005c0:	2000043c 	.word	0x2000043c
 80005c4:	68f9      	ldr	r1, [r7, #12]
 80005c6:	4811      	ldr	r0, [pc, #68]	@ (800060c <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 80005c8:	f7ff fe20 	bl	800020c <handleButtonDebounce>
 80005cc:	4603      	mov	r3, r0
 80005ce:	461a      	mov	r2, r3
 80005d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000610 <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 80005d2:	759a      	strb	r2, [r3, #22]

		// Encoder
		controller.ENC.BTN = handleButtonDebounce(&controller_debounced.ENC.BTN,
				now, HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15), controller.ENC.BTN);
 80005d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80005d8:	480e      	ldr	r0, [pc, #56]	@ (8000614 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 80005da:	f003 fcbb 	bl	8003f54 <HAL_GPIO_ReadPin>
 80005de:	4603      	mov	r3, r0
 80005e0:	461a      	mov	r2, r3
		controller.ENC.BTN = handleButtonDebounce(&controller_debounced.ENC.BTN,
 80005e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000610 <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 80005e4:	7edb      	ldrb	r3, [r3, #27]
 80005e6:	68f9      	ldr	r1, [r7, #12]
 80005e8:	480b      	ldr	r0, [pc, #44]	@ (8000618 <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 80005ea:	f7ff fe0f 	bl	800020c <handleButtonDebounce>
 80005ee:	4603      	mov	r3, r0
 80005f0:	461a      	mov	r2, r3
 80005f2:	4b07      	ldr	r3, [pc, #28]	@ (8000610 <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 80005f4:	76da      	strb	r2, [r3, #27]
		controller.ENC.VALUE = ((TIM3->CNT) >> 2);
 80005f6:	4b09      	ldr	r3, [pc, #36]	@ (800061c <HAL_TIM_PeriodElapsedCallback+0x3c8>)
 80005f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80005fa:	089b      	lsrs	r3, r3, #2
 80005fc:	b2da      	uxtb	r2, r3
 80005fe:	4b04      	ldr	r3, [pc, #16]	@ (8000610 <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8000600:	771a      	strb	r2, [r3, #28]
	}
}
 8000602:	bf00      	nop
 8000604:	3710      	adds	r7, #16
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	20000440 	.word	0x20000440
 8000610:	200003c8 	.word	0x200003c8
 8000614:	40010c00 	.word	0x40010c00
 8000618:	20000444 	.word	0x20000444
 800061c:	40000400 	.word	0x40000400

08000620 <HAL_UART_RxCpltCallback>:
uint8_t rx_line_buffer[RX_BUFFER_SIZE]; // Line buffer
volatile uint16_t rx_index = 0;
volatile uint8_t line_received = 0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a1b      	ldr	r2, [pc, #108]	@ (800069c <HAL_UART_RxCpltCallback+0x7c>)
 800062e:	4293      	cmp	r3, r2
 8000630:	d130      	bne.n	8000694 <HAL_UART_RxCpltCallback+0x74>
        if (rx_byte == '\n' || rx_index >= RX_BUFFER_SIZE - 1) {
 8000632:	4b1b      	ldr	r3, [pc, #108]	@ (80006a0 <HAL_UART_RxCpltCallback+0x80>)
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	2b0a      	cmp	r3, #10
 8000638:	d004      	beq.n	8000644 <HAL_UART_RxCpltCallback+0x24>
 800063a:	4b1a      	ldr	r3, [pc, #104]	@ (80006a4 <HAL_UART_RxCpltCallback+0x84>)
 800063c:	881b      	ldrh	r3, [r3, #0]
 800063e:	b29b      	uxth	r3, r3
 8000640:	2b62      	cmp	r3, #98	@ 0x62
 8000642:	d916      	bls.n	8000672 <HAL_UART_RxCpltCallback+0x52>
            rx_line_buffer[rx_index] = '\0'; // Null-terminate
 8000644:	4b17      	ldr	r3, [pc, #92]	@ (80006a4 <HAL_UART_RxCpltCallback+0x84>)
 8000646:	881b      	ldrh	r3, [r3, #0]
 8000648:	b29b      	uxth	r3, r3
 800064a:	461a      	mov	r2, r3
 800064c:	4b16      	ldr	r3, [pc, #88]	@ (80006a8 <HAL_UART_RxCpltCallback+0x88>)
 800064e:	2100      	movs	r1, #0
 8000650:	5499      	strb	r1, [r3, r2]
            u8g2_ClearBuffer(&u8g2); // Clear the buffer before drawing
 8000652:	4816      	ldr	r0, [pc, #88]	@ (80006ac <HAL_UART_RxCpltCallback+0x8c>)
 8000654:	f000 fd89 	bl	800116a <u8g2_ClearBuffer>
			u8g2_DrawStr(&u8g2, 80, 10, rx_line_buffer);
 8000658:	4b13      	ldr	r3, [pc, #76]	@ (80006a8 <HAL_UART_RxCpltCallback+0x88>)
 800065a:	220a      	movs	r2, #10
 800065c:	2150      	movs	r1, #80	@ 0x50
 800065e:	4813      	ldr	r0, [pc, #76]	@ (80006ac <HAL_UART_RxCpltCallback+0x8c>)
 8000660:	f001 fb06 	bl	8001c70 <u8g2_DrawStr>
			u8g2_SendBuffer(&u8g2); // Transfer the buffer to the display
 8000664:	4811      	ldr	r0, [pc, #68]	@ (80006ac <HAL_UART_RxCpltCallback+0x8c>)
 8000666:	f000 fdf3 	bl	8001250 <u8g2_SendBuffer>
            rx_index = 0; // Reset for next line
 800066a:	4b0e      	ldr	r3, [pc, #56]	@ (80006a4 <HAL_UART_RxCpltCallback+0x84>)
 800066c:	2200      	movs	r2, #0
 800066e:	801a      	strh	r2, [r3, #0]
 8000670:	e00b      	b.n	800068a <HAL_UART_RxCpltCallback+0x6a>
        } else {
            rx_line_buffer[rx_index++] = rx_byte;
 8000672:	4b0c      	ldr	r3, [pc, #48]	@ (80006a4 <HAL_UART_RxCpltCallback+0x84>)
 8000674:	881b      	ldrh	r3, [r3, #0]
 8000676:	b29b      	uxth	r3, r3
 8000678:	1c5a      	adds	r2, r3, #1
 800067a:	b291      	uxth	r1, r2
 800067c:	4a09      	ldr	r2, [pc, #36]	@ (80006a4 <HAL_UART_RxCpltCallback+0x84>)
 800067e:	8011      	strh	r1, [r2, #0]
 8000680:	461a      	mov	r2, r3
 8000682:	4b07      	ldr	r3, [pc, #28]	@ (80006a0 <HAL_UART_RxCpltCallback+0x80>)
 8000684:	7819      	ldrb	r1, [r3, #0]
 8000686:	4b08      	ldr	r3, [pc, #32]	@ (80006a8 <HAL_UART_RxCpltCallback+0x88>)
 8000688:	5499      	strb	r1, [r3, r2]
        }

        // Continue receiving next byte
        HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 800068a:	2201      	movs	r2, #1
 800068c:	4904      	ldr	r1, [pc, #16]	@ (80006a0 <HAL_UART_RxCpltCallback+0x80>)
 800068e:	4808      	ldr	r0, [pc, #32]	@ (80006b0 <HAL_UART_RxCpltCallback+0x90>)
 8000690:	f005 fbfb 	bl	8005e8a <HAL_UART_Receive_IT>
    }
}
 8000694:	bf00      	nop
 8000696:	3708      	adds	r7, #8
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	40013800 	.word	0x40013800
 80006a0:	200004d0 	.word	0x200004d0
 80006a4:	20000538 	.word	0x20000538
 80006a8:	200004d4 	.word	0x200004d4
 80006ac:	20000448 	.word	0x20000448
 80006b0:	20000380 	.word	0x20000380

080006b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b4:	b5b0      	push	{r4, r5, r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ba:	f002 fac5 	bl	8002c48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006be:	f000 f891 	bl	80007e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c2:	f000 fa4f 	bl	8000b64 <MX_GPIO_Init>
  MX_DMA_Init();
 80006c6:	f000 fa2f 	bl	8000b28 <MX_DMA_Init>
  MX_ADC1_Init();
 80006ca:	f000 f8e7 	bl	800089c <MX_ADC1_Init>
  MX_TIM2_Init();
 80006ce:	f000 f961 	bl	8000994 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80006d2:	f000 f9ff 	bl	8000ad4 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80006d6:	f000 f9a9 	bl	8000a2c <MX_TIM3_Init>
  MX_I2C1_Init();
 80006da:	f000 f92d 	bl	8000938 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

	HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80006de:	2201      	movs	r2, #1
 80006e0:	4930      	ldr	r1, [pc, #192]	@ (80007a4 <main+0xf0>)
 80006e2:	4831      	ldr	r0, [pc, #196]	@ (80007a8 <main+0xf4>)
 80006e4:	f005 fbd1 	bl	8005e8a <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 80006e8:	4830      	ldr	r0, [pc, #192]	@ (80007ac <main+0xf8>)
 80006ea:	f004 fdfd 	bl	80052e8 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, controller.JOY.VALUE, 2);
 80006ee:	2202      	movs	r2, #2
 80006f0:	492f      	ldr	r1, [pc, #188]	@ (80007b0 <main+0xfc>)
 80006f2:	4830      	ldr	r0, [pc, #192]	@ (80007b4 <main+0x100>)
 80006f4:	f002 fc06 	bl	8002f04 <HAL_ADC_Start_DMA>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80006f8:	213c      	movs	r1, #60	@ 0x3c
 80006fa:	482f      	ldr	r0, [pc, #188]	@ (80007b8 <main+0x104>)
 80006fc:	f004 fee8 	bl	80054d0 <HAL_TIM_Encoder_Start>
	/* Initialize Display */
	u8g2_Setup_ssd1306_i2c_128x64_noname_f(&u8g2, U8G2_R0, u8x8_i2c,
 8000700:	4b2e      	ldr	r3, [pc, #184]	@ (80007bc <main+0x108>)
 8000702:	4a2f      	ldr	r2, [pc, #188]	@ (80007c0 <main+0x10c>)
 8000704:	492f      	ldr	r1, [pc, #188]	@ (80007c4 <main+0x110>)
 8000706:	4830      	ldr	r0, [pc, #192]	@ (80007c8 <main+0x114>)
 8000708:	f000 fdc0 	bl	800128c <u8g2_Setup_ssd1306_i2c_128x64_noname_f>
			u8x8_gpio_and_delay);
	u8g2_InitDisplay(&u8g2);
 800070c:	482e      	ldr	r0, [pc, #184]	@ (80007c8 <main+0x114>)
 800070e:	f002 f9d4 	bl	8002aba <u8x8_InitDisplay>
	u8g2_SetPowerSave(&u8g2, 0);
 8000712:	2100      	movs	r1, #0
 8000714:	482c      	ldr	r0, [pc, #176]	@ (80007c8 <main+0x114>)
 8000716:	f002 f9df 	bl	8002ad8 <u8x8_SetPowerSave>

	u8g2_ClearBuffer(&u8g2); // Clear the buffer before drawing
 800071a:	482b      	ldr	r0, [pc, #172]	@ (80007c8 <main+0x114>)
 800071c:	f000 fd25 	bl	800116a <u8g2_ClearBuffer>
	u8g2_DrawXBM(&u8g2, 32, 0, 64, 64, logoTruong);
 8000720:	4b2a      	ldr	r3, [pc, #168]	@ (80007cc <main+0x118>)
 8000722:	9301      	str	r3, [sp, #4]
 8000724:	2340      	movs	r3, #64	@ 0x40
 8000726:	9300      	str	r3, [sp, #0]
 8000728:	2340      	movs	r3, #64	@ 0x40
 800072a:	2200      	movs	r2, #0
 800072c:	2120      	movs	r1, #32
 800072e:	4826      	ldr	r0, [pc, #152]	@ (80007c8 <main+0x114>)
 8000730:	f000 fcd8 	bl	80010e4 <u8g2_DrawXBM>
	u8g2_SendBuffer(&u8g2); // Transfer the buffer to the display
 8000734:	4824      	ldr	r0, [pc, #144]	@ (80007c8 <main+0x114>)
 8000736:	f000 fd8b 	bl	8001250 <u8g2_SendBuffer>
	HAL_Delay(2000);
 800073a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800073e:	f002 fae5 	bl	8002d0c <HAL_Delay>
	u8g2_ClearBuffer(&u8g2); // Clear the buffer before drawing
 8000742:	4821      	ldr	r0, [pc, #132]	@ (80007c8 <main+0x114>)
 8000744:	f000 fd11 	bl	800116a <u8g2_ClearBuffer>
	u8g2_SetFont(&u8g2, u8g2_font_6x10_tr);
 8000748:	4921      	ldr	r1, [pc, #132]	@ (80007d0 <main+0x11c>)
 800074a:	481f      	ldr	r0, [pc, #124]	@ (80007c8 <main+0x114>)
 800074c:	f001 fb2e 	bl	8001dac <u8g2_SetFont>
	u8g2_DrawStr(&u8g2, 80, 10, "No data!");
 8000750:	4b20      	ldr	r3, [pc, #128]	@ (80007d4 <main+0x120>)
 8000752:	220a      	movs	r2, #10
 8000754:	2150      	movs	r1, #80	@ 0x50
 8000756:	481c      	ldr	r0, [pc, #112]	@ (80007c8 <main+0x114>)
 8000758:	f001 fa8a 	bl	8001c70 <u8g2_DrawStr>
	u8g2_SendBuffer(&u8g2); // Transfer the buffer to the display
 800075c:	481a      	ldr	r0, [pc, #104]	@ (80007c8 <main+0x114>)
 800075e:	f000 fd77 	bl	8001250 <u8g2_SendBuffer>
	HAL_Delay(150);
 8000762:	2096      	movs	r0, #150	@ 0x96
 8000764:	f002 fad2 	bl	8002d0c <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		memcpy(controllerBuffer, &controller, sizeof(controller));
 8000768:	4a1b      	ldr	r2, [pc, #108]	@ (80007d8 <main+0x124>)
 800076a:	4b1c      	ldr	r3, [pc, #112]	@ (80007dc <main+0x128>)
 800076c:	4614      	mov	r4, r2
 800076e:	461d      	mov	r5, r3
 8000770:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000772:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000774:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000778:	c407      	stmia	r4!, {r0, r1, r2}
 800077a:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(&huart1, START_MARKER, sizeof(START_MARKER), 1000);
 800077c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000780:	2201      	movs	r2, #1
 8000782:	4917      	ldr	r1, [pc, #92]	@ (80007e0 <main+0x12c>)
 8000784:	4808      	ldr	r0, [pc, #32]	@ (80007a8 <main+0xf4>)
 8000786:	f005 faf5 	bl	8005d74 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, controllerBuffer, sizeof(controllerBuffer),
 800078a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800078e:	221d      	movs	r2, #29
 8000790:	4911      	ldr	r1, [pc, #68]	@ (80007d8 <main+0x124>)
 8000792:	4805      	ldr	r0, [pc, #20]	@ (80007a8 <main+0xf4>)
 8000794:	f005 faee 	bl	8005d74 <HAL_UART_Transmit>
				1000);
		HAL_Delay(25); // wait for 25ms for next transsmition
 8000798:	2019      	movs	r0, #25
 800079a:	f002 fab7 	bl	8002d0c <HAL_Delay>
	while (1) {
 800079e:	bf00      	nop
 80007a0:	e7e2      	b.n	8000768 <main+0xb4>
 80007a2:	bf00      	nop
 80007a4:	200004d0 	.word	0x200004d0
 80007a8:	20000380 	.word	0x20000380
 80007ac:	200002f0 	.word	0x200002f0
 80007b0:	200003df 	.word	0x200003df
 80007b4:	20000228 	.word	0x20000228
 80007b8:	20000338 	.word	0x20000338
 80007bc:	0800014d 	.word	0x0800014d
 80007c0:	08000179 	.word	0x08000179
 80007c4:	08006e14 	.word	0x08006e14
 80007c8:	20000448 	.word	0x20000448
 80007cc:	20000000 	.word	0x20000000
 80007d0:	08006a40 	.word	0x08006a40
 80007d4:	08006a18 	.word	0x08006a18
 80007d8:	2000053c 	.word	0x2000053c
 80007dc:	200003c8 	.word	0x200003c8
 80007e0:	08006a24 	.word	0x08006a24

080007e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b094      	sub	sp, #80	@ 0x50
 80007e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007ee:	2228      	movs	r2, #40	@ 0x28
 80007f0:	2100      	movs	r1, #0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f006 f8d8 	bl	80069a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f8:	f107 0314 	add.w	r3, r7, #20
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	605a      	str	r2, [r3, #4]
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	60da      	str	r2, [r3, #12]
 8000806:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000808:	1d3b      	adds	r3, r7, #4
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	605a      	str	r2, [r3, #4]
 8000810:	609a      	str	r2, [r3, #8]
 8000812:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000814:	2301      	movs	r3, #1
 8000816:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000818:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800081c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800081e:	2300      	movs	r3, #0
 8000820:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000822:	2301      	movs	r3, #1
 8000824:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000826:	2302      	movs	r3, #2
 8000828:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800082a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800082e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000830:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000834:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000836:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800083a:	4618      	mov	r0, r3
 800083c:	f004 f83e 	bl	80048bc <HAL_RCC_OscConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000846:	f000 f9fb 	bl	8000c40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800084a:	230f      	movs	r3, #15
 800084c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084e:	2302      	movs	r3, #2
 8000850:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000852:	2300      	movs	r3, #0
 8000854:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000856:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800085a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800085c:	2300      	movs	r3, #0
 800085e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000860:	f107 0314 	add.w	r3, r7, #20
 8000864:	2102      	movs	r1, #2
 8000866:	4618      	mov	r0, r3
 8000868:	f004 faaa 	bl	8004dc0 <HAL_RCC_ClockConfig>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000872:	f000 f9e5 	bl	8000c40 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000876:	2302      	movs	r3, #2
 8000878:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800087a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800087e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	4618      	mov	r0, r3
 8000884:	f004 fc2a 	bl	80050dc <HAL_RCCEx_PeriphCLKConfig>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800088e:	f000 f9d7 	bl	8000c40 <Error_Handler>
  }
}
 8000892:	bf00      	nop
 8000894:	3750      	adds	r7, #80	@ 0x50
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
	...

0800089c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008a2:	1d3b      	adds	r3, r7, #4
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
 80008a8:	605a      	str	r2, [r3, #4]
 80008aa:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80008ac:	4b20      	ldr	r3, [pc, #128]	@ (8000930 <MX_ADC1_Init+0x94>)
 80008ae:	4a21      	ldr	r2, [pc, #132]	@ (8000934 <MX_ADC1_Init+0x98>)
 80008b0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80008b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000930 <MX_ADC1_Init+0x94>)
 80008b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80008ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000930 <MX_ADC1_Init+0x94>)
 80008bc:	2201      	movs	r2, #1
 80008be:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000930 <MX_ADC1_Init+0x94>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000930 <MX_ADC1_Init+0x94>)
 80008c8:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80008cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008ce:	4b18      	ldr	r3, [pc, #96]	@ (8000930 <MX_ADC1_Init+0x94>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 80008d4:	4b16      	ldr	r3, [pc, #88]	@ (8000930 <MX_ADC1_Init+0x94>)
 80008d6:	2202      	movs	r2, #2
 80008d8:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008da:	4815      	ldr	r0, [pc, #84]	@ (8000930 <MX_ADC1_Init+0x94>)
 80008dc:	f002 fa3a 	bl	8002d54 <HAL_ADC_Init>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80008e6:	f000 f9ab 	bl	8000c40 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80008ea:	2308      	movs	r3, #8
 80008ec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008ee:	2301      	movs	r3, #1
 80008f0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80008f2:	2304      	movs	r3, #4
 80008f4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	4619      	mov	r1, r3
 80008fa:	480d      	ldr	r0, [pc, #52]	@ (8000930 <MX_ADC1_Init+0x94>)
 80008fc:	f002 fbfc 	bl	80030f8 <HAL_ADC_ConfigChannel>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000906:	f000 f99b 	bl	8000c40 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800090a:	2309      	movs	r3, #9
 800090c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800090e:	2302      	movs	r3, #2
 8000910:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000912:	1d3b      	adds	r3, r7, #4
 8000914:	4619      	mov	r1, r3
 8000916:	4806      	ldr	r0, [pc, #24]	@ (8000930 <MX_ADC1_Init+0x94>)
 8000918:	f002 fbee 	bl	80030f8 <HAL_ADC_ConfigChannel>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000922:	f000 f98d 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000926:	bf00      	nop
 8000928:	3710      	adds	r7, #16
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000228 	.word	0x20000228
 8000934:	40012400 	.word	0x40012400

08000938 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800093c:	4b12      	ldr	r3, [pc, #72]	@ (8000988 <MX_I2C1_Init+0x50>)
 800093e:	4a13      	ldr	r2, [pc, #76]	@ (800098c <MX_I2C1_Init+0x54>)
 8000940:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000942:	4b11      	ldr	r3, [pc, #68]	@ (8000988 <MX_I2C1_Init+0x50>)
 8000944:	4a12      	ldr	r2, [pc, #72]	@ (8000990 <MX_I2C1_Init+0x58>)
 8000946:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000948:	4b0f      	ldr	r3, [pc, #60]	@ (8000988 <MX_I2C1_Init+0x50>)
 800094a:	2200      	movs	r2, #0
 800094c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800094e:	4b0e      	ldr	r3, [pc, #56]	@ (8000988 <MX_I2C1_Init+0x50>)
 8000950:	2200      	movs	r2, #0
 8000952:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000954:	4b0c      	ldr	r3, [pc, #48]	@ (8000988 <MX_I2C1_Init+0x50>)
 8000956:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800095a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800095c:	4b0a      	ldr	r3, [pc, #40]	@ (8000988 <MX_I2C1_Init+0x50>)
 800095e:	2200      	movs	r2, #0
 8000960:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000962:	4b09      	ldr	r3, [pc, #36]	@ (8000988 <MX_I2C1_Init+0x50>)
 8000964:	2200      	movs	r2, #0
 8000966:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000968:	4b07      	ldr	r3, [pc, #28]	@ (8000988 <MX_I2C1_Init+0x50>)
 800096a:	2200      	movs	r2, #0
 800096c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800096e:	4b06      	ldr	r3, [pc, #24]	@ (8000988 <MX_I2C1_Init+0x50>)
 8000970:	2200      	movs	r2, #0
 8000972:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000974:	4804      	ldr	r0, [pc, #16]	@ (8000988 <MX_I2C1_Init+0x50>)
 8000976:	f003 fb05 	bl	8003f84 <HAL_I2C_Init>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000980:	f000 f95e 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000984:	bf00      	nop
 8000986:	bd80      	pop	{r7, pc}
 8000988:	2000029c 	.word	0x2000029c
 800098c:	40005400 	.word	0x40005400
 8000990:	000186a0 	.word	0x000186a0

08000994 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800099a:	f107 0308 	add.w	r3, r7, #8
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	605a      	str	r2, [r3, #4]
 80009a4:	609a      	str	r2, [r3, #8]
 80009a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009a8:	463b      	mov	r3, r7
 80009aa:	2200      	movs	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <MX_TIM2_Init+0x94>)
 80009b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 143;
 80009b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a28 <MX_TIM2_Init+0x94>)
 80009ba:	228f      	movs	r2, #143	@ 0x8f
 80009bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009be:	4b1a      	ldr	r3, [pc, #104]	@ (8000a28 <MX_TIM2_Init+0x94>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49999;
 80009c4:	4b18      	ldr	r3, [pc, #96]	@ (8000a28 <MX_TIM2_Init+0x94>)
 80009c6:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80009ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009cc:	4b16      	ldr	r3, [pc, #88]	@ (8000a28 <MX_TIM2_Init+0x94>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009d2:	4b15      	ldr	r3, [pc, #84]	@ (8000a28 <MX_TIM2_Init+0x94>)
 80009d4:	2280      	movs	r2, #128	@ 0x80
 80009d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009d8:	4813      	ldr	r0, [pc, #76]	@ (8000a28 <MX_TIM2_Init+0x94>)
 80009da:	f004 fc35 	bl	8005248 <HAL_TIM_Base_Init>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80009e4:	f000 f92c 	bl	8000c40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009ee:	f107 0308 	add.w	r3, r7, #8
 80009f2:	4619      	mov	r1, r3
 80009f4:	480c      	ldr	r0, [pc, #48]	@ (8000a28 <MX_TIM2_Init+0x94>)
 80009f6:	f004 fee9 	bl	80057cc <HAL_TIM_ConfigClockSource>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000a00:	f000 f91e 	bl	8000c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a04:	2300      	movs	r3, #0
 8000a06:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a0c:	463b      	mov	r3, r7
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4805      	ldr	r0, [pc, #20]	@ (8000a28 <MX_TIM2_Init+0x94>)
 8000a12:	f005 f8ef 	bl	8005bf4 <HAL_TIMEx_MasterConfigSynchronization>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000a1c:	f000 f910 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a20:	bf00      	nop
 8000a22:	3718      	adds	r7, #24
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	200002f0 	.word	0x200002f0

08000a2c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b08c      	sub	sp, #48	@ 0x30
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000a32:	f107 030c 	add.w	r3, r7, #12
 8000a36:	2224      	movs	r2, #36	@ 0x24
 8000a38:	2100      	movs	r1, #0
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f005 ffb4 	bl	80069a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a40:	1d3b      	adds	r3, r7, #4
 8000a42:	2200      	movs	r2, #0
 8000a44:	601a      	str	r2, [r3, #0]
 8000a46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a48:	4b20      	ldr	r3, [pc, #128]	@ (8000acc <MX_TIM3_Init+0xa0>)
 8000a4a:	4a21      	ldr	r2, [pc, #132]	@ (8000ad0 <MX_TIM3_Init+0xa4>)
 8000a4c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000a4e:	4b1f      	ldr	r3, [pc, #124]	@ (8000acc <MX_TIM3_Init+0xa0>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a54:	4b1d      	ldr	r3, [pc, #116]	@ (8000acc <MX_TIM3_Init+0xa0>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000acc <MX_TIM3_Init+0xa0>)
 8000a5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a60:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a62:	4b1a      	ldr	r3, [pc, #104]	@ (8000acc <MX_TIM3_Init+0xa0>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a68:	4b18      	ldr	r3, [pc, #96]	@ (8000acc <MX_TIM3_Init+0xa0>)
 8000a6a:	2280      	movs	r2, #128	@ 0x80
 8000a6c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000a6e:	2303      	movs	r3, #3
 8000a70:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a72:	2300      	movs	r3, #0
 8000a74:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a76:	2301      	movs	r3, #1
 8000a78:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000a7e:	230a      	movs	r3, #10
 8000a80:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a82:	2300      	movs	r3, #0
 8000a84:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a86:	2301      	movs	r3, #1
 8000a88:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8000a8e:	230a      	movs	r3, #10
 8000a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000a92:	f107 030c 	add.w	r3, r7, #12
 8000a96:	4619      	mov	r1, r3
 8000a98:	480c      	ldr	r0, [pc, #48]	@ (8000acc <MX_TIM3_Init+0xa0>)
 8000a9a:	f004 fc77 	bl	800538c <HAL_TIM_Encoder_Init>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000aa4:	f000 f8cc 	bl	8000c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aac:	2300      	movs	r3, #0
 8000aae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ab0:	1d3b      	adds	r3, r7, #4
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	4805      	ldr	r0, [pc, #20]	@ (8000acc <MX_TIM3_Init+0xa0>)
 8000ab6:	f005 f89d 	bl	8005bf4 <HAL_TIMEx_MasterConfigSynchronization>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000ac0:	f000 f8be 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000ac4:	bf00      	nop
 8000ac6:	3730      	adds	r7, #48	@ 0x30
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	20000338 	.word	0x20000338
 8000ad0:	40000400 	.word	0x40000400

08000ad4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ad8:	4b11      	ldr	r3, [pc, #68]	@ (8000b20 <MX_USART1_UART_Init+0x4c>)
 8000ada:	4a12      	ldr	r2, [pc, #72]	@ (8000b24 <MX_USART1_UART_Init+0x50>)
 8000adc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ade:	4b10      	ldr	r3, [pc, #64]	@ (8000b20 <MX_USART1_UART_Init+0x4c>)
 8000ae0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ae4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b20 <MX_USART1_UART_Init+0x4c>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000aec:	4b0c      	ldr	r3, [pc, #48]	@ (8000b20 <MX_USART1_UART_Init+0x4c>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000af2:	4b0b      	ldr	r3, [pc, #44]	@ (8000b20 <MX_USART1_UART_Init+0x4c>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000af8:	4b09      	ldr	r3, [pc, #36]	@ (8000b20 <MX_USART1_UART_Init+0x4c>)
 8000afa:	220c      	movs	r2, #12
 8000afc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000afe:	4b08      	ldr	r3, [pc, #32]	@ (8000b20 <MX_USART1_UART_Init+0x4c>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b04:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <MX_USART1_UART_Init+0x4c>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b0a:	4805      	ldr	r0, [pc, #20]	@ (8000b20 <MX_USART1_UART_Init+0x4c>)
 8000b0c:	f005 f8e2 	bl	8005cd4 <HAL_UART_Init>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b16:	f000 f893 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b1a:	bf00      	nop
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	20000380 	.word	0x20000380
 8000b24:	40013800 	.word	0x40013800

08000b28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b60 <MX_DMA_Init+0x38>)
 8000b30:	695b      	ldr	r3, [r3, #20]
 8000b32:	4a0b      	ldr	r2, [pc, #44]	@ (8000b60 <MX_DMA_Init+0x38>)
 8000b34:	f043 0301 	orr.w	r3, r3, #1
 8000b38:	6153      	str	r3, [r2, #20]
 8000b3a:	4b09      	ldr	r3, [pc, #36]	@ (8000b60 <MX_DMA_Init+0x38>)
 8000b3c:	695b      	ldr	r3, [r3, #20]
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2100      	movs	r1, #0
 8000b4a:	200b      	movs	r0, #11
 8000b4c:	f002 fda5 	bl	800369a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b50:	200b      	movs	r0, #11
 8000b52:	f002 fdbe 	bl	80036d2 <HAL_NVIC_EnableIRQ>

}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40021000 	.word	0x40021000

08000b64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b088      	sub	sp, #32
 8000b68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6a:	f107 0310 	add.w	r3, r7, #16
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
 8000b72:	605a      	str	r2, [r3, #4]
 8000b74:	609a      	str	r2, [r3, #8]
 8000b76:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b78:	4b2d      	ldr	r3, [pc, #180]	@ (8000c30 <MX_GPIO_Init+0xcc>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	4a2c      	ldr	r2, [pc, #176]	@ (8000c30 <MX_GPIO_Init+0xcc>)
 8000b7e:	f043 0310 	orr.w	r3, r3, #16
 8000b82:	6193      	str	r3, [r2, #24]
 8000b84:	4b2a      	ldr	r3, [pc, #168]	@ (8000c30 <MX_GPIO_Init+0xcc>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	f003 0310 	and.w	r3, r3, #16
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b90:	4b27      	ldr	r3, [pc, #156]	@ (8000c30 <MX_GPIO_Init+0xcc>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	4a26      	ldr	r2, [pc, #152]	@ (8000c30 <MX_GPIO_Init+0xcc>)
 8000b96:	f043 0320 	orr.w	r3, r3, #32
 8000b9a:	6193      	str	r3, [r2, #24]
 8000b9c:	4b24      	ldr	r3, [pc, #144]	@ (8000c30 <MX_GPIO_Init+0xcc>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	f003 0320 	and.w	r3, r3, #32
 8000ba4:	60bb      	str	r3, [r7, #8]
 8000ba6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba8:	4b21      	ldr	r3, [pc, #132]	@ (8000c30 <MX_GPIO_Init+0xcc>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	4a20      	ldr	r2, [pc, #128]	@ (8000c30 <MX_GPIO_Init+0xcc>)
 8000bae:	f043 0304 	orr.w	r3, r3, #4
 8000bb2:	6193      	str	r3, [r2, #24]
 8000bb4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c30 <MX_GPIO_Init+0xcc>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	f003 0304 	and.w	r3, r3, #4
 8000bbc:	607b      	str	r3, [r7, #4]
 8000bbe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c30 <MX_GPIO_Init+0xcc>)
 8000bc2:	699b      	ldr	r3, [r3, #24]
 8000bc4:	4a1a      	ldr	r2, [pc, #104]	@ (8000c30 <MX_GPIO_Init+0xcc>)
 8000bc6:	f043 0308 	orr.w	r3, r3, #8
 8000bca:	6193      	str	r3, [r2, #24]
 8000bcc:	4b18      	ldr	r3, [pc, #96]	@ (8000c30 <MX_GPIO_Init+0xcc>)
 8000bce:	699b      	ldr	r3, [r3, #24]
 8000bd0:	f003 0308 	and.w	r3, r3, #8
 8000bd4:	603b      	str	r3, [r7, #0]
 8000bd6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : RS_C13_Pin ALT_C14_Pin ALT_C15_Pin */
  GPIO_InitStruct.Pin = RS_C13_Pin|ALT_C14_Pin|ALT_C15_Pin;
 8000bd8:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000bdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bde:	2300      	movs	r3, #0
 8000be0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000be6:	f107 0310 	add.w	r3, r7, #16
 8000bea:	4619      	mov	r1, r3
 8000bec:	4811      	ldr	r0, [pc, #68]	@ (8000c34 <MX_GPIO_Init+0xd0>)
 8000bee:	f003 f82d 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LS_A0_Pin RS_A1_Pin LS_A2_Pin LS_A3_Pin
                           LS_A4_Pin RS_A5_Pin LD_A8_Pin LD_A11_Pin
                           RS_A12_Pin RD_A15_Pin */
  GPIO_InitStruct.Pin = LS_A0_Pin|RS_A1_Pin|LS_A2_Pin|LS_A3_Pin
 8000bf2:	f649 133f 	movw	r3, #39231	@ 0x993f
 8000bf6:	613b      	str	r3, [r7, #16]
                          |LS_A4_Pin|RS_A5_Pin|LD_A8_Pin|LD_A11_Pin
                          |RS_A12_Pin|RD_A15_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c00:	f107 0310 	add.w	r3, r7, #16
 8000c04:	4619      	mov	r1, r3
 8000c06:	480c      	ldr	r0, [pc, #48]	@ (8000c38 <MX_GPIO_Init+0xd4>)
 8000c08:	f003 f820 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD_B2_Pin RS_B11_Pin LD_B12_Pin RS_B13_Pin
                           JOY_BTN_Pin ENC_BTN_Pin RD_B3_Pin RD_B4_Pin
                           RD_B5_Pin RS_B8_Pin RS_B9_Pin */
  GPIO_InitStruct.Pin = LD_B2_Pin|RS_B11_Pin|LD_B12_Pin|RS_B13_Pin
 8000c0c:	f64f 7338 	movw	r3, #65336	@ 0xff38
 8000c10:	613b      	str	r3, [r7, #16]
                          |JOY_BTN_Pin|ENC_BTN_Pin|RD_B3_Pin|RD_B4_Pin
                          |RD_B5_Pin|RS_B8_Pin|RS_B9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c12:	2300      	movs	r3, #0
 8000c14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c1a:	f107 0310 	add.w	r3, r7, #16
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4806      	ldr	r0, [pc, #24]	@ (8000c3c <MX_GPIO_Init+0xd8>)
 8000c22:	f003 f813 	bl	8003c4c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c26:	bf00      	nop
 8000c28:	3720      	adds	r7, #32
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	40021000 	.word	0x40021000
 8000c34:	40011000 	.word	0x40011000
 8000c38:	40010800 	.word	0x40010800
 8000c3c:	40010c00 	.word	0x40010c00

08000c40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c44:	b672      	cpsid	i
}
 8000c46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000c48:	bf00      	nop
 8000c4a:	e7fd      	b.n	8000c48 <Error_Handler+0x8>

08000c4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b085      	sub	sp, #20
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c52:	4b15      	ldr	r3, [pc, #84]	@ (8000ca8 <HAL_MspInit+0x5c>)
 8000c54:	699b      	ldr	r3, [r3, #24]
 8000c56:	4a14      	ldr	r2, [pc, #80]	@ (8000ca8 <HAL_MspInit+0x5c>)
 8000c58:	f043 0301 	orr.w	r3, r3, #1
 8000c5c:	6193      	str	r3, [r2, #24]
 8000c5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ca8 <HAL_MspInit+0x5c>)
 8000c60:	699b      	ldr	r3, [r3, #24]
 8000c62:	f003 0301 	and.w	r3, r3, #1
 8000c66:	60bb      	str	r3, [r7, #8]
 8000c68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca8 <HAL_MspInit+0x5c>)
 8000c6c:	69db      	ldr	r3, [r3, #28]
 8000c6e:	4a0e      	ldr	r2, [pc, #56]	@ (8000ca8 <HAL_MspInit+0x5c>)
 8000c70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c74:	61d3      	str	r3, [r2, #28]
 8000c76:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca8 <HAL_MspInit+0x5c>)
 8000c78:	69db      	ldr	r3, [r3, #28]
 8000c7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c7e:	607b      	str	r3, [r7, #4]
 8000c80:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c82:	4b0a      	ldr	r3, [pc, #40]	@ (8000cac <HAL_MspInit+0x60>)
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	4a04      	ldr	r2, [pc, #16]	@ (8000cac <HAL_MspInit+0x60>)
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c9e:	bf00      	nop
 8000ca0:	3714      	adds	r7, #20
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bc80      	pop	{r7}
 8000ca6:	4770      	bx	lr
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	40010000 	.word	0x40010000

08000cb0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b088      	sub	sp, #32
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb8:	f107 0310 	add.w	r3, r7, #16
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	605a      	str	r2, [r3, #4]
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a28      	ldr	r2, [pc, #160]	@ (8000d6c <HAL_ADC_MspInit+0xbc>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d149      	bne.n	8000d64 <HAL_ADC_MspInit+0xb4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cd0:	4b27      	ldr	r3, [pc, #156]	@ (8000d70 <HAL_ADC_MspInit+0xc0>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	4a26      	ldr	r2, [pc, #152]	@ (8000d70 <HAL_ADC_MspInit+0xc0>)
 8000cd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cda:	6193      	str	r3, [r2, #24]
 8000cdc:	4b24      	ldr	r3, [pc, #144]	@ (8000d70 <HAL_ADC_MspInit+0xc0>)
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ce4:	60fb      	str	r3, [r7, #12]
 8000ce6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce8:	4b21      	ldr	r3, [pc, #132]	@ (8000d70 <HAL_ADC_MspInit+0xc0>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	4a20      	ldr	r2, [pc, #128]	@ (8000d70 <HAL_ADC_MspInit+0xc0>)
 8000cee:	f043 0308 	orr.w	r3, r3, #8
 8000cf2:	6193      	str	r3, [r2, #24]
 8000cf4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d70 <HAL_ADC_MspInit+0xc0>)
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	f003 0308 	and.w	r3, r3, #8
 8000cfc:	60bb      	str	r3, [r7, #8]
 8000cfe:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = JOY_X_Pin|JOY_Y_Pin;
 8000d00:	2303      	movs	r3, #3
 8000d02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d04:	2303      	movs	r3, #3
 8000d06:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d08:	f107 0310 	add.w	r3, r7, #16
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4819      	ldr	r0, [pc, #100]	@ (8000d74 <HAL_ADC_MspInit+0xc4>)
 8000d10:	f002 ff9c 	bl	8003c4c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000d14:	4b18      	ldr	r3, [pc, #96]	@ (8000d78 <HAL_ADC_MspInit+0xc8>)
 8000d16:	4a19      	ldr	r2, [pc, #100]	@ (8000d7c <HAL_ADC_MspInit+0xcc>)
 8000d18:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d1a:	4b17      	ldr	r3, [pc, #92]	@ (8000d78 <HAL_ADC_MspInit+0xc8>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d20:	4b15      	ldr	r3, [pc, #84]	@ (8000d78 <HAL_ADC_MspInit+0xc8>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000d26:	4b14      	ldr	r3, [pc, #80]	@ (8000d78 <HAL_ADC_MspInit+0xc8>)
 8000d28:	2280      	movs	r2, #128	@ 0x80
 8000d2a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d2c:	4b12      	ldr	r3, [pc, #72]	@ (8000d78 <HAL_ADC_MspInit+0xc8>)
 8000d2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d32:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d34:	4b10      	ldr	r3, [pc, #64]	@ (8000d78 <HAL_ADC_MspInit+0xc8>)
 8000d36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d3a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000d3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <HAL_ADC_MspInit+0xc8>)
 8000d3e:	2220      	movs	r2, #32
 8000d40:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000d42:	4b0d      	ldr	r3, [pc, #52]	@ (8000d78 <HAL_ADC_MspInit+0xc8>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d48:	480b      	ldr	r0, [pc, #44]	@ (8000d78 <HAL_ADC_MspInit+0xc8>)
 8000d4a:	f002 fcdd 	bl	8003708 <HAL_DMA_Init>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000d54:	f7ff ff74 	bl	8000c40 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	4a07      	ldr	r2, [pc, #28]	@ (8000d78 <HAL_ADC_MspInit+0xc8>)
 8000d5c:	621a      	str	r2, [r3, #32]
 8000d5e:	4a06      	ldr	r2, [pc, #24]	@ (8000d78 <HAL_ADC_MspInit+0xc8>)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d64:	bf00      	nop
 8000d66:	3720      	adds	r7, #32
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	40012400 	.word	0x40012400
 8000d70:	40021000 	.word	0x40021000
 8000d74:	40010c00 	.word	0x40010c00
 8000d78:	20000258 	.word	0x20000258
 8000d7c:	40020008 	.word	0x40020008

08000d80 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b088      	sub	sp, #32
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d88:	f107 0310 	add.w	r3, r7, #16
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a15      	ldr	r2, [pc, #84]	@ (8000df0 <HAL_I2C_MspInit+0x70>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d123      	bne.n	8000de8 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da0:	4b14      	ldr	r3, [pc, #80]	@ (8000df4 <HAL_I2C_MspInit+0x74>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	4a13      	ldr	r2, [pc, #76]	@ (8000df4 <HAL_I2C_MspInit+0x74>)
 8000da6:	f043 0308 	orr.w	r3, r3, #8
 8000daa:	6193      	str	r3, [r2, #24]
 8000dac:	4b11      	ldr	r3, [pc, #68]	@ (8000df4 <HAL_I2C_MspInit+0x74>)
 8000dae:	699b      	ldr	r3, [r3, #24]
 8000db0:	f003 0308 	and.w	r3, r3, #8
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000db8:	23c0      	movs	r3, #192	@ 0xc0
 8000dba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dbc:	2312      	movs	r3, #18
 8000dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dc4:	f107 0310 	add.w	r3, r7, #16
 8000dc8:	4619      	mov	r1, r3
 8000dca:	480b      	ldr	r0, [pc, #44]	@ (8000df8 <HAL_I2C_MspInit+0x78>)
 8000dcc:	f002 ff3e 	bl	8003c4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000dd0:	4b08      	ldr	r3, [pc, #32]	@ (8000df4 <HAL_I2C_MspInit+0x74>)
 8000dd2:	69db      	ldr	r3, [r3, #28]
 8000dd4:	4a07      	ldr	r2, [pc, #28]	@ (8000df4 <HAL_I2C_MspInit+0x74>)
 8000dd6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dda:	61d3      	str	r3, [r2, #28]
 8000ddc:	4b05      	ldr	r3, [pc, #20]	@ (8000df4 <HAL_I2C_MspInit+0x74>)
 8000dde:	69db      	ldr	r3, [r3, #28]
 8000de0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000de4:	60bb      	str	r3, [r7, #8]
 8000de6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000de8:	bf00      	nop
 8000dea:	3720      	adds	r7, #32
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	40005400 	.word	0x40005400
 8000df4:	40021000 	.word	0x40021000
 8000df8:	40010c00 	.word	0x40010c00

08000dfc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e0c:	d113      	bne.n	8000e36 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e40 <HAL_TIM_Base_MspInit+0x44>)
 8000e10:	69db      	ldr	r3, [r3, #28]
 8000e12:	4a0b      	ldr	r2, [pc, #44]	@ (8000e40 <HAL_TIM_Base_MspInit+0x44>)
 8000e14:	f043 0301 	orr.w	r3, r3, #1
 8000e18:	61d3      	str	r3, [r2, #28]
 8000e1a:	4b09      	ldr	r3, [pc, #36]	@ (8000e40 <HAL_TIM_Base_MspInit+0x44>)
 8000e1c:	69db      	ldr	r3, [r3, #28]
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	60fb      	str	r3, [r7, #12]
 8000e24:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000e26:	2200      	movs	r2, #0
 8000e28:	2100      	movs	r1, #0
 8000e2a:	201c      	movs	r0, #28
 8000e2c:	f002 fc35 	bl	800369a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e30:	201c      	movs	r0, #28
 8000e32:	f002 fc4e 	bl	80036d2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000e36:	bf00      	nop
 8000e38:	3710      	adds	r7, #16
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40021000 	.word	0x40021000

08000e44 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b088      	sub	sp, #32
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4c:	f107 0310 	add.w	r3, r7, #16
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4a15      	ldr	r2, [pc, #84]	@ (8000eb4 <HAL_TIM_Encoder_MspInit+0x70>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d123      	bne.n	8000eac <HAL_TIM_Encoder_MspInit+0x68>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e64:	4b14      	ldr	r3, [pc, #80]	@ (8000eb8 <HAL_TIM_Encoder_MspInit+0x74>)
 8000e66:	69db      	ldr	r3, [r3, #28]
 8000e68:	4a13      	ldr	r2, [pc, #76]	@ (8000eb8 <HAL_TIM_Encoder_MspInit+0x74>)
 8000e6a:	f043 0302 	orr.w	r3, r3, #2
 8000e6e:	61d3      	str	r3, [r2, #28]
 8000e70:	4b11      	ldr	r3, [pc, #68]	@ (8000eb8 <HAL_TIM_Encoder_MspInit+0x74>)
 8000e72:	69db      	ldr	r3, [r3, #28]
 8000e74:	f003 0302 	and.w	r3, r3, #2
 8000e78:	60fb      	str	r3, [r7, #12]
 8000e7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb8 <HAL_TIM_Encoder_MspInit+0x74>)
 8000e7e:	699b      	ldr	r3, [r3, #24]
 8000e80:	4a0d      	ldr	r2, [pc, #52]	@ (8000eb8 <HAL_TIM_Encoder_MspInit+0x74>)
 8000e82:	f043 0304 	orr.w	r3, r3, #4
 8000e86:	6193      	str	r3, [r2, #24]
 8000e88:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb8 <HAL_TIM_Encoder_MspInit+0x74>)
 8000e8a:	699b      	ldr	r3, [r3, #24]
 8000e8c:	f003 0304 	and.w	r3, r3, #4
 8000e90:	60bb      	str	r3, [r7, #8]
 8000e92:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e94:	23c0      	movs	r3, #192	@ 0xc0
 8000e96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea0:	f107 0310 	add.w	r3, r7, #16
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4805      	ldr	r0, [pc, #20]	@ (8000ebc <HAL_TIM_Encoder_MspInit+0x78>)
 8000ea8:	f002 fed0 	bl	8003c4c <HAL_GPIO_Init>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000eac:	bf00      	nop
 8000eae:	3720      	adds	r7, #32
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40000400 	.word	0x40000400
 8000eb8:	40021000 	.word	0x40021000
 8000ebc:	40010800 	.word	0x40010800

08000ec0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b088      	sub	sp, #32
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec8:	f107 0310 	add.w	r3, r7, #16
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a20      	ldr	r2, [pc, #128]	@ (8000f5c <HAL_UART_MspInit+0x9c>)
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d139      	bne.n	8000f54 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ee0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f60 <HAL_UART_MspInit+0xa0>)
 8000ee2:	699b      	ldr	r3, [r3, #24]
 8000ee4:	4a1e      	ldr	r2, [pc, #120]	@ (8000f60 <HAL_UART_MspInit+0xa0>)
 8000ee6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000eea:	6193      	str	r3, [r2, #24]
 8000eec:	4b1c      	ldr	r3, [pc, #112]	@ (8000f60 <HAL_UART_MspInit+0xa0>)
 8000eee:	699b      	ldr	r3, [r3, #24]
 8000ef0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ef4:	60fb      	str	r3, [r7, #12]
 8000ef6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef8:	4b19      	ldr	r3, [pc, #100]	@ (8000f60 <HAL_UART_MspInit+0xa0>)
 8000efa:	699b      	ldr	r3, [r3, #24]
 8000efc:	4a18      	ldr	r2, [pc, #96]	@ (8000f60 <HAL_UART_MspInit+0xa0>)
 8000efe:	f043 0304 	orr.w	r3, r3, #4
 8000f02:	6193      	str	r3, [r2, #24]
 8000f04:	4b16      	ldr	r3, [pc, #88]	@ (8000f60 <HAL_UART_MspInit+0xa0>)
 8000f06:	699b      	ldr	r3, [r3, #24]
 8000f08:	f003 0304 	and.w	r3, r3, #4
 8000f0c:	60bb      	str	r3, [r7, #8]
 8000f0e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f14:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f16:	2302      	movs	r3, #2
 8000f18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1e:	f107 0310 	add.w	r3, r7, #16
 8000f22:	4619      	mov	r1, r3
 8000f24:	480f      	ldr	r0, [pc, #60]	@ (8000f64 <HAL_UART_MspInit+0xa4>)
 8000f26:	f002 fe91 	bl	8003c4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f38:	f107 0310 	add.w	r3, r7, #16
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4809      	ldr	r0, [pc, #36]	@ (8000f64 <HAL_UART_MspInit+0xa4>)
 8000f40:	f002 fe84 	bl	8003c4c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2100      	movs	r1, #0
 8000f48:	2025      	movs	r0, #37	@ 0x25
 8000f4a:	f002 fba6 	bl	800369a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f4e:	2025      	movs	r0, #37	@ 0x25
 8000f50:	f002 fbbf 	bl	80036d2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000f54:	bf00      	nop
 8000f56:	3720      	adds	r7, #32
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40013800 	.word	0x40013800
 8000f60:	40021000 	.word	0x40021000
 8000f64:	40010800 	.word	0x40010800

08000f68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f6c:	bf00      	nop
 8000f6e:	e7fd      	b.n	8000f6c <NMI_Handler+0x4>

08000f70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f74:	bf00      	nop
 8000f76:	e7fd      	b.n	8000f74 <HardFault_Handler+0x4>

08000f78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <MemManage_Handler+0x4>

08000f80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f84:	bf00      	nop
 8000f86:	e7fd      	b.n	8000f84 <BusFault_Handler+0x4>

08000f88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <UsageFault_Handler+0x4>

08000f90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bc80      	pop	{r7}
 8000f9a:	4770      	bx	lr

08000f9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bc80      	pop	{r7}
 8000fa6:	4770      	bx	lr

08000fa8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fac:	bf00      	nop
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr

08000fb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fb8:	f001 fe8c 	bl	8002cd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000fc4:	4802      	ldr	r0, [pc, #8]	@ (8000fd0 <DMA1_Channel1_IRQHandler+0x10>)
 8000fc6:	f002 fd0d 	bl	80039e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000258 	.word	0x20000258

08000fd4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000fd8:	4802      	ldr	r0, [pc, #8]	@ (8000fe4 <TIM2_IRQHandler+0x10>)
 8000fda:	f004 fb07 	bl	80055ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	200002f0 	.word	0x200002f0

08000fe8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000fec:	4802      	ldr	r0, [pc, #8]	@ (8000ff8 <USART1_IRQHandler+0x10>)
 8000fee:	f004 ff71 	bl	8005ed4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	20000380 	.word	0x20000380

08000ffc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	bc80      	pop	{r7}
 8001006:	4770      	bx	lr

08001008 <u8g2_DrawHXBM>:
}



void u8g2_DrawHXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af02      	add	r7, sp, #8
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	4608      	mov	r0, r1
 8001012:	4611      	mov	r1, r2
 8001014:	461a      	mov	r2, r3
 8001016:	4603      	mov	r3, r0
 8001018:	70fb      	strb	r3, [r7, #3]
 800101a:	460b      	mov	r3, r1
 800101c:	70bb      	strb	r3, [r7, #2]
 800101e:	4613      	mov	r3, r2
 8001020:	707b      	strb	r3, [r7, #1]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8001028:	73bb      	strb	r3, [r7, #14]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 800102a:	7bbb      	ldrb	r3, [r7, #14]
 800102c:	2b00      	cmp	r3, #0
 800102e:	bf0c      	ite	eq
 8001030:	2301      	moveq	r3, #1
 8001032:	2300      	movne	r3, #0
 8001034:	b2db      	uxtb	r3, r3
 8001036:	737b      	strb	r3, [r7, #13]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 8001038:	78fa      	ldrb	r2, [r7, #3]
 800103a:	787b      	ldrb	r3, [r7, #1]
 800103c:	4413      	add	r3, r2
 800103e:	b2d8      	uxtb	r0, r3
 8001040:	78bb      	ldrb	r3, [r7, #2]
 8001042:	3301      	adds	r3, #1
 8001044:	b2db      	uxtb	r3, r3
 8001046:	78ba      	ldrb	r2, [r7, #2]
 8001048:	78f9      	ldrb	r1, [r7, #3]
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	4603      	mov	r3, r0
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f000 ffea 	bl	8002028 <u8g2_IsIntersection>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d040      	beq.n	80010dc <u8g2_DrawHXBM+0xd4>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 800105a:	2301      	movs	r3, #1
 800105c:	73fb      	strb	r3, [r7, #15]
  while(len > 0) {
 800105e:	e035      	b.n	80010cc <u8g2_DrawHXBM+0xc4>
    if ( *b & mask ) {
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	781a      	ldrb	r2, [r3, #0]
 8001064:	7bfb      	ldrb	r3, [r7, #15]
 8001066:	4013      	ands	r3, r2
 8001068:	b2db      	uxtb	r3, r3
 800106a:	2b00      	cmp	r3, #0
 800106c:	d00c      	beq.n	8001088 <u8g2_DrawHXBM+0x80>
      u8g2->draw_color = color;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	7bba      	ldrb	r2, [r7, #14]
 8001072:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8001076:	78ba      	ldrb	r2, [r7, #2]
 8001078:	78f9      	ldrb	r1, [r7, #3]
 800107a:	2300      	movs	r3, #0
 800107c:	9300      	str	r3, [sp, #0]
 800107e:	2301      	movs	r3, #1
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f000 ff1b 	bl	8001ebc <u8g2_DrawHVLine>
 8001086:	e010      	b.n	80010aa <u8g2_DrawHXBM+0xa2>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800108e:	2b00      	cmp	r3, #0
 8001090:	d10b      	bne.n	80010aa <u8g2_DrawHXBM+0xa2>
      u8g2->draw_color = ncolor;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	7b7a      	ldrb	r2, [r7, #13]
 8001096:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 800109a:	78ba      	ldrb	r2, [r7, #2]
 800109c:	78f9      	ldrb	r1, [r7, #3]
 800109e:	2300      	movs	r3, #0
 80010a0:	9300      	str	r3, [sp, #0]
 80010a2:	2301      	movs	r3, #1
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f000 ff09 	bl	8001ebc <u8g2_DrawHVLine>
    }
    x++;
 80010aa:	78fb      	ldrb	r3, [r7, #3]
 80010ac:	3301      	adds	r3, #1
 80010ae:	70fb      	strb	r3, [r7, #3]
    mask <<= 1;
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	73fb      	strb	r3, [r7, #15]
    if ( mask == 0 )
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d104      	bne.n	80010c6 <u8g2_DrawHXBM+0xbe>
    {
      mask = 1;
 80010bc:	2301      	movs	r3, #1
 80010be:	73fb      	strb	r3, [r7, #15]
      b++;
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	3301      	adds	r3, #1
 80010c4:	61bb      	str	r3, [r7, #24]
    }
    len--;
 80010c6:	787b      	ldrb	r3, [r7, #1]
 80010c8:	3b01      	subs	r3, #1
 80010ca:	707b      	strb	r3, [r7, #1]
  while(len > 0) {
 80010cc:	787b      	ldrb	r3, [r7, #1]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d1c6      	bne.n	8001060 <u8g2_DrawHXBM+0x58>
  }
  u8g2->draw_color = color;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	7bba      	ldrb	r2, [r7, #14]
 80010d6:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
 80010da:	e000      	b.n	80010de <u8g2_DrawHXBM+0xd6>
    return;
 80010dc:	bf00      	nop
}
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <u8g2_DrawXBM>:


void u8g2_DrawXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af02      	add	r7, sp, #8
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	4608      	mov	r0, r1
 80010ee:	4611      	mov	r1, r2
 80010f0:	461a      	mov	r2, r3
 80010f2:	4603      	mov	r3, r0
 80010f4:	70fb      	strb	r3, [r7, #3]
 80010f6:	460b      	mov	r3, r1
 80010f8:	70bb      	strb	r3, [r7, #2]
 80010fa:	4613      	mov	r3, r2
 80010fc:	707b      	strb	r3, [r7, #1]
  u8g2_uint_t blen;
  blen = w;
 80010fe:	787b      	ldrb	r3, [r7, #1]
 8001100:	73fb      	strb	r3, [r7, #15]
  blen += 7;
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	3307      	adds	r3, #7
 8001106:	73fb      	strb	r3, [r7, #15]
  blen >>= 3;
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	08db      	lsrs	r3, r3, #3
 800110c:	73fb      	strb	r3, [r7, #15]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 800110e:	78fa      	ldrb	r2, [r7, #3]
 8001110:	787b      	ldrb	r3, [r7, #1]
 8001112:	4413      	add	r3, r2
 8001114:	b2d8      	uxtb	r0, r3
 8001116:	78ba      	ldrb	r2, [r7, #2]
 8001118:	7e3b      	ldrb	r3, [r7, #24]
 800111a:	4413      	add	r3, r2
 800111c:	b2db      	uxtb	r3, r3
 800111e:	78ba      	ldrb	r2, [r7, #2]
 8001120:	78f9      	ldrb	r1, [r7, #3]
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	4603      	mov	r3, r0
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f000 ff7e 	bl	8002028 <u8g2_IsIntersection>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d017      	beq.n	8001162 <u8g2_DrawXBM+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 8001132:	e012      	b.n	800115a <u8g2_DrawXBM+0x76>
  {
    u8g2_DrawHXBM(u8g2, x, y, w, bitmap);
 8001134:	7878      	ldrb	r0, [r7, #1]
 8001136:	78ba      	ldrb	r2, [r7, #2]
 8001138:	78f9      	ldrb	r1, [r7, #3]
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	9300      	str	r3, [sp, #0]
 800113e:	4603      	mov	r3, r0
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff ff61 	bl	8001008 <u8g2_DrawHXBM>
    bitmap += blen;
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	69fa      	ldr	r2, [r7, #28]
 800114a:	4413      	add	r3, r2
 800114c:	61fb      	str	r3, [r7, #28]
    y++;
 800114e:	78bb      	ldrb	r3, [r7, #2]
 8001150:	3301      	adds	r3, #1
 8001152:	70bb      	strb	r3, [r7, #2]
    h--;
 8001154:	7e3b      	ldrb	r3, [r7, #24]
 8001156:	3b01      	subs	r3, #1
 8001158:	763b      	strb	r3, [r7, #24]
  while( h > 0 )
 800115a:	7e3b      	ldrb	r3, [r7, #24]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d1e9      	bne.n	8001134 <u8g2_DrawXBM+0x50>
 8001160:	e000      	b.n	8001164 <u8g2_DrawXBM+0x80>
    return;
 8001162:	bf00      	nop
  }
}
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b084      	sub	sp, #16
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	7c1b      	ldrb	r3, [r3, #16]
 8001178:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001180:	461a      	mov	r2, r3
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	fb02 f303 	mul.w	r3, r2, r3
 8001188:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	00db      	lsls	r3, r3, #3
 800118e:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001194:	68fa      	ldr	r2, [r7, #12]
 8001196:	2100      	movs	r1, #0
 8001198:	4618      	mov	r0, r3
 800119a:	f005 fc05 	bl	80069a8 <memset>
}
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b086      	sub	sp, #24
 80011aa:	af02      	add	r7, sp, #8
 80011ac:	6078      	str	r0, [r7, #4]
 80011ae:	460b      	mov	r3, r1
 80011b0:	70fb      	strb	r3, [r7, #3]
 80011b2:	4613      	mov	r3, r2
 80011b4:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	7c1b      	ldrb	r3, [r3, #16]
 80011bc:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 80011be:	78fb      	ldrb	r3, [r7, #3]
 80011c0:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011c6:	60bb      	str	r3, [r7, #8]
  offset *= w;
 80011c8:	7bfb      	ldrb	r3, [r7, #15]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	89ba      	ldrh	r2, [r7, #12]
 80011ce:	fb02 f303 	mul.w	r3, r2, r3
 80011d2:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 80011d4:	89bb      	ldrh	r3, [r7, #12]
 80011d6:	00db      	lsls	r3, r3, #3
 80011d8:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 80011da:	89bb      	ldrh	r3, [r7, #12]
 80011dc:	68ba      	ldr	r2, [r7, #8]
 80011de:	4413      	add	r3, r2
 80011e0:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 80011e2:	7bf9      	ldrb	r1, [r7, #15]
 80011e4:	78ba      	ldrb	r2, [r7, #2]
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	460b      	mov	r3, r1
 80011ec:	2100      	movs	r1, #0
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f001 fc32 	bl	8002a58 <u8x8_DrawTile>
}
 80011f4:	bf00      	nop
 80011f6:	3710      	adds	r7, #16
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8001204:	2300      	movs	r3, #0
 8001206:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800120e:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001216:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	7c5b      	ldrb	r3, [r3, #17]
 800121e:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8001220:	7bba      	ldrb	r2, [r7, #14]
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	4619      	mov	r1, r3
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff ffbd 	bl	80011a6 <u8g2_send_tile_row>
    src_row++;
 800122c:	7bfb      	ldrb	r3, [r7, #15]
 800122e:	3301      	adds	r3, #1
 8001230:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8001232:	7bbb      	ldrb	r3, [r7, #14]
 8001234:	3301      	adds	r3, #1
 8001236:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8001238:	7bfa      	ldrb	r2, [r7, #15]
 800123a:	7b7b      	ldrb	r3, [r7, #13]
 800123c:	429a      	cmp	r2, r3
 800123e:	d203      	bcs.n	8001248 <u8g2_send_buffer+0x4c>
 8001240:	7bba      	ldrb	r2, [r7, #14]
 8001242:	7b3b      	ldrb	r3, [r7, #12]
 8001244:	429a      	cmp	r2, r3
 8001246:	d3eb      	bcc.n	8001220 <u8g2_send_buffer+0x24>
}
 8001248:	bf00      	nop
 800124a:	3710      	adds	r7, #16
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff ffcf 	bl	80011fc <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f001 fc4b 	bl	8002afa <u8x8_RefreshDisplay>
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2208      	movs	r2, #8
 8001278:	701a      	strb	r2, [r3, #0]
  return buf;
 800127a:	4b03      	ldr	r3, [pc, #12]	@ (8001288 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 800127c:	4618      	mov	r0, r3
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	bc80      	pop	{r7}
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	2000057c 	.word	0x2000057c

0800128c <u8g2_Setup_ssd1306_i2c_128x64_noname_f>:
  buf = u8g2_m_16_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1306 f */
void u8g2_Setup_ssd1306_i2c_128x64_noname_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b088      	sub	sp, #32
 8001290:	af02      	add	r7, sp, #8
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	607a      	str	r2, [r7, #4]
 8001298:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x64_noname, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	9300      	str	r3, [sp, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a0b      	ldr	r2, [pc, #44]	@ (80012d0 <u8g2_Setup_ssd1306_i2c_128x64_noname_f+0x44>)
 80012a2:	490c      	ldr	r1, [pc, #48]	@ (80012d4 <u8g2_Setup_ssd1306_i2c_128x64_noname_f+0x48>)
 80012a4:	68f8      	ldr	r0, [r7, #12]
 80012a6:	f001 fc8b 	bl	8002bc0 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 80012aa:	f107 0313 	add.w	r3, r7, #19
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff ffdc 	bl	800126c <u8g2_m_16_8_f>
 80012b4:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 80012b6:	7cfa      	ldrb	r2, [r7, #19]
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	9300      	str	r3, [sp, #0]
 80012bc:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <u8g2_Setup_ssd1306_i2c_128x64_noname_f+0x4c>)
 80012be:	6979      	ldr	r1, [r7, #20]
 80012c0:	68f8      	ldr	r0, [r7, #12]
 80012c2:	f000 ff99 	bl	80021f8 <u8g2_SetupBuffer>
}
 80012c6:	bf00      	nop
 80012c8:	3718      	adds	r7, #24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	080026f9 	.word	0x080026f9
 80012d4:	08002955 	.word	0x08002955
 80012d8:	0800207f 	.word	0x0800207f

080012dc <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	460b      	mov	r3, r1
 80012e6:	70fb      	strb	r3, [r7, #3]
  font += offset;
 80012e8:	78fb      	ldrb	r3, [r7, #3]
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	781b      	ldrb	r3, [r3, #0]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bc80      	pop	{r7}
 80012fc:	4770      	bx	lr

080012fe <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 80012fe:	b480      	push	{r7}
 8001300:	b085      	sub	sp, #20
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
 8001306:	460b      	mov	r3, r1
 8001308:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 800130a:	78fb      	ldrb	r3, [r7, #3]
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	4413      	add	r3, r2
 8001310:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	81fb      	strh	r3, [r7, #14]
    font++;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3301      	adds	r3, #1
 800131c:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 800131e:	89fb      	ldrh	r3, [r7, #14]
 8001320:	021b      	lsls	r3, r3, #8
 8001322:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	461a      	mov	r2, r3
 800132a:	89fb      	ldrh	r3, [r7, #14]
 800132c:	4413      	add	r3, r2
 800132e:	81fb      	strh	r3, [r7, #14]
    return pos;
 8001330:	89fb      	ldrh	r3, [r7, #14]
}
 8001332:	4618      	mov	r0, r3
 8001334:	3714      	adds	r7, #20
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr

0800133c <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8001346:	2100      	movs	r1, #0
 8001348:	6838      	ldr	r0, [r7, #0]
 800134a:	f7ff ffc7 	bl	80012dc <u8g2_font_get_byte>
 800134e:	4603      	mov	r3, r0
 8001350:	461a      	mov	r2, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8001356:	2101      	movs	r1, #1
 8001358:	6838      	ldr	r0, [r7, #0]
 800135a:	f7ff ffbf 	bl	80012dc <u8g2_font_get_byte>
 800135e:	4603      	mov	r3, r0
 8001360:	461a      	mov	r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8001366:	2102      	movs	r1, #2
 8001368:	6838      	ldr	r0, [r7, #0]
 800136a:	f7ff ffb7 	bl	80012dc <u8g2_font_get_byte>
 800136e:	4603      	mov	r3, r0
 8001370:	461a      	mov	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8001376:	2103      	movs	r1, #3
 8001378:	6838      	ldr	r0, [r7, #0]
 800137a:	f7ff ffaf 	bl	80012dc <u8g2_font_get_byte>
 800137e:	4603      	mov	r3, r0
 8001380:	461a      	mov	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8001386:	2104      	movs	r1, #4
 8001388:	6838      	ldr	r0, [r7, #0]
 800138a:	f7ff ffa7 	bl	80012dc <u8g2_font_get_byte>
 800138e:	4603      	mov	r3, r0
 8001390:	461a      	mov	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8001396:	2105      	movs	r1, #5
 8001398:	6838      	ldr	r0, [r7, #0]
 800139a:	f7ff ff9f 	bl	80012dc <u8g2_font_get_byte>
 800139e:	4603      	mov	r3, r0
 80013a0:	461a      	mov	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 80013a6:	2106      	movs	r1, #6
 80013a8:	6838      	ldr	r0, [r7, #0]
 80013aa:	f7ff ff97 	bl	80012dc <u8g2_font_get_byte>
 80013ae:	4603      	mov	r3, r0
 80013b0:	461a      	mov	r2, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 80013b6:	2107      	movs	r1, #7
 80013b8:	6838      	ldr	r0, [r7, #0]
 80013ba:	f7ff ff8f 	bl	80012dc <u8g2_font_get_byte>
 80013be:	4603      	mov	r3, r0
 80013c0:	461a      	mov	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 80013c6:	2108      	movs	r1, #8
 80013c8:	6838      	ldr	r0, [r7, #0]
 80013ca:	f7ff ff87 	bl	80012dc <u8g2_font_get_byte>
 80013ce:	4603      	mov	r3, r0
 80013d0:	461a      	mov	r2, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 80013d6:	2109      	movs	r1, #9
 80013d8:	6838      	ldr	r0, [r7, #0]
 80013da:	f7ff ff7f 	bl	80012dc <u8g2_font_get_byte>
 80013de:	4603      	mov	r3, r0
 80013e0:	b25a      	sxtb	r2, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 80013e6:	210a      	movs	r1, #10
 80013e8:	6838      	ldr	r0, [r7, #0]
 80013ea:	f7ff ff77 	bl	80012dc <u8g2_font_get_byte>
 80013ee:	4603      	mov	r3, r0
 80013f0:	b25a      	sxtb	r2, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80013f6:	210b      	movs	r1, #11
 80013f8:	6838      	ldr	r0, [r7, #0]
 80013fa:	f7ff ff6f 	bl	80012dc <u8g2_font_get_byte>
 80013fe:	4603      	mov	r3, r0
 8001400:	b25a      	sxtb	r2, r3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8001406:	210c      	movs	r1, #12
 8001408:	6838      	ldr	r0, [r7, #0]
 800140a:	f7ff ff67 	bl	80012dc <u8g2_font_get_byte>
 800140e:	4603      	mov	r3, r0
 8001410:	b25a      	sxtb	r2, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8001416:	210d      	movs	r1, #13
 8001418:	6838      	ldr	r0, [r7, #0]
 800141a:	f7ff ff5f 	bl	80012dc <u8g2_font_get_byte>
 800141e:	4603      	mov	r3, r0
 8001420:	b25a      	sxtb	r2, r3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8001426:	210e      	movs	r1, #14
 8001428:	6838      	ldr	r0, [r7, #0]
 800142a:	f7ff ff57 	bl	80012dc <u8g2_font_get_byte>
 800142e:	4603      	mov	r3, r0
 8001430:	b25a      	sxtb	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8001436:	210f      	movs	r1, #15
 8001438:	6838      	ldr	r0, [r7, #0]
 800143a:	f7ff ff4f 	bl	80012dc <u8g2_font_get_byte>
 800143e:	4603      	mov	r3, r0
 8001440:	b25a      	sxtb	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8001446:	2110      	movs	r1, #16
 8001448:	6838      	ldr	r0, [r7, #0]
 800144a:	f7ff ff47 	bl	80012dc <u8g2_font_get_byte>
 800144e:	4603      	mov	r3, r0
 8001450:	b25a      	sxtb	r2, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8001456:	2111      	movs	r1, #17
 8001458:	6838      	ldr	r0, [r7, #0]
 800145a:	f7ff ff50 	bl	80012fe <u8g2_font_get_word>
 800145e:	4603      	mov	r3, r0
 8001460:	461a      	mov	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8001466:	2113      	movs	r1, #19
 8001468:	6838      	ldr	r0, [r7, #0]
 800146a:	f7ff ff48 	bl	80012fe <u8g2_font_get_word>
 800146e:	4603      	mov	r3, r0
 8001470:	461a      	mov	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8001476:	2115      	movs	r1, #21
 8001478:	6838      	ldr	r0, [r7, #0]
 800147a:	f7ff ff40 	bl	80012fe <u8g2_font_get_word>
 800147e:	4603      	mov	r3, r0
 8001480:	461a      	mov	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	82da      	strh	r2, [r3, #22]
#endif
}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 800148e:	b480      	push	{r7}
 8001490:	b085      	sub	sp, #20
 8001492:	af00      	add	r7, sp, #0
 8001494:	6078      	str	r0, [r7, #4]
 8001496:	460b      	mov	r3, r1
 8001498:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	7a9b      	ldrb	r3, [r3, #10]
 800149e:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 80014a8:	7bfa      	ldrb	r2, [r7, #15]
 80014aa:	7b7b      	ldrb	r3, [r7, #13]
 80014ac:	fa42 f303 	asr.w	r3, r2, r3
 80014b0:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 80014b2:	7b7b      	ldrb	r3, [r7, #13]
 80014b4:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 80014b6:	7bba      	ldrb	r2, [r7, #14]
 80014b8:	78fb      	ldrb	r3, [r7, #3]
 80014ba:	4413      	add	r3, r2
 80014bc:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 80014be:	7bbb      	ldrb	r3, [r7, #14]
 80014c0:	2b07      	cmp	r3, #7
 80014c2:	d91a      	bls.n	80014fa <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 80014c4:	2308      	movs	r3, #8
 80014c6:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 80014c8:	7b3a      	ldrb	r2, [r7, #12]
 80014ca:	7b7b      	ldrb	r3, [r7, #13]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	1c5a      	adds	r2, r3, #1
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	461a      	mov	r2, r3
 80014e2:	7b3b      	ldrb	r3, [r7, #12]
 80014e4:	fa02 f303 	lsl.w	r3, r2, r3
 80014e8:	b25a      	sxtb	r2, r3
 80014ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	b25b      	sxtb	r3, r3
 80014f2:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80014f4:	7bbb      	ldrb	r3, [r7, #14]
 80014f6:	3b08      	subs	r3, #8
 80014f8:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 80014fa:	78fb      	ldrb	r3, [r7, #3]
 80014fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001500:	fa02 f303 	lsl.w	r3, r2, r3
 8001504:	b2db      	uxtb	r3, r3
 8001506:	43db      	mvns	r3, r3
 8001508:	b2da      	uxtb	r2, r3
 800150a:	7bfb      	ldrb	r3, [r7, #15]
 800150c:	4013      	ands	r3, r2
 800150e:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	7bba      	ldrb	r2, [r7, #14]
 8001514:	729a      	strb	r2, [r3, #10]
  return val;
 8001516:	7bfb      	ldrb	r3, [r7, #15]
}
 8001518:	4618      	mov	r0, r3
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr

08001522 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b084      	sub	sp, #16
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	460b      	mov	r3, r1
 800152c:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 800152e:	78fb      	ldrb	r3, [r7, #3]
 8001530:	4619      	mov	r1, r3
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7ff ffab 	bl	800148e <u8g2_font_decode_get_unsigned_bits>
 8001538:	4603      	mov	r3, r0
 800153a:	73fb      	strb	r3, [r7, #15]
  d = 1;
 800153c:	2301      	movs	r3, #1
 800153e:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8001540:	78fb      	ldrb	r3, [r7, #3]
 8001542:	3b01      	subs	r3, #1
 8001544:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8001546:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800154a:	78fb      	ldrb	r3, [r7, #3]
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8001552:	7bfa      	ldrb	r2, [r7, #15]
 8001554:	7bbb      	ldrb	r3, [r7, #14]
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	b2db      	uxtb	r3, r3
 800155a:	73fb      	strb	r3, [r7, #15]
  return v;
 800155c:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8001560:	4618      	mov	r0, r3
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8001568:	b490      	push	{r4, r7}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	4604      	mov	r4, r0
 8001570:	4608      	mov	r0, r1
 8001572:	4611      	mov	r1, r2
 8001574:	461a      	mov	r2, r3
 8001576:	4623      	mov	r3, r4
 8001578:	71fb      	strb	r3, [r7, #7]
 800157a:	4603      	mov	r3, r0
 800157c:	71bb      	strb	r3, [r7, #6]
 800157e:	460b      	mov	r3, r1
 8001580:	717b      	strb	r3, [r7, #5]
 8001582:	4613      	mov	r3, r2
 8001584:	713b      	strb	r3, [r7, #4]
  switch(dir)
 8001586:	793b      	ldrb	r3, [r7, #4]
 8001588:	2b02      	cmp	r3, #2
 800158a:	d010      	beq.n	80015ae <u8g2_add_vector_y+0x46>
 800158c:	2b02      	cmp	r3, #2
 800158e:	dc13      	bgt.n	80015b8 <u8g2_add_vector_y+0x50>
 8001590:	2b00      	cmp	r3, #0
 8001592:	d002      	beq.n	800159a <u8g2_add_vector_y+0x32>
 8001594:	2b01      	cmp	r3, #1
 8001596:	d005      	beq.n	80015a4 <u8g2_add_vector_y+0x3c>
 8001598:	e00e      	b.n	80015b8 <u8g2_add_vector_y+0x50>
  {
    case 0:
      dy += y;
 800159a:	797a      	ldrb	r2, [r7, #5]
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	4413      	add	r3, r2
 80015a0:	71fb      	strb	r3, [r7, #7]
      break;
 80015a2:	e00e      	b.n	80015c2 <u8g2_add_vector_y+0x5a>
    case 1:
      dy += x;
 80015a4:	79ba      	ldrb	r2, [r7, #6]
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	4413      	add	r3, r2
 80015aa:	71fb      	strb	r3, [r7, #7]
      break;
 80015ac:	e009      	b.n	80015c2 <u8g2_add_vector_y+0x5a>
    case 2:
      dy -= y;
 80015ae:	797b      	ldrb	r3, [r7, #5]
 80015b0:	79fa      	ldrb	r2, [r7, #7]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	71fb      	strb	r3, [r7, #7]
      break;
 80015b6:	e004      	b.n	80015c2 <u8g2_add_vector_y+0x5a>
    default:
      dy -= x;
 80015b8:	79bb      	ldrb	r3, [r7, #6]
 80015ba:	79fa      	ldrb	r2, [r7, #7]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	71fb      	strb	r3, [r7, #7]
      break;      
 80015c0:	bf00      	nop
  }
  return dy;
 80015c2:	79fb      	ldrb	r3, [r7, #7]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc90      	pop	{r4, r7}
 80015cc:	4770      	bx	lr

080015ce <u8g2_add_vector_x>:

static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 80015ce:	b490      	push	{r4, r7}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	4604      	mov	r4, r0
 80015d6:	4608      	mov	r0, r1
 80015d8:	4611      	mov	r1, r2
 80015da:	461a      	mov	r2, r3
 80015dc:	4623      	mov	r3, r4
 80015de:	71fb      	strb	r3, [r7, #7]
 80015e0:	4603      	mov	r3, r0
 80015e2:	71bb      	strb	r3, [r7, #6]
 80015e4:	460b      	mov	r3, r1
 80015e6:	717b      	strb	r3, [r7, #5]
 80015e8:	4613      	mov	r3, r2
 80015ea:	713b      	strb	r3, [r7, #4]
  switch(dir)
 80015ec:	793b      	ldrb	r3, [r7, #4]
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d010      	beq.n	8001614 <u8g2_add_vector_x+0x46>
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	dc13      	bgt.n	800161e <u8g2_add_vector_x+0x50>
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d002      	beq.n	8001600 <u8g2_add_vector_x+0x32>
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d005      	beq.n	800160a <u8g2_add_vector_x+0x3c>
 80015fe:	e00e      	b.n	800161e <u8g2_add_vector_x+0x50>
  {
    case 0:
      dx += x;
 8001600:	79ba      	ldrb	r2, [r7, #6]
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	4413      	add	r3, r2
 8001606:	71fb      	strb	r3, [r7, #7]
      break;
 8001608:	e00e      	b.n	8001628 <u8g2_add_vector_x+0x5a>
    case 1:
      dx -= y;
 800160a:	797b      	ldrb	r3, [r7, #5]
 800160c:	79fa      	ldrb	r2, [r7, #7]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	71fb      	strb	r3, [r7, #7]
      break;
 8001612:	e009      	b.n	8001628 <u8g2_add_vector_x+0x5a>
    case 2:
      dx -= x;
 8001614:	79bb      	ldrb	r3, [r7, #6]
 8001616:	79fa      	ldrb	r2, [r7, #7]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	71fb      	strb	r3, [r7, #7]
      break;
 800161c:	e004      	b.n	8001628 <u8g2_add_vector_x+0x5a>
    default:
      dx += y;
 800161e:	797a      	ldrb	r2, [r7, #5]
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	4413      	add	r3, r2
 8001624:	71fb      	strb	r3, [r7, #7]
      break;      
 8001626:	bf00      	nop
  }
  return dx;
 8001628:	79fb      	ldrb	r3, [r7, #7]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bc90      	pop	{r4, r7}
 8001632:	4770      	bx	lr

08001634 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b088      	sub	sp, #32
 8001638:	af02      	add	r7, sp, #8
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	460b      	mov	r3, r1
 800163e:	70fb      	strb	r3, [r7, #3]
 8001640:	4613      	mov	r3, r2
 8001642:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3358      	adds	r3, #88	@ 0x58
 8001648:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 800164a:	78fb      	ldrb	r3, [r7, #3]
 800164c:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8001654:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	f993 3007 	ldrsb.w	r3, [r3, #7]
 800165c:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001664:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8001666:	7bfa      	ldrb	r2, [r7, #15]
 8001668:	7d7b      	ldrb	r3, [r7, #21]
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 800166e:	7bfb      	ldrb	r3, [r7, #15]
 8001670:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8001672:	7dfa      	ldrb	r2, [r7, #23]
 8001674:	7bfb      	ldrb	r3, [r7, #15]
 8001676:	429a      	cmp	r2, r3
 8001678:	d201      	bcs.n	800167e <u8g2_font_decode_len+0x4a>
      current = cnt;
 800167a:	7dfb      	ldrb	r3, [r7, #23]
 800167c:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	791b      	ldrb	r3, [r3, #4]
 8001682:	73bb      	strb	r3, [r7, #14]
    y = decode->target_y;
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	795b      	ldrb	r3, [r3, #5]
 8001688:	737b      	strb	r3, [r7, #13]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 800168a:	f997 1015 	ldrsb.w	r1, [r7, #21]
 800168e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	7b9b      	ldrb	r3, [r3, #14]
 8001696:	7bb8      	ldrb	r0, [r7, #14]
 8001698:	f7ff ff99 	bl	80015ce <u8g2_add_vector_x>
 800169c:	4603      	mov	r3, r0
 800169e:	73bb      	strb	r3, [r7, #14]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 80016a0:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80016a4:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	7b9b      	ldrb	r3, [r3, #14]
 80016ac:	7b78      	ldrb	r0, [r7, #13]
 80016ae:	f7ff ff5b 	bl	8001568 <u8g2_add_vector_y>
 80016b2:	4603      	mov	r3, r0
 80016b4:	737b      	strb	r3, [r7, #13]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 80016b6:	78bb      	ldrb	r3, [r7, #2]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d00f      	beq.n	80016dc <u8g2_font_decode_len+0xa8>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	7b1a      	ldrb	r2, [r3, #12]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
      u8g2_DrawHVLine(u8g2, 
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	7b9b      	ldrb	r3, [r3, #14]
 80016ca:	7db8      	ldrb	r0, [r7, #22]
 80016cc:	7b7a      	ldrb	r2, [r7, #13]
 80016ce:	7bb9      	ldrb	r1, [r7, #14]
 80016d0:	9300      	str	r3, [sp, #0]
 80016d2:	4603      	mov	r3, r0
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f000 fbf1 	bl	8001ebc <u8g2_DrawHVLine>
 80016da:	e012      	b.n	8001702 <u8g2_font_decode_len+0xce>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	7adb      	ldrb	r3, [r3, #11]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d10e      	bne.n	8001702 <u8g2_font_decode_len+0xce>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	7b5a      	ldrb	r2, [r3, #13]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
      u8g2_DrawHVLine(u8g2, 
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	7b9b      	ldrb	r3, [r3, #14]
 80016f2:	7db8      	ldrb	r0, [r7, #22]
 80016f4:	7b7a      	ldrb	r2, [r7, #13]
 80016f6:	7bb9      	ldrb	r1, [r7, #14]
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	4603      	mov	r3, r0
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f000 fbdd 	bl	8001ebc <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8001702:	7dfa      	ldrb	r2, [r7, #23]
 8001704:	7bfb      	ldrb	r3, [r7, #15]
 8001706:	429a      	cmp	r2, r3
 8001708:	d309      	bcc.n	800171e <u8g2_font_decode_len+0xea>
      break;
    cnt -= rem;
 800170a:	7dfa      	ldrb	r2, [r7, #23]
 800170c:	7bfb      	ldrb	r3, [r7, #15]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8001712:	2300      	movs	r3, #0
 8001714:	757b      	strb	r3, [r7, #21]
    ly++;
 8001716:	7d3b      	ldrb	r3, [r7, #20]
 8001718:	3301      	adds	r3, #1
 800171a:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 800171c:	e79f      	b.n	800165e <u8g2_font_decode_len+0x2a>
      break;
 800171e:	bf00      	nop
  }
  lx += cnt;
 8001720:	7d7a      	ldrb	r2, [r7, #21]
 8001722:	7dfb      	ldrb	r3, [r7, #23]
 8001724:	4413      	add	r3, r2
 8001726:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8001728:	f997 2015 	ldrsb.w	r2, [r7, #21]
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	719a      	strb	r2, [r3, #6]
  decode->y = ly;
 8001730:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	71da      	strb	r2, [r3, #7]
  
}
 8001738:	bf00      	nop
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}

08001740 <u8g2_font_setup_decode>:

static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
 8001748:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	3358      	adds	r3, #88	@ 0x58
 800174e:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	683a      	ldr	r2, [r7, #0]
 8001754:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	2200      	movs	r2, #0
 800175a:	729a      	strb	r2, [r3, #10]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8001762:	4619      	mov	r1, r3
 8001764:	68f8      	ldr	r0, [r7, #12]
 8001766:	f7ff fe92 	bl	800148e <u8g2_font_decode_get_unsigned_bits>
 800176a:	4603      	mov	r3, r0
 800176c:	b25a      	sxtb	r2, r3
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	721a      	strb	r2, [r3, #8]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 8001778:	4619      	mov	r1, r3
 800177a:	68f8      	ldr	r0, [r7, #12]
 800177c:	f7ff fe87 	bl	800148e <u8g2_font_decode_get_unsigned_bits>
 8001780:	4603      	mov	r3, r0
 8001782:	b25a      	sxtb	r2, r3
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	725a      	strb	r2, [r3, #9]
  
  decode->fg_color = u8g2->draw_color;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f893 2086 	ldrb.w	r2, [r3, #134]	@ 0x86
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	731a      	strb	r2, [r3, #12]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	7b1b      	ldrb	r3, [r3, #12]
 8001796:	2b00      	cmp	r3, #0
 8001798:	bf0c      	ite	eq
 800179a:	2301      	moveq	r3, #1
 800179c:	2300      	movne	r3, #0
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	461a      	mov	r2, r3
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	735a      	strb	r2, [r3, #13]
}
 80017a6:	bf00      	nop
 80017a8:	3710      	adds	r7, #16
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
	...

080017b0 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b088      	sub	sp, #32
 80017b4:	af02      	add	r7, sp, #8
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	3358      	adds	r3, #88	@ 0x58
 80017be:	613b      	str	r3, [r7, #16]
    
  u8g2_font_setup_decode(u8g2, glyph_data);
 80017c0:	6839      	ldr	r1, [r7, #0]
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f7ff ffbc 	bl	8001740 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80017ce:	73fb      	strb	r3, [r7, #15]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 80017d6:	4619      	mov	r1, r3
 80017d8:	6938      	ldr	r0, [r7, #16]
 80017da:	f7ff fea2 	bl	8001522 <u8g2_font_decode_get_signed_bits>
 80017de:	4603      	mov	r3, r0
 80017e0:	73bb      	strb	r3, [r7, #14]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f893 306f 	ldrb.w	r3, [r3, #111]	@ 0x6f
 80017e8:	4619      	mov	r1, r3
 80017ea:	6938      	ldr	r0, [r7, #16]
 80017ec:	f7ff fe99 	bl	8001522 <u8g2_font_decode_get_signed_bits>
 80017f0:	4603      	mov	r3, r0
 80017f2:	737b      	strb	r3, [r7, #13]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80017fa:	4619      	mov	r1, r3
 80017fc:	6938      	ldr	r0, [r7, #16]
 80017fe:	f7ff fe90 	bl	8001522 <u8g2_font_decode_get_signed_bits>
 8001802:	4603      	mov	r3, r0
 8001804:	733b      	strb	r3, [r7, #12]
  
  if ( decode->glyph_width > 0 )
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800180c:	2b00      	cmp	r3, #0
 800180e:	f340 80cf 	ble.w	80019b0 <u8g2_font_decode_glyph+0x200>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	7918      	ldrb	r0, [r3, #4]
 8001816:	7bfa      	ldrb	r2, [r7, #15]
 8001818:	7b7b      	ldrb	r3, [r7, #13]
 800181a:	4413      	add	r3, r2
 800181c:	b2db      	uxtb	r3, r3
 800181e:	425b      	negs	r3, r3
 8001820:	b2db      	uxtb	r3, r3
 8001822:	b25a      	sxtb	r2, r3
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	7b9b      	ldrb	r3, [r3, #14]
 8001828:	f997 100e 	ldrsb.w	r1, [r7, #14]
 800182c:	f7ff fecf 	bl	80015ce <u8g2_add_vector_x>
 8001830:	4603      	mov	r3, r0
 8001832:	461a      	mov	r2, r3
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	711a      	strb	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	7958      	ldrb	r0, [r3, #5]
 800183c:	7bfa      	ldrb	r2, [r7, #15]
 800183e:	7b7b      	ldrb	r3, [r7, #13]
 8001840:	4413      	add	r3, r2
 8001842:	b2db      	uxtb	r3, r3
 8001844:	425b      	negs	r3, r3
 8001846:	b2db      	uxtb	r3, r3
 8001848:	b25a      	sxtb	r2, r3
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	7b9b      	ldrb	r3, [r3, #14]
 800184e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8001852:	f7ff fe89 	bl	8001568 <u8g2_add_vector_y>
 8001856:	4603      	mov	r3, r0
 8001858:	461a      	mov	r2, r3
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	715a      	strb	r2, [r3, #5]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	791b      	ldrb	r3, [r3, #4]
 8001862:	75fb      	strb	r3, [r7, #23]
      y0 = decode->target_y;
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	795b      	ldrb	r3, [r3, #5]
 8001868:	757b      	strb	r3, [r7, #21]
      x1 = x0;
 800186a:	7dfb      	ldrb	r3, [r7, #23]
 800186c:	75bb      	strb	r3, [r7, #22]
      y1 = y0;
 800186e:	7d7b      	ldrb	r3, [r7, #21]
 8001870:	753b      	strb	r3, [r7, #20]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	7b9b      	ldrb	r3, [r3, #14]
 8001876:	2b03      	cmp	r3, #3
 8001878:	d852      	bhi.n	8001920 <u8g2_font_decode_glyph+0x170>
 800187a:	a201      	add	r2, pc, #4	@ (adr r2, 8001880 <u8g2_font_decode_glyph+0xd0>)
 800187c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001880:	08001891 	.word	0x08001891
 8001884:	080018a9 	.word	0x080018a9
 8001888:	080018cd 	.word	0x080018cd
 800188c:	080018fd 	.word	0x080018fd
      {
	case 0:
	    x1 += decode->glyph_width;
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001896:	b2da      	uxtb	r2, r3
 8001898:	7dbb      	ldrb	r3, [r7, #22]
 800189a:	4413      	add	r3, r2
 800189c:	75bb      	strb	r3, [r7, #22]
	    y1 += h;
 800189e:	7bfa      	ldrb	r2, [r7, #15]
 80018a0:	7d3b      	ldrb	r3, [r7, #20]
 80018a2:	4413      	add	r3, r2
 80018a4:	753b      	strb	r3, [r7, #20]
	    break;
 80018a6:	e03b      	b.n	8001920 <u8g2_font_decode_glyph+0x170>
	case 1:
	    x0 -= h;
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	7dfa      	ldrb	r2, [r7, #23]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80018b0:	7dfb      	ldrb	r3, [r7, #23]
 80018b2:	3301      	adds	r3, #1
 80018b4:	75fb      	strb	r3, [r7, #23]
	    x1++;
 80018b6:	7dbb      	ldrb	r3, [r7, #22]
 80018b8:	3301      	adds	r3, #1
 80018ba:	75bb      	strb	r3, [r7, #22]
	    y1 += decode->glyph_width;
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	7d3b      	ldrb	r3, [r7, #20]
 80018c6:	4413      	add	r3, r2
 80018c8:	753b      	strb	r3, [r7, #20]
	    break;
 80018ca:	e029      	b.n	8001920 <u8g2_font_decode_glyph+0x170>
	case 2:
	    x0 -= decode->glyph_width;
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	7dfa      	ldrb	r2, [r7, #23]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80018da:	7dfb      	ldrb	r3, [r7, #23]
 80018dc:	3301      	adds	r3, #1
 80018de:	75fb      	strb	r3, [r7, #23]
	    x1++;
 80018e0:	7dbb      	ldrb	r3, [r7, #22]
 80018e2:	3301      	adds	r3, #1
 80018e4:	75bb      	strb	r3, [r7, #22]
	    y0 -= h;
 80018e6:	7bfb      	ldrb	r3, [r7, #15]
 80018e8:	7d7a      	ldrb	r2, [r7, #21]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80018ee:	7d7b      	ldrb	r3, [r7, #21]
 80018f0:	3301      	adds	r3, #1
 80018f2:	757b      	strb	r3, [r7, #21]
	    y1++;
 80018f4:	7d3b      	ldrb	r3, [r7, #20]
 80018f6:	3301      	adds	r3, #1
 80018f8:	753b      	strb	r3, [r7, #20]
	    break;	  
 80018fa:	e011      	b.n	8001920 <u8g2_font_decode_glyph+0x170>
	case 3:
	    x1 += h;
 80018fc:	7bfa      	ldrb	r2, [r7, #15]
 80018fe:	7dbb      	ldrb	r3, [r7, #22]
 8001900:	4413      	add	r3, r2
 8001902:	75bb      	strb	r3, [r7, #22]
	    y0 -= decode->glyph_width;
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800190a:	b2db      	uxtb	r3, r3
 800190c:	7d7a      	ldrb	r2, [r7, #21]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001912:	7d7b      	ldrb	r3, [r7, #21]
 8001914:	3301      	adds	r3, #1
 8001916:	757b      	strb	r3, [r7, #21]
	    y1++;
 8001918:	7d3b      	ldrb	r3, [r7, #20]
 800191a:	3301      	adds	r3, #1
 800191c:	753b      	strb	r3, [r7, #20]
	    break;	  
 800191e:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8001920:	7db8      	ldrb	r0, [r7, #22]
 8001922:	7d7a      	ldrb	r2, [r7, #21]
 8001924:	7df9      	ldrb	r1, [r7, #23]
 8001926:	7d3b      	ldrb	r3, [r7, #20]
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	4603      	mov	r3, r0
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f000 fb7b 	bl	8002028 <u8g2_IsIntersection>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d102      	bne.n	800193e <u8g2_font_decode_glyph+0x18e>
	return d;
 8001938:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800193c:	e03a      	b.n	80019b4 <u8g2_font_decode_glyph+0x204>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	2200      	movs	r2, #0
 8001942:	719a      	strb	r2, [r3, #6]
    decode->y = 0;
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	2200      	movs	r2, #0
 8001948:	71da      	strb	r2, [r3, #7]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8001950:	4619      	mov	r1, r3
 8001952:	6938      	ldr	r0, [r7, #16]
 8001954:	f7ff fd9b 	bl	800148e <u8g2_font_decode_get_unsigned_bits>
 8001958:	4603      	mov	r3, r0
 800195a:	72fb      	strb	r3, [r7, #11]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8001962:	4619      	mov	r1, r3
 8001964:	6938      	ldr	r0, [r7, #16]
 8001966:	f7ff fd92 	bl	800148e <u8g2_font_decode_get_unsigned_bits>
 800196a:	4603      	mov	r3, r0
 800196c:	72bb      	strb	r3, [r7, #10]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 800196e:	7afb      	ldrb	r3, [r7, #11]
 8001970:	2200      	movs	r2, #0
 8001972:	4619      	mov	r1, r3
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f7ff fe5d 	bl	8001634 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 800197a:	7abb      	ldrb	r3, [r7, #10]
 800197c:	2201      	movs	r2, #1
 800197e:	4619      	mov	r1, r3
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff fe57 	bl	8001634 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8001986:	2101      	movs	r1, #1
 8001988:	6938      	ldr	r0, [r7, #16]
 800198a:	f7ff fd80 	bl	800148e <u8g2_font_decode_get_unsigned_bits>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d1ec      	bne.n	800196e <u8g2_font_decode_glyph+0x1be>

      if ( decode->y >= h )
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	f993 3007 	ldrsb.w	r3, [r3, #7]
 800199a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800199e:	429a      	cmp	r2, r3
 80019a0:	dd00      	ble.n	80019a4 <u8g2_font_decode_glyph+0x1f4>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80019a2:	e7d2      	b.n	800194a <u8g2_font_decode_glyph+0x19a>
	break;
 80019a4:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	7b1a      	ldrb	r2, [r3, #12]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
  }
  return d;
 80019b0:	f997 300c 	ldrsb.w	r3, [r7, #12]
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3718      	adds	r7, #24
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	460b      	mov	r3, r1
 80019c6:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019cc:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	3317      	adds	r3, #23
 80019d2:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 80019d4:	887b      	ldrh	r3, [r7, #2]
 80019d6:	2bff      	cmp	r3, #255	@ 0xff
 80019d8:	d82a      	bhi.n	8001a30 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 80019da:	887b      	ldrh	r3, [r7, #2]
 80019dc:	2b60      	cmp	r3, #96	@ 0x60
 80019de:	d907      	bls.n	80019f0 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 80019e6:	461a      	mov	r2, r3
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	4413      	add	r3, r2
 80019ec:	617b      	str	r3, [r7, #20]
 80019ee:	e009      	b.n	8001a04 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 80019f0:	887b      	ldrh	r3, [r7, #2]
 80019f2:	2b40      	cmp	r3, #64	@ 0x40
 80019f4:	d906      	bls.n	8001a04 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 80019fc:	461a      	mov	r2, r3
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	4413      	add	r3, r2
 8001a02:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	3301      	adds	r3, #1
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d04e      	beq.n	8001aac <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	461a      	mov	r2, r3
 8001a14:	887b      	ldrh	r3, [r7, #2]
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d102      	bne.n	8001a20 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	3302      	adds	r3, #2
 8001a1e:	e049      	b.n	8001ab4 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	3301      	adds	r3, #1
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	461a      	mov	r2, r3
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001a2e:	e7e9      	b.n	8001a04 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f8b3 307e 	ldrh.w	r3, [r3, #126]	@ 0x7e
 8001a36:	461a      	mov	r2, r3
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8001a42:	2100      	movs	r1, #0
 8001a44:	6938      	ldr	r0, [r7, #16]
 8001a46:	f7ff fc5a 	bl	80012fe <u8g2_font_get_word>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	4413      	add	r3, r2
 8001a52:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8001a54:	2102      	movs	r1, #2
 8001a56:	6938      	ldr	r0, [r7, #16]
 8001a58:	f7ff fc51 	bl	80012fe <u8g2_font_get_word>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	3304      	adds	r3, #4
 8001a64:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8001a66:	89fa      	ldrh	r2, [r7, #14]
 8001a68:	887b      	ldrh	r3, [r7, #2]
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d3e9      	bcc.n	8001a42 <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8001a74:	89fb      	ldrh	r3, [r7, #14]
 8001a76:	021b      	lsls	r3, r3, #8
 8001a78:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	461a      	mov	r2, r3
 8001a82:	89fb      	ldrh	r3, [r7, #14]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8001a88:	89fb      	ldrh	r3, [r7, #14]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d010      	beq.n	8001ab0 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 8001a8e:	89fa      	ldrh	r2, [r7, #14]
 8001a90:	887b      	ldrh	r3, [r7, #2]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d102      	bne.n	8001a9c <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	3303      	adds	r3, #3
 8001a9a:	e00b      	b.n	8001ab4 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	3302      	adds	r3, #2
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8001aaa:	e7e0      	b.n	8001a6e <u8g2_font_get_glyph_data+0xb2>
	break;
 8001aac:	bf00      	nop
 8001aae:	e000      	b.n	8001ab2 <u8g2_font_get_glyph_data+0xf6>
	break;
 8001ab0:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8001ab2:	2300      	movs	r3, #0
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3718      	adds	r7, #24
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	4608      	mov	r0, r1
 8001ac6:	4611      	mov	r1, r2
 8001ac8:	461a      	mov	r2, r3
 8001aca:	4603      	mov	r3, r0
 8001acc:	70fb      	strb	r3, [r7, #3]
 8001ace:	460b      	mov	r3, r1
 8001ad0:	70bb      	strb	r3, [r7, #2]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	803b      	strh	r3, [r7, #0]
  u8g2_uint_t dx = 0;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	73fb      	strb	r3, [r7, #15]
  u8g2->font_decode.target_x = x;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	78fa      	ldrb	r2, [r7, #3]
 8001ade:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  u8g2->font_decode.target_y = y;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	78ba      	ldrb	r2, [r7, #2]
 8001ae6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8001aea:	883b      	ldrh	r3, [r7, #0]
 8001aec:	4619      	mov	r1, r3
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f7ff ff64 	bl	80019bc <u8g2_font_get_glyph_data>
 8001af4:	60b8      	str	r0, [r7, #8]
  if ( glyph_data != NULL )
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d005      	beq.n	8001b08 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8001afc:	68b9      	ldr	r1, [r7, #8]
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7ff fe56 	bl	80017b0 <u8g2_font_decode_glyph>
 8001b04:	4603      	mov	r3, r0
 8001b06:	73fb      	strb	r3, [r7, #15]
  }
  return dx;
 8001b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
	...

08001b14 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	4608      	mov	r0, r1
 8001b1e:	4611      	mov	r1, r2
 8001b20:	461a      	mov	r2, r3
 8001b22:	4603      	mov	r3, r0
 8001b24:	70fb      	strb	r3, [r7, #3]
 8001b26:	460b      	mov	r3, r1
 8001b28:	70bb      	strb	r3, [r7, #2]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	803b      	strh	r3, [r7, #0]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8001b34:	2b03      	cmp	r3, #3
 8001b36:	d833      	bhi.n	8001ba0 <u8g2_DrawGlyph+0x8c>
 8001b38:	a201      	add	r2, pc, #4	@ (adr r2, 8001b40 <u8g2_DrawGlyph+0x2c>)
 8001b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b3e:	bf00      	nop
 8001b40:	08001b51 	.word	0x08001b51
 8001b44:	08001b65 	.word	0x08001b65
 8001b48:	08001b79 	.word	0x08001b79
 8001b4c:	08001b8d 	.word	0x08001b8d
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	4798      	blx	r3
 8001b58:	4603      	mov	r3, r0
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	78bb      	ldrb	r3, [r7, #2]
 8001b5e:	4413      	add	r3, r2
 8001b60:	70bb      	strb	r3, [r7, #2]
      break;
 8001b62:	e01d      	b.n	8001ba0 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	4798      	blx	r3
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	461a      	mov	r2, r3
 8001b70:	78fb      	ldrb	r3, [r7, #3]
 8001b72:	1a9b      	subs	r3, r3, r2
 8001b74:	70fb      	strb	r3, [r7, #3]
      break;
 8001b76:	e013      	b.n	8001ba0 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	4798      	blx	r3
 8001b80:	4603      	mov	r3, r0
 8001b82:	461a      	mov	r2, r3
 8001b84:	78bb      	ldrb	r3, [r7, #2]
 8001b86:	1a9b      	subs	r3, r3, r2
 8001b88:	70bb      	strb	r3, [r7, #2]
      break;
 8001b8a:	e009      	b.n	8001ba0 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	4798      	blx	r3
 8001b94:	4603      	mov	r3, r0
 8001b96:	461a      	mov	r2, r3
 8001b98:	78fb      	ldrb	r3, [r7, #3]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	70fb      	strb	r3, [r7, #3]
      break;
 8001b9e:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8001ba0:	883b      	ldrh	r3, [r7, #0]
 8001ba2:	78ba      	ldrb	r2, [r7, #2]
 8001ba4:	78f9      	ldrb	r1, [r7, #3]
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f7ff ff88 	bl	8001abc <u8g2_font_draw_glyph>
 8001bac:	4603      	mov	r3, r0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop

08001bb8 <u8g2_draw_string>:

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	607b      	str	r3, [r7, #4]
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	72fb      	strb	r3, [r7, #11]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	72bb      	strb	r3, [r7, #10]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8001bca:	68f8      	ldr	r0, [r7, #12]
 8001bcc:	f000 fc67 	bl	800249e <u8x8_utf8_init>
  sum = 0;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	75fb      	strb	r3, [r7, #23]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	7812      	ldrb	r2, [r2, #0]
 8001bdc:	4611      	mov	r1, r2
 8001bde:	68f8      	ldr	r0, [r7, #12]
 8001be0:	4798      	blx	r3
 8001be2:	4603      	mov	r3, r0
 8001be4:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8001be6:	8abb      	ldrh	r3, [r7, #20]
 8001be8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d038      	beq.n	8001c62 <u8g2_draw_string+0xaa>
      break;
    str++;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8001bf6:	8abb      	ldrh	r3, [r7, #20]
 8001bf8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d0e9      	beq.n	8001bd4 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8001c00:	8abb      	ldrh	r3, [r7, #20]
 8001c02:	7aba      	ldrb	r2, [r7, #10]
 8001c04:	7af9      	ldrb	r1, [r7, #11]
 8001c06:	68f8      	ldr	r0, [r7, #12]
 8001c08:	f7ff ff84 	bl	8001b14 <u8g2_DrawGlyph>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	74fb      	strb	r3, [r7, #19]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8001c16:	2b03      	cmp	r3, #3
 8001c18:	d81e      	bhi.n	8001c58 <u8g2_draw_string+0xa0>
 8001c1a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c20 <u8g2_draw_string+0x68>)
 8001c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c20:	08001c31 	.word	0x08001c31
 8001c24:	08001c3b 	.word	0x08001c3b
 8001c28:	08001c45 	.word	0x08001c45
 8001c2c:	08001c4f 	.word	0x08001c4f
      {
	case 0:
	  x += delta;
 8001c30:	7afa      	ldrb	r2, [r7, #11]
 8001c32:	7cfb      	ldrb	r3, [r7, #19]
 8001c34:	4413      	add	r3, r2
 8001c36:	72fb      	strb	r3, [r7, #11]
	  break;
 8001c38:	e00e      	b.n	8001c58 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8001c3a:	7aba      	ldrb	r2, [r7, #10]
 8001c3c:	7cfb      	ldrb	r3, [r7, #19]
 8001c3e:	4413      	add	r3, r2
 8001c40:	72bb      	strb	r3, [r7, #10]
	  break;
 8001c42:	e009      	b.n	8001c58 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8001c44:	7afa      	ldrb	r2, [r7, #11]
 8001c46:	7cfb      	ldrb	r3, [r7, #19]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	72fb      	strb	r3, [r7, #11]
	  break;
 8001c4c:	e004      	b.n	8001c58 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8001c4e:	7aba      	ldrb	r2, [r7, #10]
 8001c50:	7cfb      	ldrb	r3, [r7, #19]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	72bb      	strb	r3, [r7, #10]
	  break;
 8001c56:	bf00      	nop
      }
#else
      x += delta;
#endif

      sum += delta;    
 8001c58:	7dfa      	ldrb	r2, [r7, #23]
 8001c5a:	7cfb      	ldrb	r3, [r7, #19]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	75fb      	strb	r3, [r7, #23]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001c60:	e7b8      	b.n	8001bd4 <u8g2_draw_string+0x1c>
      break;
 8001c62:	bf00      	nop
    }
  }
  return sum;
 8001c64:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3718      	adds	r7, #24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop

08001c70 <u8g2_DrawStr>:

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	607b      	str	r3, [r7, #4]
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	72fb      	strb	r3, [r7, #11]
 8001c7e:	4613      	mov	r3, r2
 8001c80:	72bb      	strb	r3, [r7, #10]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	4a06      	ldr	r2, [pc, #24]	@ (8001ca0 <u8g2_DrawStr+0x30>)
 8001c86:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8001c88:	7aba      	ldrb	r2, [r7, #10]
 8001c8a:	7af9      	ldrb	r1, [r7, #11]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68f8      	ldr	r0, [r7, #12]
 8001c90:	f7ff ff92 	bl	8001bb8 <u8g2_draw_string>
 8001c94:	4603      	mov	r3, r0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	080024b9 	.word	0x080024b9

08001ca4 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d05d      	beq.n	8001d70 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f993 2075 	ldrsb.w	r2, [r3, #117]	@ 0x75
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f993 2076 	ldrsb.w	r2, [r3, #118]	@ 0x76
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d04d      	beq.n	8001d72 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d11c      	bne.n	8001d1a <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f993 3077 	ldrsb.w	r3, [r3, #119]	@ 0x77
 8001cec:	429a      	cmp	r2, r3
 8001cee:	da05      	bge.n	8001cfc <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f993 2077 	ldrsb.w	r2, [r3, #119]	@ 0x77
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	f993 3078 	ldrsb.w	r3, [r3, #120]	@ 0x78
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	dd32      	ble.n	8001d72 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f993 2078 	ldrsb.w	r2, [r3, #120]	@ 0x78
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
 8001d18:	e02b      	b.n	8001d72 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f993 3082 	ldrsb.w	r3, [r3, #130]	@ 0x82
 8001d20:	461a      	mov	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f993 3072 	ldrsb.w	r3, [r3, #114]	@ 0x72
 8001d28:	4619      	mov	r1, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f993 3074 	ldrsb.w	r3, [r3, #116]	@ 0x74
 8001d30:	440b      	add	r3, r1
 8001d32:	429a      	cmp	r2, r3
 8001d34:	da0d      	bge.n	8001d52 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f993 3072 	ldrsb.w	r3, [r3, #114]	@ 0x72
 8001d3c:	b2da      	uxtb	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f993 3074 	ldrsb.w	r3, [r3, #116]	@ 0x74
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	4413      	add	r3, r2
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	b25a      	sxtb	r2, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f993 3074 	ldrsb.w	r3, [r3, #116]	@ 0x74
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	dd07      	ble.n	8001d72 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f993 2074 	ldrsb.w	r2, [r3, #116]	@ 0x74
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
 8001d6e:	e000      	b.n	8001d72 <u8g2_UpdateRefHeight+0xce>
    return;
 8001d70:	bf00      	nop
  }  
}
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bc80      	pop	{r7}
 8001d78:	4770      	bx	lr

08001d7a <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
  return 0;
 8001d82:	2300      	movs	r3, #0
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc80      	pop	{r7}
 8001d8c:	4770      	bx	lr
	...

08001d90 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a03      	ldr	r2, [pc, #12]	@ (8001da8 <u8g2_SetFontPosBaseline+0x18>)
 8001d9c:	655a      	str	r2, [r3, #84]	@ 0x54
}
 8001d9e:	bf00      	nop
 8001da0:	370c      	adds	r7, #12
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bc80      	pop	{r7}
 8001da6:	4770      	bx	lr
 8001da8:	08001d7b 	.word	0x08001d7b

08001dac <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dba:	683a      	ldr	r2, [r7, #0]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d00b      	beq.n	8001dd8 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	651a      	str	r2, [r3, #80]	@ 0x50
    u8g2_read_font_info(&(u8g2->font_info), font);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	3368      	adds	r3, #104	@ 0x68
 8001dca:	6839      	ldr	r1, [r7, #0]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff fab5 	bl	800133c <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f7ff ff66 	bl	8001ca4 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8001dd8:	bf00      	nop
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b087      	sub	sp, #28
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	4611      	mov	r1, r2
 8001dec:	461a      	mov	r2, r3
 8001dee:	460b      	mov	r3, r1
 8001df0:	71fb      	strb	r3, [r7, #7]
 8001df2:	4613      	mov	r3, r2
 8001df4:	71bb      	strb	r3, [r7, #6]
  u8g2_uint_t a = *ap;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	75fb      	strb	r3, [r7, #23]
  u8g2_uint_t b;
  b  = a;
 8001dfc:	7dfb      	ldrb	r3, [r7, #23]
 8001dfe:	75bb      	strb	r3, [r7, #22]
  b += *len;
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	781a      	ldrb	r2, [r3, #0]
 8001e04:	7dbb      	ldrb	r3, [r7, #22]
 8001e06:	4413      	add	r3, r2
 8001e08:	75bb      	strb	r3, [r7, #22]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8001e0a:	7dfa      	ldrb	r2, [r7, #23]
 8001e0c:	7dbb      	ldrb	r3, [r7, #22]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d90b      	bls.n	8001e2a <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 8001e12:	7dfa      	ldrb	r2, [r7, #23]
 8001e14:	79bb      	ldrb	r3, [r7, #6]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d205      	bcs.n	8001e26 <u8g2_clip_intersection2+0x46>
    {
      b = d;
 8001e1a:	79bb      	ldrb	r3, [r7, #6]
 8001e1c:	75bb      	strb	r3, [r7, #22]
      b--;
 8001e1e:	7dbb      	ldrb	r3, [r7, #22]
 8001e20:	3b01      	subs	r3, #1
 8001e22:	75bb      	strb	r3, [r7, #22]
 8001e24:	e001      	b.n	8001e2a <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 8001e26:	79fb      	ldrb	r3, [r7, #7]
 8001e28:	75fb      	strb	r3, [r7, #23]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8001e2a:	7dfa      	ldrb	r2, [r7, #23]
 8001e2c:	79bb      	ldrb	r3, [r7, #6]
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d301      	bcc.n	8001e36 <u8g2_clip_intersection2+0x56>
    return 0;
 8001e32:	2300      	movs	r3, #0
 8001e34:	e01c      	b.n	8001e70 <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 8001e36:	7dba      	ldrb	r2, [r7, #22]
 8001e38:	79fb      	ldrb	r3, [r7, #7]
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d801      	bhi.n	8001e42 <u8g2_clip_intersection2+0x62>
    return 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	e016      	b.n	8001e70 <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 8001e42:	7dfa      	ldrb	r2, [r7, #23]
 8001e44:	79fb      	ldrb	r3, [r7, #7]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d201      	bcs.n	8001e4e <u8g2_clip_intersection2+0x6e>
    a = c;
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	75fb      	strb	r3, [r7, #23]
  if ( b > d )
 8001e4e:	7dba      	ldrb	r2, [r7, #22]
 8001e50:	79bb      	ldrb	r3, [r7, #6]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d901      	bls.n	8001e5a <u8g2_clip_intersection2+0x7a>
    b = d;
 8001e56:	79bb      	ldrb	r3, [r7, #6]
 8001e58:	75bb      	strb	r3, [r7, #22]
  
  *ap = a;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	7dfa      	ldrb	r2, [r7, #23]
 8001e5e:	701a      	strb	r2, [r3, #0]
  b -= a;
 8001e60:	7dba      	ldrb	r2, [r7, #22]
 8001e62:	7dfb      	ldrb	r3, [r7, #23]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	75bb      	strb	r3, [r7, #22]
  *len = b;
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	7dba      	ldrb	r2, [r7, #22]
 8001e6c:	701a      	strb	r2, [r3, #0]
  return 1;
 8001e6e:	2301      	movs	r3, #1
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	371c      	adds	r7, #28
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr

08001e7a <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001e7a:	b590      	push	{r4, r7, lr}
 8001e7c:	b085      	sub	sp, #20
 8001e7e:	af02      	add	r7, sp, #8
 8001e80:	6078      	str	r0, [r7, #4]
 8001e82:	4608      	mov	r0, r1
 8001e84:	4611      	mov	r1, r2
 8001e86:	461a      	mov	r2, r3
 8001e88:	4603      	mov	r3, r0
 8001e8a:	70fb      	strb	r3, [r7, #3]
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	70bb      	strb	r3, [r7, #2]
 8001e90:	4613      	mov	r3, r2
 8001e92:	707b      	strb	r3, [r7, #1]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e9a:	78ba      	ldrb	r2, [r7, #2]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	70bb      	strb	r3, [r7, #2]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8001ea4:	7878      	ldrb	r0, [r7, #1]
 8001ea6:	78ba      	ldrb	r2, [r7, #2]
 8001ea8:	78f9      	ldrb	r1, [r7, #3]
 8001eaa:	7e3b      	ldrb	r3, [r7, #24]
 8001eac:	9300      	str	r3, [sp, #0]
 8001eae:	4603      	mov	r3, r0
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	47a0      	blx	r4
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd90      	pop	{r4, r7, pc}

08001ebc <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001ebc:	b590      	push	{r4, r7, lr}
 8001ebe:	b085      	sub	sp, #20
 8001ec0:	af02      	add	r7, sp, #8
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	4608      	mov	r0, r1
 8001ec6:	4611      	mov	r1, r2
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4603      	mov	r3, r0
 8001ecc:	70fb      	strb	r3, [r7, #3]
 8001ece:	460b      	mov	r3, r1
 8001ed0:	70bb      	strb	r3, [r7, #2]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	707b      	strb	r3, [r7, #1]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d06d      	beq.n	8001fbc <u8g2_DrawHVLine+0x100>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 8001ee0:	787b      	ldrb	r3, [r7, #1]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d06a      	beq.n	8001fbc <u8g2_DrawHVLine+0x100>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8001ee6:	787b      	ldrb	r3, [r7, #1]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d918      	bls.n	8001f1e <u8g2_DrawHVLine+0x62>
      {
	if ( dir == 2 )
 8001eec:	7e3b      	ldrb	r3, [r7, #24]
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d109      	bne.n	8001f06 <u8g2_DrawHVLine+0x4a>
	{
	  x -= len;
 8001ef2:	78fa      	ldrb	r2, [r7, #3]
 8001ef4:	787b      	ldrb	r3, [r7, #1]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	70fb      	strb	r3, [r7, #3]
	  x++;
 8001efc:	78fb      	ldrb	r3, [r7, #3]
 8001efe:	3301      	adds	r3, #1
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	70fb      	strb	r3, [r7, #3]
 8001f04:	e00b      	b.n	8001f1e <u8g2_DrawHVLine+0x62>
	}
	else if ( dir == 3 )
 8001f06:	7e3b      	ldrb	r3, [r7, #24]
 8001f08:	2b03      	cmp	r3, #3
 8001f0a:	d108      	bne.n	8001f1e <u8g2_DrawHVLine+0x62>
	{
	  y -= len;
 8001f0c:	78ba      	ldrb	r2, [r7, #2]
 8001f0e:	787b      	ldrb	r3, [r7, #1]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	70bb      	strb	r3, [r7, #2]
	  y++;
 8001f16:	78bb      	ldrb	r3, [r7, #2]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	70bb      	strb	r3, [r7, #2]
	}
      }
      dir &= 1;  
 8001f1e:	7e3b      	ldrb	r3, [r7, #24]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	763b      	strb	r3, [r7, #24]
      
      /* clip against the user window */
      if ( dir == 0 )
 8001f26:	7e3b      	ldrb	r3, [r7, #24]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d119      	bne.n	8001f60 <u8g2_DrawHVLine+0xa4>
      {
	if ( y < u8g2->user_y0 )
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 2047 	ldrb.w	r2, [r3, #71]	@ 0x47
 8001f32:	78bb      	ldrb	r3, [r7, #2]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d838      	bhi.n	8001faa <u8g2_DrawHVLine+0xee>
	  return;
	if ( y >= u8g2->user_y1 )
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8001f3e:	78bb      	ldrb	r3, [r7, #2]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d934      	bls.n	8001fae <u8g2_DrawHVLine+0xf2>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8001f50:	1c79      	adds	r1, r7, #1
 8001f52:	1cf8      	adds	r0, r7, #3
 8001f54:	f7ff ff44 	bl	8001de0 <u8g2_clip_intersection2>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d119      	bne.n	8001f92 <u8g2_DrawHVLine+0xd6>
	  return;
 8001f5e:	e02d      	b.n	8001fbc <u8g2_DrawHVLine+0x100>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8001f66:	78fb      	ldrb	r3, [r7, #3]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d822      	bhi.n	8001fb2 <u8g2_DrawHVLine+0xf6>
	  return;
	if ( x >= u8g2->user_x1 )
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8001f72:	78fb      	ldrb	r3, [r7, #3]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d91e      	bls.n	8001fb6 <u8g2_DrawHVLine+0xfa>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	f893 2047 	ldrb.w	r2, [r3, #71]	@ 0x47
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001f84:	1c79      	adds	r1, r7, #1
 8001f86:	1cb8      	adds	r0, r7, #2
 8001f88:	f7ff ff2a 	bl	8001de0 <u8g2_clip_intersection2>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d013      	beq.n	8001fba <u8g2_DrawHVLine+0xfe>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f96:	689c      	ldr	r4, [r3, #8]
 8001f98:	78f9      	ldrb	r1, [r7, #3]
 8001f9a:	78ba      	ldrb	r2, [r7, #2]
 8001f9c:	7878      	ldrb	r0, [r7, #1]
 8001f9e:	7e3b      	ldrb	r3, [r7, #24]
 8001fa0:	9300      	str	r3, [sp, #0]
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	47a0      	blx	r4
 8001fa8:	e008      	b.n	8001fbc <u8g2_DrawHVLine+0x100>
	  return;
 8001faa:	bf00      	nop
 8001fac:	e006      	b.n	8001fbc <u8g2_DrawHVLine+0x100>
	  return;
 8001fae:	bf00      	nop
 8001fb0:	e004      	b.n	8001fbc <u8g2_DrawHVLine+0x100>
	  return;
 8001fb2:	bf00      	nop
 8001fb4:	e002      	b.n	8001fbc <u8g2_DrawHVLine+0x100>
	  return;
 8001fb6:	bf00      	nop
 8001fb8:	e000      	b.n	8001fbc <u8g2_DrawHVLine+0x100>
	  return;
 8001fba:	bf00      	nop
    }
}
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd90      	pop	{r4, r7, pc}

08001fc2 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8001fc2:	b490      	push	{r4, r7}
 8001fc4:	b082      	sub	sp, #8
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	4604      	mov	r4, r0
 8001fca:	4608      	mov	r0, r1
 8001fcc:	4611      	mov	r1, r2
 8001fce:	461a      	mov	r2, r3
 8001fd0:	4623      	mov	r3, r4
 8001fd2:	71fb      	strb	r3, [r7, #7]
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	71bb      	strb	r3, [r7, #6]
 8001fd8:	460b      	mov	r3, r1
 8001fda:	717b      	strb	r3, [r7, #5]
 8001fdc:	4613      	mov	r3, r2
 8001fde:	713b      	strb	r3, [r7, #4]
  if ( v0 < a1 )		// v0 <= a1
 8001fe0:	797a      	ldrb	r2, [r7, #5]
 8001fe2:	79bb      	ldrb	r3, [r7, #6]
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d20d      	bcs.n	8002004 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8001fe8:	793a      	ldrb	r2, [r7, #4]
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d901      	bls.n	8001ff4 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e014      	b.n	800201e <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8001ff4:	797a      	ldrb	r2, [r7, #5]
 8001ff6:	793b      	ldrb	r3, [r7, #4]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d901      	bls.n	8002000 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e00e      	b.n	800201e <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002000:	2300      	movs	r3, #0
 8002002:	e00c      	b.n	800201e <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8002004:	793a      	ldrb	r2, [r7, #4]
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	429a      	cmp	r2, r3
 800200a:	d907      	bls.n	800201c <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 800200c:	797a      	ldrb	r2, [r7, #5]
 800200e:	793b      	ldrb	r3, [r7, #4]
 8002010:	429a      	cmp	r2, r3
 8002012:	d901      	bls.n	8002018 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8002014:	2301      	movs	r3, #1
 8002016:	e002      	b.n	800201e <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002018:	2300      	movs	r3, #0
 800201a:	e000      	b.n	800201e <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 800201c:	2300      	movs	r3, #0
    }
  }
}
 800201e:	4618      	mov	r0, r3
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bc90      	pop	{r4, r7}
 8002026:	4770      	bx	lr

08002028 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	4608      	mov	r0, r1
 8002032:	4611      	mov	r1, r2
 8002034:	461a      	mov	r2, r3
 8002036:	4603      	mov	r3, r0
 8002038:	70fb      	strb	r3, [r7, #3]
 800203a:	460b      	mov	r3, r1
 800203c:	70bb      	strb	r3, [r7, #2]
 800203e:	4613      	mov	r3, r2
 8002040:	707b      	strb	r3, [r7, #1]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 0047 	ldrb.w	r0, [r3, #71]	@ 0x47
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f893 1048 	ldrb.w	r1, [r3, #72]	@ 0x48
 800204e:	7c3b      	ldrb	r3, [r7, #16]
 8002050:	78ba      	ldrb	r2, [r7, #2]
 8002052:	f7ff ffb6 	bl	8001fc2 <u8g2_is_intersection_decision_tree>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d101      	bne.n	8002060 <u8g2_IsIntersection+0x38>
    return 0; 
 800205c:	2300      	movs	r3, #0
 800205e:	e00a      	b.n	8002076 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f893 0045 	ldrb.w	r0, [r3, #69]	@ 0x45
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f893 1046 	ldrb.w	r1, [r3, #70]	@ 0x46
 800206c:	787b      	ldrb	r3, [r7, #1]
 800206e:	78fa      	ldrb	r2, [r7, #3]
 8002070:	f7ff ffa7 	bl	8001fc2 <u8g2_is_intersection_decision_tree>
 8002074:	4603      	mov	r3, r0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800207e:	b480      	push	{r7}
 8002080:	b087      	sub	sp, #28
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
 8002086:	4608      	mov	r0, r1
 8002088:	4611      	mov	r1, r2
 800208a:	461a      	mov	r2, r3
 800208c:	4603      	mov	r3, r0
 800208e:	70fb      	strb	r3, [r7, #3]
 8002090:	460b      	mov	r3, r1
 8002092:	70bb      	strb	r3, [r7, #2]
 8002094:	4613      	mov	r3, r2
 8002096:	707b      	strb	r3, [r7, #1]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8002098:	78bb      	ldrb	r3, [r7, #2]
 800209a:	74fb      	strb	r3, [r7, #19]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 800209c:	7cfb      	ldrb	r3, [r7, #19]
 800209e:	f003 0307 	and.w	r3, r3, #7
 80020a2:	74fb      	strb	r3, [r7, #19]
  mask = 1;
 80020a4:	2301      	movs	r3, #1
 80020a6:	743b      	strb	r3, [r7, #16]
  mask <<= bit_pos;
 80020a8:	7c3a      	ldrb	r2, [r7, #16]
 80020aa:	7cfb      	ldrb	r3, [r7, #19]
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	743b      	strb	r3, [r7, #16]

  or_mask = 0;
 80020b2:	2300      	movs	r3, #0
 80020b4:	74bb      	strb	r3, [r7, #18]
  xor_mask = 0;
 80020b6:	2300      	movs	r3, #0
 80020b8:	747b      	strb	r3, [r7, #17]
  if ( u8g2->draw_color <= 1 )
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d801      	bhi.n	80020c8 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 80020c4:	7c3b      	ldrb	r3, [r7, #16]
 80020c6:	74bb      	strb	r3, [r7, #18]
  if ( u8g2->draw_color != 1 )
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d001      	beq.n	80020d6 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 80020d2:	7c3b      	ldrb	r3, [r7, #16]
 80020d4:	747b      	strb	r3, [r7, #17]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 80020d6:	78bb      	ldrb	r3, [r7, #2]
 80020d8:	81fb      	strh	r3, [r7, #14]
  offset &= ~7;
 80020da:	89fb      	ldrh	r3, [r7, #14]
 80020dc:	f023 0307 	bic.w	r3, r3, #7
 80020e0:	81fb      	strh	r3, [r7, #14]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	7c1b      	ldrb	r3, [r3, #16]
 80020e8:	461a      	mov	r2, r3
 80020ea:	89fb      	ldrh	r3, [r7, #14]
 80020ec:	fb02 f303 	mul.w	r3, r2, r3
 80020f0:	81fb      	strh	r3, [r7, #14]
  ptr = u8g2->tile_buf_ptr;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020f6:	617b      	str	r3, [r7, #20]
  ptr += offset;
 80020f8:	89fb      	ldrh	r3, [r7, #14]
 80020fa:	697a      	ldr	r2, [r7, #20]
 80020fc:	4413      	add	r3, r2
 80020fe:	617b      	str	r3, [r7, #20]
  ptr += x;
 8002100:	78fb      	ldrb	r3, [r7, #3]
 8002102:	697a      	ldr	r2, [r7, #20]
 8002104:	4413      	add	r3, r2
 8002106:	617b      	str	r3, [r7, #20]
  
  if ( dir == 0 )
 8002108:	f897 3020 	ldrb.w	r3, [r7, #32]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d117      	bne.n	8002140 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	781a      	ldrb	r2, [r3, #0]
 8002114:	7cbb      	ldrb	r3, [r7, #18]
 8002116:	4313      	orrs	r3, r2
 8002118:	b2da      	uxtb	r2, r3
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	781a      	ldrb	r2, [r3, #0]
 8002122:	7c7b      	ldrb	r3, [r7, #17]
 8002124:	4053      	eors	r3, r2
 8002126:	b2da      	uxtb	r2, r3
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	701a      	strb	r2, [r3, #0]
	ptr++;
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	3301      	adds	r3, #1
 8002130:	617b      	str	r3, [r7, #20]
	len--;
 8002132:	787b      	ldrb	r3, [r7, #1]
 8002134:	3b01      	subs	r3, #1
 8002136:	707b      	strb	r3, [r7, #1]
      } while( len != 0 );
 8002138:	787b      	ldrb	r3, [r7, #1]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1e8      	bne.n	8002110 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 800213e:	e039      	b.n	80021b4 <u8g2_ll_hvline_vertical_top_lsb+0x136>
      *ptr |= or_mask;
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	781a      	ldrb	r2, [r3, #0]
 8002144:	7cbb      	ldrb	r3, [r7, #18]
 8002146:	4313      	orrs	r3, r2
 8002148:	b2da      	uxtb	r2, r3
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	781a      	ldrb	r2, [r3, #0]
 8002152:	7c7b      	ldrb	r3, [r7, #17]
 8002154:	4053      	eors	r3, r2
 8002156:	b2da      	uxtb	r2, r3
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 800215c:	7cfb      	ldrb	r3, [r7, #19]
 800215e:	3301      	adds	r3, #1
 8002160:	74fb      	strb	r3, [r7, #19]
      bit_pos &= 7;
 8002162:	7cfb      	ldrb	r3, [r7, #19]
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	74fb      	strb	r3, [r7, #19]
      len--;
 800216a:	787b      	ldrb	r3, [r7, #1]
 800216c:	3b01      	subs	r3, #1
 800216e:	707b      	strb	r3, [r7, #1]
      if ( bit_pos == 0 )
 8002170:	7cfb      	ldrb	r3, [r7, #19]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d115      	bne.n	80021a2 <u8g2_ll_hvline_vertical_top_lsb+0x124>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800217c:	461a      	mov	r2, r3
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	4413      	add	r3, r2
 8002182:	617b      	str	r3, [r7, #20]
	if ( u8g2->draw_color <= 1 )
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800218a:	2b01      	cmp	r3, #1
 800218c:	d801      	bhi.n	8002192 <u8g2_ll_hvline_vertical_top_lsb+0x114>
	  or_mask  = 1;
 800218e:	2301      	movs	r3, #1
 8002190:	74bb      	strb	r3, [r7, #18]
	if ( u8g2->draw_color != 1 )
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8002198:	2b01      	cmp	r3, #1
 800219a:	d008      	beq.n	80021ae <u8g2_ll_hvline_vertical_top_lsb+0x130>
	  xor_mask = 1;
 800219c:	2301      	movs	r3, #1
 800219e:	747b      	strb	r3, [r7, #17]
 80021a0:	e005      	b.n	80021ae <u8g2_ll_hvline_vertical_top_lsb+0x130>
	or_mask <<= 1;
 80021a2:	7cbb      	ldrb	r3, [r7, #18]
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	74bb      	strb	r3, [r7, #18]
	xor_mask <<= 1;
 80021a8:	7c7b      	ldrb	r3, [r7, #17]
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	747b      	strb	r3, [r7, #17]
    } while( len != 0 );
 80021ae:	787b      	ldrb	r3, [r7, #1]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d1c5      	bne.n	8002140 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 80021b4:	bf00      	nop
 80021b6:	371c      	adds	r7, #28
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bc80      	pop	{r7}
 80021bc:	4770      	bx	lr

080021be <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b082      	sub	sp, #8
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
  u8g2->clip_y0 = 0;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	22ff      	movs	r2, #255	@ 0xff
 80021da:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	22ff      	movs	r2, #255	@ 0xff
 80021e2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  
  u8g2->cb->update_page_win(u8g2);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	4798      	blx	r3
}
 80021f0:	bf00      	nop
 80021f2:	3708      	adds	r7, #8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	603b      	str	r3, [r7, #0]
 8002204:	4613      	mov	r3, r2
 8002206:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2200      	movs	r2, #0
 800220c:	651a      	str	r2, [r3, #80]	@ 0x50
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	631a      	str	r2, [r3, #48]	@ 0x30
  
  u8g2->tile_buf_ptr = buf;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	639a      	str	r2, [r3, #56]	@ 0x38
  u8g2->tile_buf_height = tile_buf_height;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	79fa      	ldrb	r2, [r7, #7]
 800221e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  u8g2->tile_curr_row = 0;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2200      	movs	r2, #0
 8002226:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
  u8g2->bitmap_transparency = 0;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
  
  u8g2->draw_color = 1;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2201      	movs	r2, #1
 800223e:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
  u8g2->is_auto_page_clear = 1;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2201      	movs	r2, #1
 8002246:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
  
  u8g2->cb = u8g2_cb;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->cb->update_dimension(u8g2);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68f8      	ldr	r0, [r7, #12]
 8002258:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 800225a:	68f8      	ldr	r0, [r7, #12]
 800225c:	f7ff ffaf 	bl	80021be <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8002260:	68f8      	ldr	r0, [r7, #12]
 8002262:	f7ff fd95 	bl	8001d90 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	2200      	movs	r2, #0
 800226a:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
#endif
}
 800226e:	bf00      	nop
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8002276:	b480      	push	{r7}
 8002278:	b085      	sub	sp, #20
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800228a:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 800228c:	7bfb      	ldrb	r3, [r7, #15]
 800228e:	00db      	lsls	r3, r3, #3
 8002290:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_height = t;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	7bfa      	ldrb	r2, [r7, #15]
 8002296:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  
  t = display_info->tile_width;
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	7c1b      	ldrb	r3, [r3, #16]
 800229e:	73fb      	strb	r3, [r7, #15]
#ifndef U8G2_16BIT
  if ( t >= 32 )
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
 80022a2:	2b1f      	cmp	r3, #31
 80022a4:	d901      	bls.n	80022aa <u8g2_update_dimension_common+0x34>
    t = 31;
 80022a6:	231f      	movs	r3, #31
 80022a8:	73fb      	strb	r3, [r7, #15]
#endif
  t *= 8;
 80022aa:	7bfb      	ldrb	r3, [r7, #15]
 80022ac:	00db      	lsls	r3, r3, #3
 80022ae:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_width = t;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	7bfa      	ldrb	r2, [r7, #15]
 80022b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_curr_row;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022be:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 80022c0:	7bfb      	ldrb	r3, [r7, #15]
 80022c2:	00db      	lsls	r3, r3, #3
 80022c4:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_curr_row = t;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	7bfa      	ldrb	r2, [r7, #15]
 80022ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  
  t = u8g2->tile_buf_height;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022d4:	73fb      	strb	r3, [r7, #15]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 80022d6:	7bfb      	ldrb	r3, [r7, #15]
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	f892 203d 	ldrb.w	r2, [r2, #61]	@ 0x3d
 80022de:	4413      	add	r3, r2
 80022e0:	68ba      	ldr	r2, [r7, #8]
 80022e2:	7c52      	ldrb	r2, [r2, #17]
 80022e4:	4293      	cmp	r3, r2
 80022e6:	dd06      	ble.n	80022f6 <u8g2_update_dimension_common+0x80>
    t = display_info->tile_height - u8g2->tile_curr_row;
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	7c5a      	ldrb	r2, [r3, #17]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 80022f6:	7bfb      	ldrb	r3, [r7, #15]
 80022f8:	00db      	lsls	r3, r3, #3
 80022fa:	73fb      	strb	r3, [r7, #15]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  u8g2->buf_y1 = u8g2->buf_y0;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 800231a:	7bfb      	ldrb	r3, [r7, #15]
 800231c:	4413      	add	r3, r2
 800231e:	b2da      	uxtb	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#else
  u8g2->width = 240;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	22f0      	movs	r2, #240	@ 0xf0
 800232a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  if ( display_info->pixel_width <= 240 )
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	8a9b      	ldrh	r3, [r3, #20]
 8002332:	2bf0      	cmp	r3, #240	@ 0xf0
 8002334:	d805      	bhi.n	8002342 <u8g2_update_dimension_common+0xcc>
    u8g2->width = display_info->pixel_width;
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	8a9b      	ldrh	r3, [r3, #20]
 800233a:	b2da      	uxtb	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  u8g2->height = display_info->pixel_height;
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	8adb      	ldrh	r3, [r3, #22]
 8002346:	b2da      	uxtb	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
#endif

}
 800234e:	bf00      	nop
 8002350:	3714      	adds	r7, #20
 8002352:	46bd      	mov	sp, r7
 8002354:	bc80      	pop	{r7}
 8002356:	4770      	bx	lr

08002358 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af02      	add	r7, sp, #8
 800235e:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f893 1049 	ldrb.w	r1, [r3, #73]	@ 0x49
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f893 204b 	ldrb.w	r2, [r3, #75]	@ 0x4b
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f893 004a 	ldrb.w	r0, [r3, #74]	@ 0x4a
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	4603      	mov	r3, r0
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f7ff fe53 	bl	8002028 <u8g2_IsIntersection>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d104      	bne.n	8002392 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8002390:	e03b      	b.n	800240a <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2201      	movs	r2, #1
 8002396:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d205      	bcs.n	80023b6 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d905      	bls.n	80023d2 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f893 204a 	ldrb.w	r2, [r3, #74]	@ 0x4a
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 2047 	ldrb.w	r2, [r3, #71]	@ 0x47
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 80023de:	429a      	cmp	r2, r3
 80023e0:	d205      	bcs.n	80023ee <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f893 204b 	ldrb.w	r2, [r3, #75]	@ 0x4b
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d905      	bls.n	800240a <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f893 204c 	ldrb.w	r2, [r3, #76]	@ 0x4c
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
}
 800240a:	bf00      	nop
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b082      	sub	sp, #8
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f7ff ff2b 	bl	8002276 <u8g2_update_dimension_common>
}
 8002420:	bf00      	nop
 8002422:	3708      	adds	r7, #8
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f893 2043 	ldrb.w	r2, [r3, #67]	@ 0x43
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
  
  u8g2->user_y0 = u8g2->buf_y0;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  u8g2->user_y1 = u8g2->buf_y1;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f7ff ff7b 	bl	8002358 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8002462:	bf00      	nop
 8002464:	3708      	adds	r7, #8
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}

0800246a <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800246a:	b580      	push	{r7, lr}
 800246c:	b084      	sub	sp, #16
 800246e:	af02      	add	r7, sp, #8
 8002470:	6078      	str	r0, [r7, #4]
 8002472:	4608      	mov	r0, r1
 8002474:	4611      	mov	r1, r2
 8002476:	461a      	mov	r2, r3
 8002478:	4603      	mov	r3, r0
 800247a:	70fb      	strb	r3, [r7, #3]
 800247c:	460b      	mov	r3, r1
 800247e:	70bb      	strb	r3, [r7, #2]
 8002480:	4613      	mov	r3, r2
 8002482:	707b      	strb	r3, [r7, #1]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8002484:	7878      	ldrb	r0, [r7, #1]
 8002486:	78ba      	ldrb	r2, [r7, #2]
 8002488:	78f9      	ldrb	r1, [r7, #3]
 800248a:	7c3b      	ldrb	r3, [r7, #16]
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	4603      	mov	r3, r0
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f7ff fcf2 	bl	8001e7a <u8g2_draw_hv_line_2dir>
}
 8002496:	bf00      	nop
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 800249e:	b480      	push	{r7}
 80024a0:	b083      	sub	sp, #12
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
}
 80024ae:	bf00      	nop
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr

080024b8 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	460b      	mov	r3, r1
 80024c2:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 80024c4:	78fb      	ldrb	r3, [r7, #3]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d002      	beq.n	80024d0 <u8x8_ascii_next+0x18>
 80024ca:	78fb      	ldrb	r3, [r7, #3]
 80024cc:	2b0a      	cmp	r3, #10
 80024ce:	d102      	bne.n	80024d6 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 80024d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024d4:	e001      	b.n	80024da <u8x8_ascii_next+0x22>
  return b;
 80024d6:	78fb      	ldrb	r3, [r7, #3]
 80024d8:	b29b      	uxth	r3, r3
}
 80024da:	4618      	mov	r0, r3
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	bc80      	pop	{r7}
 80024e2:	4770      	bx	lr

080024e4 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80024e4:	b590      	push	{r4, r7, lr}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	460b      	mov	r3, r1
 80024ee:	607a      	str	r2, [r7, #4]
 80024f0:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	691c      	ldr	r4, [r3, #16]
 80024f6:	7afa      	ldrb	r2, [r7, #11]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2117      	movs	r1, #23
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	47a0      	blx	r4
 8002500:	4603      	mov	r3, r0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3714      	adds	r7, #20
 8002506:	46bd      	mov	sp, r7
 8002508:	bd90      	pop	{r4, r7, pc}

0800250a <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b082      	sub	sp, #8
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
 8002512:	460b      	mov	r3, r1
 8002514:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8002516:	1cfb      	adds	r3, r7, #3
 8002518:	461a      	mov	r2, r3
 800251a:	2101      	movs	r1, #1
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7ff ffe1 	bl	80024e4 <u8x8_byte_SendBytes>
 8002522:	4603      	mov	r3, r0
}
 8002524:	4618      	mov	r0, r3
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <u8x8_byte_StartTransfer>:

uint8_t u8x8_byte_StartTransfer(u8x8_t *u8x8)
{
 800252c:	b590      	push	{r4, r7, lr}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_START_TRANSFER, 0, NULL);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	691c      	ldr	r4, [r3, #16]
 8002538:	2300      	movs	r3, #0
 800253a:	2200      	movs	r2, #0
 800253c:	2118      	movs	r1, #24
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	47a0      	blx	r4
 8002542:	4603      	mov	r3, r0
}
 8002544:	4618      	mov	r0, r3
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	bd90      	pop	{r4, r7, pc}

0800254c <u8x8_byte_EndTransfer>:

uint8_t u8x8_byte_EndTransfer(u8x8_t *u8x8)
{
 800254c:	b590      	push	{r4, r7, lr}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_END_TRANSFER, 0, NULL);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	691c      	ldr	r4, [r3, #16]
 8002558:	2300      	movs	r3, #0
 800255a:	2200      	movs	r2, #0
 800255c:	2119      	movs	r1, #25
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	47a0      	blx	r4
 8002562:	4603      	mov	r3, r0
}
 8002564:	4618      	mov	r0, r3
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	bd90      	pop	{r4, r7, pc}

0800256c <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 800256c:	b590      	push	{r4, r7, lr}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	460b      	mov	r3, r1
 8002576:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	68dc      	ldr	r4, [r3, #12]
 800257c:	78fa      	ldrb	r2, [r7, #3]
 800257e:	2300      	movs	r3, #0
 8002580:	2115      	movs	r1, #21
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	47a0      	blx	r4
 8002586:	4603      	mov	r3, r0
}
 8002588:	4618      	mov	r0, r3
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	bd90      	pop	{r4, r7, pc}

08002590 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8002590:	b590      	push	{r4, r7, lr}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	460b      	mov	r3, r1
 800259a:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	68dc      	ldr	r4, [r3, #12]
 80025a0:	78fa      	ldrb	r2, [r7, #3]
 80025a2:	2300      	movs	r3, #0
 80025a4:	2116      	movs	r1, #22
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	47a0      	blx	r4
 80025aa:	4603      	mov	r3, r0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd90      	pop	{r4, r7, pc}

080025b4 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80025b4:	b590      	push	{r4, r7, lr}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	460b      	mov	r3, r1
 80025be:	607a      	str	r2, [r7, #4]
 80025c0:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	68dc      	ldr	r4, [r3, #12]
 80025c6:	7afa      	ldrb	r2, [r7, #11]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2117      	movs	r1, #23
 80025cc:	68f8      	ldr	r0, [r7, #12]
 80025ce:	47a0      	blx	r4
 80025d0:	4603      	mov	r3, r0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3714      	adds	r7, #20
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd90      	pop	{r4, r7, pc}

080025da <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 80025da:	b590      	push	{r4, r7, lr}
 80025dc:	b083      	sub	sp, #12
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	68dc      	ldr	r4, [r3, #12]
 80025e6:	2300      	movs	r3, #0
 80025e8:	2200      	movs	r2, #0
 80025ea:	2118      	movs	r1, #24
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	47a0      	blx	r4
 80025f0:	4603      	mov	r3, r0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd90      	pop	{r4, r7, pc}

080025fa <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 80025fa:	b590      	push	{r4, r7, lr}
 80025fc:	b083      	sub	sp, #12
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	68dc      	ldr	r4, [r3, #12]
 8002606:	2300      	movs	r3, #0
 8002608:	2200      	movs	r2, #0
 800260a:	2119      	movs	r1, #25
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	47a0      	blx	r4
 8002610:	4603      	mov	r3, r0
}
 8002612:	4618      	mov	r0, r3
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	bd90      	pop	{r4, r7, pc}

0800261a <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 800261a:	b590      	push	{r4, r7, lr}
 800261c:	b085      	sub	sp, #20
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
 8002622:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	73fb      	strb	r3, [r7, #15]
    data++;
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	3301      	adds	r3, #1
 800262e:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8002630:	7bfb      	ldrb	r3, [r7, #15]
 8002632:	2bfe      	cmp	r3, #254	@ 0xfe
 8002634:	d031      	beq.n	800269a <u8x8_cad_SendSequence+0x80>
 8002636:	2bfe      	cmp	r3, #254	@ 0xfe
 8002638:	dc3d      	bgt.n	80026b6 <u8x8_cad_SendSequence+0x9c>
 800263a:	2b19      	cmp	r3, #25
 800263c:	dc3b      	bgt.n	80026b6 <u8x8_cad_SendSequence+0x9c>
 800263e:	2b18      	cmp	r3, #24
 8002640:	da23      	bge.n	800268a <u8x8_cad_SendSequence+0x70>
 8002642:	2b16      	cmp	r3, #22
 8002644:	dc02      	bgt.n	800264c <u8x8_cad_SendSequence+0x32>
 8002646:	2b15      	cmp	r3, #21
 8002648:	da03      	bge.n	8002652 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 800264a:	e034      	b.n	80026b6 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 800264c:	2b17      	cmp	r3, #23
 800264e:	d00e      	beq.n	800266e <u8x8_cad_SendSequence+0x54>
	return;
 8002650:	e031      	b.n	80026b6 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	68dc      	ldr	r4, [r3, #12]
 800265c:	7bba      	ldrb	r2, [r7, #14]
 800265e:	7bf9      	ldrb	r1, [r7, #15]
 8002660:	2300      	movs	r3, #0
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	47a0      	blx	r4
	  data++;
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	3301      	adds	r3, #1
 800266a:	603b      	str	r3, [r7, #0]
	  break;
 800266c:	e022      	b.n	80026b4 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8002674:	f107 030e 	add.w	r3, r7, #14
 8002678:	461a      	mov	r2, r3
 800267a:	2101      	movs	r1, #1
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f7ff ff99 	bl	80025b4 <u8x8_cad_SendData>
	  data++;
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	3301      	adds	r3, #1
 8002686:	603b      	str	r3, [r7, #0]
	  break;
 8002688:	e014      	b.n	80026b4 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	68dc      	ldr	r4, [r3, #12]
 800268e:	7bf9      	ldrb	r1, [r7, #15]
 8002690:	2300      	movs	r3, #0
 8002692:	2200      	movs	r2, #0
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	47a0      	blx	r4
	  break;
 8002698:	e00c      	b.n	80026b4 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 80026a0:	7bbb      	ldrb	r3, [r7, #14]
 80026a2:	461a      	mov	r2, r3
 80026a4:	2129      	movs	r1, #41	@ 0x29
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 fa36 	bl	8002b18 <u8x8_gpio_call>
	  data++;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	3301      	adds	r3, #1
 80026b0:	603b      	str	r3, [r7, #0]
	  break;
 80026b2:	bf00      	nop
    cmd = *data;
 80026b4:	e7b6      	b.n	8002624 <u8x8_cad_SendSequence+0xa>
	return;
 80026b6:	bf00      	nop
    }
  }
}
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd90      	pop	{r4, r7, pc}

080026be <u8x8_i2c_data_transfer>:
/* U8X8_MSG_BYTE_START_TRANSFER starts i2c transfer, U8X8_MSG_BYTE_END_TRANSFER stops transfer */
/* After transfer start, a full byte indicates command or data mode */

static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr) U8X8_NOINLINE;
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
{
 80026be:	b590      	push	{r4, r7, lr}
 80026c0:	b085      	sub	sp, #20
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	60f8      	str	r0, [r7, #12]
 80026c6:	460b      	mov	r3, r1
 80026c8:	607a      	str	r2, [r7, #4]
 80026ca:	72fb      	strb	r3, [r7, #11]
    u8x8_byte_StartTransfer(u8x8);    
 80026cc:	68f8      	ldr	r0, [r7, #12]
 80026ce:	f7ff ff2d 	bl	800252c <u8x8_byte_StartTransfer>
    u8x8_byte_SendByte(u8x8, 0x040);
 80026d2:	2140      	movs	r1, #64	@ 0x40
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f7ff ff18 	bl	800250a <u8x8_byte_SendByte>
    u8x8->byte_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, arg_int, arg_ptr);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	691c      	ldr	r4, [r3, #16]
 80026de:	7afa      	ldrb	r2, [r7, #11]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2117      	movs	r1, #23
 80026e4:	68f8      	ldr	r0, [r7, #12]
 80026e6:	47a0      	blx	r4
    u8x8_byte_EndTransfer(u8x8);
 80026e8:	68f8      	ldr	r0, [r7, #12]
 80026ea:	f7ff ff2f 	bl	800254c <u8x8_byte_EndTransfer>
}
 80026ee:	bf00      	nop
 80026f0:	3714      	adds	r7, #20
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd90      	pop	{r4, r7, pc}
	...

080026f8 <u8x8_cad_ssd13xx_fast_i2c>:
}


/* fast version with reduced data start/stops, issue 735 */
uint8_t u8x8_cad_ssd13xx_fast_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80026f8:	b590      	push	{r4, r7, lr}
 80026fa:	b087      	sub	sp, #28
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	607b      	str	r3, [r7, #4]
 8002702:	460b      	mov	r3, r1
 8002704:	72fb      	strb	r3, [r7, #11]
 8002706:	4613      	mov	r3, r2
 8002708:	72bb      	strb	r3, [r7, #10]
  static uint8_t in_transfer = 0;
  uint8_t *p;
  switch(msg)
 800270a:	7afb      	ldrb	r3, [r7, #11]
 800270c:	3b14      	subs	r3, #20
 800270e:	2b05      	cmp	r3, #5
 8002710:	d86e      	bhi.n	80027f0 <u8x8_cad_ssd13xx_fast_i2c+0xf8>
 8002712:	a201      	add	r2, pc, #4	@ (adr r2, 8002718 <u8x8_cad_ssd13xx_fast_i2c+0x20>)
 8002714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002718:	080027af 	.word	0x080027af
 800271c:	08002731 	.word	0x08002731
 8002720:	0800275f 	.word	0x0800275f
 8002724:	0800276b 	.word	0x0800276b
 8002728:	080027d3 	.word	0x080027d3
 800272c:	080027db 	.word	0x080027db
  {
    case U8X8_MSG_CAD_SEND_CMD:
      /* improved version, takeover from ld7032 */
      /* assumes, that the args of a command is not longer than 31 bytes */
      /* speed improvement is about 4% compared to the classic version */
      if ( in_transfer != 0 )
 8002730:	4b33      	ldr	r3, [pc, #204]	@ (8002800 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d002      	beq.n	800273e <u8x8_cad_ssd13xx_fast_i2c+0x46>
	 u8x8_byte_EndTransfer(u8x8); 
 8002738:	68f8      	ldr	r0, [r7, #12]
 800273a:	f7ff ff07 	bl	800254c <u8x8_byte_EndTransfer>
      
      u8x8_byte_StartTransfer(u8x8);
 800273e:	68f8      	ldr	r0, [r7, #12]
 8002740:	f7ff fef4 	bl	800252c <u8x8_byte_StartTransfer>
      u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
 8002744:	2100      	movs	r1, #0
 8002746:	68f8      	ldr	r0, [r7, #12]
 8002748:	f7ff fedf 	bl	800250a <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int);
 800274c:	7abb      	ldrb	r3, [r7, #10]
 800274e:	4619      	mov	r1, r3
 8002750:	68f8      	ldr	r0, [r7, #12]
 8002752:	f7ff feda 	bl	800250a <u8x8_byte_SendByte>
      in_transfer = 1;
 8002756:	4b2a      	ldr	r3, [pc, #168]	@ (8002800 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8002758:	2201      	movs	r2, #1
 800275a:	701a      	strb	r2, [r3, #0]
	//   u8x8_byte_StartTransfer(u8x8);
	//   u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
	//   in_transfer = 1;
	// }
	//u8x8_byte_SendByte(u8x8, arg_int);
      break;
 800275c:	e04a      	b.n	80027f4 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SendByte(u8x8, arg_int);
 800275e:	7abb      	ldrb	r3, [r7, #10]
 8002760:	4619      	mov	r1, r3
 8002762:	68f8      	ldr	r0, [r7, #12]
 8002764:	f7ff fed1 	bl	800250a <u8x8_byte_SendByte>
      break;      
 8002768:	e044      	b.n	80027f4 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_SEND_DATA:
      if ( in_transfer != 0 )
 800276a:	4b25      	ldr	r3, [pc, #148]	@ (8002800 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d002      	beq.n	8002778 <u8x8_cad_ssd13xx_fast_i2c+0x80>
	u8x8_byte_EndTransfer(u8x8); 
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f7ff feea 	bl	800254c <u8x8_byte_EndTransfer>
      /* smaller streams, 32 seems to be the limit... */
      /* I guess this is related to the size of the Wire buffers in Arduino */
      /* Unfortunately, this can not be handled in the byte level drivers, */
      /* so this is done here. Even further, only 24 bytes will be sent, */
      /* because there will be another byte (DC) required during the transfer */
      p = arg_ptr;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 800277c:	e00a      	b.n	8002794 <u8x8_cad_ssd13xx_fast_i2c+0x9c>
      {
	u8x8_i2c_data_transfer(u8x8, 24, p);
 800277e:	697a      	ldr	r2, [r7, #20]
 8002780:	2118      	movs	r1, #24
 8002782:	68f8      	ldr	r0, [r7, #12]
 8002784:	f7ff ff9b 	bl	80026be <u8x8_i2c_data_transfer>
	arg_int-=24;
 8002788:	7abb      	ldrb	r3, [r7, #10]
 800278a:	3b18      	subs	r3, #24
 800278c:	72bb      	strb	r3, [r7, #10]
	p+=24;
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	3318      	adds	r3, #24
 8002792:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 8002794:	7abb      	ldrb	r3, [r7, #10]
 8002796:	2b18      	cmp	r3, #24
 8002798:	d8f1      	bhi.n	800277e <u8x8_cad_ssd13xx_fast_i2c+0x86>
      }
      u8x8_i2c_data_transfer(u8x8, arg_int, p);
 800279a:	7abb      	ldrb	r3, [r7, #10]
 800279c:	697a      	ldr	r2, [r7, #20]
 800279e:	4619      	mov	r1, r3
 80027a0:	68f8      	ldr	r0, [r7, #12]
 80027a2:	f7ff ff8c 	bl	80026be <u8x8_i2c_data_transfer>
      in_transfer = 0;
 80027a6:	4b16      	ldr	r3, [pc, #88]	@ (8002800 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	701a      	strb	r2, [r3, #0]
      break;
 80027ac:	e022      	b.n	80027f4 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_INIT:
      /* apply default i2c adr if required so that the start transfer msg can use this */
      if ( u8x8->i2c_address == 255 )
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80027b4:	2bff      	cmp	r3, #255	@ 0xff
 80027b6:	d103      	bne.n	80027c0 <u8x8_cad_ssd13xx_fast_i2c+0xc8>
	u8x8->i2c_address = 0x078;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2278      	movs	r2, #120	@ 0x78
 80027bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	691c      	ldr	r4, [r3, #16]
 80027c4:	7aba      	ldrb	r2, [r7, #10]
 80027c6:	7af9      	ldrb	r1, [r7, #11]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	47a0      	blx	r4
 80027ce:	4603      	mov	r3, r0
 80027d0:	e011      	b.n	80027f6 <u8x8_cad_ssd13xx_fast_i2c+0xfe>
    case U8X8_MSG_CAD_START_TRANSFER:
      in_transfer = 0;
 80027d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002800 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	701a      	strb	r2, [r3, #0]
      break;
 80027d8:	e00c      	b.n	80027f4 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_END_TRANSFER:
      if ( in_transfer != 0 )
 80027da:	4b09      	ldr	r3, [pc, #36]	@ (8002800 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d002      	beq.n	80027e8 <u8x8_cad_ssd13xx_fast_i2c+0xf0>
	u8x8_byte_EndTransfer(u8x8); 
 80027e2:	68f8      	ldr	r0, [r7, #12]
 80027e4:	f7ff feb2 	bl	800254c <u8x8_byte_EndTransfer>
      in_transfer = 0;
 80027e8:	4b05      	ldr	r3, [pc, #20]	@ (8002800 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	701a      	strb	r2, [r3, #0]
      break;
 80027ee:	e001      	b.n	80027f4 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    default:
      return 0;
 80027f0:	2300      	movs	r3, #0
 80027f2:	e000      	b.n	80027f6 <u8x8_cad_ssd13xx_fast_i2c+0xfe>
  }
  return 1;
 80027f4:	2301      	movs	r3, #1
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	371c      	adds	r7, #28
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd90      	pop	{r4, r7, pc}
 80027fe:	bf00      	nop
 8002800:	2000097c 	.word	0x2000097c

08002804 <u8x8_d_ssd1306_sh1106_generic>:
  U8X8_END()             			/* end of sequence */
};


static uint8_t u8x8_d_ssd1306_sh1106_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b086      	sub	sp, #24
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	607b      	str	r3, [r7, #4]
 800280e:	460b      	mov	r3, r1
 8002810:	72fb      	strb	r3, [r7, #11]
 8002812:	4613      	mov	r3, r2
 8002814:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 8002816:	7afb      	ldrb	r3, [r7, #11]
 8002818:	3b0b      	subs	r3, #11
 800281a:	2b04      	cmp	r3, #4
 800281c:	f200 808a 	bhi.w	8002934 <u8x8_d_ssd1306_sh1106_generic+0x130>
 8002820:	a201      	add	r2, pc, #4	@ (adr r2, 8002828 <u8x8_d_ssd1306_sh1106_generic+0x24>)
 8002822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002826:	bf00      	nop
 8002828:	0800283d 	.word	0x0800283d
 800282c:	08002935 	.word	0x08002935
 8002830:	08002857 	.word	0x08002857
 8002834:	08002889 	.word	0x08002889
 8002838:	080028a9 	.word	0x080028a9
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 800283c:	7abb      	ldrb	r3, [r7, #10]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d104      	bne.n	800284c <u8x8_d_ssd1306_sh1106_generic+0x48>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave0_seq);
 8002842:	4940      	ldr	r1, [pc, #256]	@ (8002944 <u8x8_d_ssd1306_sh1106_generic+0x140>)
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f7ff fee8 	bl	800261a <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
      break;
 800284a:	e075      	b.n	8002938 <u8x8_d_ssd1306_sh1106_generic+0x134>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
 800284c:	493e      	ldr	r1, [pc, #248]	@ (8002948 <u8x8_d_ssd1306_sh1106_generic+0x144>)
 800284e:	68f8      	ldr	r0, [r7, #12]
 8002850:	f7ff fee3 	bl	800261a <u8x8_cad_SendSequence>
      break;
 8002854:	e070      	b.n	8002938 <u8x8_d_ssd1306_sh1106_generic+0x134>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 8002856:	7abb      	ldrb	r3, [r7, #10]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d10a      	bne.n	8002872 <u8x8_d_ssd1306_sh1106_generic+0x6e>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip0_seq);
 800285c:	493b      	ldr	r1, [pc, #236]	@ (800294c <u8x8_d_ssd1306_sh1106_generic+0x148>)
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f7ff fedb 	bl	800261a <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	7c9a      	ldrb	r2, [r3, #18]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 8002870:	e062      	b.n	8002938 <u8x8_d_ssd1306_sh1106_generic+0x134>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
 8002872:	4937      	ldr	r1, [pc, #220]	@ (8002950 <u8x8_d_ssd1306_sh1106_generic+0x14c>)
 8002874:	68f8      	ldr	r0, [r7, #12]
 8002876:	f7ff fed0 	bl	800261a <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	7cda      	ldrb	r2, [r3, #19]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
      break;
 8002886:	e057      	b.n	8002938 <u8x8_d_ssd1306_sh1106_generic+0x134>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8002888:	68f8      	ldr	r0, [r7, #12]
 800288a:	f7ff fea6 	bl	80025da <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 800288e:	2181      	movs	r1, #129	@ 0x81
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	f7ff fe6b 	bl	800256c <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1306 has range from 0 to 255 */
 8002896:	7abb      	ldrb	r3, [r7, #10]
 8002898:	4619      	mov	r1, r3
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f7ff fe78 	bl	8002590 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f7ff feaa 	bl	80025fa <u8x8_cad_EndTransfer>
      break;
 80028a6:	e047      	b.n	8002938 <u8x8_d_ssd1306_sh1106_generic+0x134>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 80028a8:	68f8      	ldr	r0, [r7, #12]
 80028aa:	f7ff fe96 	bl	80025da <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	795b      	ldrb	r3, [r3, #5]
 80028b2:	75fb      	strb	r3, [r7, #23]
      x *= 8;
 80028b4:	7dfb      	ldrb	r3, [r7, #23]
 80028b6:	00db      	lsls	r3, r3, #3
 80028b8:	75fb      	strb	r3, [r7, #23]
      x += u8x8->x_offset;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80028c0:	7dfb      	ldrb	r3, [r7, #23]
 80028c2:	4413      	add	r3, r2
 80028c4:	75fb      	strb	r3, [r7, #23]
    
      u8x8_cad_SendCmd(u8x8, 0x040 );	/* set line offset to 0 */
 80028c6:	2140      	movs	r1, #64	@ 0x40
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f7ff fe4f 	bl	800256c <u8x8_cad_SendCmd>
    
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
 80028d0:	091b      	lsrs	r3, r3, #4
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	f043 0310 	orr.w	r3, r3, #16
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	4619      	mov	r1, r3
 80028dc:	68f8      	ldr	r0, [r7, #12]
 80028de:	f7ff fe45 	bl	800256c <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));					/* probably wrong, should be SendCmd */
 80028e2:	7dfb      	ldrb	r3, [r7, #23]
 80028e4:	f003 030f 	and.w	r3, r3, #15
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	4619      	mov	r1, r3
 80028ec:	68f8      	ldr	r0, [r7, #12]
 80028ee:	f7ff fe4f 	bl	8002590 <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));	/* probably wrong, should be SendCmd */
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	799b      	ldrb	r3, [r3, #6]
 80028f6:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	4619      	mov	r1, r3
 80028fe:	68f8      	ldr	r0, [r7, #12]
 8002900:	f7ff fe46 	bl	8002590 <u8x8_cad_SendArg>

    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	791b      	ldrb	r3, [r3, #4]
 8002908:	75bb      	strb	r3, [r7, #22]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8002910:	7dbb      	ldrb	r3, [r7, #22]
 8002912:	00db      	lsls	r3, r3, #3
 8002914:	b2db      	uxtb	r3, r3
 8002916:	693a      	ldr	r2, [r7, #16]
 8002918:	4619      	mov	r1, r3
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f7ff fe4a 	bl	80025b4 <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 8002920:	7abb      	ldrb	r3, [r7, #10]
 8002922:	3b01      	subs	r3, #1
 8002924:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8002926:	7abb      	ldrb	r3, [r7, #10]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1eb      	bne.n	8002904 <u8x8_d_ssd1306_sh1106_generic+0x100>
      
      u8x8_cad_EndTransfer(u8x8);
 800292c:	68f8      	ldr	r0, [r7, #12]
 800292e:	f7ff fe64 	bl	80025fa <u8x8_cad_EndTransfer>
      break;
 8002932:	e001      	b.n	8002938 <u8x8_d_ssd1306_sh1106_generic+0x134>
    default:
      return 0;
 8002934:	2300      	movs	r3, #0
 8002936:	e000      	b.n	800293a <u8x8_d_ssd1306_sh1106_generic+0x136>
  }
  return 1;
 8002938:	2301      	movs	r3, #1
}
 800293a:	4618      	mov	r0, r3
 800293c:	3718      	adds	r7, #24
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	08006e58 	.word	0x08006e58
 8002948:	08006e60 	.word	0x08006e60
 800294c:	08006e68 	.word	0x08006e68
 8002950:	08006e70 	.word	0x08006e70

08002954 <u8x8_d_ssd1306_128x64_noname>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_ssd1306_128x64_noname(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	607b      	str	r3, [r7, #4]
 800295e:	460b      	mov	r3, r1
 8002960:	72fb      	strb	r3, [r7, #11]
 8002962:	4613      	mov	r3, r2
 8002964:	72bb      	strb	r3, [r7, #10]
    
  if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 8002966:	7aba      	ldrb	r2, [r7, #10]
 8002968:	7af9      	ldrb	r1, [r7, #11]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f7ff ff49 	bl	8002804 <u8x8_d_ssd1306_sh1106_generic>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <u8x8_d_ssd1306_128x64_noname+0x28>
    return 1;
 8002978:	2301      	movs	r3, #1
 800297a:	e014      	b.n	80029a6 <u8x8_d_ssd1306_128x64_noname+0x52>
  
  switch(msg)
 800297c:	7afb      	ldrb	r3, [r7, #11]
 800297e:	2b09      	cmp	r3, #9
 8002980:	d009      	beq.n	8002996 <u8x8_d_ssd1306_128x64_noname+0x42>
 8002982:	2b0a      	cmp	r3, #10
 8002984:	d10c      	bne.n	80029a0 <u8x8_d_ssd1306_128x64_noname+0x4c>
  {
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 f829 	bl	80029de <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
 800298c:	4908      	ldr	r1, [pc, #32]	@ (80029b0 <u8x8_d_ssd1306_128x64_noname+0x5c>)
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f7ff fe43 	bl	800261a <u8x8_cad_SendSequence>
      break;
 8002994:	e006      	b.n	80029a4 <u8x8_d_ssd1306_128x64_noname+0x50>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x64_noname_display_info);
 8002996:	4907      	ldr	r1, [pc, #28]	@ (80029b4 <u8x8_d_ssd1306_128x64_noname+0x60>)
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	f000 f80d 	bl	80029b8 <u8x8_d_helper_display_setup_memory>
      break;
 800299e:	e001      	b.n	80029a4 <u8x8_d_ssd1306_128x64_noname+0x50>
    default:
      return 0;
 80029a0:	2300      	movs	r3, #0
 80029a2:	e000      	b.n	80029a6 <u8x8_d_ssd1306_128x64_noname+0x52>
  }
  return 1;
 80029a4:	2301      	movs	r3, #1
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3710      	adds	r7, #16
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	08006e20 	.word	0x08006e20
 80029b4:	08006e78 	.word	0x08006e78

080029b8 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	683a      	ldr	r2, [r7, #0]
 80029c6:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	7c9a      	ldrb	r2, [r3, #18]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	bc80      	pop	{r7}
 80029dc:	4770      	bx	lr

080029de <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 80029de:	b590      	push	{r4, r7, lr}
 80029e0:	b083      	sub	sp, #12
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	695c      	ldr	r4, [r3, #20]
 80029ea:	2300      	movs	r3, #0
 80029ec:	2200      	movs	r2, #0
 80029ee:	2128      	movs	r1, #40	@ 0x28
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68dc      	ldr	r4, [r3, #12]
 80029f8:	2300      	movs	r3, #0
 80029fa:	2200      	movs	r2, #0
 80029fc:	2114      	movs	r1, #20
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8002a02:	2201      	movs	r2, #1
 8002a04:	214b      	movs	r1, #75	@ 0x4b
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f886 	bl	8002b18 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	791b      	ldrb	r3, [r3, #4]
 8002a12:	461a      	mov	r2, r3
 8002a14:	2129      	movs	r1, #41	@ 0x29
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f000 f87e 	bl	8002b18 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	214b      	movs	r1, #75	@ 0x4b
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f000 f879 	bl	8002b18 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	791b      	ldrb	r3, [r3, #4]
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	2129      	movs	r1, #41	@ 0x29
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 f871 	bl	8002b18 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8002a36:	2201      	movs	r2, #1
 8002a38:	214b      	movs	r1, #75	@ 0x4b
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 f86c 	bl	8002b18 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	795b      	ldrb	r3, [r3, #5]
 8002a46:	461a      	mov	r2, r3
 8002a48:	2129      	movs	r1, #41	@ 0x29
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 f864 	bl	8002b18 <u8x8_gpio_call>
}    
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd90      	pop	{r4, r7, pc}

08002a58 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8002a58:	b590      	push	{r4, r7, lr}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	4608      	mov	r0, r1
 8002a62:	4611      	mov	r1, r2
 8002a64:	461a      	mov	r2, r3
 8002a66:	4603      	mov	r3, r0
 8002a68:	70fb      	strb	r3, [r7, #3]
 8002a6a:	460b      	mov	r3, r1
 8002a6c:	70bb      	strb	r3, [r7, #2]
 8002a6e:	4613      	mov	r3, r2
 8002a70:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8002a72:	78fb      	ldrb	r3, [r7, #3]
 8002a74:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8002a76:	78bb      	ldrb	r3, [r7, #2]
 8002a78:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8002a7a:	787b      	ldrb	r3, [r7, #1]
 8002a7c:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8002a7e:	6a3b      	ldr	r3, [r7, #32]
 8002a80:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	689c      	ldr	r4, [r3, #8]
 8002a86:	f107 0308 	add.w	r3, r7, #8
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	210f      	movs	r1, #15
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	47a0      	blx	r4
 8002a92:	4603      	mov	r3, r0
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3714      	adds	r7, #20
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd90      	pop	{r4, r7, pc}

08002a9c <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8002a9c:	b590      	push	{r4, r7, lr}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689c      	ldr	r4, [r3, #8]
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2109      	movs	r1, #9
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	47a0      	blx	r4
}
 8002ab2:	bf00      	nop
 8002ab4:	370c      	adds	r7, #12
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd90      	pop	{r4, r7, pc}

08002aba <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8002aba:	b590      	push	{r4, r7, lr}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	689c      	ldr	r4, [r3, #8]
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	2200      	movs	r2, #0
 8002aca:	210a      	movs	r1, #10
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	47a0      	blx	r4
}
 8002ad0:	bf00      	nop
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd90      	pop	{r4, r7, pc}

08002ad8 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8002ad8:	b590      	push	{r4, r7, lr}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689c      	ldr	r4, [r3, #8]
 8002ae8:	78fa      	ldrb	r2, [r7, #3]
 8002aea:	2300      	movs	r3, #0
 8002aec:	210b      	movs	r1, #11
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	47a0      	blx	r4
}
 8002af2:	bf00      	nop
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd90      	pop	{r4, r7, pc}

08002afa <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8002afa:	b590      	push	{r4, r7, lr}
 8002afc:	b083      	sub	sp, #12
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	689c      	ldr	r4, [r3, #8]
 8002b06:	2300      	movs	r3, #0
 8002b08:	2200      	movs	r2, #0
 8002b0a:	2110      	movs	r1, #16
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	47a0      	blx	r4
}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd90      	pop	{r4, r7, pc}

08002b18 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8002b18:	b590      	push	{r4, r7, lr}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	460b      	mov	r3, r1
 8002b22:	70fb      	strb	r3, [r7, #3]
 8002b24:	4613      	mov	r3, r2
 8002b26:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	695c      	ldr	r4, [r3, #20]
 8002b2c:	78ba      	ldrb	r2, [r7, #2]
 8002b2e:	78f9      	ldrb	r1, [r7, #3]
 8002b30:	2300      	movs	r3, #0
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	47a0      	blx	r4
}
 8002b36:	bf00      	nop
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd90      	pop	{r4, r7, pc}

08002b3e <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	b085      	sub	sp, #20
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	60f8      	str	r0, [r7, #12]
 8002b46:	607b      	str	r3, [r7, #4]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	72fb      	strb	r3, [r7, #11]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3714      	adds	r7, #20
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr

08002b5c <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a13      	ldr	r2, [pc, #76]	@ (8002bbc <u8x8_SetupDefaults+0x60>)
 8002b6e:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a12      	ldr	r2, [pc, #72]	@ (8002bbc <u8x8_SetupDefaults+0x60>)
 8002b74:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a10      	ldr	r2, [pc, #64]	@ (8002bbc <u8x8_SetupDefaults+0x60>)
 8002b7a:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a0f      	ldr	r2, [pc, #60]	@ (8002bbc <u8x8_SetupDefaults+0x60>)
 8002b80:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    u8x8->device_address = 0;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
    u8x8->bus_clock = 0;		/* issue 769 */
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	22ff      	movs	r2, #255	@ 0xff
 8002ba4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	22ff      	movs	r2, #255	@ 0xff
 8002bac:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8002bb0:	bf00      	nop
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bc80      	pop	{r7}
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	08002b3f 	.word	0x08002b3f

08002bc0 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
 8002bcc:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8002bce:	68f8      	ldr	r0, [r7, #12]
 8002bd0:	f7ff ffc4 	bl	8002b5c <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	68ba      	ldr	r2, [r7, #8]
 8002bd8:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	683a      	ldr	r2, [r7, #0]
 8002be4:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f7ff ff55 	bl	8002a9c <u8x8_SetupMemory>
}
 8002bf2:	bf00      	nop
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bfc:	f7fe f9fe 	bl	8000ffc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c00:	480b      	ldr	r0, [pc, #44]	@ (8002c30 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002c02:	490c      	ldr	r1, [pc, #48]	@ (8002c34 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002c04:	4a0c      	ldr	r2, [pc, #48]	@ (8002c38 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002c06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c08:	e002      	b.n	8002c10 <LoopCopyDataInit>

08002c0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c0e:	3304      	adds	r3, #4

08002c10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c14:	d3f9      	bcc.n	8002c0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c16:	4a09      	ldr	r2, [pc, #36]	@ (8002c3c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002c18:	4c09      	ldr	r4, [pc, #36]	@ (8002c40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c1c:	e001      	b.n	8002c22 <LoopFillZerobss>

08002c1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c20:	3204      	adds	r2, #4

08002c22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c24:	d3fb      	bcc.n	8002c1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c26:	f003 fec7 	bl	80069b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c2a:	f7fd fd43 	bl	80006b4 <main>
  bx lr
 8002c2e:	4770      	bx	lr
  ldr r0, =_sdata
 8002c30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c34:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 8002c38:	08006eac 	.word	0x08006eac
  ldr r2, =_sbss
 8002c3c:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 8002c40:	20000984 	.word	0x20000984

08002c44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c44:	e7fe      	b.n	8002c44 <ADC1_2_IRQHandler>
	...

08002c48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c4c:	4b08      	ldr	r3, [pc, #32]	@ (8002c70 <HAL_Init+0x28>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a07      	ldr	r2, [pc, #28]	@ (8002c70 <HAL_Init+0x28>)
 8002c52:	f043 0310 	orr.w	r3, r3, #16
 8002c56:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c58:	2003      	movs	r0, #3
 8002c5a:	f000 fd13 	bl	8003684 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c5e:	200f      	movs	r0, #15
 8002c60:	f000 f808 	bl	8002c74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c64:	f7fd fff2 	bl	8000c4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40022000 	.word	0x40022000

08002c74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c7c:	4b12      	ldr	r3, [pc, #72]	@ (8002cc8 <HAL_InitTick+0x54>)
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	4b12      	ldr	r3, [pc, #72]	@ (8002ccc <HAL_InitTick+0x58>)
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	4619      	mov	r1, r3
 8002c86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c92:	4618      	mov	r0, r3
 8002c94:	f000 fd2b 	bl	80036ee <HAL_SYSTICK_Config>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e00e      	b.n	8002cc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2b0f      	cmp	r3, #15
 8002ca6:	d80a      	bhi.n	8002cbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ca8:	2200      	movs	r2, #0
 8002caa:	6879      	ldr	r1, [r7, #4]
 8002cac:	f04f 30ff 	mov.w	r0, #4294967295
 8002cb0:	f000 fcf3 	bl	800369a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cb4:	4a06      	ldr	r2, [pc, #24]	@ (8002cd0 <HAL_InitTick+0x5c>)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	e000      	b.n	8002cc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3708      	adds	r7, #8
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	20000200 	.word	0x20000200
 8002ccc:	20000208 	.word	0x20000208
 8002cd0:	20000204 	.word	0x20000204

08002cd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cd8:	4b05      	ldr	r3, [pc, #20]	@ (8002cf0 <HAL_IncTick+0x1c>)
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	4b05      	ldr	r3, [pc, #20]	@ (8002cf4 <HAL_IncTick+0x20>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	4a03      	ldr	r2, [pc, #12]	@ (8002cf4 <HAL_IncTick+0x20>)
 8002ce6:	6013      	str	r3, [r2, #0]
}
 8002ce8:	bf00      	nop
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr
 8002cf0:	20000208 	.word	0x20000208
 8002cf4:	20000980 	.word	0x20000980

08002cf8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8002cfc:	4b02      	ldr	r3, [pc, #8]	@ (8002d08 <HAL_GetTick+0x10>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bc80      	pop	{r7}
 8002d06:	4770      	bx	lr
 8002d08:	20000980 	.word	0x20000980

08002d0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d14:	f7ff fff0 	bl	8002cf8 <HAL_GetTick>
 8002d18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d24:	d005      	beq.n	8002d32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d26:	4b0a      	ldr	r3, [pc, #40]	@ (8002d50 <HAL_Delay+0x44>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	4413      	add	r3, r2
 8002d30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d32:	bf00      	nop
 8002d34:	f7ff ffe0 	bl	8002cf8 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d8f7      	bhi.n	8002d34 <HAL_Delay+0x28>
  {
  }
}
 8002d44:	bf00      	nop
 8002d46:	bf00      	nop
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	20000208 	.word	0x20000208

08002d54 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b086      	sub	sp, #24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002d60:	2300      	movs	r3, #0
 8002d62:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e0be      	b.n	8002ef4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d109      	bne.n	8002d98 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7fd ff8c 	bl	8000cb0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f000 faff 	bl	800339c <ADC_ConversionStop_Disable>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da6:	f003 0310 	and.w	r3, r3, #16
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	f040 8099 	bne.w	8002ee2 <HAL_ADC_Init+0x18e>
 8002db0:	7dfb      	ldrb	r3, [r7, #23]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	f040 8095 	bne.w	8002ee2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dbc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002dc0:	f023 0302 	bic.w	r3, r3, #2
 8002dc4:	f043 0202 	orr.w	r2, r3, #2
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002dd4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	7b1b      	ldrb	r3, [r3, #12]
 8002dda:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002ddc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002dde:	68ba      	ldr	r2, [r7, #8]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dec:	d003      	beq.n	8002df6 <HAL_ADC_Init+0xa2>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d102      	bne.n	8002dfc <HAL_ADC_Init+0xa8>
 8002df6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dfa:	e000      	b.n	8002dfe <HAL_ADC_Init+0xaa>
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	7d1b      	ldrb	r3, [r3, #20]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d119      	bne.n	8002e40 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	7b1b      	ldrb	r3, [r3, #12]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d109      	bne.n	8002e28 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	035a      	lsls	r2, r3, #13
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002e24:	613b      	str	r3, [r7, #16]
 8002e26:	e00b      	b.n	8002e40 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e2c:	f043 0220 	orr.w	r2, r3, #32
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e38:	f043 0201 	orr.w	r2, r3, #1
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	430a      	orrs	r2, r1
 8002e52:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689a      	ldr	r2, [r3, #8]
 8002e5a:	4b28      	ldr	r3, [pc, #160]	@ (8002efc <HAL_ADC_Init+0x1a8>)
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	6812      	ldr	r2, [r2, #0]
 8002e62:	68b9      	ldr	r1, [r7, #8]
 8002e64:	430b      	orrs	r3, r1
 8002e66:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e70:	d003      	beq.n	8002e7a <HAL_ADC_Init+0x126>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d104      	bne.n	8002e84 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	691b      	ldr	r3, [r3, #16]
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	051b      	lsls	r3, r3, #20
 8002e82:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e8a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	430a      	orrs	r2, r1
 8002e96:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	689a      	ldr	r2, [r3, #8]
 8002e9e:	4b18      	ldr	r3, [pc, #96]	@ (8002f00 <HAL_ADC_Init+0x1ac>)
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	68ba      	ldr	r2, [r7, #8]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d10b      	bne.n	8002ec0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eb2:	f023 0303 	bic.w	r3, r3, #3
 8002eb6:	f043 0201 	orr.w	r2, r3, #1
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ebe:	e018      	b.n	8002ef2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec4:	f023 0312 	bic.w	r3, r3, #18
 8002ec8:	f043 0210 	orr.w	r2, r3, #16
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed4:	f043 0201 	orr.w	r2, r3, #1
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ee0:	e007      	b.n	8002ef2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee6:	f043 0210 	orr.w	r2, r3, #16
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ef2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3718      	adds	r7, #24
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	ffe1f7fd 	.word	0xffe1f7fd
 8002f00:	ff1f0efe 	.word	0xff1f0efe

08002f04 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f10:	2300      	movs	r3, #0
 8002f12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a64      	ldr	r2, [pc, #400]	@ (80030ac <HAL_ADC_Start_DMA+0x1a8>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d004      	beq.n	8002f28 <HAL_ADC_Start_DMA+0x24>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a63      	ldr	r2, [pc, #396]	@ (80030b0 <HAL_ADC_Start_DMA+0x1ac>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d106      	bne.n	8002f36 <HAL_ADC_Start_DMA+0x32>
 8002f28:	4b60      	ldr	r3, [pc, #384]	@ (80030ac <HAL_ADC_Start_DMA+0x1a8>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	f040 80b3 	bne.w	800309c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d101      	bne.n	8002f44 <HAL_ADC_Start_DMA+0x40>
 8002f40:	2302      	movs	r3, #2
 8002f42:	e0ae      	b.n	80030a2 <HAL_ADC_Start_DMA+0x19e>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2201      	movs	r2, #1
 8002f48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	f000 f9cb 	bl	80032e8 <ADC_Enable>
 8002f52:	4603      	mov	r3, r0
 8002f54:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f56:	7dfb      	ldrb	r3, [r7, #23]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	f040 809a 	bne.w	8003092 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f62:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f66:	f023 0301 	bic.w	r3, r3, #1
 8002f6a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a4e      	ldr	r2, [pc, #312]	@ (80030b0 <HAL_ADC_Start_DMA+0x1ac>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d105      	bne.n	8002f88 <HAL_ADC_Start_DMA+0x84>
 8002f7c:	4b4b      	ldr	r3, [pc, #300]	@ (80030ac <HAL_ADC_Start_DMA+0x1a8>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d115      	bne.n	8002fb4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f8c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d026      	beq.n	8002ff0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002faa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002fb2:	e01d      	b.n	8002ff0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a39      	ldr	r2, [pc, #228]	@ (80030ac <HAL_ADC_Start_DMA+0x1a8>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d004      	beq.n	8002fd4 <HAL_ADC_Start_DMA+0xd0>
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a38      	ldr	r2, [pc, #224]	@ (80030b0 <HAL_ADC_Start_DMA+0x1ac>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d10d      	bne.n	8002ff0 <HAL_ADC_Start_DMA+0xec>
 8002fd4:	4b35      	ldr	r3, [pc, #212]	@ (80030ac <HAL_ADC_Start_DMA+0x1a8>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d007      	beq.n	8002ff0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002fe8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d006      	beq.n	800300a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003000:	f023 0206 	bic.w	r2, r3, #6
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003008:	e002      	b.n	8003010 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6a1b      	ldr	r3, [r3, #32]
 800301c:	4a25      	ldr	r2, [pc, #148]	@ (80030b4 <HAL_ADC_Start_DMA+0x1b0>)
 800301e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6a1b      	ldr	r3, [r3, #32]
 8003024:	4a24      	ldr	r2, [pc, #144]	@ (80030b8 <HAL_ADC_Start_DMA+0x1b4>)
 8003026:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6a1b      	ldr	r3, [r3, #32]
 800302c:	4a23      	ldr	r2, [pc, #140]	@ (80030bc <HAL_ADC_Start_DMA+0x1b8>)
 800302e:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f06f 0202 	mvn.w	r2, #2
 8003038:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003048:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6a18      	ldr	r0, [r3, #32]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	334c      	adds	r3, #76	@ 0x4c
 8003054:	4619      	mov	r1, r3
 8003056:	68ba      	ldr	r2, [r7, #8]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f000 fbaf 	bl	80037bc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003068:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800306c:	d108      	bne.n	8003080 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800307c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800307e:	e00f      	b.n	80030a0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689a      	ldr	r2, [r3, #8]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800308e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003090:	e006      	b.n	80030a0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800309a:	e001      	b.n	80030a0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80030a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3718      	adds	r7, #24
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	40012400 	.word	0x40012400
 80030b0:	40012800 	.word	0x40012800
 80030b4:	0800341f 	.word	0x0800341f
 80030b8:	0800349b 	.word	0x0800349b
 80030bc:	080034b7 	.word	0x080034b7

080030c0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bc80      	pop	{r7}
 80030d0:	4770      	bx	lr

080030d2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80030d2:	b480      	push	{r7}
 80030d4:	b083      	sub	sp, #12
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80030da:	bf00      	nop
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	bc80      	pop	{r7}
 80030e2:	4770      	bx	lr

080030e4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bc80      	pop	{r7}
 80030f4:	4770      	bx	lr
	...

080030f8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003102:	2300      	movs	r3, #0
 8003104:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003106:	2300      	movs	r3, #0
 8003108:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003110:	2b01      	cmp	r3, #1
 8003112:	d101      	bne.n	8003118 <HAL_ADC_ConfigChannel+0x20>
 8003114:	2302      	movs	r3, #2
 8003116:	e0dc      	b.n	80032d2 <HAL_ADC_ConfigChannel+0x1da>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	2b06      	cmp	r3, #6
 8003126:	d81c      	bhi.n	8003162 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	4613      	mov	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	4413      	add	r3, r2
 8003138:	3b05      	subs	r3, #5
 800313a:	221f      	movs	r2, #31
 800313c:	fa02 f303 	lsl.w	r3, r2, r3
 8003140:	43db      	mvns	r3, r3
 8003142:	4019      	ands	r1, r3
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	6818      	ldr	r0, [r3, #0]
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685a      	ldr	r2, [r3, #4]
 800314c:	4613      	mov	r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	3b05      	subs	r3, #5
 8003154:	fa00 f203 	lsl.w	r2, r0, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	430a      	orrs	r2, r1
 800315e:	635a      	str	r2, [r3, #52]	@ 0x34
 8003160:	e03c      	b.n	80031dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	2b0c      	cmp	r3, #12
 8003168:	d81c      	bhi.n	80031a4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685a      	ldr	r2, [r3, #4]
 8003174:	4613      	mov	r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	4413      	add	r3, r2
 800317a:	3b23      	subs	r3, #35	@ 0x23
 800317c:	221f      	movs	r2, #31
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	43db      	mvns	r3, r3
 8003184:	4019      	ands	r1, r3
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	6818      	ldr	r0, [r3, #0]
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685a      	ldr	r2, [r3, #4]
 800318e:	4613      	mov	r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	4413      	add	r3, r2
 8003194:	3b23      	subs	r3, #35	@ 0x23
 8003196:	fa00 f203 	lsl.w	r2, r0, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	430a      	orrs	r2, r1
 80031a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80031a2:	e01b      	b.n	80031dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685a      	ldr	r2, [r3, #4]
 80031ae:	4613      	mov	r3, r2
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	4413      	add	r3, r2
 80031b4:	3b41      	subs	r3, #65	@ 0x41
 80031b6:	221f      	movs	r2, #31
 80031b8:	fa02 f303 	lsl.w	r3, r2, r3
 80031bc:	43db      	mvns	r3, r3
 80031be:	4019      	ands	r1, r3
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	6818      	ldr	r0, [r3, #0]
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	685a      	ldr	r2, [r3, #4]
 80031c8:	4613      	mov	r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	4413      	add	r3, r2
 80031ce:	3b41      	subs	r3, #65	@ 0x41
 80031d0:	fa00 f203 	lsl.w	r2, r0, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	430a      	orrs	r2, r1
 80031da:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2b09      	cmp	r3, #9
 80031e2:	d91c      	bls.n	800321e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68d9      	ldr	r1, [r3, #12]
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	4613      	mov	r3, r2
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	4413      	add	r3, r2
 80031f4:	3b1e      	subs	r3, #30
 80031f6:	2207      	movs	r2, #7
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	43db      	mvns	r3, r3
 80031fe:	4019      	ands	r1, r3
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	6898      	ldr	r0, [r3, #8]
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	4613      	mov	r3, r2
 800320a:	005b      	lsls	r3, r3, #1
 800320c:	4413      	add	r3, r2
 800320e:	3b1e      	subs	r3, #30
 8003210:	fa00 f203 	lsl.w	r2, r0, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	430a      	orrs	r2, r1
 800321a:	60da      	str	r2, [r3, #12]
 800321c:	e019      	b.n	8003252 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	6919      	ldr	r1, [r3, #16]
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	4613      	mov	r3, r2
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	4413      	add	r3, r2
 800322e:	2207      	movs	r2, #7
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	43db      	mvns	r3, r3
 8003236:	4019      	ands	r1, r3
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	6898      	ldr	r0, [r3, #8]
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	4613      	mov	r3, r2
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	4413      	add	r3, r2
 8003246:	fa00 f203 	lsl.w	r2, r0, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	430a      	orrs	r2, r1
 8003250:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2b10      	cmp	r3, #16
 8003258:	d003      	beq.n	8003262 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800325e:	2b11      	cmp	r3, #17
 8003260:	d132      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a1d      	ldr	r2, [pc, #116]	@ (80032dc <HAL_ADC_ConfigChannel+0x1e4>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d125      	bne.n	80032b8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d126      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689a      	ldr	r2, [r3, #8]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003288:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2b10      	cmp	r3, #16
 8003290:	d11a      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003292:	4b13      	ldr	r3, [pc, #76]	@ (80032e0 <HAL_ADC_ConfigChannel+0x1e8>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a13      	ldr	r2, [pc, #76]	@ (80032e4 <HAL_ADC_ConfigChannel+0x1ec>)
 8003298:	fba2 2303 	umull	r2, r3, r2, r3
 800329c:	0c9a      	lsrs	r2, r3, #18
 800329e:	4613      	mov	r3, r2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	4413      	add	r3, r2
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032a8:	e002      	b.n	80032b0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	3b01      	subs	r3, #1
 80032ae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1f9      	bne.n	80032aa <HAL_ADC_ConfigChannel+0x1b2>
 80032b6:	e007      	b.n	80032c8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032bc:	f043 0220 	orr.w	r2, r3, #32
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80032d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3714      	adds	r7, #20
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bc80      	pop	{r7}
 80032da:	4770      	bx	lr
 80032dc:	40012400 	.word	0x40012400
 80032e0:	20000200 	.word	0x20000200
 80032e4:	431bde83 	.word	0x431bde83

080032e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80032f0:	2300      	movs	r3, #0
 80032f2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80032f4:	2300      	movs	r3, #0
 80032f6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b01      	cmp	r3, #1
 8003304:	d040      	beq.n	8003388 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689a      	ldr	r2, [r3, #8]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f042 0201 	orr.w	r2, r2, #1
 8003314:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003316:	4b1f      	ldr	r3, [pc, #124]	@ (8003394 <ADC_Enable+0xac>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a1f      	ldr	r2, [pc, #124]	@ (8003398 <ADC_Enable+0xb0>)
 800331c:	fba2 2303 	umull	r2, r3, r2, r3
 8003320:	0c9b      	lsrs	r3, r3, #18
 8003322:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003324:	e002      	b.n	800332c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	3b01      	subs	r3, #1
 800332a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d1f9      	bne.n	8003326 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003332:	f7ff fce1 	bl	8002cf8 <HAL_GetTick>
 8003336:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003338:	e01f      	b.n	800337a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800333a:	f7ff fcdd 	bl	8002cf8 <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	2b02      	cmp	r3, #2
 8003346:	d918      	bls.n	800337a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b01      	cmp	r3, #1
 8003354:	d011      	beq.n	800337a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800335a:	f043 0210 	orr.w	r2, r3, #16
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003366:	f043 0201 	orr.w	r2, r3, #1
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e007      	b.n	800338a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b01      	cmp	r3, #1
 8003386:	d1d8      	bne.n	800333a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20000200 	.word	0x20000200
 8003398:	431bde83 	.word	0x431bde83

0800339c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033a4:	2300      	movs	r3, #0
 80033a6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d12e      	bne.n	8003414 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	689a      	ldr	r2, [r3, #8]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0201 	bic.w	r2, r2, #1
 80033c4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80033c6:	f7ff fc97 	bl	8002cf8 <HAL_GetTick>
 80033ca:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80033cc:	e01b      	b.n	8003406 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80033ce:	f7ff fc93 	bl	8002cf8 <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d914      	bls.n	8003406 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d10d      	bne.n	8003406 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ee:	f043 0210 	orr.w	r2, r3, #16
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033fa:	f043 0201 	orr.w	r2, r3, #1
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e007      	b.n	8003416 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b01      	cmp	r3, #1
 8003412:	d0dc      	beq.n	80033ce <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	3710      	adds	r7, #16
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}

0800341e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800341e:	b580      	push	{r7, lr}
 8003420:	b084      	sub	sp, #16
 8003422:	af00      	add	r7, sp, #0
 8003424:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003430:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003434:	2b00      	cmp	r3, #0
 8003436:	d127      	bne.n	8003488 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800344e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003452:	d115      	bne.n	8003480 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003458:	2b00      	cmp	r3, #0
 800345a:	d111      	bne.n	8003480 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003460:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d105      	bne.n	8003480 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003478:	f043 0201 	orr.w	r2, r3, #1
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003480:	68f8      	ldr	r0, [r7, #12]
 8003482:	f7ff fe1d 	bl	80030c0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003486:	e004      	b.n	8003492 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6a1b      	ldr	r3, [r3, #32]
 800348c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	4798      	blx	r3
}
 8003492:	bf00      	nop
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b084      	sub	sp, #16
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80034a8:	68f8      	ldr	r0, [r7, #12]
 80034aa:	f7ff fe12 	bl	80030d2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034ae:	bf00      	nop
 80034b0:	3710      	adds	r7, #16
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b084      	sub	sp, #16
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d4:	f043 0204 	orr.w	r2, r3, #4
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80034dc:	68f8      	ldr	r0, [r7, #12]
 80034de:	f7ff fe01 	bl	80030e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034e2:	bf00      	nop
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
	...

080034ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f003 0307 	and.w	r3, r3, #7
 80034fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003530 <__NVIC_SetPriorityGrouping+0x44>)
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003502:	68ba      	ldr	r2, [r7, #8]
 8003504:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003508:	4013      	ands	r3, r2
 800350a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003514:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003518:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800351c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800351e:	4a04      	ldr	r2, [pc, #16]	@ (8003530 <__NVIC_SetPriorityGrouping+0x44>)
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	60d3      	str	r3, [r2, #12]
}
 8003524:	bf00      	nop
 8003526:	3714      	adds	r7, #20
 8003528:	46bd      	mov	sp, r7
 800352a:	bc80      	pop	{r7}
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	e000ed00 	.word	0xe000ed00

08003534 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003534:	b480      	push	{r7}
 8003536:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003538:	4b04      	ldr	r3, [pc, #16]	@ (800354c <__NVIC_GetPriorityGrouping+0x18>)
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	0a1b      	lsrs	r3, r3, #8
 800353e:	f003 0307 	and.w	r3, r3, #7
}
 8003542:	4618      	mov	r0, r3
 8003544:	46bd      	mov	sp, r7
 8003546:	bc80      	pop	{r7}
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	e000ed00 	.word	0xe000ed00

08003550 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	4603      	mov	r3, r0
 8003558:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800355a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800355e:	2b00      	cmp	r3, #0
 8003560:	db0b      	blt.n	800357a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003562:	79fb      	ldrb	r3, [r7, #7]
 8003564:	f003 021f 	and.w	r2, r3, #31
 8003568:	4906      	ldr	r1, [pc, #24]	@ (8003584 <__NVIC_EnableIRQ+0x34>)
 800356a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356e:	095b      	lsrs	r3, r3, #5
 8003570:	2001      	movs	r0, #1
 8003572:	fa00 f202 	lsl.w	r2, r0, r2
 8003576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800357a:	bf00      	nop
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	bc80      	pop	{r7}
 8003582:	4770      	bx	lr
 8003584:	e000e100 	.word	0xe000e100

08003588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	4603      	mov	r3, r0
 8003590:	6039      	str	r1, [r7, #0]
 8003592:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003598:	2b00      	cmp	r3, #0
 800359a:	db0a      	blt.n	80035b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	b2da      	uxtb	r2, r3
 80035a0:	490c      	ldr	r1, [pc, #48]	@ (80035d4 <__NVIC_SetPriority+0x4c>)
 80035a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a6:	0112      	lsls	r2, r2, #4
 80035a8:	b2d2      	uxtb	r2, r2
 80035aa:	440b      	add	r3, r1
 80035ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035b0:	e00a      	b.n	80035c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	b2da      	uxtb	r2, r3
 80035b6:	4908      	ldr	r1, [pc, #32]	@ (80035d8 <__NVIC_SetPriority+0x50>)
 80035b8:	79fb      	ldrb	r3, [r7, #7]
 80035ba:	f003 030f 	and.w	r3, r3, #15
 80035be:	3b04      	subs	r3, #4
 80035c0:	0112      	lsls	r2, r2, #4
 80035c2:	b2d2      	uxtb	r2, r2
 80035c4:	440b      	add	r3, r1
 80035c6:	761a      	strb	r2, [r3, #24]
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bc80      	pop	{r7}
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	e000e100 	.word	0xe000e100
 80035d8:	e000ed00 	.word	0xe000ed00

080035dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035dc:	b480      	push	{r7}
 80035de:	b089      	sub	sp, #36	@ 0x24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f003 0307 	and.w	r3, r3, #7
 80035ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	f1c3 0307 	rsb	r3, r3, #7
 80035f6:	2b04      	cmp	r3, #4
 80035f8:	bf28      	it	cs
 80035fa:	2304      	movcs	r3, #4
 80035fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	3304      	adds	r3, #4
 8003602:	2b06      	cmp	r3, #6
 8003604:	d902      	bls.n	800360c <NVIC_EncodePriority+0x30>
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	3b03      	subs	r3, #3
 800360a:	e000      	b.n	800360e <NVIC_EncodePriority+0x32>
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003610:	f04f 32ff 	mov.w	r2, #4294967295
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	43da      	mvns	r2, r3
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	401a      	ands	r2, r3
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003624:	f04f 31ff 	mov.w	r1, #4294967295
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	fa01 f303 	lsl.w	r3, r1, r3
 800362e:	43d9      	mvns	r1, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003634:	4313      	orrs	r3, r2
         );
}
 8003636:	4618      	mov	r0, r3
 8003638:	3724      	adds	r7, #36	@ 0x24
 800363a:	46bd      	mov	sp, r7
 800363c:	bc80      	pop	{r7}
 800363e:	4770      	bx	lr

08003640 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	3b01      	subs	r3, #1
 800364c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003650:	d301      	bcc.n	8003656 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003652:	2301      	movs	r3, #1
 8003654:	e00f      	b.n	8003676 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003656:	4a0a      	ldr	r2, [pc, #40]	@ (8003680 <SysTick_Config+0x40>)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	3b01      	subs	r3, #1
 800365c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800365e:	210f      	movs	r1, #15
 8003660:	f04f 30ff 	mov.w	r0, #4294967295
 8003664:	f7ff ff90 	bl	8003588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003668:	4b05      	ldr	r3, [pc, #20]	@ (8003680 <SysTick_Config+0x40>)
 800366a:	2200      	movs	r2, #0
 800366c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800366e:	4b04      	ldr	r3, [pc, #16]	@ (8003680 <SysTick_Config+0x40>)
 8003670:	2207      	movs	r2, #7
 8003672:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3708      	adds	r7, #8
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	e000e010 	.word	0xe000e010

08003684 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f7ff ff2d 	bl	80034ec <__NVIC_SetPriorityGrouping>
}
 8003692:	bf00      	nop
 8003694:	3708      	adds	r7, #8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800369a:	b580      	push	{r7, lr}
 800369c:	b086      	sub	sp, #24
 800369e:	af00      	add	r7, sp, #0
 80036a0:	4603      	mov	r3, r0
 80036a2:	60b9      	str	r1, [r7, #8]
 80036a4:	607a      	str	r2, [r7, #4]
 80036a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036a8:	2300      	movs	r3, #0
 80036aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036ac:	f7ff ff42 	bl	8003534 <__NVIC_GetPriorityGrouping>
 80036b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	68b9      	ldr	r1, [r7, #8]
 80036b6:	6978      	ldr	r0, [r7, #20]
 80036b8:	f7ff ff90 	bl	80035dc <NVIC_EncodePriority>
 80036bc:	4602      	mov	r2, r0
 80036be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036c2:	4611      	mov	r1, r2
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7ff ff5f 	bl	8003588 <__NVIC_SetPriority>
}
 80036ca:	bf00      	nop
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b082      	sub	sp, #8
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	4603      	mov	r3, r0
 80036da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7ff ff35 	bl	8003550 <__NVIC_EnableIRQ>
}
 80036e6:	bf00      	nop
 80036e8:	3708      	adds	r7, #8
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}

080036ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036ee:	b580      	push	{r7, lr}
 80036f0:	b082      	sub	sp, #8
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f7ff ffa2 	bl	8003640 <SysTick_Config>
 80036fc:	4603      	mov	r3, r0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
	...

08003708 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003708:	b480      	push	{r7}
 800370a:	b085      	sub	sp, #20
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003710:	2300      	movs	r3, #0
 8003712:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e043      	b.n	80037a6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	461a      	mov	r2, r3
 8003724:	4b22      	ldr	r3, [pc, #136]	@ (80037b0 <HAL_DMA_Init+0xa8>)
 8003726:	4413      	add	r3, r2
 8003728:	4a22      	ldr	r2, [pc, #136]	@ (80037b4 <HAL_DMA_Init+0xac>)
 800372a:	fba2 2303 	umull	r2, r3, r2, r3
 800372e:	091b      	lsrs	r3, r3, #4
 8003730:	009a      	lsls	r2, r3, #2
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a1f      	ldr	r2, [pc, #124]	@ (80037b8 <HAL_DMA_Init+0xb0>)
 800373a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2202      	movs	r2, #2
 8003740:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003752:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003756:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003760:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800376c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003778:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	69db      	ldr	r3, [r3, #28]
 800377e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	4313      	orrs	r3, r2
 8003784:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	68fa      	ldr	r2, [r7, #12]
 800378c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3714      	adds	r7, #20
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bc80      	pop	{r7}
 80037ae:	4770      	bx	lr
 80037b0:	bffdfff8 	.word	0xbffdfff8
 80037b4:	cccccccd 	.word	0xcccccccd
 80037b8:	40020000 	.word	0x40020000

080037bc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b086      	sub	sp, #24
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
 80037c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037ca:	2300      	movs	r3, #0
 80037cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d101      	bne.n	80037dc <HAL_DMA_Start_IT+0x20>
 80037d8:	2302      	movs	r3, #2
 80037da:	e04b      	b.n	8003874 <HAL_DMA_Start_IT+0xb8>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d13a      	bne.n	8003866 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f022 0201 	bic.w	r2, r2, #1
 800380c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	68b9      	ldr	r1, [r7, #8]
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f000 f9eb 	bl	8003bf0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800381e:	2b00      	cmp	r3, #0
 8003820:	d008      	beq.n	8003834 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f042 020e 	orr.w	r2, r2, #14
 8003830:	601a      	str	r2, [r3, #0]
 8003832:	e00f      	b.n	8003854 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0204 	bic.w	r2, r2, #4
 8003842:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 020a 	orr.w	r2, r2, #10
 8003852:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f042 0201 	orr.w	r2, r2, #1
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	e005      	b.n	8003872 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800386e:	2302      	movs	r3, #2
 8003870:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003872:	7dfb      	ldrb	r3, [r7, #23]
}
 8003874:	4618      	mov	r0, r3
 8003876:	3718      	adds	r7, #24
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800387c:	b480      	push	{r7}
 800387e:	b085      	sub	sp, #20
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003884:	2300      	movs	r3, #0
 8003886:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b02      	cmp	r3, #2
 8003892:	d008      	beq.n	80038a6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2204      	movs	r2, #4
 8003898:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e020      	b.n	80038e8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 020e 	bic.w	r2, r2, #14
 80038b4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 0201 	bic.w	r2, r2, #1
 80038c4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038ce:	2101      	movs	r1, #1
 80038d0:	fa01 f202 	lsl.w	r2, r1, r2
 80038d4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80038e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3714      	adds	r7, #20
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bc80      	pop	{r7}
 80038f0:	4770      	bx	lr
	...

080038f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038fc:	2300      	movs	r3, #0
 80038fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003906:	b2db      	uxtb	r3, r3
 8003908:	2b02      	cmp	r3, #2
 800390a:	d005      	beq.n	8003918 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2204      	movs	r2, #4
 8003910:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	73fb      	strb	r3, [r7, #15]
 8003916:	e051      	b.n	80039bc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f022 020e 	bic.w	r2, r2, #14
 8003926:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f022 0201 	bic.w	r2, r2, #1
 8003936:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a22      	ldr	r2, [pc, #136]	@ (80039c8 <HAL_DMA_Abort_IT+0xd4>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d029      	beq.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a21      	ldr	r2, [pc, #132]	@ (80039cc <HAL_DMA_Abort_IT+0xd8>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d022      	beq.n	8003992 <HAL_DMA_Abort_IT+0x9e>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a1f      	ldr	r2, [pc, #124]	@ (80039d0 <HAL_DMA_Abort_IT+0xdc>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d01a      	beq.n	800398c <HAL_DMA_Abort_IT+0x98>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a1e      	ldr	r2, [pc, #120]	@ (80039d4 <HAL_DMA_Abort_IT+0xe0>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d012      	beq.n	8003986 <HAL_DMA_Abort_IT+0x92>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a1c      	ldr	r2, [pc, #112]	@ (80039d8 <HAL_DMA_Abort_IT+0xe4>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d00a      	beq.n	8003980 <HAL_DMA_Abort_IT+0x8c>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a1b      	ldr	r2, [pc, #108]	@ (80039dc <HAL_DMA_Abort_IT+0xe8>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d102      	bne.n	800397a <HAL_DMA_Abort_IT+0x86>
 8003974:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003978:	e00e      	b.n	8003998 <HAL_DMA_Abort_IT+0xa4>
 800397a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800397e:	e00b      	b.n	8003998 <HAL_DMA_Abort_IT+0xa4>
 8003980:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003984:	e008      	b.n	8003998 <HAL_DMA_Abort_IT+0xa4>
 8003986:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800398a:	e005      	b.n	8003998 <HAL_DMA_Abort_IT+0xa4>
 800398c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003990:	e002      	b.n	8003998 <HAL_DMA_Abort_IT+0xa4>
 8003992:	2310      	movs	r3, #16
 8003994:	e000      	b.n	8003998 <HAL_DMA_Abort_IT+0xa4>
 8003996:	2301      	movs	r3, #1
 8003998:	4a11      	ldr	r2, [pc, #68]	@ (80039e0 <HAL_DMA_Abort_IT+0xec>)
 800399a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	4798      	blx	r3
    } 
  }
  return status;
 80039bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	40020008 	.word	0x40020008
 80039cc:	4002001c 	.word	0x4002001c
 80039d0:	40020030 	.word	0x40020030
 80039d4:	40020044 	.word	0x40020044
 80039d8:	40020058 	.word	0x40020058
 80039dc:	4002006c 	.word	0x4002006c
 80039e0:	40020000 	.word	0x40020000

080039e4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a00:	2204      	movs	r2, #4
 8003a02:	409a      	lsls	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d04f      	beq.n	8003aac <HAL_DMA_IRQHandler+0xc8>
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	f003 0304 	and.w	r3, r3, #4
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d04a      	beq.n	8003aac <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0320 	and.w	r3, r3, #32
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d107      	bne.n	8003a34 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f022 0204 	bic.w	r2, r2, #4
 8003a32:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a66      	ldr	r2, [pc, #408]	@ (8003bd4 <HAL_DMA_IRQHandler+0x1f0>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d029      	beq.n	8003a92 <HAL_DMA_IRQHandler+0xae>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a65      	ldr	r2, [pc, #404]	@ (8003bd8 <HAL_DMA_IRQHandler+0x1f4>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d022      	beq.n	8003a8e <HAL_DMA_IRQHandler+0xaa>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a63      	ldr	r2, [pc, #396]	@ (8003bdc <HAL_DMA_IRQHandler+0x1f8>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d01a      	beq.n	8003a88 <HAL_DMA_IRQHandler+0xa4>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a62      	ldr	r2, [pc, #392]	@ (8003be0 <HAL_DMA_IRQHandler+0x1fc>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d012      	beq.n	8003a82 <HAL_DMA_IRQHandler+0x9e>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a60      	ldr	r2, [pc, #384]	@ (8003be4 <HAL_DMA_IRQHandler+0x200>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d00a      	beq.n	8003a7c <HAL_DMA_IRQHandler+0x98>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a5f      	ldr	r2, [pc, #380]	@ (8003be8 <HAL_DMA_IRQHandler+0x204>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d102      	bne.n	8003a76 <HAL_DMA_IRQHandler+0x92>
 8003a70:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003a74:	e00e      	b.n	8003a94 <HAL_DMA_IRQHandler+0xb0>
 8003a76:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003a7a:	e00b      	b.n	8003a94 <HAL_DMA_IRQHandler+0xb0>
 8003a7c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003a80:	e008      	b.n	8003a94 <HAL_DMA_IRQHandler+0xb0>
 8003a82:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003a86:	e005      	b.n	8003a94 <HAL_DMA_IRQHandler+0xb0>
 8003a88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a8c:	e002      	b.n	8003a94 <HAL_DMA_IRQHandler+0xb0>
 8003a8e:	2340      	movs	r3, #64	@ 0x40
 8003a90:	e000      	b.n	8003a94 <HAL_DMA_IRQHandler+0xb0>
 8003a92:	2304      	movs	r3, #4
 8003a94:	4a55      	ldr	r2, [pc, #340]	@ (8003bec <HAL_DMA_IRQHandler+0x208>)
 8003a96:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	f000 8094 	beq.w	8003bca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003aaa:	e08e      	b.n	8003bca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab0:	2202      	movs	r2, #2
 8003ab2:	409a      	lsls	r2, r3
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d056      	beq.n	8003b6a <HAL_DMA_IRQHandler+0x186>
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d051      	beq.n	8003b6a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0320 	and.w	r3, r3, #32
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d10b      	bne.n	8003aec <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f022 020a 	bic.w	r2, r2, #10
 8003ae2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a38      	ldr	r2, [pc, #224]	@ (8003bd4 <HAL_DMA_IRQHandler+0x1f0>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d029      	beq.n	8003b4a <HAL_DMA_IRQHandler+0x166>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a37      	ldr	r2, [pc, #220]	@ (8003bd8 <HAL_DMA_IRQHandler+0x1f4>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d022      	beq.n	8003b46 <HAL_DMA_IRQHandler+0x162>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a35      	ldr	r2, [pc, #212]	@ (8003bdc <HAL_DMA_IRQHandler+0x1f8>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d01a      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x15c>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a34      	ldr	r2, [pc, #208]	@ (8003be0 <HAL_DMA_IRQHandler+0x1fc>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d012      	beq.n	8003b3a <HAL_DMA_IRQHandler+0x156>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a32      	ldr	r2, [pc, #200]	@ (8003be4 <HAL_DMA_IRQHandler+0x200>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d00a      	beq.n	8003b34 <HAL_DMA_IRQHandler+0x150>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a31      	ldr	r2, [pc, #196]	@ (8003be8 <HAL_DMA_IRQHandler+0x204>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d102      	bne.n	8003b2e <HAL_DMA_IRQHandler+0x14a>
 8003b28:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003b2c:	e00e      	b.n	8003b4c <HAL_DMA_IRQHandler+0x168>
 8003b2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b32:	e00b      	b.n	8003b4c <HAL_DMA_IRQHandler+0x168>
 8003b34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b38:	e008      	b.n	8003b4c <HAL_DMA_IRQHandler+0x168>
 8003b3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003b3e:	e005      	b.n	8003b4c <HAL_DMA_IRQHandler+0x168>
 8003b40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003b44:	e002      	b.n	8003b4c <HAL_DMA_IRQHandler+0x168>
 8003b46:	2320      	movs	r3, #32
 8003b48:	e000      	b.n	8003b4c <HAL_DMA_IRQHandler+0x168>
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	4a27      	ldr	r2, [pc, #156]	@ (8003bec <HAL_DMA_IRQHandler+0x208>)
 8003b4e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d034      	beq.n	8003bca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b68:	e02f      	b.n	8003bca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6e:	2208      	movs	r2, #8
 8003b70:	409a      	lsls	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	4013      	ands	r3, r2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d028      	beq.n	8003bcc <HAL_DMA_IRQHandler+0x1e8>
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	f003 0308 	and.w	r3, r3, #8
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d023      	beq.n	8003bcc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f022 020e 	bic.w	r2, r2, #14
 8003b92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d004      	beq.n	8003bcc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	4798      	blx	r3
    }
  }
  return;
 8003bca:	bf00      	nop
 8003bcc:	bf00      	nop
}
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40020008 	.word	0x40020008
 8003bd8:	4002001c 	.word	0x4002001c
 8003bdc:	40020030 	.word	0x40020030
 8003be0:	40020044 	.word	0x40020044
 8003be4:	40020058 	.word	0x40020058
 8003be8:	4002006c 	.word	0x4002006c
 8003bec:	40020000 	.word	0x40020000

08003bf0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]
 8003bfc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c06:	2101      	movs	r1, #1
 8003c08:	fa01 f202 	lsl.w	r2, r1, r2
 8003c0c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	683a      	ldr	r2, [r7, #0]
 8003c14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	2b10      	cmp	r3, #16
 8003c1c:	d108      	bne.n	8003c30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68ba      	ldr	r2, [r7, #8]
 8003c2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c2e:	e007      	b.n	8003c40 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68ba      	ldr	r2, [r7, #8]
 8003c36:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	60da      	str	r2, [r3, #12]
}
 8003c40:	bf00      	nop
 8003c42:	3714      	adds	r7, #20
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bc80      	pop	{r7}
 8003c48:	4770      	bx	lr
	...

08003c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b08b      	sub	sp, #44	@ 0x2c
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c56:	2300      	movs	r3, #0
 8003c58:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c5e:	e169      	b.n	8003f34 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003c60:	2201      	movs	r2, #1
 8003c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	69fa      	ldr	r2, [r7, #28]
 8003c70:	4013      	ands	r3, r2
 8003c72:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	f040 8158 	bne.w	8003f2e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	4a9a      	ldr	r2, [pc, #616]	@ (8003eec <HAL_GPIO_Init+0x2a0>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d05e      	beq.n	8003d46 <HAL_GPIO_Init+0xfa>
 8003c88:	4a98      	ldr	r2, [pc, #608]	@ (8003eec <HAL_GPIO_Init+0x2a0>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d875      	bhi.n	8003d7a <HAL_GPIO_Init+0x12e>
 8003c8e:	4a98      	ldr	r2, [pc, #608]	@ (8003ef0 <HAL_GPIO_Init+0x2a4>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d058      	beq.n	8003d46 <HAL_GPIO_Init+0xfa>
 8003c94:	4a96      	ldr	r2, [pc, #600]	@ (8003ef0 <HAL_GPIO_Init+0x2a4>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d86f      	bhi.n	8003d7a <HAL_GPIO_Init+0x12e>
 8003c9a:	4a96      	ldr	r2, [pc, #600]	@ (8003ef4 <HAL_GPIO_Init+0x2a8>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d052      	beq.n	8003d46 <HAL_GPIO_Init+0xfa>
 8003ca0:	4a94      	ldr	r2, [pc, #592]	@ (8003ef4 <HAL_GPIO_Init+0x2a8>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d869      	bhi.n	8003d7a <HAL_GPIO_Init+0x12e>
 8003ca6:	4a94      	ldr	r2, [pc, #592]	@ (8003ef8 <HAL_GPIO_Init+0x2ac>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d04c      	beq.n	8003d46 <HAL_GPIO_Init+0xfa>
 8003cac:	4a92      	ldr	r2, [pc, #584]	@ (8003ef8 <HAL_GPIO_Init+0x2ac>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d863      	bhi.n	8003d7a <HAL_GPIO_Init+0x12e>
 8003cb2:	4a92      	ldr	r2, [pc, #584]	@ (8003efc <HAL_GPIO_Init+0x2b0>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d046      	beq.n	8003d46 <HAL_GPIO_Init+0xfa>
 8003cb8:	4a90      	ldr	r2, [pc, #576]	@ (8003efc <HAL_GPIO_Init+0x2b0>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d85d      	bhi.n	8003d7a <HAL_GPIO_Init+0x12e>
 8003cbe:	2b12      	cmp	r3, #18
 8003cc0:	d82a      	bhi.n	8003d18 <HAL_GPIO_Init+0xcc>
 8003cc2:	2b12      	cmp	r3, #18
 8003cc4:	d859      	bhi.n	8003d7a <HAL_GPIO_Init+0x12e>
 8003cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8003ccc <HAL_GPIO_Init+0x80>)
 8003cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ccc:	08003d47 	.word	0x08003d47
 8003cd0:	08003d21 	.word	0x08003d21
 8003cd4:	08003d33 	.word	0x08003d33
 8003cd8:	08003d75 	.word	0x08003d75
 8003cdc:	08003d7b 	.word	0x08003d7b
 8003ce0:	08003d7b 	.word	0x08003d7b
 8003ce4:	08003d7b 	.word	0x08003d7b
 8003ce8:	08003d7b 	.word	0x08003d7b
 8003cec:	08003d7b 	.word	0x08003d7b
 8003cf0:	08003d7b 	.word	0x08003d7b
 8003cf4:	08003d7b 	.word	0x08003d7b
 8003cf8:	08003d7b 	.word	0x08003d7b
 8003cfc:	08003d7b 	.word	0x08003d7b
 8003d00:	08003d7b 	.word	0x08003d7b
 8003d04:	08003d7b 	.word	0x08003d7b
 8003d08:	08003d7b 	.word	0x08003d7b
 8003d0c:	08003d7b 	.word	0x08003d7b
 8003d10:	08003d29 	.word	0x08003d29
 8003d14:	08003d3d 	.word	0x08003d3d
 8003d18:	4a79      	ldr	r2, [pc, #484]	@ (8003f00 <HAL_GPIO_Init+0x2b4>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d013      	beq.n	8003d46 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003d1e:	e02c      	b.n	8003d7a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	623b      	str	r3, [r7, #32]
          break;
 8003d26:	e029      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	3304      	adds	r3, #4
 8003d2e:	623b      	str	r3, [r7, #32]
          break;
 8003d30:	e024      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	3308      	adds	r3, #8
 8003d38:	623b      	str	r3, [r7, #32]
          break;
 8003d3a:	e01f      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	330c      	adds	r3, #12
 8003d42:	623b      	str	r3, [r7, #32]
          break;
 8003d44:	e01a      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d102      	bne.n	8003d54 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003d4e:	2304      	movs	r3, #4
 8003d50:	623b      	str	r3, [r7, #32]
          break;
 8003d52:	e013      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d105      	bne.n	8003d68 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d5c:	2308      	movs	r3, #8
 8003d5e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	69fa      	ldr	r2, [r7, #28]
 8003d64:	611a      	str	r2, [r3, #16]
          break;
 8003d66:	e009      	b.n	8003d7c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d68:	2308      	movs	r3, #8
 8003d6a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	69fa      	ldr	r2, [r7, #28]
 8003d70:	615a      	str	r2, [r3, #20]
          break;
 8003d72:	e003      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003d74:	2300      	movs	r3, #0
 8003d76:	623b      	str	r3, [r7, #32]
          break;
 8003d78:	e000      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          break;
 8003d7a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	2bff      	cmp	r3, #255	@ 0xff
 8003d80:	d801      	bhi.n	8003d86 <HAL_GPIO_Init+0x13a>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	e001      	b.n	8003d8a <HAL_GPIO_Init+0x13e>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	3304      	adds	r3, #4
 8003d8a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	2bff      	cmp	r3, #255	@ 0xff
 8003d90:	d802      	bhi.n	8003d98 <HAL_GPIO_Init+0x14c>
 8003d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	e002      	b.n	8003d9e <HAL_GPIO_Init+0x152>
 8003d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d9a:	3b08      	subs	r3, #8
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	210f      	movs	r1, #15
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dac:	43db      	mvns	r3, r3
 8003dae:	401a      	ands	r2, r3
 8003db0:	6a39      	ldr	r1, [r7, #32]
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	fa01 f303 	lsl.w	r3, r1, r3
 8003db8:	431a      	orrs	r2, r3
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	f000 80b1 	beq.w	8003f2e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003dcc:	4b4d      	ldr	r3, [pc, #308]	@ (8003f04 <HAL_GPIO_Init+0x2b8>)
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	4a4c      	ldr	r2, [pc, #304]	@ (8003f04 <HAL_GPIO_Init+0x2b8>)
 8003dd2:	f043 0301 	orr.w	r3, r3, #1
 8003dd6:	6193      	str	r3, [r2, #24]
 8003dd8:	4b4a      	ldr	r3, [pc, #296]	@ (8003f04 <HAL_GPIO_Init+0x2b8>)
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	f003 0301 	and.w	r3, r3, #1
 8003de0:	60bb      	str	r3, [r7, #8]
 8003de2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003de4:	4a48      	ldr	r2, [pc, #288]	@ (8003f08 <HAL_GPIO_Init+0x2bc>)
 8003de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de8:	089b      	lsrs	r3, r3, #2
 8003dea:	3302      	adds	r3, #2
 8003dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003df0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df4:	f003 0303 	and.w	r3, r3, #3
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	220f      	movs	r2, #15
 8003dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003e00:	43db      	mvns	r3, r3
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	4013      	ands	r3, r2
 8003e06:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a40      	ldr	r2, [pc, #256]	@ (8003f0c <HAL_GPIO_Init+0x2c0>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d013      	beq.n	8003e38 <HAL_GPIO_Init+0x1ec>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a3f      	ldr	r2, [pc, #252]	@ (8003f10 <HAL_GPIO_Init+0x2c4>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d00d      	beq.n	8003e34 <HAL_GPIO_Init+0x1e8>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a3e      	ldr	r2, [pc, #248]	@ (8003f14 <HAL_GPIO_Init+0x2c8>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d007      	beq.n	8003e30 <HAL_GPIO_Init+0x1e4>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a3d      	ldr	r2, [pc, #244]	@ (8003f18 <HAL_GPIO_Init+0x2cc>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d101      	bne.n	8003e2c <HAL_GPIO_Init+0x1e0>
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e006      	b.n	8003e3a <HAL_GPIO_Init+0x1ee>
 8003e2c:	2304      	movs	r3, #4
 8003e2e:	e004      	b.n	8003e3a <HAL_GPIO_Init+0x1ee>
 8003e30:	2302      	movs	r3, #2
 8003e32:	e002      	b.n	8003e3a <HAL_GPIO_Init+0x1ee>
 8003e34:	2301      	movs	r3, #1
 8003e36:	e000      	b.n	8003e3a <HAL_GPIO_Init+0x1ee>
 8003e38:	2300      	movs	r3, #0
 8003e3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e3c:	f002 0203 	and.w	r2, r2, #3
 8003e40:	0092      	lsls	r2, r2, #2
 8003e42:	4093      	lsls	r3, r2
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003e4a:	492f      	ldr	r1, [pc, #188]	@ (8003f08 <HAL_GPIO_Init+0x2bc>)
 8003e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e4e:	089b      	lsrs	r3, r3, #2
 8003e50:	3302      	adds	r3, #2
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d006      	beq.n	8003e72 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003e64:	4b2d      	ldr	r3, [pc, #180]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	492c      	ldr	r1, [pc, #176]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	608b      	str	r3, [r1, #8]
 8003e70:	e006      	b.n	8003e80 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003e72:	4b2a      	ldr	r3, [pc, #168]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e74:	689a      	ldr	r2, [r3, #8]
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	4928      	ldr	r1, [pc, #160]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d006      	beq.n	8003e9a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003e8c:	4b23      	ldr	r3, [pc, #140]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e8e:	68da      	ldr	r2, [r3, #12]
 8003e90:	4922      	ldr	r1, [pc, #136]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	60cb      	str	r3, [r1, #12]
 8003e98:	e006      	b.n	8003ea8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003e9a:	4b20      	ldr	r3, [pc, #128]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e9c:	68da      	ldr	r2, [r3, #12]
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	43db      	mvns	r3, r3
 8003ea2:	491e      	ldr	r1, [pc, #120]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d006      	beq.n	8003ec2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003eb4:	4b19      	ldr	r3, [pc, #100]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003eb6:	685a      	ldr	r2, [r3, #4]
 8003eb8:	4918      	ldr	r1, [pc, #96]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	604b      	str	r3, [r1, #4]
 8003ec0:	e006      	b.n	8003ed0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003ec2:	4b16      	ldr	r3, [pc, #88]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	4914      	ldr	r1, [pc, #80]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003ecc:	4013      	ands	r3, r2
 8003ece:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d021      	beq.n	8003f20 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003edc:	4b0f      	ldr	r3, [pc, #60]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	490e      	ldr	r1, [pc, #56]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	600b      	str	r3, [r1, #0]
 8003ee8:	e021      	b.n	8003f2e <HAL_GPIO_Init+0x2e2>
 8003eea:	bf00      	nop
 8003eec:	10320000 	.word	0x10320000
 8003ef0:	10310000 	.word	0x10310000
 8003ef4:	10220000 	.word	0x10220000
 8003ef8:	10210000 	.word	0x10210000
 8003efc:	10120000 	.word	0x10120000
 8003f00:	10110000 	.word	0x10110000
 8003f04:	40021000 	.word	0x40021000
 8003f08:	40010000 	.word	0x40010000
 8003f0c:	40010800 	.word	0x40010800
 8003f10:	40010c00 	.word	0x40010c00
 8003f14:	40011000 	.word	0x40011000
 8003f18:	40011400 	.word	0x40011400
 8003f1c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003f20:	4b0b      	ldr	r3, [pc, #44]	@ (8003f50 <HAL_GPIO_Init+0x304>)
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	43db      	mvns	r3, r3
 8003f28:	4909      	ldr	r1, [pc, #36]	@ (8003f50 <HAL_GPIO_Init+0x304>)
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f30:	3301      	adds	r3, #1
 8003f32:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	f47f ae8e 	bne.w	8003c60 <HAL_GPIO_Init+0x14>
  }
}
 8003f44:	bf00      	nop
 8003f46:	bf00      	nop
 8003f48:	372c      	adds	r7, #44	@ 0x2c
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bc80      	pop	{r7}
 8003f4e:	4770      	bx	lr
 8003f50:	40010400 	.word	0x40010400

08003f54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	460b      	mov	r3, r1
 8003f5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	689a      	ldr	r2, [r3, #8]
 8003f64:	887b      	ldrh	r3, [r7, #2]
 8003f66:	4013      	ands	r3, r2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d002      	beq.n	8003f72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	73fb      	strb	r3, [r7, #15]
 8003f70:	e001      	b.n	8003f76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f72:	2300      	movs	r3, #0
 8003f74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3714      	adds	r7, #20
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bc80      	pop	{r7}
 8003f80:	4770      	bx	lr
	...

08003f84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d101      	bne.n	8003f96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e12b      	b.n	80041ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d106      	bne.n	8003fb0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f7fc fee8 	bl	8000d80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2224      	movs	r2, #36	@ 0x24
 8003fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f022 0201 	bic.w	r2, r2, #1
 8003fc6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fd6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fe6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003fe8:	f001 f832 	bl	8005050 <HAL_RCC_GetPCLK1Freq>
 8003fec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	4a81      	ldr	r2, [pc, #516]	@ (80041f8 <HAL_I2C_Init+0x274>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d807      	bhi.n	8004008 <HAL_I2C_Init+0x84>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	4a80      	ldr	r2, [pc, #512]	@ (80041fc <HAL_I2C_Init+0x278>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	bf94      	ite	ls
 8004000:	2301      	movls	r3, #1
 8004002:	2300      	movhi	r3, #0
 8004004:	b2db      	uxtb	r3, r3
 8004006:	e006      	b.n	8004016 <HAL_I2C_Init+0x92>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	4a7d      	ldr	r2, [pc, #500]	@ (8004200 <HAL_I2C_Init+0x27c>)
 800400c:	4293      	cmp	r3, r2
 800400e:	bf94      	ite	ls
 8004010:	2301      	movls	r3, #1
 8004012:	2300      	movhi	r3, #0
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d001      	beq.n	800401e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e0e7      	b.n	80041ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	4a78      	ldr	r2, [pc, #480]	@ (8004204 <HAL_I2C_Init+0x280>)
 8004022:	fba2 2303 	umull	r2, r3, r2, r3
 8004026:	0c9b      	lsrs	r3, r3, #18
 8004028:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	68ba      	ldr	r2, [r7, #8]
 800403a:	430a      	orrs	r2, r1
 800403c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	6a1b      	ldr	r3, [r3, #32]
 8004044:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	4a6a      	ldr	r2, [pc, #424]	@ (80041f8 <HAL_I2C_Init+0x274>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d802      	bhi.n	8004058 <HAL_I2C_Init+0xd4>
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	3301      	adds	r3, #1
 8004056:	e009      	b.n	800406c <HAL_I2C_Init+0xe8>
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800405e:	fb02 f303 	mul.w	r3, r2, r3
 8004062:	4a69      	ldr	r2, [pc, #420]	@ (8004208 <HAL_I2C_Init+0x284>)
 8004064:	fba2 2303 	umull	r2, r3, r2, r3
 8004068:	099b      	lsrs	r3, r3, #6
 800406a:	3301      	adds	r3, #1
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	6812      	ldr	r2, [r2, #0]
 8004070:	430b      	orrs	r3, r1
 8004072:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	69db      	ldr	r3, [r3, #28]
 800407a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800407e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	495c      	ldr	r1, [pc, #368]	@ (80041f8 <HAL_I2C_Init+0x274>)
 8004088:	428b      	cmp	r3, r1
 800408a:	d819      	bhi.n	80040c0 <HAL_I2C_Init+0x13c>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	1e59      	subs	r1, r3, #1
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	005b      	lsls	r3, r3, #1
 8004096:	fbb1 f3f3 	udiv	r3, r1, r3
 800409a:	1c59      	adds	r1, r3, #1
 800409c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80040a0:	400b      	ands	r3, r1
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d00a      	beq.n	80040bc <HAL_I2C_Init+0x138>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	1e59      	subs	r1, r3, #1
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	005b      	lsls	r3, r3, #1
 80040b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80040b4:	3301      	adds	r3, #1
 80040b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040ba:	e051      	b.n	8004160 <HAL_I2C_Init+0x1dc>
 80040bc:	2304      	movs	r3, #4
 80040be:	e04f      	b.n	8004160 <HAL_I2C_Init+0x1dc>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d111      	bne.n	80040ec <HAL_I2C_Init+0x168>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	1e58      	subs	r0, r3, #1
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6859      	ldr	r1, [r3, #4]
 80040d0:	460b      	mov	r3, r1
 80040d2:	005b      	lsls	r3, r3, #1
 80040d4:	440b      	add	r3, r1
 80040d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80040da:	3301      	adds	r3, #1
 80040dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	bf0c      	ite	eq
 80040e4:	2301      	moveq	r3, #1
 80040e6:	2300      	movne	r3, #0
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	e012      	b.n	8004112 <HAL_I2C_Init+0x18e>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	1e58      	subs	r0, r3, #1
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6859      	ldr	r1, [r3, #4]
 80040f4:	460b      	mov	r3, r1
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	440b      	add	r3, r1
 80040fa:	0099      	lsls	r1, r3, #2
 80040fc:	440b      	add	r3, r1
 80040fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004102:	3301      	adds	r3, #1
 8004104:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004108:	2b00      	cmp	r3, #0
 800410a:	bf0c      	ite	eq
 800410c:	2301      	moveq	r3, #1
 800410e:	2300      	movne	r3, #0
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <HAL_I2C_Init+0x196>
 8004116:	2301      	movs	r3, #1
 8004118:	e022      	b.n	8004160 <HAL_I2C_Init+0x1dc>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d10e      	bne.n	8004140 <HAL_I2C_Init+0x1bc>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	1e58      	subs	r0, r3, #1
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6859      	ldr	r1, [r3, #4]
 800412a:	460b      	mov	r3, r1
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	440b      	add	r3, r1
 8004130:	fbb0 f3f3 	udiv	r3, r0, r3
 8004134:	3301      	adds	r3, #1
 8004136:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800413a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800413e:	e00f      	b.n	8004160 <HAL_I2C_Init+0x1dc>
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	1e58      	subs	r0, r3, #1
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6859      	ldr	r1, [r3, #4]
 8004148:	460b      	mov	r3, r1
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	440b      	add	r3, r1
 800414e:	0099      	lsls	r1, r3, #2
 8004150:	440b      	add	r3, r1
 8004152:	fbb0 f3f3 	udiv	r3, r0, r3
 8004156:	3301      	adds	r3, #1
 8004158:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800415c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004160:	6879      	ldr	r1, [r7, #4]
 8004162:	6809      	ldr	r1, [r1, #0]
 8004164:	4313      	orrs	r3, r2
 8004166:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	69da      	ldr	r2, [r3, #28]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	431a      	orrs	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	430a      	orrs	r2, r1
 8004182:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800418e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	6911      	ldr	r1, [r2, #16]
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	68d2      	ldr	r2, [r2, #12]
 800419a:	4311      	orrs	r1, r2
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	6812      	ldr	r2, [r2, #0]
 80041a0:	430b      	orrs	r3, r1
 80041a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	695a      	ldr	r2, [r3, #20]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	431a      	orrs	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	430a      	orrs	r2, r1
 80041be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f042 0201 	orr.w	r2, r2, #1
 80041ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2220      	movs	r2, #32
 80041da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3710      	adds	r7, #16
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	000186a0 	.word	0x000186a0
 80041fc:	001e847f 	.word	0x001e847f
 8004200:	003d08ff 	.word	0x003d08ff
 8004204:	431bde83 	.word	0x431bde83
 8004208:	10624dd3 	.word	0x10624dd3

0800420c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b088      	sub	sp, #32
 8004210:	af02      	add	r7, sp, #8
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	607a      	str	r2, [r7, #4]
 8004216:	461a      	mov	r2, r3
 8004218:	460b      	mov	r3, r1
 800421a:	817b      	strh	r3, [r7, #10]
 800421c:	4613      	mov	r3, r2
 800421e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004220:	f7fe fd6a 	bl	8002cf8 <HAL_GetTick>
 8004224:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b20      	cmp	r3, #32
 8004230:	f040 80e0 	bne.w	80043f4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	9300      	str	r3, [sp, #0]
 8004238:	2319      	movs	r3, #25
 800423a:	2201      	movs	r2, #1
 800423c:	4970      	ldr	r1, [pc, #448]	@ (8004400 <HAL_I2C_Master_Transmit+0x1f4>)
 800423e:	68f8      	ldr	r0, [r7, #12]
 8004240:	f000 f964 	bl	800450c <I2C_WaitOnFlagUntilTimeout>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d001      	beq.n	800424e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800424a:	2302      	movs	r3, #2
 800424c:	e0d3      	b.n	80043f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004254:	2b01      	cmp	r3, #1
 8004256:	d101      	bne.n	800425c <HAL_I2C_Master_Transmit+0x50>
 8004258:	2302      	movs	r3, #2
 800425a:	e0cc      	b.n	80043f6 <HAL_I2C_Master_Transmit+0x1ea>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	2b01      	cmp	r3, #1
 8004270:	d007      	beq.n	8004282 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f042 0201 	orr.w	r2, r2, #1
 8004280:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004290:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2221      	movs	r2, #33	@ 0x21
 8004296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2210      	movs	r2, #16
 800429e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	893a      	ldrh	r2, [r7, #8]
 80042b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	4a50      	ldr	r2, [pc, #320]	@ (8004404 <HAL_I2C_Master_Transmit+0x1f8>)
 80042c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80042c4:	8979      	ldrh	r1, [r7, #10]
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	6a3a      	ldr	r2, [r7, #32]
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f000 f89c 	bl	8004408 <I2C_MasterRequestWrite>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d001      	beq.n	80042da <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e08d      	b.n	80043f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042da:	2300      	movs	r3, #0
 80042dc:	613b      	str	r3, [r7, #16]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	695b      	ldr	r3, [r3, #20]
 80042e4:	613b      	str	r3, [r7, #16]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	613b      	str	r3, [r7, #16]
 80042ee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80042f0:	e066      	b.n	80043c0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042f2:	697a      	ldr	r2, [r7, #20]
 80042f4:	6a39      	ldr	r1, [r7, #32]
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	f000 fa22 	bl	8004740 <I2C_WaitOnTXEFlagUntilTimeout>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00d      	beq.n	800431e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004306:	2b04      	cmp	r3, #4
 8004308:	d107      	bne.n	800431a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004318:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e06b      	b.n	80043f6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004322:	781a      	ldrb	r2, [r3, #0]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432e:	1c5a      	adds	r2, r3, #1
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004338:	b29b      	uxth	r3, r3
 800433a:	3b01      	subs	r3, #1
 800433c:	b29a      	uxth	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004346:	3b01      	subs	r3, #1
 8004348:	b29a      	uxth	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	695b      	ldr	r3, [r3, #20]
 8004354:	f003 0304 	and.w	r3, r3, #4
 8004358:	2b04      	cmp	r3, #4
 800435a:	d11b      	bne.n	8004394 <HAL_I2C_Master_Transmit+0x188>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004360:	2b00      	cmp	r3, #0
 8004362:	d017      	beq.n	8004394 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004368:	781a      	ldrb	r2, [r3, #0]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004374:	1c5a      	adds	r2, r3, #1
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800437e:	b29b      	uxth	r3, r3
 8004380:	3b01      	subs	r3, #1
 8004382:	b29a      	uxth	r2, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800438c:	3b01      	subs	r3, #1
 800438e:	b29a      	uxth	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004394:	697a      	ldr	r2, [r7, #20]
 8004396:	6a39      	ldr	r1, [r7, #32]
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f000 fa19 	bl	80047d0 <I2C_WaitOnBTFFlagUntilTimeout>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00d      	beq.n	80043c0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a8:	2b04      	cmp	r3, #4
 80043aa:	d107      	bne.n	80043bc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043ba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e01a      	b.n	80043f6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d194      	bne.n	80042f2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2220      	movs	r2, #32
 80043dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80043f0:	2300      	movs	r3, #0
 80043f2:	e000      	b.n	80043f6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80043f4:	2302      	movs	r3, #2
  }
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3718      	adds	r7, #24
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	00100002 	.word	0x00100002
 8004404:	ffff0000 	.word	0xffff0000

08004408 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b088      	sub	sp, #32
 800440c:	af02      	add	r7, sp, #8
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	607a      	str	r2, [r7, #4]
 8004412:	603b      	str	r3, [r7, #0]
 8004414:	460b      	mov	r3, r1
 8004416:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800441c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	2b08      	cmp	r3, #8
 8004422:	d006      	beq.n	8004432 <I2C_MasterRequestWrite+0x2a>
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d003      	beq.n	8004432 <I2C_MasterRequestWrite+0x2a>
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004430:	d108      	bne.n	8004444 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004440:	601a      	str	r2, [r3, #0]
 8004442:	e00b      	b.n	800445c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004448:	2b12      	cmp	r3, #18
 800444a:	d107      	bne.n	800445c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800445a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	9300      	str	r3, [sp, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004468:	68f8      	ldr	r0, [r7, #12]
 800446a:	f000 f84f 	bl	800450c <I2C_WaitOnFlagUntilTimeout>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d00d      	beq.n	8004490 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800447e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004482:	d103      	bne.n	800448c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800448a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e035      	b.n	80044fc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	691b      	ldr	r3, [r3, #16]
 8004494:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004498:	d108      	bne.n	80044ac <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800449a:	897b      	ldrh	r3, [r7, #10]
 800449c:	b2db      	uxtb	r3, r3
 800449e:	461a      	mov	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80044a8:	611a      	str	r2, [r3, #16]
 80044aa:	e01b      	b.n	80044e4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80044ac:	897b      	ldrh	r3, [r7, #10]
 80044ae:	11db      	asrs	r3, r3, #7
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	f003 0306 	and.w	r3, r3, #6
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	f063 030f 	orn	r3, r3, #15
 80044bc:	b2da      	uxtb	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	490e      	ldr	r1, [pc, #56]	@ (8004504 <I2C_MasterRequestWrite+0xfc>)
 80044ca:	68f8      	ldr	r0, [r7, #12]
 80044cc:	f000 f898 	bl	8004600 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d001      	beq.n	80044da <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e010      	b.n	80044fc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80044da:	897b      	ldrh	r3, [r7, #10]
 80044dc:	b2da      	uxtb	r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	4907      	ldr	r1, [pc, #28]	@ (8004508 <I2C_MasterRequestWrite+0x100>)
 80044ea:	68f8      	ldr	r0, [r7, #12]
 80044ec:	f000 f888 	bl	8004600 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d001      	beq.n	80044fa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e000      	b.n	80044fc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3718      	adds	r7, #24
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}
 8004504:	00010008 	.word	0x00010008
 8004508:	00010002 	.word	0x00010002

0800450c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	603b      	str	r3, [r7, #0]
 8004518:	4613      	mov	r3, r2
 800451a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800451c:	e048      	b.n	80045b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004524:	d044      	beq.n	80045b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004526:	f7fe fbe7 	bl	8002cf8 <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	69bb      	ldr	r3, [r7, #24]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	683a      	ldr	r2, [r7, #0]
 8004532:	429a      	cmp	r2, r3
 8004534:	d302      	bcc.n	800453c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d139      	bne.n	80045b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	0c1b      	lsrs	r3, r3, #16
 8004540:	b2db      	uxtb	r3, r3
 8004542:	2b01      	cmp	r3, #1
 8004544:	d10d      	bne.n	8004562 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	695b      	ldr	r3, [r3, #20]
 800454c:	43da      	mvns	r2, r3
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	4013      	ands	r3, r2
 8004552:	b29b      	uxth	r3, r3
 8004554:	2b00      	cmp	r3, #0
 8004556:	bf0c      	ite	eq
 8004558:	2301      	moveq	r3, #1
 800455a:	2300      	movne	r3, #0
 800455c:	b2db      	uxtb	r3, r3
 800455e:	461a      	mov	r2, r3
 8004560:	e00c      	b.n	800457c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	43da      	mvns	r2, r3
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	4013      	ands	r3, r2
 800456e:	b29b      	uxth	r3, r3
 8004570:	2b00      	cmp	r3, #0
 8004572:	bf0c      	ite	eq
 8004574:	2301      	moveq	r3, #1
 8004576:	2300      	movne	r3, #0
 8004578:	b2db      	uxtb	r3, r3
 800457a:	461a      	mov	r2, r3
 800457c:	79fb      	ldrb	r3, [r7, #7]
 800457e:	429a      	cmp	r2, r3
 8004580:	d116      	bne.n	80045b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2220      	movs	r2, #32
 800458c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2200      	movs	r2, #0
 8004594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800459c:	f043 0220 	orr.w	r2, r3, #32
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e023      	b.n	80045f8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	0c1b      	lsrs	r3, r3, #16
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d10d      	bne.n	80045d6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	43da      	mvns	r2, r3
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	4013      	ands	r3, r2
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	bf0c      	ite	eq
 80045cc:	2301      	moveq	r3, #1
 80045ce:	2300      	movne	r3, #0
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	461a      	mov	r2, r3
 80045d4:	e00c      	b.n	80045f0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	43da      	mvns	r2, r3
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	4013      	ands	r3, r2
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	bf0c      	ite	eq
 80045e8:	2301      	moveq	r3, #1
 80045ea:	2300      	movne	r3, #0
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	461a      	mov	r2, r3
 80045f0:	79fb      	ldrb	r3, [r7, #7]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d093      	beq.n	800451e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3710      	adds	r7, #16
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	607a      	str	r2, [r7, #4]
 800460c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800460e:	e071      	b.n	80046f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800461a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800461e:	d123      	bne.n	8004668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800462e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004638:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2220      	movs	r2, #32
 8004644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004654:	f043 0204 	orr.w	r2, r3, #4
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e067      	b.n	8004738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800466e:	d041      	beq.n	80046f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004670:	f7fe fb42 	bl	8002cf8 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	429a      	cmp	r2, r3
 800467e:	d302      	bcc.n	8004686 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d136      	bne.n	80046f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	0c1b      	lsrs	r3, r3, #16
 800468a:	b2db      	uxtb	r3, r3
 800468c:	2b01      	cmp	r3, #1
 800468e:	d10c      	bne.n	80046aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	43da      	mvns	r2, r3
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	4013      	ands	r3, r2
 800469c:	b29b      	uxth	r3, r3
 800469e:	2b00      	cmp	r3, #0
 80046a0:	bf14      	ite	ne
 80046a2:	2301      	movne	r3, #1
 80046a4:	2300      	moveq	r3, #0
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	e00b      	b.n	80046c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	43da      	mvns	r2, r3
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	4013      	ands	r3, r2
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	bf14      	ite	ne
 80046bc:	2301      	movne	r3, #1
 80046be:	2300      	moveq	r3, #0
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d016      	beq.n	80046f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2220      	movs	r2, #32
 80046d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e0:	f043 0220 	orr.w	r2, r3, #32
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e021      	b.n	8004738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	0c1b      	lsrs	r3, r3, #16
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d10c      	bne.n	8004718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	695b      	ldr	r3, [r3, #20]
 8004704:	43da      	mvns	r2, r3
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	4013      	ands	r3, r2
 800470a:	b29b      	uxth	r3, r3
 800470c:	2b00      	cmp	r3, #0
 800470e:	bf14      	ite	ne
 8004710:	2301      	movne	r3, #1
 8004712:	2300      	moveq	r3, #0
 8004714:	b2db      	uxtb	r3, r3
 8004716:	e00b      	b.n	8004730 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	43da      	mvns	r2, r3
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	4013      	ands	r3, r2
 8004724:	b29b      	uxth	r3, r3
 8004726:	2b00      	cmp	r3, #0
 8004728:	bf14      	ite	ne
 800472a:	2301      	movne	r3, #1
 800472c:	2300      	moveq	r3, #0
 800472e:	b2db      	uxtb	r3, r3
 8004730:	2b00      	cmp	r3, #0
 8004732:	f47f af6d 	bne.w	8004610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004736:	2300      	movs	r3, #0
}
 8004738:	4618      	mov	r0, r3
 800473a:	3710      	adds	r7, #16
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800474c:	e034      	b.n	80047b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 f886 	bl	8004860 <I2C_IsAcknowledgeFailed>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e034      	b.n	80047c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004764:	d028      	beq.n	80047b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004766:	f7fe fac7 	bl	8002cf8 <HAL_GetTick>
 800476a:	4602      	mov	r2, r0
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	1ad3      	subs	r3, r2, r3
 8004770:	68ba      	ldr	r2, [r7, #8]
 8004772:	429a      	cmp	r2, r3
 8004774:	d302      	bcc.n	800477c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d11d      	bne.n	80047b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004786:	2b80      	cmp	r3, #128	@ 0x80
 8004788:	d016      	beq.n	80047b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2220      	movs	r2, #32
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a4:	f043 0220 	orr.w	r2, r3, #32
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e007      	b.n	80047c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047c2:	2b80      	cmp	r3, #128	@ 0x80
 80047c4:	d1c3      	bne.n	800474e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3710      	adds	r7, #16
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	60f8      	str	r0, [r7, #12]
 80047d8:	60b9      	str	r1, [r7, #8]
 80047da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047dc:	e034      	b.n	8004848 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047de:	68f8      	ldr	r0, [r7, #12]
 80047e0:	f000 f83e 	bl	8004860 <I2C_IsAcknowledgeFailed>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d001      	beq.n	80047ee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e034      	b.n	8004858 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f4:	d028      	beq.n	8004848 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047f6:	f7fe fa7f 	bl	8002cf8 <HAL_GetTick>
 80047fa:	4602      	mov	r2, r0
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	68ba      	ldr	r2, [r7, #8]
 8004802:	429a      	cmp	r2, r3
 8004804:	d302      	bcc.n	800480c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d11d      	bne.n	8004848 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	f003 0304 	and.w	r3, r3, #4
 8004816:	2b04      	cmp	r3, #4
 8004818:	d016      	beq.n	8004848 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2220      	movs	r2, #32
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004834:	f043 0220 	orr.w	r2, r3, #32
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e007      	b.n	8004858 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	695b      	ldr	r3, [r3, #20]
 800484e:	f003 0304 	and.w	r3, r3, #4
 8004852:	2b04      	cmp	r3, #4
 8004854:	d1c3      	bne.n	80047de <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004872:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004876:	d11b      	bne.n	80048b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004880:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2220      	movs	r2, #32
 800488c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489c:	f043 0204 	orr.w	r2, r3, #4
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e000      	b.n	80048b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	370c      	adds	r7, #12
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bc80      	pop	{r7}
 80048ba:	4770      	bx	lr

080048bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b086      	sub	sp, #24
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e272      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f000 8087 	beq.w	80049ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80048dc:	4b92      	ldr	r3, [pc, #584]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f003 030c 	and.w	r3, r3, #12
 80048e4:	2b04      	cmp	r3, #4
 80048e6:	d00c      	beq.n	8004902 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80048e8:	4b8f      	ldr	r3, [pc, #572]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	f003 030c 	and.w	r3, r3, #12
 80048f0:	2b08      	cmp	r3, #8
 80048f2:	d112      	bne.n	800491a <HAL_RCC_OscConfig+0x5e>
 80048f4:	4b8c      	ldr	r3, [pc, #560]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004900:	d10b      	bne.n	800491a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004902:	4b89      	ldr	r3, [pc, #548]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d06c      	beq.n	80049e8 <HAL_RCC_OscConfig+0x12c>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d168      	bne.n	80049e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e24c      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004922:	d106      	bne.n	8004932 <HAL_RCC_OscConfig+0x76>
 8004924:	4b80      	ldr	r3, [pc, #512]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a7f      	ldr	r2, [pc, #508]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 800492a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800492e:	6013      	str	r3, [r2, #0]
 8004930:	e02e      	b.n	8004990 <HAL_RCC_OscConfig+0xd4>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10c      	bne.n	8004954 <HAL_RCC_OscConfig+0x98>
 800493a:	4b7b      	ldr	r3, [pc, #492]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a7a      	ldr	r2, [pc, #488]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004940:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004944:	6013      	str	r3, [r2, #0]
 8004946:	4b78      	ldr	r3, [pc, #480]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a77      	ldr	r2, [pc, #476]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 800494c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004950:	6013      	str	r3, [r2, #0]
 8004952:	e01d      	b.n	8004990 <HAL_RCC_OscConfig+0xd4>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800495c:	d10c      	bne.n	8004978 <HAL_RCC_OscConfig+0xbc>
 800495e:	4b72      	ldr	r3, [pc, #456]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a71      	ldr	r2, [pc, #452]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004964:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004968:	6013      	str	r3, [r2, #0]
 800496a:	4b6f      	ldr	r3, [pc, #444]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a6e      	ldr	r2, [pc, #440]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004970:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004974:	6013      	str	r3, [r2, #0]
 8004976:	e00b      	b.n	8004990 <HAL_RCC_OscConfig+0xd4>
 8004978:	4b6b      	ldr	r3, [pc, #428]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a6a      	ldr	r2, [pc, #424]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 800497e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004982:	6013      	str	r3, [r2, #0]
 8004984:	4b68      	ldr	r3, [pc, #416]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a67      	ldr	r2, [pc, #412]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 800498a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800498e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d013      	beq.n	80049c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004998:	f7fe f9ae 	bl	8002cf8 <HAL_GetTick>
 800499c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800499e:	e008      	b.n	80049b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049a0:	f7fe f9aa 	bl	8002cf8 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	2b64      	cmp	r3, #100	@ 0x64
 80049ac:	d901      	bls.n	80049b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e200      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049b2:	4b5d      	ldr	r3, [pc, #372]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d0f0      	beq.n	80049a0 <HAL_RCC_OscConfig+0xe4>
 80049be:	e014      	b.n	80049ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049c0:	f7fe f99a 	bl	8002cf8 <HAL_GetTick>
 80049c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049c6:	e008      	b.n	80049da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049c8:	f7fe f996 	bl	8002cf8 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b64      	cmp	r3, #100	@ 0x64
 80049d4:	d901      	bls.n	80049da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e1ec      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049da:	4b53      	ldr	r3, [pc, #332]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1f0      	bne.n	80049c8 <HAL_RCC_OscConfig+0x10c>
 80049e6:	e000      	b.n	80049ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0302 	and.w	r3, r3, #2
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d063      	beq.n	8004abe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80049f6:	4b4c      	ldr	r3, [pc, #304]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f003 030c 	and.w	r3, r3, #12
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00b      	beq.n	8004a1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004a02:	4b49      	ldr	r3, [pc, #292]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f003 030c 	and.w	r3, r3, #12
 8004a0a:	2b08      	cmp	r3, #8
 8004a0c:	d11c      	bne.n	8004a48 <HAL_RCC_OscConfig+0x18c>
 8004a0e:	4b46      	ldr	r3, [pc, #280]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d116      	bne.n	8004a48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a1a:	4b43      	ldr	r3, [pc, #268]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d005      	beq.n	8004a32 <HAL_RCC_OscConfig+0x176>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d001      	beq.n	8004a32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e1c0      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a32:	4b3d      	ldr	r3, [pc, #244]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	00db      	lsls	r3, r3, #3
 8004a40:	4939      	ldr	r1, [pc, #228]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a46:	e03a      	b.n	8004abe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	691b      	ldr	r3, [r3, #16]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d020      	beq.n	8004a92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a50:	4b36      	ldr	r3, [pc, #216]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004a52:	2201      	movs	r2, #1
 8004a54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a56:	f7fe f94f 	bl	8002cf8 <HAL_GetTick>
 8004a5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a5c:	e008      	b.n	8004a70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a5e:	f7fe f94b 	bl	8002cf8 <HAL_GetTick>
 8004a62:	4602      	mov	r2, r0
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	1ad3      	subs	r3, r2, r3
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d901      	bls.n	8004a70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	e1a1      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a70:	4b2d      	ldr	r3, [pc, #180]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0302 	and.w	r3, r3, #2
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d0f0      	beq.n	8004a5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a7c:	4b2a      	ldr	r3, [pc, #168]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	00db      	lsls	r3, r3, #3
 8004a8a:	4927      	ldr	r1, [pc, #156]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	600b      	str	r3, [r1, #0]
 8004a90:	e015      	b.n	8004abe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a92:	4b26      	ldr	r3, [pc, #152]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a98:	f7fe f92e 	bl	8002cf8 <HAL_GetTick>
 8004a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a9e:	e008      	b.n	8004ab2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004aa0:	f7fe f92a 	bl	8002cf8 <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d901      	bls.n	8004ab2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	e180      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1f0      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0308 	and.w	r3, r3, #8
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d03a      	beq.n	8004b40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d019      	beq.n	8004b06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ad2:	4b17      	ldr	r3, [pc, #92]	@ (8004b30 <HAL_RCC_OscConfig+0x274>)
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ad8:	f7fe f90e 	bl	8002cf8 <HAL_GetTick>
 8004adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ade:	e008      	b.n	8004af2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ae0:	f7fe f90a 	bl	8002cf8 <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d901      	bls.n	8004af2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e160      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004af2:	4b0d      	ldr	r3, [pc, #52]	@ (8004b28 <HAL_RCC_OscConfig+0x26c>)
 8004af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0f0      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004afe:	2001      	movs	r0, #1
 8004b00:	f000 face 	bl	80050a0 <RCC_Delay>
 8004b04:	e01c      	b.n	8004b40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b06:	4b0a      	ldr	r3, [pc, #40]	@ (8004b30 <HAL_RCC_OscConfig+0x274>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b0c:	f7fe f8f4 	bl	8002cf8 <HAL_GetTick>
 8004b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b12:	e00f      	b.n	8004b34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b14:	f7fe f8f0 	bl	8002cf8 <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	2b02      	cmp	r3, #2
 8004b20:	d908      	bls.n	8004b34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e146      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
 8004b26:	bf00      	nop
 8004b28:	40021000 	.word	0x40021000
 8004b2c:	42420000 	.word	0x42420000
 8004b30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b34:	4b92      	ldr	r3, [pc, #584]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b38:	f003 0302 	and.w	r3, r3, #2
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d1e9      	bne.n	8004b14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0304 	and.w	r3, r3, #4
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	f000 80a6 	beq.w	8004c9a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b52:	4b8b      	ldr	r3, [pc, #556]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d10d      	bne.n	8004b7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b5e:	4b88      	ldr	r3, [pc, #544]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	4a87      	ldr	r2, [pc, #540]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004b64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b68:	61d3      	str	r3, [r2, #28]
 8004b6a:	4b85      	ldr	r3, [pc, #532]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004b6c:	69db      	ldr	r3, [r3, #28]
 8004b6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b72:	60bb      	str	r3, [r7, #8]
 8004b74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b76:	2301      	movs	r3, #1
 8004b78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b7a:	4b82      	ldr	r3, [pc, #520]	@ (8004d84 <HAL_RCC_OscConfig+0x4c8>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d118      	bne.n	8004bb8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b86:	4b7f      	ldr	r3, [pc, #508]	@ (8004d84 <HAL_RCC_OscConfig+0x4c8>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a7e      	ldr	r2, [pc, #504]	@ (8004d84 <HAL_RCC_OscConfig+0x4c8>)
 8004b8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b92:	f7fe f8b1 	bl	8002cf8 <HAL_GetTick>
 8004b96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b98:	e008      	b.n	8004bac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b9a:	f7fe f8ad 	bl	8002cf8 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	2b64      	cmp	r3, #100	@ 0x64
 8004ba6:	d901      	bls.n	8004bac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e103      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bac:	4b75      	ldr	r3, [pc, #468]	@ (8004d84 <HAL_RCC_OscConfig+0x4c8>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d0f0      	beq.n	8004b9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d106      	bne.n	8004bce <HAL_RCC_OscConfig+0x312>
 8004bc0:	4b6f      	ldr	r3, [pc, #444]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	4a6e      	ldr	r2, [pc, #440]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004bc6:	f043 0301 	orr.w	r3, r3, #1
 8004bca:	6213      	str	r3, [r2, #32]
 8004bcc:	e02d      	b.n	8004c2a <HAL_RCC_OscConfig+0x36e>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d10c      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x334>
 8004bd6:	4b6a      	ldr	r3, [pc, #424]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004bd8:	6a1b      	ldr	r3, [r3, #32]
 8004bda:	4a69      	ldr	r2, [pc, #420]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004bdc:	f023 0301 	bic.w	r3, r3, #1
 8004be0:	6213      	str	r3, [r2, #32]
 8004be2:	4b67      	ldr	r3, [pc, #412]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004be4:	6a1b      	ldr	r3, [r3, #32]
 8004be6:	4a66      	ldr	r2, [pc, #408]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004be8:	f023 0304 	bic.w	r3, r3, #4
 8004bec:	6213      	str	r3, [r2, #32]
 8004bee:	e01c      	b.n	8004c2a <HAL_RCC_OscConfig+0x36e>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	2b05      	cmp	r3, #5
 8004bf6:	d10c      	bne.n	8004c12 <HAL_RCC_OscConfig+0x356>
 8004bf8:	4b61      	ldr	r3, [pc, #388]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004bfa:	6a1b      	ldr	r3, [r3, #32]
 8004bfc:	4a60      	ldr	r2, [pc, #384]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004bfe:	f043 0304 	orr.w	r3, r3, #4
 8004c02:	6213      	str	r3, [r2, #32]
 8004c04:	4b5e      	ldr	r3, [pc, #376]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004c06:	6a1b      	ldr	r3, [r3, #32]
 8004c08:	4a5d      	ldr	r2, [pc, #372]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004c0a:	f043 0301 	orr.w	r3, r3, #1
 8004c0e:	6213      	str	r3, [r2, #32]
 8004c10:	e00b      	b.n	8004c2a <HAL_RCC_OscConfig+0x36e>
 8004c12:	4b5b      	ldr	r3, [pc, #364]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	4a5a      	ldr	r2, [pc, #360]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004c18:	f023 0301 	bic.w	r3, r3, #1
 8004c1c:	6213      	str	r3, [r2, #32]
 8004c1e:	4b58      	ldr	r3, [pc, #352]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	4a57      	ldr	r2, [pc, #348]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004c24:	f023 0304 	bic.w	r3, r3, #4
 8004c28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d015      	beq.n	8004c5e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c32:	f7fe f861 	bl	8002cf8 <HAL_GetTick>
 8004c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c38:	e00a      	b.n	8004c50 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c3a:	f7fe f85d 	bl	8002cf8 <HAL_GetTick>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	1ad3      	subs	r3, r2, r3
 8004c44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d901      	bls.n	8004c50 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e0b1      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c50:	4b4b      	ldr	r3, [pc, #300]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004c52:	6a1b      	ldr	r3, [r3, #32]
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d0ee      	beq.n	8004c3a <HAL_RCC_OscConfig+0x37e>
 8004c5c:	e014      	b.n	8004c88 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c5e:	f7fe f84b 	bl	8002cf8 <HAL_GetTick>
 8004c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c64:	e00a      	b.n	8004c7c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c66:	f7fe f847 	bl	8002cf8 <HAL_GetTick>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d901      	bls.n	8004c7c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e09b      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c7c:	4b40      	ldr	r3, [pc, #256]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
 8004c80:	f003 0302 	and.w	r3, r3, #2
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d1ee      	bne.n	8004c66 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004c88:	7dfb      	ldrb	r3, [r7, #23]
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d105      	bne.n	8004c9a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c8e:	4b3c      	ldr	r3, [pc, #240]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004c90:	69db      	ldr	r3, [r3, #28]
 8004c92:	4a3b      	ldr	r2, [pc, #236]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004c94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c98:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	69db      	ldr	r3, [r3, #28]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	f000 8087 	beq.w	8004db2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ca4:	4b36      	ldr	r3, [pc, #216]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	f003 030c 	and.w	r3, r3, #12
 8004cac:	2b08      	cmp	r3, #8
 8004cae:	d061      	beq.n	8004d74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	69db      	ldr	r3, [r3, #28]
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d146      	bne.n	8004d46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cb8:	4b33      	ldr	r3, [pc, #204]	@ (8004d88 <HAL_RCC_OscConfig+0x4cc>)
 8004cba:	2200      	movs	r2, #0
 8004cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cbe:	f7fe f81b 	bl	8002cf8 <HAL_GetTick>
 8004cc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cc4:	e008      	b.n	8004cd8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cc6:	f7fe f817 	bl	8002cf8 <HAL_GetTick>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	2b02      	cmp	r3, #2
 8004cd2:	d901      	bls.n	8004cd8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e06d      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cd8:	4b29      	ldr	r3, [pc, #164]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d1f0      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a1b      	ldr	r3, [r3, #32]
 8004ce8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cec:	d108      	bne.n	8004d00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004cee:	4b24      	ldr	r3, [pc, #144]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	4921      	ldr	r1, [pc, #132]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d00:	4b1f      	ldr	r3, [pc, #124]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6a19      	ldr	r1, [r3, #32]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d10:	430b      	orrs	r3, r1
 8004d12:	491b      	ldr	r1, [pc, #108]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004d14:	4313      	orrs	r3, r2
 8004d16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d18:	4b1b      	ldr	r3, [pc, #108]	@ (8004d88 <HAL_RCC_OscConfig+0x4cc>)
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d1e:	f7fd ffeb 	bl	8002cf8 <HAL_GetTick>
 8004d22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d24:	e008      	b.n	8004d38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d26:	f7fd ffe7 	bl	8002cf8 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d901      	bls.n	8004d38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e03d      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d38:	4b11      	ldr	r3, [pc, #68]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d0f0      	beq.n	8004d26 <HAL_RCC_OscConfig+0x46a>
 8004d44:	e035      	b.n	8004db2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d46:	4b10      	ldr	r3, [pc, #64]	@ (8004d88 <HAL_RCC_OscConfig+0x4cc>)
 8004d48:	2200      	movs	r2, #0
 8004d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d4c:	f7fd ffd4 	bl	8002cf8 <HAL_GetTick>
 8004d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d52:	e008      	b.n	8004d66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d54:	f7fd ffd0 	bl	8002cf8 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d901      	bls.n	8004d66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e026      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d66:	4b06      	ldr	r3, [pc, #24]	@ (8004d80 <HAL_RCC_OscConfig+0x4c4>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d1f0      	bne.n	8004d54 <HAL_RCC_OscConfig+0x498>
 8004d72:	e01e      	b.n	8004db2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	69db      	ldr	r3, [r3, #28]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d107      	bne.n	8004d8c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e019      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
 8004d80:	40021000 	.word	0x40021000
 8004d84:	40007000 	.word	0x40007000
 8004d88:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004dbc <HAL_RCC_OscConfig+0x500>)
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a1b      	ldr	r3, [r3, #32]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d106      	bne.n	8004dae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d001      	beq.n	8004db2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e000      	b.n	8004db4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3718      	adds	r7, #24
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	40021000 	.word	0x40021000

08004dc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d101      	bne.n	8004dd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e0d0      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004dd4:	4b6a      	ldr	r3, [pc, #424]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c0>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 0307 	and.w	r3, r3, #7
 8004ddc:	683a      	ldr	r2, [r7, #0]
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d910      	bls.n	8004e04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004de2:	4b67      	ldr	r3, [pc, #412]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c0>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f023 0207 	bic.w	r2, r3, #7
 8004dea:	4965      	ldr	r1, [pc, #404]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c0>)
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004df2:	4b63      	ldr	r3, [pc, #396]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c0>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0307 	and.w	r3, r3, #7
 8004dfa:	683a      	ldr	r2, [r7, #0]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d001      	beq.n	8004e04 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e0b8      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 0302 	and.w	r3, r3, #2
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d020      	beq.n	8004e52 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0304 	and.w	r3, r3, #4
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d005      	beq.n	8004e28 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e1c:	4b59      	ldr	r3, [pc, #356]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	4a58      	ldr	r2, [pc, #352]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004e22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004e26:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0308 	and.w	r3, r3, #8
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d005      	beq.n	8004e40 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e34:	4b53      	ldr	r3, [pc, #332]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	4a52      	ldr	r2, [pc, #328]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004e3a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004e3e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e40:	4b50      	ldr	r3, [pc, #320]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	494d      	ldr	r1, [pc, #308]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0301 	and.w	r3, r3, #1
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d040      	beq.n	8004ee0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d107      	bne.n	8004e76 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e66:	4b47      	ldr	r3, [pc, #284]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d115      	bne.n	8004e9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e07f      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d107      	bne.n	8004e8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e7e:	4b41      	ldr	r3, [pc, #260]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d109      	bne.n	8004e9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e073      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e8e:	4b3d      	ldr	r3, [pc, #244]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e06b      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e9e:	4b39      	ldr	r3, [pc, #228]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f023 0203 	bic.w	r2, r3, #3
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	4936      	ldr	r1, [pc, #216]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004eb0:	f7fd ff22 	bl	8002cf8 <HAL_GetTick>
 8004eb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eb6:	e00a      	b.n	8004ece <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eb8:	f7fd ff1e 	bl	8002cf8 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d901      	bls.n	8004ece <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e053      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ece:	4b2d      	ldr	r3, [pc, #180]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	f003 020c 	and.w	r2, r3, #12
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	009b      	lsls	r3, r3, #2
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d1eb      	bne.n	8004eb8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ee0:	4b27      	ldr	r3, [pc, #156]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c0>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f003 0307 	and.w	r3, r3, #7
 8004ee8:	683a      	ldr	r2, [r7, #0]
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d210      	bcs.n	8004f10 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eee:	4b24      	ldr	r3, [pc, #144]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c0>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f023 0207 	bic.w	r2, r3, #7
 8004ef6:	4922      	ldr	r1, [pc, #136]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c0>)
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004efe:	4b20      	ldr	r3, [pc, #128]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c0>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 0307 	and.w	r3, r3, #7
 8004f06:	683a      	ldr	r2, [r7, #0]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d001      	beq.n	8004f10 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e032      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0304 	and.w	r3, r3, #4
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d008      	beq.n	8004f2e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f1c:	4b19      	ldr	r3, [pc, #100]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	4916      	ldr	r1, [pc, #88]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 0308 	and.w	r3, r3, #8
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d009      	beq.n	8004f4e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004f3a:	4b12      	ldr	r3, [pc, #72]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	00db      	lsls	r3, r3, #3
 8004f48:	490e      	ldr	r1, [pc, #56]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f4e:	f000 f821 	bl	8004f94 <HAL_RCC_GetSysClockFreq>
 8004f52:	4602      	mov	r2, r0
 8004f54:	4b0b      	ldr	r3, [pc, #44]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c4>)
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	091b      	lsrs	r3, r3, #4
 8004f5a:	f003 030f 	and.w	r3, r3, #15
 8004f5e:	490a      	ldr	r1, [pc, #40]	@ (8004f88 <HAL_RCC_ClockConfig+0x1c8>)
 8004f60:	5ccb      	ldrb	r3, [r1, r3]
 8004f62:	fa22 f303 	lsr.w	r3, r2, r3
 8004f66:	4a09      	ldr	r2, [pc, #36]	@ (8004f8c <HAL_RCC_ClockConfig+0x1cc>)
 8004f68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004f6a:	4b09      	ldr	r3, [pc, #36]	@ (8004f90 <HAL_RCC_ClockConfig+0x1d0>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7fd fe80 	bl	8002c74 <HAL_InitTick>

  return HAL_OK;
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3710      	adds	r7, #16
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	40022000 	.word	0x40022000
 8004f84:	40021000 	.word	0x40021000
 8004f88:	08006a28 	.word	0x08006a28
 8004f8c:	20000200 	.word	0x20000200
 8004f90:	20000204 	.word	0x20000204

08004f94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b087      	sub	sp, #28
 8004f98:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	60fb      	str	r3, [r7, #12]
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	60bb      	str	r3, [r7, #8]
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	617b      	str	r3, [r7, #20]
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004faa:	2300      	movs	r3, #0
 8004fac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004fae:	4b1e      	ldr	r3, [pc, #120]	@ (8005028 <HAL_RCC_GetSysClockFreq+0x94>)
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f003 030c 	and.w	r3, r3, #12
 8004fba:	2b04      	cmp	r3, #4
 8004fbc:	d002      	beq.n	8004fc4 <HAL_RCC_GetSysClockFreq+0x30>
 8004fbe:	2b08      	cmp	r3, #8
 8004fc0:	d003      	beq.n	8004fca <HAL_RCC_GetSysClockFreq+0x36>
 8004fc2:	e027      	b.n	8005014 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004fc4:	4b19      	ldr	r3, [pc, #100]	@ (800502c <HAL_RCC_GetSysClockFreq+0x98>)
 8004fc6:	613b      	str	r3, [r7, #16]
      break;
 8004fc8:	e027      	b.n	800501a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	0c9b      	lsrs	r3, r3, #18
 8004fce:	f003 030f 	and.w	r3, r3, #15
 8004fd2:	4a17      	ldr	r2, [pc, #92]	@ (8005030 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004fd4:	5cd3      	ldrb	r3, [r2, r3]
 8004fd6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d010      	beq.n	8005004 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004fe2:	4b11      	ldr	r3, [pc, #68]	@ (8005028 <HAL_RCC_GetSysClockFreq+0x94>)
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	0c5b      	lsrs	r3, r3, #17
 8004fe8:	f003 0301 	and.w	r3, r3, #1
 8004fec:	4a11      	ldr	r2, [pc, #68]	@ (8005034 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004fee:	5cd3      	ldrb	r3, [r2, r3]
 8004ff0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a0d      	ldr	r2, [pc, #52]	@ (800502c <HAL_RCC_GetSysClockFreq+0x98>)
 8004ff6:	fb03 f202 	mul.w	r2, r3, r2
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005000:	617b      	str	r3, [r7, #20]
 8005002:	e004      	b.n	800500e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a0c      	ldr	r2, [pc, #48]	@ (8005038 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005008:	fb02 f303 	mul.w	r3, r2, r3
 800500c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	613b      	str	r3, [r7, #16]
      break;
 8005012:	e002      	b.n	800501a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005014:	4b05      	ldr	r3, [pc, #20]	@ (800502c <HAL_RCC_GetSysClockFreq+0x98>)
 8005016:	613b      	str	r3, [r7, #16]
      break;
 8005018:	bf00      	nop
    }
  }
  return sysclockfreq;
 800501a:	693b      	ldr	r3, [r7, #16]
}
 800501c:	4618      	mov	r0, r3
 800501e:	371c      	adds	r7, #28
 8005020:	46bd      	mov	sp, r7
 8005022:	bc80      	pop	{r7}
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	40021000 	.word	0x40021000
 800502c:	007a1200 	.word	0x007a1200
 8005030:	08006e90 	.word	0x08006e90
 8005034:	08006ea0 	.word	0x08006ea0
 8005038:	003d0900 	.word	0x003d0900

0800503c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800503c:	b480      	push	{r7}
 800503e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005040:	4b02      	ldr	r3, [pc, #8]	@ (800504c <HAL_RCC_GetHCLKFreq+0x10>)
 8005042:	681b      	ldr	r3, [r3, #0]
}
 8005044:	4618      	mov	r0, r3
 8005046:	46bd      	mov	sp, r7
 8005048:	bc80      	pop	{r7}
 800504a:	4770      	bx	lr
 800504c:	20000200 	.word	0x20000200

08005050 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005054:	f7ff fff2 	bl	800503c <HAL_RCC_GetHCLKFreq>
 8005058:	4602      	mov	r2, r0
 800505a:	4b05      	ldr	r3, [pc, #20]	@ (8005070 <HAL_RCC_GetPCLK1Freq+0x20>)
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	0a1b      	lsrs	r3, r3, #8
 8005060:	f003 0307 	and.w	r3, r3, #7
 8005064:	4903      	ldr	r1, [pc, #12]	@ (8005074 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005066:	5ccb      	ldrb	r3, [r1, r3]
 8005068:	fa22 f303 	lsr.w	r3, r2, r3
}
 800506c:	4618      	mov	r0, r3
 800506e:	bd80      	pop	{r7, pc}
 8005070:	40021000 	.word	0x40021000
 8005074:	08006a38 	.word	0x08006a38

08005078 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800507c:	f7ff ffde 	bl	800503c <HAL_RCC_GetHCLKFreq>
 8005080:	4602      	mov	r2, r0
 8005082:	4b05      	ldr	r3, [pc, #20]	@ (8005098 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	0adb      	lsrs	r3, r3, #11
 8005088:	f003 0307 	and.w	r3, r3, #7
 800508c:	4903      	ldr	r1, [pc, #12]	@ (800509c <HAL_RCC_GetPCLK2Freq+0x24>)
 800508e:	5ccb      	ldrb	r3, [r1, r3]
 8005090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005094:	4618      	mov	r0, r3
 8005096:	bd80      	pop	{r7, pc}
 8005098:	40021000 	.word	0x40021000
 800509c:	08006a38 	.word	0x08006a38

080050a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b085      	sub	sp, #20
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80050a8:	4b0a      	ldr	r3, [pc, #40]	@ (80050d4 <RCC_Delay+0x34>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a0a      	ldr	r2, [pc, #40]	@ (80050d8 <RCC_Delay+0x38>)
 80050ae:	fba2 2303 	umull	r2, r3, r2, r3
 80050b2:	0a5b      	lsrs	r3, r3, #9
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	fb02 f303 	mul.w	r3, r2, r3
 80050ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80050bc:	bf00      	nop
  }
  while (Delay --);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	1e5a      	subs	r2, r3, #1
 80050c2:	60fa      	str	r2, [r7, #12]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d1f9      	bne.n	80050bc <RCC_Delay+0x1c>
}
 80050c8:	bf00      	nop
 80050ca:	bf00      	nop
 80050cc:	3714      	adds	r7, #20
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bc80      	pop	{r7}
 80050d2:	4770      	bx	lr
 80050d4:	20000200 	.word	0x20000200
 80050d8:	10624dd3 	.word	0x10624dd3

080050dc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b086      	sub	sp, #24
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	613b      	str	r3, [r7, #16]
 80050e8:	2300      	movs	r3, #0
 80050ea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 0301 	and.w	r3, r3, #1
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d07d      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80050f8:	2300      	movs	r3, #0
 80050fa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050fc:	4b4f      	ldr	r3, [pc, #316]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050fe:	69db      	ldr	r3, [r3, #28]
 8005100:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005104:	2b00      	cmp	r3, #0
 8005106:	d10d      	bne.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005108:	4b4c      	ldr	r3, [pc, #304]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800510a:	69db      	ldr	r3, [r3, #28]
 800510c:	4a4b      	ldr	r2, [pc, #300]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800510e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005112:	61d3      	str	r3, [r2, #28]
 8005114:	4b49      	ldr	r3, [pc, #292]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005116:	69db      	ldr	r3, [r3, #28]
 8005118:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800511c:	60bb      	str	r3, [r7, #8]
 800511e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005120:	2301      	movs	r3, #1
 8005122:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005124:	4b46      	ldr	r3, [pc, #280]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800512c:	2b00      	cmp	r3, #0
 800512e:	d118      	bne.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005130:	4b43      	ldr	r3, [pc, #268]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a42      	ldr	r2, [pc, #264]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005136:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800513a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800513c:	f7fd fddc 	bl	8002cf8 <HAL_GetTick>
 8005140:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005142:	e008      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005144:	f7fd fdd8 	bl	8002cf8 <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	2b64      	cmp	r3, #100	@ 0x64
 8005150:	d901      	bls.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e06d      	b.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005156:	4b3a      	ldr	r3, [pc, #232]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800515e:	2b00      	cmp	r3, #0
 8005160:	d0f0      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005162:	4b36      	ldr	r3, [pc, #216]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800516a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d02e      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	429a      	cmp	r2, r3
 800517e:	d027      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005180:	4b2e      	ldr	r3, [pc, #184]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005182:	6a1b      	ldr	r3, [r3, #32]
 8005184:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005188:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800518a:	4b2e      	ldr	r3, [pc, #184]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800518c:	2201      	movs	r2, #1
 800518e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005190:	4b2c      	ldr	r3, [pc, #176]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005192:	2200      	movs	r2, #0
 8005194:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005196:	4a29      	ldr	r2, [pc, #164]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d014      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a6:	f7fd fda7 	bl	8002cf8 <HAL_GetTick>
 80051aa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051ac:	e00a      	b.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051ae:	f7fd fda3 	bl	8002cf8 <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051bc:	4293      	cmp	r3, r2
 80051be:	d901      	bls.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	e036      	b.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051c4:	4b1d      	ldr	r3, [pc, #116]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051c6:	6a1b      	ldr	r3, [r3, #32]
 80051c8:	f003 0302 	and.w	r3, r3, #2
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d0ee      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051d0:	4b1a      	ldr	r3, [pc, #104]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051d2:	6a1b      	ldr	r3, [r3, #32]
 80051d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	4917      	ldr	r1, [pc, #92]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80051e2:	7dfb      	ldrb	r3, [r7, #23]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d105      	bne.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051e8:	4b14      	ldr	r3, [pc, #80]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051ea:	69db      	ldr	r3, [r3, #28]
 80051ec:	4a13      	ldr	r2, [pc, #76]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051f2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0302 	and.w	r3, r3, #2
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d008      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005200:	4b0e      	ldr	r3, [pc, #56]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	490b      	ldr	r1, [pc, #44]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800520e:	4313      	orrs	r3, r2
 8005210:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0310 	and.w	r3, r3, #16
 800521a:	2b00      	cmp	r3, #0
 800521c:	d008      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800521e:	4b07      	ldr	r3, [pc, #28]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	4904      	ldr	r1, [pc, #16]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800522c:	4313      	orrs	r3, r2
 800522e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3718      	adds	r7, #24
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	40021000 	.word	0x40021000
 8005240:	40007000 	.word	0x40007000
 8005244:	42420440 	.word	0x42420440

08005248 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e041      	b.n	80052de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b00      	cmp	r3, #0
 8005264:	d106      	bne.n	8005274 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7fb fdc4 	bl	8000dfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2202      	movs	r2, #2
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	3304      	adds	r3, #4
 8005284:	4619      	mov	r1, r3
 8005286:	4610      	mov	r0, r2
 8005288:	f000 fb8c 	bl	80059a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3708      	adds	r7, #8
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
	...

080052e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b085      	sub	sp, #20
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d001      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e03a      	b.n	8005376 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2202      	movs	r2, #2
 8005304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68da      	ldr	r2, [r3, #12]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f042 0201 	orr.w	r2, r2, #1
 8005316:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a18      	ldr	r2, [pc, #96]	@ (8005380 <HAL_TIM_Base_Start_IT+0x98>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d00e      	beq.n	8005340 <HAL_TIM_Base_Start_IT+0x58>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800532a:	d009      	beq.n	8005340 <HAL_TIM_Base_Start_IT+0x58>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a14      	ldr	r2, [pc, #80]	@ (8005384 <HAL_TIM_Base_Start_IT+0x9c>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d004      	beq.n	8005340 <HAL_TIM_Base_Start_IT+0x58>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a13      	ldr	r2, [pc, #76]	@ (8005388 <HAL_TIM_Base_Start_IT+0xa0>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d111      	bne.n	8005364 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	f003 0307 	and.w	r3, r3, #7
 800534a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2b06      	cmp	r3, #6
 8005350:	d010      	beq.n	8005374 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f042 0201 	orr.w	r2, r2, #1
 8005360:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005362:	e007      	b.n	8005374 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f042 0201 	orr.w	r2, r2, #1
 8005372:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3714      	adds	r7, #20
 800537a:	46bd      	mov	sp, r7
 800537c:	bc80      	pop	{r7}
 800537e:	4770      	bx	lr
 8005380:	40012c00 	.word	0x40012c00
 8005384:	40000400 	.word	0x40000400
 8005388:	40000800 	.word	0x40000800

0800538c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b086      	sub	sp, #24
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d101      	bne.n	80053a0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e093      	b.n	80054c8 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d106      	bne.n	80053ba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f7fb fd45 	bl	8000e44 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2202      	movs	r2, #2
 80053be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	6812      	ldr	r2, [r2, #0]
 80053cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80053d0:	f023 0307 	bic.w	r3, r3, #7
 80053d4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	3304      	adds	r3, #4
 80053de:	4619      	mov	r1, r3
 80053e0:	4610      	mov	r0, r2
 80053e2:	f000 fadf 	bl	80059a4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	697a      	ldr	r2, [r7, #20]
 8005404:	4313      	orrs	r3, r2
 8005406:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800540e:	f023 0303 	bic.w	r3, r3, #3
 8005412:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	689a      	ldr	r2, [r3, #8]
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	021b      	lsls	r3, r3, #8
 800541e:	4313      	orrs	r3, r2
 8005420:	693a      	ldr	r2, [r7, #16]
 8005422:	4313      	orrs	r3, r2
 8005424:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800542c:	f023 030c 	bic.w	r3, r3, #12
 8005430:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005438:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800543c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	68da      	ldr	r2, [r3, #12]
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	69db      	ldr	r3, [r3, #28]
 8005446:	021b      	lsls	r3, r3, #8
 8005448:	4313      	orrs	r3, r2
 800544a:	693a      	ldr	r2, [r7, #16]
 800544c:	4313      	orrs	r3, r2
 800544e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	691b      	ldr	r3, [r3, #16]
 8005454:	011a      	lsls	r2, r3, #4
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	031b      	lsls	r3, r3, #12
 800545c:	4313      	orrs	r3, r2
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	4313      	orrs	r3, r2
 8005462:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800546a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	685a      	ldr	r2, [r3, #4]
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	695b      	ldr	r3, [r3, #20]
 8005474:	011b      	lsls	r3, r3, #4
 8005476:	4313      	orrs	r3, r2
 8005478:	68fa      	ldr	r2, [r7, #12]
 800547a:	4313      	orrs	r3, r2
 800547c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	693a      	ldr	r2, [r7, #16]
 800548c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2201      	movs	r2, #1
 80054aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2201      	movs	r2, #1
 80054b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2201      	movs	r2, #1
 80054ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054c6:	2300      	movs	r3, #0
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3718      	adds	r7, #24
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b084      	sub	sp, #16
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054e0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80054e8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054f0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80054f8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d110      	bne.n	8005522 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005500:	7bfb      	ldrb	r3, [r7, #15]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d102      	bne.n	800550c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005506:	7b7b      	ldrb	r3, [r7, #13]
 8005508:	2b01      	cmp	r3, #1
 800550a:	d001      	beq.n	8005510 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e069      	b.n	80055e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2202      	movs	r2, #2
 8005514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2202      	movs	r2, #2
 800551c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005520:	e031      	b.n	8005586 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	2b04      	cmp	r3, #4
 8005526:	d110      	bne.n	800554a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005528:	7bbb      	ldrb	r3, [r7, #14]
 800552a:	2b01      	cmp	r3, #1
 800552c:	d102      	bne.n	8005534 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800552e:	7b3b      	ldrb	r3, [r7, #12]
 8005530:	2b01      	cmp	r3, #1
 8005532:	d001      	beq.n	8005538 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e055      	b.n	80055e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2202      	movs	r2, #2
 800553c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2202      	movs	r2, #2
 8005544:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005548:	e01d      	b.n	8005586 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800554a:	7bfb      	ldrb	r3, [r7, #15]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d108      	bne.n	8005562 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005550:	7bbb      	ldrb	r3, [r7, #14]
 8005552:	2b01      	cmp	r3, #1
 8005554:	d105      	bne.n	8005562 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005556:	7b7b      	ldrb	r3, [r7, #13]
 8005558:	2b01      	cmp	r3, #1
 800555a:	d102      	bne.n	8005562 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800555c:	7b3b      	ldrb	r3, [r7, #12]
 800555e:	2b01      	cmp	r3, #1
 8005560:	d001      	beq.n	8005566 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e03e      	b.n	80055e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2202      	movs	r2, #2
 800556a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2202      	movs	r2, #2
 8005572:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2202      	movs	r2, #2
 800557a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2202      	movs	r2, #2
 8005582:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d003      	beq.n	8005594 <HAL_TIM_Encoder_Start+0xc4>
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	2b04      	cmp	r3, #4
 8005590:	d008      	beq.n	80055a4 <HAL_TIM_Encoder_Start+0xd4>
 8005592:	e00f      	b.n	80055b4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2201      	movs	r2, #1
 800559a:	2100      	movs	r1, #0
 800559c:	4618      	mov	r0, r3
 800559e:	f000 fb05 	bl	8005bac <TIM_CCxChannelCmd>
      break;
 80055a2:	e016      	b.n	80055d2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2201      	movs	r2, #1
 80055aa:	2104      	movs	r1, #4
 80055ac:	4618      	mov	r0, r3
 80055ae:	f000 fafd 	bl	8005bac <TIM_CCxChannelCmd>
      break;
 80055b2:	e00e      	b.n	80055d2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2201      	movs	r2, #1
 80055ba:	2100      	movs	r1, #0
 80055bc:	4618      	mov	r0, r3
 80055be:	f000 faf5 	bl	8005bac <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2201      	movs	r2, #1
 80055c8:	2104      	movs	r1, #4
 80055ca:	4618      	mov	r0, r3
 80055cc:	f000 faee 	bl	8005bac <TIM_CCxChannelCmd>
      break;
 80055d0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f042 0201 	orr.w	r2, r2, #1
 80055e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	691b      	ldr	r3, [r3, #16]
 8005602:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	f003 0302 	and.w	r3, r3, #2
 800560a:	2b00      	cmp	r3, #0
 800560c:	d020      	beq.n	8005650 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f003 0302 	and.w	r3, r3, #2
 8005614:	2b00      	cmp	r3, #0
 8005616:	d01b      	beq.n	8005650 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f06f 0202 	mvn.w	r2, #2
 8005620:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	f003 0303 	and.w	r3, r3, #3
 8005632:	2b00      	cmp	r3, #0
 8005634:	d003      	beq.n	800563e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 f998 	bl	800596c <HAL_TIM_IC_CaptureCallback>
 800563c:	e005      	b.n	800564a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 f98b 	bl	800595a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 f99a 	bl	800597e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	f003 0304 	and.w	r3, r3, #4
 8005656:	2b00      	cmp	r3, #0
 8005658:	d020      	beq.n	800569c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f003 0304 	and.w	r3, r3, #4
 8005660:	2b00      	cmp	r3, #0
 8005662:	d01b      	beq.n	800569c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f06f 0204 	mvn.w	r2, #4
 800566c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2202      	movs	r2, #2
 8005672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	699b      	ldr	r3, [r3, #24]
 800567a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800567e:	2b00      	cmp	r3, #0
 8005680:	d003      	beq.n	800568a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 f972 	bl	800596c <HAL_TIM_IC_CaptureCallback>
 8005688:	e005      	b.n	8005696 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 f965 	bl	800595a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f000 f974 	bl	800597e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	f003 0308 	and.w	r3, r3, #8
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d020      	beq.n	80056e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f003 0308 	and.w	r3, r3, #8
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d01b      	beq.n	80056e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f06f 0208 	mvn.w	r2, #8
 80056b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2204      	movs	r2, #4
 80056be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	69db      	ldr	r3, [r3, #28]
 80056c6:	f003 0303 	and.w	r3, r3, #3
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d003      	beq.n	80056d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 f94c 	bl	800596c <HAL_TIM_IC_CaptureCallback>
 80056d4:	e005      	b.n	80056e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f93f 	bl	800595a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 f94e 	bl	800597e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	f003 0310 	and.w	r3, r3, #16
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d020      	beq.n	8005734 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f003 0310 	and.w	r3, r3, #16
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d01b      	beq.n	8005734 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f06f 0210 	mvn.w	r2, #16
 8005704:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2208      	movs	r2, #8
 800570a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	69db      	ldr	r3, [r3, #28]
 8005712:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f000 f926 	bl	800596c <HAL_TIM_IC_CaptureCallback>
 8005720:	e005      	b.n	800572e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f919 	bl	800595a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 f928 	bl	800597e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00c      	beq.n	8005758 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f003 0301 	and.w	r3, r3, #1
 8005744:	2b00      	cmp	r3, #0
 8005746:	d007      	beq.n	8005758 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f06f 0201 	mvn.w	r2, #1
 8005750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f7fa fd7e 	bl	8000254 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800575e:	2b00      	cmp	r3, #0
 8005760:	d00c      	beq.n	800577c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005768:	2b00      	cmp	r3, #0
 800576a:	d007      	beq.n	800577c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f000 faa3 	bl	8005cc2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005782:	2b00      	cmp	r3, #0
 8005784:	d00c      	beq.n	80057a0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800578c:	2b00      	cmp	r3, #0
 800578e:	d007      	beq.n	80057a0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f8f8 	bl	8005990 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	f003 0320 	and.w	r3, r3, #32
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00c      	beq.n	80057c4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f003 0320 	and.w	r3, r3, #32
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d007      	beq.n	80057c4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f06f 0220 	mvn.w	r2, #32
 80057bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 fa76 	bl	8005cb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057c4:	bf00      	nop
 80057c6:	3710      	adds	r7, #16
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}

080057cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057d6:	2300      	movs	r3, #0
 80057d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d101      	bne.n	80057e8 <HAL_TIM_ConfigClockSource+0x1c>
 80057e4:	2302      	movs	r3, #2
 80057e6:	e0b4      	b.n	8005952 <HAL_TIM_ConfigClockSource+0x186>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005806:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800580e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68ba      	ldr	r2, [r7, #8]
 8005816:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005820:	d03e      	beq.n	80058a0 <HAL_TIM_ConfigClockSource+0xd4>
 8005822:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005826:	f200 8087 	bhi.w	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 800582a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800582e:	f000 8086 	beq.w	800593e <HAL_TIM_ConfigClockSource+0x172>
 8005832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005836:	d87f      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005838:	2b70      	cmp	r3, #112	@ 0x70
 800583a:	d01a      	beq.n	8005872 <HAL_TIM_ConfigClockSource+0xa6>
 800583c:	2b70      	cmp	r3, #112	@ 0x70
 800583e:	d87b      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005840:	2b60      	cmp	r3, #96	@ 0x60
 8005842:	d050      	beq.n	80058e6 <HAL_TIM_ConfigClockSource+0x11a>
 8005844:	2b60      	cmp	r3, #96	@ 0x60
 8005846:	d877      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005848:	2b50      	cmp	r3, #80	@ 0x50
 800584a:	d03c      	beq.n	80058c6 <HAL_TIM_ConfigClockSource+0xfa>
 800584c:	2b50      	cmp	r3, #80	@ 0x50
 800584e:	d873      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005850:	2b40      	cmp	r3, #64	@ 0x40
 8005852:	d058      	beq.n	8005906 <HAL_TIM_ConfigClockSource+0x13a>
 8005854:	2b40      	cmp	r3, #64	@ 0x40
 8005856:	d86f      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005858:	2b30      	cmp	r3, #48	@ 0x30
 800585a:	d064      	beq.n	8005926 <HAL_TIM_ConfigClockSource+0x15a>
 800585c:	2b30      	cmp	r3, #48	@ 0x30
 800585e:	d86b      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005860:	2b20      	cmp	r3, #32
 8005862:	d060      	beq.n	8005926 <HAL_TIM_ConfigClockSource+0x15a>
 8005864:	2b20      	cmp	r3, #32
 8005866:	d867      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005868:	2b00      	cmp	r3, #0
 800586a:	d05c      	beq.n	8005926 <HAL_TIM_ConfigClockSource+0x15a>
 800586c:	2b10      	cmp	r3, #16
 800586e:	d05a      	beq.n	8005926 <HAL_TIM_ConfigClockSource+0x15a>
 8005870:	e062      	b.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005882:	f000 f974 	bl	8005b6e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005894:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68ba      	ldr	r2, [r7, #8]
 800589c:	609a      	str	r2, [r3, #8]
      break;
 800589e:	e04f      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058b0:	f000 f95d 	bl	8005b6e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689a      	ldr	r2, [r3, #8]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80058c2:	609a      	str	r2, [r3, #8]
      break;
 80058c4:	e03c      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058d2:	461a      	mov	r2, r3
 80058d4:	f000 f8d4 	bl	8005a80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2150      	movs	r1, #80	@ 0x50
 80058de:	4618      	mov	r0, r3
 80058e0:	f000 f92b 	bl	8005b3a <TIM_ITRx_SetConfig>
      break;
 80058e4:	e02c      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058f2:	461a      	mov	r2, r3
 80058f4:	f000 f8f2 	bl	8005adc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2160      	movs	r1, #96	@ 0x60
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 f91b 	bl	8005b3a <TIM_ITRx_SetConfig>
      break;
 8005904:	e01c      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005912:	461a      	mov	r2, r3
 8005914:	f000 f8b4 	bl	8005a80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	2140      	movs	r1, #64	@ 0x40
 800591e:	4618      	mov	r0, r3
 8005920:	f000 f90b 	bl	8005b3a <TIM_ITRx_SetConfig>
      break;
 8005924:	e00c      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4619      	mov	r1, r3
 8005930:	4610      	mov	r0, r2
 8005932:	f000 f902 	bl	8005b3a <TIM_ITRx_SetConfig>
      break;
 8005936:	e003      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	73fb      	strb	r3, [r7, #15]
      break;
 800593c:	e000      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800593e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005950:	7bfb      	ldrb	r3, [r7, #15]
}
 8005952:	4618      	mov	r0, r3
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}

0800595a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800595a:	b480      	push	{r7}
 800595c:	b083      	sub	sp, #12
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005962:	bf00      	nop
 8005964:	370c      	adds	r7, #12
 8005966:	46bd      	mov	sp, r7
 8005968:	bc80      	pop	{r7}
 800596a:	4770      	bx	lr

0800596c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005974:	bf00      	nop
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	bc80      	pop	{r7}
 800597c:	4770      	bx	lr

0800597e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800597e:	b480      	push	{r7}
 8005980:	b083      	sub	sp, #12
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005986:	bf00      	nop
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	bc80      	pop	{r7}
 800598e:	4770      	bx	lr

08005990 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005998:	bf00      	nop
 800599a:	370c      	adds	r7, #12
 800599c:	46bd      	mov	sp, r7
 800599e:	bc80      	pop	{r7}
 80059a0:	4770      	bx	lr
	...

080059a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a2f      	ldr	r2, [pc, #188]	@ (8005a74 <TIM_Base_SetConfig+0xd0>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d00b      	beq.n	80059d4 <TIM_Base_SetConfig+0x30>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059c2:	d007      	beq.n	80059d4 <TIM_Base_SetConfig+0x30>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4a2c      	ldr	r2, [pc, #176]	@ (8005a78 <TIM_Base_SetConfig+0xd4>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d003      	beq.n	80059d4 <TIM_Base_SetConfig+0x30>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a2b      	ldr	r2, [pc, #172]	@ (8005a7c <TIM_Base_SetConfig+0xd8>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d108      	bne.n	80059e6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	68fa      	ldr	r2, [r7, #12]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a22      	ldr	r2, [pc, #136]	@ (8005a74 <TIM_Base_SetConfig+0xd0>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d00b      	beq.n	8005a06 <TIM_Base_SetConfig+0x62>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059f4:	d007      	beq.n	8005a06 <TIM_Base_SetConfig+0x62>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a1f      	ldr	r2, [pc, #124]	@ (8005a78 <TIM_Base_SetConfig+0xd4>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d003      	beq.n	8005a06 <TIM_Base_SetConfig+0x62>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a1e      	ldr	r2, [pc, #120]	@ (8005a7c <TIM_Base_SetConfig+0xd8>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d108      	bne.n	8005a18 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	695b      	ldr	r3, [r3, #20]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	689a      	ldr	r2, [r3, #8]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a0d      	ldr	r2, [pc, #52]	@ (8005a74 <TIM_Base_SetConfig+0xd0>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d103      	bne.n	8005a4c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	691a      	ldr	r2, [r3, #16]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	f003 0301 	and.w	r3, r3, #1
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d005      	beq.n	8005a6a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	f023 0201 	bic.w	r2, r3, #1
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	611a      	str	r2, [r3, #16]
  }
}
 8005a6a:	bf00      	nop
 8005a6c:	3714      	adds	r7, #20
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bc80      	pop	{r7}
 8005a72:	4770      	bx	lr
 8005a74:	40012c00 	.word	0x40012c00
 8005a78:	40000400 	.word	0x40000400
 8005a7c:	40000800 	.word	0x40000800

08005a80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b087      	sub	sp, #28
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6a1b      	ldr	r3, [r3, #32]
 8005a90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	6a1b      	ldr	r3, [r3, #32]
 8005a96:	f023 0201 	bic.w	r2, r3, #1
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	699b      	ldr	r3, [r3, #24]
 8005aa2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005aaa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	011b      	lsls	r3, r3, #4
 8005ab0:	693a      	ldr	r2, [r7, #16]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	f023 030a 	bic.w	r3, r3, #10
 8005abc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	693a      	ldr	r2, [r7, #16]
 8005aca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	697a      	ldr	r2, [r7, #20]
 8005ad0:	621a      	str	r2, [r3, #32]
}
 8005ad2:	bf00      	nop
 8005ad4:	371c      	adds	r7, #28
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bc80      	pop	{r7}
 8005ada:	4770      	bx	lr

08005adc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b087      	sub	sp, #28
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6a1b      	ldr	r3, [r3, #32]
 8005aec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6a1b      	ldr	r3, [r3, #32]
 8005af2:	f023 0210 	bic.w	r2, r3, #16
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	031b      	lsls	r3, r3, #12
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005b18:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	011b      	lsls	r3, r3, #4
 8005b1e:	697a      	ldr	r2, [r7, #20]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	693a      	ldr	r2, [r7, #16]
 8005b28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	697a      	ldr	r2, [r7, #20]
 8005b2e:	621a      	str	r2, [r3, #32]
}
 8005b30:	bf00      	nop
 8005b32:	371c      	adds	r7, #28
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bc80      	pop	{r7}
 8005b38:	4770      	bx	lr

08005b3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b3a:	b480      	push	{r7}
 8005b3c:	b085      	sub	sp, #20
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	6078      	str	r0, [r7, #4]
 8005b42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b52:	683a      	ldr	r2, [r7, #0]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	f043 0307 	orr.w	r3, r3, #7
 8005b5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	68fa      	ldr	r2, [r7, #12]
 8005b62:	609a      	str	r2, [r3, #8]
}
 8005b64:	bf00      	nop
 8005b66:	3714      	adds	r7, #20
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bc80      	pop	{r7}
 8005b6c:	4770      	bx	lr

08005b6e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b6e:	b480      	push	{r7}
 8005b70:	b087      	sub	sp, #28
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	60f8      	str	r0, [r7, #12]
 8005b76:	60b9      	str	r1, [r7, #8]
 8005b78:	607a      	str	r2, [r7, #4]
 8005b7a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b88:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	021a      	lsls	r2, r3, #8
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	431a      	orrs	r2, r3
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	697a      	ldr	r2, [r7, #20]
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	697a      	ldr	r2, [r7, #20]
 8005ba0:	609a      	str	r2, [r3, #8]
}
 8005ba2:	bf00      	nop
 8005ba4:	371c      	adds	r7, #28
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bc80      	pop	{r7}
 8005baa:	4770      	bx	lr

08005bac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b087      	sub	sp, #28
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	f003 031f 	and.w	r3, r3, #31
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	6a1a      	ldr	r2, [r3, #32]
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	43db      	mvns	r3, r3
 8005bce:	401a      	ands	r2, r3
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	6a1a      	ldr	r2, [r3, #32]
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	f003 031f 	and.w	r3, r3, #31
 8005bde:	6879      	ldr	r1, [r7, #4]
 8005be0:	fa01 f303 	lsl.w	r3, r1, r3
 8005be4:	431a      	orrs	r2, r3
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	621a      	str	r2, [r3, #32]
}
 8005bea:	bf00      	nop
 8005bec:	371c      	adds	r7, #28
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bc80      	pop	{r7}
 8005bf2:	4770      	bx	lr

08005bf4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b085      	sub	sp, #20
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d101      	bne.n	8005c0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c08:	2302      	movs	r3, #2
 8005c0a:	e046      	b.n	8005c9a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2202      	movs	r2, #2
 8005c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	68fa      	ldr	r2, [r7, #12]
 8005c44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a16      	ldr	r2, [pc, #88]	@ (8005ca4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d00e      	beq.n	8005c6e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c58:	d009      	beq.n	8005c6e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a12      	ldr	r2, [pc, #72]	@ (8005ca8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d004      	beq.n	8005c6e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a10      	ldr	r2, [pc, #64]	@ (8005cac <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d10c      	bne.n	8005c88 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	68ba      	ldr	r2, [r7, #8]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	68ba      	ldr	r2, [r7, #8]
 8005c86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3714      	adds	r7, #20
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bc80      	pop	{r7}
 8005ca2:	4770      	bx	lr
 8005ca4:	40012c00 	.word	0x40012c00
 8005ca8:	40000400 	.word	0x40000400
 8005cac:	40000800 	.word	0x40000800

08005cb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005cb8:	bf00      	nop
 8005cba:	370c      	adds	r7, #12
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bc80      	pop	{r7}
 8005cc0:	4770      	bx	lr

08005cc2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005cc2:	b480      	push	{r7}
 8005cc4:	b083      	sub	sp, #12
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cca:	bf00      	nop
 8005ccc:	370c      	adds	r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bc80      	pop	{r7}
 8005cd2:	4770      	bx	lr

08005cd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b082      	sub	sp, #8
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d101      	bne.n	8005ce6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e042      	b.n	8005d6c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d106      	bne.n	8005d00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f7fb f8e0 	bl	8000ec0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2224      	movs	r2, #36	@ 0x24
 8005d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68da      	ldr	r2, [r3, #12]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f000 fdb7 	bl	800688c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	691a      	ldr	r2, [r3, #16]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	695a      	ldr	r2, [r3, #20]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	68da      	ldr	r2, [r3, #12]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2200      	movs	r2, #0
 8005d52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2220      	movs	r2, #32
 8005d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2220      	movs	r2, #32
 8005d60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005d6a:	2300      	movs	r3, #0
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3708      	adds	r7, #8
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b08a      	sub	sp, #40	@ 0x28
 8005d78:	af02      	add	r7, sp, #8
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	60b9      	str	r1, [r7, #8]
 8005d7e:	603b      	str	r3, [r7, #0]
 8005d80:	4613      	mov	r3, r2
 8005d82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d84:	2300      	movs	r3, #0
 8005d86:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	2b20      	cmp	r3, #32
 8005d92:	d175      	bne.n	8005e80 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d002      	beq.n	8005da0 <HAL_UART_Transmit+0x2c>
 8005d9a:	88fb      	ldrh	r3, [r7, #6]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d101      	bne.n	8005da4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	e06e      	b.n	8005e82 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	2200      	movs	r2, #0
 8005da8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2221      	movs	r2, #33	@ 0x21
 8005dae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005db2:	f7fc ffa1 	bl	8002cf8 <HAL_GetTick>
 8005db6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	88fa      	ldrh	r2, [r7, #6]
 8005dbc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	88fa      	ldrh	r2, [r7, #6]
 8005dc2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dcc:	d108      	bne.n	8005de0 <HAL_UART_Transmit+0x6c>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	691b      	ldr	r3, [r3, #16]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d104      	bne.n	8005de0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	61bb      	str	r3, [r7, #24]
 8005dde:	e003      	b.n	8005de8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005de4:	2300      	movs	r3, #0
 8005de6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005de8:	e02e      	b.n	8005e48 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	9300      	str	r3, [sp, #0]
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	2200      	movs	r2, #0
 8005df2:	2180      	movs	r1, #128	@ 0x80
 8005df4:	68f8      	ldr	r0, [r7, #12]
 8005df6:	f000 fb1c 	bl	8006432 <UART_WaitOnFlagUntilTimeout>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d005      	beq.n	8005e0c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2220      	movs	r2, #32
 8005e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005e08:	2303      	movs	r3, #3
 8005e0a:	e03a      	b.n	8005e82 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d10b      	bne.n	8005e2a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e12:	69bb      	ldr	r3, [r7, #24]
 8005e14:	881b      	ldrh	r3, [r3, #0]
 8005e16:	461a      	mov	r2, r3
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e20:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	3302      	adds	r3, #2
 8005e26:	61bb      	str	r3, [r7, #24]
 8005e28:	e007      	b.n	8005e3a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	781a      	ldrb	r2, [r3, #0]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	3301      	adds	r3, #1
 8005e38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	3b01      	subs	r3, #1
 8005e42:	b29a      	uxth	r2, r3
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d1cb      	bne.n	8005dea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	9300      	str	r3, [sp, #0]
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	2140      	movs	r1, #64	@ 0x40
 8005e5c:	68f8      	ldr	r0, [r7, #12]
 8005e5e:	f000 fae8 	bl	8006432 <UART_WaitOnFlagUntilTimeout>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d005      	beq.n	8005e74 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2220      	movs	r2, #32
 8005e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e006      	b.n	8005e82 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2220      	movs	r2, #32
 8005e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	e000      	b.n	8005e82 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005e80:	2302      	movs	r3, #2
  }
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3720      	adds	r7, #32
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}

08005e8a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b084      	sub	sp, #16
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	60f8      	str	r0, [r7, #12]
 8005e92:	60b9      	str	r1, [r7, #8]
 8005e94:	4613      	mov	r3, r2
 8005e96:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	2b20      	cmp	r3, #32
 8005ea2:	d112      	bne.n	8005eca <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d002      	beq.n	8005eb0 <HAL_UART_Receive_IT+0x26>
 8005eaa:	88fb      	ldrh	r3, [r7, #6]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d101      	bne.n	8005eb4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e00b      	b.n	8005ecc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005eba:	88fb      	ldrh	r3, [r7, #6]
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	68b9      	ldr	r1, [r7, #8]
 8005ec0:	68f8      	ldr	r0, [r7, #12]
 8005ec2:	f000 fb0f 	bl	80064e4 <UART_Start_Receive_IT>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	e000      	b.n	8005ecc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005eca:	2302      	movs	r3, #2
  }
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3710      	adds	r7, #16
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b0ba      	sub	sp, #232	@ 0xe8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005efa:	2300      	movs	r3, #0
 8005efc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005f00:	2300      	movs	r3, #0
 8005f02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f0a:	f003 030f 	and.w	r3, r3, #15
 8005f0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005f12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10f      	bne.n	8005f3a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f1e:	f003 0320 	and.w	r3, r3, #32
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d009      	beq.n	8005f3a <HAL_UART_IRQHandler+0x66>
 8005f26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f2a:	f003 0320 	and.w	r3, r3, #32
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d003      	beq.n	8005f3a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f000 fbec 	bl	8006710 <UART_Receive_IT>
      return;
 8005f38:	e25b      	b.n	80063f2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005f3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	f000 80de 	beq.w	8006100 <HAL_UART_IRQHandler+0x22c>
 8005f44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f48:	f003 0301 	and.w	r3, r3, #1
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d106      	bne.n	8005f5e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005f50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f54:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	f000 80d1 	beq.w	8006100 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f62:	f003 0301 	and.w	r3, r3, #1
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00b      	beq.n	8005f82 <HAL_UART_IRQHandler+0xae>
 8005f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d005      	beq.n	8005f82 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7a:	f043 0201 	orr.w	r2, r3, #1
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f86:	f003 0304 	and.w	r3, r3, #4
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d00b      	beq.n	8005fa6 <HAL_UART_IRQHandler+0xd2>
 8005f8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d005      	beq.n	8005fa6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f9e:	f043 0202 	orr.w	r2, r3, #2
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005faa:	f003 0302 	and.w	r3, r3, #2
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00b      	beq.n	8005fca <HAL_UART_IRQHandler+0xf6>
 8005fb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fb6:	f003 0301 	and.w	r3, r3, #1
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d005      	beq.n	8005fca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fc2:	f043 0204 	orr.w	r2, r3, #4
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005fca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fce:	f003 0308 	and.w	r3, r3, #8
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d011      	beq.n	8005ffa <HAL_UART_IRQHandler+0x126>
 8005fd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fda:	f003 0320 	and.w	r3, r3, #32
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d105      	bne.n	8005fee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005fe2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fe6:	f003 0301 	and.w	r3, r3, #1
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d005      	beq.n	8005ffa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ff2:	f043 0208 	orr.w	r2, r3, #8
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	f000 81f2 	beq.w	80063e8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006004:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006008:	f003 0320 	and.w	r3, r3, #32
 800600c:	2b00      	cmp	r3, #0
 800600e:	d008      	beq.n	8006022 <HAL_UART_IRQHandler+0x14e>
 8006010:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006014:	f003 0320 	and.w	r3, r3, #32
 8006018:	2b00      	cmp	r3, #0
 800601a:	d002      	beq.n	8006022 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f000 fb77 	bl	8006710 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	695b      	ldr	r3, [r3, #20]
 8006028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800602c:	2b00      	cmp	r3, #0
 800602e:	bf14      	ite	ne
 8006030:	2301      	movne	r3, #1
 8006032:	2300      	moveq	r3, #0
 8006034:	b2db      	uxtb	r3, r3
 8006036:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800603e:	f003 0308 	and.w	r3, r3, #8
 8006042:	2b00      	cmp	r3, #0
 8006044:	d103      	bne.n	800604e <HAL_UART_IRQHandler+0x17a>
 8006046:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800604a:	2b00      	cmp	r3, #0
 800604c:	d04f      	beq.n	80060ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f000 fa81 	bl	8006556 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800605e:	2b00      	cmp	r3, #0
 8006060:	d041      	beq.n	80060e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	3314      	adds	r3, #20
 8006068:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006070:	e853 3f00 	ldrex	r3, [r3]
 8006074:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006078:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800607c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006080:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	3314      	adds	r3, #20
 800608a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800608e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006092:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006096:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800609a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800609e:	e841 2300 	strex	r3, r2, [r1]
 80060a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80060a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1d9      	bne.n	8006062 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d013      	beq.n	80060de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060ba:	4a7e      	ldr	r2, [pc, #504]	@ (80062b4 <HAL_UART_IRQHandler+0x3e0>)
 80060bc:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7fd fc16 	bl	80038f4 <HAL_DMA_Abort_IT>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d016      	beq.n	80060fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060d4:	687a      	ldr	r2, [r7, #4]
 80060d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80060d8:	4610      	mov	r0, r2
 80060da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060dc:	e00e      	b.n	80060fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 f993 	bl	800640a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060e4:	e00a      	b.n	80060fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 f98f 	bl	800640a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060ec:	e006      	b.n	80060fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 f98b 	bl	800640a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80060fa:	e175      	b.n	80063e8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060fc:	bf00      	nop
    return;
 80060fe:	e173      	b.n	80063e8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006104:	2b01      	cmp	r3, #1
 8006106:	f040 814f 	bne.w	80063a8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800610a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800610e:	f003 0310 	and.w	r3, r3, #16
 8006112:	2b00      	cmp	r3, #0
 8006114:	f000 8148 	beq.w	80063a8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800611c:	f003 0310 	and.w	r3, r3, #16
 8006120:	2b00      	cmp	r3, #0
 8006122:	f000 8141 	beq.w	80063a8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006126:	2300      	movs	r3, #0
 8006128:	60bb      	str	r3, [r7, #8]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	60bb      	str	r3, [r7, #8]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	60bb      	str	r3, [r7, #8]
 800613a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	695b      	ldr	r3, [r3, #20]
 8006142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006146:	2b00      	cmp	r3, #0
 8006148:	f000 80b6 	beq.w	80062b8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006158:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800615c:	2b00      	cmp	r3, #0
 800615e:	f000 8145 	beq.w	80063ec <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006166:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800616a:	429a      	cmp	r2, r3
 800616c:	f080 813e 	bcs.w	80063ec <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006176:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800617c:	699b      	ldr	r3, [r3, #24]
 800617e:	2b20      	cmp	r3, #32
 8006180:	f000 8088 	beq.w	8006294 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	330c      	adds	r3, #12
 800618a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800618e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006192:	e853 3f00 	ldrex	r3, [r3]
 8006196:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800619a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800619e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061a2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	330c      	adds	r3, #12
 80061ac:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80061b0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80061b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80061bc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80061c0:	e841 2300 	strex	r3, r2, [r1]
 80061c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80061c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1d9      	bne.n	8006184 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	3314      	adds	r3, #20
 80061d6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80061da:	e853 3f00 	ldrex	r3, [r3]
 80061de:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80061e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80061e2:	f023 0301 	bic.w	r3, r3, #1
 80061e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	3314      	adds	r3, #20
 80061f0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80061f4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80061f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fa:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80061fc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006200:	e841 2300 	strex	r3, r2, [r1]
 8006204:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006206:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006208:	2b00      	cmp	r3, #0
 800620a:	d1e1      	bne.n	80061d0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	3314      	adds	r3, #20
 8006212:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006214:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006216:	e853 3f00 	ldrex	r3, [r3]
 800621a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800621c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800621e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006222:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	3314      	adds	r3, #20
 800622c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006230:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006232:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006234:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006236:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006238:	e841 2300 	strex	r3, r2, [r1]
 800623c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800623e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006240:	2b00      	cmp	r3, #0
 8006242:	d1e3      	bne.n	800620c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2220      	movs	r2, #32
 8006248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	330c      	adds	r3, #12
 8006258:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800625a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800625c:	e853 3f00 	ldrex	r3, [r3]
 8006260:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006262:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006264:	f023 0310 	bic.w	r3, r3, #16
 8006268:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	330c      	adds	r3, #12
 8006272:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006276:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006278:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800627a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800627c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800627e:	e841 2300 	strex	r3, r2, [r1]
 8006282:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006284:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006286:	2b00      	cmp	r3, #0
 8006288:	d1e3      	bne.n	8006252 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800628e:	4618      	mov	r0, r3
 8006290:	f7fd faf4 	bl	800387c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2202      	movs	r2, #2
 8006298:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062a2:	b29b      	uxth	r3, r3
 80062a4:	1ad3      	subs	r3, r2, r3
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	4619      	mov	r1, r3
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f000 f8b6 	bl	800641c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80062b0:	e09c      	b.n	80063ec <HAL_UART_IRQHandler+0x518>
 80062b2:	bf00      	nop
 80062b4:	0800661b 	.word	0x0800661b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	1ad3      	subs	r3, r2, r3
 80062c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f000 808e 	beq.w	80063f0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80062d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80062d8:	2b00      	cmp	r3, #0
 80062da:	f000 8089 	beq.w	80063f0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	330c      	adds	r3, #12
 80062e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062e8:	e853 3f00 	ldrex	r3, [r3]
 80062ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80062ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	330c      	adds	r3, #12
 80062fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006302:	647a      	str	r2, [r7, #68]	@ 0x44
 8006304:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006306:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006308:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800630a:	e841 2300 	strex	r3, r2, [r1]
 800630e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006312:	2b00      	cmp	r3, #0
 8006314:	d1e3      	bne.n	80062de <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	3314      	adds	r3, #20
 800631c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800631e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006320:	e853 3f00 	ldrex	r3, [r3]
 8006324:	623b      	str	r3, [r7, #32]
   return(result);
 8006326:	6a3b      	ldr	r3, [r7, #32]
 8006328:	f023 0301 	bic.w	r3, r3, #1
 800632c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	3314      	adds	r3, #20
 8006336:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800633a:	633a      	str	r2, [r7, #48]	@ 0x30
 800633c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006340:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006342:	e841 2300 	strex	r3, r2, [r1]
 8006346:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800634a:	2b00      	cmp	r3, #0
 800634c:	d1e3      	bne.n	8006316 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2220      	movs	r2, #32
 8006352:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	330c      	adds	r3, #12
 8006362:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	e853 3f00 	ldrex	r3, [r3]
 800636a:	60fb      	str	r3, [r7, #12]
   return(result);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f023 0310 	bic.w	r3, r3, #16
 8006372:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	330c      	adds	r3, #12
 800637c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006380:	61fa      	str	r2, [r7, #28]
 8006382:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006384:	69b9      	ldr	r1, [r7, #24]
 8006386:	69fa      	ldr	r2, [r7, #28]
 8006388:	e841 2300 	strex	r3, r2, [r1]
 800638c:	617b      	str	r3, [r7, #20]
   return(result);
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d1e3      	bne.n	800635c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2202      	movs	r2, #2
 8006398:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800639a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800639e:	4619      	mov	r1, r3
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f000 f83b 	bl	800641c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80063a6:	e023      	b.n	80063f0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d009      	beq.n	80063c8 <HAL_UART_IRQHandler+0x4f4>
 80063b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d003      	beq.n	80063c8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 f93e 	bl	8006642 <UART_Transmit_IT>
    return;
 80063c6:	e014      	b.n	80063f2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d00e      	beq.n	80063f2 <HAL_UART_IRQHandler+0x51e>
 80063d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d008      	beq.n	80063f2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 f97d 	bl	80066e0 <UART_EndTransmit_IT>
    return;
 80063e6:	e004      	b.n	80063f2 <HAL_UART_IRQHandler+0x51e>
    return;
 80063e8:	bf00      	nop
 80063ea:	e002      	b.n	80063f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80063ec:	bf00      	nop
 80063ee:	e000      	b.n	80063f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80063f0:	bf00      	nop
  }
}
 80063f2:	37e8      	adds	r7, #232	@ 0xe8
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006400:	bf00      	nop
 8006402:	370c      	adds	r7, #12
 8006404:	46bd      	mov	sp, r7
 8006406:	bc80      	pop	{r7}
 8006408:	4770      	bx	lr

0800640a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800640a:	b480      	push	{r7}
 800640c:	b083      	sub	sp, #12
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006412:	bf00      	nop
 8006414:	370c      	adds	r7, #12
 8006416:	46bd      	mov	sp, r7
 8006418:	bc80      	pop	{r7}
 800641a:	4770      	bx	lr

0800641c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	460b      	mov	r3, r1
 8006426:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006428:	bf00      	nop
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	bc80      	pop	{r7}
 8006430:	4770      	bx	lr

08006432 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006432:	b580      	push	{r7, lr}
 8006434:	b086      	sub	sp, #24
 8006436:	af00      	add	r7, sp, #0
 8006438:	60f8      	str	r0, [r7, #12]
 800643a:	60b9      	str	r1, [r7, #8]
 800643c:	603b      	str	r3, [r7, #0]
 800643e:	4613      	mov	r3, r2
 8006440:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006442:	e03b      	b.n	80064bc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006444:	6a3b      	ldr	r3, [r7, #32]
 8006446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800644a:	d037      	beq.n	80064bc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800644c:	f7fc fc54 	bl	8002cf8 <HAL_GetTick>
 8006450:	4602      	mov	r2, r0
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	6a3a      	ldr	r2, [r7, #32]
 8006458:	429a      	cmp	r2, r3
 800645a:	d302      	bcc.n	8006462 <UART_WaitOnFlagUntilTimeout+0x30>
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d101      	bne.n	8006466 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006462:	2303      	movs	r3, #3
 8006464:	e03a      	b.n	80064dc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	f003 0304 	and.w	r3, r3, #4
 8006470:	2b00      	cmp	r3, #0
 8006472:	d023      	beq.n	80064bc <UART_WaitOnFlagUntilTimeout+0x8a>
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	2b80      	cmp	r3, #128	@ 0x80
 8006478:	d020      	beq.n	80064bc <UART_WaitOnFlagUntilTimeout+0x8a>
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	2b40      	cmp	r3, #64	@ 0x40
 800647e:	d01d      	beq.n	80064bc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f003 0308 	and.w	r3, r3, #8
 800648a:	2b08      	cmp	r3, #8
 800648c:	d116      	bne.n	80064bc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800648e:	2300      	movs	r3, #0
 8006490:	617b      	str	r3, [r7, #20]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	617b      	str	r3, [r7, #20]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	617b      	str	r3, [r7, #20]
 80064a2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064a4:	68f8      	ldr	r0, [r7, #12]
 80064a6:	f000 f856 	bl	8006556 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2208      	movs	r2, #8
 80064ae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	e00f      	b.n	80064dc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	4013      	ands	r3, r2
 80064c6:	68ba      	ldr	r2, [r7, #8]
 80064c8:	429a      	cmp	r2, r3
 80064ca:	bf0c      	ite	eq
 80064cc:	2301      	moveq	r3, #1
 80064ce:	2300      	movne	r3, #0
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	461a      	mov	r2, r3
 80064d4:	79fb      	ldrb	r3, [r7, #7]
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d0b4      	beq.n	8006444 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064da:	2300      	movs	r3, #0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3718      	adds	r7, #24
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	4613      	mov	r3, r2
 80064f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	68ba      	ldr	r2, [r7, #8]
 80064f6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	88fa      	ldrh	r2, [r7, #6]
 80064fc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	88fa      	ldrh	r2, [r7, #6]
 8006502:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2200      	movs	r2, #0
 8006508:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2222      	movs	r2, #34	@ 0x22
 800650e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d007      	beq.n	800652a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	68da      	ldr	r2, [r3, #12]
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006528:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	695a      	ldr	r2, [r3, #20]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f042 0201 	orr.w	r2, r2, #1
 8006538:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68da      	ldr	r2, [r3, #12]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f042 0220 	orr.w	r2, r2, #32
 8006548:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800654a:	2300      	movs	r3, #0
}
 800654c:	4618      	mov	r0, r3
 800654e:	3714      	adds	r7, #20
 8006550:	46bd      	mov	sp, r7
 8006552:	bc80      	pop	{r7}
 8006554:	4770      	bx	lr

08006556 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006556:	b480      	push	{r7}
 8006558:	b095      	sub	sp, #84	@ 0x54
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	330c      	adds	r3, #12
 8006564:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006566:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006568:	e853 3f00 	ldrex	r3, [r3]
 800656c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800656e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006570:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006574:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	330c      	adds	r3, #12
 800657c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800657e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006580:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006582:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006584:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006586:	e841 2300 	strex	r3, r2, [r1]
 800658a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800658c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1e5      	bne.n	800655e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	3314      	adds	r3, #20
 8006598:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659a:	6a3b      	ldr	r3, [r7, #32]
 800659c:	e853 3f00 	ldrex	r3, [r3]
 80065a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80065a2:	69fb      	ldr	r3, [r7, #28]
 80065a4:	f023 0301 	bic.w	r3, r3, #1
 80065a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	3314      	adds	r3, #20
 80065b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065ba:	e841 2300 	strex	r3, r2, [r1]
 80065be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80065c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1e5      	bne.n	8006592 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d119      	bne.n	8006602 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	330c      	adds	r3, #12
 80065d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	e853 3f00 	ldrex	r3, [r3]
 80065dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	f023 0310 	bic.w	r3, r3, #16
 80065e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	330c      	adds	r3, #12
 80065ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065ee:	61ba      	str	r2, [r7, #24]
 80065f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f2:	6979      	ldr	r1, [r7, #20]
 80065f4:	69ba      	ldr	r2, [r7, #24]
 80065f6:	e841 2300 	strex	r3, r2, [r1]
 80065fa:	613b      	str	r3, [r7, #16]
   return(result);
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1e5      	bne.n	80065ce <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2220      	movs	r2, #32
 8006606:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006610:	bf00      	nop
 8006612:	3754      	adds	r7, #84	@ 0x54
 8006614:	46bd      	mov	sp, r7
 8006616:	bc80      	pop	{r7}
 8006618:	4770      	bx	lr

0800661a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800661a:	b580      	push	{r7, lr}
 800661c:	b084      	sub	sp, #16
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006626:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2200      	movs	r2, #0
 800662c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	2200      	movs	r2, #0
 8006632:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006634:	68f8      	ldr	r0, [r7, #12]
 8006636:	f7ff fee8 	bl	800640a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800663a:	bf00      	nop
 800663c:	3710      	adds	r7, #16
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}

08006642 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006642:	b480      	push	{r7}
 8006644:	b085      	sub	sp, #20
 8006646:	af00      	add	r7, sp, #0
 8006648:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006650:	b2db      	uxtb	r3, r3
 8006652:	2b21      	cmp	r3, #33	@ 0x21
 8006654:	d13e      	bne.n	80066d4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800665e:	d114      	bne.n	800668a <UART_Transmit_IT+0x48>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	691b      	ldr	r3, [r3, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d110      	bne.n	800668a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a1b      	ldr	r3, [r3, #32]
 800666c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	881b      	ldrh	r3, [r3, #0]
 8006672:	461a      	mov	r2, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800667c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6a1b      	ldr	r3, [r3, #32]
 8006682:	1c9a      	adds	r2, r3, #2
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	621a      	str	r2, [r3, #32]
 8006688:	e008      	b.n	800669c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a1b      	ldr	r3, [r3, #32]
 800668e:	1c59      	adds	r1, r3, #1
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	6211      	str	r1, [r2, #32]
 8006694:	781a      	ldrb	r2, [r3, #0]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	3b01      	subs	r3, #1
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	4619      	mov	r1, r3
 80066aa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d10f      	bne.n	80066d0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	68da      	ldr	r2, [r3, #12]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80066be:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68da      	ldr	r2, [r3, #12]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066ce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80066d0:	2300      	movs	r3, #0
 80066d2:	e000      	b.n	80066d6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80066d4:	2302      	movs	r3, #2
  }
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3714      	adds	r7, #20
 80066da:	46bd      	mov	sp, r7
 80066dc:	bc80      	pop	{r7}
 80066de:	4770      	bx	lr

080066e0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68da      	ldr	r2, [r3, #12]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066f6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2220      	movs	r2, #32
 80066fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f7ff fe79 	bl	80063f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006706:	2300      	movs	r3, #0
}
 8006708:	4618      	mov	r0, r3
 800670a:	3708      	adds	r7, #8
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}

08006710 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b08c      	sub	sp, #48	@ 0x30
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800671e:	b2db      	uxtb	r3, r3
 8006720:	2b22      	cmp	r3, #34	@ 0x22
 8006722:	f040 80ae 	bne.w	8006882 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800672e:	d117      	bne.n	8006760 <UART_Receive_IT+0x50>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d113      	bne.n	8006760 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006738:	2300      	movs	r3, #0
 800673a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006740:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	b29b      	uxth	r3, r3
 800674a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800674e:	b29a      	uxth	r2, r3
 8006750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006752:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006758:	1c9a      	adds	r2, r3, #2
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	629a      	str	r2, [r3, #40]	@ 0x28
 800675e:	e026      	b.n	80067ae <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006764:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006766:	2300      	movs	r3, #0
 8006768:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006772:	d007      	beq.n	8006784 <UART_Receive_IT+0x74>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d10a      	bne.n	8006792 <UART_Receive_IT+0x82>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	691b      	ldr	r3, [r3, #16]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d106      	bne.n	8006792 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	b2da      	uxtb	r2, r3
 800678c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800678e:	701a      	strb	r2, [r3, #0]
 8006790:	e008      	b.n	80067a4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	b2db      	uxtb	r3, r3
 800679a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800679e:	b2da      	uxtb	r2, r3
 80067a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a8:	1c5a      	adds	r2, r3, #1
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80067b2:	b29b      	uxth	r3, r3
 80067b4:	3b01      	subs	r3, #1
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	4619      	mov	r1, r3
 80067bc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d15d      	bne.n	800687e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	68da      	ldr	r2, [r3, #12]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f022 0220 	bic.w	r2, r2, #32
 80067d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	68da      	ldr	r2, [r3, #12]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80067e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	695a      	ldr	r2, [r3, #20]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f022 0201 	bic.w	r2, r2, #1
 80067f0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2220      	movs	r2, #32
 80067f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006804:	2b01      	cmp	r3, #1
 8006806:	d135      	bne.n	8006874 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2200      	movs	r2, #0
 800680c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	330c      	adds	r3, #12
 8006814:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	e853 3f00 	ldrex	r3, [r3]
 800681c:	613b      	str	r3, [r7, #16]
   return(result);
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	f023 0310 	bic.w	r3, r3, #16
 8006824:	627b      	str	r3, [r7, #36]	@ 0x24
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	330c      	adds	r3, #12
 800682c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800682e:	623a      	str	r2, [r7, #32]
 8006830:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006832:	69f9      	ldr	r1, [r7, #28]
 8006834:	6a3a      	ldr	r2, [r7, #32]
 8006836:	e841 2300 	strex	r3, r2, [r1]
 800683a:	61bb      	str	r3, [r7, #24]
   return(result);
 800683c:	69bb      	ldr	r3, [r7, #24]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d1e5      	bne.n	800680e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0310 	and.w	r3, r3, #16
 800684c:	2b10      	cmp	r3, #16
 800684e:	d10a      	bne.n	8006866 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006850:	2300      	movs	r3, #0
 8006852:	60fb      	str	r3, [r7, #12]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	60fb      	str	r3, [r7, #12]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	60fb      	str	r3, [r7, #12]
 8006864:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800686a:	4619      	mov	r1, r3
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f7ff fdd5 	bl	800641c <HAL_UARTEx_RxEventCallback>
 8006872:	e002      	b.n	800687a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f7f9 fed3 	bl	8000620 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800687a:	2300      	movs	r3, #0
 800687c:	e002      	b.n	8006884 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800687e:	2300      	movs	r3, #0
 8006880:	e000      	b.n	8006884 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006882:	2302      	movs	r3, #2
  }
}
 8006884:	4618      	mov	r0, r3
 8006886:	3730      	adds	r7, #48	@ 0x30
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}

0800688c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b084      	sub	sp, #16
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	691b      	ldr	r3, [r3, #16]
 800689a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	68da      	ldr	r2, [r3, #12]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	430a      	orrs	r2, r1
 80068a8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	689a      	ldr	r2, [r3, #8]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	691b      	ldr	r3, [r3, #16]
 80068b2:	431a      	orrs	r2, r3
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	695b      	ldr	r3, [r3, #20]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80068c6:	f023 030c 	bic.w	r3, r3, #12
 80068ca:	687a      	ldr	r2, [r7, #4]
 80068cc:	6812      	ldr	r2, [r2, #0]
 80068ce:	68b9      	ldr	r1, [r7, #8]
 80068d0:	430b      	orrs	r3, r1
 80068d2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	695b      	ldr	r3, [r3, #20]
 80068da:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	699a      	ldr	r2, [r3, #24]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	430a      	orrs	r2, r1
 80068e8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a2c      	ldr	r2, [pc, #176]	@ (80069a0 <UART_SetConfig+0x114>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d103      	bne.n	80068fc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80068f4:	f7fe fbc0 	bl	8005078 <HAL_RCC_GetPCLK2Freq>
 80068f8:	60f8      	str	r0, [r7, #12]
 80068fa:	e002      	b.n	8006902 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80068fc:	f7fe fba8 	bl	8005050 <HAL_RCC_GetPCLK1Freq>
 8006900:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006902:	68fa      	ldr	r2, [r7, #12]
 8006904:	4613      	mov	r3, r2
 8006906:	009b      	lsls	r3, r3, #2
 8006908:	4413      	add	r3, r2
 800690a:	009a      	lsls	r2, r3, #2
 800690c:	441a      	add	r2, r3
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	009b      	lsls	r3, r3, #2
 8006914:	fbb2 f3f3 	udiv	r3, r2, r3
 8006918:	4a22      	ldr	r2, [pc, #136]	@ (80069a4 <UART_SetConfig+0x118>)
 800691a:	fba2 2303 	umull	r2, r3, r2, r3
 800691e:	095b      	lsrs	r3, r3, #5
 8006920:	0119      	lsls	r1, r3, #4
 8006922:	68fa      	ldr	r2, [r7, #12]
 8006924:	4613      	mov	r3, r2
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	4413      	add	r3, r2
 800692a:	009a      	lsls	r2, r3, #2
 800692c:	441a      	add	r2, r3
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	009b      	lsls	r3, r3, #2
 8006934:	fbb2 f2f3 	udiv	r2, r2, r3
 8006938:	4b1a      	ldr	r3, [pc, #104]	@ (80069a4 <UART_SetConfig+0x118>)
 800693a:	fba3 0302 	umull	r0, r3, r3, r2
 800693e:	095b      	lsrs	r3, r3, #5
 8006940:	2064      	movs	r0, #100	@ 0x64
 8006942:	fb00 f303 	mul.w	r3, r0, r3
 8006946:	1ad3      	subs	r3, r2, r3
 8006948:	011b      	lsls	r3, r3, #4
 800694a:	3332      	adds	r3, #50	@ 0x32
 800694c:	4a15      	ldr	r2, [pc, #84]	@ (80069a4 <UART_SetConfig+0x118>)
 800694e:	fba2 2303 	umull	r2, r3, r2, r3
 8006952:	095b      	lsrs	r3, r3, #5
 8006954:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006958:	4419      	add	r1, r3
 800695a:	68fa      	ldr	r2, [r7, #12]
 800695c:	4613      	mov	r3, r2
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	4413      	add	r3, r2
 8006962:	009a      	lsls	r2, r3, #2
 8006964:	441a      	add	r2, r3
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	009b      	lsls	r3, r3, #2
 800696c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006970:	4b0c      	ldr	r3, [pc, #48]	@ (80069a4 <UART_SetConfig+0x118>)
 8006972:	fba3 0302 	umull	r0, r3, r3, r2
 8006976:	095b      	lsrs	r3, r3, #5
 8006978:	2064      	movs	r0, #100	@ 0x64
 800697a:	fb00 f303 	mul.w	r3, r0, r3
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	011b      	lsls	r3, r3, #4
 8006982:	3332      	adds	r3, #50	@ 0x32
 8006984:	4a07      	ldr	r2, [pc, #28]	@ (80069a4 <UART_SetConfig+0x118>)
 8006986:	fba2 2303 	umull	r2, r3, r2, r3
 800698a:	095b      	lsrs	r3, r3, #5
 800698c:	f003 020f 	and.w	r2, r3, #15
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	440a      	add	r2, r1
 8006996:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006998:	bf00      	nop
 800699a:	3710      	adds	r7, #16
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}
 80069a0:	40013800 	.word	0x40013800
 80069a4:	51eb851f 	.word	0x51eb851f

080069a8 <memset>:
 80069a8:	4603      	mov	r3, r0
 80069aa:	4402      	add	r2, r0
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d100      	bne.n	80069b2 <memset+0xa>
 80069b0:	4770      	bx	lr
 80069b2:	f803 1b01 	strb.w	r1, [r3], #1
 80069b6:	e7f9      	b.n	80069ac <memset+0x4>

080069b8 <__libc_init_array>:
 80069b8:	b570      	push	{r4, r5, r6, lr}
 80069ba:	2600      	movs	r6, #0
 80069bc:	4d0c      	ldr	r5, [pc, #48]	@ (80069f0 <__libc_init_array+0x38>)
 80069be:	4c0d      	ldr	r4, [pc, #52]	@ (80069f4 <__libc_init_array+0x3c>)
 80069c0:	1b64      	subs	r4, r4, r5
 80069c2:	10a4      	asrs	r4, r4, #2
 80069c4:	42a6      	cmp	r6, r4
 80069c6:	d109      	bne.n	80069dc <__libc_init_array+0x24>
 80069c8:	f000 f81a 	bl	8006a00 <_init>
 80069cc:	2600      	movs	r6, #0
 80069ce:	4d0a      	ldr	r5, [pc, #40]	@ (80069f8 <__libc_init_array+0x40>)
 80069d0:	4c0a      	ldr	r4, [pc, #40]	@ (80069fc <__libc_init_array+0x44>)
 80069d2:	1b64      	subs	r4, r4, r5
 80069d4:	10a4      	asrs	r4, r4, #2
 80069d6:	42a6      	cmp	r6, r4
 80069d8:	d105      	bne.n	80069e6 <__libc_init_array+0x2e>
 80069da:	bd70      	pop	{r4, r5, r6, pc}
 80069dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80069e0:	4798      	blx	r3
 80069e2:	3601      	adds	r6, #1
 80069e4:	e7ee      	b.n	80069c4 <__libc_init_array+0xc>
 80069e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80069ea:	4798      	blx	r3
 80069ec:	3601      	adds	r6, #1
 80069ee:	e7f2      	b.n	80069d6 <__libc_init_array+0x1e>
 80069f0:	08006ea4 	.word	0x08006ea4
 80069f4:	08006ea4 	.word	0x08006ea4
 80069f8:	08006ea4 	.word	0x08006ea4
 80069fc:	08006ea8 	.word	0x08006ea8

08006a00 <_init>:
 8006a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a02:	bf00      	nop
 8006a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a06:	bc08      	pop	{r3}
 8006a08:	469e      	mov	lr, r3
 8006a0a:	4770      	bx	lr

08006a0c <_fini>:
 8006a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a0e:	bf00      	nop
 8006a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a12:	bc08      	pop	{r3}
 8006a14:	469e      	mov	lr, r3
 8006a16:	4770      	bx	lr
