# Password-validation
verilog HDL

Implement password verification on FPGA board equiped with 4Ã—4 keyboard using verilog HDL. Only when the sequence of numbers entered is the same as the password set, the circuit output a signal indicating that the input is correct.
