{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700239296127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700239296132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 11:41:36 2023 " "Processing started: Fri Nov 17 11:41:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700239296132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239296132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATA_PATH -c DATA_PATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATA_PATH -c DATA_PATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239296133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700239296445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700239296445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D-beh " "Found design unit 1: FF_D-beh" {  } { { "src/FF_D.vhd" "" { Text "E:/DATA_PATH/src/FF_D.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303245 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D " "Found entity 1: FF_D" {  } { { "src/FF_D.vhd" "" { Text "E:/DATA_PATH/src/FF_D.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239303245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registro_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registro_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_n-beh " "Found design unit 1: registro_n-beh" {  } { { "src/registro_n.vhd" "" { Text "E:/DATA_PATH/src/registro_n.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303247 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_n " "Found entity 1: registro_n" {  } { { "src/registro_n.vhd" "" { Text "E:/DATA_PATH/src/registro_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239303247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decode_16x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/decode_16x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_16x16-beh " "Found design unit 1: decode_16x16-beh" {  } { { "src/decode_16x16.vhd" "" { Text "E:/DATA_PATH/src/decode_16x16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303248 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_16x16 " "Found entity 1: decode_16x16" {  } { { "src/decode_16x16.vhd" "" { Text "E:/DATA_PATH/src/decode_16x16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239303248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decode_1_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/decode_1_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_1_16-beh " "Found design unit 1: decode_1_16-beh" {  } { { "src/decode_1_16.vhd" "" { Text "E:/DATA_PATH/src/decode_1_16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303250 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_1_16 " "Found entity 1: decode_1_16" {  } { { "src/decode_1_16.vhd" "" { Text "E:/DATA_PATH/src/decode_1_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239303250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/file32x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/file32x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 File32x32-beh " "Found design unit 1: File32x32-beh" {  } { { "src/File32x32.vhd" "" { Text "E:/DATA_PATH/src/File32x32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303252 ""} { "Info" "ISGN_ENTITY_NAME" "1 File32x32 " "Found entity 1: File32x32" {  } { { "src/File32x32.vhd" "" { Text "E:/DATA_PATH/src/File32x32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239303252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/block_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/block_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Block_REG-beh " "Found design unit 1: Block_REG-beh" {  } { { "src/Block_REG.vhd" "" { Text "E:/DATA_PATH/src/Block_REG.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303253 ""} { "Info" "ISGN_ENTITY_NAME" "1 Block_REG " "Found entity 1: Block_REG" {  } { { "src/Block_REG.vhd" "" { Text "E:/DATA_PATH/src/Block_REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239303253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ff_d_nr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ff_d_nr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D_nr-beh " "Found design unit 1: FF_D_nr-beh" {  } { { "src/FF_D_nr.vhd" "" { Text "E:/DATA_PATH/src/FF_D_nr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303255 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D_nr " "Found entity 1: FF_D_nr" {  } { { "src/FF_D_nr.vhd" "" { Text "E:/DATA_PATH/src/FF_D_nr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239303255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-struct " "Found design unit 1: data_path-struct" {  } { { "src/data_path.vhd" "" { Text "E:/DATA_PATH/src/data_path.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303256 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "src/data_path.vhd" "" { Text "E:/DATA_PATH/src/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239303256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registro_n_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registro_n_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_n_reset-beh " "Found design unit 1: registro_n_reset-beh" {  } { { "src/registro_n_reset.vhd" "" { Text "E:/DATA_PATH/src/registro_n_reset.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303258 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_n_reset " "Found entity 1: registro_n_reset" {  } { { "src/registro_n_reset.vhd" "" { Text "E:/DATA_PATH/src/registro_n_reset.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239303258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239303258 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "Q out D in registro_n_reset.vhd(19) " "VHDL error at registro_n_reset.vhd(19): actual port \"D\" of mode \"in\" cannot be associated with formal port \"Q\" of mode \"out\"" {  } { { "src/registro_n_reset.vhd" "" { Text "E:/DATA_PATH/src/registro_n_reset.vhd" 19 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700239303259 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "D registro_n_reset.vhd(19) " "VHDL error at registro_n_reset.vhd(19): can't update value of interface object \"D\" of mode IN" {  } { { "src/registro_n_reset.vhd" "" { Text "E:/DATA_PATH/src/registro_n_reset.vhd" 19 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1700239303259 ""}
{ "Error" "EVRFX_VHDL_HAS_ONLY_SO_MUCH_PORTS" "FF_D_nr 4 registro_n_reset.vhd(19) " "VHDL Port Map Aspect error at registro_n_reset.vhd(19): too many actuals for block \"FF_D_nr\" with only 4 formals" {  } { { "src/registro_n_reset.vhd" "" { Text "E:/DATA_PATH/src/registro_n_reset.vhd" 19 0 0 } }  } 0 10589 "VHDL Port Map Aspect error at %3!s!: too many actuals for block \"%1!s!\" with only %2!d! formals" 0 0 "Analysis & Synthesis" 0 -1 1700239303259 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "FF_D_nr FF_D_nr.vhd(5) " "HDL error at FF_D_nr.vhd(5): see declaration for object \"FF_D_nr\"" {  } { { "src/FF_D_nr.vhd" "" { Text "E:/DATA_PATH/src/FF_D_nr.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700239303259 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700239303341 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 17 11:41:43 2023 " "Processing ended: Fri Nov 17 11:41:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700239303341 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700239303341 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700239303341 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239303341 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239303917 ""}
