
---------- Begin Simulation Statistics ----------
final_tick                                13591403500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 290470                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697308                       # Number of bytes of host memory used
host_op_rate                                   291291                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.43                       # Real time elapsed on the host
host_tick_rate                              394788134                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013591                       # Number of seconds simulated
sim_ticks                                 13591403500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.804032                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300303                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               303938                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7161                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603859                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                127                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             398                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              271                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716798                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6950                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028308                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.718281                       # CPI: cycles per instruction
system.cpu.discardedOps                         15357                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169328                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801052                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454398                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12672656                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.367880                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         27182807                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830128     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721911     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455702     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028308                       # Class of committed instruction
system.cpu.tickCycles                        14510151                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       111123                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        231224                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       115820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        48626                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       236221                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          48627                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  13591403500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49867                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68237                       # Transaction distribution
system.membus.trans_dist::CleanEvict            42875                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70245                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49867                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       351336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 351336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12054336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12054336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            120112                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  120112    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              120112                       # Request fanout histogram
system.membus.respLayer1.occupancy          642463250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           513104500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13591403500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       136991                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           30                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          129061                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            70246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           70246                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           535                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49630                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       355532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                356632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12072320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12108480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          150272                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4367168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           270683                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.179812                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.384041                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 222012     82.02%     82.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  48670     17.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             270683                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          186894500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         179815497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            802500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  13591403500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  279                       # number of demand (read+write) hits
system.l2.demand_hits::total                      296                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data                 279                       # number of overall hits
system.l2.overall_hits::total                     296                       # number of overall hits
system.l2.demand_misses::.cpu.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             119597                       # number of demand (read+write) misses
system.l2.demand_misses::total                 120115                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               518                       # number of overall misses
system.l2.overall_misses::.cpu.data            119597                       # number of overall misses
system.l2.overall_misses::total                120115                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39875500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9956403500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9996279000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39875500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9956403500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9996279000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           119876                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120411                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          119876                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120411                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.968224                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997673                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997542                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.968224                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997673                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997542                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76979.729730                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83249.609104                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83222.570037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76979.729730                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83249.609104                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83222.570037                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68237                       # number of writebacks
system.l2.writebacks::total                     68237                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        119594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            120112                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       119594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           120112                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34695500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8760265500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8794961000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34695500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8760265500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8794961000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.968224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997517                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.968224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997517                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66979.729730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73250.041808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73223.000200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66979.729730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73250.041808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73223.000200                       # average overall mshr miss latency
system.l2.replacements                         150272                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68754                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68754                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68754                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68754                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           30                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               30                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           30                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9467                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9467                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           70245                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70245                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6109583500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6109583500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         70246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86975.350559                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86975.350559                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        70245                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70245                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5407133500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5407133500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76975.350559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76975.350559                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39875500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39875500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.968224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76979.729730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76979.729730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34695500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34695500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.968224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66979.729730                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66979.729730                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        49352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           49352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3846820000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3846820000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.994399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.994399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77946.587778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77946.587778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        49349                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        49349                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3353132000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3353132000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.994338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.994338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67947.314029                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67947.314029                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13591403500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7212.713216                       # Cycle average of tags in use
system.l2.tags.total_refs                      226717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    158464                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.430716                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     479.119609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        91.783018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6641.810590                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.058486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.810768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.880458                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7802                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3937456                       # Number of tag accesses
system.l2.tags.data_accesses                  3937456                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13591403500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7654016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7687168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4367168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4367168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          119594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              120112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68237                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68237                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2439189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         563151260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             565590448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2439189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2439189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      321318398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            321318398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      321318398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2439189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        563151260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            886908846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    119594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002802986500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4255                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4255                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              301516                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64049                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      120112                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68237                       # Number of write requests accepted
system.mem_ctrls.readBursts                    120112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68237                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4258                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1544165750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  600560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3796265750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12856.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31606.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107611                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60569                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                120112                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68237                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    598.408421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   488.429646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.615894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1187      5.89%      5.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1687      8.38%     14.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          842      4.18%     18.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          938      4.66%     23.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8775     43.57%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          351      1.74%     68.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          463      2.30%     70.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          525      2.61%     73.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5373     26.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20141                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.199295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.919814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.952594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2409     56.62%     56.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1728     40.61%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            32      0.75%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           24      0.56%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           21      0.49%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            8      0.19%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            8      0.19%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.07%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           12      0.28%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.02%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4255                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.030552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.028243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.287667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4204     98.80%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.02%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25      0.59%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      0.52%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4255                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7687168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4365440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7687168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4367168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       565.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       321.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    565.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    321.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13587337500                       # Total gap between requests
system.mem_ctrls.avgGap                      72139.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7654016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4365440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2439188.859340391122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 563151259.544314146042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 321191258.871830284595                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       119594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68237                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13474500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3782791250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 330166216750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26012.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31630.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4838521.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             69472200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             36925350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           425936700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          175720860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1072546800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3542927340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2235581280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7559110530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.168502                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5767664250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    453700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7370039250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             74341680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             39509745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           431662980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          180335340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1072546800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4384320870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1527039360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7709756775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.252438                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3917284750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    453700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9220418750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13591403500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13591403500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1162287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1162287                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1162287                       # number of overall hits
system.cpu.icache.overall_hits::total         1162287                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          535                       # number of overall misses
system.cpu.icache.overall_misses::total           535                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41407000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41407000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41407000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41407000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1162822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1162822                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1162822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1162822                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000460                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000460                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000460                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000460                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77396.261682                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77396.261682                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77396.261682                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77396.261682                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           30                       # number of writebacks
system.cpu.icache.writebacks::total                30                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          535                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40872000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40872000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40872000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40872000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000460                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000460                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000460                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000460                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76396.261682                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76396.261682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76396.261682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76396.261682                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1162287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1162287                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           535                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41407000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41407000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1162822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1162822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000460                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000460                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77396.261682                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77396.261682                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40872000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40872000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76396.261682                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76396.261682                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13591403500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           453.361486                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1162822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               535                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2173.499065                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   453.361486                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.221368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.221368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.246582                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2326179                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2326179                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13591403500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13591403500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13591403500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6986103                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6986103                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6986210                       # number of overall hits
system.cpu.dcache.overall_hits::total         6986210                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       156202                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         156202                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       157708                       # number of overall misses
system.cpu.dcache.overall_misses::total        157708                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10442629500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10442629500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10442629500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10442629500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7142305                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7142305                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7143918                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7143918                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021870                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021870                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022076                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022076                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66853.366154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66853.366154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66214.963730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66214.963730                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        37055                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               577                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.220104                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        68754                       # number of writebacks
system.cpu.dcache.writebacks::total             68754                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        37826                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37826                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        37826                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37826                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       118376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       118376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119876                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10021804000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10021804000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10139165499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10139165499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016574                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016574                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016780                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016780                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84660.775833                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84660.775833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84580.445619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84580.445619                       # average overall mshr miss latency
system.cpu.dcache.replacements                 115780                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5638658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5638658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        48140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         48140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3855718000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3855718000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5686798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5686798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80093.851267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80093.851267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3806841000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3806841000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79094.971951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79094.971951                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1347445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1347445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       108062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       108062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6586911500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6586911500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.074244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60954.928652                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60954.928652                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        37816                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        37816                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        70246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6214963000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6214963000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.048262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88474.261880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88474.261880                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1506                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1506                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933664                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933664                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1500                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1500                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    117361499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    117361499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.929944                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.929944                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78240.999333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78240.999333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13591403500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3620.066089                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7106162                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119876                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.279272                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3620.066089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.883805                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.883805                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3734                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14407864                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14407864                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13591403500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13591403500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
