Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 10 18:16:25 2022
| Host         : DESKTOP-85IVNNL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file Top_timing_summary_placed.rpt
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: CE (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DIVIDER_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/DIVIDER_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/DIVIDER_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/DIVIDER_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U7/Qint_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U7/Qint_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U7/Qint_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U8/Qint_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U8/Qint_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U8/Qint_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U9/Qint_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U9/Qint_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U9/Qint_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.730        0.000                      0                   87        0.413        0.000                      0                   87        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.730        0.000                      0                   87        0.413        0.000                      0                   87        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 U1/DIVIDER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/DIVIDER_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 2.044ns (47.757%)  route 2.236ns (52.243%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.707     5.310    U1/CLK_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  U1/DIVIDER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  U1/DIVIDER_reg[2]/Q
                         net (fo=2, estimated)        1.310     7.076    U1/DIVIDER_reg[2]
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.200 f  U1/Qint[2]_i_5/O
                         net (fo=25, estimated)       0.926     8.126    U1/Qint[2]_i_5_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.124     8.250 r  U1/DIVIDER[0]_i_5/O
                         net (fo=1, routed)           0.000     8.250    U1/DIVIDER[0]_i_5_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.800 r  U1/DIVIDER_reg[0]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     8.800    U1/DIVIDER_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  U1/DIVIDER_reg[4]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     8.914    U1/DIVIDER_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  U1/DIVIDER_reg[8]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.028    U1/DIVIDER_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.142 r  U1/DIVIDER_reg[12]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.142    U1/DIVIDER_reg[12]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.256 r  U1/DIVIDER_reg[16]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.256    U1/DIVIDER_reg[16]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.590 r  U1/DIVIDER_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.590    U1/DIVIDER_reg[20]_i_1_n_6
    SLICE_X0Y81          FDCE                                         r  U1/DIVIDER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.595    15.021    U1/CLK_IBUF_BUFG
    SLICE_X0Y81          FDCE                                         r  U1/DIVIDER_reg[21]/C
                         clock pessimism              0.272    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDCE (Setup_fdce_C_D)        0.062    15.319    U1/DIVIDER_reg[21]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 U2/DIVIDER_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/DIVIDER_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.251ns (47.092%)  route 0.282ns (52.908%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.598     1.727    U2/CLK_IBUF_BUFG
    SLICE_X7Y85          FDCE                                         r  U2/DIVIDER_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDCE (Prop_fdce_C_Q)         0.141     1.868 r  U2/DIVIDER_reg[17]/Q
                         net (fo=2, estimated)        0.282     2.150    U2/DIVIDER_reg[17]
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.045     2.195 r  U2/DIVIDER[16]_i_4__0/O
                         net (fo=1, routed)           0.000     2.195    U2/DIVIDER[16]_i_4__0_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.260 r  U2/DIVIDER_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.260    U2/DIVIDER_reg[16]_i_1__1_n_6
    SLICE_X7Y85          FDCE                                         r  U2/DIVIDER_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.868     2.233    U2/CLK_IBUF_BUFG
    SLICE_X7Y85          FDCE                                         r  U2/DIVIDER_reg[17]/C
                         clock pessimism             -0.491     1.742    
    SLICE_X7Y85          FDCE (Hold_fdce_C_D)         0.105     1.847    U2/DIVIDER_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     U1/DIVIDER_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     U1/DIVIDER_reg[10]/C



