$version Generated by VerilatedVcd $end
$date Thu Jun 18 16:01:08 2020
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 $ clock $end
  $var wire  1 & io_a $end
  $var wire  1 ' io_b $end
  $var wire  1 ( io_cin $end
  $var wire  1 * io_cout $end
  $var wire  1 ) io_s $end
  $var wire  1 % reset $end
  $scope module Adder $end
   $var wire  1 $ clock $end
   $var wire  1 & io_a $end
   $var wire  1 ' io_b $end
   $var wire  1 ( io_cin $end
   $var wire  1 * io_cout $end
   $var wire  1 ) io_s $end
   $var wire  1 % reset $end
   $var wire  2 # t [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00 #
0$
0%
0&
0'
0(
0)
0*
#1
1$
#2
0$
#3
1$
#4
b01 #
0$
1(
1)
#5
1$
#6
0$
1'
0(
#7
1$
#8
b10 #
0$
1(
0)
1*
#9
1$
#10
b01 #
0$
1&
0'
0(
1)
0*
#11
1$
#12
b10 #
0$
1(
0)
1*
#13
1$
#14
0$
1'
0(
#15
1$
#16
b11 #
0$
1(
1)
#17
1$
