library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity circuito is
	port(
		clk : IN STD_LOGIC;
	);
end circuito;

architecture behav of circuito is
	component ROM is
        port(
            clock: IN STD_LOGIC;
				rom_enable: IN STD_LOGIC;
				address: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
				data_output: OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
				);
    end component;
    component RAM is
        port(
            clock: IN STD_LOGIC;
				rw_enable: IN STD_LOGIC;
				mem_enable: IN STD_LOGIC;
				address: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
				data_input: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
				data_output: OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
				);
    end component;
	
end architecture;