{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712067545931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712067545931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  2 11:19:05 2024 " "Processing started: Tue Apr  2 11:19:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712067545931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712067545931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off leading_zeros -c leading_zeros " "Command: quartus_map --read_settings_files=on --write_settings_files=off leading_zeros -c leading_zeros" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712067545932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712067546129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712067546129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leading_zeros.vhd 4 1 " "Found 4 design units, including 1 entities, in source file leading_zeros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leading_zeros-ifsc_v1 " "Found design unit 1: leading_zeros-ifsc_v1" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712067553847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 leading_zeros-ifsc_v2 " "Found design unit 2: leading_zeros-ifsc_v2" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712067553847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 leading_zeros-ifsc_v3 " "Found design unit 3: leading_zeros-ifsc_v3" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712067553847 ""} { "Info" "ISGN_ENTITY_NAME" "1 leading_zeros " "Found entity 1: leading_zeros" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712067553847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712067553847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "leading_zeros " "Elaborating entity \"leading_zeros\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712067553895 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk leading_zeros.vhd(56) " "VHDL Process Statement warning at leading_zeros.vhd(56): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712067553897 "|leading_zeros"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "count\[0\] leading_zeros.vhd(56) " "HDL error at leading_zeros.vhd(56): can't infer register for \"count\[0\]\" because its behavior does not match any supported register model" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1712067553898 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[0\] leading_zeros.vhd(56) " "Can't infer register for \"count\[0\]\" at leading_zeros.vhd(56) because it does not hold its value outside the clock edge" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1712067553898 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] leading_zeros.vhd(56) " "Inferred latch for \"count\[0\]\" at leading_zeros.vhd(56)" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712067553898 "|leading_zeros"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "count\[1\] leading_zeros.vhd(56) " "HDL error at leading_zeros.vhd(56): can't infer register for \"count\[1\]\" because its behavior does not match any supported register model" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1712067553898 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[1\] leading_zeros.vhd(56) " "Can't infer register for \"count\[1\]\" at leading_zeros.vhd(56) because it does not hold its value outside the clock edge" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1712067553899 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] leading_zeros.vhd(56) " "Inferred latch for \"count\[1\]\" at leading_zeros.vhd(56)" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712067553899 "|leading_zeros"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "count\[2\] leading_zeros.vhd(56) " "HDL error at leading_zeros.vhd(56): can't infer register for \"count\[2\]\" because its behavior does not match any supported register model" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1712067553899 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[2\] leading_zeros.vhd(56) " "Can't infer register for \"count\[2\]\" at leading_zeros.vhd(56) because it does not hold its value outside the clock edge" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1712067553899 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] leading_zeros.vhd(56) " "Inferred latch for \"count\[2\]\" at leading_zeros.vhd(56)" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712067553899 "|leading_zeros"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "count\[3\] leading_zeros.vhd(56) " "HDL error at leading_zeros.vhd(56): can't infer register for \"count\[3\]\" because its behavior does not match any supported register model" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1712067553899 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[3\] leading_zeros.vhd(56) " "Can't infer register for \"count\[3\]\" at leading_zeros.vhd(56) because it does not hold its value outside the clock edge" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1712067553899 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] leading_zeros.vhd(56) " "Inferred latch for \"count\[3\]\" at leading_zeros.vhd(56)" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712067553899 "|leading_zeros"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "leading_zeros.vhd(56) " "HDL error at leading_zeros.vhd(56): couldn't implement registers for assignments on this clock edge" {  } { { "leading_zeros.vhd" "" { Text "/home/luiza.k12/eld2/aula_12/leading_zeros.vhd" 56 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1712067553900 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712067553901 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712067553993 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr  2 11:19:13 2024 " "Processing ended: Tue Apr  2 11:19:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712067553993 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712067553993 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712067553993 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712067553993 ""}
