<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 335.504 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;firmware/Topo2A_AD_proj.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;keep&apos; (firmware/nnet_utils/nnet_helpers.h:285:99)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;data&apos; (firmware/nnet_utils/nnet_code_gen.h:11:36)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;buffer&apos; (firmware/nnet_utils/nnet_code_gen.h:12:36)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;partition&apos; (firmware/nnet_utils/nnet_code_gen.h:13:44)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;data&apos; (firmware/nnet_utils/nnet_code_gen.h:21:24)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;buffer&apos; (firmware/nnet_utils/nnet_code_gen.h:22:24)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;partition&apos; (firmware/nnet_utils/nnet_code_gen.h:23:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 3.48 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.28 seconds; current allocated memory: 340.375 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,631 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 116,418 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 34,240 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 33,667 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 33,403 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 21,266 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,797 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 12,797 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 11,121 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,989 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,989 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,989 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,989 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,989 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,993 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 11,002 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/FiorDiLatte_DenseBN_Topo2A_trigger_VAE_GAN_quan_NoData/Topo2A_AD_proj_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::product::mult&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::product(ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void nnet::dense_latency&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;(ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config2::weight_t*, config2::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:42:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::product::mult&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::product(ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;(ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;*, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config5::weight_t*, config5::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:42:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::product::mult&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::product(ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;(ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;*, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config8::weight_t*, config8::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:42:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::dense&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;(ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config2::weight_t*, config2::bias_t*)&apos; into &apos;Topo2A_AD_proj(ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (firmware/Topo2A_AD_proj.cpp:39:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::dense&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;(ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;*, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config5::weight_t*, config5::bias_t*)&apos; into &apos;Topo2A_AD_proj(ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (firmware/Topo2A_AD_proj.cpp:47:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::dense&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;(ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;*, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config8::weight_t*, config8::bias_t*)&apos; into &apos;Topo2A_AD_proj(ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (firmware/Topo2A_AD_proj.cpp:59:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_31_1&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:31:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Result&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Accum1&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Accum2&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;ResetAccum&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Product1&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Product2&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_43_1&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_31_1&apos; (firmware/nnet_utils/nnet_activation.h:31:19) in function &apos;nnet::linear&lt;ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, linear_config9&gt;&apos; completely with a factor of 3 (firmware/nnet_utils/nnet_activation.h:28:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Result&apos; (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 3 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum1&apos; (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum2&apos; (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 3 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;ResetAccum&apos; (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 3 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product1&apos; (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product2&apos; (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 3 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_43_1&apos; (firmware/nnet_utils/nnet_activation.h:43:22) in function &apos;nnet::relu&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, relu_config7&gt;&apos; completely with a factor of 16 (firmware/nnet_utils/nnet_activation.h:39:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_31_1&apos; (firmware/nnet_utils/nnet_activation.h:31:19) in function &apos;nnet::linear&lt;ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, linear_config6&gt;&apos; completely with a factor of 16 (firmware/nnet_utils/nnet_activation.h:28:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Result&apos; (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum1&apos; (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum2&apos; (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;ResetAccum&apos; (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product1&apos; (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product2&apos; (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_43_1&apos; (firmware/nnet_utils/nnet_activation.h:43:22) in function &apos;nnet::relu&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, relu_config4&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Result&apos; (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum1&apos; (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 44 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum2&apos; (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;ResetAccum&apos; (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product1&apos; (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 44 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product2&apos; (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::enable_if&lt;!(std::is_same&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt; &gt;::value), ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::type nnet::cast&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;(config2::accum_t)&apos; into &apos;void nnet::dense_latency&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;(ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config2::weight_t*, config2::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::enable_if&lt;!(std::is_same&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_uint&lt;1&gt; &gt;::value), ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::type nnet::cast&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;(config5::accum_t)&apos; into &apos;void nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;(ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;*, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config5::weight_t*, config5::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::enable_if&lt;!(std::is_same&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_uint&lt;1&gt; &gt;::value), ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::type nnet::cast&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;(config8::accum_t)&apos; into &apos;void nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;(ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;*, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config8::weight_t*, config8::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;b8&apos;: Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;b5&apos;: Complete partitioning on dimension 1. (firmware/weights/b5.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;b2&apos;: Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;mult&apos;: Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer2_out&apos;: Complete partitioning on dimension 1. (firmware/Topo2A_AD_proj.cpp:37:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer4_out&apos;: Complete partitioning on dimension 1. (firmware/Topo2A_AD_proj.cpp:41:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer5_out&apos;: Complete partitioning on dimension 1. (firmware/Topo2A_AD_proj.cpp:45:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer6_out&apos;: Complete partitioning on dimension 1. (firmware/Topo2A_AD_proj.cpp:49:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer7_out&apos;: Complete partitioning on dimension 1. (firmware/Topo2A_AD_proj.cpp:53:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer8_out&apos;: Complete partitioning on dimension 1. (firmware/Topo2A_AD_proj.cpp:57:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer9_out&apos;: Complete partitioning on dimension 1. (firmware/Topo2A_AD_proj.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_reshape to &apos;inputs&apos;: Complete reshaping on dimension 1. (firmware/Topo2A_AD_proj.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 13.66 seconds. CPU system time: 0.68 seconds. Elapsed time: 17.02 seconds; current allocated memory: 352.340 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 352.340 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 359.328 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 362.648 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:42:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function &apos;nnet::relu&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, relu_config7&gt;&apos;... converting 33 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:42:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function &apos;nnet::relu&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, relu_config4&gt;&apos;... converting 65 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config5&gt;&apos; (firmware/nnet_utils/nnet_mult.h:33:11)...454 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;15, 0, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; (firmware/nnet_utils/nnet_dense_latency.h:33:1)...47 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;nnet::dense_latency&lt;ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;19, 11, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config2&gt;&apos; (firmware/nnet_utils/nnet_dense_latency.h:33:27)...839 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 395.375 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 474.379 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;Topo2A_AD_proj&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense_latency&lt;ap_fixed&lt;19, 11, 5, 3, 0&gt;, ap_fixed&lt;19, 11, 5, 3, 0&gt;, config2&gt;&apos; to &apos;dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;relu&lt;ap_fixed&lt;19, 11, 5, 3, 0&gt;, ap_ufixed&lt;15, 0, 4, 0, 0&gt;, relu_config4&gt;&apos; to &apos;relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense_latency&lt;ap_ufixed&lt;15, 0, 4, 0, 0&gt;, ap_fixed&lt;14, 6, 5, 3, 0&gt;, config5&gt;&apos; to &apos;dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;linear&lt;ap_fixed&lt;14, 6, 5, 3, 0&gt;, ap_fixed&lt;19, 11, 5, 3, 0&gt;, linear_config6&gt;&apos; to &apos;linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;relu&lt;ap_fixed&lt;19, 11, 5, 3, 0&gt;, ap_ufixed&lt;15, 0, 4, 0, 0&gt;, relu_config7&gt;&apos; to &apos;relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense_latency&lt;ap_ufixed&lt;15, 0, 4, 0, 0&gt;, ap_fixed&lt;12, 4, 5, 3, 0&gt;, config8&gt;&apos; to &apos;dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;linear&lt;ap_fixed&lt;12, 4, 5, 3, 0&gt;, ap_fixed&lt;19, 11, 5, 3, 0&gt;, linear_config9&gt;&apos; to &apos;linear_ap_fixed_12_4_5_3_0_ap_fixed_19_11_5_3_0_linear_config9_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;dense_latency&lt;ap_fixed&lt;19, 11, 5, 3, 0&gt;, ap_fixed&lt;19, 11, 5, 3, 0&gt;, config2&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;dense_latency&lt;ap_fixed&lt;19, 11, 5, 3, 0&gt;, ap_fixed&lt;19, 11, 5, 3, 0&gt;, config2&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 495.309 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_690" tag="" content="Starting global binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 497.395 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;relu&lt;ap_fixed&lt;19, 11, 5, 3, 0&gt;, ap_ufixed&lt;15, 0, 4, 0, 0&gt;, relu_config4&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;relu&lt;ap_fixed&lt;19, 11, 5, 3, 0&gt;, ap_ufixed&lt;15, 0, 4, 0, 0&gt;, relu_config4&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.480 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.914 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;dense_latency&lt;ap_ufixed&lt;15, 0, 4, 0, 0&gt;, ap_fixed&lt;14, 6, 5, 3, 0&gt;, config5&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;dense_latency&lt;ap_ufixed&lt;15, 0, 4, 0, 0&gt;, ap_fixed&lt;14, 6, 5, 3, 0&gt;, config5&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 513.910 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_690" tag="" content="Starting global binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 513.910 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;linear&lt;ap_fixed&lt;14, 6, 5, 3, 0&gt;, ap_fixed&lt;19, 11, 5, 3, 0&gt;, linear_config6&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;linear&lt;ap_fixed&lt;14, 6, 5, 3, 0&gt;, ap_fixed&lt;19, 11, 5, 3, 0&gt;, linear_config6&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 513.910 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 513.910 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;relu&lt;ap_fixed&lt;19, 11, 5, 3, 0&gt;, ap_ufixed&lt;15, 0, 4, 0, 0&gt;, relu_config7&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;relu&lt;ap_fixed&lt;19, 11, 5, 3, 0&gt;, ap_ufixed&lt;15, 0, 4, 0, 0&gt;, relu_config7&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 513.910 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 514.254 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;dense_latency&lt;ap_ufixed&lt;15, 0, 4, 0, 0&gt;, ap_fixed&lt;12, 4, 5, 3, 0&gt;, config8&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;dense_latency&lt;ap_ufixed&lt;15, 0, 4, 0, 0&gt;, ap_fixed&lt;12, 4, 5, 3, 0&gt;, config8&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 516.121 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_690" tag="" content="Starting global binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 516.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;linear_ap_fixed_12_4_5_3_0_ap_fixed_19_11_5_3_0_linear_config9_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;linear&lt;ap_fixed&lt;12, 4, 5, 3, 0&gt;, ap_fixed&lt;19, 11, 5, 3, 0&gt;, linear_config9&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;linear&lt;ap_fixed&lt;12, 4, 5, 3, 0&gt;, ap_fixed&lt;19, 11, 5, 3, 0&gt;, linear_config9&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 516.699 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 516.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Topo2A_AD_proj&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;Topo2A_AD_proj&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;Topo2A_AD_proj&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 517.555 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 517.883 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_19s_5ns_23_1_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_19s_5s_23_1_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_19s_6ns_23_1_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_19s_6s_23_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_19s_7s_23_1_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_19s_8s_23_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 538.035 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 595.836 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_5ns_19_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_5s_20_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_6ns_20_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_6s_21_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_7ns_21_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_7s_22_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 616.281 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 652.949 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 656.703 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_5ns_19_1_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_5s_20_1_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_6ns_20_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_6s_21_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 659.789 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;linear_ap_fixed_12_4_5_3_0_ap_fixed_19_11_5_3_0_linear_config9_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;linear_ap_fixed_12_4_5_3_0_ap_fixed_19_11_5_3_0_linear_config9_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 666.414 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Topo2A_AD_proj&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;Topo2A_AD_proj/inputs&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;Topo2A_AD_proj/layer9_out_0&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;Topo2A_AD_proj/layer9_out_1&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;Topo2A_AD_proj/layer9_out_2&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;Topo2A_AD_proj&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Topo2A_AD_proj&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 671.801 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 677.293 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 702.703 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for Topo2A_AD_proj." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for Topo2A_AD_proj." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 57.82 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2161]" key="HLS 200-2161" tag="" content="Finished Command csynth_design Elapsed time: 00:00:26; Allocated memory: 367.199 MB." resolution=""/>
</Messages>
