// Seed: 1336379632
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  integer id_6 (1);
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    input wor id_3,
    output wor id_4,
    output uwire id_5,
    input uwire id_6,
    input uwire id_7,
    output wand id_8
    , id_15,
    input wire id_9,
    input wor id_10,
    input supply0 id_11,
    input supply1 id_12,
    input wand id_13
);
  module_0(
      id_15, id_15, id_15, id_15, id_15
  );
  assign id_5 = id_9;
endmodule
