gain_setting,component,model,term,alpha_refit
L0,PC1,linear,1,-0.01878916808496138
L0,PC1,linear,THERM_FPGA,-1.2780079375584443e-06
L0,PC1,linear,SPE_ADC0_T,-5.712720767219132e-06
L0,PC1,linear,VMON_1V2D,0.01524175979466431
L0,PC1,linear,SPE_1VAD8_C,0.004063603775329118
L0,PC1,quadratic,THERM_FPGA,3.3910981228442966e-05
L0,PC1,quadratic,SPE_ADC0_T,-5.648170798062801e-05
L0,PC1,quadratic,VMON_1V2D,0.000574589070932062
L0,PC1,quadratic,THERM_FPGA*THERM_FPGA,7.329313727951845e-07
L0,PC1,quadratic,SPE_ADC0_T*SPE_ADC0_T,1.305966526436951e-06
L0,PC1,quadratic,THERM_FPGA*SPE_ADC0_T,-1.9069173956372991e-06
M0,PC1,linear,1,-4.163831248731722
M0,PC1,linear,THERM_FPGA,6.894948208777119e-05
M0,PC1,linear,SPE_ADC0_T,-0.00033773925734327526
M0,PC1,linear,SPE_1VAD8_V,0.8611325542676084
M0,PC1,linear,VMON_1V2D,1.9848356389174338
M0,PC1,linear,SPE_1VAD8_C,0.8010721753458014
M0,PC1,quadratic,THERM_FPGA,0.0027113052904544047
M0,PC1,quadratic,SPE_ADC0_T,-0.004145992938029472
M0,PC1,quadratic,SPE_1VAD8_C,0.2347834211626791
M0,PC1,quadratic,THERM_FPGA*THERM_FPGA,6.0819305587897585e-05
M0,PC1,quadratic,SPE_ADC0_T*SPE_ADC0_T,0.00010997906874067685
M0,PC1,quadratic,THERM_FPGA*SPE_ADC0_T,-0.0001627914938299611
H0,PC1,linear,1,-56.37242075484558
H0,PC1,linear,THERM_FPGA,0.002068011863759933
H0,PC1,linear,SPE_ADC0_T,-0.020221230138430912
H0,PC1,linear,VMON_1V2D,46.19672419051987
H0,PC1,linear,SPE_1VAD8_C,8.760312291827873
H0,PC1,quadratic,THERM_FPGA,0.08149769383287572
H0,PC1,quadratic,SPE_ADC0_T,-0.1263288231819111
H0,PC1,quadratic,VMON_1V2D,-0.20643735005107
H0,PC1,quadratic,SPE_1VAD8_C,8.817112664447874
H0,PC1,quadratic,THERM_FPGA*THERM_FPGA,0.0019679188892451557
H0,PC1,quadratic,SPE_ADC0_T*SPE_ADC0_T,0.003271374130411814
H0,PC1,quadratic,THERM_FPGA*SPE_ADC0_T,-0.0050299593442668655
L1,PC1,linear,1,0.045101021147626805
L1,PC1,linear,THERM_FPGA,-2.8502772964230077e-06
L1,PC1,linear,SPE_ADC0_T,1.0161179789585847e-05
L1,PC1,linear,SPE_1VAD8_V,-0.0020562885475920757
L1,PC1,linear,VMON_1V2D,-0.03648268736400037
L1,PC1,linear,SPE_1VAD8_C,0.012059040417400966
L1,PC1,quadratic,1,0.019485003586894464
L1,PC1,quadratic,THERM_FPGA,-5.290197711253672e-05
L1,PC1,quadratic,SPE_ADC0_T,8.095945618057603e-05
L1,PC1,quadratic,SPE_1VAD8_V,0.006056294658639498
L1,PC1,quadratic,VMON_1V2D,-0.03146466144222649
L1,PC1,quadratic,SPE_1VAD8_C,0.030642310719258374
L1,PC1,quadratic,THERM_FPGA*THERM_FPGA,-1.04010644960765e-06
L1,PC1,quadratic,SPE_ADC0_T*SPE_ADC0_T,-2.0130345823071404e-06
L1,PC1,quadratic,THERM_FPGA*SPE_ADC0_T,2.9185585654156965e-06
M1,PC1,linear,1,0.4962191921387912
M1,PC1,linear,SPE_ADC0_T,0.0003538891083325942
M1,PC1,linear,SPE_1VAD8_V,0.31114017894641854
M1,PC1,linear,VMON_1V2D,-0.8791915078071285
M1,PC1,linear,SPE_1VAD8_C,-0.2581149200315054
M1,PC1,quadratic,1,-0.5282519984342187
M1,PC1,quadratic,THERM_FPGA,-0.0013871144644745264
M1,PC1,quadratic,SPE_ADC0_T,0.0022080841518074246
M1,PC1,quadratic,SPE_1VAD8_V,0.3933923842223647
M1,PC1,quadratic,VMON_1V2D,-0.17195069005933714
M1,PC1,quadratic,SPE_1VAD8_C,-0.230168193029035
M1,PC1,quadratic,THERM_FPGA*THERM_FPGA,-3.315356682195912e-05
M1,PC1,quadratic,SPE_ADC0_T*SPE_ADC0_T,-5.4442306795631575e-05
M1,PC1,quadratic,THERM_FPGA*SPE_ADC0_T,8.407697071738677e-05
H1,PC1,linear,1,93.89746888733302
H1,PC1,linear,THERM_FPGA,-0.006356117716272092
H1,PC1,linear,SPE_ADC0_T,0.020624779702024254
H1,PC1,linear,SPE_1VAD8_V,-6.677559454840519
H1,PC1,linear,VMON_1V2D,-66.26185985543354
H1,PC1,linear,SPE_1VAD8_C,-12.298620089822567
H1,PC1,quadratic,THERM_FPGA,-0.05319780588571036
H1,PC1,quadratic,SPE_ADC0_T,0.08303200798450096
H1,PC1,quadratic,SPE_1VAD8_V,19.52259236917044
H1,PC1,quadratic,VMON_1V2D,-32.03687371463313
H1,PC1,quadratic,THERM_FPGA*THERM_FPGA,-0.0012713660641428745
H1,PC1,quadratic,SPE_ADC0_T*SPE_ADC0_T,-0.0019336956087698393
H1,PC1,quadratic,THERM_FPGA*SPE_ADC0_T,0.0031277420933839145
L2,PC1,linear,1,0.03486757918379653
L2,PC1,linear,THERM_FPGA,-3.9003633387118056e-06
L2,PC1,linear,SPE_ADC1_T,1.2535764655262219e-05
L2,PC1,linear,VMON_1V2D,-0.029712371223425165
L2,PC1,linear,SPE_1VAD8_C,0.0020900029025539813
L2,PC1,quadratic,THERM_FPGA,-2.274773802126594e-05
L2,PC1,quadratic,SPE_ADC1_T,4.2298230299783286e-05
L2,PC1,quadratic,SPE_1VAD8_V,0.005835444836117698
L2,PC1,quadratic,VMON_1V2D,-0.011730671473762439
L2,PC1,quadratic,SPE_1VAD8_C,0.01211987445290444
L2,PC1,quadratic,THERM_FPGA*THERM_FPGA,-4.279651573916245e-07
L2,PC1,quadratic,SPE_ADC1_T*SPE_ADC1_T,-5.711992309128903e-07
L2,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,8.995560746432338e-07
M2,PC1,linear,1,1.0947279666360674
M2,PC1,linear,THERM_FPGA,6.184385596295569e-05
M2,PC1,linear,SPE_ADC1_T,0.000322355389234516
M2,PC1,linear,SPE_1VAD8_V,-0.09827062763549087
M2,PC1,linear,VMON_1V2D,-0.7290502014842382
M2,PC1,linear,SPE_1VAD8_C,-0.24044078756784384
M2,PC1,quadratic,1,-1.8164595267079262
M2,PC1,quadratic,THERM_FPGA,-0.0009950272501442602
M2,PC1,quadratic,SPE_ADC1_T,0.001760426260940933
M2,PC1,quadratic,SPE_1VAD8_V,0.7680299613805193
M2,PC1,quadratic,VMON_1V2D,0.25056985428689366
M2,PC1,quadratic,SPE_1VAD8_C,0.13336463189701458
M2,PC1,quadratic,THERM_FPGA*THERM_FPGA,-3.102148813667892e-05
M2,PC1,quadratic,SPE_ADC1_T*SPE_ADC1_T,-4.200478515326361e-05
M2,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,7.103908460946023e-05
H2,PC1,linear,THERM_FPGA,-0.0067053902386564794
H2,PC1,linear,SPE_ADC1_T,0.030074765198391133
H2,PC1,linear,SPE_1VAD8_V,25.267334799713705
H2,PC1,linear,VMON_1V2D,-40.94009260583315
H2,PC1,quadratic,1,-44.378000294527226
H2,PC1,quadratic,THERM_FPGA,-0.075988054893742
H2,PC1,quadratic,SPE_ADC1_T,0.12062532736434509
H2,PC1,quadratic,SPE_1VAD8_V,40.703078483832456
H2,PC1,quadratic,VMON_1V2D,-30.467589412886653
H2,PC1,quadratic,SPE_1VAD8_C,8.618609666984232
H2,PC1,quadratic,THERM_FPGA*THERM_FPGA,-0.0017978005940126364
H2,PC1,quadratic,SPE_ADC1_T*SPE_ADC1_T,-0.002937354625174214
H2,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,0.004598104319248494
L3,PC1,linear,1,0.013845066945591308
L3,PC1,linear,THERM_FPGA,-7.246357872070877e-06
L3,PC1,linear,SPE_ADC1_T,1.8504603186422493e-05
L3,PC1,linear,SPE_1VAD8_V,0.01371937383352816
L3,PC1,linear,VMON_1V2D,-0.03559292014531955
L3,PC1,linear,SPE_1VAD8_C,0.011292911248887236
L3,PC1,quadratic,1,-0.029508679221848026
L3,PC1,quadratic,THERM_FPGA,-5.794243966669929e-05
L3,PC1,quadratic,SPE_ADC1_T,9.443241318135384e-05
L3,PC1,quadratic,SPE_1VAD8_V,0.024979055085043098
L3,PC1,quadratic,VMON_1V2D,-0.018820731738485506
L3,PC1,quadratic,SPE_1VAD8_C,0.016969763858482593
L3,PC1,quadratic,THERM_FPGA*THERM_FPGA,-1.0734496569973274e-06
L3,PC1,quadratic,SPE_ADC1_T*SPE_ADC1_T,-2.069168923560551e-06
L3,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,2.9203070972651887e-06
M3,PC1,linear,1,1.1653230147192475
M3,PC1,linear,SPE_ADC1_T,0.00036699008770938596
M3,PC1,linear,SPE_1VAD8_V,-0.08117119799794183
M3,PC1,linear,VMON_1V2D,-0.8159758017151607
M3,PC1,linear,SPE_1VAD8_C,-0.23694786727329278
M3,PC1,quadratic,1,0.03259755858160996
M3,PC1,quadratic,SPE_ADC1_T,0.0004929211434171426
M3,PC1,quadratic,SPE_1VAD8_C,-0.240249066437288
M3,PC1,quadratic,THERM_FPGA*THERM_FPGA,-1.899593831600026e-06
H3,PC1,linear,1,-60.46381064925147
H3,PC1,linear,THERM_FPGA,0.006943869668518232
H3,PC1,linear,SPE_ADC1_T,-0.025771224161510897
H3,PC1,linear,VMON_1V2D,49.90702320946741
H3,PC1,linear,SPE_1VAD8_C,7.201894231594303
H3,PC1,quadratic,1,77.16631055104791
H3,PC1,quadratic,THERM_FPGA,0.007466261915328551
H3,PC1,quadratic,SPE_ADC1_T,-0.027698259761813126
H3,PC1,quadratic,SPE_1VAD8_V,-44.03089446031732
H3,PC1,quadratic,VMON_1V2D,8.458343693102075
H3,PC1,quadratic,SPE_1VAD8_C,-12.915940716528889
H3,PC1,quadratic,THERM_FPGA*THERM_FPGA,0.0003713746418801782
H3,PC1,quadratic,THERM_FPGA*SPE_ADC1_T,-0.0004156289450977478
L0,PC2,linear,1,0.006734837041788873
L0,PC2,linear,THERM_FPGA,3.748794519564918e-06
L0,PC2,linear,SPE_ADC0_T,-5.5676504813903055e-06
L0,PC2,linear,SPE_1VAD8_V,-0.0017717131537718339
L0,PC2,linear,VMON_1V2D,-0.0028462222066502466
L0,PC2,linear,SPE_1VAD8_C,0.0008960391759222
L0,PC2,quadratic,1,0.0022347573320779745
L0,PC2,quadratic,THERM_FPGA,-2.4242919590790887e-06
L0,PC2,quadratic,SPE_ADC0_T,4.193315102675361e-06
L0,PC2,quadratic,SPE_1VAD8_V,-0.00226550908411737
L0,PC2,quadratic,VMON_1V2D,0.0016857851803491132
L0,PC2,quadratic,SPE_1VAD8_C,0.00040601557004142717
L0,PC2,quadratic,THERM_FPGA*THERM_FPGA,-1.1002978375609734e-07
L0,PC2,quadratic,SPE_ADC0_T*SPE_ADC0_T,-1.5975948357283973e-07
L0,PC2,quadratic,THERM_FPGA*SPE_ADC0_T,2.304538010563461e-07
M0,PC2,linear,1,-1.1847937599466487
M0,PC2,linear,THERM_FPGA,-9.376876131659759e-05
M0,PC2,linear,SPE_ADC0_T,0.00018421014353145818
M0,PC2,linear,SPE_1VAD8_V,0.2641286833017358
M0,PC2,linear,VMON_1V2D,0.5588733048859417
M0,PC2,linear,SPE_1VAD8_C,0.03944979270160793
M0,PC2,quadratic,1,-0.19110306472833935
M0,PC2,quadratic,THERM_FPGA,-6.931126150151248e-05
M0,PC2,quadratic,SPE_ADC0_T,6.062335874045493e-05
M0,PC2,quadratic,SPE_1VAD8_V,0.06558545429118963
M0,PC2,quadratic,VMON_1V2D,0.05810847092199223
M0,PC2,quadratic,SPE_1VAD8_C,-0.027934794418778473
M0,PC2,quadratic,THERM_FPGA*THERM_FPGA,1.0462685164666332e-06
H0,PC2,linear,1,-27.00362948270632
H0,PC2,linear,THERM_FPGA,-0.004504009717203661
H0,PC2,linear,SPE_ADC0_T,0.00716437056483088
H0,PC2,linear,SPE_1VAD8_V,3.7082319450817804
H0,PC2,linear,VMON_1V2D,16.533294172267176
H0,PC2,quadratic,1,-8.54725521772067
H0,PC2,quadratic,THERM_FPGA,0.016488892730615542
H0,PC2,quadratic,SPE_ADC0_T,-0.02226227026192102
H0,PC2,quadratic,SPE_1VAD8_V,3.246877153285666
H0,PC2,quadratic,VMON_1V2D,2.0676631491387933
H0,PC2,quadratic,THERM_FPGA*THERM_FPGA,0.0004958340008478796
H0,PC2,quadratic,SPE_ADC0_T*SPE_ADC0_T,0.0007915687500465087
H0,PC2,quadratic,THERM_FPGA*SPE_ADC0_T,-0.0012113156775228773
L1,PC2,linear,1,-0.019781443268771706
L1,PC2,linear,THERM_FPGA,5.936041341909177e-06
L1,PC2,linear,SPE_ADC0_T,-6.632291243016696e-06
L1,PC2,linear,SPE_1VAD8_V,0.005414824823533732
L1,PC2,linear,VMON_1V2D,0.006298945291091363
L1,PC2,linear,SPE_1VAD8_C,0.010726781051353853
L1,PC2,quadratic,1,-0.018758356628308562
L1,PC2,quadratic,THERM_FPGA,2.5117997214270642e-05
L1,PC2,quadratic,SPE_ADC0_T,-3.248060143217814e-05
L1,PC2,quadratic,VMON_1V2D,0.016965678413448402
L1,PC2,quadratic,SPE_1VAD8_C,-0.006609479314123744
L1,PC2,quadratic,THERM_FPGA*THERM_FPGA,3.9294839721742085e-07
L1,PC2,quadratic,SPE_ADC0_T*SPE_ADC0_T,8.618879759468188e-07
L1,PC2,quadratic,THERM_FPGA*SPE_ADC0_T,-1.2411909788021734e-06
M1,PC2,linear,1,0.6463935573474713
M1,PC2,linear,THERM_FPGA,0.0002169936186952534
M1,PC2,linear,SPE_ADC0_T,-0.0003176146357982638
M1,PC2,linear,SPE_1VAD8_V,-0.24531303279708633
M1,PC2,linear,VMON_1V2D,-0.15552871624500736
M1,PC2,linear,SPE_1VAD8_C,0.07297800291155059
M1,PC2,quadratic,1,0.09100464176444428
M1,PC2,quadratic,THERM_FPGA,0.00028595615817974645
M1,PC2,quadratic,SPE_ADC0_T,-0.0002937574540162592
M1,PC2,quadratic,SPE_1VAD8_V,-0.1613383893190496
M1,PC2,quadratic,VMON_1V2D,0.17212422834394986
M1,PC2,quadratic,SPE_1VAD8_C,0.07799941686650202
M1,PC2,quadratic,THERM_FPGA*THERM_FPGA,2.9100494736658165e-06
M1,PC2,quadratic,SPE_ADC0_T*SPE_ADC0_T,5.401809151776464e-06
M1,PC2,quadratic,THERM_FPGA*SPE_ADC0_T,-9.615565952129679e-06
H1,PC2,linear,1,8.196198499479463
H1,PC2,linear,THERM_FPGA,0.010336555692068261
H1,PC2,linear,SPE_ADC0_T,-0.0140760117503341
H1,PC2,linear,SPE_1VAD8_V,-4.4321585400582455
H1,PC2,linear,SPE_1VAD8_C,2.570349661843363
H1,PC2,quadratic,1,-10.702188375509209
H1,PC2,quadratic,THERM_FPGA,0.010487125540040176
H1,PC2,quadratic,SPE_ADC0_T,-0.008735012945518527
H1,PC2,quadratic,SPE_1VAD8_V,-2.9168168966498964
H1,PC2,quadratic,VMON_1V2D,13.261338880960663
H1,PC2,quadratic,SPE_1VAD8_C,2.6154277042172573
H1,PC2,quadratic,THERM_FPGA*THERM_FPGA,7.615079717904812e-05
H1,PC2,quadratic,SPE_ADC0_T*SPE_ADC0_T,0.00015190066334334722
H1,PC2,quadratic,THERM_FPGA*SPE_ADC0_T,-0.00030332190112046
L2,PC2,linear,1,0.007990723437303863
L2,PC2,linear,THERM_FPGA,-4.874162506906404e-06
L2,PC2,linear,SPE_ADC1_T,6.708100485172813e-06
L2,PC2,linear,SPE_1VAD8_V,-0.0024778978773866826
L2,PC2,linear,VMON_1V2D,-0.0030880916341086964
L2,PC2,linear,SPE_1VAD8_C,0.0017976255188990047
L2,PC2,quadratic,1,0.0035700697801661686
L2,PC2,quadratic,THERM_FPGA,-5.339927681379005e-06
L2,PC2,quadratic,SPE_ADC1_T,6.762729309982211e-06
L2,PC2,quadratic,SPE_1VAD8_V,-0.0009645638402690424
L2,PC2,quadratic,VMON_1V2D,-0.0017731641900552422
L2,PC2,quadratic,SPE_1VAD8_C,0.00160839767476361
L2,PC2,quadratic,THERM_FPGA*THERM_FPGA,-3.63983493399567e-08
L2,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,-7.341831073335153e-08
L2,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,1.1844390207770364e-07
M2,PC2,linear,THERM_FPGA,-0.00016406757352003715
M2,PC2,linear,SPE_ADC1_T,0.00022091004971297668
M2,PC2,linear,SPE_1VAD8_V,-0.07042910824809295
M2,PC2,linear,VMON_1V2D,0.12201590598764861
M2,PC2,linear,SPE_1VAD8_C,-0.07883743802859984
M2,PC2,quadratic,1,-0.09061103205648405
M2,PC2,quadratic,THERM_FPGA,-0.00015035085147478109
M2,PC2,quadratic,SPE_ADC1_T,0.00016752087875851777
M2,PC2,quadratic,SPE_1VAD8_V,-0.008041788405695251
M2,PC2,quadratic,VMON_1V2D,0.09389736304053811
M2,PC2,quadratic,SPE_1VAD8_C,-0.04691212784419231
M2,PC2,quadratic,THERM_FPGA*THERM_FPGA,-7.08011877008885e-07
M2,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,-1.670724184938297e-06
M2,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,3.029359433569477e-06
H2,PC2,linear,1,-4.995748809318457
H2,PC2,linear,THERM_FPGA,0.006657596517267744
H2,PC2,linear,SPE_ADC1_T,-0.008269313035386971
H2,PC2,linear,SPE_1VAD8_V,6.463005306902244
H2,PC2,linear,VMON_1V2D,-6.948856144821209
H2,PC2,linear,SPE_1VAD8_C,5.630305073324487
H2,PC2,quadratic,THERM_FPGA,-0.0022895436739240153
H2,PC2,quadratic,SPE_ADC1_T,0.005810527620571194
H2,PC2,quadratic,VMON_1V2D,-0.3917438699245894
H2,PC2,quadratic,SPE_1VAD8_C,2.3812369203709736
H2,PC2,quadratic,THERM_FPGA*THERM_FPGA,-0.00017427142547179466
H2,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,-0.00031144974444704144
H2,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,0.00041716277787732245
L3,PC2,linear,THERM_FPGA,-4.241541048681041e-06
L3,PC2,linear,SPE_ADC1_T,6.129115062837943e-06
L3,PC2,linear,SPE_1VAD8_V,0.0009778525347759236
L3,PC2,linear,VMON_1V2D,-0.0019164205034234163
L3,PC2,linear,SPE_1VAD8_C,0.0017216363418800858
L3,PC2,quadratic,THERM_FPGA,-4.372487635936106e-08
L3,PC2,quadratic,VMON_1V2D,9.510298178431644e-05
L3,PC2,quadratic,SPE_1VAD8_C,-0.0006080571160621893
M3,PC2,linear,1,-0.0958314177704684
M3,PC2,linear,THERM_FPGA,-0.00013510834862019185
M3,PC2,linear,SPE_ADC1_T,0.00018649906575264608
M3,PC2,linear,SPE_1VAD8_V,-0.0160631707655368
M3,PC2,linear,VMON_1V2D,0.11198880885831419
M3,PC2,linear,SPE_1VAD8_C,-0.05513898448326018
M3,PC2,quadratic,1,-0.08090104338949158
M3,PC2,quadratic,THERM_FPGA,9.879254395104131e-05
M3,PC2,quadratic,SPE_ADC1_T,-0.00019482646762890597
M3,PC2,quadratic,SPE_1VAD8_V,0.03006662382033615
M3,PC2,quadratic,VMON_1V2D,0.025649779068458736
M3,PC2,quadratic,SPE_1VAD8_C,-0.03361317915167147
M3,PC2,quadratic,THERM_FPGA*THERM_FPGA,3.85094311248947e-06
M3,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,7.976508575145965e-06
M3,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,-1.0211690434432826e-05
H3,PC2,linear,1,-7.675213017913149
H3,PC2,linear,THERM_FPGA,0.005647884683819465
H3,PC2,linear,SPE_ADC1_T,-0.006793313814177623
H3,PC2,linear,SPE_1VAD8_V,6.826936211008187
H3,PC2,linear,VMON_1V2D,-5.175745460017416
H3,PC2,linear,SPE_1VAD8_C,4.820036262854707
H3,PC2,quadratic,1,-5.3302630141610985
H3,PC2,quadratic,THERM_FPGA,-0.005870885580731776
H3,PC2,quadratic,SPE_ADC1_T,0.010139813803790216
H3,PC2,quadratic,SPE_1VAD8_V,2.49328956216834
H3,PC2,quadratic,SPE_1VAD8_C,2.703891283339498
H3,PC2,quadratic,THERM_FPGA*THERM_FPGA,-0.00024676683099493914
H3,PC2,quadratic,SPE_ADC1_T*SPE_ADC1_T,-0.00043986414881346707
H3,PC2,quadratic,THERM_FPGA*SPE_ADC1_T,0.0006241132135881334
