
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.70000000000000000000;
1.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_8_8_20_1";
mvm_8_8_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_8_8_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_8_8_20_1' with
	the parameters "8,8,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k8_p8_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k8_p8_b20_g1' with
	the parameters "4,8". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP8 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k8_p8_b20_g1' with
	the parameters "1,8,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col8_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col8_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col8_b20_g1' with
	the parameters "20,8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col8_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col8_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE8' with
	the parameters "20,8,3". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE8_LOGSIZE3 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE8_LOGSIZE3 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
========================================================================
|       block name/line         | Inputs | Outputs | # sel inputs | MB |
========================================================================
| memory_b20_SIZE8_LOGSIZE3/105 |   8    |   20    |      3       | N  |
========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE8' with
	the parameters "3,7". (HDL-193)

Inferred memory devices in process
	in routine increaser_b3_TOP7 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 519 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b3_TOP7_0'
  Processing 'memory_b20_SIZE8_LOGSIZE3_0'
  Processing 'seqMemory_b20_SIZE8_0'
  Processing 'singlepath_n_row1_n_col8_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP8'
  Processing 'multipath_k8_p8_b20_g1'
  Processing 'mvm_8_8_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   62257.6      0.99     174.8    9258.4                          
    0:00:15   62257.6      0.99     174.8    9258.4                          
    0:00:25   58438.9      0.43      38.1       4.9                          
    0:00:25   58438.9      0.43      38.1       4.9                          
    0:00:25   58438.9      0.43      38.1       4.9                          
    0:00:26   58436.2      0.43      38.1       4.9                          
    0:00:26   58436.2      0.43      38.1       4.9                          
    0:00:30   50005.1      0.41      21.5       1.0                          
    0:00:31   49967.0      0.39      20.6       1.0                          
    0:00:32   49975.5      0.34      20.0       0.0                          
    0:00:33   49982.5      0.34      19.5       0.0                          
    0:00:33   49992.0      0.31      18.9       0.0                          
    0:00:34   49998.4      0.30      18.6       0.0                          
    0:00:34   50009.6      0.29      18.2       0.0                          
    0:00:34   50020.8      0.28      17.8       0.0                          
    0:00:35   50033.8      0.27      17.2       0.0                          
    0:00:35   50050.3      0.27      16.3       0.0                          
    0:00:35   50066.3      0.26      15.6       0.0                          
    0:00:36   50078.2      0.25      14.7       0.0                          
    0:00:36   50091.0      0.25      13.6       0.0                          
    0:00:36   50108.5      0.24      13.3       0.0                          
    0:00:36   50117.3      0.23      13.1       0.0                          
    0:00:36   50127.7      0.23      12.4       0.0                          
    0:00:37   50142.6      0.23      11.8       0.0                          
    0:00:37   49716.7      0.23      11.8       0.0                          
    0:00:37   49716.7      0.23      11.8       0.0                          
    0:00:37   49716.7      0.23      11.8       0.0                          
    0:00:37   49716.7      0.23      11.8       0.0                          
    0:00:37   49716.7      0.23      11.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37   49716.7      0.23      11.8       0.0                          
    0:00:37   49725.8      0.22      11.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:37   49742.8      0.21      11.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:37   49746.3      0.21      11.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:38   49762.2      0.21      11.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:38   49772.9      0.21      10.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:38   49790.1      0.20      10.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:00:38   49804.8      0.20      10.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:38   49821.3      0.20      10.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:38   49832.7      0.20      10.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:38   49836.7      0.20      10.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:00:38   49847.9      0.19       9.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:38   49856.6      0.19       9.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:39   49864.1      0.19       9.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:39   49873.4      0.18       9.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:39   49883.8      0.18       9.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:00:39   49892.0      0.18       9.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:39   49904.3      0.18       8.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:39   49916.5      0.17       8.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:39   49929.8      0.17       8.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:39   49938.3      0.17       8.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:39   49945.0      0.17       8.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:39   49952.9      0.17       8.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:39   49960.7      0.16       8.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:40   49967.3      0.16       7.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:40   49972.4      0.16       7.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:40   49982.5      0.16       7.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:40   49985.9      0.16       7.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:40   49993.9      0.16       7.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:40   50000.3      0.16       7.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:40   50005.6      0.15       7.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:40   50018.4      0.15       7.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:40   50032.5      0.15       6.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:40   50047.6      0.15       6.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:40   50054.8      0.15       6.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50058.0      0.15       6.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50067.1      0.14       6.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50072.1      0.14       6.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50086.5      0.14       6.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50096.0      0.14       6.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50105.6      0.14       6.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50114.4      0.14       6.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:41   50122.1      0.14       6.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50124.8      0.14       6.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50133.6      0.14       6.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50135.9      0.14       6.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:42   50146.9      0.14       6.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:42   50161.5      0.13       5.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:42   50164.9      0.13       5.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:42   50171.3      0.13       5.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:42   50180.1      0.13       5.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:42   50195.8      0.13       5.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:42   50204.6      0.12       5.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:42   50210.7      0.12       5.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:42   50214.1      0.12       5.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:42   50218.7      0.12       5.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:42   50223.5      0.12       5.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50226.4      0.12       5.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50234.1      0.12       5.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50240.2      0.12       4.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50249.0      0.12       4.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:43   50254.6      0.12       4.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50257.2      0.12       4.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50257.2      0.12       4.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50256.7      0.12       4.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50267.1      0.11       4.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50267.9      0.11       4.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50267.9      0.11       4.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50270.5      0.11       4.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:44   50275.1      0.11       4.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:44   50284.9      0.11       4.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50288.1      0.11       4.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50295.0      0.11       4.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50297.9      0.11       4.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:44   50300.9      0.10       4.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50312.0      0.10       4.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:44   50314.4      0.10       4.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50318.7      0.10       4.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:45   50328.0      0.10       4.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50341.6      0.10       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50351.7      0.10       3.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:45   50358.1      0.10       3.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:45   50366.0      0.10       3.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50381.5      0.10       3.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50386.8      0.10       3.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50399.0      0.10       3.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50409.7      0.09       3.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50412.1      0.09       3.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50419.0      0.09       3.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:45   50429.3      0.09       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50434.1      0.09       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50436.5      0.09       3.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50442.1      0.09       3.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:46   50444.5      0.09       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50449.8      0.09       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50454.1      0.09       3.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50454.1      0.09       3.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50458.3      0.09       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50461.8      0.09       3.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:46   50464.2      0.09       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50464.7      0.09       3.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50469.2      0.09       3.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:47   50476.7      0.09       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50478.3      0.09       3.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50482.0      0.08       3.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:00:47   50482.8      0.08       3.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50484.1      0.08       3.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50486.8      0.08       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50492.9      0.08       3.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:47   50499.6      0.08       2.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:47   50499.6      0.08       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50504.1      0.08       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50508.9      0.08       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50512.3      0.08       2.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:48   50516.3      0.08       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50517.7      0.08       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50521.1      0.08       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50521.9      0.08       2.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50527.5      0.08       2.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50529.1      0.08       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50530.7      0.08       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50540.5      0.08       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50540.5      0.08       2.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50543.7      0.08       2.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50545.3      0.08       2.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50546.4      0.08       2.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50549.3      0.08       2.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50556.0      0.07       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50556.8      0.07       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50562.1      0.07       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50566.9      0.07       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50570.6      0.07       2.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50571.4      0.07       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:50   50577.5      0.07       2.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:50   50581.2      0.07       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:50   50586.5      0.07       2.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:50   50590.5      0.07       2.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:50   50590.0      0.07       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:50   50594.0      0.07       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:50   50599.1      0.07       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:50   50603.0      0.07       2.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:50   50606.8      0.07       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:50   50610.8      0.07       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:50   50619.0      0.07       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:51   50627.5      0.07       2.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:51   50629.6      0.07       2.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:51   50635.0      0.07       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:51   50635.5      0.06       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:51   50639.2      0.06       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:51   50642.9      0.06       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:51   50646.1      0.06       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:51   50646.7      0.06       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:51   50649.3      0.06       2.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:52   50653.3      0.06       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:52   50656.8      0.06       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:52   50657.8      0.06       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:52   50658.4      0.06       2.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:52   50658.9      0.06       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:52   50660.2      0.06       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:52   50661.6      0.06       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:52   50665.3      0.06       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:52   50666.9      0.06       2.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:52   50670.3      0.06       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:52   50676.2      0.06       2.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:52   50679.9      0.06       2.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:53   50681.5      0.06       2.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:53   50682.8      0.06       2.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:53   50683.4      0.06       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:53   50685.8      0.06       2.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:53   50691.1      0.06       2.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:53   50694.8      0.06       1.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:53   50700.1      0.06       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:53   50700.4      0.06       1.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:53   50700.1      0.06       1.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:53   50703.6      0.06       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:53   50708.1      0.06       1.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:54   50710.5      0.06       1.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:54   50714.2      0.06       1.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:54   50717.2      0.06       1.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:54   50719.0      0.06       1.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:54   50722.5      0.06       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:54   50723.3      0.06       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:54   50727.0      0.06       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:54   50727.0      0.06       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:54   50730.7      0.06       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:54   50733.6      0.06       1.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:54   50734.4      0.06       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:54   50733.9      0.06       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:55   50734.4      0.06       1.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:55   50735.2      0.06       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:55   50737.9      0.05       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:55   50737.9      0.05       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:55   50738.7      0.05       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:55   50743.2      0.05       1.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:55   50747.7      0.05       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:55   50749.1      0.05       1.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:55   50754.9      0.05       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:55   50754.4      0.05       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:55   50755.5      0.05       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50760.2      0.05       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50770.6      0.05       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50771.7      0.05       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50773.8      0.05       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50776.2      0.05       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50780.5      0.05       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50785.0      0.05       1.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50786.0      0.05       1.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50792.2      0.05       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50794.3      0.05       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50798.6      0.05       1.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50804.1      0.05       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50803.9      0.05       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50806.8      0.05       1.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50809.5      0.05       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50818.0      0.05       1.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   50829.1      0.05       1.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:57   50830.7      0.05       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50830.5      0.05       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50833.1      0.05       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50835.5      0.05       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50837.1      0.05       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:58   50837.1      0.05       1.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:58   50839.8      0.05       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:58   50839.8      0.05       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:58   50842.2      0.05       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:58   50846.7      0.05       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:58   50849.1      0.05       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:58   50855.7      0.05       1.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:58   50857.3      0.04       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:58   50863.2      0.04       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:58   50863.7      0.04       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50864.3      0.04       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50866.9      0.04       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50869.0      0.04       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50869.6      0.04       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50878.6      0.04       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50886.9      0.04       1.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50887.1      0.04       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50893.2      0.04       1.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   50895.6      0.04       1.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50896.2      0.04       1.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50898.6      0.04       1.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50901.2      0.04       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50902.8      0.04       1.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50905.2      0.04       1.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:00   50907.6      0.04       1.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   50912.7      0.04       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50912.7      0.04       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50917.5      0.04       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50925.2      0.04       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50926.0      0.04       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50937.1      0.04       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:00   50941.1      0.04       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50944.3      0.04       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50948.8      0.04       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:01   50952.0      0.04       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:01   50958.2      0.04       1.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   50962.4      0.04       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:01   50961.1      0.04       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:01   50964.8      0.04       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:01   50966.4      0.04       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:01   50967.2      0.04       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:01   50968.3      0.04       1.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:01   50973.0      0.04       1.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:01   50978.1      0.04       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:01   50977.8      0.04       1.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:02   50979.2      0.04       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:02   50981.0      0.04       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:02   50985.8      0.04       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:02   50987.9      0.04       1.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:02   50990.6      0.04       1.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:02   50991.9      0.04       1.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:02   50991.7      0.04       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:02   50996.7      0.04       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:02   50998.1      0.04       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:02   50999.6      0.04       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:02   50998.8      0.04       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:03   51000.2      0.04       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:03   51001.0      0.04       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:03   51003.4      0.04       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:03   51004.4      0.04       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:03   51005.8      0.04       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:03   51006.6      0.04       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:03   51006.3      0.04       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:03   51006.8      0.04       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:03   51011.1      0.04       1.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:03   51011.6      0.03       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:03   51011.9      0.03       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:03   51012.7      0.03       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:04   51014.5      0.03       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:04   51013.5      0.03       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:04   51015.6      0.03       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:04   51019.3      0.03       0.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:04   51023.6      0.03       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:04   51020.1      0.03       0.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:04   51022.5      0.03       0.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:04   51026.0      0.03       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:04   51028.9      0.03       0.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:04   51034.0      0.03       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:04   51036.1      0.03       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:05   51042.2      0.03       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:05   51051.3      0.03       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:05   51053.9      0.03       0.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   51059.8      0.03       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:05   51063.2      0.03       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:05   51068.8      0.03       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:05   51074.1      0.03       0.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   51075.5      0.03       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:05   51078.4      0.03       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:05   51085.0      0.03       0.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:05   51088.0      0.03       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:05   51089.3      0.03       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:06   51091.9      0.03       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:06   51107.1      0.03       0.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:06   51111.1      0.03       0.7      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:06   51114.8      0.03       0.7      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:06   51117.8      0.03       0.7      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:06   51124.7      0.03       0.6      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:06   51126.8      0.03       0.6      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:06   51130.5      0.03       0.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:06   51132.1      0.02       0.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:06   51134.0      0.02       0.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:06   51139.8      0.02       0.6      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:06   51146.7      0.02       0.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:07   51149.4      0.02       0.6      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:07   51154.7      0.02       0.5      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:07   51157.7      0.02       0.5      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:07   51161.9      0.02       0.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:07   51165.6      0.02       0.5      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:07   51167.5      0.02       0.5      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:07   51174.1      0.02       0.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:07   51177.6      0.02       0.5      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   51181.3      0.02       0.5      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   51184.0      0.02       0.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:07   51186.1      0.02       0.5      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:07   51190.4      0.02       0.5      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:08   51192.5      0.02       0.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:08   51192.5      0.02       0.5      24.2                          
    0:01:09   51169.9      0.02       0.5      24.2                          
    0:01:09   51167.8      0.02       0.5      24.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:09   51167.8      0.02       0.5      24.2                          
    0:01:09   51160.0      0.02       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:09   51161.4      0.02       0.5       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:09   51161.4      0.02       0.5       0.0                          
    0:01:09   51161.4      0.02       0.5       0.0                          
    0:01:11   50925.4      0.02       0.5       0.0                          
    0:01:11   50902.3      0.02       0.5       0.0                          
    0:01:11   50897.5      0.02       0.5       0.0                          
    0:01:11   50892.7      0.02       0.5       0.0                          
    0:01:11   50886.3      0.02       0.5       0.0                          
    0:01:11   50886.3      0.02       0.5       0.0                          
    0:01:12   50889.3      0.02       0.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   50897.0      0.02       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:12   50898.8      0.02       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   50901.2      0.02       0.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:12   50902.6      0.02       0.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:12   50908.7      0.02       0.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   50908.1      0.02       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   50909.5      0.02       0.4       0.0                          
    0:01:13   50851.0      0.04       0.6       0.0                          
    0:01:13   50846.2      0.04       0.6       0.0                          
    0:01:13   50846.2      0.04       0.6       0.0                          
    0:01:13   50846.2      0.04       0.6       0.0                          
    0:01:13   50846.2      0.04       0.6       0.0                          
    0:01:13   50846.2      0.04       0.6       0.0                          
    0:01:13   50846.2      0.04       0.6       0.0                          
    0:01:14   50853.3      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50855.2      0.02       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50858.9      0.02       0.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50861.3      0.02       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50866.1      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50868.0      0.02       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50867.7      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50869.8      0.02       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50870.9      0.02       0.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   50871.7      0.02       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50875.4      0.02       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50877.8      0.02       0.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50879.1      0.02       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50880.5      0.02       0.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50881.5      0.02       0.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50881.5      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50881.8      0.02       0.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50882.3      0.02       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50888.2      0.02       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50888.2      0.02       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50888.5      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50891.1      0.02       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:16   50893.0      0.02       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:16   50894.0      0.02       0.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   50897.2      0.02       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:16   50897.5      0.02       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   50901.5      0.02       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:16   50903.9      0.02       0.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   50906.0      0.02       0.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   50911.9      0.02       0.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   50913.5      0.02       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:16   50915.6      0.02       0.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   50919.3      0.02       0.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:16   50925.2      0.02       0.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   50924.9      0.02       0.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:17   50926.5      0.02       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17   50934.5      0.02       0.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17   50942.5      0.02       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:17   50943.0      0.02       0.3       0.0                          
    0:01:17   50938.5      0.02       0.3       0.0                          
    0:01:17   50919.6      0.02       0.3       0.0                          
    0:01:17   50890.6      0.02       0.3       0.0                          
    0:01:17   50871.4      0.02       0.3       0.0                          
    0:01:18   50851.0      0.02       0.3       0.0                          
    0:01:18   50819.6      0.02       0.3       0.0                          
    0:01:18   50797.0      0.02       0.3       0.0                          
    0:01:19   50705.7      0.02       0.3       0.0                          
    0:01:19   50681.8      0.02       0.3       0.0                          
    0:01:19   50628.6      0.02       0.3       0.0                          
    0:01:19   50575.6      0.02       0.3       0.0                          
    0:01:19   50573.5      0.02       0.3       0.0                          
    0:01:20   50570.9      0.02       0.3       0.0                          
    0:01:20   50570.1      0.02       0.3       0.0                          
    0:01:20   50569.8      0.02       0.3       0.0                          
    0:01:21   50565.8      0.02       0.3       0.0                          
    0:01:21   50565.8      0.02       0.3       0.0                          
    0:01:21   50538.9      0.04       0.5       0.0                          
    0:01:21   50537.9      0.04       0.5       0.0                          
    0:01:21   50537.9      0.04       0.5       0.0                          
    0:01:21   50537.9      0.04       0.5       0.0                          
    0:01:21   50537.9      0.04       0.5       0.0                          
    0:01:21   50537.9      0.04       0.5       0.0                          
    0:01:21   50537.9      0.04       0.5       0.0                          
    0:01:21   50544.0      0.02       0.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:21   50551.7      0.02       0.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:22   50552.8      0.02       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   50564.2      0.02       0.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:22   50566.1      0.02       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   50566.6      0.02       0.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   50569.5      0.01       0.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:22   50571.9      0.01       0.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   50572.2      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:22   50573.5      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22   50581.2      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22   50583.6      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:23   50587.6      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:23   50589.2      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:23   50590.5      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:23   50596.4      0.01       0.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:23   50602.0      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:23   50602.2      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:23   50604.9      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:23   50605.2      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   50605.2      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:23   50607.8      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:23   50608.4      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:24   50611.6      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:24   50617.7      0.01       0.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:24   50621.1      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:24   50627.8      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:24   50631.5      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:24   50631.8      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:24   50636.6      0.01       0.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   50637.1      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:24   50644.0      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:24   50646.4      0.01       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:25   50654.1      0.01       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:25   50654.9      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:25   50654.4      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:25   50657.6      0.01       0.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:25   50657.8      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:25   50662.1      0.01       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:25   50665.8      0.01       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:25   50666.9      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:25   50673.3      0.01       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:25   50677.3      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:25   50683.1      0.01       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:26   50684.2      0.01       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:26   50689.0      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:26   50692.2      0.01       0.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:26   50692.7      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26   50694.3      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:26   50702.3      0.01       0.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:26   50705.2      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26   50706.5      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:26   50710.5      0.01       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:26   50715.3      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26   50716.4      0.01       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:26   50718.0      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:27   50724.3      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:27   50724.3      0.01       0.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:27   50724.1      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:27   50726.2      0.01       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:27   50728.1      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:27   50731.3      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:27   50734.2      0.01       0.1       0.0 path/path/path/add_out_reg[39]/D
    0:01:27   50740.6      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:27   50746.4      0.00       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:27   50751.5      0.00       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:27   50756.5      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:28   50762.6      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:28   50764.5      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:28   50765.6      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:28   50767.2      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:28   50770.9      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28   50772.5      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28   50777.0      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:28   50775.4      0.00       0.0       0.0                          
    0:01:29   50773.3      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:29   50777.3      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:29   50779.1      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29   50779.9      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:29   50781.5      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:29   50782.6      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   50783.7      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:29   50784.7      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   50789.2      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:29   50790.6      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:29   50790.3      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30   50792.7      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30   50800.1      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:30   50801.5      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30   50802.8      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30   50802.5      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:30   50804.1      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:30   50804.1      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30   50806.3      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:31   50806.8      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_8_8_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 4967 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_8_8_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 01:51:47 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_8_8_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              27251.700053
Buf/Inv area:                     2041.816001
Noncombinational area:           23555.097204
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 50806.797258
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_8_8_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 01:51:50 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_8_8_20_1           5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  16.1948 mW   (88%)
  Net Switching Power  =   2.2010 mW   (12%)
                         ---------
Total Dynamic Power    =  18.3958 mW  (100%)

Cell Leakage Power     =   1.0666 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.5111e+04          332.4997        3.9131e+05        1.5835e+04  (  81.36%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.0838e+03        1.8685e+03        6.7528e+05        3.6276e+03  (  18.64%)
--------------------------------------------------------------------------------------------------
Total          1.6195e+04 uW     2.2010e+03 uW     1.0666e+06 nW     1.9463e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_8_8_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 01:51:50 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[6].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_8_8_20_1       5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri[3]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out[3] (memory_b20_SIZE8_LOGSIZE3_4)
                                                          0.00       0.22 f
  path/genblk1[6].path/Mat_a_Mem/data_out[3] (seqMemory_b20_SIZE8_4)
                                                          0.00       0.22 f
  path/genblk1[6].path/path/in0[3] (mac_b20_g1_2)         0.00       0.22 f
  path/genblk1[6].path/path/mult_21/a[3] (mac_b20_g1_2_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[6].path/path/mult_21/U1605/ZN (XNOR2_X1)
                                                          0.06       0.28 r
  path/genblk1[6].path/path/mult_21/U1141/ZN (AND2_X2)
                                                          0.06       0.33 r
  path/genblk1[6].path/path/mult_21/U1346/ZN (INV_X1)     0.04       0.38 f
  path/genblk1[6].path/path/mult_21/U2027/ZN (OAI22_X1)
                                                          0.05       0.43 r
  path/genblk1[6].path/path/mult_21/U1677/ZN (INV_X1)     0.03       0.46 f
  path/genblk1[6].path/path/mult_21/U403/CO (FA_X1)       0.09       0.54 f
  path/genblk1[6].path/path/mult_21/U393/CO (FA_X1)       0.09       0.64 f
  path/genblk1[6].path/path/mult_21/U385/S (FA_X1)        0.15       0.78 r
  path/genblk1[6].path/path/mult_21/U384/S (FA_X1)        0.12       0.90 f
  path/genblk1[6].path/path/mult_21/U1644/ZN (AND2_X1)
                                                          0.04       0.94 f
  path/genblk1[6].path/path/mult_21/U1792/ZN (AOI21_X1)
                                                          0.04       0.98 r
  path/genblk1[6].path/path/mult_21/U1151/ZN (OAI21_X1)
                                                          0.03       1.02 f
  path/genblk1[6].path/path/mult_21/U1287/ZN (AOI21_X1)
                                                          0.06       1.08 r
  path/genblk1[6].path/path/mult_21/U2053/ZN (OAI21_X1)
                                                          0.04       1.11 f
  path/genblk1[6].path/path/mult_21/U1354/ZN (AOI21_X1)
                                                          0.06       1.17 r
  path/genblk1[6].path/path/mult_21/U2007/ZN (OAI21_X1)
                                                          0.03       1.20 f
  path/genblk1[6].path/path/mult_21/U1352/ZN (AOI21_X1)
                                                          0.04       1.24 r
  path/genblk1[6].path/path/mult_21/U2006/ZN (OAI21_X1)
                                                          0.03       1.28 f
  path/genblk1[6].path/path/mult_21/U1350/ZN (AOI21_X1)
                                                          0.04       1.32 r
  path/genblk1[6].path/path/mult_21/U2052/ZN (OAI21_X1)
                                                          0.04       1.36 f
  path/genblk1[6].path/path/mult_21/U1276/ZN (NAND2_X1)
                                                          0.04       1.39 r
  path/genblk1[6].path/path/mult_21/U1272/ZN (NAND3_X1)
                                                          0.04       1.43 f
  path/genblk1[6].path/path/mult_21/U1314/ZN (NAND2_X1)
                                                          0.04       1.47 r
  path/genblk1[6].path/path/mult_21/U1317/ZN (NAND3_X1)
                                                          0.04       1.51 f
  path/genblk1[6].path/path/mult_21/U1325/ZN (NAND2_X1)
                                                          0.04       1.55 r
  path/genblk1[6].path/path/mult_21/U1326/ZN (NAND3_X1)
                                                          0.04       1.58 f
  path/genblk1[6].path/path/mult_21/U1328/ZN (NAND2_X1)
                                                          0.03       1.61 r
  path/genblk1[6].path/path/mult_21/U1293/ZN (AND3_X1)
                                                          0.05       1.66 r
  path/genblk1[6].path/path/mult_21/product[39] (mac_b20_g1_2_DW_mult_tc_1)
                                                          0.00       1.66 r
  path/genblk1[6].path/path/genblk1.add_in_reg[39]/D (DFF_X1)
                                                          0.01       1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  path/genblk1[6].path/path/genblk1.add_in_reg[39]/CK (DFF_X1)
                                                          0.00       1.70 r
  library setup time                                     -0.03       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 7 nets to module multipath_k8_p8_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
