#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001923ffbcd00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001923fff84c0 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v0000019240058bc0_0 .var "clk", 0 0;
v0000019240058c60_0 .net "dataadr", 31 0, v000001924004f910_0;  1 drivers
v0000019240058d00_0 .net "memwrite", 0 0, L_0000019240063340;  1 drivers
v0000019240059520_0 .var "reset", 0 0;
v000001924004c170_0 .net "writedata", 31 0, v000001924004e790_0;  1 drivers
S_000001923fff8650 .scope module, "dut" "top" 3 8, 4 5 0, S_000001923fff84c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000019240059340_0 .net "ALUOut", 31 0, v000001924004f910_0;  alias, 1 drivers
v00000192400589e0_0 .net "LoadW", 0 0, L_0000019240062800;  1 drivers
v00000192400593e0_0 .net "MemWrite", 0 0, L_0000019240063340;  alias, 1 drivers
v0000019240058ee0_0 .net "ReadData", 31 0, v000001923ffc27b0_0;  1 drivers
v00000192400581c0_0 .net "WriteData", 31 0, v000001924004e790_0;  alias, 1 drivers
v0000019240059480_0 .net "clk", 0 0, v0000019240058bc0_0;  1 drivers
v00000192400583a0_0 .net "dhit", 0 0, v000001923ffc2c10_0;  1 drivers
v0000019240058580_0 .net "ihit", 0 0, v000001923ff83800_0;  1 drivers
v0000019240058a80_0 .net "instr", 31 0, v000001923ff827c0_0;  1 drivers
v0000019240058b20_0 .net "pc", 31 0, v00000192400552d0_0;  1 drivers
v0000019240059160_0 .net "reset", 0 0, v0000019240059520_0;  1 drivers
S_000001923ff18ca0 .scope module, "dcache" "dcache" 4 12, 5 9 0, S_000001923fff8650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 1 "hit";
    .port_info 6 /OUTPUT 32 "rd";
v000001923ffc2850_0 .net "a", 31 0, v000001924004f910_0;  alias, 1 drivers
v000001923ffc31b0_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v000001923ffc3a70_0 .net "data", 127 0, v000001923ffc2e90_0;  1 drivers
v000001923ffc20d0_0 .var "data0", 127 0;
v000001923ffc23f0_0 .var "data1", 127 0;
v000001923ffc1db0_0 .var "data2", 127 0;
v000001923ffc3bb0_0 .var "data3", 127 0;
v000001923ffc28f0 .array "dcache", 0 3, 154 0;
v000001923ffc2c10_0 .var "hit", 0 0;
v000001923ffc2710_0 .net "load", 0 0, L_0000019240062800;  alias, 1 drivers
v000001923ffc27b0_0 .var "rd", 31 0;
v000001923ffc2a30_0 .var "set", 1 0;
v000001923ffc2350_0 .var "tag0", 25 0;
v000001923ffc2cb0_0 .var "tag1", 25 0;
v000001923ffc2490_0 .var "tag2", 25 0;
v000001923ffc2f30_0 .var "tag3", 25 0;
v000001923ffc1e50_0 .var "valid0", 0 0;
v000001923ffc2fd0_0 .var "valid1", 0 0;
v000001923ffc1ef0_0 .var "valid2", 0 0;
v000001923ffc3070_0 .var "valid3", 0 0;
v000001923ffc2030_0 .net "wd", 31 0, v000001924004e790_0;  alias, 1 drivers
v000001923ffc3110_0 .net "we", 0 0, L_0000019240063340;  alias, 1 drivers
v000001923ffc28f0_0 .array/port v000001923ffc28f0, 0;
v000001923ffc28f0_1 .array/port v000001923ffc28f0, 1;
v000001923ffc28f0_2 .array/port v000001923ffc28f0, 2;
v000001923ffc28f0_3 .array/port v000001923ffc28f0, 3;
E_000001923ffe2ae0/0 .event anyedge, v000001923ffc28f0_0, v000001923ffc28f0_1, v000001923ffc28f0_2, v000001923ffc28f0_3;
E_000001923ffe2ae0/1 .event anyedge, v000001923ffc3430_0, v000001923ffc25d0_0, v000001923ffc2710_0, v000001923ffc2e90_0;
E_000001923ffe2ae0/2 .event anyedge, v000001923ffc2b70_0;
E_000001923ffe2ae0 .event/or E_000001923ffe2ae0/0, E_000001923ffe2ae0/1, E_000001923ffe2ae0/2;
S_000001923ff18e30 .scope module, "dmem" "dmem" 5 21, 6 1 0, S_000001923ff18ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 128 "rd";
v000001923ffc2df0 .array "RAM", 0 63, 31 0;
v000001923ffc3430_0 .net "a", 31 0, v000001924004f910_0;  alias, 1 drivers
v000001923ffc2ad0_0 .var "add0", 31 0;
v000001923ffc3c50_0 .var "add1", 31 0;
v000001923ffc1f90_0 .var "add2", 31 0;
v000001923ffc2670_0 .var "add3", 31 0;
v000001923ffc3750_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v000001923ffc2e90_0 .var "rd", 127 0;
v000001923ffc2b70_0 .net "wd", 31 0, v000001924004e790_0;  alias, 1 drivers
v000001923ffc25d0_0 .net "we", 0 0, L_0000019240063340;  alias, 1 drivers
E_000001923ffe25e0 .event negedge, v000001923ffc3750_0;
E_000001923ffe2f20 .event posedge, v000001923ffc3750_0;
v000001923ffc2df0_0 .array/port v000001923ffc2df0, 0;
E_000001923ffe2f60/0 .event anyedge, v000001923ffc3430_0, v000001923ffc2ad0_0, v000001923ffc2670_0, v000001923ffc2df0_0;
v000001923ffc2df0_1 .array/port v000001923ffc2df0, 1;
v000001923ffc2df0_2 .array/port v000001923ffc2df0, 2;
v000001923ffc2df0_3 .array/port v000001923ffc2df0, 3;
v000001923ffc2df0_4 .array/port v000001923ffc2df0, 4;
E_000001923ffe2f60/1 .event anyedge, v000001923ffc2df0_1, v000001923ffc2df0_2, v000001923ffc2df0_3, v000001923ffc2df0_4;
v000001923ffc2df0_5 .array/port v000001923ffc2df0, 5;
v000001923ffc2df0_6 .array/port v000001923ffc2df0, 6;
v000001923ffc2df0_7 .array/port v000001923ffc2df0, 7;
v000001923ffc2df0_8 .array/port v000001923ffc2df0, 8;
E_000001923ffe2f60/2 .event anyedge, v000001923ffc2df0_5, v000001923ffc2df0_6, v000001923ffc2df0_7, v000001923ffc2df0_8;
v000001923ffc2df0_9 .array/port v000001923ffc2df0, 9;
v000001923ffc2df0_10 .array/port v000001923ffc2df0, 10;
v000001923ffc2df0_11 .array/port v000001923ffc2df0, 11;
v000001923ffc2df0_12 .array/port v000001923ffc2df0, 12;
E_000001923ffe2f60/3 .event anyedge, v000001923ffc2df0_9, v000001923ffc2df0_10, v000001923ffc2df0_11, v000001923ffc2df0_12;
v000001923ffc2df0_13 .array/port v000001923ffc2df0, 13;
v000001923ffc2df0_14 .array/port v000001923ffc2df0, 14;
v000001923ffc2df0_15 .array/port v000001923ffc2df0, 15;
v000001923ffc2df0_16 .array/port v000001923ffc2df0, 16;
E_000001923ffe2f60/4 .event anyedge, v000001923ffc2df0_13, v000001923ffc2df0_14, v000001923ffc2df0_15, v000001923ffc2df0_16;
v000001923ffc2df0_17 .array/port v000001923ffc2df0, 17;
v000001923ffc2df0_18 .array/port v000001923ffc2df0, 18;
v000001923ffc2df0_19 .array/port v000001923ffc2df0, 19;
v000001923ffc2df0_20 .array/port v000001923ffc2df0, 20;
E_000001923ffe2f60/5 .event anyedge, v000001923ffc2df0_17, v000001923ffc2df0_18, v000001923ffc2df0_19, v000001923ffc2df0_20;
v000001923ffc2df0_21 .array/port v000001923ffc2df0, 21;
v000001923ffc2df0_22 .array/port v000001923ffc2df0, 22;
v000001923ffc2df0_23 .array/port v000001923ffc2df0, 23;
v000001923ffc2df0_24 .array/port v000001923ffc2df0, 24;
E_000001923ffe2f60/6 .event anyedge, v000001923ffc2df0_21, v000001923ffc2df0_22, v000001923ffc2df0_23, v000001923ffc2df0_24;
v000001923ffc2df0_25 .array/port v000001923ffc2df0, 25;
v000001923ffc2df0_26 .array/port v000001923ffc2df0, 26;
v000001923ffc2df0_27 .array/port v000001923ffc2df0, 27;
v000001923ffc2df0_28 .array/port v000001923ffc2df0, 28;
E_000001923ffe2f60/7 .event anyedge, v000001923ffc2df0_25, v000001923ffc2df0_26, v000001923ffc2df0_27, v000001923ffc2df0_28;
v000001923ffc2df0_29 .array/port v000001923ffc2df0, 29;
v000001923ffc2df0_30 .array/port v000001923ffc2df0, 30;
v000001923ffc2df0_31 .array/port v000001923ffc2df0, 31;
v000001923ffc2df0_32 .array/port v000001923ffc2df0, 32;
E_000001923ffe2f60/8 .event anyedge, v000001923ffc2df0_29, v000001923ffc2df0_30, v000001923ffc2df0_31, v000001923ffc2df0_32;
v000001923ffc2df0_33 .array/port v000001923ffc2df0, 33;
v000001923ffc2df0_34 .array/port v000001923ffc2df0, 34;
v000001923ffc2df0_35 .array/port v000001923ffc2df0, 35;
v000001923ffc2df0_36 .array/port v000001923ffc2df0, 36;
E_000001923ffe2f60/9 .event anyedge, v000001923ffc2df0_33, v000001923ffc2df0_34, v000001923ffc2df0_35, v000001923ffc2df0_36;
v000001923ffc2df0_37 .array/port v000001923ffc2df0, 37;
v000001923ffc2df0_38 .array/port v000001923ffc2df0, 38;
v000001923ffc2df0_39 .array/port v000001923ffc2df0, 39;
v000001923ffc2df0_40 .array/port v000001923ffc2df0, 40;
E_000001923ffe2f60/10 .event anyedge, v000001923ffc2df0_37, v000001923ffc2df0_38, v000001923ffc2df0_39, v000001923ffc2df0_40;
v000001923ffc2df0_41 .array/port v000001923ffc2df0, 41;
v000001923ffc2df0_42 .array/port v000001923ffc2df0, 42;
v000001923ffc2df0_43 .array/port v000001923ffc2df0, 43;
v000001923ffc2df0_44 .array/port v000001923ffc2df0, 44;
E_000001923ffe2f60/11 .event anyedge, v000001923ffc2df0_41, v000001923ffc2df0_42, v000001923ffc2df0_43, v000001923ffc2df0_44;
v000001923ffc2df0_45 .array/port v000001923ffc2df0, 45;
v000001923ffc2df0_46 .array/port v000001923ffc2df0, 46;
v000001923ffc2df0_47 .array/port v000001923ffc2df0, 47;
v000001923ffc2df0_48 .array/port v000001923ffc2df0, 48;
E_000001923ffe2f60/12 .event anyedge, v000001923ffc2df0_45, v000001923ffc2df0_46, v000001923ffc2df0_47, v000001923ffc2df0_48;
v000001923ffc2df0_49 .array/port v000001923ffc2df0, 49;
v000001923ffc2df0_50 .array/port v000001923ffc2df0, 50;
v000001923ffc2df0_51 .array/port v000001923ffc2df0, 51;
v000001923ffc2df0_52 .array/port v000001923ffc2df0, 52;
E_000001923ffe2f60/13 .event anyedge, v000001923ffc2df0_49, v000001923ffc2df0_50, v000001923ffc2df0_51, v000001923ffc2df0_52;
v000001923ffc2df0_53 .array/port v000001923ffc2df0, 53;
v000001923ffc2df0_54 .array/port v000001923ffc2df0, 54;
v000001923ffc2df0_55 .array/port v000001923ffc2df0, 55;
v000001923ffc2df0_56 .array/port v000001923ffc2df0, 56;
E_000001923ffe2f60/14 .event anyedge, v000001923ffc2df0_53, v000001923ffc2df0_54, v000001923ffc2df0_55, v000001923ffc2df0_56;
v000001923ffc2df0_57 .array/port v000001923ffc2df0, 57;
v000001923ffc2df0_58 .array/port v000001923ffc2df0, 58;
v000001923ffc2df0_59 .array/port v000001923ffc2df0, 59;
v000001923ffc2df0_60 .array/port v000001923ffc2df0, 60;
E_000001923ffe2f60/15 .event anyedge, v000001923ffc2df0_57, v000001923ffc2df0_58, v000001923ffc2df0_59, v000001923ffc2df0_60;
v000001923ffc2df0_61 .array/port v000001923ffc2df0, 61;
v000001923ffc2df0_62 .array/port v000001923ffc2df0, 62;
v000001923ffc2df0_63 .array/port v000001923ffc2df0, 63;
E_000001923ffe2f60/16 .event anyedge, v000001923ffc2df0_61, v000001923ffc2df0_62, v000001923ffc2df0_63, v000001923ffc1f90_0;
E_000001923ffe2f60/17 .event anyedge, v000001923ffc3c50_0;
E_000001923ffe2f60 .event/or E_000001923ffe2f60/0, E_000001923ffe2f60/1, E_000001923ffe2f60/2, E_000001923ffe2f60/3, E_000001923ffe2f60/4, E_000001923ffe2f60/5, E_000001923ffe2f60/6, E_000001923ffe2f60/7, E_000001923ffe2f60/8, E_000001923ffe2f60/9, E_000001923ffe2f60/10, E_000001923ffe2f60/11, E_000001923ffe2f60/12, E_000001923ffe2f60/13, E_000001923ffe2f60/14, E_000001923ffe2f60/15, E_000001923ffe2f60/16, E_000001923ffe2f60/17;
S_000001923ff18fc0 .scope module, "icache" "icache" 4 13, 7 9 0, S_000001923fff8650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /OUTPUT 1 "hit";
    .port_info 3 /OUTPUT 32 "rd";
v000001923ffc3570_0 .net "a", 31 0, v00000192400552d0_0;  alias, 1 drivers
v000001923ffc3610_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v000001923ffc3890_0 .var "data0", 127 0;
v000001923ffc2210_0 .var "data1", 127 0;
v000001923ffc22b0_0 .var "data2", 127 0;
v000001923ff831c0_0 .var "data3", 127 0;
v000001923ff83800_0 .var "hit", 0 0;
v000001923ff83b20 .array "icache", 0 3, 154 0;
v000001923ff83bc0_0 .net "instr", 127 0, v000001923ffc2170_0;  1 drivers
v000001923ff827c0_0 .var "rd", 31 0;
v000001923ff82b80_0 .var "set", 1 0;
v000001923ff82d60_0 .var "tag0", 25 0;
v000001923ff9c1d0_0 .var "tag1", 25 0;
v000001923ff9cc70_0 .var "tag2", 25 0;
v000001923ff9c450_0 .var "tag3", 25 0;
v000001923ff9c950_0 .var "valid0", 0 0;
v000001923ff53120_0 .var "valid1", 0 0;
v000001923ff52c20_0 .var "valid2", 0 0;
v000001924004a840_0 .var "valid3", 0 0;
v000001923ff83b20_0 .array/port v000001923ff83b20, 0;
v000001923ff83b20_1 .array/port v000001923ff83b20, 1;
v000001923ff83b20_2 .array/port v000001923ff83b20, 2;
v000001923ff83b20_3 .array/port v000001923ff83b20, 3;
E_000001923ffe2de0/0 .event anyedge, v000001923ff83b20_0, v000001923ff83b20_1, v000001923ff83b20_2, v000001923ff83b20_3;
E_000001923ffe2de0/1 .event anyedge, v000001923ffc36b0_0, v000001923ffc2170_0;
E_000001923ffe2de0 .event/or E_000001923ffe2de0/0, E_000001923ffe2de0/1;
S_000001923ff02f00 .scope module, "imem" "imem" 7 21, 8 1 0, S_000001923ff18fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 128 "rd";
v000001923ffc3250 .array "RAM", 0 63, 31 0;
v000001923ffc36b0_0 .net "a", 31 0, v00000192400552d0_0;  alias, 1 drivers
v000001923ffc32f0_0 .var "add0", 31 0;
v000001923ffc3930_0 .var "add1", 31 0;
v000001923ffc3390_0 .var "add2", 31 0;
v000001923ffc34d0_0 .var "add3", 31 0;
v000001923ffc2170_0 .var "rd", 127 0;
v000001923ffc3250_0 .array/port v000001923ffc3250, 0;
E_000001923ffe3120/0 .event anyedge, v000001923ffc36b0_0, v000001923ffc32f0_0, v000001923ffc34d0_0, v000001923ffc3250_0;
v000001923ffc3250_1 .array/port v000001923ffc3250, 1;
v000001923ffc3250_2 .array/port v000001923ffc3250, 2;
v000001923ffc3250_3 .array/port v000001923ffc3250, 3;
v000001923ffc3250_4 .array/port v000001923ffc3250, 4;
E_000001923ffe3120/1 .event anyedge, v000001923ffc3250_1, v000001923ffc3250_2, v000001923ffc3250_3, v000001923ffc3250_4;
v000001923ffc3250_5 .array/port v000001923ffc3250, 5;
v000001923ffc3250_6 .array/port v000001923ffc3250, 6;
v000001923ffc3250_7 .array/port v000001923ffc3250, 7;
v000001923ffc3250_8 .array/port v000001923ffc3250, 8;
E_000001923ffe3120/2 .event anyedge, v000001923ffc3250_5, v000001923ffc3250_6, v000001923ffc3250_7, v000001923ffc3250_8;
v000001923ffc3250_9 .array/port v000001923ffc3250, 9;
v000001923ffc3250_10 .array/port v000001923ffc3250, 10;
v000001923ffc3250_11 .array/port v000001923ffc3250, 11;
v000001923ffc3250_12 .array/port v000001923ffc3250, 12;
E_000001923ffe3120/3 .event anyedge, v000001923ffc3250_9, v000001923ffc3250_10, v000001923ffc3250_11, v000001923ffc3250_12;
v000001923ffc3250_13 .array/port v000001923ffc3250, 13;
v000001923ffc3250_14 .array/port v000001923ffc3250, 14;
v000001923ffc3250_15 .array/port v000001923ffc3250, 15;
v000001923ffc3250_16 .array/port v000001923ffc3250, 16;
E_000001923ffe3120/4 .event anyedge, v000001923ffc3250_13, v000001923ffc3250_14, v000001923ffc3250_15, v000001923ffc3250_16;
v000001923ffc3250_17 .array/port v000001923ffc3250, 17;
v000001923ffc3250_18 .array/port v000001923ffc3250, 18;
v000001923ffc3250_19 .array/port v000001923ffc3250, 19;
v000001923ffc3250_20 .array/port v000001923ffc3250, 20;
E_000001923ffe3120/5 .event anyedge, v000001923ffc3250_17, v000001923ffc3250_18, v000001923ffc3250_19, v000001923ffc3250_20;
v000001923ffc3250_21 .array/port v000001923ffc3250, 21;
v000001923ffc3250_22 .array/port v000001923ffc3250, 22;
v000001923ffc3250_23 .array/port v000001923ffc3250, 23;
v000001923ffc3250_24 .array/port v000001923ffc3250, 24;
E_000001923ffe3120/6 .event anyedge, v000001923ffc3250_21, v000001923ffc3250_22, v000001923ffc3250_23, v000001923ffc3250_24;
v000001923ffc3250_25 .array/port v000001923ffc3250, 25;
v000001923ffc3250_26 .array/port v000001923ffc3250, 26;
v000001923ffc3250_27 .array/port v000001923ffc3250, 27;
v000001923ffc3250_28 .array/port v000001923ffc3250, 28;
E_000001923ffe3120/7 .event anyedge, v000001923ffc3250_25, v000001923ffc3250_26, v000001923ffc3250_27, v000001923ffc3250_28;
v000001923ffc3250_29 .array/port v000001923ffc3250, 29;
v000001923ffc3250_30 .array/port v000001923ffc3250, 30;
v000001923ffc3250_31 .array/port v000001923ffc3250, 31;
v000001923ffc3250_32 .array/port v000001923ffc3250, 32;
E_000001923ffe3120/8 .event anyedge, v000001923ffc3250_29, v000001923ffc3250_30, v000001923ffc3250_31, v000001923ffc3250_32;
v000001923ffc3250_33 .array/port v000001923ffc3250, 33;
v000001923ffc3250_34 .array/port v000001923ffc3250, 34;
v000001923ffc3250_35 .array/port v000001923ffc3250, 35;
v000001923ffc3250_36 .array/port v000001923ffc3250, 36;
E_000001923ffe3120/9 .event anyedge, v000001923ffc3250_33, v000001923ffc3250_34, v000001923ffc3250_35, v000001923ffc3250_36;
v000001923ffc3250_37 .array/port v000001923ffc3250, 37;
v000001923ffc3250_38 .array/port v000001923ffc3250, 38;
v000001923ffc3250_39 .array/port v000001923ffc3250, 39;
v000001923ffc3250_40 .array/port v000001923ffc3250, 40;
E_000001923ffe3120/10 .event anyedge, v000001923ffc3250_37, v000001923ffc3250_38, v000001923ffc3250_39, v000001923ffc3250_40;
v000001923ffc3250_41 .array/port v000001923ffc3250, 41;
v000001923ffc3250_42 .array/port v000001923ffc3250, 42;
v000001923ffc3250_43 .array/port v000001923ffc3250, 43;
v000001923ffc3250_44 .array/port v000001923ffc3250, 44;
E_000001923ffe3120/11 .event anyedge, v000001923ffc3250_41, v000001923ffc3250_42, v000001923ffc3250_43, v000001923ffc3250_44;
v000001923ffc3250_45 .array/port v000001923ffc3250, 45;
v000001923ffc3250_46 .array/port v000001923ffc3250, 46;
v000001923ffc3250_47 .array/port v000001923ffc3250, 47;
v000001923ffc3250_48 .array/port v000001923ffc3250, 48;
E_000001923ffe3120/12 .event anyedge, v000001923ffc3250_45, v000001923ffc3250_46, v000001923ffc3250_47, v000001923ffc3250_48;
v000001923ffc3250_49 .array/port v000001923ffc3250, 49;
v000001923ffc3250_50 .array/port v000001923ffc3250, 50;
v000001923ffc3250_51 .array/port v000001923ffc3250, 51;
v000001923ffc3250_52 .array/port v000001923ffc3250, 52;
E_000001923ffe3120/13 .event anyedge, v000001923ffc3250_49, v000001923ffc3250_50, v000001923ffc3250_51, v000001923ffc3250_52;
v000001923ffc3250_53 .array/port v000001923ffc3250, 53;
v000001923ffc3250_54 .array/port v000001923ffc3250, 54;
v000001923ffc3250_55 .array/port v000001923ffc3250, 55;
v000001923ffc3250_56 .array/port v000001923ffc3250, 56;
E_000001923ffe3120/14 .event anyedge, v000001923ffc3250_53, v000001923ffc3250_54, v000001923ffc3250_55, v000001923ffc3250_56;
v000001923ffc3250_57 .array/port v000001923ffc3250, 57;
v000001923ffc3250_58 .array/port v000001923ffc3250, 58;
v000001923ffc3250_59 .array/port v000001923ffc3250, 59;
v000001923ffc3250_60 .array/port v000001923ffc3250, 60;
E_000001923ffe3120/15 .event anyedge, v000001923ffc3250_57, v000001923ffc3250_58, v000001923ffc3250_59, v000001923ffc3250_60;
v000001923ffc3250_61 .array/port v000001923ffc3250, 61;
v000001923ffc3250_62 .array/port v000001923ffc3250, 62;
v000001923ffc3250_63 .array/port v000001923ffc3250, 63;
E_000001923ffe3120/16 .event anyedge, v000001923ffc3250_61, v000001923ffc3250_62, v000001923ffc3250_63, v000001923ffc3390_0;
E_000001923ffe3120/17 .event anyedge, v000001923ffc3930_0;
E_000001923ffe3120 .event/or E_000001923ffe3120/0, E_000001923ffe3120/1, E_000001923ffe3120/2, E_000001923ffe3120/3, E_000001923ffe3120/4, E_000001923ffe3120/5, E_000001923ffe3120/6, E_000001923ffe3120/7, E_000001923ffe3120/8, E_000001923ffe3120/9, E_000001923ffe3120/10, E_000001923ffe3120/11, E_000001923ffe3120/12, E_000001923ffe3120/13, E_000001923ffe3120/14, E_000001923ffe3120/15, E_000001923ffe3120/16, E_000001923ffe3120/17;
S_000001923ff13ce0 .scope module, "riscv" "riscv" 4 11, 9 4 0, S_000001923fff8650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "ReadData";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 1 "LoadM";
    .port_info 8 /OUTPUT 32 "ALUOut";
    .port_info 9 /OUTPUT 32 "WriteData";
    .port_info 10 /OUTPUT 1 "MemWrite";
v0000019240059d40_0 .net "ALUControl", 2 0, v000001924004a8e0_0;  1 drivers
v0000019240059de0_0 .net "ALUOut", 31 0, v000001924004f910_0;  alias, 1 drivers
v0000019240059980_0 .net "ALUSrcE", 0 0, L_0000019240063700;  1 drivers
v0000019240057e00_0 .net "BranchD", 0 0, L_00000192400624e0;  1 drivers
v0000019240057d60_0 .net "ByteD", 0 0, L_0000019240063a20;  1 drivers
v00000192400584e0_0 .net "ByteW", 0 0, L_00000192400638e0;  1 drivers
v0000019240059fc0_0 .net "JumpD", 0 0, L_0000019240062bc0;  1 drivers
v0000019240058800_0 .net "LoadD", 0 0, L_0000019240062580;  1 drivers
v0000019240058300_0 .net "LoadM", 0 0, L_0000019240062800;  alias, 1 drivers
v0000019240059e80_0 .net "MemWrite", 0 0, L_0000019240063340;  alias, 1 drivers
v0000019240057fe0_0 .net "MemWriteD", 0 0, L_0000019240063480;  1 drivers
v0000019240059020_0 .net "MemtoRegW", 0 0, L_0000019240063980;  1 drivers
v000001924005a240_0 .net "ReadData", 31 0, v000001923ffc27b0_0;  alias, 1 drivers
v00000192400588a0_0 .net "RegWrite", 0 0, L_0000019240062760;  1 drivers
v00000192400590c0_0 .net "WriteData", 31 0, v000001924004e790_0;  alias, 1 drivers
v000001924005a060_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v000001924005a1a0_0 .net "dhit", 0 0, v000001923ffc2c10_0;  alias, 1 drivers
v0000019240058940_0 .net "instr", 31 0, v000001923ff827c0_0;  alias, 1 drivers
v000001924005a380_0 .net "pc", 31 0, v00000192400552d0_0;  alias, 1 drivers
v0000019240057cc0_0 .net "pc_en", 0 0, v000001923ff83800_0;  alias, 1 drivers
v0000019240058da0_0 .net "reset", 0 0, v0000019240059520_0;  alias, 1 drivers
L_0000019240061ea0 .part v000001923ff827c0_0, 0, 7;
L_0000019240061cc0 .part v000001923ff827c0_0, 12, 3;
L_0000019240061040 .part v000001923ff827c0_0, 25, 7;
S_000001923ff0e540 .scope module, "c" "controller" 9 16, 10 4 0, S_000001923ff13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "MemWriteD";
    .port_info 10 /OUTPUT 1 "LoadD";
    .port_info 11 /OUTPUT 1 "BranchD";
    .port_info 12 /OUTPUT 1 "JumpD";
    .port_info 13 /OUTPUT 1 "ByteD";
    .port_info 14 /OUTPUT 1 "ALUSrcE";
    .port_info 15 /OUTPUT 1 "LoadW";
    .port_info 16 /OUTPUT 1 "ByteW";
    .port_info 17 /OUTPUT 1 "MemtoRegW";
    .port_info 18 /OUTPUT 3 "ALUControl";
v000001924004c530_0 .net "ALUControl", 2 0, v000001924004a8e0_0;  alias, 1 drivers
v000001924004c7b0_0 .net "ALUSrcE", 0 0, L_0000019240063700;  alias, 1 drivers
v000001924004c990_0 .net "BranchD", 0 0, L_00000192400624e0;  alias, 1 drivers
v000001924004ca30_0 .net "ByteD", 0 0, L_0000019240063a20;  alias, 1 drivers
v000001924004c5d0_0 .net "ByteW", 0 0, L_00000192400638e0;  alias, 1 drivers
v000001924004bbd0_0 .net "JumpD", 0 0, L_0000019240062bc0;  alias, 1 drivers
v000001924004af50_0 .net "LoadD", 0 0, L_0000019240062580;  alias, 1 drivers
v000001924004b770_0 .net "LoadW", 0 0, L_0000019240062800;  alias, 1 drivers
v000001924004bc70_0 .net "MemWrite", 0 0, L_0000019240063340;  alias, 1 drivers
v000001924004ae10_0 .net "MemWriteD", 0 0, L_0000019240063480;  alias, 1 drivers
v000001924004bf90_0 .net "MemtoRegW", 0 0, L_0000019240063980;  alias, 1 drivers
v000001924004aff0_0 .net "RegWrite", 0 0, L_0000019240062760;  alias, 1 drivers
v000001924004b090_0 .net "aluop", 1 0, L_00000192400626c0;  1 drivers
v000001924004b9f0_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v000001924004c030_0 .net "dhit", 0 0, v000001923ffc2c10_0;  alias, 1 drivers
v000001924004bdb0_0 .net "funct3", 2 0, L_0000019240061cc0;  1 drivers
v000001924004c670_0 .net "funct7", 6 0, L_0000019240061040;  1 drivers
v000001924004be50_0 .net "ihit", 0 0, v000001923ff83800_0;  alias, 1 drivers
v000001924004b130_0 .net "opcode", 6 0, L_0000019240061ea0;  1 drivers
v000001924004b1d0_0 .net "reset", 0 0, v0000019240059520_0;  alias, 1 drivers
S_000001923ff0e6d0 .scope module, "aludec" "aludec" 10 15, 11 1 0, S_000001923ff0e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 2 "aluop";
    .port_info 4 /OUTPUT 3 "alucontrolE";
v000001924004a200_0 .net "alucontrolD", 2 0, v000001924004a5c0_0;  1 drivers
v0000019240049120_0 .net "alucontrolE", 2 0, v000001924004a8e0_0;  alias, 1 drivers
v00000192400499e0_0 .var "alucontrolF", 2 0;
v0000019240049da0_0 .net "aluop", 1 0, L_00000192400626c0;  alias, 1 drivers
v00000192400494e0_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v000001924004aa20_0 .net "funct7", 6 0, L_0000019240061040;  alias, 1 drivers
v0000019240049080_0 .net "reset", 0 0, v0000019240059520_0;  alias, 1 drivers
E_000001923ffe2720 .event anyedge, v0000019240049080_0, v0000019240049da0_0, v000001924004aa20_0;
S_000001923ff0e860 .scope module, "cregD" "creg" 11 22, 12 1 0, S_000001923ff0e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_000001923ffe2920 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v00000192400496c0_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v000001924004a5c0_0 .var "controls", 2 0;
v0000019240048d60_0 .net "controls_", 2 0, v00000192400499e0_0;  1 drivers
L_0000019240063c98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019240049ee0_0 .net "en", 0 0, L_0000019240063c98;  1 drivers
S_000001923fee96b0 .scope module, "cregE" "creg" 11 23, 12 1 0, S_000001923ff0e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_000001923ffe31e0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v000001924004a340_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v000001924004a8e0_0 .var "controls", 2 0;
v0000019240049a80_0 .net "controls_", 2 0, v000001924004a5c0_0;  alias, 1 drivers
L_0000019240063ce0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019240048e00_0 .net "en", 0 0, L_0000019240063ce0;  1 drivers
S_000001923fee9840 .scope module, "maindec" "maindec" 10 13, 13 3 0, S_000001923ff0e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 3 "funct";
    .port_info 6 /OUTPUT 1 "RegWriteW";
    .port_info 7 /OUTPUT 1 "MemWriteM";
    .port_info 8 /OUTPUT 1 "MemWriteD";
    .port_info 9 /OUTPUT 1 "LoadD";
    .port_info 10 /OUTPUT 1 "BranchD";
    .port_info 11 /OUTPUT 1 "JumpD";
    .port_info 12 /OUTPUT 1 "ByteD";
    .port_info 13 /OUTPUT 1 "ALUSrcE";
    .port_info 14 /OUTPUT 1 "LoadM";
    .port_info 15 /OUTPUT 1 "ByteW";
    .port_info 16 /OUTPUT 1 "MemtoRegW";
    .port_info 17 /OUTPUT 2 "aluop";
v0000019240049d00_0 .net "ALUSrcD", 0 0, L_0000019240062c60;  1 drivers
v000001924004a7a0_0 .net "ALUSrcE", 0 0, L_0000019240063700;  alias, 1 drivers
v0000019240049440_0 .net "ALUSrcF", 0 0, L_0000019240063b60;  1 drivers
v000001924004a980_0 .net "BranchD", 0 0, L_00000192400624e0;  alias, 1 drivers
v0000019240048cc0_0 .net "BranchE", 0 0, L_0000019240063ac0;  1 drivers
v0000019240049760_0 .net "BranchF", 0 0, L_00000192400632a0;  1 drivers
v0000019240049800_0 .net "ByteD", 0 0, L_0000019240063a20;  alias, 1 drivers
v00000192400498a0_0 .net "ByteE", 0 0, L_0000019240062ee0;  1 drivers
v000001924004a2a0_0 .net "ByteF", 0 0, L_0000019240062a80;  1 drivers
v0000019240049c60_0 .net "ByteM", 0 0, L_0000019240063840;  1 drivers
v000001924004a020_0 .net "ByteW", 0 0, L_00000192400638e0;  alias, 1 drivers
v000001924004a3e0_0 .net "JumpD", 0 0, L_0000019240062bc0;  alias, 1 drivers
v000001924004a0c0_0 .net "JumpE", 0 0, L_0000019240062da0;  1 drivers
v000001924004a160_0 .net "JumpF", 0 0, L_0000019240062e40;  1 drivers
v000001924004a480_0 .net "LoadD", 0 0, L_0000019240062580;  alias, 1 drivers
v000001924004a700_0 .net "LoadE", 0 0, L_0000019240062d00;  1 drivers
v000001924004c710_0 .net "LoadF", 0 0, L_00000192400629e0;  1 drivers
v000001924004aeb0_0 .net "LoadM", 0 0, L_0000019240062800;  alias, 1 drivers
v000001924004c0d0_0 .net "MemWriteD", 0 0, L_0000019240063480;  alias, 1 drivers
v000001924004ad70_0 .net "MemWriteE", 0 0, L_0000019240063660;  1 drivers
v000001924004b8b0_0 .net "MemWriteF", 0 0, L_00000192400633e0;  1 drivers
v000001924004bef0_0 .net "MemWriteM", 0 0, L_0000019240063340;  alias, 1 drivers
v000001924004c350_0 .net "MemtoRegD", 0 0, L_0000019240062620;  1 drivers
v000001924004b950_0 .net "MemtoRegE", 0 0, L_0000019240062f80;  1 drivers
v000001924004c210_0 .net "MemtoRegF", 0 0, L_00000192400635c0;  1 drivers
v000001924004c2b0_0 .net "MemtoRegM", 0 0, L_00000192400637a0;  1 drivers
v000001924004cad0_0 .net "MemtoRegW", 0 0, L_0000019240063980;  alias, 1 drivers
v000001924004c8f0_0 .net "RegWriteD", 0 0, L_0000019240062b20;  1 drivers
v000001924004b6d0_0 .net "RegWriteE", 0 0, L_0000019240063200;  1 drivers
v000001924004b810_0 .net "RegWriteF", 0 0, L_00000192400630c0;  1 drivers
v000001924004c850_0 .net "RegWriteM", 0 0, L_0000019240063160;  1 drivers
v000001924004b4f0_0 .net "RegWriteW", 0 0, L_0000019240062760;  alias, 1 drivers
v000001924004ba90_0 .net *"_ivl_11", 9 0, v000001924004b590_0;  1 drivers
v000001924004ac30_0 .net "aluop", 1 0, L_00000192400626c0;  alias, 1 drivers
v000001924004b450_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v000001924004b590_0 .var "controls", 9 0;
v000001924004bd10_0 .net "dhit", 0 0, v000001923ffc2c10_0;  alias, 1 drivers
v000001924004c3f0_0 .net "funct", 2 0, L_0000019240061cc0;  alias, 1 drivers
v000001924004c490_0 .net "ihit", 0 0, v000001923ff83800_0;  alias, 1 drivers
v000001924004b630_0 .net "opcode", 6 0, L_0000019240061ea0;  alias, 1 drivers
v000001924004bb30_0 .net "reset", 0 0, v0000019240059520_0;  alias, 1 drivers
E_000001923ffe2a20 .event anyedge, v0000019240049080_0, v000001923ff83800_0, v000001924004b630_0, v000001924004c3f0_0;
L_00000192400630c0 .part v000001924004b590_0, 9, 1;
L_00000192400633e0 .part v000001924004b590_0, 8, 1;
L_00000192400629e0 .part v000001924004b590_0, 7, 1;
L_00000192400632a0 .part v000001924004b590_0, 6, 1;
L_0000019240062e40 .part v000001924004b590_0, 5, 1;
L_0000019240062a80 .part v000001924004b590_0, 4, 1;
L_0000019240063b60 .part v000001924004b590_0, 3, 1;
L_00000192400635c0 .part v000001924004b590_0, 2, 1;
L_00000192400626c0 .part v000001924004b590_0, 0, 2;
LS_0000019240062940_0_0 .concat [ 1 1 1 1], L_00000192400635c0, L_0000019240063b60, L_0000019240062a80, L_0000019240062e40;
LS_0000019240062940_0_4 .concat [ 1 1 1 1], L_00000192400632a0, L_00000192400629e0, L_00000192400633e0, L_00000192400630c0;
L_0000019240062940 .concat [ 4 4 0 0], LS_0000019240062940_0_0, LS_0000019240062940_0_4;
L_0000019240062b20 .part v000001924004a520_0, 7, 1;
L_0000019240063480 .part v000001924004a520_0, 6, 1;
L_0000019240062580 .part v000001924004a520_0, 5, 1;
L_00000192400624e0 .part v000001924004a520_0, 4, 1;
L_0000019240062bc0 .part v000001924004a520_0, 3, 1;
L_0000019240063a20 .part v000001924004a520_0, 2, 1;
L_0000019240062c60 .part v000001924004a520_0, 1, 1;
L_0000019240062620 .part v000001924004a520_0, 0, 1;
LS_00000192400628a0_0_0 .concat [ 1 1 1 1], L_0000019240062620, L_0000019240062c60, L_0000019240063a20, L_0000019240062bc0;
LS_00000192400628a0_0_4 .concat [ 1 1 1 1], L_00000192400624e0, L_0000019240062580, L_0000019240063480, L_0000019240062b20;
L_00000192400628a0 .concat [ 4 4 0 0], LS_00000192400628a0_0_0, LS_00000192400628a0_0_4;
L_0000019240063200 .part v0000019240049940_0, 7, 1;
L_0000019240063660 .part v0000019240049940_0, 6, 1;
L_0000019240062d00 .part v0000019240049940_0, 5, 1;
L_0000019240063ac0 .part v0000019240049940_0, 4, 1;
L_0000019240062da0 .part v0000019240049940_0, 3, 1;
L_0000019240062ee0 .part v0000019240049940_0, 2, 1;
L_0000019240063700 .part v0000019240049940_0, 1, 1;
L_0000019240062f80 .part v0000019240049940_0, 0, 1;
LS_0000019240063020_0_0 .concat [ 1 1 1 1], L_0000019240062f80, L_0000019240062ee0, L_0000019240062d00, L_0000019240063660;
LS_0000019240063020_0_4 .concat [ 1 0 0 0], L_0000019240063200;
L_0000019240063020 .concat [ 4 1 0 0], LS_0000019240063020_0_0, LS_0000019240063020_0_4;
L_0000019240063160 .part v0000019240049b20_0, 4, 1;
L_0000019240063340 .part v0000019240049b20_0, 3, 1;
L_0000019240062800 .part v0000019240049b20_0, 2, 1;
L_0000019240063840 .part v0000019240049b20_0, 1, 1;
L_00000192400637a0 .part v0000019240049b20_0, 0, 1;
L_0000019240063520 .concat [ 1 1 1 0], L_00000192400637a0, L_0000019240063840, L_0000019240063160;
L_0000019240062760 .part v0000019240048fe0_0, 2, 1;
L_00000192400638e0 .part v0000019240048fe0_0, 1, 1;
L_0000019240063980 .part v0000019240048fe0_0, 0, 1;
S_000001923fee99d0 .scope module, "cregD" "creg" 13 49, 12 1 0, S_000001923fee9840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "controls_";
    .port_info 3 /OUTPUT 8 "controls";
P_000001923ffe32a0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v000001924004aac0_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v0000019240049940_0 .var "controls", 7 0;
v0000019240049620_0 .net "controls_", 7 0, L_00000192400628a0;  1 drivers
v000001924004a660_0 .net "en", 0 0, v000001923ffc2c10_0;  alias, 1 drivers
S_000001923fe5e6e0 .scope module, "cregE" "creg" 13 50, 12 1 0, S_000001923fee9840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "controls_";
    .port_info 3 /OUTPUT 5 "controls";
P_000001923ffe3320 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000101>;
v0000019240048ea0_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v0000019240049b20_0 .var "controls", 4 0;
v0000019240049bc0_0 .net "controls_", 4 0, L_0000019240063020;  1 drivers
v0000019240049260_0 .net "en", 0 0, v000001923ffc2c10_0;  alias, 1 drivers
S_000001923fe5e870 .scope module, "cregF" "creg" 13 48, 12 1 0, S_000001923fee9840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "controls_";
    .port_info 3 /OUTPUT 8 "controls";
P_000001923ffe2960 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v00000192400493a0_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v000001924004a520_0 .var "controls", 7 0;
v00000192400491c0_0 .net "controls_", 7 0, L_0000019240062940;  1 drivers
v0000019240049e40_0 .net "en", 0 0, v000001923ffc2c10_0;  alias, 1 drivers
S_000001923fe5ea00 .scope module, "cregM" "creg" 13 51, 12 1 0, S_000001923fee9840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_000001923ffe2d20 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v0000019240048c20_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v0000019240048fe0_0 .var "controls", 2 0;
v0000019240049300_0 .net "controls_", 2 0, L_0000019240063520;  1 drivers
v0000019240049f80_0 .net "en", 0 0, v000001923ffc2c10_0;  alias, 1 drivers
S_000001924004d280 .scope module, "dp" "datapath" 9 18, 14 20 0, S_000001923ff13ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "ri";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /INPUT 1 "MemWriteD";
    .port_info 7 /INPUT 1 "LoadD";
    .port_info 8 /INPUT 1 "BranchD";
    .port_info 9 /INPUT 1 "JumpD";
    .port_info 10 /INPUT 3 "AluControlE";
    .port_info 11 /INPUT 32 "ReadData";
    .port_info 12 /INPUT 1 "ByteD";
    .port_info 13 /INPUT 1 "ALUSrcE";
    .port_info 14 /INPUT 1 "ByteW";
    .port_info 15 /INPUT 1 "MemtoRegW";
    .port_info 16 /OUTPUT 32 "pcf";
    .port_info 17 /OUTPUT 32 "ALUOutM";
    .port_info 18 /OUTPUT 32 "WriteDataM";
L_000001923ffc7a90 .functor AND 1, v000001923ff83800_0, v000001923ffc2c10_0, C4<1>, C4<1>;
v000001924005a600_0 .net "ALUOutM", 31 0, v000001924004f910_0;  alias, 1 drivers
v000001924005ace0_0 .net "ALUOutW", 31 0, v00000192400563b0_0;  1 drivers
v000001924005b820_0 .net "ALUSrcE", 0 0, L_0000019240063700;  alias, 1 drivers
v000001924005a920_0 .net "AluControlE", 2 0, v000001924004a8e0_0;  alias, 1 drivers
v000001924005b960_0 .net "BranchD", 0 0, L_00000192400624e0;  alias, 1 drivers
v000001924005b320_0 .net "ByteD", 0 0, L_0000019240063a20;  alias, 1 drivers
v000001924005b780_0 .net "ByteResultW", 7 0, L_00000192400600a0;  1 drivers
v000001924005a6a0_0 .net "ByteStoreExt", 31 0, L_000001924005fd80;  1 drivers
v000001924005bb40_0 .net "ByteW", 0 0, L_00000192400638e0;  alias, 1 drivers
v000001924005a4c0_0 .net "ExtByteResultW", 31 0, L_0000019240061b80;  1 drivers
v000001924005b500_0 .net "JumpD", 0 0, L_0000019240062bc0;  alias, 1 drivers
v000001924005b8c0_0 .net "LoadD", 0 0, L_0000019240062580;  alias, 1 drivers
v000001924005a560_0 .net "MemWriteD", 0 0, L_0000019240063480;  alias, 1 drivers
v000001924005ab00_0 .net "MemtoRegW", 0 0, L_0000019240063980;  alias, 1 drivers
v000001924005b640_0 .net "ReadData", 31 0, v000001923ffc27b0_0;  alias, 1 drivers
v000001924005a740_0 .net "ReadDataW", 31 0, v0000019240055370_0;  1 drivers
v000001924005a7e0_0 .net "RegWriteW", 0 0, L_0000019240062760;  alias, 1 drivers
v000001924005a880_0 .net "ResultW", 31 0, L_0000019240061c20;  1 drivers
v000001924005a9c0_0 .net "SignImmD", 31 0, v000001924005af60_0;  1 drivers
v000001924005aa60_0 .net "SignImmE", 31 0, v000001924004f870_0;  1 drivers
v000001924005aba0_0 .net "SrcAE", 31 0, v000001924004de30_0;  1 drivers
v000001924005ac40_0 .net "SrcBE", 31 0, L_0000019240061900;  1 drivers
v000001924005ad80_0 .net "StoreDataD", 31 0, L_0000019240061220;  1 drivers
v000001924005b000_0 .net "WriteDataE", 31 0, v000001924004e8d0_0;  1 drivers
v0000019240058f80_0 .net "WriteDataM", 31 0, v000001924004e790_0;  alias, 1 drivers
v0000019240059200_0 .net "WriteDataRFW", 31 0, L_0000019240060dc0;  1 drivers
v0000019240058760_0 .net "WriteRegE", 4 0, v000001924004df70_0;  1 drivers
v00000192400592a0_0 .net "WriteRegM", 4 0, v000001924004ef10_0;  1 drivers
v0000019240059f20_0 .net "WriteRegW", 4 0, v00000192400550f0_0;  1 drivers
v00000192400586c0_0 .net "aluresult", 31 0, v000001924004e3d0_0;  1 drivers
v000001924005a100_0 .net "bjMux_PC_output", 31 0, L_00000192400610e0;  1 drivers
v0000019240058260_0 .net "bj_alu_result", 31 0, v000001924004efb0_0;  1 drivers
v000001924005a2e0_0 .net "bj_alu_result_", 31 0, v000001924004ed30_0;  1 drivers
v0000019240059660_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v0000019240059700_0 .net "dhit", 0 0, v000001923ffc2c10_0;  alias, 1 drivers
RS_000001923fffd5a8 .resolv tri, v0000019240052a70_0, L_00000192400621c0, L_00000192400606e0, L_0000019240062260, L_0000019240060500, L_00000192400615e0, L_00000192400623a0;
v0000019240058440_0 .net8 "instr", 31 0, RS_000001923fffd5a8;  7 drivers
v000001924005a420_0 .net "pcDE", 31 0, v000001924004f230_0;  1 drivers
v00000192400595c0_0 .net "pcEM", 31 0, v000001924004ec90_0;  1 drivers
v0000019240059b60_0 .net "pcFD", 31 0, v0000019240050f90_0;  1 drivers
v0000019240058620_0 .net "pc_", 31 0, v0000019240055af0_0;  1 drivers
v0000019240058080_0 .net "pc_en", 0 0, v000001923ff83800_0;  alias, 1 drivers
v0000019240059ac0_0 .net "pcf", 31 0, v00000192400552d0_0;  alias, 1 drivers
v00000192400597a0_0 .net "ra1", 4 0, L_0000019240061860;  1 drivers
v0000019240058120_0 .net "ra2", 4 0, L_0000019240061540;  1 drivers
v0000019240057ea0_0 .net "rd1", 31 0, L_0000019240061360;  1 drivers
v0000019240057f40_0 .net "rd2", 31 0, L_00000192400603c0;  1 drivers
v0000019240059c00_0 .net "rd2E", 31 0, v000001924004e6f0_0;  1 drivers
v0000019240059840_0 .net "reset", 0 0, v0000019240059520_0;  alias, 1 drivers
v00000192400598e0_0 .net "ri", 31 0, v000001923ff827c0_0;  alias, 1 drivers
v0000019240059a20_0 .net "zero_", 0 0, v000001924004f190_0;  1 drivers
v0000019240058e40_0 .net "zero_flag", 0 0, v000001924004ee70_0;  1 drivers
L_0000019240061860 .part RS_000001923fffd5a8, 15, 5;
L_0000019240061540 .part RS_000001923fffd5a8, 20, 5;
L_0000019240060460 .part L_00000192400603c0, 0, 8;
L_00000192400617c0 .part RS_000001923fffd5a8, 7, 5;
L_00000192400601e0 .part v00000192400563b0_0, 0, 2;
L_0000019240061ae0 .part v0000019240055370_0, 24, 8;
L_0000019240060f00 .part v0000019240055370_0, 16, 8;
L_0000019240061400 .part v0000019240055370_0, 8, 8;
L_00000192400614a0 .part v0000019240055370_0, 0, 8;
S_000001924004d5a0 .scope module, "alu" "alu" 14 70, 15 6 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "F";
    .port_info 3 /OUTPUT 32 "Y";
    .port_info 4 /OUTPUT 1 "zero_flag";
L_000001923ffc80b0 .functor NOT 32, L_0000019240061900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001924004b310_0 .net "A", 31 0, v000001924004de30_0;  alias, 1 drivers
v000001924004b3b0_0 .net "B", 31 0, L_0000019240061900;  alias, 1 drivers
v0000019240048f40_0 .net "Bout", 31 0, L_00000192400608c0;  1 drivers
v0000019240049580_0 .net "F", 2 0, v000001924004a8e0_0;  alias, 1 drivers
v000001924004ebf0_0 .net "M", 0 0, L_0000019240060aa0;  1 drivers
v000001924004f410_0 .net "S", 31 0, L_0000019240060e60;  1 drivers
v000001924004e3d0_0 .var "Y", 31 0;
v000001924004e5b0_0 .net *"_ivl_1", 0 0, L_000001924005fec0;  1 drivers
v000001924004ea10_0 .net *"_ivl_10", 31 0, L_0000019240061a40;  1 drivers
L_0000019240064088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001924004edd0_0 .net *"_ivl_13", 30 0, L_0000019240064088;  1 drivers
v000001924004e510_0 .net *"_ivl_17", 31 0, L_0000019240060640;  1 drivers
v000001924004e470_0 .net *"_ivl_2", 31 0, L_000001923ffc80b0;  1 drivers
v000001924004faf0_0 .net *"_ivl_6", 31 0, L_000001924005ff60;  1 drivers
v000001924004dd90_0 .net *"_ivl_9", 0 0, L_0000019240061e00;  1 drivers
v000001924004ee70_0 .var "zero_flag", 0 0;
E_000001923ffe3360/0 .event anyedge, v000001924004a8e0_0, v000001924004b310_0, v0000019240048f40_0, v000001924004f410_0;
E_000001923ffe3360/1 .event anyedge, v000001924004b3b0_0, v000001924004e3d0_0;
E_000001923ffe3360 .event/or E_000001923ffe3360/0, E_000001923ffe3360/1;
L_000001924005fec0 .part v000001924004a8e0_0, 2, 1;
L_00000192400608c0 .functor MUXZ 32, L_0000019240061900, L_000001923ffc80b0, L_000001924005fec0, C4<>;
L_000001924005ff60 .arith/sum 32, v000001924004de30_0, L_00000192400608c0;
L_0000019240061e00 .part v000001924004a8e0_0, 2, 1;
L_0000019240061a40 .concat [ 1 31 0 0], L_0000019240061e00, L_0000019240064088;
L_0000019240060e60 .arith/sum 32, L_000001924005ff60, L_0000019240061a40;
L_0000019240060640 .arith/mult 32, v000001924004de30_0, L_0000019240061900;
L_0000019240060aa0 .part L_0000019240060640, 0, 1;
S_000001924004d8c0 .scope module, "aluPC" "aluPC" 14 72, 16 1 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "bj_alu_result";
v000001924004e0b0_0 .net "PC", 31 0, v000001924004f230_0;  alias, 1 drivers
v000001924004efb0_0 .var "bj_alu_result", 31 0;
v000001924004e650_0 .net "imm", 31 0, v000001924004f870_0;  alias, 1 drivers
E_000001923ffe2660 .event anyedge, v000001924004e0b0_0, v000001924004e650_0;
S_000001924004d0f0 .scope module, "alureg" "alureg" 14 71, 17 1 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcDE";
    .port_info 3 /INPUT 32 "aluresult";
    .port_info 4 /INPUT 1 "zero_flag";
    .port_info 5 /INPUT 32 "bj_alu_result";
    .port_info 6 /INPUT 32 "WriteDataE";
    .port_info 7 /INPUT 5 "writereg_";
    .port_info 8 /OUTPUT 32 "aluout";
    .port_info 9 /OUTPUT 1 "zero_flagM";
    .port_info 10 /OUTPUT 32 "bj_alu_result_";
    .port_info 11 /OUTPUT 32 "WriteDataM";
    .port_info 12 /OUTPUT 5 "writereg";
    .port_info 13 /OUTPUT 32 "pcEM";
v000001924004e830_0 .net "WriteDataE", 31 0, v000001924004e8d0_0;  alias, 1 drivers
v000001924004e790_0 .var "WriteDataM", 31 0;
v000001924004f910_0 .var "aluout", 31 0;
v000001924004f9b0_0 .net "aluresult", 31 0, v000001924004e3d0_0;  alias, 1 drivers
v000001924004fa50_0 .net "bj_alu_result", 31 0, v000001924004efb0_0;  alias, 1 drivers
v000001924004ed30_0 .var "bj_alu_result_", 31 0;
v000001924004f690_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v000001924004eab0_0 .net "en", 0 0, v000001923ffc2c10_0;  alias, 1 drivers
v000001924004dc50_0 .net "pcDE", 31 0, v000001924004f230_0;  alias, 1 drivers
v000001924004ec90_0 .var "pcEM", 31 0;
v000001924004ef10_0 .var "writereg", 4 0;
v000001924004e970_0 .net "writereg_", 4 0, v000001924004df70_0;  alias, 1 drivers
v000001924004eb50_0 .net "zero_flag", 0 0, v000001924004ee70_0;  alias, 1 drivers
v000001924004f190_0 .var "zero_flagM", 0 0;
S_000001924004da50 .scope module, "areg" "areg" 14 66, 18 1 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcFD";
    .port_info 3 /INPUT 32 "rd1";
    .port_info 4 /INPUT 32 "rd2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "SignImm_";
    .port_info 7 /OUTPUT 32 "SrcAE";
    .port_info 8 /OUTPUT 32 "SrcBE";
    .port_info 9 /OUTPUT 5 "WriteRegE";
    .port_info 10 /OUTPUT 32 "WriteDataE";
    .port_info 11 /OUTPUT 32 "SignImm";
    .port_info 12 /OUTPUT 32 "pcDE";
v000001924004f870_0 .var "SignImm", 31 0;
v000001924004dcf0_0 .net "SignImm_", 31 0, v000001924005af60_0;  alias, 1 drivers
v000001924004de30_0 .var "SrcAE", 31 0;
v000001924004e6f0_0 .var "SrcBE", 31 0;
v000001924004e8d0_0 .var "WriteDataE", 31 0;
v000001924004df70_0 .var "WriteRegE", 4 0;
v000001924004f050_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v000001924004f0f0_0 .net "en", 0 0, v000001923ffc2c10_0;  alias, 1 drivers
v000001924004f230_0 .var "pcDE", 31 0;
v000001924004f2d0_0 .net "pcFD", 31 0, v0000019240050f90_0;  alias, 1 drivers
v000001924004f370_0 .net "rd", 4 0, L_00000192400617c0;  1 drivers
v000001924004ded0_0 .net "rd1", 31 0, L_0000019240061360;  alias, 1 drivers
v000001924004e010_0 .net "rd2", 31 0, L_0000019240061220;  alias, 1 drivers
S_000001924004cc40 .scope module, "extbytewrite" "signext" 14 78, 19 6 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_000001923ffe26a0 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v000001924004f4b0_0 .net *"_ivl_1", 0 0, L_0000019240060c80;  1 drivers
v000001924004e150_0 .net *"_ivl_2", 7 0, L_00000192400619a0;  1 drivers
v000001924004f550_0 .net *"_ivl_4", 15 0, L_0000019240060d20;  1 drivers
L_00000192400640d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001924004f5f0_0 .net *"_ivl_9", 15 0, L_00000192400640d0;  1 drivers
v000001924004f730_0 .net "a", 7 0, L_00000192400600a0;  alias, 1 drivers
v000001924004f7d0_0 .net "y", 31 0, L_0000019240061b80;  alias, 1 drivers
L_0000019240060c80 .part L_00000192400600a0, 7, 1;
LS_00000192400619a0_0_0 .concat [ 1 1 1 1], L_0000019240060c80, L_0000019240060c80, L_0000019240060c80, L_0000019240060c80;
LS_00000192400619a0_0_4 .concat [ 1 1 1 1], L_0000019240060c80, L_0000019240060c80, L_0000019240060c80, L_0000019240060c80;
L_00000192400619a0 .concat [ 4 4 0 0], LS_00000192400619a0_0_0, LS_00000192400619a0_0_4;
L_0000019240060d20 .concat [ 8 8 0 0], L_00000192400600a0, L_00000192400619a0;
L_0000019240061b80 .concat [ 16 16 0 0], L_0000019240060d20, L_00000192400640d0;
S_000001924004cdd0 .scope module, "extrd2" "signext" 14 63, 19 6 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_000001923ffe27e0 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v000001924004e1f0_0 .net *"_ivl_1", 0 0, L_0000019240061180;  1 drivers
v000001924004e290_0 .net *"_ivl_2", 7 0, L_0000019240060820;  1 drivers
v000001924004e330_0 .net *"_ivl_4", 15 0, L_0000019240061fe0;  1 drivers
L_0000019240064040 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019240051cb0_0 .net *"_ivl_9", 15 0, L_0000019240064040;  1 drivers
v0000019240051490_0 .net "a", 7 0, L_0000019240060460;  1 drivers
v00000192400518f0_0 .net "y", 31 0, L_000001924005fd80;  alias, 1 drivers
L_0000019240061180 .part L_0000019240060460, 7, 1;
LS_0000019240060820_0_0 .concat [ 1 1 1 1], L_0000019240061180, L_0000019240061180, L_0000019240061180, L_0000019240061180;
LS_0000019240060820_0_4 .concat [ 1 1 1 1], L_0000019240061180, L_0000019240061180, L_0000019240061180, L_0000019240061180;
L_0000019240060820 .concat [ 4 4 0 0], LS_0000019240060820_0_0, LS_0000019240060820_0_4;
L_0000019240061fe0 .concat [ 8 8 0 0], L_0000019240060460, L_0000019240060820;
L_000001924005fd80 .concat [ 16 16 0 0], L_0000019240061fe0, L_0000019240064040;
S_000001924004cf60 .scope module, "instreg" "instreg" 14 57, 20 1 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "dhit";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "rd";
    .port_info 4 /OUTPUT 32 "instr";
    .port_info 5 /OUTPUT 32 "pcFD";
v00000192400529d0_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v0000019240052390_0 .net "dhit", 0 0, v000001923ffc2c10_0;  alias, 1 drivers
v0000019240052a70_0 .var "instr", 31 0;
v0000019240052070_0 .net "pc", 31 0, v00000192400552d0_0;  alias, 1 drivers
v0000019240050f90_0 .var "pcFD", 31 0;
v0000019240051530_0 .net "rd", 31 0, v000001923ff827c0_0;  alias, 1 drivers
S_000001924004d410 .scope module, "muxALUSrcBE" "mux2" 14 69, 21 6 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001923ffe26e0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v0000019240050db0_0 .net "d0", 31 0, v000001924004e6f0_0;  alias, 1 drivers
v0000019240051f30_0 .net "d1", 31 0, v000001924004f870_0;  alias, 1 drivers
v0000019240051990_0 .net "s", 0 0, L_0000019240063700;  alias, 1 drivers
v00000192400513f0_0 .net "y", 31 0, L_0000019240061900;  alias, 1 drivers
L_0000019240061900 .functor MUXZ 32, v000001924004e6f0_0, v000001924004f870_0, L_0000019240063700, C4<>;
S_000001924004d730 .scope module, "muxMemToReg" "mux2" 14 81, 21 6 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001923ffe2860 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v00000192400515d0_0 .net "d0", 31 0, v00000192400563b0_0;  alias, 1 drivers
v0000019240051a30_0 .net "d1", 31 0, v0000019240055370_0;  alias, 1 drivers
v0000019240052430_0 .net "s", 0 0, L_0000019240063980;  alias, 1 drivers
v0000019240051670_0 .net "y", 31 0, L_0000019240061c20;  alias, 1 drivers
L_0000019240061c20 .functor MUXZ 32, v00000192400563b0_0, v0000019240055370_0, L_0000019240063980, C4<>;
S_0000019240052c80 .scope module, "muxPCJumpBranch" "mux2" 14 55, 21 6 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001923ffe28a0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v00000192400517b0_0 .net "d0", 31 0, v0000019240055af0_0;  alias, 1 drivers
v0000019240050d10_0 .net "d1", 31 0, v000001924004ed30_0;  alias, 1 drivers
v0000019240051df0_0 .net "s", 0 0, v000001924004f190_0;  alias, 1 drivers
v0000019240051710_0 .net "y", 31 0, L_00000192400610e0;  alias, 1 drivers
L_00000192400610e0 .functor MUXZ 32, v0000019240055af0_0, v000001924004ed30_0, v000001924004f190_0, C4<>;
S_0000019240053a90 .scope module, "muxStoreData" "mux2" 14 64, 21 6 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001923ffe28e0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v0000019240050e50_0 .net "d0", 31 0, L_00000192400603c0;  alias, 1 drivers
v0000019240051ad0_0 .net "d1", 31 0, L_000001924005fd80;  alias, 1 drivers
v0000019240051c10_0 .net "s", 0 0, L_0000019240063a20;  alias, 1 drivers
v0000019240051b70_0 .net "y", 31 0, L_0000019240061220;  alias, 1 drivers
L_0000019240061220 .functor MUXZ 32, L_00000192400603c0, L_000001924005fd80, L_0000019240063a20, C4<>;
S_00000192400543f0 .scope module, "muxbyte" "mux4" 14 77, 22 8 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 8 "d3";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d1";
    .port_info 4 /INPUT 8 "d0";
    .port_info 5 /OUTPUT 8 "y";
P_000001923ffe3b60 .param/l "WIDTH" 0 22 8, +C4<00000000000000000000000000001000>;
v00000192400510d0_0 .net "d0", 7 0, L_00000192400614a0;  1 drivers
v0000019240050ef0_0 .net "d1", 7 0, L_0000019240061400;  1 drivers
v0000019240052250_0 .net "d2", 7 0, L_0000019240060f00;  1 drivers
v00000192400522f0_0 .net "d3", 7 0, L_0000019240061ae0;  1 drivers
v00000192400512b0_0 .net "i0", 7 0, L_0000019240061680;  1 drivers
v0000019240051030_0 .net "i1", 7 0, L_0000019240060fa0;  1 drivers
v00000192400524d0_0 .net "s", 1 0, L_00000192400601e0;  1 drivers
v0000019240052570_0 .net "y", 7 0, L_00000192400600a0;  alias, 1 drivers
E_000001923ffe3fa0/0 .event anyedge, v00000192400526b0_0, v0000019240051d50_0, v0000019240052110_0, v0000019240051170_0;
E_000001923ffe3fa0/1 .event anyedge, v000001924004f730_0, v00000192400524d0_0;
E_000001923ffe3fa0 .event/or E_000001923ffe3fa0/0, E_000001923ffe3fa0/1;
L_0000019240060000 .part L_00000192400601e0, 1, 1;
L_0000019240060b40 .part L_00000192400601e0, 1, 1;
L_0000019240060be0 .part L_00000192400601e0, 0, 1;
S_0000019240054a30 .scope module, "mux0" "mux2" 22 15, 21 6 0, S_00000192400543f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000001923ffe3e20 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000001000>;
v00000192400526b0_0 .net "d0", 7 0, L_00000192400614a0;  alias, 1 drivers
v0000019240052110_0 .net "d1", 7 0, L_0000019240060f00;  alias, 1 drivers
v0000019240051850_0 .net "s", 0 0, L_0000019240060000;  1 drivers
v0000019240052b10_0 .net "y", 7 0, L_0000019240061680;  alias, 1 drivers
L_0000019240061680 .functor MUXZ 8, L_00000192400614a0, L_0000019240060f00, L_0000019240060000, C4<>;
S_00000192400540d0 .scope module, "mux1" "mux2" 22 16, 21 6 0, S_00000192400543f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000001923ffe42e0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000001000>;
v0000019240051d50_0 .net "d0", 7 0, L_0000019240061400;  alias, 1 drivers
v0000019240051170_0 .net "d1", 7 0, L_0000019240061ae0;  alias, 1 drivers
v0000019240051e90_0 .net "s", 0 0, L_0000019240060b40;  1 drivers
v0000019240050c70_0 .net "y", 7 0, L_0000019240060fa0;  alias, 1 drivers
L_0000019240060fa0 .functor MUXZ 8, L_0000019240061400, L_0000019240061ae0, L_0000019240060b40, C4<>;
S_0000019240054260 .scope module, "mux2" "mux2" 22 17, 21 6 0, S_00000192400543f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000001923ffe3960 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000001000>;
v0000019240051210_0 .net "d0", 7 0, L_0000019240061680;  alias, 1 drivers
v0000019240051fd0_0 .net "d1", 7 0, L_0000019240060fa0;  alias, 1 drivers
v0000019240051350_0 .net "s", 0 0, L_0000019240060be0;  1 drivers
v00000192400521b0_0 .net "y", 7 0, L_00000192400600a0;  alias, 1 drivers
L_00000192400600a0 .functor MUXZ 8, L_0000019240061680, L_0000019240060fa0, L_0000019240060be0, C4<>;
S_0000019240053130 .scope module, "muxbytewrite" "mux2" 14 79, 21 6 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001923ffe3ee0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v0000019240052610_0 .net "d0", 31 0, L_0000019240061c20;  alias, 1 drivers
v0000019240052750_0 .net "d1", 31 0, L_0000019240061b80;  alias, 1 drivers
v00000192400527f0_0 .net "s", 0 0, L_00000192400638e0;  alias, 1 drivers
v0000019240052890_0 .net "y", 31 0, L_0000019240060dc0;  alias, 1 drivers
L_0000019240060dc0 .functor MUXZ 32, L_0000019240061c20, L_0000019240061b80, L_00000192400638e0, C4<>;
S_0000019240053450 .scope module, "pc" "pc" 14 54, 23 1 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "pc_";
    .port_info 4 /OUTPUT 32 "pc";
v0000019240052930_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v0000019240054e70_0 .net "en", 0 0, L_000001923ffc7a90;  1 drivers
v00000192400552d0_0 .var "pc", 31 0;
v0000019240055f50_0 .net "pc_", 31 0, L_00000192400610e0;  alias, 1 drivers
v0000019240056270_0 .net "reset", 0 0, v0000019240059520_0;  alias, 1 drivers
E_000001923ffe3660 .event posedge, v0000019240049080_0, v000001923ffc3750_0;
S_0000019240053c20 .scope module, "pc_plus4" "pc_plus4" 14 56, 24 1 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "pc_";
v00000192400568b0_0 .net "pc", 31 0, v00000192400552d0_0;  alias, 1 drivers
v0000019240055af0_0 .var "pc_", 31 0;
E_000001923ffe4160 .event anyedge, v000001923ffc36b0_0;
S_0000019240053db0 .scope module, "rdreg" "rdreg" 14 75, 25 1 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /INPUT 5 "wrE";
    .port_info 4 /INPUT 32 "ALUOutM";
    .port_info 5 /OUTPUT 32 "result";
    .port_info 6 /OUTPUT 5 "wrW";
    .port_info 7 /OUTPUT 32 "ALUOutW";
v0000019240056450_0 .net "ALUOutM", 31 0, v000001924004f910_0;  alias, 1 drivers
v00000192400563b0_0 .var "ALUOutW", 31 0;
v0000019240055230_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v0000019240054d30_0 .net "en", 0 0, v000001923ffc2c10_0;  alias, 1 drivers
v0000019240055410_0 .net "rd", 31 0, v000001923ffc27b0_0;  alias, 1 drivers
v0000019240055370_0 .var "result", 31 0;
v00000192400564f0_0 .net "wrE", 4 0, v000001924004ef10_0;  alias, 1 drivers
v00000192400550f0_0 .var "wrW", 4 0;
S_0000019240053f40 .scope module, "regfile" "regfile" 14 62, 26 7 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we3";
    .port_info 3 /INPUT 5 "ra1";
    .port_info 4 /INPUT 5 "ra2";
    .port_info 5 /INPUT 5 "wa3";
    .port_info 6 /INPUT 32 "wd3";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v00000192400566d0_0 .net *"_ivl_0", 31 0, L_0000019240060a00;  1 drivers
v0000019240054f10_0 .net *"_ivl_10", 6 0, L_0000019240062440;  1 drivers
L_0000019240063db8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019240055550_0 .net *"_ivl_13", 1 0, L_0000019240063db8;  1 drivers
L_0000019240063e00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019240056950_0 .net/2u *"_ivl_14", 31 0, L_0000019240063e00;  1 drivers
v0000019240056630_0 .net *"_ivl_18", 31 0, L_0000019240060280;  1 drivers
L_0000019240063e48 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019240055b90_0 .net *"_ivl_21", 26 0, L_0000019240063e48;  1 drivers
L_0000019240063e90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019240055870_0 .net/2u *"_ivl_22", 31 0, L_0000019240063e90;  1 drivers
v0000019240056090_0 .net *"_ivl_24", 0 0, L_0000019240060320;  1 drivers
v0000019240055190_0 .net *"_ivl_26", 31 0, L_0000019240061d60;  1 drivers
L_0000019240063ed8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019240054dd0_0 .net *"_ivl_29", 26 0, L_0000019240063ed8;  1 drivers
L_0000019240063d28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000192400569f0_0 .net *"_ivl_3", 26 0, L_0000019240063d28;  1 drivers
L_0000019240063f20 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000019240056a90_0 .net/2u *"_ivl_30", 31 0, L_0000019240063f20;  1 drivers
v0000019240056770_0 .net *"_ivl_32", 0 0, L_0000019240060780;  1 drivers
v00000192400554b0_0 .net *"_ivl_34", 31 0, L_0000019240062120;  1 drivers
v0000019240055a50_0 .net *"_ivl_36", 6 0, L_000001924005fce0;  1 drivers
L_0000019240063f68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019240056130_0 .net *"_ivl_39", 1 0, L_0000019240063f68;  1 drivers
L_0000019240063d70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019240056590_0 .net/2u *"_ivl_4", 31 0, L_0000019240063d70;  1 drivers
L_0000019240063fb0 .functor BUFT 1, C4<00000000000000000000000100000010>, C4<0>, C4<0>, C4<0>;
v0000019240056b30_0 .net/2u *"_ivl_40", 31 0, L_0000019240063fb0;  1 drivers
v0000019240056810_0 .net *"_ivl_42", 31 0, L_0000019240060960;  1 drivers
L_0000019240063ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000192400561d0_0 .net/2u *"_ivl_44", 31 0, L_0000019240063ff8;  1 drivers
v00000192400555f0_0 .net *"_ivl_6", 0 0, L_0000019240061f40;  1 drivers
v0000019240054c90_0 .net *"_ivl_8", 31 0, L_0000019240062080;  1 drivers
v0000019240055690_0 .net "clk", 0 0, v0000019240058bc0_0;  alias, 1 drivers
v0000019240055730_0 .net "ra1", 4 0, L_0000019240061860;  alias, 1 drivers
v0000019240055c30_0 .net "ra2", 4 0, L_0000019240061540;  alias, 1 drivers
v00000192400557d0_0 .net "rd1", 31 0, L_0000019240061360;  alias, 1 drivers
v0000019240055910_0 .net "rd2", 31 0, L_00000192400603c0;  alias, 1 drivers
v0000019240054fb0_0 .net "reset", 0 0, v0000019240059520_0;  alias, 1 drivers
v0000019240055050 .array "rf", 0 31, 31 0;
v00000192400559b0_0 .net "wa3", 4 0, v00000192400550f0_0;  alias, 1 drivers
v0000019240055cd0_0 .net "wd3", 31 0, L_0000019240061c20;  alias, 1 drivers
v0000019240055d70_0 .net "we3", 0 0, L_0000019240062760;  alias, 1 drivers
E_000001923ffe39a0/0 .event anyedge, v0000019240049080_0;
E_000001923ffe39a0/1 .event posedge, v000001923ffc3750_0;
E_000001923ffe39a0 .event/or E_000001923ffe39a0/0, E_000001923ffe39a0/1;
L_0000019240060a00 .concat [ 5 27 0 0], L_0000019240061860, L_0000019240063d28;
L_0000019240061f40 .cmp/ne 32, L_0000019240060a00, L_0000019240063d70;
L_0000019240062080 .array/port v0000019240055050, L_0000019240062440;
L_0000019240062440 .concat [ 5 2 0 0], L_0000019240061860, L_0000019240063db8;
L_0000019240061360 .functor MUXZ 32, L_0000019240063e00, L_0000019240062080, L_0000019240061f40, C4<>;
L_0000019240060280 .concat [ 5 27 0 0], L_0000019240061540, L_0000019240063e48;
L_0000019240060320 .cmp/ne 32, L_0000019240060280, L_0000019240063e90;
L_0000019240061d60 .concat [ 5 27 0 0], L_0000019240061540, L_0000019240063ed8;
L_0000019240060780 .cmp/ne 32, L_0000019240061d60, L_0000019240063f20;
L_0000019240062120 .array/port v0000019240055050, L_000001924005fce0;
L_000001924005fce0 .concat [ 5 2 0 0], L_0000019240061540, L_0000019240063f68;
L_0000019240060960 .functor MUXZ 32, L_0000019240063fb0, L_0000019240062120, L_0000019240060780, C4<>;
L_00000192400603c0 .functor MUXZ 32, L_0000019240063ff8, L_0000019240060960, L_0000019240060320, C4<>;
S_0000019240054580 .scope module, "signImm" "signextD" 14 65, 27 6 0, S_000001924004d280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 1 "isLoad";
    .port_info 2 /INPUT 1 "isStore";
    .port_info 3 /INPUT 1 "isBranch";
    .port_info 4 /INPUT 1 "isJump";
    .port_info 5 /OUTPUT 32 "y";
v0000019240055e10_0 .net *"_ivl_0", 0 0, L_0000019240062300;  1 drivers
v0000019240055eb0_0 .net *"_ivl_14", 11 0, v000001924005b280_0;  1 drivers
v0000019240055ff0_0 .net *"_ivl_15", 6 0, L_0000019240061720;  1 drivers
v000001924005b3c0_0 .net *"_ivl_17", 4 0, L_00000192400605a0;  1 drivers
v000001924005b460_0 .net *"_ivl_2", 0 0, L_00000192400612c0;  1 drivers
v000001924005ba00_0 .net *"_ivl_23", 11 0, v000001924005ae20_0;  1 drivers
v000001924005baa0_0 .net *"_ivl_4", 5 0, L_000001924005fe20;  1 drivers
v000001924005b140_0 .net *"_ivl_6", 3 0, L_0000019240060140;  1 drivers
v000001924005b1e0_0 .net8 "instr", 31 0, RS_000001923fffd5a8;  alias, 7 drivers
v000001924005aec0_0 .net "isBranch", 0 0, L_00000192400624e0;  alias, 1 drivers
v000001924005b6e0_0 .net "isJump", 0 0, L_0000019240062bc0;  alias, 1 drivers
v000001924005b0a0_0 .net "isLoad", 0 0, L_0000019240062580;  alias, 1 drivers
v000001924005b5a0_0 .net "isStore", 0 0, L_0000019240063480;  alias, 1 drivers
v000001924005b280_0 .var "tempBranch", 11 0;
v000001924005ae20_0 .var "tempStore", 11 0;
v000001924005af60_0 .var "y", 31 0;
E_000001923ffe37a0/0 .event anyedge, v000001924004a480_0, v0000019240052a70_0, v000001924004c0d0_0, v000001924005ae20_0;
E_000001923ffe37a0/1 .event anyedge, v000001924004a980_0, v000001924005b280_0, v000001924004a3e0_0;
E_000001923ffe37a0 .event/or E_000001923ffe37a0/0, E_000001923ffe37a0/1;
L_00000192400621c0 .part/pv L_0000019240062300, 31, 1, 32;
L_00000192400606e0 .part/pv L_00000192400612c0, 7, 1, 32;
L_0000019240062260 .part/pv L_000001924005fe20, 25, 6, 32;
L_0000019240060500 .part/pv L_0000019240060140, 8, 4, 32;
L_0000019240062300 .part v000001924005b280_0, 11, 1;
L_00000192400612c0 .part v000001924005b280_0, 10, 1;
L_000001924005fe20 .part v000001924005b280_0, 4, 6;
L_0000019240060140 .part v000001924005b280_0, 0, 4;
L_00000192400615e0 .part/pv L_0000019240061720, 25, 7, 32;
L_00000192400623a0 .part/pv L_00000192400605a0, 7, 5, 32;
L_0000019240061720 .part v000001924005ae20_0, 5, 7;
L_00000192400605a0 .part v000001924005ae20_0, 0, 5;
    .scope S_000001923fe5e870;
T_0 ;
    %wait E_000001923ffe2f20;
    %load/vec4 v0000019240049e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000192400491c0_0;
    %assign/vec4 v000001924004a520_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001923fee99d0;
T_1 ;
    %wait E_000001923ffe2f20;
    %load/vec4 v000001924004a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000019240049620_0;
    %assign/vec4 v0000019240049940_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001923fe5e6e0;
T_2 ;
    %wait E_000001923ffe2f20;
    %load/vec4 v0000019240049260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000019240049bc0_0;
    %assign/vec4 v0000019240049b20_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001923fe5ea00;
T_3 ;
    %wait E_000001923ffe2f20;
    %load/vec4 v0000019240049f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000019240049300_0;
    %assign/vec4 v0000019240048fe0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001923fee9840;
T_4 ;
    %wait E_000001923ffe2a20;
    %load/vec4 v000001924004bb30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001924004c490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001924004b630_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001924004b590_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v000001924004c3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001924004b590_0, 0;
    %jmp T_4.14;
T_4.11 ;
    %pushi/vec4 668, 0, 10;
    %assign/vec4 v000001924004b590_0, 0;
    %jmp T_4.14;
T_4.12 ;
    %pushi/vec4 652, 0, 10;
    %assign/vec4 v000001924004b590_0, 0;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v000001924004c3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001924004b590_0, 0;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 284, 4, 10;
    %assign/vec4 v000001924004b590_0, 0;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 268, 4, 10;
    %assign/vec4 v000001924004b590_0, 0;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v000001924004c3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001924004b590_0, 0;
    %jmp T_4.21;
T_4.19 ;
    %pushi/vec4 64, 0, 10;
    %assign/vec4 v000001924004b590_0, 0;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v000001924004c3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001924004b590_0, 0;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 32, 0, 10;
    %assign/vec4 v000001924004b590_0, 0;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v000001924004c3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001924004b590_0, 0;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 642, 128, 10;
    %assign/vec4 v000001924004b590_0, 0;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001924004b590_0, 0;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001923ff0e860;
T_5 ;
    %wait E_000001923ffe2f20;
    %load/vec4 v0000019240049ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000019240048d60_0;
    %assign/vec4 v000001924004a5c0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001923fee96b0;
T_6 ;
    %wait E_000001923ffe2f20;
    %load/vec4 v0000019240048e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000019240049a80_0;
    %assign/vec4 v000001924004a8e0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001923ff0e6d0;
T_7 ;
    %wait E_000001923ffe2720;
    %load/vec4 v0000019240049080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000019240049da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v000001924004aa20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v00000192400499e0_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000192400499e0_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000192400499e0_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000192400499e0_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000192400499e0_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000192400499e0_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001923ff0e540;
T_8 ;
    %wait E_000001923ffe25e0;
    %vpi_call/w 10 19 "$display", "At %d:", $time {0 0 0};
    %vpi_call/w 10 20 "$display", "CONTROLLER: funct3=%b, funct7=%b, opcode=%b, RegWrite=%b, MemWrite=%b, LoadD=%b, ByteD=%b, ALUSrcE=%b, ByteW=%b, MemtoRegW=%b, aluop=%b, ALUControl=%b", v000001924004bdb0_0, v000001924004c670_0, v000001924004b130_0, v000001924004aff0_0, v000001924004bc70_0, v000001924004af50_0, v000001924004ca30_0, v000001924004c7b0_0, v000001924004c5d0_0, v000001924004bf90_0, v000001924004b090_0, v000001924004c530_0 {0 0 0};
    %vpi_call/w 10 22 "$display", "------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0000019240053450;
T_9 ;
    %wait E_000001923ffe3660;
    %load/vec4 v0000019240056270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000192400552d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000019240054e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000019240055f50_0;
    %assign/vec4 v00000192400552d0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000019240053c20;
T_10 ;
    %wait E_000001923ffe4160;
    %load/vec4 v00000192400568b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000019240055af0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001924004cf60;
T_11 ;
    %wait E_000001923ffe2f20;
    %load/vec4 v0000019240052390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000019240051530_0;
    %assign/vec4 v0000019240052a70_0, 0;
    %load/vec4 v0000019240052070_0;
    %assign/vec4 v0000019240050f90_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000019240053f40;
T_12 ;
    %wait E_000001923ffe39a0;
    %load/vec4 v0000019240054fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
T_12.0 ;
    %load/vec4 v0000019240054fb0_0;
    %nor/r;
    %load/vec4 v0000019240055d70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000019240055cd0_0;
    %load/vec4 v00000192400559b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019240055050, 0, 4;
    %vpi_call/w 26 42 "$display", "+In regfile at %d output: in rf[%d]=%d", $time, v00000192400559b0_0, v0000019240055cd0_0 {0 0 0};
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000019240054580;
T_13 ;
    %wait E_000001923ffe37a0;
    %load/vec4 v000001924005b0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001924005b1e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001924005b1e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001924005af60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001924005b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001924005b1e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001924005ae20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001924005af60_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001924005aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000001924005b1e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001924005b280_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001924005af60_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v000001924005b6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v000001924005b1e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001924005b1e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001924005af60_0, 0;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001924004da50;
T_14 ;
    %wait E_000001923ffe2f20;
    %load/vec4 v000001924004f0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001924004ded0_0;
    %assign/vec4 v000001924004de30_0, 0;
    %load/vec4 v000001924004e010_0;
    %assign/vec4 v000001924004e6f0_0, 0;
    %load/vec4 v000001924004f370_0;
    %assign/vec4 v000001924004df70_0, 0;
    %load/vec4 v000001924004e010_0;
    %assign/vec4 v000001924004e8d0_0, 0;
    %load/vec4 v000001924004dcf0_0;
    %assign/vec4 v000001924004f870_0, 0;
    %load/vec4 v000001924004f2d0_0;
    %assign/vec4 v000001924004f230_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001924004d5a0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001924004ee70_0, 0;
    %end;
    .thread T_15;
    .scope S_000001924004d5a0;
T_16 ;
    %wait E_000001923ffe3360;
    %load/vec4 v0000019240049580_0;
    %dup/vec4;
    %pushi/vec4 0, 4, 3;
    %cmp/z;
    %jmp/1 T_16.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 4, 3;
    %cmp/z;
    %jmp/1 T_16.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 4, 3;
    %cmp/z;
    %jmp/1 T_16.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_16.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_16.4, 4;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v000001924004b310_0;
    %load/vec4 v0000019240048f40_0;
    %and;
    %assign/vec4 v000001924004e3d0_0, 0;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v000001924004b310_0;
    %load/vec4 v0000019240048f40_0;
    %or;
    %assign/vec4 v000001924004e3d0_0, 0;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v000001924004f410_0;
    %assign/vec4 v000001924004e3d0_0, 0;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v000001924004b310_0;
    %load/vec4 v000001924004b3b0_0;
    %mul;
    %assign/vec4 v000001924004e3d0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v000001924004f410_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %assign/vec4 v000001924004e3d0_0, 0;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %load/vec4 v000001924004e3d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001924004ee70_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001924004ee70_0, 0;
T_16.7 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001924004d0f0;
T_17 ;
    %wait E_000001923ffe2f20;
    %load/vec4 v000001924004eab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001924004f9b0_0;
    %assign/vec4 v000001924004f910_0, 0;
    %load/vec4 v000001924004eb50_0;
    %assign/vec4 v000001924004f190_0, 0;
    %load/vec4 v000001924004fa50_0;
    %assign/vec4 v000001924004ed30_0, 0;
    %load/vec4 v000001924004e830_0;
    %assign/vec4 v000001924004e790_0, 0;
    %load/vec4 v000001924004e970_0;
    %assign/vec4 v000001924004ef10_0, 0;
    %load/vec4 v000001924004dc50_0;
    %assign/vec4 v000001924004ec90_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001924004d8c0;
T_18 ;
    %wait E_000001923ffe2660;
    %load/vec4 v000001924004e0b0_0;
    %load/vec4 v000001924004e650_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v000001924004efb0_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000019240053db0;
T_19 ;
    %wait E_000001923ffe2f20;
    %load/vec4 v0000019240054d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000019240055410_0;
    %assign/vec4 v0000019240055370_0, 0;
    %load/vec4 v00000192400564f0_0;
    %assign/vec4 v00000192400550f0_0, 0;
    %load/vec4 v0000019240056450_0;
    %assign/vec4 v00000192400563b0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000192400543f0;
T_20 ;
    %wait E_000001923ffe3fa0;
    %vpi_call/w 22 20 "$display", "In mux4 at %d: d0=%d d1=%d d2=%d d3=%d y=%d, s=%b", $time, v00000192400510d0_0, v0000019240050ef0_0, v0000019240052250_0, v00000192400522f0_0, v0000019240052570_0, v00000192400524d0_0 {0 0 0};
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001924004d280;
T_21 ;
    %wait E_000001923ffe25e0;
    %delay 1, 0;
    %vpi_call/w 14 86 "$display", "At %d", $time {0 0 0};
    %vpi_call/w 14 87 "$display", "INSTREG: instr=%h", v0000019240058440_0 {0 0 0};
    %vpi_call/w 14 88 "$display", "AREG: SrcAE=%d, rd2E=%d, WriteRegE=%d, WriteDataE=%d, SignImmE=%d", v000001924005aba0_0, v0000019240059c00_0, v0000019240058760_0, v000001924005b000_0, v000001924005aa60_0 {0 0 0};
    %vpi_call/w 14 89 "$display", "ALU: SrcAE=%d, SrcBE=%d, AluControl=%b, aluresult=%d", v000001924005aba0_0, v000001924005ac40_0, v000001924005a920_0, v00000192400586c0_0 {0 0 0};
    %vpi_call/w 14 90 "$display", "ALUREG: ALUOutM=%d, WriteDataM=%d, WriteRegM=%d", v000001924005a600_0, v0000019240058f80_0, v00000192400592a0_0 {0 0 0};
    %vpi_call/w 14 91 "$display", "RDREG: ReadDataW=%d, WriteRegW=%d, ALUOutW=%d", v000001924005a740_0, v0000019240059f20_0, v000001924005ace0_0 {0 0 0};
    %vpi_call/w 14 92 "$display", "======================================================================================================" {0 0 0};
    %jmp T_21;
    .thread T_21;
    .scope S_000001923ff13ce0;
T_22 ;
    %wait E_000001923ffe25e0;
    %load/vec4 v0000019240059e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call/w 9 22 "$display", "In top at %d: MemWrite=%b, ALUOut=%d, WriteData=%d", $time, v0000019240059e80_0, v0000019240059de0_0, v00000192400590c0_0 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001923ff18e30;
T_23 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001923ffc2df0, 4, 0;
    %end;
    .thread T_23;
    .scope S_000001923ff18e30;
T_24 ;
    %wait E_000001923ffe2f60;
    %load/vec4 v000001923ffc3430_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001923ffc2ad0_0, 0, 32;
    %load/vec4 v000001923ffc2ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001923ffc3c50_0, 0, 32;
    %load/vec4 v000001923ffc2ad0_0;
    %addi 2, 0, 32;
    %store/vec4 v000001923ffc1f90_0, 0, 32;
    %load/vec4 v000001923ffc2ad0_0;
    %addi 3, 0, 32;
    %store/vec4 v000001923ffc2670_0, 0, 32;
    %ix/getv 4, v000001923ffc2670_0;
    %load/vec4a v000001923ffc2df0, 4;
    %ix/getv 4, v000001923ffc1f90_0;
    %load/vec4a v000001923ffc2df0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001923ffc3c50_0;
    %load/vec4a v000001923ffc2df0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001923ffc2ad0_0;
    %load/vec4a v000001923ffc2df0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001923ffc2e90_0, 0, 128;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001923ff18e30;
T_25 ;
    %wait E_000001923ffe2f20;
    %load/vec4 v000001923ffc25d0_0;
    %load/vec4 v000001923ffc3430_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v000001923ffc2b70_0;
    %load/vec4 v000001923ffc3430_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc2df0, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001923ff18e30;
T_26 ;
    %wait E_000001923ffe25e0;
    %load/vec4 v000001923ffc25d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 6 25 "$display", "-in memory at %d: in %d, it is writen: %d", $time, v000001923ffc3430_0, v000001923ffc2b70_0 {0 0 0};
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001923ff18ca0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ffc2c10_0, 0;
    %end;
    .thread T_27;
    .scope S_000001923ff18ca0;
T_28 ;
    %wait E_000001923ffe2ae0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001923ffc1e50_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001923ffc2350_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001923ffc20d0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001923ffc2fd0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001923ffc2cb0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001923ffc23f0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001923ffc1ef0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001923ffc2490_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001923ffc1db0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001923ffc3070_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001923ffc2f30_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001923ffc3bb0_0, 0;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v000001923ffc2a30_0, 0;
    %load/vec4 v000001923ffc3110_0;
    %load/vec4 v000001923ffc2710_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ffc2c10_0, 0;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001923ffc2c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.10, 5;
    %jmp/1 T_28.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001923ffe2f20;
    %jmp T_28.9;
T_28.10 ;
    %pop/vec4 1;
    %load/vec4 v000001923ffc3a70_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ffc2c10_0, 0;
T_28.8 ;
    %load/vec4 v000001923ffc3110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.16, 6;
    %jmp T_28.17;
T_28.13 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 0, 4;
    %jmp T_28.17;
T_28.14 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %jmp T_28.17;
T_28.15 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %jmp T_28.17;
T_28.16 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %jmp T_28.17;
T_28.17 ;
    %pop/vec4 1;
    %jmp T_28.12;
T_28.11 ;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.21, 6;
    %jmp T_28.22;
T_28.18 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.22;
T_28.19 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.22;
T_28.20 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.22;
T_28.21 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.22;
T_28.22 ;
    %pop/vec4 1;
T_28.12 ;
    %jmp T_28.6;
T_28.3 ;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ffc2c10_0, 0;
    %jmp T_28.24;
T_28.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001923ffc2c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.26, 5;
    %jmp/1 T_28.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001923ffe2f20;
    %jmp T_28.25;
T_28.26 ;
    %pop/vec4 1;
    %load/vec4 v000001923ffc3a70_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ffc2c10_0, 0;
T_28.24 ;
    %load/vec4 v000001923ffc3110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.27, 8;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.32, 6;
    %jmp T_28.33;
T_28.29 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 0, 4;
    %jmp T_28.33;
T_28.30 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %jmp T_28.33;
T_28.31 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %jmp T_28.33;
T_28.32 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %jmp T_28.33;
T_28.33 ;
    %pop/vec4 1;
    %jmp T_28.28;
T_28.27 ;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.37, 6;
    %jmp T_28.38;
T_28.34 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.38;
T_28.35 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.38;
T_28.36 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.38;
T_28.37 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.38;
T_28.38 ;
    %pop/vec4 1;
T_28.28 ;
    %jmp T_28.6;
T_28.4 ;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ffc2c10_0, 0;
    %jmp T_28.40;
T_28.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001923ffc2c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.41 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.42, 5;
    %jmp/1 T_28.42, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001923ffe2f20;
    %jmp T_28.41;
T_28.42 ;
    %pop/vec4 1;
    %load/vec4 v000001923ffc3a70_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ffc2c10_0, 0;
T_28.40 ;
    %load/vec4 v000001923ffc3110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.43, 8;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.48, 6;
    %jmp T_28.49;
T_28.45 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 0, 4;
    %jmp T_28.49;
T_28.46 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %jmp T_28.49;
T_28.47 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %jmp T_28.49;
T_28.48 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %jmp T_28.49;
T_28.49 ;
    %pop/vec4 1;
    %jmp T_28.44;
T_28.43 ;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.52, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.53, 6;
    %jmp T_28.54;
T_28.50 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.54;
T_28.51 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.54;
T_28.52 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.54;
T_28.53 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.54;
T_28.54 ;
    %pop/vec4 1;
T_28.44 ;
    %jmp T_28.6;
T_28.5 ;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.55, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ffc2c10_0, 0;
    %jmp T_28.56;
T_28.55 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001923ffc2c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.57 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.58, 5;
    %jmp/1 T_28.58, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001923ffe2f20;
    %jmp T_28.57;
T_28.58 ;
    %pop/vec4 1;
    %load/vec4 v000001923ffc3a70_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ffc2c10_0, 0;
T_28.56 ;
    %load/vec4 v000001923ffc3110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.59, 8;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.63, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.64, 6;
    %jmp T_28.65;
T_28.61 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 0, 4;
    %jmp T_28.65;
T_28.62 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %jmp T_28.65;
T_28.63 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %jmp T_28.65;
T_28.64 ;
    %load/vec4 v000001923ffc2030_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ffc28f0, 4, 5;
    %jmp T_28.65;
T_28.65 ;
    %pop/vec4 1;
    %jmp T_28.60;
T_28.59 ;
    %load/vec4 v000001923ffc2850_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.66, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.67, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.68, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.69, 6;
    %jmp T_28.70;
T_28.66 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.70;
T_28.67 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.70;
T_28.68 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.70;
T_28.69 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ffc28f0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001923ffc27b0_0, 0;
    %jmp T_28.70;
T_28.70 ;
    %pop/vec4 1;
T_28.60 ;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001923ff02f00;
T_29 ;
    %vpi_call/w 8 9 "$readmemh", "memfile.dat", v000001923ffc3250 {0 0 0};
    %end;
    .thread T_29;
    .scope S_000001923ff02f00;
T_30 ;
    %wait E_000001923ffe3120;
    %load/vec4 v000001923ffc36b0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001923ffc32f0_0, 0, 32;
    %load/vec4 v000001923ffc32f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001923ffc3930_0, 0, 32;
    %load/vec4 v000001923ffc32f0_0;
    %addi 2, 0, 32;
    %store/vec4 v000001923ffc3390_0, 0, 32;
    %load/vec4 v000001923ffc32f0_0;
    %addi 3, 0, 32;
    %store/vec4 v000001923ffc34d0_0, 0, 32;
    %ix/getv 4, v000001923ffc34d0_0;
    %load/vec4a v000001923ffc3250, 4;
    %ix/getv 4, v000001923ffc3390_0;
    %load/vec4a v000001923ffc3250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001923ffc3930_0;
    %load/vec4a v000001923ffc3250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001923ffc32f0_0;
    %load/vec4a v000001923ffc3250, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001923ffc2170_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001923ff18fc0;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 4, 5;
    %end;
    .thread T_31;
    .scope S_000001923ff18fc0;
T_32 ;
    %wait E_000001923ffe2de0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001923ff9c950_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001923ff82d60_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001923ffc3890_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001923ff53120_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001923ff9c1d0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001923ffc2210_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001923ff52c20_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001923ff9cc70_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001923ffc22b0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001924004a840_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001923ff9c450_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001923ff831c0_0, 0;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v000001923ff82b80_0, 0;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ff83800_0, 0;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %jmp T_32.11;
T_32.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.11;
T_32.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.11;
T_32.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.11;
T_32.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %jmp T_32.6;
T_32.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001923ff83800_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 4, 5;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.13, 5;
    %jmp/1 T_32.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001923ffe2f20;
    %jmp T_32.12;
T_32.13 ;
    %pop/vec4 1;
    %load/vec4 v000001923ff83bc0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ff83800_0, 0;
T_32.6 ;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ff83800_0, 0;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %jmp T_32.20;
T_32.16 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.20;
T_32.17 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.20;
T_32.18 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.20;
T_32.19 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.20;
T_32.20 ;
    %pop/vec4 1;
    %jmp T_32.15;
T_32.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001923ff83800_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 4, 5;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.22, 5;
    %jmp/1 T_32.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001923ffe2f20;
    %jmp T_32.21;
T_32.22 ;
    %pop/vec4 1;
    %load/vec4 v000001923ff83bc0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ff83800_0, 0;
T_32.15 ;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ff83800_0, 0;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.28, 6;
    %jmp T_32.29;
T_32.25 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.29;
T_32.26 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.29;
T_32.27 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.29;
T_32.28 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.29;
T_32.29 ;
    %pop/vec4 1;
    %jmp T_32.24;
T_32.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001923ff83800_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 4, 5;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.31, 5;
    %jmp/1 T_32.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001923ffe2f20;
    %jmp T_32.30;
T_32.31 ;
    %pop/vec4 1;
    %load/vec4 v000001923ff83bc0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ff83800_0, 0;
T_32.24 ;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ff83800_0, 0;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.37, 6;
    %jmp T_32.38;
T_32.34 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.38;
T_32.35 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.38;
T_32.36 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.38;
T_32.37 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001923ff83b20, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001923ff827c0_0, 0;
    %jmp T_32.38;
T_32.38 ;
    %pop/vec4 1;
    %jmp T_32.33;
T_32.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001923ff83800_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 4, 5;
    %load/vec4 v000001923ffc3570_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.40, 5;
    %jmp/1 T_32.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001923ffe2f20;
    %jmp T_32.39;
T_32.40 ;
    %pop/vec4 1;
    %load/vec4 v000001923ff83bc0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001923ff83b20, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001923ff83800_0, 0;
T_32.33 ;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001923fff84c0;
T_33 ;
    %vpi_call/w 3 12 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001923fff84c0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_000001923fff84c0;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019240059520_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019240059520_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_000001923fff84c0;
T_35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019240058bc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019240058bc0_0, 0, 1;
    %delay 5, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_000001923fff84c0;
T_36 ;
    %wait E_000001923ffe25e0;
    %load/vec4 v0000019240058d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0000019240058c60_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001924004c170_0;
    %pushi/vec4 49, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %vpi_call/w 3 30 "$display", "simulation succeeded at %d", $time {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
T_36.2 ;
    %jmp T_36.1;
T_36.0 ;
    %vpi_func 3 39 "$time" 64 {0 0 0};
    %cmpi/u 1500, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.4, 5;
    %vpi_call/w 3 40 "$finish" {0 0 0};
T_36.4 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "./top.v";
    "./dcache.v";
    "./dmem.v";
    "./icache.v";
    "./imem.v";
    "./riscv.v";
    "./controller.v";
    "./aludec.v";
    "./creg.v";
    "./maindec.v";
    "./datapath.v";
    "./alu.v";
    "./aluPC.v";
    "./alureg.v";
    "./areg.v";
    "./signext.v";
    "./instreg.v";
    "./mux2.v";
    "./mux4.v";
    "./pc.v";
    "./pc_plus4.v";
    "./rdreg.v";
    "./regfile.v";
    "./signextD.v";
