Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 11 15:25:05 2025
| Host         : Ideapad_S340 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     49.455        0.000                      0                 2860        0.158        0.000                      0                 2860       49.500        0.000                       0                  1347  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              49.455        0.000                      0                 2860        0.158        0.000                      0                 2860       49.500        0.000                       0                  1347  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       49.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.455ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[5][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.426ns  (logic 10.059ns (19.948%)  route 40.367ns (80.052%))
  Logic Levels:           46  (LUT3=2 LUT4=1 LUT5=16 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.559     5.143    cpu/L_reg/CLK
    SLICE_X52Y54         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  cpu/L_reg/D_reg_q_reg[11][22]/Q
                         net (fo=3, routed)           1.277     6.938    cpu/L_reg/M_reg_rom_sel[22]
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.062 r  cpu/L_reg/g1_b27_i_8/O
                         net (fo=1, routed)           0.873     7.935    cpu/L_reg/g1_b27_i_8_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.059 r  cpu/L_reg/g1_b27_i_3/O
                         net (fo=5, routed)           1.701     9.761    cpu/L_reg/g1_b27_i_3_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I3_O)        0.152     9.913 f  cpu/L_reg/g1_b29_i_6/O
                         net (fo=2, routed)           0.448    10.361    cpu/L_reg/FSM_sequential_D_state_q_reg[2]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.326    10.687 r  cpu/L_reg/g1_b29_i_1/O
                         net (fo=49, routed)          1.065    11.752    cpu/L_reg/g1_b29_i_1_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.904 r  cpu/L_reg/g1_b16/O
                         net (fo=1, routed)           0.714    12.618    cpu/iROM/D_reg_q[11][30]_i_43
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.350    12.968 r  cpu/iROM/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=2, routed)           0.592    13.560    cpu/L_reg/D_reg_q[11][16]_i_24_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.328    13.888 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_55/O
                         net (fo=129, routed)         0.839    14.727    cpu/L_reg/io_segment_OBUF[6]_inst_i_55_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    14.851 f  cpu/L_reg/D_reg_q[11][0]_i_28/O
                         net (fo=1, routed)           0.932    15.782    cpu/L_reg/D_reg_q[11][0]_i_28_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.906 r  cpu/L_reg/D_reg_q[11][0]_i_17/O
                         net (fo=1, routed)           0.000    15.906    cpu/L_reg/D_reg_q[11][0]_i_17_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    16.115 r  cpu/L_reg/D_reg_q_reg[11][0]_i_11/O
                         net (fo=69, routed)          2.001    18.117    cpu/L_reg/M_reg_rd1[0]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.297    18.414 r  cpu/L_reg/D_reg_q[11][4]_i_40/O
                         net (fo=4, routed)           0.460    18.873    cpu/L_reg/alu/multiplier/p_4_in
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.997 r  cpu/L_reg/D_reg_q[11][8]_i_58/O
                         net (fo=4, routed)           0.716    19.714    cpu/L_reg/alu/multiplier/p_6_in
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.150    19.864 r  cpu/L_reg/D_reg_q[11][8]_i_55/O
                         net (fo=2, routed)           0.702    20.566    cpu/L_reg/alu/multiplier/p_2194_in
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.326    20.892 r  cpu/L_reg/D_reg_q[11][9]_i_51/O
                         net (fo=2, routed)           0.493    21.385    cpu/L_reg/alu/multiplier/p_2250_in
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.509 r  cpu/L_reg/D_reg_q[11][11]_i_62/O
                         net (fo=2, routed)           0.587    22.095    cpu/L_reg/alu/multiplier/p_2246_in
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    22.219 r  cpu/L_reg/D_reg_q[11][14]_i_93/O
                         net (fo=2, routed)           0.822    23.041    cpu/L_reg/alu/multiplier/p_2242_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.165 r  cpu/L_reg/D_reg_q[11][15]_i_69/O
                         net (fo=2, routed)           0.479    23.644    cpu/L_reg/alu/multiplier/p_2238_in
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.768 r  cpu/L_reg/D_reg_q[11][15]_i_61/O
                         net (fo=6, routed)           1.479    25.247    cpu/L_reg/alu/multiplier/p_2032_in
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.371 r  cpu/L_reg/D_reg_q[11][17]_i_77/O
                         net (fo=2, routed)           0.579    25.950    cpu/L_reg/alu/multiplier/p_1947_in
    SLICE_X36Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.074 r  cpu/L_reg/D_reg_q[11][19]_i_127/O
                         net (fo=2, routed)           0.407    26.481    cpu/L_reg/alu/multiplier/p_1943_in
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.605 r  cpu/L_reg/D_reg_q[11][21]_i_91/O
                         net (fo=2, routed)           1.224    27.830    cpu/L_reg/alu/multiplier/p_1939_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.124    27.954 r  cpu/L_reg/D_reg_q[11][21]_i_86/O
                         net (fo=3, routed)           0.862    28.816    cpu/L_reg/alu/multiplier/p_1747_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    28.940 r  cpu/L_reg/D_reg_q[11][23]_i_142/O
                         net (fo=4, routed)           0.662    29.602    cpu/L_reg/alu/multiplier/p_1799_in
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.119    29.721 r  cpu/L_reg/D_reg_q[11][31]_i_466/O
                         net (fo=4, routed)           0.578    30.299    cpu/L_reg/alu/multiplier/p_1795_in
    SLICE_X49Y65         LUT5 (Prop_lut5_I3_O)        0.326    30.625 r  cpu/L_reg/D_reg_q[11][31]_i_432/O
                         net (fo=4, routed)           1.016    31.640    cpu/L_reg/alu/multiplier/p_1610_in
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.354    31.994 r  cpu/L_reg/D_reg_q[11][31]_i_414/O
                         net (fo=6, routed)           1.365    33.360    cpu/L_reg/alu/multiplier/p_1486_in
    SLICE_X46Y70         LUT6 (Prop_lut6_I1_O)        0.326    33.686 r  cpu/L_reg/D_reg_q[11][26]_i_116/O
                         net (fo=3, routed)           0.845    34.531    cpu/L_reg/alu/multiplier/p_1253_in
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.150    34.681 r  cpu/L_reg/D_reg_q[11][31]_i_363/O
                         net (fo=4, routed)           0.730    35.411    cpu/L_reg/alu/multiplier/p_1297_in
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.320    35.731 r  cpu/L_reg/D_reg_q[11][31]_i_330/O
                         net (fo=4, routed)           0.877    36.608    cpu/L_reg/alu/multiplier/p_1140_in
    SLICE_X43Y69         LUT5 (Prop_lut5_I0_O)        0.352    36.960 r  cpu/L_reg/D_reg_q[11][31]_i_316/O
                         net (fo=6, routed)           0.636    37.596    cpu/L_reg/alu/multiplier/p_1036_in
    SLICE_X44Y69         LUT5 (Prop_lut5_I1_O)        0.358    37.954 r  cpu/L_reg/D_reg_q[11][31]_i_287/O
                         net (fo=3, routed)           1.033    38.987    cpu/L_reg/alu/multiplier/p_935_in
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.354    39.341 r  cpu/L_reg/D_reg_q[11][31]_i_264/O
                         net (fo=6, routed)           0.858    40.199    cpu/L_reg/alu/multiplier/p_841_in
    SLICE_X42Y68         LUT5 (Prop_lut5_I1_O)        0.354    40.553 r  cpu/L_reg/D_reg_q[11][31]_i_240/O
                         net (fo=3, routed)           1.008    41.561    cpu/L_reg/alu/multiplier/p_750_in
    SLICE_X43Y67         LUT5 (Prop_lut5_I0_O)        0.356    41.917 r  cpu/L_reg/D_reg_q[11][31]_i_222/O
                         net (fo=4, routed)           1.266    43.184    cpu/L_reg/alu/multiplier/p_666_in
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.326    43.510 r  cpu/L_reg/D_reg_q[11][31]_i_208/O
                         net (fo=3, routed)           0.834    44.343    cpu/L_reg/alu/multiplier/p_513_in
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.467 r  cpu/L_reg/D_reg_q[11][31]_i_189/O
                         net (fo=3, routed)           1.084    45.551    cpu/L_reg/alu/multiplier/p_444_in
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124    45.675 r  cpu/L_reg/D_reg_q[11][31]_i_174/O
                         net (fo=4, routed)           0.975    46.650    cpu/L_reg/alu/multiplier/p_380_in
    SLICE_X52Y57         LUT6 (Prop_lut6_I1_O)        0.124    46.774 r  cpu/L_reg/D_reg_q[11][31]_i_159/O
                         net (fo=3, routed)           0.806    47.580    cpu/L_reg/alu/multiplier/p_267_in
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    47.704 r  cpu/L_reg/D_reg_q[11][31]_i_156/O
                         net (fo=3, routed)           0.980    48.684    cpu/L_reg/alu/multiplier/p_218_in
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124    48.808 r  cpu/L_reg/D_reg_q[11][29]_i_54/O
                         net (fo=5, routed)           0.679    49.487    cpu/L_reg/alu/multiplier/p_174_in
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    49.611 r  cpu/L_reg/D_reg_q[11][29]_i_43/O
                         net (fo=7, routed)           0.835    50.446    cpu/L_reg/alu/multiplier/p_101_in
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.146    50.592 r  cpu/L_reg/D_reg_q[11][31]_i_108/O
                         net (fo=2, routed)           0.851    51.443    cpu/L_reg/alu/multiplier/p_113_in
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.356    51.799 r  cpu/L_reg/D_reg_q[11][31]_i_65/O
                         net (fo=1, routed)           0.649    52.447    cpu/L_reg/D_reg_q[11][31]_i_65_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.326    52.773 r  cpu/L_reg/D_reg_q[11][31]_i_31/O
                         net (fo=1, routed)           0.936    53.709    cpu/L_reg/D_reg_q[11][31]_i_31_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.124    53.833 r  cpu/L_reg/D_reg_q[11][31]_i_12/O
                         net (fo=1, routed)           0.154    53.987    cpu/L_reg/D_reg_q[11][31]_i_12_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.124    54.111 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.458    55.569    cpu/L_reg/M_reg_write_data[31]
    SLICE_X58Y45         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.518   104.923    cpu/L_reg/CLK
    SLICE_X58Y45         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][31]/C
                         clock pessimism              0.179   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_D)       -0.043   105.024    cpu/L_reg/D_reg_q_reg[5][31]
  -------------------------------------------------------------------
                         required time                        105.024    
                         arrival time                         -55.569    
  -------------------------------------------------------------------
                         slack                                 49.455    

Slack (MET) :             49.474ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.369ns  (logic 10.059ns (19.971%)  route 40.310ns (80.029%))
  Logic Levels:           46  (LUT3=2 LUT4=1 LUT5=16 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.559     5.143    cpu/L_reg/CLK
    SLICE_X52Y54         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  cpu/L_reg/D_reg_q_reg[11][22]/Q
                         net (fo=3, routed)           1.277     6.938    cpu/L_reg/M_reg_rom_sel[22]
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.062 r  cpu/L_reg/g1_b27_i_8/O
                         net (fo=1, routed)           0.873     7.935    cpu/L_reg/g1_b27_i_8_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.059 r  cpu/L_reg/g1_b27_i_3/O
                         net (fo=5, routed)           1.701     9.761    cpu/L_reg/g1_b27_i_3_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I3_O)        0.152     9.913 f  cpu/L_reg/g1_b29_i_6/O
                         net (fo=2, routed)           0.448    10.361    cpu/L_reg/FSM_sequential_D_state_q_reg[2]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.326    10.687 r  cpu/L_reg/g1_b29_i_1/O
                         net (fo=49, routed)          1.065    11.752    cpu/L_reg/g1_b29_i_1_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.904 r  cpu/L_reg/g1_b16/O
                         net (fo=1, routed)           0.714    12.618    cpu/iROM/D_reg_q[11][30]_i_43
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.350    12.968 r  cpu/iROM/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=2, routed)           0.592    13.560    cpu/L_reg/D_reg_q[11][16]_i_24_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.328    13.888 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_55/O
                         net (fo=129, routed)         0.839    14.727    cpu/L_reg/io_segment_OBUF[6]_inst_i_55_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    14.851 f  cpu/L_reg/D_reg_q[11][0]_i_28/O
                         net (fo=1, routed)           0.932    15.782    cpu/L_reg/D_reg_q[11][0]_i_28_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.906 r  cpu/L_reg/D_reg_q[11][0]_i_17/O
                         net (fo=1, routed)           0.000    15.906    cpu/L_reg/D_reg_q[11][0]_i_17_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    16.115 r  cpu/L_reg/D_reg_q_reg[11][0]_i_11/O
                         net (fo=69, routed)          2.001    18.117    cpu/L_reg/M_reg_rd1[0]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.297    18.414 r  cpu/L_reg/D_reg_q[11][4]_i_40/O
                         net (fo=4, routed)           0.460    18.873    cpu/L_reg/alu/multiplier/p_4_in
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.997 r  cpu/L_reg/D_reg_q[11][8]_i_58/O
                         net (fo=4, routed)           0.716    19.714    cpu/L_reg/alu/multiplier/p_6_in
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.150    19.864 r  cpu/L_reg/D_reg_q[11][8]_i_55/O
                         net (fo=2, routed)           0.702    20.566    cpu/L_reg/alu/multiplier/p_2194_in
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.326    20.892 r  cpu/L_reg/D_reg_q[11][9]_i_51/O
                         net (fo=2, routed)           0.493    21.385    cpu/L_reg/alu/multiplier/p_2250_in
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.509 r  cpu/L_reg/D_reg_q[11][11]_i_62/O
                         net (fo=2, routed)           0.587    22.095    cpu/L_reg/alu/multiplier/p_2246_in
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    22.219 r  cpu/L_reg/D_reg_q[11][14]_i_93/O
                         net (fo=2, routed)           0.822    23.041    cpu/L_reg/alu/multiplier/p_2242_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.165 r  cpu/L_reg/D_reg_q[11][15]_i_69/O
                         net (fo=2, routed)           0.479    23.644    cpu/L_reg/alu/multiplier/p_2238_in
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.768 r  cpu/L_reg/D_reg_q[11][15]_i_61/O
                         net (fo=6, routed)           1.479    25.247    cpu/L_reg/alu/multiplier/p_2032_in
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.371 r  cpu/L_reg/D_reg_q[11][17]_i_77/O
                         net (fo=2, routed)           0.579    25.950    cpu/L_reg/alu/multiplier/p_1947_in
    SLICE_X36Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.074 r  cpu/L_reg/D_reg_q[11][19]_i_127/O
                         net (fo=2, routed)           0.407    26.481    cpu/L_reg/alu/multiplier/p_1943_in
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.605 r  cpu/L_reg/D_reg_q[11][21]_i_91/O
                         net (fo=2, routed)           1.224    27.830    cpu/L_reg/alu/multiplier/p_1939_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.124    27.954 r  cpu/L_reg/D_reg_q[11][21]_i_86/O
                         net (fo=3, routed)           0.862    28.816    cpu/L_reg/alu/multiplier/p_1747_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    28.940 r  cpu/L_reg/D_reg_q[11][23]_i_142/O
                         net (fo=4, routed)           0.662    29.602    cpu/L_reg/alu/multiplier/p_1799_in
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.119    29.721 r  cpu/L_reg/D_reg_q[11][31]_i_466/O
                         net (fo=4, routed)           0.578    30.299    cpu/L_reg/alu/multiplier/p_1795_in
    SLICE_X49Y65         LUT5 (Prop_lut5_I3_O)        0.326    30.625 r  cpu/L_reg/D_reg_q[11][31]_i_432/O
                         net (fo=4, routed)           1.016    31.640    cpu/L_reg/alu/multiplier/p_1610_in
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.354    31.994 r  cpu/L_reg/D_reg_q[11][31]_i_414/O
                         net (fo=6, routed)           1.365    33.360    cpu/L_reg/alu/multiplier/p_1486_in
    SLICE_X46Y70         LUT6 (Prop_lut6_I1_O)        0.326    33.686 r  cpu/L_reg/D_reg_q[11][26]_i_116/O
                         net (fo=3, routed)           0.845    34.531    cpu/L_reg/alu/multiplier/p_1253_in
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.150    34.681 r  cpu/L_reg/D_reg_q[11][31]_i_363/O
                         net (fo=4, routed)           0.730    35.411    cpu/L_reg/alu/multiplier/p_1297_in
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.320    35.731 r  cpu/L_reg/D_reg_q[11][31]_i_330/O
                         net (fo=4, routed)           0.877    36.608    cpu/L_reg/alu/multiplier/p_1140_in
    SLICE_X43Y69         LUT5 (Prop_lut5_I0_O)        0.352    36.960 r  cpu/L_reg/D_reg_q[11][31]_i_316/O
                         net (fo=6, routed)           0.636    37.596    cpu/L_reg/alu/multiplier/p_1036_in
    SLICE_X44Y69         LUT5 (Prop_lut5_I1_O)        0.358    37.954 r  cpu/L_reg/D_reg_q[11][31]_i_287/O
                         net (fo=3, routed)           1.033    38.987    cpu/L_reg/alu/multiplier/p_935_in
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.354    39.341 r  cpu/L_reg/D_reg_q[11][31]_i_264/O
                         net (fo=6, routed)           0.858    40.199    cpu/L_reg/alu/multiplier/p_841_in
    SLICE_X42Y68         LUT5 (Prop_lut5_I1_O)        0.354    40.553 r  cpu/L_reg/D_reg_q[11][31]_i_240/O
                         net (fo=3, routed)           1.008    41.561    cpu/L_reg/alu/multiplier/p_750_in
    SLICE_X43Y67         LUT5 (Prop_lut5_I0_O)        0.356    41.917 r  cpu/L_reg/D_reg_q[11][31]_i_222/O
                         net (fo=4, routed)           1.266    43.184    cpu/L_reg/alu/multiplier/p_666_in
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.326    43.510 r  cpu/L_reg/D_reg_q[11][31]_i_208/O
                         net (fo=3, routed)           0.834    44.343    cpu/L_reg/alu/multiplier/p_513_in
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.467 r  cpu/L_reg/D_reg_q[11][31]_i_189/O
                         net (fo=3, routed)           1.084    45.551    cpu/L_reg/alu/multiplier/p_444_in
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124    45.675 r  cpu/L_reg/D_reg_q[11][31]_i_174/O
                         net (fo=4, routed)           0.975    46.650    cpu/L_reg/alu/multiplier/p_380_in
    SLICE_X52Y57         LUT6 (Prop_lut6_I1_O)        0.124    46.774 r  cpu/L_reg/D_reg_q[11][31]_i_159/O
                         net (fo=3, routed)           0.806    47.580    cpu/L_reg/alu/multiplier/p_267_in
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    47.704 r  cpu/L_reg/D_reg_q[11][31]_i_156/O
                         net (fo=3, routed)           0.980    48.684    cpu/L_reg/alu/multiplier/p_218_in
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124    48.808 r  cpu/L_reg/D_reg_q[11][29]_i_54/O
                         net (fo=5, routed)           0.679    49.487    cpu/L_reg/alu/multiplier/p_174_in
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    49.611 r  cpu/L_reg/D_reg_q[11][29]_i_43/O
                         net (fo=7, routed)           0.835    50.446    cpu/L_reg/alu/multiplier/p_101_in
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.146    50.592 r  cpu/L_reg/D_reg_q[11][31]_i_108/O
                         net (fo=2, routed)           0.851    51.443    cpu/L_reg/alu/multiplier/p_113_in
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.356    51.799 r  cpu/L_reg/D_reg_q[11][31]_i_65/O
                         net (fo=1, routed)           0.649    52.447    cpu/L_reg/D_reg_q[11][31]_i_65_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.326    52.773 r  cpu/L_reg/D_reg_q[11][31]_i_31/O
                         net (fo=1, routed)           0.936    53.709    cpu/L_reg/D_reg_q[11][31]_i_31_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.124    53.833 r  cpu/L_reg/D_reg_q[11][31]_i_12/O
                         net (fo=1, routed)           0.154    53.987    cpu/L_reg/D_reg_q[11][31]_i_12_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.124    54.111 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.401    55.512    cpu/L_reg/M_reg_write_data[31]
    SLICE_X61Y45         FDRE                                         r  cpu/L_reg/D_reg_q_reg[3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.518   104.923    cpu/L_reg/CLK
    SLICE_X61Y45         FDRE                                         r  cpu/L_reg/D_reg_q_reg[3][31]/C
                         clock pessimism              0.179   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X61Y45         FDRE (Setup_fdre_C_D)       -0.081   104.986    cpu/L_reg/D_reg_q_reg[3][31]
  -------------------------------------------------------------------
                         required time                        104.986    
                         arrival time                         -55.512    
  -------------------------------------------------------------------
                         slack                                 49.474    

Slack (MET) :             49.527ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.352ns  (logic 10.059ns (19.977%)  route 40.293ns (80.023%))
  Logic Levels:           46  (LUT3=2 LUT4=1 LUT5=16 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.559     5.143    cpu/L_reg/CLK
    SLICE_X52Y54         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  cpu/L_reg/D_reg_q_reg[11][22]/Q
                         net (fo=3, routed)           1.277     6.938    cpu/L_reg/M_reg_rom_sel[22]
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.062 r  cpu/L_reg/g1_b27_i_8/O
                         net (fo=1, routed)           0.873     7.935    cpu/L_reg/g1_b27_i_8_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.059 r  cpu/L_reg/g1_b27_i_3/O
                         net (fo=5, routed)           1.701     9.761    cpu/L_reg/g1_b27_i_3_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I3_O)        0.152     9.913 f  cpu/L_reg/g1_b29_i_6/O
                         net (fo=2, routed)           0.448    10.361    cpu/L_reg/FSM_sequential_D_state_q_reg[2]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.326    10.687 r  cpu/L_reg/g1_b29_i_1/O
                         net (fo=49, routed)          1.065    11.752    cpu/L_reg/g1_b29_i_1_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.904 r  cpu/L_reg/g1_b16/O
                         net (fo=1, routed)           0.714    12.618    cpu/iROM/D_reg_q[11][30]_i_43
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.350    12.968 r  cpu/iROM/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=2, routed)           0.592    13.560    cpu/L_reg/D_reg_q[11][16]_i_24_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.328    13.888 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_55/O
                         net (fo=129, routed)         0.839    14.727    cpu/L_reg/io_segment_OBUF[6]_inst_i_55_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    14.851 f  cpu/L_reg/D_reg_q[11][0]_i_28/O
                         net (fo=1, routed)           0.932    15.782    cpu/L_reg/D_reg_q[11][0]_i_28_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.906 r  cpu/L_reg/D_reg_q[11][0]_i_17/O
                         net (fo=1, routed)           0.000    15.906    cpu/L_reg/D_reg_q[11][0]_i_17_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    16.115 r  cpu/L_reg/D_reg_q_reg[11][0]_i_11/O
                         net (fo=69, routed)          2.001    18.117    cpu/L_reg/M_reg_rd1[0]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.297    18.414 r  cpu/L_reg/D_reg_q[11][4]_i_40/O
                         net (fo=4, routed)           0.460    18.873    cpu/L_reg/alu/multiplier/p_4_in
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.997 r  cpu/L_reg/D_reg_q[11][8]_i_58/O
                         net (fo=4, routed)           0.716    19.714    cpu/L_reg/alu/multiplier/p_6_in
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.150    19.864 r  cpu/L_reg/D_reg_q[11][8]_i_55/O
                         net (fo=2, routed)           0.702    20.566    cpu/L_reg/alu/multiplier/p_2194_in
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.326    20.892 r  cpu/L_reg/D_reg_q[11][9]_i_51/O
                         net (fo=2, routed)           0.493    21.385    cpu/L_reg/alu/multiplier/p_2250_in
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.509 r  cpu/L_reg/D_reg_q[11][11]_i_62/O
                         net (fo=2, routed)           0.587    22.095    cpu/L_reg/alu/multiplier/p_2246_in
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    22.219 r  cpu/L_reg/D_reg_q[11][14]_i_93/O
                         net (fo=2, routed)           0.822    23.041    cpu/L_reg/alu/multiplier/p_2242_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.165 r  cpu/L_reg/D_reg_q[11][15]_i_69/O
                         net (fo=2, routed)           0.479    23.644    cpu/L_reg/alu/multiplier/p_2238_in
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.768 r  cpu/L_reg/D_reg_q[11][15]_i_61/O
                         net (fo=6, routed)           1.479    25.247    cpu/L_reg/alu/multiplier/p_2032_in
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.371 r  cpu/L_reg/D_reg_q[11][17]_i_77/O
                         net (fo=2, routed)           0.579    25.950    cpu/L_reg/alu/multiplier/p_1947_in
    SLICE_X36Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.074 r  cpu/L_reg/D_reg_q[11][19]_i_127/O
                         net (fo=2, routed)           0.407    26.481    cpu/L_reg/alu/multiplier/p_1943_in
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.605 r  cpu/L_reg/D_reg_q[11][21]_i_91/O
                         net (fo=2, routed)           1.224    27.830    cpu/L_reg/alu/multiplier/p_1939_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.124    27.954 r  cpu/L_reg/D_reg_q[11][21]_i_86/O
                         net (fo=3, routed)           0.862    28.816    cpu/L_reg/alu/multiplier/p_1747_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    28.940 r  cpu/L_reg/D_reg_q[11][23]_i_142/O
                         net (fo=4, routed)           0.662    29.602    cpu/L_reg/alu/multiplier/p_1799_in
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.119    29.721 r  cpu/L_reg/D_reg_q[11][31]_i_466/O
                         net (fo=4, routed)           0.578    30.299    cpu/L_reg/alu/multiplier/p_1795_in
    SLICE_X49Y65         LUT5 (Prop_lut5_I3_O)        0.326    30.625 r  cpu/L_reg/D_reg_q[11][31]_i_432/O
                         net (fo=4, routed)           1.016    31.640    cpu/L_reg/alu/multiplier/p_1610_in
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.354    31.994 r  cpu/L_reg/D_reg_q[11][31]_i_414/O
                         net (fo=6, routed)           1.365    33.360    cpu/L_reg/alu/multiplier/p_1486_in
    SLICE_X46Y70         LUT6 (Prop_lut6_I1_O)        0.326    33.686 r  cpu/L_reg/D_reg_q[11][26]_i_116/O
                         net (fo=3, routed)           0.845    34.531    cpu/L_reg/alu/multiplier/p_1253_in
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.150    34.681 r  cpu/L_reg/D_reg_q[11][31]_i_363/O
                         net (fo=4, routed)           0.730    35.411    cpu/L_reg/alu/multiplier/p_1297_in
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.320    35.731 r  cpu/L_reg/D_reg_q[11][31]_i_330/O
                         net (fo=4, routed)           0.877    36.608    cpu/L_reg/alu/multiplier/p_1140_in
    SLICE_X43Y69         LUT5 (Prop_lut5_I0_O)        0.352    36.960 r  cpu/L_reg/D_reg_q[11][31]_i_316/O
                         net (fo=6, routed)           0.636    37.596    cpu/L_reg/alu/multiplier/p_1036_in
    SLICE_X44Y69         LUT5 (Prop_lut5_I1_O)        0.358    37.954 r  cpu/L_reg/D_reg_q[11][31]_i_287/O
                         net (fo=3, routed)           1.033    38.987    cpu/L_reg/alu/multiplier/p_935_in
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.354    39.341 r  cpu/L_reg/D_reg_q[11][31]_i_264/O
                         net (fo=6, routed)           0.858    40.199    cpu/L_reg/alu/multiplier/p_841_in
    SLICE_X42Y68         LUT5 (Prop_lut5_I1_O)        0.354    40.553 r  cpu/L_reg/D_reg_q[11][31]_i_240/O
                         net (fo=3, routed)           1.008    41.561    cpu/L_reg/alu/multiplier/p_750_in
    SLICE_X43Y67         LUT5 (Prop_lut5_I0_O)        0.356    41.917 r  cpu/L_reg/D_reg_q[11][31]_i_222/O
                         net (fo=4, routed)           1.266    43.184    cpu/L_reg/alu/multiplier/p_666_in
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.326    43.510 r  cpu/L_reg/D_reg_q[11][31]_i_208/O
                         net (fo=3, routed)           0.834    44.343    cpu/L_reg/alu/multiplier/p_513_in
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.467 r  cpu/L_reg/D_reg_q[11][31]_i_189/O
                         net (fo=3, routed)           1.084    45.551    cpu/L_reg/alu/multiplier/p_444_in
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124    45.675 r  cpu/L_reg/D_reg_q[11][31]_i_174/O
                         net (fo=4, routed)           0.975    46.650    cpu/L_reg/alu/multiplier/p_380_in
    SLICE_X52Y57         LUT6 (Prop_lut6_I1_O)        0.124    46.774 r  cpu/L_reg/D_reg_q[11][31]_i_159/O
                         net (fo=3, routed)           0.806    47.580    cpu/L_reg/alu/multiplier/p_267_in
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    47.704 r  cpu/L_reg/D_reg_q[11][31]_i_156/O
                         net (fo=3, routed)           0.980    48.684    cpu/L_reg/alu/multiplier/p_218_in
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124    48.808 r  cpu/L_reg/D_reg_q[11][29]_i_54/O
                         net (fo=5, routed)           0.679    49.487    cpu/L_reg/alu/multiplier/p_174_in
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    49.611 r  cpu/L_reg/D_reg_q[11][29]_i_43/O
                         net (fo=7, routed)           0.835    50.446    cpu/L_reg/alu/multiplier/p_101_in
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.146    50.592 r  cpu/L_reg/D_reg_q[11][31]_i_108/O
                         net (fo=2, routed)           0.851    51.443    cpu/L_reg/alu/multiplier/p_113_in
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.356    51.799 r  cpu/L_reg/D_reg_q[11][31]_i_65/O
                         net (fo=1, routed)           0.649    52.447    cpu/L_reg/D_reg_q[11][31]_i_65_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.326    52.773 r  cpu/L_reg/D_reg_q[11][31]_i_31/O
                         net (fo=1, routed)           0.936    53.709    cpu/L_reg/D_reg_q[11][31]_i_31_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.124    53.833 r  cpu/L_reg/D_reg_q[11][31]_i_12/O
                         net (fo=1, routed)           0.154    53.987    cpu/L_reg/D_reg_q[11][31]_i_12_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.124    54.111 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.384    55.495    cpu/L_reg/M_reg_write_data[31]
    SLICE_X60Y45         FDRE                                         r  cpu/L_reg/D_reg_q_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.518   104.923    cpu/L_reg/CLK
    SLICE_X60Y45         FDRE                                         r  cpu/L_reg/D_reg_q_reg[1][31]/C
                         clock pessimism              0.179   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X60Y45         FDRE (Setup_fdre_C_D)       -0.045   105.022    cpu/L_reg/D_reg_q_reg[1][31]
  -------------------------------------------------------------------
                         required time                        105.022    
                         arrival time                         -55.495    
  -------------------------------------------------------------------
                         slack                                 49.527    

Slack (MET) :             49.576ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[20][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.237ns  (logic 10.059ns (20.023%)  route 40.178ns (79.977%))
  Logic Levels:           46  (LUT3=2 LUT4=1 LUT5=16 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.559     5.143    cpu/L_reg/CLK
    SLICE_X52Y54         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  cpu/L_reg/D_reg_q_reg[11][22]/Q
                         net (fo=3, routed)           1.277     6.938    cpu/L_reg/M_reg_rom_sel[22]
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.062 r  cpu/L_reg/g1_b27_i_8/O
                         net (fo=1, routed)           0.873     7.935    cpu/L_reg/g1_b27_i_8_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.059 r  cpu/L_reg/g1_b27_i_3/O
                         net (fo=5, routed)           1.701     9.761    cpu/L_reg/g1_b27_i_3_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I3_O)        0.152     9.913 f  cpu/L_reg/g1_b29_i_6/O
                         net (fo=2, routed)           0.448    10.361    cpu/L_reg/FSM_sequential_D_state_q_reg[2]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.326    10.687 r  cpu/L_reg/g1_b29_i_1/O
                         net (fo=49, routed)          1.065    11.752    cpu/L_reg/g1_b29_i_1_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.904 r  cpu/L_reg/g1_b16/O
                         net (fo=1, routed)           0.714    12.618    cpu/iROM/D_reg_q[11][30]_i_43
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.350    12.968 r  cpu/iROM/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=2, routed)           0.592    13.560    cpu/L_reg/D_reg_q[11][16]_i_24_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.328    13.888 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_55/O
                         net (fo=129, routed)         0.839    14.727    cpu/L_reg/io_segment_OBUF[6]_inst_i_55_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    14.851 f  cpu/L_reg/D_reg_q[11][0]_i_28/O
                         net (fo=1, routed)           0.932    15.782    cpu/L_reg/D_reg_q[11][0]_i_28_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.906 r  cpu/L_reg/D_reg_q[11][0]_i_17/O
                         net (fo=1, routed)           0.000    15.906    cpu/L_reg/D_reg_q[11][0]_i_17_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    16.115 r  cpu/L_reg/D_reg_q_reg[11][0]_i_11/O
                         net (fo=69, routed)          2.001    18.117    cpu/L_reg/M_reg_rd1[0]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.297    18.414 r  cpu/L_reg/D_reg_q[11][4]_i_40/O
                         net (fo=4, routed)           0.460    18.873    cpu/L_reg/alu/multiplier/p_4_in
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.997 r  cpu/L_reg/D_reg_q[11][8]_i_58/O
                         net (fo=4, routed)           0.716    19.714    cpu/L_reg/alu/multiplier/p_6_in
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.150    19.864 r  cpu/L_reg/D_reg_q[11][8]_i_55/O
                         net (fo=2, routed)           0.702    20.566    cpu/L_reg/alu/multiplier/p_2194_in
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.326    20.892 r  cpu/L_reg/D_reg_q[11][9]_i_51/O
                         net (fo=2, routed)           0.493    21.385    cpu/L_reg/alu/multiplier/p_2250_in
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.509 r  cpu/L_reg/D_reg_q[11][11]_i_62/O
                         net (fo=2, routed)           0.587    22.095    cpu/L_reg/alu/multiplier/p_2246_in
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    22.219 r  cpu/L_reg/D_reg_q[11][14]_i_93/O
                         net (fo=2, routed)           0.822    23.041    cpu/L_reg/alu/multiplier/p_2242_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.165 r  cpu/L_reg/D_reg_q[11][15]_i_69/O
                         net (fo=2, routed)           0.479    23.644    cpu/L_reg/alu/multiplier/p_2238_in
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.768 r  cpu/L_reg/D_reg_q[11][15]_i_61/O
                         net (fo=6, routed)           1.479    25.247    cpu/L_reg/alu/multiplier/p_2032_in
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.371 r  cpu/L_reg/D_reg_q[11][17]_i_77/O
                         net (fo=2, routed)           0.579    25.950    cpu/L_reg/alu/multiplier/p_1947_in
    SLICE_X36Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.074 r  cpu/L_reg/D_reg_q[11][19]_i_127/O
                         net (fo=2, routed)           0.407    26.481    cpu/L_reg/alu/multiplier/p_1943_in
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.605 r  cpu/L_reg/D_reg_q[11][21]_i_91/O
                         net (fo=2, routed)           1.224    27.830    cpu/L_reg/alu/multiplier/p_1939_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.124    27.954 r  cpu/L_reg/D_reg_q[11][21]_i_86/O
                         net (fo=3, routed)           0.862    28.816    cpu/L_reg/alu/multiplier/p_1747_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    28.940 r  cpu/L_reg/D_reg_q[11][23]_i_142/O
                         net (fo=4, routed)           0.662    29.602    cpu/L_reg/alu/multiplier/p_1799_in
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.119    29.721 r  cpu/L_reg/D_reg_q[11][31]_i_466/O
                         net (fo=4, routed)           0.578    30.299    cpu/L_reg/alu/multiplier/p_1795_in
    SLICE_X49Y65         LUT5 (Prop_lut5_I3_O)        0.326    30.625 r  cpu/L_reg/D_reg_q[11][31]_i_432/O
                         net (fo=4, routed)           1.016    31.640    cpu/L_reg/alu/multiplier/p_1610_in
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.354    31.994 r  cpu/L_reg/D_reg_q[11][31]_i_414/O
                         net (fo=6, routed)           1.365    33.360    cpu/L_reg/alu/multiplier/p_1486_in
    SLICE_X46Y70         LUT6 (Prop_lut6_I1_O)        0.326    33.686 r  cpu/L_reg/D_reg_q[11][26]_i_116/O
                         net (fo=3, routed)           0.845    34.531    cpu/L_reg/alu/multiplier/p_1253_in
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.150    34.681 r  cpu/L_reg/D_reg_q[11][31]_i_363/O
                         net (fo=4, routed)           0.730    35.411    cpu/L_reg/alu/multiplier/p_1297_in
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.320    35.731 r  cpu/L_reg/D_reg_q[11][31]_i_330/O
                         net (fo=4, routed)           0.877    36.608    cpu/L_reg/alu/multiplier/p_1140_in
    SLICE_X43Y69         LUT5 (Prop_lut5_I0_O)        0.352    36.960 r  cpu/L_reg/D_reg_q[11][31]_i_316/O
                         net (fo=6, routed)           0.636    37.596    cpu/L_reg/alu/multiplier/p_1036_in
    SLICE_X44Y69         LUT5 (Prop_lut5_I1_O)        0.358    37.954 r  cpu/L_reg/D_reg_q[11][31]_i_287/O
                         net (fo=3, routed)           1.033    38.987    cpu/L_reg/alu/multiplier/p_935_in
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.354    39.341 r  cpu/L_reg/D_reg_q[11][31]_i_264/O
                         net (fo=6, routed)           0.858    40.199    cpu/L_reg/alu/multiplier/p_841_in
    SLICE_X42Y68         LUT5 (Prop_lut5_I1_O)        0.354    40.553 r  cpu/L_reg/D_reg_q[11][31]_i_240/O
                         net (fo=3, routed)           1.008    41.561    cpu/L_reg/alu/multiplier/p_750_in
    SLICE_X43Y67         LUT5 (Prop_lut5_I0_O)        0.356    41.917 r  cpu/L_reg/D_reg_q[11][31]_i_222/O
                         net (fo=4, routed)           1.266    43.184    cpu/L_reg/alu/multiplier/p_666_in
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.326    43.510 r  cpu/L_reg/D_reg_q[11][31]_i_208/O
                         net (fo=3, routed)           0.834    44.343    cpu/L_reg/alu/multiplier/p_513_in
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.467 r  cpu/L_reg/D_reg_q[11][31]_i_189/O
                         net (fo=3, routed)           1.084    45.551    cpu/L_reg/alu/multiplier/p_444_in
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124    45.675 r  cpu/L_reg/D_reg_q[11][31]_i_174/O
                         net (fo=4, routed)           0.975    46.650    cpu/L_reg/alu/multiplier/p_380_in
    SLICE_X52Y57         LUT6 (Prop_lut6_I1_O)        0.124    46.774 r  cpu/L_reg/D_reg_q[11][31]_i_159/O
                         net (fo=3, routed)           0.806    47.580    cpu/L_reg/alu/multiplier/p_267_in
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    47.704 r  cpu/L_reg/D_reg_q[11][31]_i_156/O
                         net (fo=3, routed)           0.980    48.684    cpu/L_reg/alu/multiplier/p_218_in
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124    48.808 r  cpu/L_reg/D_reg_q[11][29]_i_54/O
                         net (fo=5, routed)           0.679    49.487    cpu/L_reg/alu/multiplier/p_174_in
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    49.611 r  cpu/L_reg/D_reg_q[11][29]_i_43/O
                         net (fo=7, routed)           0.835    50.446    cpu/L_reg/alu/multiplier/p_101_in
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.146    50.592 r  cpu/L_reg/D_reg_q[11][31]_i_108/O
                         net (fo=2, routed)           0.851    51.443    cpu/L_reg/alu/multiplier/p_113_in
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.356    51.799 r  cpu/L_reg/D_reg_q[11][31]_i_65/O
                         net (fo=1, routed)           0.649    52.447    cpu/L_reg/D_reg_q[11][31]_i_65_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.326    52.773 r  cpu/L_reg/D_reg_q[11][31]_i_31/O
                         net (fo=1, routed)           0.936    53.709    cpu/L_reg/D_reg_q[11][31]_i_31_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.124    53.833 r  cpu/L_reg/D_reg_q[11][31]_i_12/O
                         net (fo=1, routed)           0.154    53.987    cpu/L_reg/D_reg_q[11][31]_i_12_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.124    54.111 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.269    55.380    cpu/L_reg/M_reg_write_data[31]
    SLICE_X56Y42         FDRE                                         r  cpu/L_reg/D_reg_q_reg[20][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.452   104.857    cpu/L_reg/CLK
    SLICE_X56Y42         FDRE                                         r  cpu/L_reg/D_reg_q_reg[20][31]/C
                         clock pessimism              0.179   105.036    
                         clock uncertainty           -0.035   105.001    
    SLICE_X56Y42         FDRE (Setup_fdre_C_D)       -0.045   104.956    cpu/L_reg/D_reg_q_reg[20][31]
  -------------------------------------------------------------------
                         required time                        104.956    
                         arrival time                         -55.380    
  -------------------------------------------------------------------
                         slack                                 49.576    

Slack (MET) :             49.598ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.268ns  (logic 10.059ns (20.011%)  route 40.209ns (79.989%))
  Logic Levels:           46  (LUT3=2 LUT4=1 LUT5=16 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.559     5.143    cpu/L_reg/CLK
    SLICE_X52Y54         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  cpu/L_reg/D_reg_q_reg[11][22]/Q
                         net (fo=3, routed)           1.277     6.938    cpu/L_reg/M_reg_rom_sel[22]
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.062 r  cpu/L_reg/g1_b27_i_8/O
                         net (fo=1, routed)           0.873     7.935    cpu/L_reg/g1_b27_i_8_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.059 r  cpu/L_reg/g1_b27_i_3/O
                         net (fo=5, routed)           1.701     9.761    cpu/L_reg/g1_b27_i_3_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I3_O)        0.152     9.913 f  cpu/L_reg/g1_b29_i_6/O
                         net (fo=2, routed)           0.448    10.361    cpu/L_reg/FSM_sequential_D_state_q_reg[2]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.326    10.687 r  cpu/L_reg/g1_b29_i_1/O
                         net (fo=49, routed)          1.065    11.752    cpu/L_reg/g1_b29_i_1_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.904 r  cpu/L_reg/g1_b16/O
                         net (fo=1, routed)           0.714    12.618    cpu/iROM/D_reg_q[11][30]_i_43
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.350    12.968 r  cpu/iROM/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=2, routed)           0.592    13.560    cpu/L_reg/D_reg_q[11][16]_i_24_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.328    13.888 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_55/O
                         net (fo=129, routed)         0.839    14.727    cpu/L_reg/io_segment_OBUF[6]_inst_i_55_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    14.851 f  cpu/L_reg/D_reg_q[11][0]_i_28/O
                         net (fo=1, routed)           0.932    15.782    cpu/L_reg/D_reg_q[11][0]_i_28_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.906 r  cpu/L_reg/D_reg_q[11][0]_i_17/O
                         net (fo=1, routed)           0.000    15.906    cpu/L_reg/D_reg_q[11][0]_i_17_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    16.115 r  cpu/L_reg/D_reg_q_reg[11][0]_i_11/O
                         net (fo=69, routed)          2.001    18.117    cpu/L_reg/M_reg_rd1[0]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.297    18.414 r  cpu/L_reg/D_reg_q[11][4]_i_40/O
                         net (fo=4, routed)           0.460    18.873    cpu/L_reg/alu/multiplier/p_4_in
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.997 r  cpu/L_reg/D_reg_q[11][8]_i_58/O
                         net (fo=4, routed)           0.716    19.714    cpu/L_reg/alu/multiplier/p_6_in
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.150    19.864 r  cpu/L_reg/D_reg_q[11][8]_i_55/O
                         net (fo=2, routed)           0.702    20.566    cpu/L_reg/alu/multiplier/p_2194_in
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.326    20.892 r  cpu/L_reg/D_reg_q[11][9]_i_51/O
                         net (fo=2, routed)           0.493    21.385    cpu/L_reg/alu/multiplier/p_2250_in
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.509 r  cpu/L_reg/D_reg_q[11][11]_i_62/O
                         net (fo=2, routed)           0.587    22.095    cpu/L_reg/alu/multiplier/p_2246_in
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    22.219 r  cpu/L_reg/D_reg_q[11][14]_i_93/O
                         net (fo=2, routed)           0.822    23.041    cpu/L_reg/alu/multiplier/p_2242_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.165 r  cpu/L_reg/D_reg_q[11][15]_i_69/O
                         net (fo=2, routed)           0.479    23.644    cpu/L_reg/alu/multiplier/p_2238_in
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.768 r  cpu/L_reg/D_reg_q[11][15]_i_61/O
                         net (fo=6, routed)           1.479    25.247    cpu/L_reg/alu/multiplier/p_2032_in
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.371 r  cpu/L_reg/D_reg_q[11][17]_i_77/O
                         net (fo=2, routed)           0.579    25.950    cpu/L_reg/alu/multiplier/p_1947_in
    SLICE_X36Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.074 r  cpu/L_reg/D_reg_q[11][19]_i_127/O
                         net (fo=2, routed)           0.407    26.481    cpu/L_reg/alu/multiplier/p_1943_in
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.605 r  cpu/L_reg/D_reg_q[11][21]_i_91/O
                         net (fo=2, routed)           1.224    27.830    cpu/L_reg/alu/multiplier/p_1939_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.124    27.954 r  cpu/L_reg/D_reg_q[11][21]_i_86/O
                         net (fo=3, routed)           0.862    28.816    cpu/L_reg/alu/multiplier/p_1747_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    28.940 r  cpu/L_reg/D_reg_q[11][23]_i_142/O
                         net (fo=4, routed)           0.662    29.602    cpu/L_reg/alu/multiplier/p_1799_in
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.119    29.721 r  cpu/L_reg/D_reg_q[11][31]_i_466/O
                         net (fo=4, routed)           0.578    30.299    cpu/L_reg/alu/multiplier/p_1795_in
    SLICE_X49Y65         LUT5 (Prop_lut5_I3_O)        0.326    30.625 r  cpu/L_reg/D_reg_q[11][31]_i_432/O
                         net (fo=4, routed)           1.016    31.640    cpu/L_reg/alu/multiplier/p_1610_in
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.354    31.994 r  cpu/L_reg/D_reg_q[11][31]_i_414/O
                         net (fo=6, routed)           1.365    33.360    cpu/L_reg/alu/multiplier/p_1486_in
    SLICE_X46Y70         LUT6 (Prop_lut6_I1_O)        0.326    33.686 r  cpu/L_reg/D_reg_q[11][26]_i_116/O
                         net (fo=3, routed)           0.845    34.531    cpu/L_reg/alu/multiplier/p_1253_in
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.150    34.681 r  cpu/L_reg/D_reg_q[11][31]_i_363/O
                         net (fo=4, routed)           0.730    35.411    cpu/L_reg/alu/multiplier/p_1297_in
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.320    35.731 r  cpu/L_reg/D_reg_q[11][31]_i_330/O
                         net (fo=4, routed)           0.877    36.608    cpu/L_reg/alu/multiplier/p_1140_in
    SLICE_X43Y69         LUT5 (Prop_lut5_I0_O)        0.352    36.960 r  cpu/L_reg/D_reg_q[11][31]_i_316/O
                         net (fo=6, routed)           0.636    37.596    cpu/L_reg/alu/multiplier/p_1036_in
    SLICE_X44Y69         LUT5 (Prop_lut5_I1_O)        0.358    37.954 r  cpu/L_reg/D_reg_q[11][31]_i_287/O
                         net (fo=3, routed)           1.033    38.987    cpu/L_reg/alu/multiplier/p_935_in
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.354    39.341 r  cpu/L_reg/D_reg_q[11][31]_i_264/O
                         net (fo=6, routed)           0.858    40.199    cpu/L_reg/alu/multiplier/p_841_in
    SLICE_X42Y68         LUT5 (Prop_lut5_I1_O)        0.354    40.553 r  cpu/L_reg/D_reg_q[11][31]_i_240/O
                         net (fo=3, routed)           1.008    41.561    cpu/L_reg/alu/multiplier/p_750_in
    SLICE_X43Y67         LUT5 (Prop_lut5_I0_O)        0.356    41.917 r  cpu/L_reg/D_reg_q[11][31]_i_222/O
                         net (fo=4, routed)           1.266    43.184    cpu/L_reg/alu/multiplier/p_666_in
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.326    43.510 r  cpu/L_reg/D_reg_q[11][31]_i_208/O
                         net (fo=3, routed)           0.834    44.343    cpu/L_reg/alu/multiplier/p_513_in
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.467 r  cpu/L_reg/D_reg_q[11][31]_i_189/O
                         net (fo=3, routed)           1.084    45.551    cpu/L_reg/alu/multiplier/p_444_in
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124    45.675 r  cpu/L_reg/D_reg_q[11][31]_i_174/O
                         net (fo=4, routed)           0.975    46.650    cpu/L_reg/alu/multiplier/p_380_in
    SLICE_X52Y57         LUT6 (Prop_lut6_I1_O)        0.124    46.774 r  cpu/L_reg/D_reg_q[11][31]_i_159/O
                         net (fo=3, routed)           0.806    47.580    cpu/L_reg/alu/multiplier/p_267_in
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    47.704 r  cpu/L_reg/D_reg_q[11][31]_i_156/O
                         net (fo=3, routed)           0.980    48.684    cpu/L_reg/alu/multiplier/p_218_in
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124    48.808 r  cpu/L_reg/D_reg_q[11][29]_i_54/O
                         net (fo=5, routed)           0.679    49.487    cpu/L_reg/alu/multiplier/p_174_in
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    49.611 r  cpu/L_reg/D_reg_q[11][29]_i_43/O
                         net (fo=7, routed)           0.835    50.446    cpu/L_reg/alu/multiplier/p_101_in
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.146    50.592 r  cpu/L_reg/D_reg_q[11][31]_i_108/O
                         net (fo=2, routed)           0.851    51.443    cpu/L_reg/alu/multiplier/p_113_in
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.356    51.799 r  cpu/L_reg/D_reg_q[11][31]_i_65/O
                         net (fo=1, routed)           0.649    52.447    cpu/L_reg/D_reg_q[11][31]_i_65_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.326    52.773 r  cpu/L_reg/D_reg_q[11][31]_i_31/O
                         net (fo=1, routed)           0.936    53.709    cpu/L_reg/D_reg_q[11][31]_i_31_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.124    53.833 r  cpu/L_reg/D_reg_q[11][31]_i_12/O
                         net (fo=1, routed)           0.154    53.987    cpu/L_reg/D_reg_q[11][31]_i_12_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.124    54.111 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.300    55.411    cpu/L_reg/M_reg_write_data[31]
    SLICE_X59Y44         FDRE                                         r  cpu/L_reg/D_reg_q_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.518   104.923    cpu/L_reg/CLK
    SLICE_X59Y44         FDRE                                         r  cpu/L_reg/D_reg_q_reg[0][31]/C
                         clock pessimism              0.179   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)       -0.058   105.009    cpu/L_reg/D_reg_q_reg[0][31]
  -------------------------------------------------------------------
                         required time                        105.009    
                         arrival time                         -55.411    
  -------------------------------------------------------------------
                         slack                                 49.598    

Slack (MET) :             49.623ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[26][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.174ns  (logic 10.059ns (20.048%)  route 40.115ns (79.952%))
  Logic Levels:           46  (LUT3=2 LUT4=1 LUT5=16 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.559     5.143    cpu/L_reg/CLK
    SLICE_X52Y54         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  cpu/L_reg/D_reg_q_reg[11][22]/Q
                         net (fo=3, routed)           1.277     6.938    cpu/L_reg/M_reg_rom_sel[22]
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.062 r  cpu/L_reg/g1_b27_i_8/O
                         net (fo=1, routed)           0.873     7.935    cpu/L_reg/g1_b27_i_8_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.059 r  cpu/L_reg/g1_b27_i_3/O
                         net (fo=5, routed)           1.701     9.761    cpu/L_reg/g1_b27_i_3_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I3_O)        0.152     9.913 f  cpu/L_reg/g1_b29_i_6/O
                         net (fo=2, routed)           0.448    10.361    cpu/L_reg/FSM_sequential_D_state_q_reg[2]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.326    10.687 r  cpu/L_reg/g1_b29_i_1/O
                         net (fo=49, routed)          1.065    11.752    cpu/L_reg/g1_b29_i_1_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.904 r  cpu/L_reg/g1_b16/O
                         net (fo=1, routed)           0.714    12.618    cpu/iROM/D_reg_q[11][30]_i_43
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.350    12.968 r  cpu/iROM/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=2, routed)           0.592    13.560    cpu/L_reg/D_reg_q[11][16]_i_24_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.328    13.888 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_55/O
                         net (fo=129, routed)         0.839    14.727    cpu/L_reg/io_segment_OBUF[6]_inst_i_55_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    14.851 f  cpu/L_reg/D_reg_q[11][0]_i_28/O
                         net (fo=1, routed)           0.932    15.782    cpu/L_reg/D_reg_q[11][0]_i_28_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.906 r  cpu/L_reg/D_reg_q[11][0]_i_17/O
                         net (fo=1, routed)           0.000    15.906    cpu/L_reg/D_reg_q[11][0]_i_17_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    16.115 r  cpu/L_reg/D_reg_q_reg[11][0]_i_11/O
                         net (fo=69, routed)          2.001    18.117    cpu/L_reg/M_reg_rd1[0]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.297    18.414 r  cpu/L_reg/D_reg_q[11][4]_i_40/O
                         net (fo=4, routed)           0.460    18.873    cpu/L_reg/alu/multiplier/p_4_in
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.997 r  cpu/L_reg/D_reg_q[11][8]_i_58/O
                         net (fo=4, routed)           0.716    19.714    cpu/L_reg/alu/multiplier/p_6_in
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.150    19.864 r  cpu/L_reg/D_reg_q[11][8]_i_55/O
                         net (fo=2, routed)           0.702    20.566    cpu/L_reg/alu/multiplier/p_2194_in
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.326    20.892 r  cpu/L_reg/D_reg_q[11][9]_i_51/O
                         net (fo=2, routed)           0.493    21.385    cpu/L_reg/alu/multiplier/p_2250_in
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.509 r  cpu/L_reg/D_reg_q[11][11]_i_62/O
                         net (fo=2, routed)           0.587    22.095    cpu/L_reg/alu/multiplier/p_2246_in
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    22.219 r  cpu/L_reg/D_reg_q[11][14]_i_93/O
                         net (fo=2, routed)           0.822    23.041    cpu/L_reg/alu/multiplier/p_2242_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.165 r  cpu/L_reg/D_reg_q[11][15]_i_69/O
                         net (fo=2, routed)           0.479    23.644    cpu/L_reg/alu/multiplier/p_2238_in
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.768 r  cpu/L_reg/D_reg_q[11][15]_i_61/O
                         net (fo=6, routed)           1.479    25.247    cpu/L_reg/alu/multiplier/p_2032_in
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.371 r  cpu/L_reg/D_reg_q[11][17]_i_77/O
                         net (fo=2, routed)           0.579    25.950    cpu/L_reg/alu/multiplier/p_1947_in
    SLICE_X36Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.074 r  cpu/L_reg/D_reg_q[11][19]_i_127/O
                         net (fo=2, routed)           0.407    26.481    cpu/L_reg/alu/multiplier/p_1943_in
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.605 r  cpu/L_reg/D_reg_q[11][21]_i_91/O
                         net (fo=2, routed)           1.224    27.830    cpu/L_reg/alu/multiplier/p_1939_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.124    27.954 r  cpu/L_reg/D_reg_q[11][21]_i_86/O
                         net (fo=3, routed)           0.862    28.816    cpu/L_reg/alu/multiplier/p_1747_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    28.940 r  cpu/L_reg/D_reg_q[11][23]_i_142/O
                         net (fo=4, routed)           0.662    29.602    cpu/L_reg/alu/multiplier/p_1799_in
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.119    29.721 r  cpu/L_reg/D_reg_q[11][31]_i_466/O
                         net (fo=4, routed)           0.578    30.299    cpu/L_reg/alu/multiplier/p_1795_in
    SLICE_X49Y65         LUT5 (Prop_lut5_I3_O)        0.326    30.625 r  cpu/L_reg/D_reg_q[11][31]_i_432/O
                         net (fo=4, routed)           1.016    31.640    cpu/L_reg/alu/multiplier/p_1610_in
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.354    31.994 r  cpu/L_reg/D_reg_q[11][31]_i_414/O
                         net (fo=6, routed)           1.365    33.360    cpu/L_reg/alu/multiplier/p_1486_in
    SLICE_X46Y70         LUT6 (Prop_lut6_I1_O)        0.326    33.686 r  cpu/L_reg/D_reg_q[11][26]_i_116/O
                         net (fo=3, routed)           0.845    34.531    cpu/L_reg/alu/multiplier/p_1253_in
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.150    34.681 r  cpu/L_reg/D_reg_q[11][31]_i_363/O
                         net (fo=4, routed)           0.730    35.411    cpu/L_reg/alu/multiplier/p_1297_in
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.320    35.731 r  cpu/L_reg/D_reg_q[11][31]_i_330/O
                         net (fo=4, routed)           0.877    36.608    cpu/L_reg/alu/multiplier/p_1140_in
    SLICE_X43Y69         LUT5 (Prop_lut5_I0_O)        0.352    36.960 r  cpu/L_reg/D_reg_q[11][31]_i_316/O
                         net (fo=6, routed)           0.636    37.596    cpu/L_reg/alu/multiplier/p_1036_in
    SLICE_X44Y69         LUT5 (Prop_lut5_I1_O)        0.358    37.954 r  cpu/L_reg/D_reg_q[11][31]_i_287/O
                         net (fo=3, routed)           1.033    38.987    cpu/L_reg/alu/multiplier/p_935_in
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.354    39.341 r  cpu/L_reg/D_reg_q[11][31]_i_264/O
                         net (fo=6, routed)           0.858    40.199    cpu/L_reg/alu/multiplier/p_841_in
    SLICE_X42Y68         LUT5 (Prop_lut5_I1_O)        0.354    40.553 r  cpu/L_reg/D_reg_q[11][31]_i_240/O
                         net (fo=3, routed)           1.008    41.561    cpu/L_reg/alu/multiplier/p_750_in
    SLICE_X43Y67         LUT5 (Prop_lut5_I0_O)        0.356    41.917 r  cpu/L_reg/D_reg_q[11][31]_i_222/O
                         net (fo=4, routed)           1.266    43.184    cpu/L_reg/alu/multiplier/p_666_in
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.326    43.510 r  cpu/L_reg/D_reg_q[11][31]_i_208/O
                         net (fo=3, routed)           0.834    44.343    cpu/L_reg/alu/multiplier/p_513_in
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.467 r  cpu/L_reg/D_reg_q[11][31]_i_189/O
                         net (fo=3, routed)           1.084    45.551    cpu/L_reg/alu/multiplier/p_444_in
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124    45.675 r  cpu/L_reg/D_reg_q[11][31]_i_174/O
                         net (fo=4, routed)           0.975    46.650    cpu/L_reg/alu/multiplier/p_380_in
    SLICE_X52Y57         LUT6 (Prop_lut6_I1_O)        0.124    46.774 r  cpu/L_reg/D_reg_q[11][31]_i_159/O
                         net (fo=3, routed)           0.806    47.580    cpu/L_reg/alu/multiplier/p_267_in
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    47.704 r  cpu/L_reg/D_reg_q[11][31]_i_156/O
                         net (fo=3, routed)           0.980    48.684    cpu/L_reg/alu/multiplier/p_218_in
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124    48.808 r  cpu/L_reg/D_reg_q[11][29]_i_54/O
                         net (fo=5, routed)           0.679    49.487    cpu/L_reg/alu/multiplier/p_174_in
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    49.611 r  cpu/L_reg/D_reg_q[11][29]_i_43/O
                         net (fo=7, routed)           0.835    50.446    cpu/L_reg/alu/multiplier/p_101_in
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.146    50.592 r  cpu/L_reg/D_reg_q[11][31]_i_108/O
                         net (fo=2, routed)           0.851    51.443    cpu/L_reg/alu/multiplier/p_113_in
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.356    51.799 r  cpu/L_reg/D_reg_q[11][31]_i_65/O
                         net (fo=1, routed)           0.649    52.447    cpu/L_reg/D_reg_q[11][31]_i_65_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.326    52.773 r  cpu/L_reg/D_reg_q[11][31]_i_31/O
                         net (fo=1, routed)           0.936    53.709    cpu/L_reg/D_reg_q[11][31]_i_31_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.124    53.833 r  cpu/L_reg/D_reg_q[11][31]_i_12/O
                         net (fo=1, routed)           0.154    53.987    cpu/L_reg/D_reg_q[11][31]_i_12_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.124    54.111 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.206    55.317    cpu/L_reg/M_reg_write_data[31]
    SLICE_X55Y43         FDRE                                         r  cpu/L_reg/D_reg_q_reg[26][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.452   104.857    cpu/L_reg/CLK
    SLICE_X55Y43         FDRE                                         r  cpu/L_reg/D_reg_q_reg[26][31]/C
                         clock pessimism              0.179   105.036    
                         clock uncertainty           -0.035   105.001    
    SLICE_X55Y43         FDRE (Setup_fdre_C_D)       -0.061   104.940    cpu/L_reg/D_reg_q_reg[26][31]
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -55.317    
  -------------------------------------------------------------------
                         slack                                 49.623    

Slack (MET) :             49.629ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.237ns  (logic 10.059ns (20.023%)  route 40.178ns (79.977%))
  Logic Levels:           46  (LUT3=2 LUT4=1 LUT5=16 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.559     5.143    cpu/L_reg/CLK
    SLICE_X52Y54         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  cpu/L_reg/D_reg_q_reg[11][22]/Q
                         net (fo=3, routed)           1.277     6.938    cpu/L_reg/M_reg_rom_sel[22]
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.062 r  cpu/L_reg/g1_b27_i_8/O
                         net (fo=1, routed)           0.873     7.935    cpu/L_reg/g1_b27_i_8_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.059 r  cpu/L_reg/g1_b27_i_3/O
                         net (fo=5, routed)           1.701     9.761    cpu/L_reg/g1_b27_i_3_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I3_O)        0.152     9.913 f  cpu/L_reg/g1_b29_i_6/O
                         net (fo=2, routed)           0.448    10.361    cpu/L_reg/FSM_sequential_D_state_q_reg[2]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.326    10.687 r  cpu/L_reg/g1_b29_i_1/O
                         net (fo=49, routed)          1.065    11.752    cpu/L_reg/g1_b29_i_1_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.904 r  cpu/L_reg/g1_b16/O
                         net (fo=1, routed)           0.714    12.618    cpu/iROM/D_reg_q[11][30]_i_43
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.350    12.968 r  cpu/iROM/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=2, routed)           0.592    13.560    cpu/L_reg/D_reg_q[11][16]_i_24_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.328    13.888 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_55/O
                         net (fo=129, routed)         0.839    14.727    cpu/L_reg/io_segment_OBUF[6]_inst_i_55_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    14.851 f  cpu/L_reg/D_reg_q[11][0]_i_28/O
                         net (fo=1, routed)           0.932    15.782    cpu/L_reg/D_reg_q[11][0]_i_28_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.906 r  cpu/L_reg/D_reg_q[11][0]_i_17/O
                         net (fo=1, routed)           0.000    15.906    cpu/L_reg/D_reg_q[11][0]_i_17_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    16.115 r  cpu/L_reg/D_reg_q_reg[11][0]_i_11/O
                         net (fo=69, routed)          2.001    18.117    cpu/L_reg/M_reg_rd1[0]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.297    18.414 r  cpu/L_reg/D_reg_q[11][4]_i_40/O
                         net (fo=4, routed)           0.460    18.873    cpu/L_reg/alu/multiplier/p_4_in
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.997 r  cpu/L_reg/D_reg_q[11][8]_i_58/O
                         net (fo=4, routed)           0.716    19.714    cpu/L_reg/alu/multiplier/p_6_in
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.150    19.864 r  cpu/L_reg/D_reg_q[11][8]_i_55/O
                         net (fo=2, routed)           0.702    20.566    cpu/L_reg/alu/multiplier/p_2194_in
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.326    20.892 r  cpu/L_reg/D_reg_q[11][9]_i_51/O
                         net (fo=2, routed)           0.493    21.385    cpu/L_reg/alu/multiplier/p_2250_in
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.509 r  cpu/L_reg/D_reg_q[11][11]_i_62/O
                         net (fo=2, routed)           0.587    22.095    cpu/L_reg/alu/multiplier/p_2246_in
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    22.219 r  cpu/L_reg/D_reg_q[11][14]_i_93/O
                         net (fo=2, routed)           0.822    23.041    cpu/L_reg/alu/multiplier/p_2242_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.165 r  cpu/L_reg/D_reg_q[11][15]_i_69/O
                         net (fo=2, routed)           0.479    23.644    cpu/L_reg/alu/multiplier/p_2238_in
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.768 r  cpu/L_reg/D_reg_q[11][15]_i_61/O
                         net (fo=6, routed)           1.479    25.247    cpu/L_reg/alu/multiplier/p_2032_in
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.371 r  cpu/L_reg/D_reg_q[11][17]_i_77/O
                         net (fo=2, routed)           0.579    25.950    cpu/L_reg/alu/multiplier/p_1947_in
    SLICE_X36Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.074 r  cpu/L_reg/D_reg_q[11][19]_i_127/O
                         net (fo=2, routed)           0.407    26.481    cpu/L_reg/alu/multiplier/p_1943_in
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.605 r  cpu/L_reg/D_reg_q[11][21]_i_91/O
                         net (fo=2, routed)           1.224    27.830    cpu/L_reg/alu/multiplier/p_1939_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.124    27.954 r  cpu/L_reg/D_reg_q[11][21]_i_86/O
                         net (fo=3, routed)           0.862    28.816    cpu/L_reg/alu/multiplier/p_1747_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    28.940 r  cpu/L_reg/D_reg_q[11][23]_i_142/O
                         net (fo=4, routed)           0.662    29.602    cpu/L_reg/alu/multiplier/p_1799_in
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.119    29.721 r  cpu/L_reg/D_reg_q[11][31]_i_466/O
                         net (fo=4, routed)           0.578    30.299    cpu/L_reg/alu/multiplier/p_1795_in
    SLICE_X49Y65         LUT5 (Prop_lut5_I3_O)        0.326    30.625 r  cpu/L_reg/D_reg_q[11][31]_i_432/O
                         net (fo=4, routed)           1.016    31.640    cpu/L_reg/alu/multiplier/p_1610_in
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.354    31.994 r  cpu/L_reg/D_reg_q[11][31]_i_414/O
                         net (fo=6, routed)           1.365    33.360    cpu/L_reg/alu/multiplier/p_1486_in
    SLICE_X46Y70         LUT6 (Prop_lut6_I1_O)        0.326    33.686 r  cpu/L_reg/D_reg_q[11][26]_i_116/O
                         net (fo=3, routed)           0.845    34.531    cpu/L_reg/alu/multiplier/p_1253_in
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.150    34.681 r  cpu/L_reg/D_reg_q[11][31]_i_363/O
                         net (fo=4, routed)           0.730    35.411    cpu/L_reg/alu/multiplier/p_1297_in
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.320    35.731 r  cpu/L_reg/D_reg_q[11][31]_i_330/O
                         net (fo=4, routed)           0.877    36.608    cpu/L_reg/alu/multiplier/p_1140_in
    SLICE_X43Y69         LUT5 (Prop_lut5_I0_O)        0.352    36.960 r  cpu/L_reg/D_reg_q[11][31]_i_316/O
                         net (fo=6, routed)           0.636    37.596    cpu/L_reg/alu/multiplier/p_1036_in
    SLICE_X44Y69         LUT5 (Prop_lut5_I1_O)        0.358    37.954 r  cpu/L_reg/D_reg_q[11][31]_i_287/O
                         net (fo=3, routed)           1.033    38.987    cpu/L_reg/alu/multiplier/p_935_in
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.354    39.341 r  cpu/L_reg/D_reg_q[11][31]_i_264/O
                         net (fo=6, routed)           0.858    40.199    cpu/L_reg/alu/multiplier/p_841_in
    SLICE_X42Y68         LUT5 (Prop_lut5_I1_O)        0.354    40.553 r  cpu/L_reg/D_reg_q[11][31]_i_240/O
                         net (fo=3, routed)           1.008    41.561    cpu/L_reg/alu/multiplier/p_750_in
    SLICE_X43Y67         LUT5 (Prop_lut5_I0_O)        0.356    41.917 r  cpu/L_reg/D_reg_q[11][31]_i_222/O
                         net (fo=4, routed)           1.266    43.184    cpu/L_reg/alu/multiplier/p_666_in
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.326    43.510 r  cpu/L_reg/D_reg_q[11][31]_i_208/O
                         net (fo=3, routed)           0.834    44.343    cpu/L_reg/alu/multiplier/p_513_in
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.467 r  cpu/L_reg/D_reg_q[11][31]_i_189/O
                         net (fo=3, routed)           1.084    45.551    cpu/L_reg/alu/multiplier/p_444_in
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124    45.675 r  cpu/L_reg/D_reg_q[11][31]_i_174/O
                         net (fo=4, routed)           0.975    46.650    cpu/L_reg/alu/multiplier/p_380_in
    SLICE_X52Y57         LUT6 (Prop_lut6_I1_O)        0.124    46.774 r  cpu/L_reg/D_reg_q[11][31]_i_159/O
                         net (fo=3, routed)           0.806    47.580    cpu/L_reg/alu/multiplier/p_267_in
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    47.704 r  cpu/L_reg/D_reg_q[11][31]_i_156/O
                         net (fo=3, routed)           0.980    48.684    cpu/L_reg/alu/multiplier/p_218_in
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124    48.808 r  cpu/L_reg/D_reg_q[11][29]_i_54/O
                         net (fo=5, routed)           0.679    49.487    cpu/L_reg/alu/multiplier/p_174_in
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    49.611 r  cpu/L_reg/D_reg_q[11][29]_i_43/O
                         net (fo=7, routed)           0.835    50.446    cpu/L_reg/alu/multiplier/p_101_in
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.146    50.592 r  cpu/L_reg/D_reg_q[11][31]_i_108/O
                         net (fo=2, routed)           0.851    51.443    cpu/L_reg/alu/multiplier/p_113_in
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.356    51.799 r  cpu/L_reg/D_reg_q[11][31]_i_65/O
                         net (fo=1, routed)           0.649    52.447    cpu/L_reg/D_reg_q[11][31]_i_65_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.326    52.773 r  cpu/L_reg/D_reg_q[11][31]_i_31/O
                         net (fo=1, routed)           0.936    53.709    cpu/L_reg/D_reg_q[11][31]_i_31_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.124    53.833 r  cpu/L_reg/D_reg_q[11][31]_i_12/O
                         net (fo=1, routed)           0.154    53.987    cpu/L_reg/D_reg_q[11][31]_i_12_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.124    54.111 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.269    55.380    cpu/L_reg/M_reg_write_data[31]
    SLICE_X59Y45         FDRE                                         r  cpu/L_reg/D_reg_q_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.518   104.923    cpu/L_reg/CLK
    SLICE_X59Y45         FDRE                                         r  cpu/L_reg/D_reg_q_reg[2][31]/C
                         clock pessimism              0.179   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X59Y45         FDRE (Setup_fdre_C_D)       -0.058   105.009    cpu/L_reg/D_reg_q_reg[2][31]
  -------------------------------------------------------------------
                         required time                        105.009    
                         arrival time                         -55.380    
  -------------------------------------------------------------------
                         slack                                 49.629    

Slack (MET) :             49.643ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.223ns  (logic 10.059ns (20.029%)  route 40.164ns (79.971%))
  Logic Levels:           46  (LUT3=2 LUT4=1 LUT5=16 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.559     5.143    cpu/L_reg/CLK
    SLICE_X52Y54         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  cpu/L_reg/D_reg_q_reg[11][22]/Q
                         net (fo=3, routed)           1.277     6.938    cpu/L_reg/M_reg_rom_sel[22]
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.062 r  cpu/L_reg/g1_b27_i_8/O
                         net (fo=1, routed)           0.873     7.935    cpu/L_reg/g1_b27_i_8_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.059 r  cpu/L_reg/g1_b27_i_3/O
                         net (fo=5, routed)           1.701     9.761    cpu/L_reg/g1_b27_i_3_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I3_O)        0.152     9.913 f  cpu/L_reg/g1_b29_i_6/O
                         net (fo=2, routed)           0.448    10.361    cpu/L_reg/FSM_sequential_D_state_q_reg[2]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.326    10.687 r  cpu/L_reg/g1_b29_i_1/O
                         net (fo=49, routed)          1.065    11.752    cpu/L_reg/g1_b29_i_1_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.904 r  cpu/L_reg/g1_b16/O
                         net (fo=1, routed)           0.714    12.618    cpu/iROM/D_reg_q[11][30]_i_43
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.350    12.968 r  cpu/iROM/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=2, routed)           0.592    13.560    cpu/L_reg/D_reg_q[11][16]_i_24_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.328    13.888 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_55/O
                         net (fo=129, routed)         0.839    14.727    cpu/L_reg/io_segment_OBUF[6]_inst_i_55_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    14.851 f  cpu/L_reg/D_reg_q[11][0]_i_28/O
                         net (fo=1, routed)           0.932    15.782    cpu/L_reg/D_reg_q[11][0]_i_28_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.906 r  cpu/L_reg/D_reg_q[11][0]_i_17/O
                         net (fo=1, routed)           0.000    15.906    cpu/L_reg/D_reg_q[11][0]_i_17_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    16.115 r  cpu/L_reg/D_reg_q_reg[11][0]_i_11/O
                         net (fo=69, routed)          2.001    18.117    cpu/L_reg/M_reg_rd1[0]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.297    18.414 r  cpu/L_reg/D_reg_q[11][4]_i_40/O
                         net (fo=4, routed)           0.460    18.873    cpu/L_reg/alu/multiplier/p_4_in
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.997 r  cpu/L_reg/D_reg_q[11][8]_i_58/O
                         net (fo=4, routed)           0.716    19.714    cpu/L_reg/alu/multiplier/p_6_in
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.150    19.864 r  cpu/L_reg/D_reg_q[11][8]_i_55/O
                         net (fo=2, routed)           0.702    20.566    cpu/L_reg/alu/multiplier/p_2194_in
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.326    20.892 r  cpu/L_reg/D_reg_q[11][9]_i_51/O
                         net (fo=2, routed)           0.493    21.385    cpu/L_reg/alu/multiplier/p_2250_in
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.509 r  cpu/L_reg/D_reg_q[11][11]_i_62/O
                         net (fo=2, routed)           0.587    22.095    cpu/L_reg/alu/multiplier/p_2246_in
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    22.219 r  cpu/L_reg/D_reg_q[11][14]_i_93/O
                         net (fo=2, routed)           0.822    23.041    cpu/L_reg/alu/multiplier/p_2242_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.165 r  cpu/L_reg/D_reg_q[11][15]_i_69/O
                         net (fo=2, routed)           0.479    23.644    cpu/L_reg/alu/multiplier/p_2238_in
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.768 r  cpu/L_reg/D_reg_q[11][15]_i_61/O
                         net (fo=6, routed)           1.479    25.247    cpu/L_reg/alu/multiplier/p_2032_in
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.371 r  cpu/L_reg/D_reg_q[11][17]_i_77/O
                         net (fo=2, routed)           0.579    25.950    cpu/L_reg/alu/multiplier/p_1947_in
    SLICE_X36Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.074 r  cpu/L_reg/D_reg_q[11][19]_i_127/O
                         net (fo=2, routed)           0.407    26.481    cpu/L_reg/alu/multiplier/p_1943_in
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.605 r  cpu/L_reg/D_reg_q[11][21]_i_91/O
                         net (fo=2, routed)           1.224    27.830    cpu/L_reg/alu/multiplier/p_1939_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.124    27.954 r  cpu/L_reg/D_reg_q[11][21]_i_86/O
                         net (fo=3, routed)           0.862    28.816    cpu/L_reg/alu/multiplier/p_1747_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    28.940 r  cpu/L_reg/D_reg_q[11][23]_i_142/O
                         net (fo=4, routed)           0.662    29.602    cpu/L_reg/alu/multiplier/p_1799_in
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.119    29.721 r  cpu/L_reg/D_reg_q[11][31]_i_466/O
                         net (fo=4, routed)           0.578    30.299    cpu/L_reg/alu/multiplier/p_1795_in
    SLICE_X49Y65         LUT5 (Prop_lut5_I3_O)        0.326    30.625 r  cpu/L_reg/D_reg_q[11][31]_i_432/O
                         net (fo=4, routed)           1.016    31.640    cpu/L_reg/alu/multiplier/p_1610_in
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.354    31.994 r  cpu/L_reg/D_reg_q[11][31]_i_414/O
                         net (fo=6, routed)           1.365    33.360    cpu/L_reg/alu/multiplier/p_1486_in
    SLICE_X46Y70         LUT6 (Prop_lut6_I1_O)        0.326    33.686 r  cpu/L_reg/D_reg_q[11][26]_i_116/O
                         net (fo=3, routed)           0.845    34.531    cpu/L_reg/alu/multiplier/p_1253_in
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.150    34.681 r  cpu/L_reg/D_reg_q[11][31]_i_363/O
                         net (fo=4, routed)           0.730    35.411    cpu/L_reg/alu/multiplier/p_1297_in
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.320    35.731 r  cpu/L_reg/D_reg_q[11][31]_i_330/O
                         net (fo=4, routed)           0.877    36.608    cpu/L_reg/alu/multiplier/p_1140_in
    SLICE_X43Y69         LUT5 (Prop_lut5_I0_O)        0.352    36.960 r  cpu/L_reg/D_reg_q[11][31]_i_316/O
                         net (fo=6, routed)           0.636    37.596    cpu/L_reg/alu/multiplier/p_1036_in
    SLICE_X44Y69         LUT5 (Prop_lut5_I1_O)        0.358    37.954 r  cpu/L_reg/D_reg_q[11][31]_i_287/O
                         net (fo=3, routed)           1.033    38.987    cpu/L_reg/alu/multiplier/p_935_in
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.354    39.341 r  cpu/L_reg/D_reg_q[11][31]_i_264/O
                         net (fo=6, routed)           0.858    40.199    cpu/L_reg/alu/multiplier/p_841_in
    SLICE_X42Y68         LUT5 (Prop_lut5_I1_O)        0.354    40.553 r  cpu/L_reg/D_reg_q[11][31]_i_240/O
                         net (fo=3, routed)           1.008    41.561    cpu/L_reg/alu/multiplier/p_750_in
    SLICE_X43Y67         LUT5 (Prop_lut5_I0_O)        0.356    41.917 r  cpu/L_reg/D_reg_q[11][31]_i_222/O
                         net (fo=4, routed)           1.266    43.184    cpu/L_reg/alu/multiplier/p_666_in
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.326    43.510 r  cpu/L_reg/D_reg_q[11][31]_i_208/O
                         net (fo=3, routed)           0.834    44.343    cpu/L_reg/alu/multiplier/p_513_in
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.467 r  cpu/L_reg/D_reg_q[11][31]_i_189/O
                         net (fo=3, routed)           1.084    45.551    cpu/L_reg/alu/multiplier/p_444_in
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124    45.675 r  cpu/L_reg/D_reg_q[11][31]_i_174/O
                         net (fo=4, routed)           0.975    46.650    cpu/L_reg/alu/multiplier/p_380_in
    SLICE_X52Y57         LUT6 (Prop_lut6_I1_O)        0.124    46.774 r  cpu/L_reg/D_reg_q[11][31]_i_159/O
                         net (fo=3, routed)           0.806    47.580    cpu/L_reg/alu/multiplier/p_267_in
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    47.704 r  cpu/L_reg/D_reg_q[11][31]_i_156/O
                         net (fo=3, routed)           0.980    48.684    cpu/L_reg/alu/multiplier/p_218_in
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124    48.808 r  cpu/L_reg/D_reg_q[11][29]_i_54/O
                         net (fo=5, routed)           0.679    49.487    cpu/L_reg/alu/multiplier/p_174_in
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    49.611 r  cpu/L_reg/D_reg_q[11][29]_i_43/O
                         net (fo=7, routed)           0.835    50.446    cpu/L_reg/alu/multiplier/p_101_in
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.146    50.592 r  cpu/L_reg/D_reg_q[11][31]_i_108/O
                         net (fo=2, routed)           0.851    51.443    cpu/L_reg/alu/multiplier/p_113_in
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.356    51.799 r  cpu/L_reg/D_reg_q[11][31]_i_65/O
                         net (fo=1, routed)           0.649    52.447    cpu/L_reg/D_reg_q[11][31]_i_65_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.326    52.773 r  cpu/L_reg/D_reg_q[11][31]_i_31/O
                         net (fo=1, routed)           0.936    53.709    cpu/L_reg/D_reg_q[11][31]_i_31_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.124    53.833 r  cpu/L_reg/D_reg_q[11][31]_i_12/O
                         net (fo=1, routed)           0.154    53.987    cpu/L_reg/D_reg_q[11][31]_i_12_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.124    54.111 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.255    55.366    cpu/L_reg/M_reg_write_data[31]
    SLICE_X58Y46         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.518   104.923    cpu/L_reg/CLK
    SLICE_X58Y46         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][31]/C
                         clock pessimism              0.179   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X58Y46         FDRE (Setup_fdre_C_D)       -0.058   105.009    cpu/L_reg/D_reg_q_reg[4][31]
  -------------------------------------------------------------------
                         required time                        105.009    
                         arrival time                         -55.366    
  -------------------------------------------------------------------
                         slack                                 49.643    

Slack (MET) :             49.650ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[28][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.126ns  (logic 10.129ns (20.207%)  route 39.997ns (79.793%))
  Logic Levels:           46  (LUT3=1 LUT4=4 LUT5=12 LUT6=28 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 104.856 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.559     5.143    cpu/L_reg/CLK
    SLICE_X52Y54         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  cpu/L_reg/D_reg_q_reg[11][22]/Q
                         net (fo=3, routed)           1.277     6.938    cpu/L_reg/M_reg_rom_sel[22]
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.062 r  cpu/L_reg/g1_b27_i_8/O
                         net (fo=1, routed)           0.873     7.935    cpu/L_reg/g1_b27_i_8_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.059 r  cpu/L_reg/g1_b27_i_3/O
                         net (fo=5, routed)           1.701     9.761    cpu/L_reg/g1_b27_i_3_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I3_O)        0.152     9.913 f  cpu/L_reg/g1_b29_i_6/O
                         net (fo=2, routed)           0.448    10.361    cpu/L_reg/FSM_sequential_D_state_q_reg[2]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.326    10.687 r  cpu/L_reg/g1_b29_i_1/O
                         net (fo=49, routed)          1.065    11.752    cpu/L_reg/g1_b29_i_1_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.904 r  cpu/L_reg/g1_b16/O
                         net (fo=1, routed)           0.714    12.618    cpu/iROM/D_reg_q[11][30]_i_43
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.350    12.968 r  cpu/iROM/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=2, routed)           0.592    13.560    cpu/L_reg/D_reg_q[11][16]_i_24_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.328    13.888 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_55/O
                         net (fo=129, routed)         0.839    14.727    cpu/L_reg/io_segment_OBUF[6]_inst_i_55_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    14.851 f  cpu/L_reg/D_reg_q[11][0]_i_28/O
                         net (fo=1, routed)           0.932    15.782    cpu/L_reg/D_reg_q[11][0]_i_28_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.906 r  cpu/L_reg/D_reg_q[11][0]_i_17/O
                         net (fo=1, routed)           0.000    15.906    cpu/L_reg/D_reg_q[11][0]_i_17_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    16.115 r  cpu/L_reg/D_reg_q_reg[11][0]_i_11/O
                         net (fo=69, routed)          1.988    18.103    cpu/L_reg/M_reg_rd1[0]
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.297    18.400 r  cpu/L_reg/D_reg_q[11][3]_i_33/O
                         net (fo=4, routed)           0.907    19.307    cpu/L_reg/alu/multiplier/p_2200_in
    SLICE_X33Y56         LUT5 (Prop_lut5_I2_O)        0.152    19.459 r  cpu/L_reg/D_reg_q[11][4]_i_38/O
                         net (fo=3, routed)           0.835    20.294    cpu/L_reg/alu/multiplier/p_2112_in
    SLICE_X35Y56         LUT6 (Prop_lut6_I1_O)        0.326    20.620 r  cpu/L_reg/D_reg_q[11][5]_i_40/O
                         net (fo=3, routed)           0.824    21.444    cpu/L_reg/alu/multiplier/p_1969_in
    SLICE_X35Y57         LUT6 (Prop_lut6_I1_O)        0.124    21.568 r  cpu/L_reg/D_reg_q[11][7]_i_38/O
                         net (fo=3, routed)           0.832    22.400    cpu/L_reg/alu/multiplier/p_1831_in
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.524 r  cpu/L_reg/D_reg_q[11][7]_i_18/O
                         net (fo=4, routed)           0.799    23.322    cpu/L_reg/alu/multiplier/p_1698_in
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.124    23.446 r  cpu/L_reg/D_reg_q[11][8]_i_20/O
                         net (fo=5, routed)           1.135    24.582    cpu/L_reg/alu/multiplier/p_1570_in
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.124    24.706 r  cpu/L_reg/D_reg_q[11][10]_i_47/O
                         net (fo=3, routed)           1.025    25.730    cpu/L_reg/alu/multiplier/p_1447_in
    SLICE_X35Y60         LUT6 (Prop_lut6_I1_O)        0.124    25.854 r  cpu/L_reg/D_reg_q[11][12]_i_61/O
                         net (fo=2, routed)           0.418    26.272    cpu/L_reg/D_reg_q[11][12]_i_61_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.124    26.396 r  cpu/L_reg/D_reg_q[11][12]_i_54/O
                         net (fo=1, routed)           0.879    27.275    cpu/L_reg/D_reg_q[11][12]_i_54_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.124    27.399 r  cpu/L_reg/D_reg_q[11][12]_i_46/O
                         net (fo=2, routed)           0.581    27.980    cpu/L_reg/alu/multiplier/p_1214_in
    SLICE_X34Y63         LUT6 (Prop_lut6_I4_O)        0.124    28.104 r  cpu/L_reg/D_reg_q[11][12]_i_39/O
                         net (fo=3, routed)           1.113    29.217    cpu/L_reg/alu/multiplier/p_1066_in
    SLICE_X38Y61         LUT4 (Prop_lut4_I2_O)        0.150    29.367 r  cpu/L_reg/D_reg_q[11][14]_i_37/O
                         net (fo=6, routed)           0.880    30.248    cpu/L_reg/alu/multiplier/p_1106_in
    SLICE_X38Y60         LUT5 (Prop_lut5_I1_O)        0.354    30.602 r  cpu/L_reg/D_reg_q[11][14]_i_43/O
                         net (fo=4, routed)           0.613    31.214    cpu/L_reg/alu/multiplier/p_1003_in
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.322    31.536 r  cpu/L_reg/D_reg_q[11][15]_i_38/O
                         net (fo=5, routed)           0.981    32.517    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X38Y64         LUT6 (Prop_lut6_I1_O)        0.326    32.843 r  cpu/L_reg/D_reg_q[11][16]_i_41/O
                         net (fo=3, routed)           0.590    33.433    cpu/L_reg/D_reg_q[11][16]_i_41_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.124    33.557 r  cpu/L_reg/D_reg_q[11][17]_i_40/O
                         net (fo=3, routed)           0.839    34.396    cpu/L_reg/alu/multiplier/p_810_in
    SLICE_X40Y62         LUT6 (Prop_lut6_I1_O)        0.124    34.520 r  cpu/L_reg/D_reg_q[11][17]_i_37/O
                         net (fo=3, routed)           0.729    35.249    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X41Y58         LUT4 (Prop_lut4_I2_O)        0.150    35.399 r  cpu/L_reg/D_reg_q[11][19]_i_44/O
                         net (fo=6, routed)           0.836    36.234    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X41Y59         LUT5 (Prop_lut5_I1_O)        0.360    36.594 r  cpu/L_reg/D_reg_q[11][19]_i_50/O
                         net (fo=4, routed)           0.790    37.384    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.319    37.703 r  cpu/L_reg/D_reg_q[11][20]_i_41/O
                         net (fo=5, routed)           1.154    38.857    cpu/L_reg/alu/multiplier/p_561_in
    SLICE_X42Y58         LUT5 (Prop_lut5_I1_O)        0.376    39.233 r  cpu/L_reg/D_reg_q[11][21]_i_43/O
                         net (fo=4, routed)           0.877    40.110    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.348    40.458 r  cpu/L_reg/D_reg_q[11][23]_i_53/O
                         net (fo=2, routed)           0.607    41.065    cpu/L_reg/D_reg_q[11][23]_i_53_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124    41.189 r  cpu/L_reg/D_reg_q[11][23]_i_47/O
                         net (fo=2, routed)           0.667    41.856    cpu/L_reg/alu/multiplier/p_357_in
    SLICE_X47Y58         LUT6 (Prop_lut6_I4_O)        0.124    41.980 r  cpu/L_reg/D_reg_q[11][23]_i_25/O
                         net (fo=6, routed)           1.237    43.217    cpu/L_reg/alu/multiplier/p_279_in
    SLICE_X48Y55         LUT5 (Prop_lut5_I2_O)        0.150    43.367 r  cpu/L_reg/D_reg_q[11][25]_i_43/O
                         net (fo=4, routed)           0.670    44.037    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.352    44.389 r  cpu/L_reg/D_reg_q[11][26]_i_41/O
                         net (fo=4, routed)           0.470    44.860    cpu/L_reg/alu/multiplier/p_246_in
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.326    45.186 r  cpu/L_reg/D_reg_q[11][26]_i_47/O
                         net (fo=3, routed)           0.901    46.086    cpu/L_reg/alu/multiplier/p_198_in
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    46.210 r  cpu/L_reg/D_reg_q[11][27]_i_45/O
                         net (fo=2, routed)           0.670    46.880    cpu/L_reg/alu/multiplier/p_155_in
    SLICE_X54Y56         LUT6 (Prop_lut6_I4_O)        0.124    47.004 r  cpu/L_reg/D_reg_q[11][27]_i_25/O
                         net (fo=6, routed)           1.024    48.028    cpu/L_reg/alu/multiplier/p_105_in
    SLICE_X49Y52         LUT5 (Prop_lut5_I2_O)        0.150    48.178 r  cpu/L_reg/D_reg_q[11][29]_i_50/O
                         net (fo=4, routed)           0.999    49.177    cpu/L_reg/alu/multiplier/p_86_in
    SLICE_X52Y51         LUT5 (Prop_lut5_I4_O)        0.352    49.529 r  cpu/L_reg/D_reg_q[11][29]_i_42/O
                         net (fo=4, routed)           0.816    50.345    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.328    50.673 r  cpu/L_reg/D_reg_q[11][31]_i_101/O
                         net (fo=2, routed)           0.839    51.512    cpu/L_reg/D_reg_q[11][31]_i_101_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I3_O)        0.124    51.636 r  cpu/L_reg/D_reg_q[11][31]_i_62/O
                         net (fo=3, routed)           1.014    52.650    cpu/L_reg/D_reg_q[11][31]_i_62_n_0
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.150    52.800 r  cpu/L_reg/D_reg_q[11][30]_i_16/O
                         net (fo=1, routed)           0.354    53.154    cpu/L_reg/D_reg_q[11][30]_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.326    53.480 r  cpu/L_reg/D_reg_q[11][30]_i_5/O
                         net (fo=1, routed)           0.421    53.900    cpu/L_reg/D_reg_q[11][30]_i_5_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124    54.024 r  cpu/L_reg/D_reg_q[11][30]_i_1/O
                         net (fo=32, routed)          1.245    55.269    cpu/L_reg/M_reg_write_data[30]
    SLICE_X49Y44         FDRE                                         r  cpu/L_reg/D_reg_q_reg[28][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.451   104.856    cpu/L_reg/CLK
    SLICE_X49Y44         FDRE                                         r  cpu/L_reg/D_reg_q_reg[28][30]/C
                         clock pessimism              0.179   105.035    
                         clock uncertainty           -0.035   105.000    
    SLICE_X49Y44         FDRE (Setup_fdre_C_D)       -0.081   104.919    cpu/L_reg/D_reg_q_reg[28][30]
  -------------------------------------------------------------------
                         required time                        104.919    
                         arrival time                         -55.269    
  -------------------------------------------------------------------
                         slack                                 49.650    

Slack (MET) :             49.698ns  (required time - arrival time)
  Source:                 cpu/L_reg/D_reg_q_reg[11][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[29][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        50.100ns  (logic 10.059ns (20.078%)  route 40.041ns (79.922%))
  Logic Levels:           46  (LUT3=2 LUT4=1 LUT5=16 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 104.858 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.559     5.143    cpu/L_reg/CLK
    SLICE_X52Y54         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  cpu/L_reg/D_reg_q_reg[11][22]/Q
                         net (fo=3, routed)           1.277     6.938    cpu/L_reg/M_reg_rom_sel[22]
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.062 r  cpu/L_reg/g1_b27_i_8/O
                         net (fo=1, routed)           0.873     7.935    cpu/L_reg/g1_b27_i_8_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.059 r  cpu/L_reg/g1_b27_i_3/O
                         net (fo=5, routed)           1.701     9.761    cpu/L_reg/g1_b27_i_3_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I3_O)        0.152     9.913 f  cpu/L_reg/g1_b29_i_6/O
                         net (fo=2, routed)           0.448    10.361    cpu/L_reg/FSM_sequential_D_state_q_reg[2]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.326    10.687 r  cpu/L_reg/g1_b29_i_1/O
                         net (fo=49, routed)          1.065    11.752    cpu/L_reg/g1_b29_i_1_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.152    11.904 r  cpu/L_reg/g1_b16/O
                         net (fo=1, routed)           0.714    12.618    cpu/iROM/D_reg_q[11][30]_i_43
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.350    12.968 r  cpu/iROM/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=2, routed)           0.592    13.560    cpu/L_reg/D_reg_q[11][16]_i_24_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.328    13.888 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_55/O
                         net (fo=129, routed)         0.839    14.727    cpu/L_reg/io_segment_OBUF[6]_inst_i_55_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    14.851 f  cpu/L_reg/D_reg_q[11][0]_i_28/O
                         net (fo=1, routed)           0.932    15.782    cpu/L_reg/D_reg_q[11][0]_i_28_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.906 r  cpu/L_reg/D_reg_q[11][0]_i_17/O
                         net (fo=1, routed)           0.000    15.906    cpu/L_reg/D_reg_q[11][0]_i_17_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    16.115 r  cpu/L_reg/D_reg_q_reg[11][0]_i_11/O
                         net (fo=69, routed)          2.001    18.117    cpu/L_reg/M_reg_rd1[0]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.297    18.414 r  cpu/L_reg/D_reg_q[11][4]_i_40/O
                         net (fo=4, routed)           0.460    18.873    cpu/L_reg/alu/multiplier/p_4_in
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.997 r  cpu/L_reg/D_reg_q[11][8]_i_58/O
                         net (fo=4, routed)           0.716    19.714    cpu/L_reg/alu/multiplier/p_6_in
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.150    19.864 r  cpu/L_reg/D_reg_q[11][8]_i_55/O
                         net (fo=2, routed)           0.702    20.566    cpu/L_reg/alu/multiplier/p_2194_in
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.326    20.892 r  cpu/L_reg/D_reg_q[11][9]_i_51/O
                         net (fo=2, routed)           0.493    21.385    cpu/L_reg/alu/multiplier/p_2250_in
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.509 r  cpu/L_reg/D_reg_q[11][11]_i_62/O
                         net (fo=2, routed)           0.587    22.095    cpu/L_reg/alu/multiplier/p_2246_in
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    22.219 r  cpu/L_reg/D_reg_q[11][14]_i_93/O
                         net (fo=2, routed)           0.822    23.041    cpu/L_reg/alu/multiplier/p_2242_in
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.165 r  cpu/L_reg/D_reg_q[11][15]_i_69/O
                         net (fo=2, routed)           0.479    23.644    cpu/L_reg/alu/multiplier/p_2238_in
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.768 r  cpu/L_reg/D_reg_q[11][15]_i_61/O
                         net (fo=6, routed)           1.479    25.247    cpu/L_reg/alu/multiplier/p_2032_in
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.371 r  cpu/L_reg/D_reg_q[11][17]_i_77/O
                         net (fo=2, routed)           0.579    25.950    cpu/L_reg/alu/multiplier/p_1947_in
    SLICE_X36Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.074 r  cpu/L_reg/D_reg_q[11][19]_i_127/O
                         net (fo=2, routed)           0.407    26.481    cpu/L_reg/alu/multiplier/p_1943_in
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    26.605 r  cpu/L_reg/D_reg_q[11][21]_i_91/O
                         net (fo=2, routed)           1.224    27.830    cpu/L_reg/alu/multiplier/p_1939_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I4_O)        0.124    27.954 r  cpu/L_reg/D_reg_q[11][21]_i_86/O
                         net (fo=3, routed)           0.862    28.816    cpu/L_reg/alu/multiplier/p_1747_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    28.940 r  cpu/L_reg/D_reg_q[11][23]_i_142/O
                         net (fo=4, routed)           0.662    29.602    cpu/L_reg/alu/multiplier/p_1799_in
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.119    29.721 r  cpu/L_reg/D_reg_q[11][31]_i_466/O
                         net (fo=4, routed)           0.578    30.299    cpu/L_reg/alu/multiplier/p_1795_in
    SLICE_X49Y65         LUT5 (Prop_lut5_I3_O)        0.326    30.625 r  cpu/L_reg/D_reg_q[11][31]_i_432/O
                         net (fo=4, routed)           1.016    31.640    cpu/L_reg/alu/multiplier/p_1610_in
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.354    31.994 r  cpu/L_reg/D_reg_q[11][31]_i_414/O
                         net (fo=6, routed)           1.365    33.360    cpu/L_reg/alu/multiplier/p_1486_in
    SLICE_X46Y70         LUT6 (Prop_lut6_I1_O)        0.326    33.686 r  cpu/L_reg/D_reg_q[11][26]_i_116/O
                         net (fo=3, routed)           0.845    34.531    cpu/L_reg/alu/multiplier/p_1253_in
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.150    34.681 r  cpu/L_reg/D_reg_q[11][31]_i_363/O
                         net (fo=4, routed)           0.730    35.411    cpu/L_reg/alu/multiplier/p_1297_in
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.320    35.731 r  cpu/L_reg/D_reg_q[11][31]_i_330/O
                         net (fo=4, routed)           0.877    36.608    cpu/L_reg/alu/multiplier/p_1140_in
    SLICE_X43Y69         LUT5 (Prop_lut5_I0_O)        0.352    36.960 r  cpu/L_reg/D_reg_q[11][31]_i_316/O
                         net (fo=6, routed)           0.636    37.596    cpu/L_reg/alu/multiplier/p_1036_in
    SLICE_X44Y69         LUT5 (Prop_lut5_I1_O)        0.358    37.954 r  cpu/L_reg/D_reg_q[11][31]_i_287/O
                         net (fo=3, routed)           1.033    38.987    cpu/L_reg/alu/multiplier/p_935_in
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.354    39.341 r  cpu/L_reg/D_reg_q[11][31]_i_264/O
                         net (fo=6, routed)           0.858    40.199    cpu/L_reg/alu/multiplier/p_841_in
    SLICE_X42Y68         LUT5 (Prop_lut5_I1_O)        0.354    40.553 r  cpu/L_reg/D_reg_q[11][31]_i_240/O
                         net (fo=3, routed)           1.008    41.561    cpu/L_reg/alu/multiplier/p_750_in
    SLICE_X43Y67         LUT5 (Prop_lut5_I0_O)        0.356    41.917 r  cpu/L_reg/D_reg_q[11][31]_i_222/O
                         net (fo=4, routed)           1.266    43.184    cpu/L_reg/alu/multiplier/p_666_in
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.326    43.510 r  cpu/L_reg/D_reg_q[11][31]_i_208/O
                         net (fo=3, routed)           0.834    44.343    cpu/L_reg/alu/multiplier/p_513_in
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.467 r  cpu/L_reg/D_reg_q[11][31]_i_189/O
                         net (fo=3, routed)           1.084    45.551    cpu/L_reg/alu/multiplier/p_444_in
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124    45.675 r  cpu/L_reg/D_reg_q[11][31]_i_174/O
                         net (fo=4, routed)           0.975    46.650    cpu/L_reg/alu/multiplier/p_380_in
    SLICE_X52Y57         LUT6 (Prop_lut6_I1_O)        0.124    46.774 r  cpu/L_reg/D_reg_q[11][31]_i_159/O
                         net (fo=3, routed)           0.806    47.580    cpu/L_reg/alu/multiplier/p_267_in
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    47.704 r  cpu/L_reg/D_reg_q[11][31]_i_156/O
                         net (fo=3, routed)           0.980    48.684    cpu/L_reg/alu/multiplier/p_218_in
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124    48.808 r  cpu/L_reg/D_reg_q[11][29]_i_54/O
                         net (fo=5, routed)           0.679    49.487    cpu/L_reg/alu/multiplier/p_174_in
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    49.611 r  cpu/L_reg/D_reg_q[11][29]_i_43/O
                         net (fo=7, routed)           0.835    50.446    cpu/L_reg/alu/multiplier/p_101_in
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.146    50.592 r  cpu/L_reg/D_reg_q[11][31]_i_108/O
                         net (fo=2, routed)           0.851    51.443    cpu/L_reg/alu/multiplier/p_113_in
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.356    51.799 r  cpu/L_reg/D_reg_q[11][31]_i_65/O
                         net (fo=1, routed)           0.649    52.447    cpu/L_reg/D_reg_q[11][31]_i_65_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.326    52.773 r  cpu/L_reg/D_reg_q[11][31]_i_31/O
                         net (fo=1, routed)           0.936    53.709    cpu/L_reg/D_reg_q[11][31]_i_31_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.124    53.833 r  cpu/L_reg/D_reg_q[11][31]_i_12/O
                         net (fo=1, routed)           0.154    53.987    cpu/L_reg/D_reg_q[11][31]_i_12_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.124    54.111 r  cpu/L_reg/D_reg_q[11][31]_i_2/O
                         net (fo=32, routed)          1.132    55.243    cpu/L_reg/M_reg_write_data[31]
    SLICE_X57Y44         FDRE                                         r  cpu/L_reg/D_reg_q_reg[29][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.453   104.858    cpu/L_reg/CLK
    SLICE_X57Y44         FDRE                                         r  cpu/L_reg/D_reg_q_reg[29][31]/C
                         clock pessimism              0.179   105.037    
                         clock uncertainty           -0.035   105.002    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)       -0.061   104.941    cpu/L_reg/D_reg_q_reg[29][31]
  -------------------------------------------------------------------
                         required time                        104.941    
                         arrival time                         -55.243    
  -------------------------------------------------------------------
                         slack                                 49.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 cpu/button_map/ctr/D_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/button_map/D_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.561     1.505    cpu/button_map/ctr/CLK
    SLICE_X40Y39         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  cpu/button_map/ctr/D_ctr_q_reg[22]/Q
                         net (fo=6, routed)           0.076     1.722    cpu/button_map/ctr/M_ctr_value[1]
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.767 r  cpu/button_map/ctr/D_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.767    cpu/button_map/ctr_n_0
    SLICE_X41Y39         FDRE                                         r  cpu/button_map/D_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.831     2.021    cpu/button_map/CLK
    SLICE_X41Y39         FDRE                                         r  cpu/button_map/D_state_q_reg[0]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.091     1.609    cpu/button_map/D_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 forLoop_idx_0_925489245[2].io_button_cond_row/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_925489245[2].io_button_cond_row/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.560     1.504    forLoop_idx_0_925489245[2].io_button_cond_row/sync/CLK
    SLICE_X44Y34         FDRE                                         r  forLoop_idx_0_925489245[2].io_button_cond_row/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  forLoop_idx_0_925489245[2].io_button_cond_row/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.119     1.751    forLoop_idx_0_925489245[2].io_button_cond_row/sync/D_pipe_d__1[1]
    SLICE_X44Y34         FDRE                                         r  forLoop_idx_0_925489245[2].io_button_cond_row/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.828     2.018    forLoop_idx_0_925489245[2].io_button_cond_row/sync/CLK
    SLICE_X44Y34         FDRE                                         r  forLoop_idx_0_925489245[2].io_button_cond_row/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.012     1.516    forLoop_idx_0_925489245[2].io_button_cond_row/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.559     1.503    reset_cond/CLK
    SLICE_X36Y36         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.644 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.816    reset_cond/D_stage_d[2]
    SLICE_X36Y36         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.827     2.017    reset_cond/CLK
    SLICE_X36Y36         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X36Y36         FDPE (Hold_fdpe_C_D)         0.070     1.573    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.559     1.503    reset_cond/CLK
    SLICE_X36Y36         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.644 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.182     1.826    reset_cond/D_stage_d[3]
    SLICE_X36Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.827     2.017    reset_cond/CLK
    SLICE_X36Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X36Y36         FDPE (Hold_fdpe_C_D)         0.072     1.575    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cpu/seg/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/seg/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.560     1.504    cpu/seg/ctr/CLK
    SLICE_X35Y38         FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cpu/seg/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.763    cpu/seg/ctr/D_ctr_q_reg[15]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  cpu/seg/ctr/D_ctr_q_reg[12]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.871    cpu/seg/ctr/D_ctr_q_reg[12]_i_1__6_n_4
    SLICE_X35Y38         FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.829     2.019    cpu/seg/ctr/CLK
    SLICE_X35Y38         FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.105     1.609    cpu/seg/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cpu/word_seg/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/word_seg/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.562     1.506    cpu/word_seg/ctr/CLK
    SLICE_X37Y40         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cpu/word_seg/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.765    cpu/word_seg/ctr/D_ctr_q_reg[15]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  cpu/word_seg/ctr/D_ctr_q_reg[12]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.873    cpu/word_seg/ctr/D_ctr_q_reg[12]_i_1__7_n_4
    SLICE_X37Y40         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.831     2.021    cpu/word_seg/ctr/CLK
    SLICE_X37Y40         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.611    cpu/word_seg/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.559     1.503    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X39Y36         FDRE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.762    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[15]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.870    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X39Y36         FDRE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.827     2.017    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X39Y36         FDRE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.105     1.608    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.560     1.504    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X39Y37         FDRE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.763    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[19]
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.871    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X39Y37         FDRE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.828     2.018    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X39Y37         FDRE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.105     1.609    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.565     1.509    forLoop_idx_0_925489245[3].io_button_cond_row/CLK
    SLICE_X51Y40         FDRE                                         r  forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.768    forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[15]
    SLICE_X51Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.876    forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[12]_i_1__2_n_4
    SLICE_X51Y40         FDRE                                         r  forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.836     2.026    forLoop_idx_0_925489245[3].io_button_cond_row/CLK
    SLICE_X51Y40         FDRE                                         r  forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X51Y40         FDRE (Hold_fdre_C_D)         0.105     1.614    forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.565     1.509    forLoop_idx_0_925489245[3].io_button_cond_row/CLK
    SLICE_X51Y41         FDRE                                         r  forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.768    forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[19]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.876    forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[16]_i_1__2_n_4
    SLICE_X51Y41         FDRE                                         r  forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.836     2.026    forLoop_idx_0_925489245[3].io_button_cond_row/CLK
    SLICE_X51Y41         FDRE                                         r  forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.105     1.614    forLoop_idx_0_925489245[3].io_button_cond_row/D_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X39Y41   cpu/D_gamemode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X39Y42   cpu/FSM_sequential_D_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X33Y43   cpu/L_reg/D_reg_q_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X30Y55   cpu/L_reg/D_reg_q_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X40Y54   cpu/L_reg/D_reg_q_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X30Y55   cpu/L_reg/D_reg_q_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y41   cpu/D_gamemode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y41   cpu/D_gamemode_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y42   cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y42   cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y41   cpu/D_gamemode_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y41   cpu/D_gamemode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y42   cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y42   cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y43   cpu/FSM_sequential_D_state_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.456ns  (logic 11.678ns (31.177%)  route 25.778ns (68.823%))
  Logic Levels:           33  (CARRY4=6 LUT2=5 LUT3=2 LUT4=2 LUT5=8 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.554     5.138    cpu/L_reg/CLK
    SLICE_X30Y52         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.202     6.858    cpu/L_reg/M_reg_count_min[8]
    SLICE_X30Y49         LUT5 (Prop_lut5_I1_O)        0.148     7.006 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_25/O
                         net (fo=3, routed)           1.156     8.161    cpu/L_reg/L_39d8bae6_remainder0_carry_i_25_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.328     8.489 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.660     9.150    cpu/L_reg/L_39d8bae6_remainder0_carry_i_13_n_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I2_O)        0.118     9.268 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.154     9.422    cpu/L_reg/L_39d8bae6_remainder0_carry_i_21_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.748 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.687    10.435    cpu/L_reg/L_39d8bae6_remainder0_carry_i_11_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I1_O)        0.148    10.583 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.766    11.349    cpu/decimal_renderer/DI[0]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    12.090 f  cpu/decimal_renderer/L_39d8bae6_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    12.889    cpu/L_reg/L_39d8bae6_remainder0[2]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.331    13.220 r  cpu/L_reg/i__carry_i_15__0/O
                         net (fo=13, routed)          1.099    14.320    cpu/L_reg/i__carry_i_15__0_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.331    14.651 r  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=2, routed)           0.816    15.467    cpu/L_reg/i__carry__0_i_15_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.591 f  cpu/L_reg/i__carry__0_i_20/O
                         net (fo=2, routed)           0.891    16.482    cpu/L_reg/i__carry__0_i_20_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    16.606 r  cpu/L_reg/i__carry__0_i_14__0/O
                         net (fo=4, routed)           0.854    17.460    cpu/L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.584 f  cpu/L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.820    18.404    cpu/L_reg/i__carry_i_25__0_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.124    18.528 r  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=3, routed)           0.766    19.295    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.149    19.444 r  cpu/L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.615    20.058    cpu/decimal_renderer/i__carry__0_i_13_0[0]
    SLICE_X31Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    20.815 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.815    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.054 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.824    21.879    cpu/L_reg/i__carry__0_i_12[2]
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.302    22.181 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.779    22.960    cpu/decimal_renderer/i__carry_i_13
    SLICE_X28Y46         LUT5 (Prop_lut5_I4_O)        0.124    23.084 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=8, routed)           0.835    23.918    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    24.042 r  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=9, routed)           1.152    25.194    cpu/L_reg/i__carry_i_12_0
    SLICE_X28Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.318 f  cpu/L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.679    25.998    cpu/L_reg/i__carry_i_18_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.122 r  cpu/L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.456    26.578    cpu/L_reg/i__carry_i_9__0_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.149    26.727 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.336    27.063    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_48[2]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.656 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.656    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.770    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.992 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    28.858    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.299    29.157 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.579    29.736    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124    29.860 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_50/O
                         net (fo=2, routed)           0.818    30.678    cpu/L_reg/io_segment_OBUF[6]_inst_i_19_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124    30.802 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=2, routed)           0.971    31.773    cpu/L_reg/io_segment_OBUF[6]_inst_i_28_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124    31.897 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.149    32.046    cpu/L_reg/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.124    32.170 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=9, routed)           1.251    33.421    cpu/seg/ctr/io_segment_OBUF[3]_inst_i_3_0
    SLICE_X30Y38         LUT2 (Prop_lut2_I1_O)        0.150    33.571 r  cpu/seg/ctr/io_segment_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.845    34.417    cpu/seg/ctr/io_segment_OBUF[3]_inst_i_5_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I3_O)        0.328    34.745 r  cpu/seg/ctr/io_segment_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.415    35.160    cpu/word_seg/ctr/io_segment[3]
    SLICE_X30Y39         LUT5 (Prop_lut5_I4_O)        0.116    35.276 r  cpu/word_seg/ctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.536    38.811    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.783    42.594 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.594    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.983ns  (logic 10.994ns (30.552%)  route 24.990ns (69.448%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=2 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.554     5.138    cpu/L_reg/CLK
    SLICE_X30Y52         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.202     6.858    cpu/L_reg/M_reg_count_min[8]
    SLICE_X30Y49         LUT5 (Prop_lut5_I1_O)        0.148     7.006 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_25/O
                         net (fo=3, routed)           1.156     8.161    cpu/L_reg/L_39d8bae6_remainder0_carry_i_25_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.328     8.489 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.660     9.150    cpu/L_reg/L_39d8bae6_remainder0_carry_i_13_n_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I2_O)        0.118     9.268 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.154     9.422    cpu/L_reg/L_39d8bae6_remainder0_carry_i_21_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.748 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.687    10.435    cpu/L_reg/L_39d8bae6_remainder0_carry_i_11_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I1_O)        0.148    10.583 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.766    11.349    cpu/decimal_renderer/DI[0]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    12.090 f  cpu/decimal_renderer/L_39d8bae6_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    12.889    cpu/L_reg/L_39d8bae6_remainder0[2]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.331    13.220 r  cpu/L_reg/i__carry_i_15__0/O
                         net (fo=13, routed)          1.099    14.320    cpu/L_reg/i__carry_i_15__0_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.331    14.651 r  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=2, routed)           0.816    15.467    cpu/L_reg/i__carry__0_i_15_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.591 f  cpu/L_reg/i__carry__0_i_20/O
                         net (fo=2, routed)           0.891    16.482    cpu/L_reg/i__carry__0_i_20_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    16.606 r  cpu/L_reg/i__carry__0_i_14__0/O
                         net (fo=4, routed)           0.854    17.460    cpu/L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.584 f  cpu/L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.820    18.404    cpu/L_reg/i__carry_i_25__0_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.124    18.528 r  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=3, routed)           0.766    19.295    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.149    19.444 r  cpu/L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.615    20.058    cpu/decimal_renderer/i__carry__0_i_13_0[0]
    SLICE_X31Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    20.815 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.815    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.054 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.824    21.879    cpu/L_reg/i__carry__0_i_12[2]
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.302    22.181 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.779    22.960    cpu/decimal_renderer/i__carry_i_13
    SLICE_X28Y46         LUT5 (Prop_lut5_I4_O)        0.124    23.084 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=8, routed)           0.835    23.918    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    24.042 r  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=9, routed)           1.152    25.194    cpu/L_reg/i__carry_i_12_0
    SLICE_X28Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.318 f  cpu/L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.679    25.998    cpu/L_reg/i__carry_i_18_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.122 r  cpu/L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.456    26.578    cpu/L_reg/i__carry_i_9__0_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.149    26.727 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.336    27.063    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_48[2]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.656 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.656    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.770    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.992 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    28.858    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.299    29.157 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.579    29.736    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124    29.860 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_50/O
                         net (fo=2, routed)           0.816    30.676    cpu/L_reg/io_segment_OBUF[6]_inst_i_19_0
    SLICE_X29Y43         LUT4 (Prop_lut4_I3_O)        0.124    30.800 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_35/O
                         net (fo=2, routed)           0.608    31.408    cpu/L_reg/io_segment_OBUF[6]_inst_i_35_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.124    31.532 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.667    32.199    cpu/L_reg/io_segment_OBUF[6]_inst_i_19_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    32.323 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.652    33.974    cpu/L_reg/D_ctr_q_reg[16]
    SLICE_X30Y36         LUT6 (Prop_lut6_I3_O)        0.124    34.098 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.454    37.553    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    41.121 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.121    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.811ns  (logic 10.996ns (30.706%)  route 24.815ns (69.294%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=2 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.554     5.138    cpu/L_reg/CLK
    SLICE_X30Y52         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.202     6.858    cpu/L_reg/M_reg_count_min[8]
    SLICE_X30Y49         LUT5 (Prop_lut5_I1_O)        0.148     7.006 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_25/O
                         net (fo=3, routed)           1.156     8.161    cpu/L_reg/L_39d8bae6_remainder0_carry_i_25_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.328     8.489 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.660     9.150    cpu/L_reg/L_39d8bae6_remainder0_carry_i_13_n_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I2_O)        0.118     9.268 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.154     9.422    cpu/L_reg/L_39d8bae6_remainder0_carry_i_21_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.748 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.687    10.435    cpu/L_reg/L_39d8bae6_remainder0_carry_i_11_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I1_O)        0.148    10.583 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.766    11.349    cpu/decimal_renderer/DI[0]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    12.090 f  cpu/decimal_renderer/L_39d8bae6_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    12.889    cpu/L_reg/L_39d8bae6_remainder0[2]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.331    13.220 r  cpu/L_reg/i__carry_i_15__0/O
                         net (fo=13, routed)          1.099    14.320    cpu/L_reg/i__carry_i_15__0_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.331    14.651 r  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=2, routed)           0.816    15.467    cpu/L_reg/i__carry__0_i_15_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.591 f  cpu/L_reg/i__carry__0_i_20/O
                         net (fo=2, routed)           0.891    16.482    cpu/L_reg/i__carry__0_i_20_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    16.606 r  cpu/L_reg/i__carry__0_i_14__0/O
                         net (fo=4, routed)           0.854    17.460    cpu/L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.584 f  cpu/L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.820    18.404    cpu/L_reg/i__carry_i_25__0_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.124    18.528 r  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=3, routed)           0.766    19.295    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.149    19.444 r  cpu/L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.615    20.058    cpu/decimal_renderer/i__carry__0_i_13_0[0]
    SLICE_X31Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    20.815 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.815    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.054 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.824    21.879    cpu/L_reg/i__carry__0_i_12[2]
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.302    22.181 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.779    22.960    cpu/decimal_renderer/i__carry_i_13
    SLICE_X28Y46         LUT5 (Prop_lut5_I4_O)        0.124    23.084 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=8, routed)           0.835    23.918    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    24.042 r  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=9, routed)           1.152    25.194    cpu/L_reg/i__carry_i_12_0
    SLICE_X28Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.318 f  cpu/L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.679    25.998    cpu/L_reg/i__carry_i_18_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.122 r  cpu/L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.456    26.578    cpu/L_reg/i__carry_i_9__0_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.149    26.727 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.336    27.063    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_48[2]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.656 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.656    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.770    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.992 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    28.858    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.299    29.157 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.579    29.736    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124    29.860 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_50/O
                         net (fo=2, routed)           0.816    30.676    cpu/L_reg/io_segment_OBUF[6]_inst_i_19_0
    SLICE_X29Y43         LUT4 (Prop_lut4_I3_O)        0.124    30.800 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_35/O
                         net (fo=2, routed)           0.608    31.408    cpu/L_reg/io_segment_OBUF[6]_inst_i_35_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.124    31.532 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.667    32.199    cpu/L_reg/io_segment_OBUF[6]_inst_i_19_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    32.323 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.633    33.955    cpu/L_reg/D_ctr_q_reg[16]
    SLICE_X30Y36         LUT6 (Prop_lut6_I1_O)        0.124    34.079 r  cpu/L_reg/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.298    37.378    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    40.949 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    40.949    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.776ns  (logic 10.993ns (30.727%)  route 24.783ns (69.273%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=2 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.554     5.138    cpu/L_reg/CLK
    SLICE_X30Y52         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.202     6.858    cpu/L_reg/M_reg_count_min[8]
    SLICE_X30Y49         LUT5 (Prop_lut5_I1_O)        0.148     7.006 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_25/O
                         net (fo=3, routed)           1.156     8.161    cpu/L_reg/L_39d8bae6_remainder0_carry_i_25_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.328     8.489 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.660     9.150    cpu/L_reg/L_39d8bae6_remainder0_carry_i_13_n_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I2_O)        0.118     9.268 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.154     9.422    cpu/L_reg/L_39d8bae6_remainder0_carry_i_21_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.748 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.687    10.435    cpu/L_reg/L_39d8bae6_remainder0_carry_i_11_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I1_O)        0.148    10.583 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.766    11.349    cpu/decimal_renderer/DI[0]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    12.090 f  cpu/decimal_renderer/L_39d8bae6_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    12.889    cpu/L_reg/L_39d8bae6_remainder0[2]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.331    13.220 r  cpu/L_reg/i__carry_i_15__0/O
                         net (fo=13, routed)          1.099    14.320    cpu/L_reg/i__carry_i_15__0_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.331    14.651 r  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=2, routed)           0.816    15.467    cpu/L_reg/i__carry__0_i_15_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.591 f  cpu/L_reg/i__carry__0_i_20/O
                         net (fo=2, routed)           0.891    16.482    cpu/L_reg/i__carry__0_i_20_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    16.606 r  cpu/L_reg/i__carry__0_i_14__0/O
                         net (fo=4, routed)           0.854    17.460    cpu/L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.584 f  cpu/L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.820    18.404    cpu/L_reg/i__carry_i_25__0_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.124    18.528 r  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=3, routed)           0.766    19.295    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.149    19.444 r  cpu/L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.615    20.058    cpu/decimal_renderer/i__carry__0_i_13_0[0]
    SLICE_X31Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    20.815 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.815    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.054 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.824    21.879    cpu/L_reg/i__carry__0_i_12[2]
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.302    22.181 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.779    22.960    cpu/decimal_renderer/i__carry_i_13
    SLICE_X28Y46         LUT5 (Prop_lut5_I4_O)        0.124    23.084 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=8, routed)           0.835    23.918    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    24.042 r  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=9, routed)           1.152    25.194    cpu/L_reg/i__carry_i_12_0
    SLICE_X28Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.318 f  cpu/L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.679    25.998    cpu/L_reg/i__carry_i_18_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.122 r  cpu/L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.456    26.578    cpu/L_reg/i__carry_i_9__0_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.149    26.727 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.336    27.063    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_48[2]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.656 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.656    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.770    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.992 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    28.858    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.299    29.157 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.579    29.736    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124    29.860 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_50/O
                         net (fo=2, routed)           0.816    30.676    cpu/L_reg/io_segment_OBUF[6]_inst_i_19_0
    SLICE_X29Y43         LUT4 (Prop_lut4_I3_O)        0.124    30.800 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_35/O
                         net (fo=2, routed)           0.608    31.408    cpu/L_reg/io_segment_OBUF[6]_inst_i_35_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.124    31.532 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.667    32.199    cpu/L_reg/io_segment_OBUF[6]_inst_i_19_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    32.323 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.423    33.746    cpu/L_reg/D_ctr_q_reg[16]
    SLICE_X30Y36         LUT6 (Prop_lut6_I2_O)        0.124    33.870 r  cpu/L_reg/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.477    37.346    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    40.914 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.914    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.696ns  (logic 11.004ns (30.826%)  route 24.692ns (69.174%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=2 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.554     5.138    cpu/L_reg/CLK
    SLICE_X30Y52         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.202     6.858    cpu/L_reg/M_reg_count_min[8]
    SLICE_X30Y49         LUT5 (Prop_lut5_I1_O)        0.148     7.006 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_25/O
                         net (fo=3, routed)           1.156     8.161    cpu/L_reg/L_39d8bae6_remainder0_carry_i_25_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.328     8.489 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.660     9.150    cpu/L_reg/L_39d8bae6_remainder0_carry_i_13_n_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I2_O)        0.118     9.268 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.154     9.422    cpu/L_reg/L_39d8bae6_remainder0_carry_i_21_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.748 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.687    10.435    cpu/L_reg/L_39d8bae6_remainder0_carry_i_11_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I1_O)        0.148    10.583 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.766    11.349    cpu/decimal_renderer/DI[0]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    12.090 f  cpu/decimal_renderer/L_39d8bae6_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    12.889    cpu/L_reg/L_39d8bae6_remainder0[2]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.331    13.220 r  cpu/L_reg/i__carry_i_15__0/O
                         net (fo=13, routed)          1.099    14.320    cpu/L_reg/i__carry_i_15__0_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.331    14.651 r  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=2, routed)           0.816    15.467    cpu/L_reg/i__carry__0_i_15_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.591 f  cpu/L_reg/i__carry__0_i_20/O
                         net (fo=2, routed)           0.891    16.482    cpu/L_reg/i__carry__0_i_20_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    16.606 r  cpu/L_reg/i__carry__0_i_14__0/O
                         net (fo=4, routed)           0.854    17.460    cpu/L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.584 f  cpu/L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.820    18.404    cpu/L_reg/i__carry_i_25__0_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.124    18.528 r  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=3, routed)           0.766    19.295    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.149    19.444 r  cpu/L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.615    20.058    cpu/decimal_renderer/i__carry__0_i_13_0[0]
    SLICE_X31Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    20.815 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.815    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.054 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.824    21.879    cpu/L_reg/i__carry__0_i_12[2]
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.302    22.181 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.779    22.960    cpu/decimal_renderer/i__carry_i_13
    SLICE_X28Y46         LUT5 (Prop_lut5_I4_O)        0.124    23.084 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=8, routed)           0.835    23.918    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    24.042 r  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=9, routed)           1.152    25.194    cpu/L_reg/i__carry_i_12_0
    SLICE_X28Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.318 f  cpu/L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.679    25.998    cpu/L_reg/i__carry_i_18_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.122 r  cpu/L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.456    26.578    cpu/L_reg/i__carry_i_9__0_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.149    26.727 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.336    27.063    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_48[2]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.656 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.656    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.770    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.992 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    28.858    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.299    29.157 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.579    29.736    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124    29.860 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_50/O
                         net (fo=2, routed)           0.816    30.676    cpu/L_reg/io_segment_OBUF[6]_inst_i_19_0
    SLICE_X29Y43         LUT4 (Prop_lut4_I3_O)        0.124    30.800 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_35/O
                         net (fo=2, routed)           0.608    31.408    cpu/L_reg/io_segment_OBUF[6]_inst_i_35_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.124    31.532 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.667    32.199    cpu/L_reg/io_segment_OBUF[6]_inst_i_19_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    32.323 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.281    33.604    cpu/L_reg/D_ctr_q_reg[16]
    SLICE_X30Y36         LUT6 (Prop_lut6_I3_O)        0.124    33.728 r  cpu/L_reg/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.527    37.255    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    40.834 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.834    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.559ns  (logic 10.989ns (30.903%)  route 24.570ns (69.096%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=2 LUT4=2 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.554     5.138    cpu/L_reg/CLK
    SLICE_X30Y52         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.202     6.858    cpu/L_reg/M_reg_count_min[8]
    SLICE_X30Y49         LUT5 (Prop_lut5_I1_O)        0.148     7.006 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_25/O
                         net (fo=3, routed)           1.156     8.161    cpu/L_reg/L_39d8bae6_remainder0_carry_i_25_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.328     8.489 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.660     9.150    cpu/L_reg/L_39d8bae6_remainder0_carry_i_13_n_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I2_O)        0.118     9.268 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.154     9.422    cpu/L_reg/L_39d8bae6_remainder0_carry_i_21_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.748 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.687    10.435    cpu/L_reg/L_39d8bae6_remainder0_carry_i_11_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I1_O)        0.148    10.583 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.766    11.349    cpu/decimal_renderer/DI[0]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    12.090 f  cpu/decimal_renderer/L_39d8bae6_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    12.889    cpu/L_reg/L_39d8bae6_remainder0[2]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.331    13.220 r  cpu/L_reg/i__carry_i_15__0/O
                         net (fo=13, routed)          1.099    14.320    cpu/L_reg/i__carry_i_15__0_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.331    14.651 r  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=2, routed)           0.816    15.467    cpu/L_reg/i__carry__0_i_15_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.591 f  cpu/L_reg/i__carry__0_i_20/O
                         net (fo=2, routed)           0.891    16.482    cpu/L_reg/i__carry__0_i_20_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    16.606 r  cpu/L_reg/i__carry__0_i_14__0/O
                         net (fo=4, routed)           0.854    17.460    cpu/L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.584 f  cpu/L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.820    18.404    cpu/L_reg/i__carry_i_25__0_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.124    18.528 r  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=3, routed)           0.766    19.295    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.149    19.444 r  cpu/L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.615    20.058    cpu/decimal_renderer/i__carry__0_i_13_0[0]
    SLICE_X31Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    20.815 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.815    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.054 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.824    21.879    cpu/L_reg/i__carry__0_i_12[2]
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.302    22.181 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.779    22.960    cpu/decimal_renderer/i__carry_i_13
    SLICE_X28Y46         LUT5 (Prop_lut5_I4_O)        0.124    23.084 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=8, routed)           0.835    23.918    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    24.042 r  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=9, routed)           1.152    25.194    cpu/L_reg/i__carry_i_12_0
    SLICE_X28Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.318 f  cpu/L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.679    25.998    cpu/L_reg/i__carry_i_18_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.122 r  cpu/L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.456    26.578    cpu/L_reg/i__carry_i_9__0_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.149    26.727 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.336    27.063    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_48[2]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.656 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.656    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.770    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.992 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    28.858    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.299    29.157 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.579    29.736    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124    29.860 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_50/O
                         net (fo=2, routed)           0.818    30.678    cpu/L_reg/io_segment_OBUF[6]_inst_i_19_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124    30.802 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=2, routed)           0.651    31.453    cpu/L_reg/io_segment_OBUF[6]_inst_i_28_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124    31.577 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.638    32.215    cpu/seg/ctr/io_segment_OBUF[6]_inst_i_1_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I2_O)        0.124    32.339 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=9, routed)           1.193    33.533    cpu/L_reg/io_segment[1]_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I1_O)        0.124    33.657 r  cpu/L_reg/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.477    37.133    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    40.697 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.697    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.479ns  (logic 10.993ns (30.984%)  route 24.486ns (69.016%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=2 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.554     5.138    cpu/L_reg/CLK
    SLICE_X30Y52         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.202     6.858    cpu/L_reg/M_reg_count_min[8]
    SLICE_X30Y49         LUT5 (Prop_lut5_I1_O)        0.148     7.006 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_25/O
                         net (fo=3, routed)           1.156     8.161    cpu/L_reg/L_39d8bae6_remainder0_carry_i_25_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.328     8.489 f  cpu/L_reg/L_39d8bae6_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.660     9.150    cpu/L_reg/L_39d8bae6_remainder0_carry_i_13_n_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I2_O)        0.118     9.268 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.154     9.422    cpu/L_reg/L_39d8bae6_remainder0_carry_i_21_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.748 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.687    10.435    cpu/L_reg/L_39d8bae6_remainder0_carry_i_11_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I1_O)        0.148    10.583 r  cpu/L_reg/L_39d8bae6_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.766    11.349    cpu/decimal_renderer/DI[0]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    12.090 f  cpu/decimal_renderer/L_39d8bae6_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    12.889    cpu/L_reg/L_39d8bae6_remainder0[2]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.331    13.220 r  cpu/L_reg/i__carry_i_15__0/O
                         net (fo=13, routed)          1.099    14.320    cpu/L_reg/i__carry_i_15__0_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.331    14.651 r  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=2, routed)           0.816    15.467    cpu/L_reg/i__carry__0_i_15_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.591 f  cpu/L_reg/i__carry__0_i_20/O
                         net (fo=2, routed)           0.891    16.482    cpu/L_reg/i__carry__0_i_20_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    16.606 r  cpu/L_reg/i__carry__0_i_14__0/O
                         net (fo=4, routed)           0.854    17.460    cpu/L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.584 f  cpu/L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.820    18.404    cpu/L_reg/i__carry_i_25__0_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.124    18.528 r  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=3, routed)           0.766    19.295    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.149    19.444 r  cpu/L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.615    20.058    cpu/decimal_renderer/i__carry__0_i_13_0[0]
    SLICE_X31Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    20.815 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.815    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.054 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.824    21.879    cpu/L_reg/i__carry__0_i_12[2]
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.302    22.181 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.779    22.960    cpu/decimal_renderer/i__carry_i_13
    SLICE_X28Y46         LUT5 (Prop_lut5_I4_O)        0.124    23.084 r  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=8, routed)           0.835    23.918    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    24.042 r  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=9, routed)           1.152    25.194    cpu/L_reg/i__carry_i_12_0
    SLICE_X28Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.318 f  cpu/L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.679    25.998    cpu/L_reg/i__carry_i_18_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.122 r  cpu/L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.456    26.578    cpu/L_reg/i__carry_i_9__0_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.149    26.727 r  cpu/L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.336    27.063    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_48[2]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    27.656 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.656    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.770    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.992 r  cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    28.858    cpu/decimal_renderer/L_39d8bae6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.299    29.157 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.579    29.736    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_56_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124    29.860 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_50/O
                         net (fo=2, routed)           0.816    30.676    cpu/L_reg/io_segment_OBUF[6]_inst_i_19_0
    SLICE_X29Y43         LUT4 (Prop_lut4_I3_O)        0.124    30.800 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_35/O
                         net (fo=2, routed)           0.608    31.408    cpu/L_reg/io_segment_OBUF[6]_inst_i_35_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.124    31.532 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.667    32.199    cpu/L_reg/io_segment_OBUF[6]_inst_i_19_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    32.323 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.272    33.595    cpu/L_reg/D_ctr_q_reg[16]
    SLICE_X30Y37         LUT6 (Prop_lut6_I1_O)        0.124    33.719 r  cpu/L_reg/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.331    37.049    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    40.617 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.617    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.671ns  (logic 4.286ns (40.162%)  route 6.385ns (59.838%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.565     5.149    cpu/CLK
    SLICE_X39Y43         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  cpu/FSM_sequential_D_state_q_reg[1]/Q
                         net (fo=48, routed)          2.229     7.835    cpu/D_state_q[1]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.959 r  cpu/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=11, routed)          0.866     8.824    cpu/word_seg/ctr/seg_selector[3]_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.948 r  cpu/word_seg/ctr/seg_selector_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.290    12.239    seg_selector_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.582    15.820 r  seg_selector_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.820    seg_selector[0]
    P8                                                                r  seg_selector[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.548ns  (logic 4.280ns (40.578%)  route 6.268ns (59.422%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.565     5.149    cpu/CLK
    SLICE_X39Y43         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  cpu/FSM_sequential_D_state_q_reg[1]/Q
                         net (fo=48, routed)          2.229     7.835    cpu/D_state_q[1]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.959 r  cpu/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=11, routed)          0.858     8.817    cpu/word_seg/ctr/seg_selector[3]_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.941 r  cpu/word_seg/ctr/seg_selector_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.180    12.121    seg_selector_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.576    15.697 r  seg_selector_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.697    seg_selector[1]
    R8                                                                r  seg_selector[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.450ns  (logic 4.270ns (40.859%)  route 6.180ns (59.141%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.565     5.149    cpu/CLK
    SLICE_X39Y43         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  cpu/FSM_sequential_D_state_q_reg[1]/Q
                         net (fo=48, routed)          2.229     7.835    cpu/D_state_q[1]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.959 r  cpu/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=11, routed)          0.686     8.645    cpu/word_seg/ctr/seg_selector[3]_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.769 r  cpu/word_seg/ctr/seg_selector_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.264    12.034    seg_selector_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.566    15.599 r  seg_selector_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.599    seg_selector[3]
    P9                                                                r  seg_selector[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.399ns (66.113%)  route 0.717ns (33.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.564     1.508    cpu/L_reg/CLK
    SLICE_X46Y43         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  cpu/L_reg/D_reg_q_reg[4][1]_lopt_replica/Q
                         net (fo=1, routed)           0.717     2.389    lopt_11
    P1                   OBUF (Prop_obuf_I_O)         1.235     3.623 r  led_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.623    led_grid[1]
    P1                                                                r  led_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.411ns (66.486%)  route 0.711ns (33.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.565     1.509    cpu/L_reg/CLK
    SLICE_X52Y42         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/Q
                         net (fo=1, routed)           0.711     2.384    lopt_4
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.631 r  led_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.631    led_grid[0]
    T2                                                                r  led_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.389ns (63.439%)  route 0.801ns (36.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.564     1.508    cpu/L_reg/CLK
    SLICE_X46Y43         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  cpu/L_reg/D_reg_q_reg[4][13]_lopt_replica/Q
                         net (fo=1, routed)           0.801     2.472    lopt_8
    P4                   OBUF (Prop_obuf_I_O)         1.225     3.697 r  led_grid_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.697    led_grid[13]
    P4                                                                r  led_grid[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.418ns (64.551%)  route 0.779ns (35.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.564     1.508    cpu/L_reg/CLK
    SLICE_X41Y48         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  cpu/L_reg/D_reg_q_reg[4][5]_lopt_replica/Q
                         net (fo=1, routed)           0.779     2.415    lopt_15
    N1                   OBUF (Prop_obuf_I_O)         1.290     3.705 r  led_grid_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.705    led_grid[5]
    N1                                                                r  led_grid[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.432ns (64.378%)  route 0.792ns (35.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.564     1.508    cpu/L_reg/CLK
    SLICE_X46Y43         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  cpu/L_reg/D_reg_q_reg[4][9]_lopt_replica/Q
                         net (fo=1, routed)           0.792     2.448    lopt_19
    P3                   OBUF (Prop_obuf_I_O)         1.284     3.732 r  led_grid_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.732    led_grid[9]
    P3                                                                r  led_grid[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.348ns (58.650%)  route 0.950ns (41.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.564     1.508    cpu/L_reg/CLK
    SLICE_X37Y49         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/Q
                         net (fo=1, routed)           0.950     2.599    lopt_18
    N4                   OBUF (Prop_obuf_I_O)         1.207     3.805 r  led_grid_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.805    led_grid[8]
    N4                                                                r  led_grid[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.428ns (60.954%)  route 0.915ns (39.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.564     1.508    cpu/L_reg/CLK
    SLICE_X41Y48         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/Q
                         net (fo=1, routed)           0.915     2.550    lopt_14
    R3                   OBUF (Prop_obuf_I_O)         1.300     3.850 r  led_grid_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.850    led_grid[4]
    R3                                                                r  led_grid[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.417ns (60.198%)  route 0.937ns (39.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.562     1.506    cpu/L_reg/CLK
    SLICE_X28Y42         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cpu/L_reg/D_reg_q_reg[4][2]_lopt_replica/Q
                         net (fo=1, routed)           0.937     2.584    lopt_12
    P13                  OBUF (Prop_obuf_I_O)         1.276     3.860 r  led_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.860    led_grid[2]
    P13                                                               r  led_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.413ns (59.525%)  route 0.961ns (40.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.563     1.507    cpu/L_reg/CLK
    SLICE_X28Y45         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cpu/L_reg/D_reg_q_reg[4][6]_lopt_replica/Q
                         net (fo=1, routed)           0.961     2.608    lopt_16
    N13                  OBUF (Prop_obuf_I_O)         1.272     3.880 r  led_grid_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.880    led_grid[6]
    N13                                                               r  led_grid[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.359ns (56.814%)  route 1.033ns (43.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.564     1.508    cpu/L_reg/CLK
    SLICE_X37Y49         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/Q
                         net (fo=1, routed)           1.033     2.682    lopt_7
    P5                   OBUF (Prop_obuf_I_O)         1.218     3.899 r  led_grid_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.899    led_grid[12]
    P5                                                                r  led_grid[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.131ns  (logic 1.619ns (26.408%)  route 4.512ns (73.592%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           3.315     4.810    forLoop_idx_0_925489245[1].io_button_cond_row/D[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=24, routed)          1.197     6.131    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_d
    SLICE_X43Y43         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.447     4.852    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X43Y43         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[20]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.131ns  (logic 1.619ns (26.408%)  route 4.512ns (73.592%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           3.315     4.810    forLoop_idx_0_925489245[1].io_button_cond_row/D[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=24, routed)          1.197     6.131    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_d
    SLICE_X43Y43         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.447     4.852    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X43Y43         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[21]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.131ns  (logic 1.619ns (26.408%)  route 4.512ns (73.592%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           3.315     4.810    forLoop_idx_0_925489245[1].io_button_cond_row/D[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=24, routed)          1.197     6.131    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_d
    SLICE_X43Y43         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.447     4.852    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X43Y43         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[22]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.131ns  (logic 1.619ns (26.408%)  route 4.512ns (73.592%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           3.315     4.810    forLoop_idx_0_925489245[1].io_button_cond_row/D[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=24, routed)          1.197     6.131    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_d
    SLICE_X43Y43         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.447     4.852    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X43Y43         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[23]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.619ns (27.184%)  route 4.337ns (72.816%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           3.315     4.810    forLoop_idx_0_925489245[1].io_button_cond_row/D[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=24, routed)          1.022     5.956    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_d
    SLICE_X43Y38         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.444     4.849    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X43Y38         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[0]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.619ns (27.184%)  route 4.337ns (72.816%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           3.315     4.810    forLoop_idx_0_925489245[1].io_button_cond_row/D[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=24, routed)          1.022     5.956    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_d
    SLICE_X43Y38         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.444     4.849    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X43Y38         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[1]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.619ns (27.184%)  route 4.337ns (72.816%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           3.315     4.810    forLoop_idx_0_925489245[1].io_button_cond_row/D[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=24, routed)          1.022     5.956    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_d
    SLICE_X43Y38         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.444     4.849    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X43Y38         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[2]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.619ns (27.184%)  route 4.337ns (72.816%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           3.315     4.810    forLoop_idx_0_925489245[1].io_button_cond_row/D[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=24, routed)          1.022     5.956    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_d
    SLICE_X43Y38         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.444     4.849    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X43Y38         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[3]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.619ns (27.506%)  route 4.267ns (72.494%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           3.315     4.810    forLoop_idx_0_925489245[1].io_button_cond_row/D[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=24, routed)          0.952     5.886    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_d
    SLICE_X43Y40         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.445     4.850    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X43Y40         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[10]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.619ns (27.506%)  route 4.267ns (72.494%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           3.315     4.810    forLoop_idx_0_925489245[1].io_button_cond_row/D[0]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=24, routed)          0.952     5.886    forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_d
    SLICE_X43Y40         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.445     4.850    forLoop_idx_0_925489245[1].io_button_cond_row/CLK
    SLICE_X43Y40         FDSE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/D_ctr2_q_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1491760460[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.260ns (20.781%)  route 0.991ns (79.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.991     1.250    forLoop_idx_0_1491760460[0].io_button_cond_start/sync/D[0]
    SLICE_X52Y41         FDRE                                         r  forLoop_idx_0_1491760460[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.836     2.026    forLoop_idx_0_1491760460[0].io_button_cond_start/sync/CLK
    SLICE_X52Y41         FDRE                                         r  forLoop_idx_0_1491760460[0].io_button_cond_start/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_925489245[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.266ns (20.747%)  route 1.017ns (79.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           1.017     1.283    forLoop_idx_0_925489245[3].io_button_cond_row/sync/D[0]
    SLICE_X52Y41         FDRE                                         r  forLoop_idx_0_925489245[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.836     2.026    forLoop_idx_0_925489245[3].io_button_cond_row/sync/CLK
    SLICE_X52Y41         FDRE                                         r  forLoop_idx_0_925489245[3].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_925489245[0].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.262ns (19.153%)  route 1.105ns (80.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           1.105     1.367    forLoop_idx_0_925489245[0].io_button_cond_row/sync/D[0]
    SLICE_X47Y38         FDRE                                         r  forLoop_idx_0_925489245[0].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.832     2.022    forLoop_idx_0_925489245[0].io_button_cond_row/sync/CLK
    SLICE_X47Y38         FDRE                                         r  forLoop_idx_0_925489245[0].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_925489245[1].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.263ns (17.786%)  route 1.215ns (82.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           1.215     1.477    forLoop_idx_0_925489245[1].io_button_cond_row/sync/D[0]
    SLICE_X42Y39         FDRE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.831     2.021    forLoop_idx_0_925489245[1].io_button_cond_row/sync/CLK
    SLICE_X42Y39         FDRE                                         r  forLoop_idx_0_925489245[1].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_670295104[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.257ns (16.554%)  route 1.294ns (83.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.294     1.550    forLoop_idx_0_670295104[0].io_button_cond_select/sync/D[0]
    SLICE_X42Y39         FDRE                                         r  forLoop_idx_0_670295104[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.831     2.021    forLoop_idx_0_670295104[0].io_button_cond_select/sync/CLK
    SLICE_X42Y39         FDRE                                         r  forLoop_idx_0_670295104[0].io_button_cond_select/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_925489245[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.591ns  (logic 0.257ns (16.158%)  route 1.334ns (83.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           1.334     1.591    forLoop_idx_0_925489245[2].io_button_cond_row/sync/D[0]
    SLICE_X44Y34         FDRE                                         r  forLoop_idx_0_925489245[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.828     2.018    forLoop_idx_0_925489245[2].io_button_cond_row/sync/CLK
    SLICE_X44Y34         FDRE                                         r  forLoop_idx_0_925489245[2].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.307ns (18.812%)  route 1.324ns (81.188%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           1.151     1.413    forLoop_idx_0_925489245[0].io_button_cond_row/D[0]
    SLICE_X44Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.458 r  forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=24, routed)          0.173     1.631    forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_d
    SLICE_X45Y38         FDSE                                         r  forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.832     2.022    forLoop_idx_0_925489245[0].io_button_cond_row/CLK
    SLICE_X45Y38         FDSE                                         r  forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q_reg[0]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.307ns (18.812%)  route 1.324ns (81.188%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           1.151     1.413    forLoop_idx_0_925489245[0].io_button_cond_row/D[0]
    SLICE_X44Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.458 r  forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=24, routed)          0.173     1.631    forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_d
    SLICE_X45Y38         FDSE                                         r  forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.832     2.022    forLoop_idx_0_925489245[0].io_button_cond_row/CLK
    SLICE_X45Y38         FDSE                                         r  forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q_reg[1]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.307ns (18.812%)  route 1.324ns (81.188%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           1.151     1.413    forLoop_idx_0_925489245[0].io_button_cond_row/D[0]
    SLICE_X44Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.458 r  forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=24, routed)          0.173     1.631    forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_d
    SLICE_X45Y38         FDSE                                         r  forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.832     2.022    forLoop_idx_0_925489245[0].io_button_cond_row/CLK
    SLICE_X45Y38         FDSE                                         r  forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q_reg[2]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.307ns (18.812%)  route 1.324ns (81.188%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           1.151     1.413    forLoop_idx_0_925489245[0].io_button_cond_row/D[0]
    SLICE_X44Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.458 r  forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=24, routed)          0.173     1.631    forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_d
    SLICE_X45Y38         FDSE                                         r  forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.832     2.022    forLoop_idx_0_925489245[0].io_button_cond_row/CLK
    SLICE_X45Y38         FDSE                                         r  forLoop_idx_0_925489245[0].io_button_cond_row/D_ctr2_q_reg[3]/C





