ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"adc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/adc.c"
  20              		.section	.text.MX_ADC1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_ADC1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_ADC1_Init:
  28              	.LFB239:
   1:Core/Src/adc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/adc.c **** /**
   3:Core/Src/adc.c ****   ******************************************************************************
   4:Core/Src/adc.c ****   * @file    adc.c
   5:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/adc.c ****   *          of the ADC instances.
   7:Core/Src/adc.c ****   ******************************************************************************
   8:Core/Src/adc.c ****   * @attention
   9:Core/Src/adc.c ****   *
  10:Core/Src/adc.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/adc.c ****   * All rights reserved.
  12:Core/Src/adc.c ****   *
  13:Core/Src/adc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/adc.c ****   * in the root directory of this software component.
  15:Core/Src/adc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** /* USER CODE END Header */
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** DMA_HandleTypeDef hdma_adc1;
  29:Core/Src/adc.c **** 
  30:Core/Src/adc.c **** /* ADC1 init function */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 2


  31:Core/Src/adc.c **** void MX_ADC1_Init(void)
  32:Core/Src/adc.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  33:Core/Src/adc.c **** 
  34:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  35:Core/Src/adc.c **** 
  36:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  37:Core/Src/adc.c **** 
  38:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  40              		.loc 1 38 3 view .LVU1
  41              		.loc 1 38 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
  45 000a 0293     		str	r3, [sp, #8]
  46 000c 0393     		str	r3, [sp, #12]
  39:Core/Src/adc.c **** 
  40:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  41:Core/Src/adc.c **** 
  42:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  43:Core/Src/adc.c **** 
  44:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
  45:Core/Src/adc.c ****   */
  46:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  47              		.loc 1 46 3 is_stmt 1 view .LVU3
  48              		.loc 1 46 18 is_stmt 0 view .LVU4
  49 000e 5D48     		ldr	r0, .L29
  50 0010 5D4A     		ldr	r2, .L29+4
  51 0012 0260     		str	r2, [r0]
  47:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
  52              		.loc 1 47 3 is_stmt 1 view .LVU5
  53              		.loc 1 47 29 is_stmt 0 view .LVU6
  54 0014 4360     		str	r3, [r0, #4]
  48:Core/Src/adc.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_8B;
  55              		.loc 1 48 3 is_stmt 1 view .LVU7
  56              		.loc 1 48 25 is_stmt 0 view .LVU8
  57 0016 4FF00072 		mov	r2, #33554432
  58 001a 8260     		str	r2, [r0, #8]
  49:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = ENABLE;
  59              		.loc 1 49 3 is_stmt 1 view .LVU9
  60              		.loc 1 49 27 is_stmt 0 view .LVU10
  61 001c 0122     		movs	r2, #1
  62 001e 0261     		str	r2, [r0, #16]
  50:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
  63              		.loc 1 50 3 is_stmt 1 view .LVU11
  64              		.loc 1 50 33 is_stmt 0 view .LVU12
  65 0020 0276     		strb	r2, [r0, #24]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 3


  51:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  66              		.loc 1 51 3 is_stmt 1 view .LVU13
  67              		.loc 1 51 36 is_stmt 0 view .LVU14
  68 0022 80F82030 		strb	r3, [r0, #32]
  52:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  69              		.loc 1 52 3 is_stmt 1 view .LVU15
  70              		.loc 1 52 35 is_stmt 0 view .LVU16
  71 0026 C362     		str	r3, [r0, #44]
  53:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  72              		.loc 1 53 3 is_stmt 1 view .LVU17
  73              		.loc 1 53 31 is_stmt 0 view .LVU18
  74 0028 5849     		ldr	r1, .L29+8
  75 002a 8162     		str	r1, [r0, #40]
  54:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  76              		.loc 1 54 3 is_stmt 1 view .LVU19
  77              		.loc 1 54 24 is_stmt 0 view .LVU20
  78 002c C360     		str	r3, [r0, #12]
  55:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 12;
  79              		.loc 1 55 3 is_stmt 1 view .LVU21
  80              		.loc 1 55 30 is_stmt 0 view .LVU22
  81 002e 0C23     		movs	r3, #12
  82 0030 C361     		str	r3, [r0, #28]
  56:Core/Src/adc.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
  83              		.loc 1 56 3 is_stmt 1 view .LVU23
  84              		.loc 1 56 36 is_stmt 0 view .LVU24
  85 0032 80F83020 		strb	r2, [r0, #48]
  57:Core/Src/adc.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  86              		.loc 1 57 3 is_stmt 1 view .LVU25
  87              		.loc 1 57 27 is_stmt 0 view .LVU26
  88 0036 4261     		str	r2, [r0, #20]
  58:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  89              		.loc 1 58 3 is_stmt 1 view .LVU27
  90              		.loc 1 58 7 is_stmt 0 view .LVU28
  91 0038 FFF7FEFF 		bl	HAL_ADC_Init
  92              	.LVL0:
  93              		.loc 1 58 6 view .LVU29
  94 003c 0028     		cmp	r0, #0
  95 003e 7AD1     		bne	.L16
  96              	.L2:
  59:Core/Src/adc.c ****   {
  60:Core/Src/adc.c ****     Error_Handler();
  61:Core/Src/adc.c ****   }
  62:Core/Src/adc.c **** 
  63:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  64:Core/Src/adc.c ****   */
  65:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_14;
  97              		.loc 1 65 3 is_stmt 1 view .LVU30
  98              		.loc 1 65 19 is_stmt 0 view .LVU31
  99 0040 0E23     		movs	r3, #14
 100 0042 0093     		str	r3, [sp]
  66:Core/Src/adc.c ****   sConfig.Rank = 1;
 101              		.loc 1 66 3 is_stmt 1 view .LVU32
 102              		.loc 1 66 16 is_stmt 0 view .LVU33
 103 0044 0123     		movs	r3, #1
 104 0046 0193     		str	r3, [sp, #4]
  67:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 105              		.loc 1 67 3 is_stmt 1 view .LVU34
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 4


 106              		.loc 1 67 24 is_stmt 0 view .LVU35
 107 0048 0293     		str	r3, [sp, #8]
  68:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 108              		.loc 1 68 3 is_stmt 1 view .LVU36
 109              		.loc 1 68 7 is_stmt 0 view .LVU37
 110 004a 6946     		mov	r1, sp
 111 004c 4D48     		ldr	r0, .L29
 112 004e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 113              	.LVL1:
 114              		.loc 1 68 6 view .LVU38
 115 0052 0028     		cmp	r0, #0
 116 0054 72D1     		bne	.L17
 117              	.L3:
  69:Core/Src/adc.c ****   {
  70:Core/Src/adc.c ****     Error_Handler();
  71:Core/Src/adc.c ****   }
  72:Core/Src/adc.c **** 
  73:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  74:Core/Src/adc.c ****   */
  75:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_7;
 118              		.loc 1 75 3 is_stmt 1 view .LVU39
 119              		.loc 1 75 19 is_stmt 0 view .LVU40
 120 0056 0723     		movs	r3, #7
 121 0058 0093     		str	r3, [sp]
  76:Core/Src/adc.c ****   sConfig.Rank = 2;
 122              		.loc 1 76 3 is_stmt 1 view .LVU41
 123              		.loc 1 76 16 is_stmt 0 view .LVU42
 124 005a 0223     		movs	r3, #2
 125 005c 0193     		str	r3, [sp, #4]
  77:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 126              		.loc 1 77 3 is_stmt 1 view .LVU43
 127              		.loc 1 77 7 is_stmt 0 view .LVU44
 128 005e 6946     		mov	r1, sp
 129 0060 4848     		ldr	r0, .L29
 130 0062 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 131              	.LVL2:
 132              		.loc 1 77 6 view .LVU45
 133 0066 0028     		cmp	r0, #0
 134 0068 6BD1     		bne	.L18
 135              	.L4:
  78:Core/Src/adc.c ****   {
  79:Core/Src/adc.c ****     Error_Handler();
  80:Core/Src/adc.c ****   }
  81:Core/Src/adc.c **** 
  82:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  83:Core/Src/adc.c ****   */
  84:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_13;
 136              		.loc 1 84 3 is_stmt 1 view .LVU46
 137              		.loc 1 84 19 is_stmt 0 view .LVU47
 138 006a 0D23     		movs	r3, #13
 139 006c 0093     		str	r3, [sp]
  85:Core/Src/adc.c ****   sConfig.Rank = 3;
 140              		.loc 1 85 3 is_stmt 1 view .LVU48
 141              		.loc 1 85 16 is_stmt 0 view .LVU49
 142 006e 0323     		movs	r3, #3
 143 0070 0193     		str	r3, [sp, #4]
  86:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 5


 144              		.loc 1 86 3 is_stmt 1 view .LVU50
 145              		.loc 1 86 7 is_stmt 0 view .LVU51
 146 0072 6946     		mov	r1, sp
 147 0074 4348     		ldr	r0, .L29
 148 0076 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 149              	.LVL3:
 150              		.loc 1 86 6 view .LVU52
 151 007a 0028     		cmp	r0, #0
 152 007c 64D1     		bne	.L19
 153              	.L5:
  87:Core/Src/adc.c ****   {
  88:Core/Src/adc.c ****     Error_Handler();
  89:Core/Src/adc.c ****   }
  90:Core/Src/adc.c **** 
  91:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  92:Core/Src/adc.c ****   */
  93:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_6;
 154              		.loc 1 93 3 is_stmt 1 view .LVU53
 155              		.loc 1 93 19 is_stmt 0 view .LVU54
 156 007e 0623     		movs	r3, #6
 157 0080 0093     		str	r3, [sp]
  94:Core/Src/adc.c ****   sConfig.Rank = 4;
 158              		.loc 1 94 3 is_stmt 1 view .LVU55
 159              		.loc 1 94 16 is_stmt 0 view .LVU56
 160 0082 0423     		movs	r3, #4
 161 0084 0193     		str	r3, [sp, #4]
  95:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 162              		.loc 1 95 3 is_stmt 1 view .LVU57
 163              		.loc 1 95 7 is_stmt 0 view .LVU58
 164 0086 6946     		mov	r1, sp
 165 0088 3E48     		ldr	r0, .L29
 166 008a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 167              	.LVL4:
 168              		.loc 1 95 6 view .LVU59
 169 008e 0028     		cmp	r0, #0
 170 0090 5DD1     		bne	.L20
 171              	.L6:
  96:Core/Src/adc.c ****   {
  97:Core/Src/adc.c ****     Error_Handler();
  98:Core/Src/adc.c ****   }
  99:Core/Src/adc.c **** 
 100:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 101:Core/Src/adc.c ****   */
 102:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_12;
 172              		.loc 1 102 3 is_stmt 1 view .LVU60
 173              		.loc 1 102 19 is_stmt 0 view .LVU61
 174 0092 0C23     		movs	r3, #12
 175 0094 0093     		str	r3, [sp]
 103:Core/Src/adc.c ****   sConfig.Rank = 5;
 176              		.loc 1 103 3 is_stmt 1 view .LVU62
 177              		.loc 1 103 16 is_stmt 0 view .LVU63
 178 0096 0523     		movs	r3, #5
 179 0098 0193     		str	r3, [sp, #4]
 104:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 180              		.loc 1 104 3 is_stmt 1 view .LVU64
 181              		.loc 1 104 24 is_stmt 0 view .LVU65
 182 009a 0323     		movs	r3, #3
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 6


 183 009c 0293     		str	r3, [sp, #8]
 105:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 184              		.loc 1 105 3 is_stmt 1 view .LVU66
 185              		.loc 1 105 7 is_stmt 0 view .LVU67
 186 009e 6946     		mov	r1, sp
 187 00a0 3848     		ldr	r0, .L29
 188 00a2 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 189              	.LVL5:
 190              		.loc 1 105 6 view .LVU68
 191 00a6 0028     		cmp	r0, #0
 192 00a8 54D1     		bne	.L21
 193              	.L7:
 106:Core/Src/adc.c ****   {
 107:Core/Src/adc.c ****     Error_Handler();
 108:Core/Src/adc.c ****   }
 109:Core/Src/adc.c **** 
 110:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 111:Core/Src/adc.c ****   */
 112:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_9;
 194              		.loc 1 112 3 is_stmt 1 view .LVU69
 195              		.loc 1 112 19 is_stmt 0 view .LVU70
 196 00aa 0923     		movs	r3, #9
 197 00ac 0093     		str	r3, [sp]
 113:Core/Src/adc.c ****   sConfig.Rank = 6;
 198              		.loc 1 113 3 is_stmt 1 view .LVU71
 199              		.loc 1 113 16 is_stmt 0 view .LVU72
 200 00ae 0623     		movs	r3, #6
 201 00b0 0193     		str	r3, [sp, #4]
 114:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 202              		.loc 1 114 3 is_stmt 1 view .LVU73
 203              		.loc 1 114 7 is_stmt 0 view .LVU74
 204 00b2 6946     		mov	r1, sp
 205 00b4 3348     		ldr	r0, .L29
 206 00b6 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 207              	.LVL6:
 208              		.loc 1 114 6 view .LVU75
 209 00ba 0028     		cmp	r0, #0
 210 00bc 4DD1     		bne	.L22
 211              	.L8:
 115:Core/Src/adc.c ****   {
 116:Core/Src/adc.c ****     Error_Handler();
 117:Core/Src/adc.c ****   }
 118:Core/Src/adc.c **** 
 119:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 120:Core/Src/adc.c ****   */
 121:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_10;
 212              		.loc 1 121 3 is_stmt 1 view .LVU76
 213              		.loc 1 121 19 is_stmt 0 view .LVU77
 214 00be 0A23     		movs	r3, #10
 215 00c0 0093     		str	r3, [sp]
 122:Core/Src/adc.c ****   sConfig.Rank = 7;
 216              		.loc 1 122 3 is_stmt 1 view .LVU78
 217              		.loc 1 122 16 is_stmt 0 view .LVU79
 218 00c2 0723     		movs	r3, #7
 219 00c4 0193     		str	r3, [sp, #4]
 123:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 220              		.loc 1 123 3 is_stmt 1 view .LVU80
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 7


 221              		.loc 1 123 7 is_stmt 0 view .LVU81
 222 00c6 6946     		mov	r1, sp
 223 00c8 2E48     		ldr	r0, .L29
 224 00ca FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 225              	.LVL7:
 226              		.loc 1 123 6 view .LVU82
 227 00ce 0028     		cmp	r0, #0
 228 00d0 46D1     		bne	.L23
 229              	.L9:
 124:Core/Src/adc.c ****   {
 125:Core/Src/adc.c ****     Error_Handler();
 126:Core/Src/adc.c ****   }
 127:Core/Src/adc.c **** 
 128:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 129:Core/Src/adc.c ****   */
 130:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_11;
 230              		.loc 1 130 3 is_stmt 1 view .LVU83
 231              		.loc 1 130 19 is_stmt 0 view .LVU84
 232 00d2 0B23     		movs	r3, #11
 233 00d4 0093     		str	r3, [sp]
 131:Core/Src/adc.c ****   sConfig.Rank = 8;
 234              		.loc 1 131 3 is_stmt 1 view .LVU85
 235              		.loc 1 131 16 is_stmt 0 view .LVU86
 236 00d6 0823     		movs	r3, #8
 237 00d8 0193     		str	r3, [sp, #4]
 132:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 238              		.loc 1 132 3 is_stmt 1 view .LVU87
 239              		.loc 1 132 7 is_stmt 0 view .LVU88
 240 00da 6946     		mov	r1, sp
 241 00dc 2948     		ldr	r0, .L29
 242 00de FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 243              	.LVL8:
 244              		.loc 1 132 6 view .LVU89
 245 00e2 0028     		cmp	r0, #0
 246 00e4 3FD1     		bne	.L24
 247              	.L10:
 133:Core/Src/adc.c ****   {
 134:Core/Src/adc.c ****     Error_Handler();
 135:Core/Src/adc.c ****   }
 136:Core/Src/adc.c **** 
 137:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 138:Core/Src/adc.c ****   */
 139:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_2;
 248              		.loc 1 139 3 is_stmt 1 view .LVU90
 249              		.loc 1 139 19 is_stmt 0 view .LVU91
 250 00e6 0223     		movs	r3, #2
 251 00e8 0093     		str	r3, [sp]
 140:Core/Src/adc.c ****   sConfig.Rank = 9;
 252              		.loc 1 140 3 is_stmt 1 view .LVU92
 253              		.loc 1 140 16 is_stmt 0 view .LVU93
 254 00ea 0923     		movs	r3, #9
 255 00ec 0193     		str	r3, [sp, #4]
 141:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 256              		.loc 1 141 3 is_stmt 1 view .LVU94
 257              		.loc 1 141 7 is_stmt 0 view .LVU95
 258 00ee 6946     		mov	r1, sp
 259 00f0 2448     		ldr	r0, .L29
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 8


 260 00f2 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 261              	.LVL9:
 262              		.loc 1 141 6 view .LVU96
 263 00f6 0028     		cmp	r0, #0
 264 00f8 38D1     		bne	.L25
 265              	.L11:
 142:Core/Src/adc.c ****   {
 143:Core/Src/adc.c ****     Error_Handler();
 144:Core/Src/adc.c ****   }
 145:Core/Src/adc.c **** 
 146:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 147:Core/Src/adc.c ****   */
 148:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_3;
 266              		.loc 1 148 3 is_stmt 1 view .LVU97
 267              		.loc 1 148 19 is_stmt 0 view .LVU98
 268 00fa 0323     		movs	r3, #3
 269 00fc 0093     		str	r3, [sp]
 149:Core/Src/adc.c ****   sConfig.Rank = 10;
 270              		.loc 1 149 3 is_stmt 1 view .LVU99
 271              		.loc 1 149 16 is_stmt 0 view .LVU100
 272 00fe 0A23     		movs	r3, #10
 273 0100 0193     		str	r3, [sp, #4]
 150:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 274              		.loc 1 150 3 is_stmt 1 view .LVU101
 275              		.loc 1 150 7 is_stmt 0 view .LVU102
 276 0102 6946     		mov	r1, sp
 277 0104 1F48     		ldr	r0, .L29
 278 0106 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 279              	.LVL10:
 280              		.loc 1 150 6 view .LVU103
 281 010a 90BB     		cbnz	r0, .L26
 282              	.L12:
 151:Core/Src/adc.c ****   {
 152:Core/Src/adc.c ****     Error_Handler();
 153:Core/Src/adc.c ****   }
 154:Core/Src/adc.c **** 
 155:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 156:Core/Src/adc.c ****   */
 157:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_15;
 283              		.loc 1 157 3 is_stmt 1 view .LVU104
 284              		.loc 1 157 19 is_stmt 0 view .LVU105
 285 010c 0F23     		movs	r3, #15
 286 010e 0093     		str	r3, [sp]
 158:Core/Src/adc.c ****   sConfig.Rank = 11;
 287              		.loc 1 158 3 is_stmt 1 view .LVU106
 288              		.loc 1 158 16 is_stmt 0 view .LVU107
 289 0110 0B23     		movs	r3, #11
 290 0112 0193     		str	r3, [sp, #4]
 159:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 291              		.loc 1 159 3 is_stmt 1 view .LVU108
 292              		.loc 1 159 7 is_stmt 0 view .LVU109
 293 0114 6946     		mov	r1, sp
 294 0116 1B48     		ldr	r0, .L29
 295 0118 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 296              	.LVL11:
 297              		.loc 1 159 6 view .LVU110
 298 011c 60BB     		cbnz	r0, .L27
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 9


 299              	.L13:
 160:Core/Src/adc.c ****   {
 161:Core/Src/adc.c ****     Error_Handler();
 162:Core/Src/adc.c ****   }
 163:Core/Src/adc.c **** 
 164:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 165:Core/Src/adc.c ****   */
 166:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_8;
 300              		.loc 1 166 3 is_stmt 1 view .LVU111
 301              		.loc 1 166 19 is_stmt 0 view .LVU112
 302 011e 0823     		movs	r3, #8
 303 0120 0093     		str	r3, [sp]
 167:Core/Src/adc.c ****   sConfig.Rank = 12;
 304              		.loc 1 167 3 is_stmt 1 view .LVU113
 305              		.loc 1 167 16 is_stmt 0 view .LVU114
 306 0122 0C23     		movs	r3, #12
 307 0124 0193     		str	r3, [sp, #4]
 168:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 308              		.loc 1 168 3 is_stmt 1 view .LVU115
 309              		.loc 1 168 7 is_stmt 0 view .LVU116
 310 0126 6946     		mov	r1, sp
 311 0128 1648     		ldr	r0, .L29
 312 012a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 313              	.LVL12:
 314              		.loc 1 168 6 view .LVU117
 315 012e 30BB     		cbnz	r0, .L28
 316              	.L1:
 169:Core/Src/adc.c ****   {
 170:Core/Src/adc.c ****     Error_Handler();
 171:Core/Src/adc.c ****   }
 172:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 173:Core/Src/adc.c **** 
 174:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
 175:Core/Src/adc.c **** 
 176:Core/Src/adc.c **** }
 317              		.loc 1 176 1 view .LVU118
 318 0130 05B0     		add	sp, sp, #20
 319              	.LCFI2:
 320              		.cfi_remember_state
 321              		.cfi_def_cfa_offset 4
 322              		@ sp needed
 323 0132 5DF804FB 		ldr	pc, [sp], #4
 324              	.L16:
 325              	.LCFI3:
 326              		.cfi_restore_state
  60:Core/Src/adc.c ****   }
 327              		.loc 1 60 5 is_stmt 1 view .LVU119
 328 0136 FFF7FEFF 		bl	Error_Handler
 329              	.LVL13:
 330 013a 81E7     		b	.L2
 331              	.L17:
  70:Core/Src/adc.c ****   }
 332              		.loc 1 70 5 view .LVU120
 333 013c FFF7FEFF 		bl	Error_Handler
 334              	.LVL14:
 335 0140 89E7     		b	.L3
 336              	.L18:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 10


  79:Core/Src/adc.c ****   }
 337              		.loc 1 79 5 view .LVU121
 338 0142 FFF7FEFF 		bl	Error_Handler
 339              	.LVL15:
 340 0146 90E7     		b	.L4
 341              	.L19:
  88:Core/Src/adc.c ****   }
 342              		.loc 1 88 5 view .LVU122
 343 0148 FFF7FEFF 		bl	Error_Handler
 344              	.LVL16:
 345 014c 97E7     		b	.L5
 346              	.L20:
  97:Core/Src/adc.c ****   }
 347              		.loc 1 97 5 view .LVU123
 348 014e FFF7FEFF 		bl	Error_Handler
 349              	.LVL17:
 350 0152 9EE7     		b	.L6
 351              	.L21:
 107:Core/Src/adc.c ****   }
 352              		.loc 1 107 5 view .LVU124
 353 0154 FFF7FEFF 		bl	Error_Handler
 354              	.LVL18:
 355 0158 A7E7     		b	.L7
 356              	.L22:
 116:Core/Src/adc.c ****   }
 357              		.loc 1 116 5 view .LVU125
 358 015a FFF7FEFF 		bl	Error_Handler
 359              	.LVL19:
 360 015e AEE7     		b	.L8
 361              	.L23:
 125:Core/Src/adc.c ****   }
 362              		.loc 1 125 5 view .LVU126
 363 0160 FFF7FEFF 		bl	Error_Handler
 364              	.LVL20:
 365 0164 B5E7     		b	.L9
 366              	.L24:
 134:Core/Src/adc.c ****   }
 367              		.loc 1 134 5 view .LVU127
 368 0166 FFF7FEFF 		bl	Error_Handler
 369              	.LVL21:
 370 016a BCE7     		b	.L10
 371              	.L25:
 143:Core/Src/adc.c ****   }
 372              		.loc 1 143 5 view .LVU128
 373 016c FFF7FEFF 		bl	Error_Handler
 374              	.LVL22:
 375 0170 C3E7     		b	.L11
 376              	.L26:
 152:Core/Src/adc.c ****   }
 377              		.loc 1 152 5 view .LVU129
 378 0172 FFF7FEFF 		bl	Error_Handler
 379              	.LVL23:
 380 0176 C9E7     		b	.L12
 381              	.L27:
 161:Core/Src/adc.c ****   }
 382              		.loc 1 161 5 view .LVU130
 383 0178 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 11


 384              	.LVL24:
 385 017c CFE7     		b	.L13
 386              	.L28:
 170:Core/Src/adc.c ****   }
 387              		.loc 1 170 5 view .LVU131
 388 017e FFF7FEFF 		bl	Error_Handler
 389              	.LVL25:
 390              		.loc 1 176 1 is_stmt 0 view .LVU132
 391 0182 D5E7     		b	.L1
 392              	.L30:
 393              		.align	2
 394              	.L29:
 395 0184 00000000 		.word	hadc1
 396 0188 00200140 		.word	1073815552
 397 018c 0100000F 		.word	251658241
 398              		.cfi_endproc
 399              	.LFE239:
 401              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 402              		.align	1
 403              		.global	HAL_ADC_MspInit
 404              		.syntax unified
 405              		.thumb
 406              		.thumb_func
 408              	HAL_ADC_MspInit:
 409              	.LVL26:
 410              	.LFB240:
 177:Core/Src/adc.c **** 
 178:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
 179:Core/Src/adc.c **** {
 411              		.loc 1 179 1 is_stmt 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 40
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415              		.loc 1 179 1 is_stmt 0 view .LVU134
 416 0000 70B5     		push	{r4, r5, r6, lr}
 417              	.LCFI4:
 418              		.cfi_def_cfa_offset 16
 419              		.cfi_offset 4, -16
 420              		.cfi_offset 5, -12
 421              		.cfi_offset 6, -8
 422              		.cfi_offset 14, -4
 423 0002 8AB0     		sub	sp, sp, #40
 424              	.LCFI5:
 425              		.cfi_def_cfa_offset 56
 180:Core/Src/adc.c **** 
 181:Core/Src/adc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 426              		.loc 1 181 3 is_stmt 1 view .LVU135
 427              		.loc 1 181 20 is_stmt 0 view .LVU136
 428 0004 0023     		movs	r3, #0
 429 0006 0593     		str	r3, [sp, #20]
 430 0008 0693     		str	r3, [sp, #24]
 431 000a 0793     		str	r3, [sp, #28]
 432 000c 0893     		str	r3, [sp, #32]
 433 000e 0993     		str	r3, [sp, #36]
 182:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 434              		.loc 1 182 3 is_stmt 1 view .LVU137
 435              		.loc 1 182 15 is_stmt 0 view .LVU138
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 12


 436 0010 0268     		ldr	r2, [r0]
 437              		.loc 1 182 5 view .LVU139
 438 0012 03F18043 		add	r3, r3, #1073741824
 439 0016 03F59033 		add	r3, r3, #73728
 440 001a 9A42     		cmp	r2, r3
 441 001c 01D0     		beq	.L35
 442              	.LVL27:
 443              	.L31:
 183:Core/Src/adc.c ****   {
 184:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 185:Core/Src/adc.c **** 
 186:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
 187:Core/Src/adc.c ****     /* ADC1 clock enable */
 188:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 189:Core/Src/adc.c **** 
 190:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 191:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 192:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 193:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 194:Core/Src/adc.c ****     PC0     ------> ADC1_IN10
 195:Core/Src/adc.c ****     PC1     ------> ADC1_IN11
 196:Core/Src/adc.c ****     PC2     ------> ADC1_IN12
 197:Core/Src/adc.c ****     PC3     ------> ADC1_IN13
 198:Core/Src/adc.c ****     PA2     ------> ADC1_IN2
 199:Core/Src/adc.c ****     PA3     ------> ADC1_IN3
 200:Core/Src/adc.c ****     PA6     ------> ADC1_IN6
 201:Core/Src/adc.c ****     PA7     ------> ADC1_IN7
 202:Core/Src/adc.c ****     PC4     ------> ADC1_IN14
 203:Core/Src/adc.c ****     PC5     ------> ADC1_IN15
 204:Core/Src/adc.c ****     PB0     ------> ADC1_IN8
 205:Core/Src/adc.c ****     PB1     ------> ADC1_IN9
 206:Core/Src/adc.c ****     */
 207:Core/Src/adc.c ****     GPIO_InitStruct.Pin = MUX1X_Pin|MUX1Y_Pin|LEFTSIDE_LINE_Pin|ENCODER3_Pin
 208:Core/Src/adc.c ****                           |ENCODER1_Pin|MUX3X_Pin;
 209:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 210:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 211:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 212:Core/Src/adc.c **** 
 213:Core/Src/adc.c ****     GPIO_InitStruct.Pin = MUX2X_Pin|MUX2Y_Pin|ENCODER4_Pin|ENCODER2_Pin;
 214:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 215:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 217:Core/Src/adc.c **** 
 218:Core/Src/adc.c ****     GPIO_InitStruct.Pin = MUX3Y_Pin|RIGHTSIDE_LINE_Pin;
 219:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 220:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 221:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 222:Core/Src/adc.c **** 
 223:Core/Src/adc.c ****     /* ADC1 DMA Init */
 224:Core/Src/adc.c ****     /* ADC1 Init */
 225:Core/Src/adc.c ****     hdma_adc1.Instance = DMA2_Stream0;
 226:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 227:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 228:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 229:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 230:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 231:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 13


 232:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 233:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 234:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 235:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 236:Core/Src/adc.c ****     {
 237:Core/Src/adc.c ****       Error_Handler();
 238:Core/Src/adc.c ****     }
 239:Core/Src/adc.c **** 
 240:Core/Src/adc.c ****     __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 241:Core/Src/adc.c **** 
 242:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 243:Core/Src/adc.c **** 
 244:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
 245:Core/Src/adc.c ****   }
 246:Core/Src/adc.c **** }
 444              		.loc 1 246 1 view .LVU140
 445 001e 0AB0     		add	sp, sp, #40
 446              	.LCFI6:
 447              		.cfi_remember_state
 448              		.cfi_def_cfa_offset 16
 449              		@ sp needed
 450 0020 70BD     		pop	{r4, r5, r6, pc}
 451              	.LVL28:
 452              	.L35:
 453              	.LCFI7:
 454              		.cfi_restore_state
 455              		.loc 1 246 1 view .LVU141
 456 0022 0446     		mov	r4, r0
 188:Core/Src/adc.c **** 
 457              		.loc 1 188 5 is_stmt 1 view .LVU142
 458              	.LBB2:
 188:Core/Src/adc.c **** 
 459              		.loc 1 188 5 view .LVU143
 460 0024 0025     		movs	r5, #0
 461 0026 0195     		str	r5, [sp, #4]
 188:Core/Src/adc.c **** 
 462              		.loc 1 188 5 view .LVU144
 463 0028 03F58C33 		add	r3, r3, #71680
 464 002c 5A6C     		ldr	r2, [r3, #68]
 465 002e 42F48072 		orr	r2, r2, #256
 466 0032 5A64     		str	r2, [r3, #68]
 188:Core/Src/adc.c **** 
 467              		.loc 1 188 5 view .LVU145
 468 0034 5A6C     		ldr	r2, [r3, #68]
 469 0036 02F48072 		and	r2, r2, #256
 470 003a 0192     		str	r2, [sp, #4]
 188:Core/Src/adc.c **** 
 471              		.loc 1 188 5 view .LVU146
 472 003c 019A     		ldr	r2, [sp, #4]
 473              	.LBE2:
 188:Core/Src/adc.c **** 
 474              		.loc 1 188 5 view .LVU147
 190:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 475              		.loc 1 190 5 view .LVU148
 476              	.LBB3:
 190:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 477              		.loc 1 190 5 view .LVU149
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 14


 478 003e 0295     		str	r5, [sp, #8]
 190:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 479              		.loc 1 190 5 view .LVU150
 480 0040 1A6B     		ldr	r2, [r3, #48]
 481 0042 42F00402 		orr	r2, r2, #4
 482 0046 1A63     		str	r2, [r3, #48]
 190:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 483              		.loc 1 190 5 view .LVU151
 484 0048 1A6B     		ldr	r2, [r3, #48]
 485 004a 02F00402 		and	r2, r2, #4
 486 004e 0292     		str	r2, [sp, #8]
 190:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 487              		.loc 1 190 5 view .LVU152
 488 0050 029A     		ldr	r2, [sp, #8]
 489              	.LBE3:
 190:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 490              		.loc 1 190 5 view .LVU153
 191:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 491              		.loc 1 191 5 view .LVU154
 492              	.LBB4:
 191:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 493              		.loc 1 191 5 view .LVU155
 494 0052 0395     		str	r5, [sp, #12]
 191:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 495              		.loc 1 191 5 view .LVU156
 496 0054 1A6B     		ldr	r2, [r3, #48]
 497 0056 42F00102 		orr	r2, r2, #1
 498 005a 1A63     		str	r2, [r3, #48]
 191:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 499              		.loc 1 191 5 view .LVU157
 500 005c 1A6B     		ldr	r2, [r3, #48]
 501 005e 02F00102 		and	r2, r2, #1
 502 0062 0392     		str	r2, [sp, #12]
 191:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 503              		.loc 1 191 5 view .LVU158
 504 0064 039A     		ldr	r2, [sp, #12]
 505              	.LBE4:
 191:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 506              		.loc 1 191 5 view .LVU159
 192:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 507              		.loc 1 192 5 view .LVU160
 508              	.LBB5:
 192:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 509              		.loc 1 192 5 view .LVU161
 510 0066 0495     		str	r5, [sp, #16]
 192:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 511              		.loc 1 192 5 view .LVU162
 512 0068 1A6B     		ldr	r2, [r3, #48]
 513 006a 42F00202 		orr	r2, r2, #2
 514 006e 1A63     		str	r2, [r3, #48]
 192:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 515              		.loc 1 192 5 view .LVU163
 516 0070 1B6B     		ldr	r3, [r3, #48]
 517 0072 03F00203 		and	r3, r3, #2
 518 0076 0493     		str	r3, [sp, #16]
 192:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 519              		.loc 1 192 5 view .LVU164
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 15


 520 0078 049B     		ldr	r3, [sp, #16]
 521              	.LBE5:
 192:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 522              		.loc 1 192 5 view .LVU165
 207:Core/Src/adc.c ****                           |ENCODER1_Pin|MUX3X_Pin;
 523              		.loc 1 207 5 view .LVU166
 207:Core/Src/adc.c ****                           |ENCODER1_Pin|MUX3X_Pin;
 524              		.loc 1 207 25 is_stmt 0 view .LVU167
 525 007a 3F23     		movs	r3, #63
 526 007c 0593     		str	r3, [sp, #20]
 209:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 527              		.loc 1 209 5 is_stmt 1 view .LVU168
 209:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 528              		.loc 1 209 26 is_stmt 0 view .LVU169
 529 007e 0326     		movs	r6, #3
 530 0080 0696     		str	r6, [sp, #24]
 210:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 531              		.loc 1 210 5 is_stmt 1 view .LVU170
 211:Core/Src/adc.c **** 
 532              		.loc 1 211 5 view .LVU171
 533 0082 05A9     		add	r1, sp, #20
 534 0084 1748     		ldr	r0, .L37
 535              	.LVL29:
 211:Core/Src/adc.c **** 
 536              		.loc 1 211 5 is_stmt 0 view .LVU172
 537 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 538              	.LVL30:
 213:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 539              		.loc 1 213 5 is_stmt 1 view .LVU173
 213:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 540              		.loc 1 213 25 is_stmt 0 view .LVU174
 541 008a CC23     		movs	r3, #204
 542 008c 0593     		str	r3, [sp, #20]
 214:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 543              		.loc 1 214 5 is_stmt 1 view .LVU175
 214:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 544              		.loc 1 214 26 is_stmt 0 view .LVU176
 545 008e 0696     		str	r6, [sp, #24]
 215:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 546              		.loc 1 215 5 is_stmt 1 view .LVU177
 215:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 547              		.loc 1 215 26 is_stmt 0 view .LVU178
 548 0090 0795     		str	r5, [sp, #28]
 216:Core/Src/adc.c **** 
 549              		.loc 1 216 5 is_stmt 1 view .LVU179
 550 0092 05A9     		add	r1, sp, #20
 551 0094 1448     		ldr	r0, .L37+4
 552 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 553              	.LVL31:
 218:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 554              		.loc 1 218 5 view .LVU180
 218:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 555              		.loc 1 218 25 is_stmt 0 view .LVU181
 556 009a 0596     		str	r6, [sp, #20]
 219:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 557              		.loc 1 219 5 is_stmt 1 view .LVU182
 219:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 16


 558              		.loc 1 219 26 is_stmt 0 view .LVU183
 559 009c 0696     		str	r6, [sp, #24]
 220:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 560              		.loc 1 220 5 is_stmt 1 view .LVU184
 220:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 561              		.loc 1 220 26 is_stmt 0 view .LVU185
 562 009e 0795     		str	r5, [sp, #28]
 221:Core/Src/adc.c **** 
 563              		.loc 1 221 5 is_stmt 1 view .LVU186
 564 00a0 05A9     		add	r1, sp, #20
 565 00a2 1248     		ldr	r0, .L37+8
 566 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 567              	.LVL32:
 225:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 568              		.loc 1 225 5 view .LVU187
 225:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 569              		.loc 1 225 24 is_stmt 0 view .LVU188
 570 00a8 1148     		ldr	r0, .L37+12
 571 00aa 124B     		ldr	r3, .L37+16
 572 00ac 0360     		str	r3, [r0]
 226:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 573              		.loc 1 226 5 is_stmt 1 view .LVU189
 226:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 574              		.loc 1 226 28 is_stmt 0 view .LVU190
 575 00ae 4560     		str	r5, [r0, #4]
 227:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 576              		.loc 1 227 5 is_stmt 1 view .LVU191
 227:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 577              		.loc 1 227 30 is_stmt 0 view .LVU192
 578 00b0 8560     		str	r5, [r0, #8]
 228:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 579              		.loc 1 228 5 is_stmt 1 view .LVU193
 228:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 580              		.loc 1 228 30 is_stmt 0 view .LVU194
 581 00b2 C560     		str	r5, [r0, #12]
 229:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 582              		.loc 1 229 5 is_stmt 1 view .LVU195
 229:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 583              		.loc 1 229 27 is_stmt 0 view .LVU196
 584 00b4 4FF48063 		mov	r3, #1024
 585 00b8 0361     		str	r3, [r0, #16]
 230:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 586              		.loc 1 230 5 is_stmt 1 view .LVU197
 230:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 587              		.loc 1 230 40 is_stmt 0 view .LVU198
 588 00ba 4FF40063 		mov	r3, #2048
 589 00be 4361     		str	r3, [r0, #20]
 231:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 590              		.loc 1 231 5 is_stmt 1 view .LVU199
 231:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 591              		.loc 1 231 37 is_stmt 0 view .LVU200
 592 00c0 4FF40053 		mov	r3, #8192
 593 00c4 8361     		str	r3, [r0, #24]
 232:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 594              		.loc 1 232 5 is_stmt 1 view .LVU201
 232:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 595              		.loc 1 232 25 is_stmt 0 view .LVU202
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 17


 596 00c6 4FF48073 		mov	r3, #256
 597 00ca C361     		str	r3, [r0, #28]
 233:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 598              		.loc 1 233 5 is_stmt 1 view .LVU203
 233:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 599              		.loc 1 233 29 is_stmt 0 view .LVU204
 600 00cc 0562     		str	r5, [r0, #32]
 234:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 601              		.loc 1 234 5 is_stmt 1 view .LVU205
 234:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 602              		.loc 1 234 29 is_stmt 0 view .LVU206
 603 00ce 4562     		str	r5, [r0, #36]
 235:Core/Src/adc.c ****     {
 604              		.loc 1 235 5 is_stmt 1 view .LVU207
 235:Core/Src/adc.c ****     {
 605              		.loc 1 235 9 is_stmt 0 view .LVU208
 606 00d0 FFF7FEFF 		bl	HAL_DMA_Init
 607              	.LVL33:
 235:Core/Src/adc.c ****     {
 608              		.loc 1 235 8 view .LVU209
 609 00d4 18B9     		cbnz	r0, .L36
 610              	.L33:
 240:Core/Src/adc.c **** 
 611              		.loc 1 240 5 is_stmt 1 view .LVU210
 240:Core/Src/adc.c **** 
 612              		.loc 1 240 5 view .LVU211
 613 00d6 064B     		ldr	r3, .L37+12
 614 00d8 A363     		str	r3, [r4, #56]
 240:Core/Src/adc.c **** 
 615              		.loc 1 240 5 view .LVU212
 616 00da 9C63     		str	r4, [r3, #56]
 240:Core/Src/adc.c **** 
 617              		.loc 1 240 5 view .LVU213
 618              		.loc 1 246 1 is_stmt 0 view .LVU214
 619 00dc 9FE7     		b	.L31
 620              	.L36:
 237:Core/Src/adc.c ****     }
 621              		.loc 1 237 7 is_stmt 1 view .LVU215
 622 00de FFF7FEFF 		bl	Error_Handler
 623              	.LVL34:
 624 00e2 F8E7     		b	.L33
 625              	.L38:
 626              		.align	2
 627              	.L37:
 628 00e4 00080240 		.word	1073874944
 629 00e8 00000240 		.word	1073872896
 630 00ec 00040240 		.word	1073873920
 631 00f0 00000000 		.word	hdma_adc1
 632 00f4 10640240 		.word	1073898512
 633              		.cfi_endproc
 634              	.LFE240:
 636              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 637              		.align	1
 638              		.global	HAL_ADC_MspDeInit
 639              		.syntax unified
 640              		.thumb
 641              		.thumb_func
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 18


 643              	HAL_ADC_MspDeInit:
 644              	.LVL35:
 645              	.LFB241:
 247:Core/Src/adc.c **** 
 248:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
 249:Core/Src/adc.c **** {
 646              		.loc 1 249 1 view -0
 647              		.cfi_startproc
 648              		@ args = 0, pretend = 0, frame = 0
 649              		@ frame_needed = 0, uses_anonymous_args = 0
 250:Core/Src/adc.c **** 
 251:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 650              		.loc 1 251 3 view .LVU217
 651              		.loc 1 251 15 is_stmt 0 view .LVU218
 652 0000 0268     		ldr	r2, [r0]
 653              		.loc 1 251 5 view .LVU219
 654 0002 0D4B     		ldr	r3, .L46
 655 0004 9A42     		cmp	r2, r3
 656 0006 00D0     		beq	.L45
 657 0008 7047     		bx	lr
 658              	.L45:
 249:Core/Src/adc.c **** 
 659              		.loc 1 249 1 view .LVU220
 660 000a 10B5     		push	{r4, lr}
 661              	.LCFI8:
 662              		.cfi_def_cfa_offset 8
 663              		.cfi_offset 4, -8
 664              		.cfi_offset 14, -4
 665 000c 0446     		mov	r4, r0
 252:Core/Src/adc.c ****   {
 253:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 254:Core/Src/adc.c **** 
 255:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 256:Core/Src/adc.c ****     /* Peripheral clock disable */
 257:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 666              		.loc 1 257 5 is_stmt 1 view .LVU221
 667 000e 0B4A     		ldr	r2, .L46+4
 668 0010 536C     		ldr	r3, [r2, #68]
 669 0012 23F48073 		bic	r3, r3, #256
 670 0016 5364     		str	r3, [r2, #68]
 258:Core/Src/adc.c **** 
 259:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 260:Core/Src/adc.c ****     PC0     ------> ADC1_IN10
 261:Core/Src/adc.c ****     PC1     ------> ADC1_IN11
 262:Core/Src/adc.c ****     PC2     ------> ADC1_IN12
 263:Core/Src/adc.c ****     PC3     ------> ADC1_IN13
 264:Core/Src/adc.c ****     PA2     ------> ADC1_IN2
 265:Core/Src/adc.c ****     PA3     ------> ADC1_IN3
 266:Core/Src/adc.c ****     PA6     ------> ADC1_IN6
 267:Core/Src/adc.c ****     PA7     ------> ADC1_IN7
 268:Core/Src/adc.c ****     PC4     ------> ADC1_IN14
 269:Core/Src/adc.c ****     PC5     ------> ADC1_IN15
 270:Core/Src/adc.c ****     PB0     ------> ADC1_IN8
 271:Core/Src/adc.c ****     PB1     ------> ADC1_IN9
 272:Core/Src/adc.c ****     */
 273:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOC, MUX1X_Pin|MUX1Y_Pin|LEFTSIDE_LINE_Pin|ENCODER3_Pin
 671              		.loc 1 273 5 view .LVU222
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 19


 672 0018 3F21     		movs	r1, #63
 673 001a 0948     		ldr	r0, .L46+8
 674              	.LVL36:
 675              		.loc 1 273 5 is_stmt 0 view .LVU223
 676 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 677              	.LVL37:
 274:Core/Src/adc.c ****                           |ENCODER1_Pin|MUX3X_Pin);
 275:Core/Src/adc.c **** 
 276:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOA, MUX2X_Pin|MUX2Y_Pin|ENCODER4_Pin|ENCODER2_Pin);
 678              		.loc 1 276 5 is_stmt 1 view .LVU224
 679 0020 CC21     		movs	r1, #204
 680 0022 0848     		ldr	r0, .L46+12
 681 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 682              	.LVL38:
 277:Core/Src/adc.c **** 
 278:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOB, MUX3Y_Pin|RIGHTSIDE_LINE_Pin);
 683              		.loc 1 278 5 view .LVU225
 684 0028 0321     		movs	r1, #3
 685 002a 0748     		ldr	r0, .L46+16
 686 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 687              	.LVL39:
 279:Core/Src/adc.c **** 
 280:Core/Src/adc.c ****     /* ADC1 DMA DeInit */
 281:Core/Src/adc.c ****     HAL_DMA_DeInit(adcHandle->DMA_Handle);
 688              		.loc 1 281 5 view .LVU226
 689 0030 A06B     		ldr	r0, [r4, #56]
 690 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 691              	.LVL40:
 282:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 283:Core/Src/adc.c **** 
 284:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 285:Core/Src/adc.c ****   }
 286:Core/Src/adc.c **** }
 692              		.loc 1 286 1 is_stmt 0 view .LVU227
 693 0036 10BD     		pop	{r4, pc}
 694              	.LVL41:
 695              	.L47:
 696              		.loc 1 286 1 view .LVU228
 697              		.align	2
 698              	.L46:
 699 0038 00200140 		.word	1073815552
 700 003c 00380240 		.word	1073887232
 701 0040 00080240 		.word	1073874944
 702 0044 00000240 		.word	1073872896
 703 0048 00040240 		.word	1073873920
 704              		.cfi_endproc
 705              	.LFE241:
 707              		.global	hdma_adc1
 708              		.section	.bss.hdma_adc1,"aw",%nobits
 709              		.align	2
 712              	hdma_adc1:
 713 0000 00000000 		.space	96
 713      00000000 
 713      00000000 
 713      00000000 
 713      00000000 
 714              		.global	hadc1
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 20


 715              		.section	.bss.hadc1,"aw",%nobits
 716              		.align	2
 719              	hadc1:
 720 0000 00000000 		.space	72
 720      00000000 
 720      00000000 
 720      00000000 
 720      00000000 
 721              		.text
 722              	.Letext0:
 723              		.file 2 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 724              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 725              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 726              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 727              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 728              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 729              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 730              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 731              		.file 10 "Core/Inc/adc.h"
 732              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 adc.c
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s:21     .text.MX_ADC1_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s:27     .text.MX_ADC1_Init:00000000 MX_ADC1_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s:395    .text.MX_ADC1_Init:00000184 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s:719    .bss.hadc1:00000000 hadc1
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s:402    .text.HAL_ADC_MspInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s:408    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s:628    .text.HAL_ADC_MspInit:000000e4 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s:712    .bss.hdma_adc1:00000000 hdma_adc1
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s:637    .text.HAL_ADC_MspDeInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s:643    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s:699    .text.HAL_ADC_MspDeInit:00000038 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s:709    .bss.hdma_adc1:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cczPLed2.s:716    .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_ADC_Init
HAL_ADC_ConfigChannel
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_GPIO_DeInit
HAL_DMA_DeInit
