///Register `VCTR5` reader
pub type R = crate::R<VCTR5rs>;
///Register `VCTR5` writer
pub type W = crate::W<VCTR5rs>;
///Field `B160` reader - B160
pub type B160_R = crate::BitReader;
///Field `B160` writer - B160
pub type B160_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B161` reader - B161
pub type B161_R = crate::BitReader;
///Field `B161` writer - B161
pub type B161_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B162` reader - B162
pub type B162_R = crate::BitReader;
///Field `B162` writer - B162
pub type B162_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B163` reader - B163
pub type B163_R = crate::BitReader;
///Field `B163` writer - B163
pub type B163_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B164` reader - B164
pub type B164_R = crate::BitReader;
///Field `B164` writer - B164
pub type B164_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B165` reader - B165
pub type B165_R = crate::BitReader;
///Field `B165` writer - B165
pub type B165_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B166` reader - B166
pub type B166_R = crate::BitReader;
///Field `B166` writer - B166
pub type B166_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B167` reader - B167
pub type B167_R = crate::BitReader;
///Field `B167` writer - B167
pub type B167_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B168` reader - B168
pub type B168_R = crate::BitReader;
///Field `B168` writer - B168
pub type B168_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B169` reader - B169
pub type B169_R = crate::BitReader;
///Field `B169` writer - B169
pub type B169_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B170` reader - B170
pub type B170_R = crate::BitReader;
///Field `B170` writer - B170
pub type B170_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B171` reader - B171
pub type B171_R = crate::BitReader;
///Field `B171` writer - B171
pub type B171_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B172` reader - B172
pub type B172_R = crate::BitReader;
///Field `B172` writer - B172
pub type B172_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B173` reader - B173
pub type B173_R = crate::BitReader;
///Field `B173` writer - B173
pub type B173_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B174` reader - B174
pub type B174_R = crate::BitReader;
///Field `B174` writer - B174
pub type B174_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B175` reader - B175
pub type B175_R = crate::BitReader;
///Field `B175` writer - B175
pub type B175_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B176` reader - B176
pub type B176_R = crate::BitReader;
///Field `B176` writer - B176
pub type B176_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B177` reader - B177
pub type B177_R = crate::BitReader;
///Field `B177` writer - B177
pub type B177_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B178` reader - B178
pub type B178_R = crate::BitReader;
///Field `B178` writer - B178
pub type B178_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B179` reader - B179
pub type B179_R = crate::BitReader;
///Field `B179` writer - B179
pub type B179_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B180` reader - B180
pub type B180_R = crate::BitReader;
///Field `B180` writer - B180
pub type B180_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B181` reader - B181
pub type B181_R = crate::BitReader;
///Field `B181` writer - B181
pub type B181_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B182` reader - B182
pub type B182_R = crate::BitReader;
///Field `B182` writer - B182
pub type B182_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B183` reader - B183
pub type B183_R = crate::BitReader;
///Field `B183` writer - B183
pub type B183_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B184` reader - B184
pub type B184_R = crate::BitReader;
///Field `B184` writer - B184
pub type B184_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B185` reader - B185
pub type B185_R = crate::BitReader;
///Field `B185` writer - B185
pub type B185_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B186` reader - B186
pub type B186_R = crate::BitReader;
///Field `B186` writer - B186
pub type B186_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B187` reader - B187
pub type B187_R = crate::BitReader;
///Field `B187` writer - B187
pub type B187_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B188` reader - B188
pub type B188_R = crate::BitReader;
///Field `B188` writer - B188
pub type B188_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B189` reader - B189
pub type B189_R = crate::BitReader;
///Field `B189` writer - B189
pub type B189_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B190` reader - B190
pub type B190_R = crate::BitReader;
///Field `B190` writer - B190
pub type B190_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B191` reader - B191
pub type B191_R = crate::BitReader;
///Field `B191` writer - B191
pub type B191_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B160
    #[inline(always)]
    pub fn b160(&self) -> B160_R {
        B160_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B161
    #[inline(always)]
    pub fn b161(&self) -> B161_R {
        B161_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B162
    #[inline(always)]
    pub fn b162(&self) -> B162_R {
        B162_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B163
    #[inline(always)]
    pub fn b163(&self) -> B163_R {
        B163_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B164
    #[inline(always)]
    pub fn b164(&self) -> B164_R {
        B164_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B165
    #[inline(always)]
    pub fn b165(&self) -> B165_R {
        B165_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B166
    #[inline(always)]
    pub fn b166(&self) -> B166_R {
        B166_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B167
    #[inline(always)]
    pub fn b167(&self) -> B167_R {
        B167_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B168
    #[inline(always)]
    pub fn b168(&self) -> B168_R {
        B168_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B169
    #[inline(always)]
    pub fn b169(&self) -> B169_R {
        B169_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B170
    #[inline(always)]
    pub fn b170(&self) -> B170_R {
        B170_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B171
    #[inline(always)]
    pub fn b171(&self) -> B171_R {
        B171_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B172
    #[inline(always)]
    pub fn b172(&self) -> B172_R {
        B172_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B173
    #[inline(always)]
    pub fn b173(&self) -> B173_R {
        B173_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B174
    #[inline(always)]
    pub fn b174(&self) -> B174_R {
        B174_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B175
    #[inline(always)]
    pub fn b175(&self) -> B175_R {
        B175_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B176
    #[inline(always)]
    pub fn b176(&self) -> B176_R {
        B176_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B177
    #[inline(always)]
    pub fn b177(&self) -> B177_R {
        B177_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B178
    #[inline(always)]
    pub fn b178(&self) -> B178_R {
        B178_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B179
    #[inline(always)]
    pub fn b179(&self) -> B179_R {
        B179_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B180
    #[inline(always)]
    pub fn b180(&self) -> B180_R {
        B180_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B181
    #[inline(always)]
    pub fn b181(&self) -> B181_R {
        B181_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B182
    #[inline(always)]
    pub fn b182(&self) -> B182_R {
        B182_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B183
    #[inline(always)]
    pub fn b183(&self) -> B183_R {
        B183_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B184
    #[inline(always)]
    pub fn b184(&self) -> B184_R {
        B184_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B185
    #[inline(always)]
    pub fn b185(&self) -> B185_R {
        B185_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B186
    #[inline(always)]
    pub fn b186(&self) -> B186_R {
        B186_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B187
    #[inline(always)]
    pub fn b187(&self) -> B187_R {
        B187_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B188
    #[inline(always)]
    pub fn b188(&self) -> B188_R {
        B188_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B189
    #[inline(always)]
    pub fn b189(&self) -> B189_R {
        B189_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B190
    #[inline(always)]
    pub fn b190(&self) -> B190_R {
        B190_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B191
    #[inline(always)]
    pub fn b191(&self) -> B191_R {
        B191_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR5")
            .field("b160", &self.b160())
            .field("b161", &self.b161())
            .field("b162", &self.b162())
            .field("b163", &self.b163())
            .field("b164", &self.b164())
            .field("b165", &self.b165())
            .field("b166", &self.b166())
            .field("b167", &self.b167())
            .field("b168", &self.b168())
            .field("b169", &self.b169())
            .field("b170", &self.b170())
            .field("b171", &self.b171())
            .field("b172", &self.b172())
            .field("b173", &self.b173())
            .field("b174", &self.b174())
            .field("b175", &self.b175())
            .field("b176", &self.b176())
            .field("b177", &self.b177())
            .field("b178", &self.b178())
            .field("b179", &self.b179())
            .field("b180", &self.b180())
            .field("b181", &self.b181())
            .field("b182", &self.b182())
            .field("b183", &self.b183())
            .field("b184", &self.b184())
            .field("b185", &self.b185())
            .field("b186", &self.b186())
            .field("b187", &self.b187())
            .field("b188", &self.b188())
            .field("b189", &self.b189())
            .field("b190", &self.b190())
            .field("b191", &self.b191())
            .finish()
    }
}
impl W {
    ///Bit 0 - B160
    #[inline(always)]
    pub fn b160(&mut self) -> B160_W<VCTR5rs> {
        B160_W::new(self, 0)
    }
    ///Bit 1 - B161
    #[inline(always)]
    pub fn b161(&mut self) -> B161_W<VCTR5rs> {
        B161_W::new(self, 1)
    }
    ///Bit 2 - B162
    #[inline(always)]
    pub fn b162(&mut self) -> B162_W<VCTR5rs> {
        B162_W::new(self, 2)
    }
    ///Bit 3 - B163
    #[inline(always)]
    pub fn b163(&mut self) -> B163_W<VCTR5rs> {
        B163_W::new(self, 3)
    }
    ///Bit 4 - B164
    #[inline(always)]
    pub fn b164(&mut self) -> B164_W<VCTR5rs> {
        B164_W::new(self, 4)
    }
    ///Bit 5 - B165
    #[inline(always)]
    pub fn b165(&mut self) -> B165_W<VCTR5rs> {
        B165_W::new(self, 5)
    }
    ///Bit 6 - B166
    #[inline(always)]
    pub fn b166(&mut self) -> B166_W<VCTR5rs> {
        B166_W::new(self, 6)
    }
    ///Bit 7 - B167
    #[inline(always)]
    pub fn b167(&mut self) -> B167_W<VCTR5rs> {
        B167_W::new(self, 7)
    }
    ///Bit 8 - B168
    #[inline(always)]
    pub fn b168(&mut self) -> B168_W<VCTR5rs> {
        B168_W::new(self, 8)
    }
    ///Bit 9 - B169
    #[inline(always)]
    pub fn b169(&mut self) -> B169_W<VCTR5rs> {
        B169_W::new(self, 9)
    }
    ///Bit 10 - B170
    #[inline(always)]
    pub fn b170(&mut self) -> B170_W<VCTR5rs> {
        B170_W::new(self, 10)
    }
    ///Bit 11 - B171
    #[inline(always)]
    pub fn b171(&mut self) -> B171_W<VCTR5rs> {
        B171_W::new(self, 11)
    }
    ///Bit 12 - B172
    #[inline(always)]
    pub fn b172(&mut self) -> B172_W<VCTR5rs> {
        B172_W::new(self, 12)
    }
    ///Bit 13 - B173
    #[inline(always)]
    pub fn b173(&mut self) -> B173_W<VCTR5rs> {
        B173_W::new(self, 13)
    }
    ///Bit 14 - B174
    #[inline(always)]
    pub fn b174(&mut self) -> B174_W<VCTR5rs> {
        B174_W::new(self, 14)
    }
    ///Bit 15 - B175
    #[inline(always)]
    pub fn b175(&mut self) -> B175_W<VCTR5rs> {
        B175_W::new(self, 15)
    }
    ///Bit 16 - B176
    #[inline(always)]
    pub fn b176(&mut self) -> B176_W<VCTR5rs> {
        B176_W::new(self, 16)
    }
    ///Bit 17 - B177
    #[inline(always)]
    pub fn b177(&mut self) -> B177_W<VCTR5rs> {
        B177_W::new(self, 17)
    }
    ///Bit 18 - B178
    #[inline(always)]
    pub fn b178(&mut self) -> B178_W<VCTR5rs> {
        B178_W::new(self, 18)
    }
    ///Bit 19 - B179
    #[inline(always)]
    pub fn b179(&mut self) -> B179_W<VCTR5rs> {
        B179_W::new(self, 19)
    }
    ///Bit 20 - B180
    #[inline(always)]
    pub fn b180(&mut self) -> B180_W<VCTR5rs> {
        B180_W::new(self, 20)
    }
    ///Bit 21 - B181
    #[inline(always)]
    pub fn b181(&mut self) -> B181_W<VCTR5rs> {
        B181_W::new(self, 21)
    }
    ///Bit 22 - B182
    #[inline(always)]
    pub fn b182(&mut self) -> B182_W<VCTR5rs> {
        B182_W::new(self, 22)
    }
    ///Bit 23 - B183
    #[inline(always)]
    pub fn b183(&mut self) -> B183_W<VCTR5rs> {
        B183_W::new(self, 23)
    }
    ///Bit 24 - B184
    #[inline(always)]
    pub fn b184(&mut self) -> B184_W<VCTR5rs> {
        B184_W::new(self, 24)
    }
    ///Bit 25 - B185
    #[inline(always)]
    pub fn b185(&mut self) -> B185_W<VCTR5rs> {
        B185_W::new(self, 25)
    }
    ///Bit 26 - B186
    #[inline(always)]
    pub fn b186(&mut self) -> B186_W<VCTR5rs> {
        B186_W::new(self, 26)
    }
    ///Bit 27 - B187
    #[inline(always)]
    pub fn b187(&mut self) -> B187_W<VCTR5rs> {
        B187_W::new(self, 27)
    }
    ///Bit 28 - B188
    #[inline(always)]
    pub fn b188(&mut self) -> B188_W<VCTR5rs> {
        B188_W::new(self, 28)
    }
    ///Bit 29 - B189
    #[inline(always)]
    pub fn b189(&mut self) -> B189_W<VCTR5rs> {
        B189_W::new(self, 29)
    }
    ///Bit 30 - B190
    #[inline(always)]
    pub fn b190(&mut self) -> B190_W<VCTR5rs> {
        B190_W::new(self, 30)
    }
    ///Bit 31 - B191
    #[inline(always)]
    pub fn b191(&mut self) -> B191_W<VCTR5rs> {
        B191_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr5::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr5::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB1:VCTR5)*/
pub struct VCTR5rs;
impl crate::RegisterSpec for VCTR5rs {
    type Ux = u32;
}
///`read()` method returns [`vctr5::R`](R) reader structure
impl crate::Readable for VCTR5rs {}
///`write(|w| ..)` method takes [`vctr5::W`](W) writer structure
impl crate::Writable for VCTR5rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR5 to value 0xffff_ffff
impl crate::Resettable for VCTR5rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
