# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PG_74163.srcs/sources_1/new/flip_flop.vhd" \
"../../../../PG_74163.srcs/sim_1/new/flip_flop_tb.vhd" \

# Do not sort compile order
nosort
