
---------- Begin Simulation Statistics ----------
final_tick                                66401472000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 363440                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667672                       # Number of bytes of host memory used
host_op_rate                                   397947                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   275.15                       # Real time elapsed on the host
host_tick_rate                              241329516                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109494535                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066401                       # Number of seconds simulated
sim_ticks                                 66401472000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109494535                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.328029                       # CPI: cycles per instruction
system.cpu.discardedOps                       1167139                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         9749554                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.752995                       # IPC: instructions per cycle
system.cpu.numCycles                        132802944                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                69858431     63.80%     63.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                 401062      0.37%     64.17% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               11      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.17% # Class of committed instruction
system.cpu.op_class_0::MemRead               23772133     21.71%     85.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15462898     14.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109494535                       # Class of committed instruction
system.cpu.tickCycles                       123053390                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44746                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           89                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       642066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          465                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1288661                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            471                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                21241300                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16112907                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            173716                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9305072                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9217331                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.057063                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1566080                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                327                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          719349                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             719087                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              262                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          887                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     37737657                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37737657                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     37783565                       # number of overall hits
system.cpu.dcache.overall_hits::total        37783565                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        63982                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          63982                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        64005                       # number of overall misses
system.cpu.dcache.overall_misses::total         64005                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4246906500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4246906500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4246906500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4246906500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     37801639                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37801639                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37847570                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37847570                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001691                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001691                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66376.582476                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66376.582476                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66352.730255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66352.730255                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        42645                       # number of writebacks
system.cpu.dcache.writebacks::total             42645                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16538                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16538                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        47444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        47444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        47462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47462                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3160584500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3160584500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3161422000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3161422000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001255                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001255                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001254                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001254                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66617.159177                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66617.159177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66609.540264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66609.540264                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43368                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23337347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23337347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    158046500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    158046500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23346908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23346908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16530.331555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16530.331555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9532                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9532                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    147029500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    147029500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000408                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000408                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15424.832144                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15424.832144                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14400310                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14400310                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4088860000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4088860000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14454731                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14454731                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003765                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003765                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75133.863766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75133.863766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16509                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16509                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3013555000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3013555000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002623                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002623                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79488.156784                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79488.156784                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        45908                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         45908                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        45931                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        45931                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000501                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000501                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       837500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       837500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000392                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000392                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 46527.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 46527.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85510                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85510                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       172500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       172500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000023                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000023                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       170500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       170500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85512                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85512                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85512                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85512                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4041.803666                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38002051                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47464                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            800.649987                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4041.803666                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986768                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986768                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3061                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76084652                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76084652                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            51265983                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           20547221                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10859310                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     31342698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31342698                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31342698                       # number of overall hits
system.cpu.icache.overall_hits::total        31342698                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       599141                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         599141                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       599141                       # number of overall misses
system.cpu.icache.overall_misses::total        599141                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7830684500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7830684500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7830684500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7830684500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31941839                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31941839                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31941839                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31941839                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018757                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018757                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018757                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018757                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13069.852506                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13069.852506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13069.852506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13069.852506                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       598688                       # number of writebacks
system.cpu.icache.writebacks::total            598688                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       599141                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       599141                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       599141                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       599141                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   7231543500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7231543500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   7231543500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7231543500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018757                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018757                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018757                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018757                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12069.852506                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12069.852506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12069.852506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12069.852506                       # average overall mshr miss latency
system.cpu.icache.replacements                 598688                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31342698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31342698                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       599141                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        599141                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7830684500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7830684500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31941839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31941839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018757                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018757                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13069.852506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13069.852506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       599141                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       599141                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   7231543500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7231543500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12069.852506                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12069.852506                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           452.192233                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31941839                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            599141                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.312724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   452.192233                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.883188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.883188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64482819                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64482819                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  66401472000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109494535                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               598497                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9106                       # number of demand (read+write) hits
system.l2.demand_hits::total                   607603                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              598497                       # number of overall hits
system.l2.overall_hits::.cpu.data                9106                       # number of overall hits
system.l2.overall_hits::total                  607603                       # number of overall hits
system.l2.demand_misses::.cpu.inst                644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38358                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39002                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               644                       # number of overall misses
system.l2.overall_misses::.cpu.data             38358                       # number of overall misses
system.l2.overall_misses::total                 39002                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48559500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2994728000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3043287500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48559500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2994728000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3043287500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           599141                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            47464                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               646605                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          599141                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           47464                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              646605                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001075                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.808149                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060318                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001075                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.808149                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060318                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75402.950311                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78073.100787                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78029.011333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75402.950311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78073.100787                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78029.011333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5471                       # number of writebacks
system.l2.writebacks::total                      5471                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38991                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38991                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42067000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2610569000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2652636000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42067000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2610569000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2652636000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.807939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060301                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.807939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060301                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65423.017107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68075.753625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68032.007386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65423.017107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68075.753625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68032.007386                       # average overall mshr miss latency
system.l2.replacements                           6224                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        42645                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            42645                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        42645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        42645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       598658                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           598658                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       598658                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       598658                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37911                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2956672500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2956672500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77989.831447                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77989.831447                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2577562500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2577562500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67989.831447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67989.831447                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         598497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             598497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48559500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48559500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       599141                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         599141                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75402.950311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75402.950311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          643                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          643                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42067000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42067000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65423.017107                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65423.017107                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          447                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             447                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     38055500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     38055500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.046796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85135.346756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85135.346756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          437                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          437                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     33006500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     33006500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.045750                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045750                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75529.748284                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75529.748284                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26144.927543                       # Cycle average of tags in use
system.l2.tags.total_refs                     1288559                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38992                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.046753                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.263667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       424.509008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25720.154868                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.784917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.797880                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2996                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29430                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10347568                       # Number of tag accesses
system.l2.tags.data_accesses                 10347568                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      5471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014511590500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          302                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          302                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              100486                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5147                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38991                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5471                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38991                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5471                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38991                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5471                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     129.046358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.779020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1770.913244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          300     99.34%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           302                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.009934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.009670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.099337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              299     99.01%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           302                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2495424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               350144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     37.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   66398618000                       # Total gap between requests
system.mem_ctrls.avgGap                    1493379.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        41152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2454208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       348096                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 619745.297212688252                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 36960144.498001486063                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5242293.423856627196                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          643                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        38348                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5471                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     15744250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1035454750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 645323589500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24485.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27001.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 117953498.35                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        41152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2454272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2495424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        41152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        41152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       350144                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       350144                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          643                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        38348                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38991                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         5471                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          5471                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       619745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     36961108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         37580854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       619745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       619745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5273136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5273136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5273136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       619745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     36961108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        42853990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38990                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5439                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          271                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               320136500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             194950000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1051199000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8210.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26960.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28330                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4631                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11468                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   247.946983                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   193.416530                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   210.218296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          926      8.07%      8.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7657     66.77%     74.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          851      7.42%     82.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          351      3.06%     85.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          670      5.84%     91.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          326      2.84%     94.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          387      3.37%     97.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          113      0.99%     98.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          187      1.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11468                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2495360                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             348096                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               37.579890                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.242293                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        41262060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21931305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      138401760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      12935160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5241649920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13873898040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13814882880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   33144961125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.160036                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35792561250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2217280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28391630750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        40619460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21589755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      139986840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15456420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5241649920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13918441260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13777372800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   33155116455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.312974                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35694432000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2217280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28489760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1080                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5471                       # Transaction distribution
system.membus.trans_dist::CleanEvict              284                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37911                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37911                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1080                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2845568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2845568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38991                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38991    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38991                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            76554000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          207305500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            608693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        48116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       598688                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37912                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37912                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        599141                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9552                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1796970                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       138296                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1935266                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     76661056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5766976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82428032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6224                       # Total snoops (count)
system.tol2bus.snoopTraffic                    350144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           652829                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000882                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029999                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 652259     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    564      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             652829                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  66401472000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1285663500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         898711999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          71202986                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
