Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 16 22:12:24 2018
| Host         : DESKTOP-RG1BP8Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file example_top_control_sets_placed.rpt
| Design       : example_top
| Device       : xc7k325t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   332 |
| Unused register locations in slices containing registers |   954 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2523 |          850 |
| No           | No                    | Yes                    |             181 |           64 |
| No           | Yes                   | No                     |            1102 |          481 |
| Yes          | No                    | No                     |            1132 |          377 |
| Yes          | No                    | Yes                    |              82 |           17 |
| Yes          | Yes                   | No                     |            1314 |          413 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                                                Enable Signal                                                                                                                |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                           | U_ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                           | U_ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                         | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                             | U_ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                  | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                           |                1 |              1 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                           | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |                1 |              1 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                            | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                       |                1 |              1 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              2 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | U_ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              3 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              3 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                               | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                 |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                              | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                         |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                  | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                          |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/read_data_indx.rd_data_indx_r_reg[0][0]                                                                                                                                        | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                           |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_iodelay_ctrl/CLK        | u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                        | u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                 | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                                   |                2 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                       |                2 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                            | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                              |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | U_ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                              |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0                                                            | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                           |                3 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                 | u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                    |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                           | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                             |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                    | U_ila_0/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                           |                2 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                          |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                       | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/maint_prescaler.maint_prescaler_r1__0                                                                                                             |                3 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                          | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                       |                4 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | U_ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                              |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                  | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                                                 |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                       | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                2 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                         | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/wait_cnt_r_reg[0]_0[0]                                                                                                                                                                |                2 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                             |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                            |                2 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                        |                3 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                         | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                          |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                        |                2 |              4 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                              | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                          |                1 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                              | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                          |                1 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                              | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                          |                2 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                       |                3 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                   | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                          |                1 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                  | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                2 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                              | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                          |                1 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                              | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                          |                2 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                              | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                          |                1 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                      | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                              |                2 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                    | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                       |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                2 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0         | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0            | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                1 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                      |                1 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                                   | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                1 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                     |                1 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                    | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                       |                5 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                        | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                   |                2 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_iodelay_ctrl/CLK        |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_en                                                                                                                                                   | u_traffic_gen_top/tg_rst                                                                                                                                                                                                                |                2 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_strobe                                                                                                                                               | u_traffic_gen_top/tg_rst                                                                                                                                                                                                                |                1 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts[10]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts[10]_i_1_n_0                                                                                                                                                                    | u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts[8]_i_1_n_0                                                                                                                                                                 |                2 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                 | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                       |                1 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                              | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                          |                1 |              5 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                     |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                           | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                3 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                     | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                4 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | U_ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                                                        |                4 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | U_ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                     |                3 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                 |                1 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                       | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0__14                                                                                                                     | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                           |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                              | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                       |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                   | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                       |                3 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                               |                1 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                         | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                      |                                                                                                                                                                                                                                         |                1 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]_i_1_n_0                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                3 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                               | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                3 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                         | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                        | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                4 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                  | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                4 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                  | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                4 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                  | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |                1 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                           | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                       |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                               | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                3 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                           | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                       |                3 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                           | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                       |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                  | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |                1 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                               | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                 | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                       |                1 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     |                                                                                                                                                                                                                                         |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                 |                                                                                                                                                                                                                                         |                1 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                        | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                                    |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                       | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                                     |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0 | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                     |                1 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                                                 |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                       |                3 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                       |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_2_n_0                                                                                        | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                       |                4 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                       | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                   |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                  | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                1 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                              | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                3 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                       | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                                               |                1 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                        | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                    |                2 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                         |                3 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                              | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                           |                4 |              6 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                        | u_traffic_gen_top/tg_rst                                                                                                                                                                                                                |                3 |              7 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                     | U_ila_0/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                   |                2 |              7 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                        | U_ila_0/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                   |                2 |              7 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[13]_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              7 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/memc_control/E[0]                                                                                                                                                                                      | u_traffic_gen_top/tg_rst                                                                                                                                                                                                                |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                  | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[6]_i_1_n_0                                                                                    |                3 |              7 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                               |                1 |              7 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                6 |              7 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                            |                5 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                            |                4 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                   | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                              |                3 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                            |                5 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                     |                3 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0               | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                       | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                              |                3 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                      | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                            |                5 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0        | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                          |                4 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                      | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                3 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0                                                                                                     | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                       |                3 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                 | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                  |                3 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/gen_prbs_modules[0].u_data_prbs_gen/reseed_cnt_r[7]_i_1_n_0                                                                                           | u_traffic_gen_top/tg_rst                                                                                                                                                                                                                |                3 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                         | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0            | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                2 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                         | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0            | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                           | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                3 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                      | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0            | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                4 |              8 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                         |                3 |              9 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                            | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |                3 |              9 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                 | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                4 |              9 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | U_ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                        |                4 |              9 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                5 |              9 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                              |                2 |              9 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                  |                3 |              9 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                       | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                          |                4 |              9 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                           |                2 |              9 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                       | U_ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                |                2 |             10 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt[9]_i_2__0_n_0                                                                                                                                       | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/SR[0]                                                                                                                                                                                      |                3 |             10 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                       | U_ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |                2 |             10 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                       | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                6 |             10 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             10 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                     |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt[9]_i_2_n_0                                                                                                                                            | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/SR[0]                                                                                                                                               |                6 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                   | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                        |                4 |             11 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_iodelay_ctrl/CLK        | u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                            | u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                          |                2 |             11 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |                2 |             11 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/samples_cnt_r_reg[11][0]                                                                                                               | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                                                  |                4 |             12 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                 | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                              |                3 |             12 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             12 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                  | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                        |                3 |             12 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_iodelay_ctrl/CLK        | u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                | u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                 |                4 |             12 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                         | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                              |                3 |             12 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_iodelay_ctrl/CLK        |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                 |                5 |             13 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[13]_0                                                                                                                                    | u_traffic_gen_top/u_init_mem_pattern_ctr/gen20_taps.lfsr_q_reg[15]_0                                                                                                                                                                    |                3 |             13 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             13 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                9 |             13 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | U_ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                        |                9 |             15 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                            | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                5 |             15 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel[1]                                                                                                                                      |                5 |             15 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_iodelay_ctrl/CLK        |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                        |                3 |             15 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |                7 |             15 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]         |                                                                                                                                                                                                                                         |                5 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                2 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                6 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                     |                3 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_addr_reg[0][0]                                                                                                                      | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                              |                5 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[6]_i_1_n_0                                                                                    |                9 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/error_bit_r1                                                                                                                                                                |                4 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                     | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                4 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/memc_rd_empty                                                                                                                                                               |                7 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | U_ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                        |                8 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                     |                6 |             17 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[95]                                                                                     |                4 |             20 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[43]                                                                                     |                4 |             20 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_1_n_0                                                                                                            |                5 |             20 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[0]                                                                                                                            |                7 |             20 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/cmd_pipe_plus.mc_bank_reg[0]                                                                                                              |               14 |             21 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts[31]_i_1_n_0                                                                                                                                                           | u_traffic_gen_top/tg_rst                                                                                                                                                                                                                |                4 |             23 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |               13 |             23 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                   |                                                                                                                                                                                                                                         |                3 |             24 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                           |                9 |             24 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                        |               10 |             25 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg[28]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                         | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                9 |             25 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                 | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                6 |             25 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                            |               14 |             25 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r[28]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld                                                                                                                                                                                      | u_traffic_gen_top/tg_rst                                                                                                                                                                                                                |                4 |             26 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             27 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                       |               13 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                7 |             27 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             28 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             28 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |               23 |             28 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             28 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             28 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | U_ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |               10 |             28 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0                                                                                                                                                                                   | u_traffic_gen_top/tg_rst                                                                                                                                                                                                                |                8 |             29 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts[2]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                         |                8 |             30 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                       |               19 |             30 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                       |               23 |             30 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[0]                                                                                                                            |               12 |             30 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                       |               11 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                           |                                                                                                                                                                                                                                         |                4 |             32 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/ADDRESS_PATTERN.acounts[31]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             32 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             33 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_sync_r1_reg                                                                               |               13 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                       |               20 |             36 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |               18 |             48 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                        |               20 |             48 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                        |               17 |             48 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                        |               17 |             48 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_0_5_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             56 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | u_traffic_gen_top/tg_rst                                                                                                                                                                                                                |               23 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               25 |             61 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                 | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                   |               15 |             64 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |               19 |             64 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                  |                                                                                                                                                                                                                                         |               21 |             64 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                            |                                                                                                                                                                                                                                         |               15 |             64 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                         |                                                                                                                                                                                                                                         |               22 |             64 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en               |                                                                                                                                                                                                                                         |               11 |             88 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in              |                                                                                                                                                                                                                                         |               12 |             96 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | U_ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               27 |            103 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                         |                                                                                                                                                                                                                                         |               14 |            112 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                         |                                                                                                                                                                                                                                         |               14 |            112 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                      |                                                                                                                                                                                                                                         |               33 |            120 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/not_strict_mode.rd_buf_we                                                                                                              |                                                                                                                                                                                                                                         |               22 |            176 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK | u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                               |                                                                                                                                                                                                                                         |               24 |            192 |
|  u_M_DdrCtrl/u_M_DdrCtrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |              836 |           2497 |
+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    15 |
| 2      |                    10 |
| 3      |                    10 |
| 4      |                    36 |
| 5      |                    30 |
| 6      |                    47 |
| 7      |                     9 |
| 8      |                    29 |
| 9      |                     9 |
| 10     |                    10 |
| 11     |                     3 |
| 12     |                     9 |
| 13     |                     4 |
| 15     |                     5 |
| 16+    |                   106 |
+--------+-----------------------+


