DMAENGINE_ALIGN_64_BYTES,VAR_0
DMA_PQ,VAR_1
DMA_XOR,VAR_2
XGENE_DMA_MAX_XOR_SRC,VAR_3
XGENE_DMA_PQ_CHANNEL,VAR_4
XGENE_DMA_XOR_CHANNEL,VAR_5
dma_cap_set,FUNC_0
dma_cap_zero,FUNC_1
dma_has_cap,FUNC_2
is_pq_enabled,FUNC_3
xgene_dma_alloc_chan_resources,VAR_6
xgene_dma_free_chan_resources,VAR_7
xgene_dma_issue_pending,VAR_8
xgene_dma_prep_pq,VAR_9
xgene_dma_prep_xor,VAR_10
xgene_dma_tx_status,VAR_11
xgene_dma_set_caps,FUNC_4
chan,VAR_12
dma_dev,VAR_13
