#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Mar 17 10:04:44 2022
# Process ID: 46984
# Current directory: /home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.runs/synth_1
# Command line: vivado -log lxp32c_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lxp32c_top.tcl
# Log file: /home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.runs/synth_1/lxp32c_top.vds
# Journal file: /home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.runs/synth_1/vivado.jou
# Running On: khyber, OS: Linux, CPU Frequency: 2958.636 MHz, CPU Physical cores: 32, Host memory: 540770 MB
#-----------------------------------------------------------
source lxp32c_top.tcl -notrace
Command: synth_design -top lxp32c_top -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47682
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2889.246 ; gain = 0.004 ; free physical = 2310 ; free virtual = 447544
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lxp32c_top' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32c_top.vhd:62]
INFO: [Synth 8-638] synthesizing module 'lxp32_cpu' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_cpu.vhd:41]
	Parameter DBUS_RMW bound to: 0 - type: bool 
	Parameter DIVIDER_EN bound to: 1 - type: bool 
	Parameter MUL_ARCH bound to: dsp - type: string 
	Parameter START_ADDR bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lxp32_fetch' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_fetch.vhd:40]
	Parameter START_ADDR bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lxp32_ubuf' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_ubuf.vhd:33]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lxp32_ubuf' (1#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_ubuf.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'lxp32_fetch' (2#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_fetch.vhd:40]
INFO: [Synth 8-638] synthesizing module 'lxp32_decode' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_decode.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'lxp32_decode' (3#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_decode.vhd:65]
INFO: [Synth 8-638] synthesizing module 'lxp32_execute' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_execute.vhd:72]
	Parameter DBUS_RMW bound to: 0 - type: bool 
	Parameter DIVIDER_EN bound to: 1 - type: bool 
	Parameter MUL_ARCH bound to: dsp - type: string 
INFO: [Synth 8-638] synthesizing module 'lxp32_alu' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_alu.vhd:52]
	Parameter DIVIDER_EN bound to: 1 - type: bool 
	Parameter MUL_ARCH bound to: dsp - type: string 
INFO: [Synth 8-638] synthesizing module 'lxp32_mul_dsp' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_mul_dsp.vhd:29]
INFO: [Synth 8-638] synthesizing module 'lxp32_mul16x16' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_mul16x16.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'lxp32_mul16x16' (4#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_mul16x16.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'lxp32_mul_dsp' (5#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_mul_dsp.vhd:29]
INFO: [Synth 8-638] synthesizing module 'lxp32_divider' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_divider.vhd:30]
INFO: [Synth 8-638] synthesizing module 'lxp32_compl' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_compl.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'lxp32_compl' (6#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_compl.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'lxp32_divider' (7#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_divider.vhd:30]
INFO: [Synth 8-638] synthesizing module 'lxp32_shifter' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_shifter.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'lxp32_shifter' (8#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_shifter.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'lxp32_alu' (9#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_alu.vhd:52]
INFO: [Synth 8-638] synthesizing module 'lxp32_dbus' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_dbus.vhd:47]
	Parameter RMW bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_dbus.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element rmw_mode_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_dbus.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lxp32_dbus' (10#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_dbus.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lxp32_execute' (11#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_execute.vhd:72]
INFO: [Synth 8-638] synthesizing module 'lxp32_scratchpad' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_scratchpad.vhd:30]
INFO: [Synth 8-638] synthesizing module 'lxp32_ram256x32' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_ram256x32.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'lxp32_ram256x32' (12#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_ram256x32.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'lxp32_scratchpad' (13#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_scratchpad.vhd:30]
INFO: [Synth 8-638] synthesizing module 'lxp32_interrupt_mux' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_interrupt_mux.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'lxp32_interrupt_mux' (14#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_interrupt_mux.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'lxp32_cpu' (15#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_cpu.vhd:41]
INFO: [Synth 8-638] synthesizing module 'lxp32_icache' [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_icache.vhd:41]
	Parameter BURST_SIZE bound to: 16 - type: integer 
	Parameter PREFETCH_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lxp32_icache' (16#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_icache.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'lxp32c_top' (17#1) [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32c_top.vhd:62]
WARNING: [Synth 8-7129] Port sp_wdata_i[31] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[30] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[29] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[28] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[27] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[26] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[25] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[24] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[23] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[22] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[21] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[20] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[19] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[18] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[17] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[16] in module lxp32_interrupt_mux is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.250 ; gain = 0.008 ; free physical = 1299 ; free virtual = 446407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2889.250 ; gain = 0.008 ; free physical = 1832 ; free virtual = 446925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.250 ; gain = 8.008 ; free physical = 2132 ; free virtual = 447225
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lxp32_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lxp32_interrupt_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 regular |                              000 |                              000
       continueinterrupt |                              001 |                              011
              continuelc |                              010 |                              001
                    halt |                              011 |                              100
            continuecjmp |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lxp32_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                              001 |                               00
               requested |                              010 |                               01
             waitforexit |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lxp32_interrupt_mux'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 2464 ; free virtual = 447557
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 163   
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	               30 Bit    Registers := 6     
	               22 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 55    
+---RAMs : 
	               8K Bit	(256 X 32 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 21    
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 13    
	   5 Input   22 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 8     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 121   
	   3 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'alu_inst/gen_mul_dsp.mul_inst/mul10_inst/p_o_reg' and it is trimmed from '32' to '16' bits. [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_mul16x16.vhd:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'alu_inst/gen_mul_dsp.mul_inst/mul01_inst/p_o_reg' and it is trimmed from '32' to '16' bits. [/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.srcs/sources_1/imports/rtl/lxp32_mul16x16.vhd:32]
DSP Report: Generating DSP alu_inst/gen_mul_dsp.mul_inst/mul00_inst/p_o_reg, operation Mode is: (A*B)'.
DSP Report: register alu_inst/gen_mul_dsp.mul_inst/mul00_inst/p_o_reg is absorbed into DSP alu_inst/gen_mul_dsp.mul_inst/mul00_inst/p_o_reg.
DSP Report: operator alu_inst/gen_mul_dsp.mul_inst/mul00_inst/p_o0 is absorbed into DSP alu_inst/gen_mul_dsp.mul_inst/mul00_inst/p_o_reg.
DSP Report: Generating DSP alu_inst/gen_mul_dsp.mul_inst/mul10_inst/p_o_reg, operation Mode is: (A*B)'.
DSP Report: register alu_inst/gen_mul_dsp.mul_inst/mul10_inst/p_o_reg is absorbed into DSP alu_inst/gen_mul_dsp.mul_inst/mul10_inst/p_o_reg.
DSP Report: operator alu_inst/gen_mul_dsp.mul_inst/mul10_inst/p_o0 is absorbed into DSP alu_inst/gen_mul_dsp.mul_inst/mul10_inst/p_o_reg.
DSP Report: Generating DSP alu_inst/gen_mul_dsp.mul_inst/product0, operation Mode is: PCIN+(A*B)'.
DSP Report: register alu_inst/gen_mul_dsp.mul_inst/mul01_inst/p_o_reg is absorbed into DSP alu_inst/gen_mul_dsp.mul_inst/product0.
DSP Report: operator alu_inst/gen_mul_dsp.mul_inst/product0 is absorbed into DSP alu_inst/gen_mul_dsp.mul_inst/product0.
DSP Report: operator alu_inst/gen_mul_dsp.mul_inst/mul01_inst/p_o0 is absorbed into DSP alu_inst/gen_mul_dsp.mul_inst/product0.
DSP Report: Generating DSP alu_inst/gen_mul_dsp.mul_inst/product0, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator alu_inst/gen_mul_dsp.mul_inst/product0 is absorbed into DSP alu_inst/gen_mul_dsp.mul_inst/product0.
WARNING: [Synth 8-3917] design lxp32c_top has port ibus_bte_o[1] driven by constant 0
WARNING: [Synth 8-3917] design lxp32c_top has port ibus_bte_o[0] driven by constant 0
WARNING: [Synth 8-7129] Port sp_wdata_i[31] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[30] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[29] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[28] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[27] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[26] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[25] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[24] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[23] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[22] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[21] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[20] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[19] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[18] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[17] in module lxp32_interrupt_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_wdata_i[16] in module lxp32_interrupt_mux is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 2017 ; free virtual = 447094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lxp32c_top  | cpu_inst/scratchpad_inst/ram_inst1/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|lxp32c_top  | cpu_inst/scratchpad_inst/ram_inst2/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|lxp32c_top  | icache_inst/ram_inst/ram_reg               | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lxp32_mul16x16 | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|lxp32_mul16x16 | (A*B)'         | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|lxp32_mul16x16 | PCIN+(A*B)'    | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|lxp32_execute  | PCIN+(A:0x0):B | 30     | 16     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 1997 ; free virtual = 447073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lxp32c_top  | cpu_inst/scratchpad_inst/ram_inst1/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|lxp32c_top  | cpu_inst/scratchpad_inst/ram_inst2/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|lxp32c_top  | icache_inst/ram_inst/ram_reg               | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance cpu_inst/scratchpad_inst/ram_inst1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpu_inst/scratchpad_inst/ram_inst2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance icache_inst/ram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 2017 ; free virtual = 447095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 2214 ; free virtual = 447271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 2217 ; free virtual = 447274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 2207 ; free virtual = 447264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 2205 ; free virtual = 447262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 2204 ; free virtual = 447260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 2202 ; free virtual = 447259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    71|
|3     |DSP48E1  |     3|
|4     |LUT1     |     3|
|5     |LUT2     |   113|
|6     |LUT3     |   227|
|7     |LUT4     |   125|
|8     |LUT5     |   235|
|9     |LUT6     |   446|
|10    |RAMB18E1 |     3|
|11    |FDRE     |   844|
|12    |FDSE     |    13|
|13    |IBUF     |    76|
|14    |OBUF     |   106|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------+------+
|      |Instance                           |Module              |Cells |
+------+-----------------------------------+--------------------+------+
|1     |top                                |                    |  2266|
|2     |  cpu_inst                         |lxp32_cpu           |  1722|
|3     |    decode_inst                    |lxp32_decode        |   163|
|4     |    execute_inst                   |lxp32_execute       |   874|
|5     |      alu_inst                     |lxp32_alu           |   599|
|6     |        \gen_divider.divider_inst  |lxp32_divider       |   435|
|7     |          compl_op1_inst           |lxp32_compl         |   131|
|8     |        \gen_mul_dsp.mul_inst      |lxp32_mul_dsp       |     7|
|9     |          mul00_inst               |lxp32_mul16x16      |     1|
|10    |          mul10_inst               |lxp32_mul16x16_2    |     1|
|11    |        shifter_inst               |lxp32_shifter       |   117|
|12    |      dbus_inst                    |lxp32_dbus          |   202|
|13    |    fetch_inst                     |lxp32_fetch         |   392|
|14    |      ubuf_inst                    |lxp32_ubuf          |   271|
|15    |    interrupt_mux_inst             |lxp32_interrupt_mux |    77|
|16    |    scratchpad_inst                |lxp32_scratchpad    |   216|
|17    |      ram_inst1                    |lxp32_ram256x32_0   |   112|
|18    |      ram_inst2                    |lxp32_ram256x32_1   |    70|
|19    |  icache_inst                      |lxp32_icache        |   361|
|20    |    ram_inst                       |lxp32_ram256x32     |    10|
+------+-----------------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 2197 ; free virtual = 447253
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 2199 ; free virtual = 447256
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 2199 ; free virtual = 447256
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2897.262 ; gain = 0.000 ; free physical = 2291 ; free virtual = 447349
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.277 ; gain = 0.000 ; free physical = 1856 ; free virtual = 446918
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 23246557
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2953.277 ; gain = 92.992 ; free physical = 2048 ; free virtual = 447110
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/lxp32/project_1/project_1.runs/synth_1/lxp32c_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lxp32c_top_utilization_synth.rpt -pb lxp32c_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 10:05:44 2022...
