##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for SPI_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPI_IntClock:R vs. SPI_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 
Clock: SPI_IntClock  | Frequency: 83.36 MHz  | Target: 0.20 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
SPI_IntClock  SPI_IntClock   5e+006           4988004     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
MISO(0)_PAD  14936         SPI_IntClock:R    


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
MOSI(0)_PAD  22715         SPI_IntClock:R    
SCK(0)_PAD   23483         SPI_IntClock:R    
SDA(0)_PAD   23875         SPI_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for SPI_IntClock
******************************************
Clock: SPI_IntClock
Frequency: 83.36 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4988004p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2000
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4998000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0   count7cell      1360   1360  4988004  RISE       1
\SPI:BSPIM:load_rx_data\/main_4  macrocell1      3681   5041  4988004  RISE       1
\SPI:BSPIM:load_rx_data\/q       macrocell1      2345   7386  4988004  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2610   9996  4988004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPI_IntClock:R vs. SPI_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4988004p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2000
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4998000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0   count7cell      1360   1360  4988004  RISE       1
\SPI:BSPIM:load_rx_data\/main_4  macrocell1      3681   5041  4988004  RISE       1
\SPI:BSPIM:load_rx_data\/q       macrocell1      2345   7386  4988004  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2610   9996  4988004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4988004p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2000
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4998000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0   count7cell      1360   1360  4988004  RISE       1
\SPI:BSPIM:load_rx_data\/main_4  macrocell1      3681   5041  4988004  RISE       1
\SPI:BSPIM:load_rx_data\/q       macrocell1      2345   7386  4988004  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2610   9996  4988004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI:BSPIM:RxStsReg\/clock
Path slack     : 4988702p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                                -350
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   2510   2510  4988702  RISE       1
\SPI:BSPIM:rx_status_6\/main_5          macrocell4      3776   6286  4988702  RISE       1
\SPI:BSPIM:rx_status_6\/q               macrocell4      2345   8631  4988702  RISE       1
\SPI:BSPIM:RxStsReg\/status_6           statusicell2    2318  10948  4988702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:RxStsReg\/clock                                 statusicell2        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 4988854p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                                -350
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10796
-------------------------------------   ----- 
End-of-path arrival time (ps)           10796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0   count7cell     1360   1360  4988004  RISE       1
\SPI:BSPIM:load_rx_data\/main_4  macrocell1     3681   5041  4988004  RISE       1
\SPI:BSPIM:load_rx_data\/q       macrocell1     2345   7386  4988004  RISE       1
\SPI:BSPIM:TxStsReg\/status_3    statusicell1   3410  10796  4988854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 4989444p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                                -350
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10206
-------------------------------------   ----- 
End-of-path arrival time (ps)           10206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q           macrocell8      875    875  4989444  RISE       1
\SPI:BSPIM:tx_status_0\/main_2  macrocell2     4047   4922  4989444  RISE       1
\SPI:BSPIM:tx_status_0\/q       macrocell2     2345   7267  4989444  RISE       1
\SPI:BSPIM:TxStsReg\/status_0   statusicell1   2939  10206  4989444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4990476p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -4210
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q            macrocell6       875    875  4989924  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   4439   5314  4990476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4990886p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -4210
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q            macrocell8       875    875  4989444  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4029   4904  4990886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_0\/main_3
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 4990912p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6631
-------------------------------------   ---- 
End-of-path arrival time (ps)           6631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  4990912  RISE       1
\SPI:BSPIM:state_0\/main_3              macrocell8      4121   6631  4990912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_2\/main_0
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 4991677p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell6     875    875  4989924  RISE       1
\SPI:BSPIM:state_2\/main_0  macrocell6    4991   5866  4991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_1\/main_0
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 4991677p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell6     875    875  4989924  RISE       1
\SPI:BSPIM:state_1\/main_0  macrocell7    4991   5866  4991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4991677p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q        macrocell6     875    875  4989924  RISE       1
\SPI:BSPIM:ld_ident\/main_0  macrocell11   4991   5866  4991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:state_2\/main_7
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 4991942p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1360   1360  4988004  RISE       1
\SPI:BSPIM:state_2\/main_7      macrocell6    4241   5601  4991942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:state_1\/main_7
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 4991942p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1360   1360  4988004  RISE       1
\SPI:BSPIM:state_1\/main_7      macrocell7    4241   5601  4991942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4991942p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1360   1360  4988004  RISE       1
\SPI:BSPIM:ld_ident\/main_7     macrocell11   4241   5601  4991942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4991987p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -4210
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q            macrocell7       875    875  4990575  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   2928   3803  4991987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_42/main_4
Capture Clock  : Net_42/clock_0
Path slack     : 4992017p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   3200   3200  4992017  RISE       1
Net_42/main_4                  macrocell5      2326   5526  4992017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:load_cond\/main_7
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 4992103p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1360   1360  4988004  RISE       1
\SPI:BSPIM:load_cond\/main_7    macrocell10   4080   5440  4992103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_39/main_0
Capture Clock  : Net_39/clock_0
Path slack     : 4992121p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell6     875    875  4989924  RISE       1
Net_39/main_0          macrocell9    4547   5422  4992121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 4992121p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q          macrocell6     875    875  4989924  RISE       1
\SPI:BSPIM:cnt_enable\/main_0  macrocell12   4547   5422  4992121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_40/main_0
Capture Clock  : Net_40/clock_0
Path slack     : 4992143p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell6     875    875  4989924  RISE       1
Net_40/main_0          macrocell13   4525   5400  4992143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_0\/main_0
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 4992210p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell6     875    875  4989924  RISE       1
\SPI:BSPIM:state_0\/main_0  macrocell8    4458   5333  4992210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:load_cond\/main_0
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 4992210p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q         macrocell6     875    875  4989924  RISE       1
\SPI:BSPIM:load_cond\/main_0  macrocell10   4458   5333  4992210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:load_cond\/main_4
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 4992301p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1360   1360  4988545  RISE       1
\SPI:BSPIM:load_cond\/main_4    macrocell10   3882   5242  4992301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:load_cond\/main_3
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 4992497p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1360   1360  4988859  RISE       1
\SPI:BSPIM:load_cond\/main_3    macrocell10   3686   5046  4992497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : Net_42/main_9
Capture Clock  : Net_42/clock_0
Path slack     : 4992502p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1360   1360  4988004  RISE       1
Net_42/main_9                   macrocell5    3681   5041  4992502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_39/main_1
Capture Clock  : Net_39/clock_0
Path slack     : 4992503p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell7     875    875  4990575  RISE       1
Net_39/main_1          macrocell9    4165   5040  4992503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 4992503p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q          macrocell7     875    875  4990575  RISE       1
\SPI:BSPIM:cnt_enable\/main_1  macrocell12   4165   5040  4992503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_0\/main_1
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 4992522p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell7     875    875  4990575  RISE       1
\SPI:BSPIM:state_0\/main_1  macrocell8    4146   5021  4992522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:load_cond\/main_1
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 4992522p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q         macrocell7     875    875  4990575  RISE       1
\SPI:BSPIM:load_cond\/main_1  macrocell10   4146   5021  4992522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_40/main_1
Capture Clock  : Net_40/clock_0
Path slack     : 4992525p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell7     875    875  4990575  RISE       1
Net_40/main_1          macrocell13   4143   5018  4992525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_42/main_3
Capture Clock  : Net_42/clock_0
Path slack     : 4992621p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell8     875    875  4989444  RISE       1
Net_42/main_3          macrocell5    4047   4922  4992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_2\/main_2
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 4992680p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell8     875    875  4989444  RISE       1
\SPI:BSPIM:state_2\/main_2  macrocell6    3988   4863  4992680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_1\/main_2
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 4992680p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell8     875    875  4989444  RISE       1
\SPI:BSPIM:state_1\/main_2  macrocell7    3988   4863  4992680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4992680p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q        macrocell8     875    875  4989444  RISE       1
\SPI:BSPIM:ld_ident\/main_2  macrocell11   3988   4863  4992680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:load_cond\/main_5
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 4992710p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1360   1360  4989067  RISE       1
\SPI:BSPIM:load_cond\/main_5    macrocell10   3473   4833  4992710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:load_cond\/main_6
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 4992712p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1360   1360  4989072  RISE       1
\SPI:BSPIM:load_cond\/main_6    macrocell10   3471   4831  4992712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_2\/main_8
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 4992716p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  4990912  RISE       1
\SPI:BSPIM:state_2\/main_8              macrocell6      2317   4827  4992716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_1\/main_8
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 4992716p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  4990912  RISE       1
\SPI:BSPIM:state_1\/main_8              macrocell7      2317   4827  4992716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_39/q
Path End       : Net_39/main_3
Capture Clock  : Net_39/clock_0
Path slack     : 4992873p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell9          0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_39/q       macrocell9     875    875  4992873  RISE       1
Net_39/main_3  macrocell9    3795   4670  4992873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_40/q
Path End       : Net_40/main_3
Capture Clock  : Net_40/clock_0
Path slack     : 4992887p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_40/q       macrocell13    875    875  4992887  RISE       1
Net_40/main_3  macrocell13   3781   4656  4992887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : Net_42/main_6
Capture Clock  : Net_42/clock_0
Path slack     : 4993043p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1360   1360  4988545  RISE       1
Net_42/main_6                   macrocell5    3140   4500  4993043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:state_2\/main_4
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 4993070p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1360   1360  4988545  RISE       1
\SPI:BSPIM:state_2\/main_4      macrocell6    3113   4473  4993070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:state_1\/main_4
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 4993070p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1360   1360  4988545  RISE       1
\SPI:BSPIM:state_1\/main_4      macrocell7    3113   4473  4993070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4993070p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1360   1360  4988545  RISE       1
\SPI:BSPIM:ld_ident\/main_4     macrocell11   3113   4473  4993070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:cnt_enable\/q
Path End       : \SPI:BSPIM:BitCounter\/enable
Capture Clock  : \SPI:BSPIM:BitCounter\/clock
Path slack     : 4993094p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2840
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997160

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:cnt_enable\/q       macrocell12    875    875  4993094  RISE       1
\SPI:BSPIM:BitCounter\/enable  count7cell    3191   4066  4993094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_42/main_1
Capture Clock  : Net_42/clock_0
Path slack     : 4993101p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell6     875    875  4989924  RISE       1
Net_42/main_1          macrocell5    3567   4442  4993101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_42/q
Path End       : Net_42/main_0
Capture Clock  : Net_42/clock_0
Path slack     : 4993168p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell5          0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_42/q       macrocell5     875    875  4993168  RISE       1
Net_42/main_0  macrocell5    3500   4375  4993168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : Net_42/main_5
Capture Clock  : Net_42/clock_0
Path slack     : 4993357p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1360   1360  4988859  RISE       1
Net_42/main_5                   macrocell5    2826   4186  4993357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:state_2\/main_3
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 4993376p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1360   1360  4988859  RISE       1
\SPI:BSPIM:state_2\/main_3      macrocell6    2807   4167  4993376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:state_1\/main_3
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 4993376p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1360   1360  4988859  RISE       1
\SPI:BSPIM:state_1\/main_3      macrocell7    2807   4167  4993376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4993376p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1360   1360  4988859  RISE       1
\SPI:BSPIM:ld_ident\/main_3     macrocell11   2807   4167  4993376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : Net_42/main_7
Capture Clock  : Net_42/clock_0
Path slack     : 4993565p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3978
-------------------------------------   ---- 
End-of-path arrival time (ps)           3978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1360   1360  4989067  RISE       1
Net_42/main_7                   macrocell5    2618   3978  4993565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : Net_42/main_8
Capture Clock  : Net_42/clock_0
Path slack     : 4993569p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3974
-------------------------------------   ---- 
End-of-path arrival time (ps)           3974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1360   1360  4989072  RISE       1
Net_42/main_8                   macrocell5    2614   3974  4993569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:state_2\/main_5
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 4993573p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           3970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1360   1360  4989067  RISE       1
\SPI:BSPIM:state_2\/main_5      macrocell6    2610   3970  4993573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:state_1\/main_5
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 4993573p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           3970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1360   1360  4989067  RISE       1
\SPI:BSPIM:state_1\/main_5      macrocell7    2610   3970  4993573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4993573p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           3970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1360   1360  4989067  RISE       1
\SPI:BSPIM:ld_ident\/main_5     macrocell11   2610   3970  4993573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:state_2\/main_6
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 4993578p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1360   1360  4989072  RISE       1
\SPI:BSPIM:state_2\/main_6      macrocell6    2605   3965  4993578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:state_1\/main_6
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 4993578p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1360   1360  4989072  RISE       1
\SPI:BSPIM:state_1\/main_6      macrocell7    2605   3965  4993578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4993578p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1360   1360  4989072  RISE       1
\SPI:BSPIM:ld_ident\/main_6     macrocell11   2605   3965  4993578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_39/main_2
Capture Clock  : Net_39/clock_0
Path slack     : 4993593p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell8     875    875  4989444  RISE       1
Net_39/main_2          macrocell9    3075   3950  4993593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_39/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 4993593p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q          macrocell8     875    875  4989444  RISE       1
\SPI:BSPIM:cnt_enable\/main_2  macrocell12   3075   3950  4993593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_40/main_2
Capture Clock  : Net_40/clock_0
Path slack     : 4993595p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell8     875    875  4989444  RISE       1
Net_40/main_2          macrocell13   3073   3948  4993595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_0\/main_2
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 4993718p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3825
-------------------------------------   ---- 
End-of-path arrival time (ps)           3825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell8     875    875  4989444  RISE       1
\SPI:BSPIM:state_0\/main_2  macrocell8    2950   3825  4993718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:load_cond\/main_2
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 4993718p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3825
-------------------------------------   ---- 
End-of-path arrival time (ps)           3825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell8          0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_0\/q         macrocell8     875    875  4989444  RISE       1
\SPI:BSPIM:load_cond\/main_2  macrocell10   2950   3825  4993718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_2\/main_1
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 4993746p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell7     875    875  4990575  RISE       1
\SPI:BSPIM:state_2\/main_1  macrocell6    2922   3797  4993746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_1\/main_1
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 4993746p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell7     875    875  4990575  RISE       1
\SPI:BSPIM:state_1\/main_1  macrocell7    2922   3797  4993746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4993746p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q        macrocell7     875    875  4990575  RISE       1
\SPI:BSPIM:ld_ident\/main_1  macrocell11   2922   3797  4993746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_42/main_2
Capture Clock  : Net_42/clock_0
Path slack     : 4993751p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell7     875    875  4990575  RISE       1
Net_42/main_2          macrocell5    2917   3792  4993751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : \SPI:BSPIM:state_2\/main_9
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 4994067p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:ld_ident\/q      macrocell11    875    875  4994067  RISE       1
\SPI:BSPIM:state_2\/main_9  macrocell6    2601   3476  4994067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell6          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : \SPI:BSPIM:state_1\/main_9
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 4994067p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:ld_ident\/q      macrocell11    875    875  4994067  RISE       1
\SPI:BSPIM:state_1\/main_9  macrocell7    2601   3476  4994067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell7          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : \SPI:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4994067p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:ld_ident\/q       macrocell11    875    875  4994067  RISE       1
\SPI:BSPIM:ld_ident\/main_8  macrocell11   2601   3476  4994067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : Net_42/main_10
Capture Clock  : Net_42/clock_0
Path slack     : 4994068p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:ld_ident\/q  macrocell11    875    875  4994067  RISE       1
Net_42/main_10          macrocell5    2600   3475  4994068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:load_cond\/q
Path End       : \SPI:BSPIM:load_cond\/main_8
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 4994369p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell10         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:load_cond\/q       macrocell10    875    875  4994369  RISE       1
\SPI:BSPIM:load_cond\/main_8  macrocell10   2299   3174  4994369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell10         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:cnt_enable\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 4994371p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   5000000
- Setup time                                               -2457
------------------------------------------------------   ------- 
End-of-path required time (ps)                           4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPI:BSPIM:cnt_enable\/q       macrocell12    875    875  4993094  RISE       1
\SPI:BSPIM:cnt_enable\/main_3  macrocell12   2297   3172  4994371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell12         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

