{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549865359334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549865359342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 10 22:09:19 2019 " "Processing started: Sun Feb 10 22:09:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549865359342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865359342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865359342 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1549865359936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-part2arch " "Found design unit 1: part2-part2arch" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865374096 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865374096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865374096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobcdlatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobcdlatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_bit_bcd_latcher-functionality " "Found design unit 1: two_bit_bcd_latcher-functionality" {  } { { "twobcdlatcher.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/twobcdlatcher.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865374098 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_bit_bcd_latcher " "Found entity 1: two_bit_bcd_latcher" {  } { { "twobcdlatcher.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/twobcdlatcher.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865374098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865374098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtodisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdtodisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "bcdtodisplay.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/bcdtodisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865374100 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "bcdtodisplay.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/bcdtodisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865374100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865374100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_bit_adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_bit_adder_subtractor-arch_twobit " "Found design unit 1: two_bit_adder_subtractor-arch_twobit" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865374102 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_bit_adder_subtractor " "Found entity 1: two_bit_adder_subtractor" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549865374102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865374102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549865374146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_bcd_latcher two_bit_bcd_latcher:LATCHA " "Elaborating entity \"two_bit_bcd_latcher\" for hierarchy \"two_bit_bcd_latcher:LATCHA\"" {  } { { "part2.vhd" "LATCHA" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549865374161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:DISPLAY5 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:DISPLAY5\"" {  } { { "part2.vhd" "DISPLAY5" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549865374163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_adder_subtractor two_bit_adder_subtractor:adder_subtractor " "Elaborating entity \"two_bit_adder_subtractor\" for hierarchy \"two_bit_adder_subtractor:adder_subtractor\"" {  } { { "part2.vhd" "adder_subtractor" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549865374165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_sub two_bit_adder_subtractor.vhd(36) " "VHDL Process Statement warning at two_bit_adder_subtractor.vhd(36): signal \"add_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549865374166 "|part2|two_bit_adder_subtractor:adder_subtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 two_bit_adder_subtractor.vhd(37) " "VHDL Process Statement warning at two_bit_adder_subtractor.vhd(37): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549865374166 "|part2|two_bit_adder_subtractor:adder_subtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 two_bit_adder_subtractor.vhd(37) " "VHDL Process Statement warning at two_bit_adder_subtractor.vhd(37): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549865374166 "|part2|two_bit_adder_subtractor:adder_subtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 two_bit_adder_subtractor.vhd(39) " "VHDL Process Statement warning at two_bit_adder_subtractor.vhd(39): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549865374166 "|part2|two_bit_adder_subtractor:adder_subtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 two_bit_adder_subtractor.vhd(39) " "VHDL Process Statement warning at two_bit_adder_subtractor.vhd(39): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549865374166 "|part2|two_bit_adder_subtractor:adder_subtractor"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 4 two_bit_adder_subtractor.vhd(42) " "VHDL expression error at two_bit_adder_subtractor.vhd(42): expression has 8 elements, but must have 4 elements" {  } { { "two_bit_adder_subtractor.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/two_bit_adder_subtractor.vhd" 42 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1549865374166 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "two_bit_adder_subtractor:adder_subtractor " "Can't elaborate user hierarchy \"two_bit_adder_subtractor:adder_subtractor\"" {  } { { "part2.vhd" "adder_subtractor" { Text "C:/Users/comsa/Documents/cpen321-lab2/part2.vhd" 35 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549865374167 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5065 " "Peak virtual memory: 5065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549865374351 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 10 22:09:34 2019 " "Processing ended: Sun Feb 10 22:09:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549865374351 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549865374351 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549865374351 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865374351 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549865375033 ""}
