Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Thu May 26 16:38:25 2022

In performance mode(fast, normal, performance).

Placement started.
Clock region global placement takes 2.22 sec.
Pre global placement takes 2.47 sec.
Global placement takes 3.53 sec.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Macro cell placement takes 0.00 sec.
Post global placement takes 5.20 sec.
Legalization takes 0.38 sec.
Timing-driven detailed placement takes 0.73 sec.
Placement done.
Total placement takes 12.58 sec.

Routing started.
Building routing graph takes 0.34 sec.
Processing design graph takes 0.27 sec.
Total nets for routing : 14054.
Global routing takes 0.66 sec.
Detailed routing takes 9.41 sec.
Finish routing takes 0.53 sec.
Hold violation fix takes 13.84 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 25.31 sec.

IO Port Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LED[0]                 | output        | U10     | BANKR2     | 3.3       | LVCMOS33       | 8         | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| LED[1]                 | output        | V10     | BANKR2     | 3.3       | LVCMOS33       | 8         | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| LED[2]                 | output        | U11     | BANKR2     | 3.3       | LVCMOS33       | 8         | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| LED[3]                 | output        | V11     | BANKR2     | 3.3       | LVCMOS33       | 8         | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| RX                     | input         | A12     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| SD_DCLK                | output        | V13     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| SD_MOSI                | output        | U14     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| SD_nCS                 | output        | V14     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| TX                     | output        | C10     | BANKR0     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos_db[0]             | input         | E18     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[1]             | input         | D18     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[2]             | input         | F14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[3]             | input         | F13     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[4]             | input         | E17     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[5]             | input         | D17     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[6]             | input         | G14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[7]             | input         | G13     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_href              | input         | H14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_pclk              | input         | J17     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_vsync             | input         | J18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_xclk              | output        | H13     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ex_clk_50m             | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| gpio_in0               | input         | P17     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| i2c0_sck               | inout         | J14     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| i2c0_sda               | inout         | J15     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| l0_sgmii_clk_shft      | output        | H17     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_b[0]               | output        | T18     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_b[1]               | output        | T17     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_b[2]               | output        | U18     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_b[3]               | output        | U17     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_b[4]               | output        | M14     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_b[5]               | output        | M13     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_b[6]               | output        | L15     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_b[7]               | output        | L14     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_dclk               | output        | L18     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_de                 | output        | L17     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_g[0]               | output        | R15     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_g[1]               | output        | R14     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_g[2]               | output        | T16     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_g[3]               | output        | R16     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_g[4]               | output        | U16     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_g[5]               | output        | V16     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_g[6]               | output        | V18     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_g[7]               | output        | V17     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_hs                 | output        | N18     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_r[0]               | output        | T11     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_r[1]               | output        | R11     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_r[2]               | output        | P12     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_r[3]               | output        | P11     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_r[4]               | output        | T13     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_r[5]               | output        | R13     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_r[6]               | output        | P13     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_r[7]               | output        | P14     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lcd_vs                 | output        | N16     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| pad_addr_ch0[0]        | output        | M4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[10]       | output        | M6      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[11]       | output        | L1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[12]       | output        | K2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[13]       | output        | K1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[14]       | output        | J2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[15]       | output        | J1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[1]        | output        | M3      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[2]        | output        | P2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[3]        | output        | P1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[4]        | output        | L5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[5]        | output        | M5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[6]        | output        | N2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[7]        | output        | N1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[8]        | output        | K4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[9]        | output        | M1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[0]          | output        | U2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[1]          | output        | U1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[2]          | output        | T2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_casn_ch0           | output        | T1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_cke_ch0            | output        | L4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_csn_ch0            | output        | R1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clk_w          | output        | U3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clkn_w         | output        | V3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[0]     | output        | R8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[1]     | output        | U5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dq_ch0[0]          | inout         | T8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[10]         | inout         | U9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[11]         | inout         | V7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[12]         | inout         | U7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[13]         | inout         | V6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[14]         | inout         | U6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[15]         | inout         | V5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[1]          | inout         | T6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[2]          | inout         | R6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[3]          | inout         | R9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[4]          | inout         | T9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[5]          | inout         | N4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[6]          | inout         | N5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[7]          | inout         | P6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[8]          | inout         | T4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[9]          | inout         | V9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[0]         | inout         | N6      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[1]         | inout         | U8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[0]        | inout         | N7      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[1]        | inout         | V8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_loop_in            | input         | P7      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_loop_in_h          | input         | V4      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_loop_out           | output        | P8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_loop_out_h         | output        | U4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_odt_ch0            | output        | V2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rasn_ch0           | output        | R2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rstn_ch0           | output        | M2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_wen_ch0            | output        | V1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| phy_rx_dv              | input         | L16     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| phy_rxd0               | input         | M16     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| phy_rxd1               | input         | M18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| phy_rxd2               | input         | K18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| phy_rxd3               | input         | K17     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| phy_tx_en              | output        | G18     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| phy_txd0               | output        | G17     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| phy_txd1               | output        | F18     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| phy_txd2               | output        | F17     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| phy_txd3               | output        | G16     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rst_key                | input         | V12     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rx_clki                | input         | H18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| spi0_clk               | output        | C9      | BANKL0     | 3.3       | LVCMOS33       | 4         | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| spi0_cs                | output        | B8      | BANKL0     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| spi0_miso              | input         | A4      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| spi0_mosi              | output        | B4      | BANKL0     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 3        | 30            | 10                  
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 2476     | 3274          | 76                  
|   FF                     | 4119     | 19644         | 21                  
|   LUT                    | 6852     | 13096         | 52                  
|   LUT-FF pairs           | 2344     | 13096         | 18                  
| Use of CLMS              | 827      | 1110          | 75                  
|   FF                     | 1261     | 6660          | 19                  
|   LUT                    | 2095     | 4440          | 47                  
|   LUT-FF pairs           | 693      | 4440          | 16                  
|   Distributed RAM        | 96       | 4440          | 2                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 33                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 25       | 48            | 52                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 124      | 240           | 52                  
|   IOBD                   | 61       | 120           | 51                  
|   IOBR                   | 3        | 6             | 50                  
|   IOBS                   | 60       | 114           | 53                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 1        | 24            | 4                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 124      | 240           | 52                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 33                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 3        | 24            | 13                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 10       | 20            | 50                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                     | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst                              | SiteOfDriverInst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg         | USCM_74_109        | ntclkbufg_0         | 78         | cmos_PLL/u_pll_e1/goppll                | PLL_82_319           
| clkbufg_1/gopclkbufg         | USCM_74_108        | ntclkbufg_1         | 109        | ex_clk_50m_ibuf/opit_1                  | IOL_7_298            
| clkbufg_2/gopclkbufg         | USCM_74_107        | ntclkbufg_2         | 159        | u_DDR3/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| clkbufg_3/gopclkbufg         | USCM_74_106        | ntclkbufg_3         | 356        | u_DDR3/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| clkbufg_4/gopclkbufg         | USCM_74_104        | ntclkbufg_4         | 4149       | u_DDR3/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| cmos_pclkbufg/gopclkbufg     | USCM_74_110        | cmos_pclk_g         | 73         | cmos_pclk_ibuf/opit_1                   | IOL_151_173          
| u_GTP_CLKBUFG/gopclkbufg     | USCM_74_105        | rx_clki_clkbufg     | 461        | u_GTP_IOCLKDELAY/opit_0                 | IOCKDLY_150_185      
| u_cmos_xclk/gopclkbufg       | USCM_74_111        | nt_cmos_xclk        | 1          | cmos_PLL/u_pll_e1/goppll                | PLL_82_319           
+--------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+---------------------------------------------------------------------------------------------------+
| Pin        | NetOfPin                      | DriverInst                   | SiteOfDriverInst     
+---------------------------------------------------------------------------------------------------+
| CLKFB      | cmos_PLL/u_pll_e1/ntCLKFB     | cmos_PLL/u_pll_e1/goppll     | PLL_82_319           
| CLKIN1     | nt_ex_clk_50m                 | ex_clk_50m_ibuf/opit_1       | IOL_7_298            
| CLKIN2     | _N1354                        | GND_95                       | CLMA_78_304          
+---------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-------------------------------------------------------------------------------------------------------------------------+
| Pin        | NetOfPin                                 | DriverInst                              | SiteOfDriverInst     
+-------------------------------------------------------------------------------------------------------------------------+
| CLKFB      | u_DDR3/u_pll_50_400/u_pll_e1/ntCLKFB     | u_DDR3/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| CLKIN1     | nt_ex_clk_50m                            | ex_clk_50m_ibuf/opit_1                  | IOL_7_298            
| CLKIN2     | _N1371                                   | GND_96                                  | CLMA_90_76           
+-------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| m1_soc_top           | 8815     | 5380     | 96                  | 3       | 25      | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 124     | 1           | 1           | 2            | 0        | 0       | 2       | 3        | 0          | 0             | 0         | 0        | 10       
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-----------------------------------------------------------------------------------+
| Type       | File Name                                                           
+-----------------------------------------------------------------------------------+
| Input      | F:/pro/pango_pro/FPGA_Pro/pnr/device_map/m1_soc_top_map.adf         
|            | F:/pro/pango_pro/FPGA_Pro/pnr/device_map/m1_soc_top.pcf             
| Output     | F:/pro/pango_pro/FPGA_Pro/pnr/place_route/m1_soc_top_pnr.adf        
|            | F:/pro/pango_pro/FPGA_Pro/pnr/place_route/m1_soc_top.prr            
|            | F:/pro/pango_pro/FPGA_Pro/pnr/place_route/m1_soc_top_prr.prt        
|            | F:/pro/pango_pro/FPGA_Pro/pnr/place_route/clock_utilization.txt     
|            | F:/pro/pango_pro/FPGA_Pro/pnr/place_route/m1_soc_top_plc.adf        
+-----------------------------------------------------------------------------------+


Flow Command: pnr -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
Peak memory: 1,137,238,016 bytes
Total CPU  time to pnr completion : 39.016 sec
Total real time to pnr completion : 196.000 sec
