

================================================================
== Vitis HLS Report for 'matrixmul_3_Pipeline_loop_input_A1_loop_input_A2'
================================================================
* Date:           Thu May 22 15:58:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        matrixmul_3
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.731 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_A1_loop_input_A2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [../mat_mul.cpp:142]   --->   Operation 5 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [../mat_mul.cpp:142]   --->   Operation 6 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 0, i4 %row" [../mat_mul.cpp:142]   --->   Operation 10 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 0, i4 %col" [../mat_mul.cpp:142]   --->   Operation 11 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln147 = br void %for.inc" [../mat_mul.cpp:147]   --->   Operation 12 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [../mat_mul.cpp:147]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.87ns)   --->   "%icmp_ln147 = icmp_eq  i7 %indvar_flatten_load, i7 64" [../mat_mul.cpp:147]   --->   Operation 14 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%add_ln147_1 = add i7 %indvar_flatten_load, i7 1" [../mat_mul.cpp:147]   --->   Operation 15 'add' 'add_ln147_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %for.inc6, void %for.inc21.preheader.exitStub" [../mat_mul.cpp:147]   --->   Operation 16 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln147 = store i7 %add_ln147_1, i7 %indvar_flatten" [../mat_mul.cpp:147]   --->   Operation 17 'store' 'store_ln147' <Predicate = (!icmp_ln147)> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln147)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.73>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%col_load = load i4 %col" [../mat_mul.cpp:148]   --->   Operation 18 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%row_load = load i4 %row" [../mat_mul.cpp:147]   --->   Operation 19 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln147 = add i4 %row_load, i4 1" [../mat_mul.cpp:147]   --->   Operation 20 'add' 'add_ln147' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_input_A1_loop_input_A2_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%icmp_ln148 = icmp_eq  i4 %col_load, i4 8" [../mat_mul.cpp:148]   --->   Operation 23 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln142 = select i1 %icmp_ln148, i4 0, i4 %col_load" [../mat_mul.cpp:142]   --->   Operation 24 'select' 'select_ln142' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%select_ln147 = select i1 %icmp_ln148, i4 %add_ln147, i4 %row_load" [../mat_mul.cpp:147]   --->   Operation 25 'select' 'select_ln147' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i4 %select_ln147" [../mat_mul.cpp:147]   --->   Operation 26 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%input_A_addr = getelementptr i32 %input_A, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 27 'getelementptr' 'input_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%input_A_1_addr = getelementptr i32 %input_A_1, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 28 'getelementptr' 'input_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%input_A_2_addr = getelementptr i32 %input_A_2, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 29 'getelementptr' 'input_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%input_A_3_addr = getelementptr i32 %input_A_3, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 30 'getelementptr' 'input_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%input_A_4_addr = getelementptr i32 %input_A_4, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 31 'getelementptr' 'input_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%input_A_5_addr = getelementptr i32 %input_A_5, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 32 'getelementptr' 'input_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%input_A_6_addr = getelementptr i32 %input_A_6, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 33 'getelementptr' 'input_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%input_A_7_addr = getelementptr i32 %input_A_7, i64 0, i64 %zext_ln147" [../mat_mul.cpp:147]   --->   Operation 34 'getelementptr' 'input_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i4 %select_ln142" [../mat_mul.cpp:148]   --->   Operation 35 'trunc' 'trunc_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../mat_mul.cpp:142]   --->   Operation 36 'specpipeline' 'specpipeline_ln142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.51ns)   --->   "%in_A_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_A" [../mat_mul.cpp:151]   --->   Operation 37 'read' 'in_A_read' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.48> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%local_stream_data = trunc i64 %in_A_read" [../mat_mul.cpp:151]   --->   Operation 38 'trunc' 'local_stream_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.65ns)   --->   "%switch_ln152 = switch i3 %trunc_ln148, void %arrayidx56.case.7, i3 0, void %arrayidx56.case.0, i3 1, void %arrayidx56.case.1, i3 2, void %arrayidx56.case.2, i3 3, void %arrayidx56.case.3, i3 4, void %arrayidx56.case.4, i3 5, void %arrayidx56.case.5, i3 6, void %arrayidx56.case.6" [../mat_mul.cpp:152]   --->   Operation 39 'switch' 'switch_ln152' <Predicate = true> <Delay = 1.65>
ST_2 : Operation 40 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_6_addr" [../mat_mul.cpp:152]   --->   Operation 40 'store' 'store_ln152' <Predicate = (trunc_ln148 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 41 'br' 'br_ln152' <Predicate = (trunc_ln148 == 6)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_5_addr" [../mat_mul.cpp:152]   --->   Operation 42 'store' 'store_ln152' <Predicate = (trunc_ln148 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 43 'br' 'br_ln152' <Predicate = (trunc_ln148 == 5)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_4_addr" [../mat_mul.cpp:152]   --->   Operation 44 'store' 'store_ln152' <Predicate = (trunc_ln148 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 45 'br' 'br_ln152' <Predicate = (trunc_ln148 == 4)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_3_addr" [../mat_mul.cpp:152]   --->   Operation 46 'store' 'store_ln152' <Predicate = (trunc_ln148 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 47 'br' 'br_ln152' <Predicate = (trunc_ln148 == 3)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_2_addr" [../mat_mul.cpp:152]   --->   Operation 48 'store' 'store_ln152' <Predicate = (trunc_ln148 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 49 'br' 'br_ln152' <Predicate = (trunc_ln148 == 2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_1_addr" [../mat_mul.cpp:152]   --->   Operation 50 'store' 'store_ln152' <Predicate = (trunc_ln148 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 51 'br' 'br_ln152' <Predicate = (trunc_ln148 == 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_addr" [../mat_mul.cpp:152]   --->   Operation 52 'store' 'store_ln152' <Predicate = (trunc_ln148 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 53 'br' 'br_ln152' <Predicate = (trunc_ln148 == 0)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln152 = store i32 %local_stream_data, i3 %input_A_7_addr" [../mat_mul.cpp:152]   --->   Operation 54 'store' 'store_ln152' <Predicate = (trunc_ln148 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx56.exit" [../mat_mul.cpp:152]   --->   Operation 55 'br' 'br_ln152' <Predicate = (trunc_ln148 == 7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln148 = add i4 %select_ln142, i4 1" [../mat_mul.cpp:148]   --->   Operation 56 'add' 'add_ln148' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 %select_ln147, i4 %row" [../mat_mul.cpp:142]   --->   Operation 57 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 %add_ln148, i4 %col" [../mat_mul.cpp:142]   --->   Operation 58 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.inc" [../mat_mul.cpp:148]   --->   Operation 59 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                   (alloca           ) [ 011]
row                   (alloca           ) [ 011]
indvar_flatten        (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln142           (store            ) [ 000]
store_ln142           (store            ) [ 000]
br_ln147              (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
icmp_ln147            (icmp             ) [ 010]
add_ln147_1           (add              ) [ 000]
br_ln147              (br               ) [ 000]
store_ln147           (store            ) [ 000]
col_load              (load             ) [ 000]
row_load              (load             ) [ 000]
add_ln147             (add              ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
icmp_ln148            (icmp             ) [ 000]
select_ln142          (select           ) [ 000]
select_ln147          (select           ) [ 000]
zext_ln147            (zext             ) [ 000]
input_A_addr          (getelementptr    ) [ 000]
input_A_1_addr        (getelementptr    ) [ 000]
input_A_2_addr        (getelementptr    ) [ 000]
input_A_3_addr        (getelementptr    ) [ 000]
input_A_4_addr        (getelementptr    ) [ 000]
input_A_5_addr        (getelementptr    ) [ 000]
input_A_6_addr        (getelementptr    ) [ 000]
input_A_7_addr        (getelementptr    ) [ 000]
trunc_ln148           (trunc            ) [ 011]
specpipeline_ln142    (specpipeline     ) [ 000]
in_A_read             (read             ) [ 000]
local_stream_data     (trunc            ) [ 000]
switch_ln152          (switch           ) [ 000]
store_ln152           (store            ) [ 000]
br_ln152              (br               ) [ 000]
store_ln152           (store            ) [ 000]
br_ln152              (br               ) [ 000]
store_ln152           (store            ) [ 000]
br_ln152              (br               ) [ 000]
store_ln152           (store            ) [ 000]
br_ln152              (br               ) [ 000]
store_ln152           (store            ) [ 000]
br_ln152              (br               ) [ 000]
store_ln152           (store            ) [ 000]
br_ln152              (br               ) [ 000]
store_ln152           (store            ) [ 000]
br_ln152              (br               ) [ 000]
store_ln152           (store            ) [ 000]
br_ln152              (br               ) [ 000]
add_ln148             (add              ) [ 000]
store_ln142           (store            ) [ 000]
store_ln142           (store            ) [ 000]
br_ln148              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_A_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_A_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_A_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_A_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_A">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_input_A1_loop_input_A2_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="col_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="row_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="in_A_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_A_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_A_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="input_A_1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_1_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_A_2_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_2_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="input_A_3_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_3_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_A_4_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_4_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="input_A_5_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_5_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input_A_6_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_6_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="input_A_7_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_7_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln152_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln152_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln152_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln152_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln152_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln152_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln152_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln152_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln142_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln142_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln147_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln147_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln147_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="col_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="1"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="row_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln147_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln148_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln142_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln142/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln147_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln147_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln148_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln148/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="local_stream_data_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="local_stream_data/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln148_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln142_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="1"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln142_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="1"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="col_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="314" class="1005" name="row_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="321" class="1005" name="indvar_flatten_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="52" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="52" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="132" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="125" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="118" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="111" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="104" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="97" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="90" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="139" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="209" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="229" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="229" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="241" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="235" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="232" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="274"><net_src comp="263" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="278"><net_src comp="247" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="84" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="288"><net_src comp="279" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="290"><net_src comp="279" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="295"><net_src comp="247" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="255" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="291" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="72" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="317"><net_src comp="76" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="324"><net_src comp="80" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="224" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_A | {2 }
	Port: input_A_1 | {2 }
	Port: input_A_2 | {2 }
	Port: input_A_3 | {2 }
	Port: input_A_4 | {2 }
	Port: input_A_5 | {2 }
	Port: input_A_6 | {2 }
	Port: input_A_7 | {2 }
 - Input state : 
	Port: matrixmul_3_Pipeline_loop_input_A1_loop_input_A2 : in_A | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln142 : 1
		store_ln142 : 1
		indvar_flatten_load : 1
		icmp_ln147 : 2
		add_ln147_1 : 2
		br_ln147 : 3
		store_ln147 : 3
	State 2
		add_ln147 : 1
		icmp_ln148 : 1
		select_ln142 : 2
		select_ln147 : 2
		zext_ln147 : 3
		input_A_addr : 4
		input_A_1_addr : 4
		input_A_2_addr : 4
		input_A_3_addr : 4
		input_A_4_addr : 4
		input_A_5_addr : 4
		input_A_6_addr : 4
		input_A_7_addr : 4
		trunc_ln148 : 3
		switch_ln152 : 4
		store_ln152 : 5
		store_ln152 : 5
		store_ln152 : 5
		store_ln152 : 5
		store_ln152 : 5
		store_ln152 : 5
		store_ln152 : 5
		store_ln152 : 5
		add_ln148 : 3
		store_ln142 : 3
		store_ln142 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    add_ln147_1_fu_218    |    0    |    14   |
|    add   |     add_ln147_fu_235     |    0    |    13   |
|          |     add_ln148_fu_291     |    0    |    13   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln147_fu_212    |    0    |    14   |
|          |     icmp_ln148_fu_241    |    0    |    13   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln142_fu_247   |    0    |    4    |
|          |    select_ln147_fu_255   |    0    |    4    |
|----------|--------------------------|---------|---------|
|   read   |   in_A_read_read_fu_84   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln147_fu_263    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln148_fu_275    |    0    |    0    |
|          | local_stream_data_fu_279 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    75   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      col_reg_307     |    4   |
|indvar_flatten_reg_321|    7   |
|      row_reg_314     |    4   |
+----------------------+--------+
|         Total        |   15   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   75   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   15   |    -   |
+-----------+--------+--------+
|   Total   |   15   |   75   |
+-----------+--------+--------+
