<html><body>
<pre>
 
cpldfit:  version M.53d                             Xilinx Inc.
                                  Fitter Report
Design Name: FA4_AS                              Date:  3-25-2017, 11:41AM
Device Used: XA9536XL-15-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
11 /36  ( 31%) 58  /180  ( 32%) 20 /108 ( 19%)   0  /36  (  0%) 14 /34  ( 41%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           5/18        9/54       15/90       5/17
FB2           6/18       11/54       43/90       9/17
             -----       -----       -----      -----    
             11/36       20/108      58/180     14/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    9           9    |  I/O              :    14      28
Output        :    5           5    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     14          14

** Power Data **

There are 0 macrocells in high performance mode (MCHP).
There are 11 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'FA4_AS.ise'.
*************************  Summary of Mapped Logic  ************************

** 5 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
s<2>                6     6     FB1_1   40   I/O     O       LOW  FAST 
s<1>                3     3     FB1_9   5    I/O     O       LOW  FAST 
s<0>                2     2     FB1_14  13   I/O     O       LOW  FAST 
cout                23    9     FB2_4   37   I/O     O       LOW  FAST 
s<3>                12    8     FB2_11  28   I/O     O       LOW  FAST 

** 6 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
b3/b3_D             2     2     FB1_17  LOW  
b2/b2_D             2     2     FB1_18  LOW  
c0/c0_D28_          2     3     FB2_15  LOW  
b1/b1_D             2     2     FB2_16  LOW  
F4/s1/F4/s1_D7_     2     2     FB2_17  LOW  
F3/s1/F3/s1_D6_     2     2     FB2_18  LOW  

** 9 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
b<0>                FB1_10  6    I/O     I
b<3>                FB1_17  18   I/O     I
b<2>                FB2_1   39   I/O     I
Cin                 FB2_2   38   I/O     I
a<1>                FB2_9   30   I/O     I
a<2>                FB2_10  29   I/O     I
a<3>                FB2_15  21   I/O     I
b<1>                FB2_16  20   I/O     I
a<0>                FB2_17  19   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
s<2>                  6       1<-   0   0     FB1_1   40    I/O     O
(unused)              0       0   /\1   4     FB1_2   41    I/O     (b)
(unused)              0       0     0   5     FB1_3   43    GCK/I/O 
(unused)              0       0     0   5     FB1_4   42    I/O     
(unused)              0       0     0   5     FB1_5   44    GCK/I/O 
(unused)              0       0     0   5     FB1_6   2     I/O     
(unused)              0       0     0   5     FB1_7   1     GCK/I/O 
(unused)              0       0     0   5     FB1_8   3     I/O     
s<1>                  3       0     0   2     FB1_9   5     I/O     O
(unused)              0       0     0   5     FB1_10  6     I/O     I
(unused)              0       0     0   5     FB1_11  7     I/O     
(unused)              0       0     0   5     FB1_12  8     I/O     
(unused)              0       0     0   5     FB1_13  12    I/O     
s<0>                  2       0     0   3     FB1_14  13    I/O     O
(unused)              0       0     0   5     FB1_15  14    I/O     
(unused)              0       0     0   5     FB1_16  16    I/O     
b3/b3_D               2       0     0   3     FB1_17  18    I/O     I
b2/b2_D               2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Cin                4: a<1>               7: b<2> 
  2: F3/s1/F3/s1_D6_    5: b1/b1_D            8: b<3> 
  3: a<0>               6: b<0>               9: c0/c0_D28_ 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
s<2>                 XXXXXX.................................. 6
s<1>                 ...XX...X............................... 3
s<0>                 ..X..X.................................. 2
b3/b3_D              X......X................................ 2
b2/b2_D              X.....X................................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               11/43
Number of signals used by logic mapping into function block:  11
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   39    I/O     I
(unused)              0       0   \/4   1     FB2_2   38    I/O     I
(unused)              0       0   \/5   0     FB2_3   36    GTS/I/O (b)
cout                 23      18<-   0   0     FB2_4   37    I/O     O
(unused)              0       0   /\5   0     FB2_5   34    GTS/I/O (b)
(unused)              0       0   /\4   1     FB2_6   33    GSR/I/O (b)
(unused)              0       0     0   5     FB2_7   32    I/O     
(unused)              0       0     0   5     FB2_8   31    I/O     
(unused)              0       0     0   5     FB2_9   30    I/O     I
(unused)              0       0   \/4   1     FB2_10  29    I/O     I
s<3>                 12       7<-   0   0     FB2_11  28    I/O     O
(unused)              0       0   /\3   2     FB2_12  27    I/O     (b)
(unused)              0       0     0   5     FB2_13  23    I/O     
(unused)              0       0     0   5     FB2_14  22    I/O     
c0/c0_D28_            2       0     0   3     FB2_15  21    I/O     I
b1/b1_D               2       0     0   3     FB2_16  20    I/O     I
F4/s1/F4/s1_D7_       2       0     0   3     FB2_17  19    I/O     I
F3/s1/F3/s1_D6_       2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Cin                5: a<2>               9: b3/b3_D 
  2: F4/s1/F4/s1_D7_    6: a<3>              10: b<0> 
  3: a<0>               7: b1/b1_D           11: b<1> 
  4: a<1>               8: b2/b2_D          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
cout                 X.XXXXXXXX.............................. 9
s<3>                 XXXXX.XX.X.............................. 8
c0/c0_D28_           X.X......X.............................. 3
b1/b1_D              X.........X............................. 2
F4/s1/F4/s1_D7_      .....X..X............................... 2
F3/s1/F3/s1_D6_      ....X..X................................ 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********
















F3/s1/F3/s1_D6_ <= a(2)
	 XOR 
F3/s1/F3/s1_D6_ <= b2/b2_D;


F4/s1/F4/s1_D7_ <= a(3)
	 XOR 
F4/s1/F4/s1_D7_ <= b3/b3_D;


b1/b1_D <= Cin
	 XOR 
b1/b1_D <= b(1);


b2/b2_D <= Cin
	 XOR 
b2/b2_D <= b(2);


b3/b3_D <= Cin
	 XOR 
b3/b3_D <= b(3);


c0/c0_D28_ <= ((a(0) AND b(0))
	OR (NOT b(0) AND Cin));


cout <= ((EXP5_.EXP)
	OR (a(1) AND a(2) AND b1/b1_D AND b3/b3_D)
	OR (a(1) AND b1/b1_D AND b2/b2_D AND b3/b3_D)
	OR (a(0) AND a(1) AND a(2) AND a(3) AND b(0))
	OR (a(0) AND a(2) AND a(3) AND b(0) AND b1/b1_D)
	OR (a(1) AND a(2) AND a(3) AND NOT b(0) AND Cin)
	OR (EXP8_.EXP)
	OR (a(0) AND a(1) AND a(3) AND b(0) AND b2/b2_D)
	OR (a(0) AND a(3) AND b(0) AND b1/b1_D AND b2/b2_D)
	OR (a(1) AND a(3) AND NOT b(0) AND Cin AND b2/b2_D)
	OR (a(2) AND a(3) AND NOT b(0) AND Cin AND b1/b1_D)
	OR (a(3) AND NOT b(0) AND Cin AND b1/b1_D AND b2/b2_D)
	OR (a(3) AND b3/b3_D)
	OR (a(2) AND a(3) AND b2/b2_D)
	OR (a(2) AND b2/b2_D AND b3/b3_D)
	OR (a(1) AND a(2) AND a(3) AND b1/b1_D)
	OR (a(1) AND a(3) AND b1/b1_D AND b2/b2_D));


s(0) <= b(0)
	 XOR 
s(0) <= a(0);


s(1) <= NOT (a(1)
	 XOR 
s(1) <= NOT (((b1/b1_D AND c0/c0_D28_)
	OR (NOT b1/b1_D AND NOT c0/c0_D28_)));


s(2) <= F3/s1/F3/s1_D6_
	 XOR 
s(2) <= ((NOT b(0) AND Cin AND b1/b1_D)
	OR (a(1) AND b1/b1_D)
	OR (a(0) AND a(1) AND b(0))
	OR (a(0) AND b(0) AND b1/b1_D)
	OR (a(1) AND NOT b(0) AND Cin));


s(3) <= F4/s1/F4/s1_D7_
	 XOR 
s(3) <= ((a(0) AND a(1) AND b(0) AND b2/b2_D)
	OR (a(0) AND a(2) AND b(0) AND b1/b1_D)
	OR (a(1) AND a(2) AND NOT b(0) AND Cin)
	OR (a(2) AND NOT b(0) AND Cin AND b1/b1_D)
	OR (a(0) AND b(0) AND b1/b1_D AND b2/b2_D)
	OR (a(1) AND NOT b(0) AND Cin AND b2/b2_D)
	OR (NOT b(0) AND Cin AND b1/b1_D AND b2/b2_D)
	OR (a(2) AND b2/b2_D)
	OR (a(1) AND a(2) AND b1/b1_D)
	OR (a(1) AND b1/b1_D AND b2/b2_D)
	OR (a(0) AND a(1) AND a(2) AND b(0)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA9536XL-15-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XA9536XL-15-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 KPR                           
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 s<1>                             27 KPR                           
  6 b<0>                             28 s<3>                          
  7 KPR                              29 a<2>                          
  8 KPR                              30 a<1>                          
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 KPR                              34 KPR                           
 13 s<0>                             35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 cout                          
 16 KPR                              38 Cin                           
 17 GND                              39 b<2>                          
 18 b<3>                             40 s<2>                          
 19 a<0>                             41 KPR                           
 20 b<1>                             42 KPR                           
 21 a<3>                             43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa95*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : LOW
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
