and r2, r2, r1, lsr 6
asr r3, r2, 15
and r1, r3, 8
mvn r0, r1
add r1, r0, r1, ror 11
