<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Project/Interface Protocols/Serial,Project/Interface Protocols,Library" />
 <window width="1100" height="860" x="0" y="0" />
 <generation synthesis="VHDL" />
 <hdlexample language="VERILOG" />
</preferences>
