#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; QuadDecoder_Cnt8_CounterUDB
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST

; SPIS_RxInternalInterrupt
SPIS_RxInternalInterrupt__ES2_PATCH EQU 0
SPIS_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
SPIS_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
SPIS_RxInternalInterrupt__INTC_MASK EQU 0x02
SPIS_RxInternalInterrupt__INTC_NUMBER EQU 1
SPIS_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIS_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
SPIS_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
SPIS_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
SPIS_RxInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; SPIS_TxInternalInterrupt
SPIS_TxInternalInterrupt__ES2_PATCH EQU 0
SPIS_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
SPIS_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
SPIS_TxInternalInterrupt__INTC_MASK EQU 0x04
SPIS_TxInternalInterrupt__INTC_NUMBER EQU 2
SPIS_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIS_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR2
SPIS_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
SPIS_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
SPIS_TxInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x04)

; UART_RXInternalInterrupt
UART_RXInternalInterrupt__ES2_PATCH EQU 0
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
UART_RXInternalInterrupt__INTC_MASK EQU 0x08
UART_RXInternalInterrupt__INTC_NUMBER EQU 3
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR3
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
UART_RXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x06)

; UART_TXInternalInterrupt
UART_TXInternalInterrupt__ES2_PATCH EQU 0
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
UART_TXInternalInterrupt__INTC_MASK EQU 0x10
UART_TXInternalInterrupt__INTC_NUMBER EQU 4
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR4
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
UART_TXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x08)

; QuadDecoder_bQuadDec
QuadDecoder_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDecoder_bQuadDec_Stsreg__0__POS EQU 0
QuadDecoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
QuadDecoder_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
QuadDecoder_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDecoder_bQuadDec_Stsreg__1__POS EQU 1
QuadDecoder_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDecoder_bQuadDec_Stsreg__2__POS EQU 2
QuadDecoder_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDecoder_bQuadDec_Stsreg__3__POS EQU 3
QuadDecoder_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDecoder_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
QuadDecoder_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
QuadDecoder_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
QuadDecoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
QuadDecoder_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
QuadDecoder_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
QuadDecoder_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST

; SPIM_IntClock
SPIM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IntClock__INDEX EQU 0x01
SPIM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IntClock__PM_ACT_MSK EQU 0x02
SPIM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IntClock__PM_STBY_MSK EQU 0x02

; SPIS_IntClock
SPIS_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPIS_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPIS_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPIS_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_IntClock__INDEX EQU 0x02
SPIS_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_IntClock__PM_ACT_MSK EQU 0x04
SPIS_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_IntClock__PM_STBY_MSK EQU 0x04

; BSRC_IMP_SEL
BSRC_IMP_SEL__0__MASK EQU 0x08
BSRC_IMP_SEL__0__PC EQU CYREG_PRT6_PC3
BSRC_IMP_SEL__0__PORT EQU 6
BSRC_IMP_SEL__0__SHIFT EQU 3
BSRC_IMP_SEL__AG EQU CYREG_PRT6_AG
BSRC_IMP_SEL__AMUX EQU CYREG_PRT6_AMUX
BSRC_IMP_SEL__BIE EQU CYREG_PRT6_BIE
BSRC_IMP_SEL__BIT_MASK EQU CYREG_PRT6_BIT_MASK
BSRC_IMP_SEL__BYP EQU CYREG_PRT6_BYP
BSRC_IMP_SEL__CTL EQU CYREG_PRT6_CTL
BSRC_IMP_SEL__DM0 EQU CYREG_PRT6_DM0
BSRC_IMP_SEL__DM1 EQU CYREG_PRT6_DM1
BSRC_IMP_SEL__DM2 EQU CYREG_PRT6_DM2
BSRC_IMP_SEL__DR EQU CYREG_PRT6_DR
BSRC_IMP_SEL__INP_DIS EQU CYREG_PRT6_INP_DIS
BSRC_IMP_SEL__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
BSRC_IMP_SEL__LCD_EN EQU CYREG_PRT6_LCD_EN
BSRC_IMP_SEL__MASK EQU 0x08
BSRC_IMP_SEL__P6_3__MASK EQU 0x08
BSRC_IMP_SEL__P6_3__PC EQU CYREG_PRT6_PC3
BSRC_IMP_SEL__P6_3__PORT EQU 6
BSRC_IMP_SEL__P6_3__SHIFT EQU 3
BSRC_IMP_SEL__PORT EQU 6
BSRC_IMP_SEL__PRT EQU CYREG_PRT6_PRT
BSRC_IMP_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
BSRC_IMP_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
BSRC_IMP_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
BSRC_IMP_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
BSRC_IMP_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
BSRC_IMP_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
BSRC_IMP_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
BSRC_IMP_SEL__PS EQU CYREG_PRT6_PS
BSRC_IMP_SEL__SHIFT EQU 3
BSRC_IMP_SEL__SLW EQU CYREG_PRT6_SLW

; PC_VI_2SEL0
PC_VI_2SEL0__0__MASK EQU 0x20
PC_VI_2SEL0__0__PC EQU CYREG_PRT2_PC5
PC_VI_2SEL0__0__PORT EQU 2
PC_VI_2SEL0__0__SHIFT EQU 5
PC_VI_2SEL0__AG EQU CYREG_PRT2_AG
PC_VI_2SEL0__AMUX EQU CYREG_PRT2_AMUX
PC_VI_2SEL0__BIE EQU CYREG_PRT2_BIE
PC_VI_2SEL0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PC_VI_2SEL0__BYP EQU CYREG_PRT2_BYP
PC_VI_2SEL0__CTL EQU CYREG_PRT2_CTL
PC_VI_2SEL0__DM0 EQU CYREG_PRT2_DM0
PC_VI_2SEL0__DM1 EQU CYREG_PRT2_DM1
PC_VI_2SEL0__DM2 EQU CYREG_PRT2_DM2
PC_VI_2SEL0__DR EQU CYREG_PRT2_DR
PC_VI_2SEL0__INP_DIS EQU CYREG_PRT2_INP_DIS
PC_VI_2SEL0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PC_VI_2SEL0__LCD_EN EQU CYREG_PRT2_LCD_EN
PC_VI_2SEL0__MASK EQU 0x20
PC_VI_2SEL0__P2_5__MASK EQU 0x20
PC_VI_2SEL0__P2_5__PC EQU CYREG_PRT2_PC5
PC_VI_2SEL0__P2_5__PORT EQU 2
PC_VI_2SEL0__P2_5__SHIFT EQU 5
PC_VI_2SEL0__PORT EQU 2
PC_VI_2SEL0__PRT EQU CYREG_PRT2_PRT
PC_VI_2SEL0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PC_VI_2SEL0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PC_VI_2SEL0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PC_VI_2SEL0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PC_VI_2SEL0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PC_VI_2SEL0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PC_VI_2SEL0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PC_VI_2SEL0__PS EQU CYREG_PRT2_PS
PC_VI_2SEL0__SHIFT EQU 5
PC_VI_2SEL0__SLW EQU CYREG_PRT2_SLW

; PC_VI_2SEL1
PC_VI_2SEL1__0__MASK EQU 0x10
PC_VI_2SEL1__0__PC EQU CYREG_PRT2_PC4
PC_VI_2SEL1__0__PORT EQU 2
PC_VI_2SEL1__0__SHIFT EQU 4
PC_VI_2SEL1__AG EQU CYREG_PRT2_AG
PC_VI_2SEL1__AMUX EQU CYREG_PRT2_AMUX
PC_VI_2SEL1__BIE EQU CYREG_PRT2_BIE
PC_VI_2SEL1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PC_VI_2SEL1__BYP EQU CYREG_PRT2_BYP
PC_VI_2SEL1__CTL EQU CYREG_PRT2_CTL
PC_VI_2SEL1__DM0 EQU CYREG_PRT2_DM0
PC_VI_2SEL1__DM1 EQU CYREG_PRT2_DM1
PC_VI_2SEL1__DM2 EQU CYREG_PRT2_DM2
PC_VI_2SEL1__DR EQU CYREG_PRT2_DR
PC_VI_2SEL1__INP_DIS EQU CYREG_PRT2_INP_DIS
PC_VI_2SEL1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PC_VI_2SEL1__LCD_EN EQU CYREG_PRT2_LCD_EN
PC_VI_2SEL1__MASK EQU 0x10
PC_VI_2SEL1__P2_4__MASK EQU 0x10
PC_VI_2SEL1__P2_4__PC EQU CYREG_PRT2_PC4
PC_VI_2SEL1__P2_4__PORT EQU 2
PC_VI_2SEL1__P2_4__SHIFT EQU 4
PC_VI_2SEL1__PORT EQU 2
PC_VI_2SEL1__PRT EQU CYREG_PRT2_PRT
PC_VI_2SEL1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PC_VI_2SEL1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PC_VI_2SEL1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PC_VI_2SEL1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PC_VI_2SEL1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PC_VI_2SEL1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PC_VI_2SEL1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PC_VI_2SEL1__PS EQU CYREG_PRT2_PS
PC_VI_2SEL1__SHIFT EQU 4
PC_VI_2SEL1__SLW EQU CYREG_PRT2_SLW

; PWM_PWMUDB
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1

; SPIM_BSPIM
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB08_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB08_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB08_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB08_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB08_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB08_F1

; SPIS_BSPIS
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
SPIS_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIS_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
SPIS_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIS_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
SPIS_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIS_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIS_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPIS_BSPIS_es3_SPISlave_RxStsReg__3__MASK EQU 0x08
SPIS_BSPIS_es3_SPISlave_RxStsReg__3__POS EQU 3
SPIS_BSPIS_es3_SPISlave_RxStsReg__4__MASK EQU 0x10
SPIS_BSPIS_es3_SPISlave_RxStsReg__4__POS EQU 4
SPIS_BSPIS_es3_SPISlave_RxStsReg__5__MASK EQU 0x20
SPIS_BSPIS_es3_SPISlave_RxStsReg__5__POS EQU 5
SPIS_BSPIS_es3_SPISlave_RxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_es3_SPISlave_RxStsReg__6__POS EQU 6
SPIS_BSPIS_es3_SPISlave_RxStsReg__MASK EQU 0x78
SPIS_BSPIS_es3_SPISlave_RxStsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
SPIS_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIS_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
SPIS_BSPIS_es3_SPISlave_TxStsReg__0__MASK EQU 0x01
SPIS_BSPIS_es3_SPISlave_TxStsReg__0__POS EQU 0
SPIS_BSPIS_es3_SPISlave_TxStsReg__1__MASK EQU 0x02
SPIS_BSPIS_es3_SPISlave_TxStsReg__1__POS EQU 1
SPIS_BSPIS_es3_SPISlave_TxStsReg__2__MASK EQU 0x04
SPIS_BSPIS_es3_SPISlave_TxStsReg__2__POS EQU 2
SPIS_BSPIS_es3_SPISlave_TxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_es3_SPISlave_TxStsReg__6__POS EQU 6
SPIS_BSPIS_es3_SPISlave_TxStsReg__MASK EQU 0x47
SPIS_BSPIS_es3_SPISlave_TxStsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
SPIS_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPIS_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG EQU CYREG_B0_UDB15_ST
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__A0_REG EQU CYREG_B1_UDB10_A0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__A1_REG EQU CYREG_B1_UDB10_A1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__D0_REG EQU CYREG_B1_UDB10_D0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__D1_REG EQU CYREG_B1_UDB10_D1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__F0_REG EQU CYREG_B1_UDB10_F0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__F1_REG EQU CYREG_B1_UDB10_F1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__A0_REG EQU CYREG_B1_UDB11_A0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__A1_REG EQU CYREG_B1_UDB11_A1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__D0_REG EQU CYREG_B1_UDB11_D0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__D1_REG EQU CYREG_B1_UDB11_D1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__F0_REG EQU CYREG_B1_UDB11_F0
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__F1_REG EQU CYREG_B1_UDB11_F1
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

; UART_BUART
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_BUART_sRX_RxSts__1__MASK EQU 0x02
UART_BUART_sRX_RxSts__1__POS EQU 1
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x3A
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1

; MUXSEL_B0
MUXSEL_B0__0__MASK EQU 0x10
MUXSEL_B0__0__PC EQU CYREG_PRT3_PC4
MUXSEL_B0__0__PORT EQU 3
MUXSEL_B0__0__SHIFT EQU 4
MUXSEL_B0__AG EQU CYREG_PRT3_AG
MUXSEL_B0__AMUX EQU CYREG_PRT3_AMUX
MUXSEL_B0__BIE EQU CYREG_PRT3_BIE
MUXSEL_B0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MUXSEL_B0__BYP EQU CYREG_PRT3_BYP
MUXSEL_B0__CTL EQU CYREG_PRT3_CTL
MUXSEL_B0__DM0 EQU CYREG_PRT3_DM0
MUXSEL_B0__DM1 EQU CYREG_PRT3_DM1
MUXSEL_B0__DM2 EQU CYREG_PRT3_DM2
MUXSEL_B0__DR EQU CYREG_PRT3_DR
MUXSEL_B0__INP_DIS EQU CYREG_PRT3_INP_DIS
MUXSEL_B0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MUXSEL_B0__LCD_EN EQU CYREG_PRT3_LCD_EN
MUXSEL_B0__MASK EQU 0x10
MUXSEL_B0__P3_4__MASK EQU 0x10
MUXSEL_B0__P3_4__PC EQU CYREG_PRT3_PC4
MUXSEL_B0__P3_4__PORT EQU 3
MUXSEL_B0__P3_4__SHIFT EQU 4
MUXSEL_B0__PORT EQU 3
MUXSEL_B0__PRT EQU CYREG_PRT3_PRT
MUXSEL_B0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MUXSEL_B0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MUXSEL_B0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MUXSEL_B0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MUXSEL_B0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MUXSEL_B0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MUXSEL_B0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MUXSEL_B0__PS EQU CYREG_PRT3_PS
MUXSEL_B0__SHIFT EQU 4
MUXSEL_B0__SLW EQU CYREG_PRT3_SLW

; MUXSEL_B1
MUXSEL_B1__0__MASK EQU 0x20
MUXSEL_B1__0__PC EQU CYREG_PRT3_PC5
MUXSEL_B1__0__PORT EQU 3
MUXSEL_B1__0__SHIFT EQU 5
MUXSEL_B1__AG EQU CYREG_PRT3_AG
MUXSEL_B1__AMUX EQU CYREG_PRT3_AMUX
MUXSEL_B1__BIE EQU CYREG_PRT3_BIE
MUXSEL_B1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MUXSEL_B1__BYP EQU CYREG_PRT3_BYP
MUXSEL_B1__CTL EQU CYREG_PRT3_CTL
MUXSEL_B1__DM0 EQU CYREG_PRT3_DM0
MUXSEL_B1__DM1 EQU CYREG_PRT3_DM1
MUXSEL_B1__DM2 EQU CYREG_PRT3_DM2
MUXSEL_B1__DR EQU CYREG_PRT3_DR
MUXSEL_B1__INP_DIS EQU CYREG_PRT3_INP_DIS
MUXSEL_B1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MUXSEL_B1__LCD_EN EQU CYREG_PRT3_LCD_EN
MUXSEL_B1__MASK EQU 0x20
MUXSEL_B1__P3_5__MASK EQU 0x20
MUXSEL_B1__P3_5__PC EQU CYREG_PRT3_PC5
MUXSEL_B1__P3_5__PORT EQU 3
MUXSEL_B1__P3_5__SHIFT EQU 5
MUXSEL_B1__PORT EQU 3
MUXSEL_B1__PRT EQU CYREG_PRT3_PRT
MUXSEL_B1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MUXSEL_B1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MUXSEL_B1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MUXSEL_B1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MUXSEL_B1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MUXSEL_B1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MUXSEL_B1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MUXSEL_B1__PS EQU CYREG_PRT3_PS
MUXSEL_B1__SHIFT EQU 5
MUXSEL_B1__SLW EQU CYREG_PRT3_SLW

; PSoC_INT0
PSoC_INT0__0__MASK EQU 0x80
PSoC_INT0__0__PC EQU CYREG_PRT3_PC7
PSoC_INT0__0__PORT EQU 3
PSoC_INT0__0__SHIFT EQU 7
PSoC_INT0__AG EQU CYREG_PRT3_AG
PSoC_INT0__AMUX EQU CYREG_PRT3_AMUX
PSoC_INT0__BIE EQU CYREG_PRT3_BIE
PSoC_INT0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PSoC_INT0__BYP EQU CYREG_PRT3_BYP
PSoC_INT0__CTL EQU CYREG_PRT3_CTL
PSoC_INT0__DM0 EQU CYREG_PRT3_DM0
PSoC_INT0__DM1 EQU CYREG_PRT3_DM1
PSoC_INT0__DM2 EQU CYREG_PRT3_DM2
PSoC_INT0__DR EQU CYREG_PRT3_DR
PSoC_INT0__INP_DIS EQU CYREG_PRT3_INP_DIS
PSoC_INT0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PSoC_INT0__LCD_EN EQU CYREG_PRT3_LCD_EN
PSoC_INT0__MASK EQU 0x80
PSoC_INT0__P3_7__MASK EQU 0x80
PSoC_INT0__P3_7__PC EQU CYREG_PRT3_PC7
PSoC_INT0__P3_7__PORT EQU 3
PSoC_INT0__P3_7__SHIFT EQU 7
PSoC_INT0__PORT EQU 3
PSoC_INT0__PRT EQU CYREG_PRT3_PRT
PSoC_INT0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PSoC_INT0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PSoC_INT0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PSoC_INT0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PSoC_INT0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PSoC_INT0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PSoC_INT0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PSoC_INT0__PS EQU CYREG_PRT3_PS
PSoC_INT0__SHIFT EQU 7
PSoC_INT0__SLW EQU CYREG_PRT3_SLW

; PSoC_INT1
PSoC_INT1__0__MASK EQU 0x40
PSoC_INT1__0__PC EQU CYREG_PRT3_PC6
PSoC_INT1__0__PORT EQU 3
PSoC_INT1__0__SHIFT EQU 6
PSoC_INT1__AG EQU CYREG_PRT3_AG
PSoC_INT1__AMUX EQU CYREG_PRT3_AMUX
PSoC_INT1__BIE EQU CYREG_PRT3_BIE
PSoC_INT1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PSoC_INT1__BYP EQU CYREG_PRT3_BYP
PSoC_INT1__CTL EQU CYREG_PRT3_CTL
PSoC_INT1__DM0 EQU CYREG_PRT3_DM0
PSoC_INT1__DM1 EQU CYREG_PRT3_DM1
PSoC_INT1__DM2 EQU CYREG_PRT3_DM2
PSoC_INT1__DR EQU CYREG_PRT3_DR
PSoC_INT1__INP_DIS EQU CYREG_PRT3_INP_DIS
PSoC_INT1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PSoC_INT1__LCD_EN EQU CYREG_PRT3_LCD_EN
PSoC_INT1__MASK EQU 0x40
PSoC_INT1__P3_6__MASK EQU 0x40
PSoC_INT1__P3_6__PC EQU CYREG_PRT3_PC6
PSoC_INT1__P3_6__PORT EQU 3
PSoC_INT1__P3_6__SHIFT EQU 6
PSoC_INT1__PORT EQU 3
PSoC_INT1__PRT EQU CYREG_PRT3_PRT
PSoC_INT1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PSoC_INT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PSoC_INT1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PSoC_INT1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PSoC_INT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PSoC_INT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PSoC_INT1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PSoC_INT1__PS EQU CYREG_PRT3_PS
PSoC_INT1__SHIFT EQU 6
PSoC_INT1__SLW EQU CYREG_PRT3_SLW

; RTX51_ISR
RTX51_ISR__ES2_PATCH EQU 0
RTX51_ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
RTX51_ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
RTX51_ISR__INTC_MASK EQU 0x01
RTX51_ISR__INTC_NUMBER EQU 0
RTX51_ISR__INTC_PRIOR_NUM EQU 0
RTX51_ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
RTX51_ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
RTX51_ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
RTX51_ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; BFG1_SEL
BFG1_SEL__0__MASK EQU 0x08
BFG1_SEL__0__PC EQU CYREG_PRT2_PC3
BFG1_SEL__0__PORT EQU 2
BFG1_SEL__0__SHIFT EQU 3
BFG1_SEL__AG EQU CYREG_PRT2_AG
BFG1_SEL__AMUX EQU CYREG_PRT2_AMUX
BFG1_SEL__BIE EQU CYREG_PRT2_BIE
BFG1_SEL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BFG1_SEL__BYP EQU CYREG_PRT2_BYP
BFG1_SEL__CTL EQU CYREG_PRT2_CTL
BFG1_SEL__DM0 EQU CYREG_PRT2_DM0
BFG1_SEL__DM1 EQU CYREG_PRT2_DM1
BFG1_SEL__DM2 EQU CYREG_PRT2_DM2
BFG1_SEL__DR EQU CYREG_PRT2_DR
BFG1_SEL__INP_DIS EQU CYREG_PRT2_INP_DIS
BFG1_SEL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BFG1_SEL__LCD_EN EQU CYREG_PRT2_LCD_EN
BFG1_SEL__MASK EQU 0x08
BFG1_SEL__P2_3__MASK EQU 0x08
BFG1_SEL__P2_3__PC EQU CYREG_PRT2_PC3
BFG1_SEL__P2_3__PORT EQU 2
BFG1_SEL__P2_3__SHIFT EQU 3
BFG1_SEL__PORT EQU 2
BFG1_SEL__PRT EQU CYREG_PRT2_PRT
BFG1_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BFG1_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BFG1_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BFG1_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BFG1_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BFG1_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BFG1_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BFG1_SEL__PS EQU CYREG_PRT2_PS
BFG1_SEL__SHIFT EQU 3
BFG1_SEL__SLW EQU CYREG_PRT2_SLW

; BICM_SEL
BICM_SEL__0__MASK EQU 0x04
BICM_SEL__0__PC EQU CYREG_PRT2_PC2
BICM_SEL__0__PORT EQU 2
BICM_SEL__0__SHIFT EQU 2
BICM_SEL__AG EQU CYREG_PRT2_AG
BICM_SEL__AMUX EQU CYREG_PRT2_AMUX
BICM_SEL__BIE EQU CYREG_PRT2_BIE
BICM_SEL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BICM_SEL__BYP EQU CYREG_PRT2_BYP
BICM_SEL__CTL EQU CYREG_PRT2_CTL
BICM_SEL__DM0 EQU CYREG_PRT2_DM0
BICM_SEL__DM1 EQU CYREG_PRT2_DM1
BICM_SEL__DM2 EQU CYREG_PRT2_DM2
BICM_SEL__DR EQU CYREG_PRT2_DR
BICM_SEL__INP_DIS EQU CYREG_PRT2_INP_DIS
BICM_SEL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BICM_SEL__LCD_EN EQU CYREG_PRT2_LCD_EN
BICM_SEL__MASK EQU 0x04
BICM_SEL__P2_2__MASK EQU 0x04
BICM_SEL__P2_2__PC EQU CYREG_PRT2_PC2
BICM_SEL__P2_2__PORT EQU 2
BICM_SEL__P2_2__SHIFT EQU 2
BICM_SEL__PORT EQU 2
BICM_SEL__PRT EQU CYREG_PRT2_PRT
BICM_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BICM_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BICM_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BICM_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BICM_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BICM_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BICM_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BICM_SEL__PS EQU CYREG_PRT2_PS
BICM_SEL__SHIFT EQU 2
BICM_SEL__SLW EQU CYREG_PRT2_SLW

; Clock_QD
Clock_QD__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_QD__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_QD__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_QD__CFG2_SRC_SEL_MASK EQU 0x07
Clock_QD__INDEX EQU 0x03
Clock_QD__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_QD__PM_ACT_MSK EQU 0x08
Clock_QD__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_QD__PM_STBY_MSK EQU 0x08

; GPIO0_5V
GPIO0_5V__0__MASK EQU 0x20
GPIO0_5V__0__PC EQU CYREG_IO_PC_PRT15_PC5
GPIO0_5V__0__PORT EQU 15
GPIO0_5V__0__SHIFT EQU 5
GPIO0_5V__AG EQU CYREG_PRT15_AG
GPIO0_5V__AMUX EQU CYREG_PRT15_AMUX
GPIO0_5V__BIE EQU CYREG_PRT15_BIE
GPIO0_5V__BIT_MASK EQU CYREG_PRT15_BIT_MASK
GPIO0_5V__BYP EQU CYREG_PRT15_BYP
GPIO0_5V__CTL EQU CYREG_PRT15_CTL
GPIO0_5V__DM0 EQU CYREG_PRT15_DM0
GPIO0_5V__DM1 EQU CYREG_PRT15_DM1
GPIO0_5V__DM2 EQU CYREG_PRT15_DM2
GPIO0_5V__DR EQU CYREG_PRT15_DR
GPIO0_5V__INP_DIS EQU CYREG_PRT15_INP_DIS
GPIO0_5V__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
GPIO0_5V__LCD_EN EQU CYREG_PRT15_LCD_EN
GPIO0_5V__MASK EQU 0x20
GPIO0_5V__P15_5__MASK EQU 0x20
GPIO0_5V__P15_5__PC EQU CYREG_IO_PC_PRT15_PC5
GPIO0_5V__P15_5__PORT EQU 15
GPIO0_5V__P15_5__SHIFT EQU 5
GPIO0_5V__PORT EQU 15
GPIO0_5V__PRT EQU CYREG_PRT15_PRT
GPIO0_5V__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
GPIO0_5V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
GPIO0_5V__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
GPIO0_5V__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
GPIO0_5V__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
GPIO0_5V__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
GPIO0_5V__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
GPIO0_5V__PS EQU CYREG_PRT15_PS
GPIO0_5V__SHIFT EQU 5
GPIO0_5V__SLW EQU CYREG_PRT15_SLW

; K1_SENSE
K1_SENSE__0__MASK EQU 0x08
K1_SENSE__0__PC EQU CYREG_PRT0_PC3
K1_SENSE__0__PORT EQU 0
K1_SENSE__0__SHIFT EQU 3
K1_SENSE__AG EQU CYREG_PRT0_AG
K1_SENSE__AMUX EQU CYREG_PRT0_AMUX
K1_SENSE__BIE EQU CYREG_PRT0_BIE
K1_SENSE__BIT_MASK EQU CYREG_PRT0_BIT_MASK
K1_SENSE__BYP EQU CYREG_PRT0_BYP
K1_SENSE__CTL EQU CYREG_PRT0_CTL
K1_SENSE__DM0 EQU CYREG_PRT0_DM0
K1_SENSE__DM1 EQU CYREG_PRT0_DM1
K1_SENSE__DM2 EQU CYREG_PRT0_DM2
K1_SENSE__DR EQU CYREG_PRT0_DR
K1_SENSE__INP_DIS EQU CYREG_PRT0_INP_DIS
K1_SENSE__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
K1_SENSE__LCD_EN EQU CYREG_PRT0_LCD_EN
K1_SENSE__MASK EQU 0x08
K1_SENSE__P0_3__MASK EQU 0x08
K1_SENSE__P0_3__PC EQU CYREG_PRT0_PC3
K1_SENSE__P0_3__PORT EQU 0
K1_SENSE__P0_3__SHIFT EQU 3
K1_SENSE__PORT EQU 0
K1_SENSE__PRT EQU CYREG_PRT0_PRT
K1_SENSE__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
K1_SENSE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
K1_SENSE__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
K1_SENSE__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
K1_SENSE__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
K1_SENSE__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
K1_SENSE__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
K1_SENSE__PS EQU CYREG_PRT0_PS
K1_SENSE__SHIFT EQU 3
K1_SENSE__SLW EQU CYREG_PRT0_SLW

; K2_SENSE
K2_SENSE__0__MASK EQU 0x02
K2_SENSE__0__PC EQU CYREG_PRT4_PC1
K2_SENSE__0__PORT EQU 4
K2_SENSE__0__SHIFT EQU 1
K2_SENSE__AG EQU CYREG_PRT4_AG
K2_SENSE__AMUX EQU CYREG_PRT4_AMUX
K2_SENSE__BIE EQU CYREG_PRT4_BIE
K2_SENSE__BIT_MASK EQU CYREG_PRT4_BIT_MASK
K2_SENSE__BYP EQU CYREG_PRT4_BYP
K2_SENSE__CTL EQU CYREG_PRT4_CTL
K2_SENSE__DM0 EQU CYREG_PRT4_DM0
K2_SENSE__DM1 EQU CYREG_PRT4_DM1
K2_SENSE__DM2 EQU CYREG_PRT4_DM2
K2_SENSE__DR EQU CYREG_PRT4_DR
K2_SENSE__INP_DIS EQU CYREG_PRT4_INP_DIS
K2_SENSE__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
K2_SENSE__LCD_EN EQU CYREG_PRT4_LCD_EN
K2_SENSE__MASK EQU 0x02
K2_SENSE__P4_1__MASK EQU 0x02
K2_SENSE__P4_1__PC EQU CYREG_PRT4_PC1
K2_SENSE__P4_1__PORT EQU 4
K2_SENSE__P4_1__SHIFT EQU 1
K2_SENSE__PORT EQU 4
K2_SENSE__PRT EQU CYREG_PRT4_PRT
K2_SENSE__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
K2_SENSE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
K2_SENSE__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
K2_SENSE__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
K2_SENSE__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
K2_SENSE__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
K2_SENSE__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
K2_SENSE__PS EQU CYREG_PRT4_PS
K2_SENSE__SHIFT EQU 1
K2_SENSE__SLW EQU CYREG_PRT4_SLW

; RS232_RX
RS232_RX__0__MASK EQU 0x02
RS232_RX__0__PC EQU CYREG_PRT5_PC1
RS232_RX__0__PORT EQU 5
RS232_RX__0__SHIFT EQU 1
RS232_RX__AG EQU CYREG_PRT5_AG
RS232_RX__AMUX EQU CYREG_PRT5_AMUX
RS232_RX__BIE EQU CYREG_PRT5_BIE
RS232_RX__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RS232_RX__BYP EQU CYREG_PRT5_BYP
RS232_RX__CTL EQU CYREG_PRT5_CTL
RS232_RX__DM0 EQU CYREG_PRT5_DM0
RS232_RX__DM1 EQU CYREG_PRT5_DM1
RS232_RX__DM2 EQU CYREG_PRT5_DM2
RS232_RX__DR EQU CYREG_PRT5_DR
RS232_RX__INP_DIS EQU CYREG_PRT5_INP_DIS
RS232_RX__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RS232_RX__LCD_EN EQU CYREG_PRT5_LCD_EN
RS232_RX__MASK EQU 0x02
RS232_RX__PORT EQU 5
RS232_RX__PRT EQU CYREG_PRT5_PRT
RS232_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RS232_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RS232_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RS232_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RS232_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RS232_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RS232_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RS232_RX__PS EQU CYREG_PRT5_PS
RS232_RX__SHIFT EQU 1
RS232_RX__SLW EQU CYREG_PRT5_SLW

; RS232_TX
RS232_TX__0__MASK EQU 0x01
RS232_TX__0__PC EQU CYREG_PRT5_PC0
RS232_TX__0__PORT EQU 5
RS232_TX__0__SHIFT EQU 0
RS232_TX__AG EQU CYREG_PRT5_AG
RS232_TX__AMUX EQU CYREG_PRT5_AMUX
RS232_TX__BIE EQU CYREG_PRT5_BIE
RS232_TX__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RS232_TX__BYP EQU CYREG_PRT5_BYP
RS232_TX__CTL EQU CYREG_PRT5_CTL
RS232_TX__DM0 EQU CYREG_PRT5_DM0
RS232_TX__DM1 EQU CYREG_PRT5_DM1
RS232_TX__DM2 EQU CYREG_PRT5_DM2
RS232_TX__DR EQU CYREG_PRT5_DR
RS232_TX__INP_DIS EQU CYREG_PRT5_INP_DIS
RS232_TX__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RS232_TX__LCD_EN EQU CYREG_PRT5_LCD_EN
RS232_TX__MASK EQU 0x01
RS232_TX__PORT EQU 5
RS232_TX__PRT EQU CYREG_PRT5_PRT
RS232_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RS232_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RS232_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RS232_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RS232_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RS232_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RS232_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RS232_TX__PS EQU CYREG_PRT5_PS
RS232_TX__SHIFT EQU 0
RS232_TX__SLW EQU CYREG_PRT5_SLW

; Clk_PWM
Clk_PWM__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clk_PWM__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clk_PWM__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clk_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clk_PWM__INDEX EQU 0x04
Clk_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_PWM__PM_ACT_MSK EQU 0x10
Clk_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_PWM__PM_STBY_MSK EQU 0x10

; DEC_INT
DEC_INT__0__MASK EQU 0x04
DEC_INT__0__PC EQU CYREG_PRT3_PC2
DEC_INT__0__PORT EQU 3
DEC_INT__0__SHIFT EQU 2
DEC_INT__AG EQU CYREG_PRT3_AG
DEC_INT__AMUX EQU CYREG_PRT3_AMUX
DEC_INT__BIE EQU CYREG_PRT3_BIE
DEC_INT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DEC_INT__BYP EQU CYREG_PRT3_BYP
DEC_INT__CTL EQU CYREG_PRT3_CTL
DEC_INT__DM0 EQU CYREG_PRT3_DM0
DEC_INT__DM1 EQU CYREG_PRT3_DM1
DEC_INT__DM2 EQU CYREG_PRT3_DM2
DEC_INT__DR EQU CYREG_PRT3_DR
DEC_INT__INP_DIS EQU CYREG_PRT3_INP_DIS
DEC_INT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DEC_INT__LCD_EN EQU CYREG_PRT3_LCD_EN
DEC_INT__MASK EQU 0x04
DEC_INT__P3_2__MASK EQU 0x04
DEC_INT__P3_2__PC EQU CYREG_PRT3_PC2
DEC_INT__P3_2__PORT EQU 3
DEC_INT__P3_2__SHIFT EQU 2
DEC_INT__PORT EQU 3
DEC_INT__PRT EQU CYREG_PRT3_PRT
DEC_INT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DEC_INT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DEC_INT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DEC_INT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DEC_INT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DEC_INT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DEC_INT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DEC_INT__PS EQU CYREG_PRT3_PS
DEC_INT__SHIFT EQU 2
DEC_INT__SLW EQU CYREG_PRT3_SLW

; MUXASEL
MUXASEL__0__MASK EQU 0x02
MUXASEL__0__PC EQU CYREG_PRT2_PC1
MUXASEL__0__PORT EQU 2
MUXASEL__0__SHIFT EQU 1
MUXASEL__AG EQU CYREG_PRT2_AG
MUXASEL__AMUX EQU CYREG_PRT2_AMUX
MUXASEL__BIE EQU CYREG_PRT2_BIE
MUXASEL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MUXASEL__BYP EQU CYREG_PRT2_BYP
MUXASEL__CTL EQU CYREG_PRT2_CTL
MUXASEL__DM0 EQU CYREG_PRT2_DM0
MUXASEL__DM1 EQU CYREG_PRT2_DM1
MUXASEL__DM2 EQU CYREG_PRT2_DM2
MUXASEL__DR EQU CYREG_PRT2_DR
MUXASEL__INP_DIS EQU CYREG_PRT2_INP_DIS
MUXASEL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MUXASEL__LCD_EN EQU CYREG_PRT2_LCD_EN
MUXASEL__MASK EQU 0x02
MUXASEL__P2_1__MASK EQU 0x02
MUXASEL__P2_1__PC EQU CYREG_PRT2_PC1
MUXASEL__P2_1__PORT EQU 2
MUXASEL__P2_1__SHIFT EQU 1
MUXASEL__PORT EQU 2
MUXASEL__PRT EQU CYREG_PRT2_PRT
MUXASEL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MUXASEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MUXASEL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MUXASEL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MUXASEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MUXASEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MUXASEL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MUXASEL__PS EQU CYREG_PRT2_PS
MUXASEL__SHIFT EQU 1
MUXASEL__SLW EQU CYREG_PRT2_SLW

; PWM_Out
PWM_Out__0__MASK EQU 0x20
PWM_Out__0__PC EQU CYREG_PRT0_PC5
PWM_Out__0__PORT EQU 0
PWM_Out__0__SHIFT EQU 5
PWM_Out__AG EQU CYREG_PRT0_AG
PWM_Out__AMUX EQU CYREG_PRT0_AMUX
PWM_Out__BIE EQU CYREG_PRT0_BIE
PWM_Out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWM_Out__BYP EQU CYREG_PRT0_BYP
PWM_Out__CTL EQU CYREG_PRT0_CTL
PWM_Out__DM0 EQU CYREG_PRT0_DM0
PWM_Out__DM1 EQU CYREG_PRT0_DM1
PWM_Out__DM2 EQU CYREG_PRT0_DM2
PWM_Out__DR EQU CYREG_PRT0_DR
PWM_Out__INP_DIS EQU CYREG_PRT0_INP_DIS
PWM_Out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWM_Out__LCD_EN EQU CYREG_PRT0_LCD_EN
PWM_Out__MASK EQU 0x20
PWM_Out__PORT EQU 0
PWM_Out__PRT EQU CYREG_PRT0_PRT
PWM_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWM_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWM_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWM_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWM_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWM_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWM_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWM_Out__PS EQU CYREG_PRT0_PS
PWM_Out__SHIFT EQU 5
PWM_Out__SLW EQU CYREG_PRT0_SLW

; U_CLOCK
U_CLOCK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
U_CLOCK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
U_CLOCK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
U_CLOCK__CFG2_SRC_SEL_MASK EQU 0x07
U_CLOCK__INDEX EQU 0x00
U_CLOCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
U_CLOCK__PM_ACT_MSK EQU 0x01
U_CLOCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
U_CLOCK__PM_STBY_MSK EQU 0x01

; EN_CHA
EN_CHA__0__MASK EQU 0x20
EN_CHA__0__PC EQU CYREG_PRT6_PC5
EN_CHA__0__PORT EQU 6
EN_CHA__0__SHIFT EQU 5
EN_CHA__AG EQU CYREG_PRT6_AG
EN_CHA__AMUX EQU CYREG_PRT6_AMUX
EN_CHA__BIE EQU CYREG_PRT6_BIE
EN_CHA__BIT_MASK EQU CYREG_PRT6_BIT_MASK
EN_CHA__BYP EQU CYREG_PRT6_BYP
EN_CHA__CTL EQU CYREG_PRT6_CTL
EN_CHA__DM0 EQU CYREG_PRT6_DM0
EN_CHA__DM1 EQU CYREG_PRT6_DM1
EN_CHA__DM2 EQU CYREG_PRT6_DM2
EN_CHA__DR EQU CYREG_PRT6_DR
EN_CHA__INP_DIS EQU CYREG_PRT6_INP_DIS
EN_CHA__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
EN_CHA__LCD_EN EQU CYREG_PRT6_LCD_EN
EN_CHA__MASK EQU 0x20
EN_CHA__P6_5__MASK EQU 0x20
EN_CHA__P6_5__PC EQU CYREG_PRT6_PC5
EN_CHA__P6_5__PORT EQU 6
EN_CHA__P6_5__SHIFT EQU 5
EN_CHA__PORT EQU 6
EN_CHA__PRT EQU CYREG_PRT6_PRT
EN_CHA__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
EN_CHA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
EN_CHA__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
EN_CHA__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
EN_CHA__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
EN_CHA__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
EN_CHA__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
EN_CHA__PS EQU CYREG_PRT6_PS
EN_CHA__SHIFT EQU 5
EN_CHA__SLW EQU CYREG_PRT6_SLW

; EN_CHB
EN_CHB__0__MASK EQU 0x40
EN_CHB__0__PC EQU CYREG_PRT6_PC6
EN_CHB__0__PORT EQU 6
EN_CHB__0__SHIFT EQU 6
EN_CHB__AG EQU CYREG_PRT6_AG
EN_CHB__AMUX EQU CYREG_PRT6_AMUX
EN_CHB__BIE EQU CYREG_PRT6_BIE
EN_CHB__BIT_MASK EQU CYREG_PRT6_BIT_MASK
EN_CHB__BYP EQU CYREG_PRT6_BYP
EN_CHB__CTL EQU CYREG_PRT6_CTL
EN_CHB__DM0 EQU CYREG_PRT6_DM0
EN_CHB__DM1 EQU CYREG_PRT6_DM1
EN_CHB__DM2 EQU CYREG_PRT6_DM2
EN_CHB__DR EQU CYREG_PRT6_DR
EN_CHB__INP_DIS EQU CYREG_PRT6_INP_DIS
EN_CHB__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
EN_CHB__LCD_EN EQU CYREG_PRT6_LCD_EN
EN_CHB__MASK EQU 0x40
EN_CHB__P6_6__MASK EQU 0x40
EN_CHB__P6_6__PC EQU CYREG_PRT6_PC6
EN_CHB__P6_6__PORT EQU 6
EN_CHB__P6_6__SHIFT EQU 6
EN_CHB__PORT EQU 6
EN_CHB__PRT EQU CYREG_PRT6_PRT
EN_CHB__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
EN_CHB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
EN_CHB__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
EN_CHB__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
EN_CHB__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
EN_CHB__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
EN_CHB__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
EN_CHB__PS EQU CYREG_PRT6_PS
EN_CHB__SHIFT EQU 6
EN_CHB__SLW EQU CYREG_PRT6_SLW

; EN_SW1
EN_SW1__0__MASK EQU 0x80
EN_SW1__0__PC EQU CYREG_PRT6_PC7
EN_SW1__0__PORT EQU 6
EN_SW1__0__SHIFT EQU 7
EN_SW1__AG EQU CYREG_PRT6_AG
EN_SW1__AMUX EQU CYREG_PRT6_AMUX
EN_SW1__BIE EQU CYREG_PRT6_BIE
EN_SW1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
EN_SW1__BYP EQU CYREG_PRT6_BYP
EN_SW1__CTL EQU CYREG_PRT6_CTL
EN_SW1__DM0 EQU CYREG_PRT6_DM0
EN_SW1__DM1 EQU CYREG_PRT6_DM1
EN_SW1__DM2 EQU CYREG_PRT6_DM2
EN_SW1__DR EQU CYREG_PRT6_DR
EN_SW1__INP_DIS EQU CYREG_PRT6_INP_DIS
EN_SW1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
EN_SW1__LCD_EN EQU CYREG_PRT6_LCD_EN
EN_SW1__MASK EQU 0x80
EN_SW1__P6_7__MASK EQU 0x80
EN_SW1__P6_7__PC EQU CYREG_PRT6_PC7
EN_SW1__P6_7__PORT EQU 6
EN_SW1__P6_7__SHIFT EQU 7
EN_SW1__PORT EQU 6
EN_SW1__PRT EQU CYREG_PRT6_PRT
EN_SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
EN_SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
EN_SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
EN_SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
EN_SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
EN_SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
EN_SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
EN_SW1__PS EQU CYREG_PRT6_PS
EN_SW1__SHIFT EQU 7
EN_SW1__SLW EQU CYREG_PRT6_SLW

; isr_QD
isr_QD__ES2_PATCH EQU 0
isr_QD__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_QD__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_QD__INTC_MASK EQU 0x40
isr_QD__INTC_NUMBER EQU 6
isr_QD__INTC_PRIOR_NUM EQU 7
isr_QD__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR6
isr_QD__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_QD__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_QD__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0C)

; Key1_0
Key1_0__0__MASK EQU 0x04
Key1_0__0__PC EQU CYREG_PRT0_PC2
Key1_0__0__PORT EQU 0
Key1_0__0__SHIFT EQU 2
Key1_0__AG EQU CYREG_PRT0_AG
Key1_0__AMUX EQU CYREG_PRT0_AMUX
Key1_0__BIE EQU CYREG_PRT0_BIE
Key1_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Key1_0__BYP EQU CYREG_PRT0_BYP
Key1_0__CTL EQU CYREG_PRT0_CTL
Key1_0__DM0 EQU CYREG_PRT0_DM0
Key1_0__DM1 EQU CYREG_PRT0_DM1
Key1_0__DM2 EQU CYREG_PRT0_DM2
Key1_0__DR EQU CYREG_PRT0_DR
Key1_0__INP_DIS EQU CYREG_PRT0_INP_DIS
Key1_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Key1_0__LCD_EN EQU CYREG_PRT0_LCD_EN
Key1_0__MASK EQU 0x04
Key1_0__P0_2__MASK EQU 0x04
Key1_0__P0_2__PC EQU CYREG_PRT0_PC2
Key1_0__P0_2__PORT EQU 0
Key1_0__P0_2__SHIFT EQU 2
Key1_0__PORT EQU 0
Key1_0__PRT EQU CYREG_PRT0_PRT
Key1_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Key1_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Key1_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Key1_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Key1_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Key1_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Key1_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Key1_0__PS EQU CYREG_PRT0_PS
Key1_0__SHIFT EQU 2
Key1_0__SLW EQU CYREG_PRT0_SLW

; Key1_1
Key1_1__0__MASK EQU 0x02
Key1_1__0__PC EQU CYREG_PRT0_PC1
Key1_1__0__PORT EQU 0
Key1_1__0__SHIFT EQU 1
Key1_1__AG EQU CYREG_PRT0_AG
Key1_1__AMUX EQU CYREG_PRT0_AMUX
Key1_1__BIE EQU CYREG_PRT0_BIE
Key1_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Key1_1__BYP EQU CYREG_PRT0_BYP
Key1_1__CTL EQU CYREG_PRT0_CTL
Key1_1__DM0 EQU CYREG_PRT0_DM0
Key1_1__DM1 EQU CYREG_PRT0_DM1
Key1_1__DM2 EQU CYREG_PRT0_DM2
Key1_1__DR EQU CYREG_PRT0_DR
Key1_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Key1_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Key1_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Key1_1__MASK EQU 0x02
Key1_1__P0_1__MASK EQU 0x02
Key1_1__P0_1__PC EQU CYREG_PRT0_PC1
Key1_1__P0_1__PORT EQU 0
Key1_1__P0_1__SHIFT EQU 1
Key1_1__PORT EQU 0
Key1_1__PRT EQU CYREG_PRT0_PRT
Key1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Key1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Key1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Key1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Key1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Key1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Key1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Key1_1__PS EQU CYREG_PRT0_PS
Key1_1__SHIFT EQU 1
Key1_1__SLW EQU CYREG_PRT0_SLW

; Key1_2
Key1_2__0__MASK EQU 0x01
Key1_2__0__PC EQU CYREG_PRT0_PC0
Key1_2__0__PORT EQU 0
Key1_2__0__SHIFT EQU 0
Key1_2__AG EQU CYREG_PRT0_AG
Key1_2__AMUX EQU CYREG_PRT0_AMUX
Key1_2__BIE EQU CYREG_PRT0_BIE
Key1_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Key1_2__BYP EQU CYREG_PRT0_BYP
Key1_2__CTL EQU CYREG_PRT0_CTL
Key1_2__DM0 EQU CYREG_PRT0_DM0
Key1_2__DM1 EQU CYREG_PRT0_DM1
Key1_2__DM2 EQU CYREG_PRT0_DM2
Key1_2__DR EQU CYREG_PRT0_DR
Key1_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Key1_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Key1_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Key1_2__MASK EQU 0x01
Key1_2__P0_0__MASK EQU 0x01
Key1_2__P0_0__PC EQU CYREG_PRT0_PC0
Key1_2__P0_0__PORT EQU 0
Key1_2__P0_0__SHIFT EQU 0
Key1_2__PORT EQU 0
Key1_2__PRT EQU CYREG_PRT0_PRT
Key1_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Key1_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Key1_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Key1_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Key1_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Key1_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Key1_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Key1_2__PS EQU CYREG_PRT0_PS
Key1_2__SHIFT EQU 0
Key1_2__SLW EQU CYREG_PRT0_SLW

; Key2_0
Key2_0__0__MASK EQU 0x01
Key2_0__0__PC EQU CYREG_PRT4_PC0
Key2_0__0__PORT EQU 4
Key2_0__0__SHIFT EQU 0
Key2_0__AG EQU CYREG_PRT4_AG
Key2_0__AMUX EQU CYREG_PRT4_AMUX
Key2_0__BIE EQU CYREG_PRT4_BIE
Key2_0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Key2_0__BYP EQU CYREG_PRT4_BYP
Key2_0__CTL EQU CYREG_PRT4_CTL
Key2_0__DM0 EQU CYREG_PRT4_DM0
Key2_0__DM1 EQU CYREG_PRT4_DM1
Key2_0__DM2 EQU CYREG_PRT4_DM2
Key2_0__DR EQU CYREG_PRT4_DR
Key2_0__INP_DIS EQU CYREG_PRT4_INP_DIS
Key2_0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Key2_0__LCD_EN EQU CYREG_PRT4_LCD_EN
Key2_0__MASK EQU 0x01
Key2_0__P4_0__MASK EQU 0x01
Key2_0__P4_0__PC EQU CYREG_PRT4_PC0
Key2_0__P4_0__PORT EQU 4
Key2_0__P4_0__SHIFT EQU 0
Key2_0__PORT EQU 4
Key2_0__PRT EQU CYREG_PRT4_PRT
Key2_0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Key2_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Key2_0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Key2_0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Key2_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Key2_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Key2_0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Key2_0__PS EQU CYREG_PRT4_PS
Key2_0__SHIFT EQU 0
Key2_0__SLW EQU CYREG_PRT4_SLW

; Key2_1
Key2_1__0__MASK EQU 0x08
Key2_1__0__PC EQU CYREG_PRT12_PC3
Key2_1__0__PORT EQU 12
Key2_1__0__SHIFT EQU 3
Key2_1__AG EQU CYREG_PRT12_AG
Key2_1__BIE EQU CYREG_PRT12_BIE
Key2_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Key2_1__BYP EQU CYREG_PRT12_BYP
Key2_1__DM0 EQU CYREG_PRT12_DM0
Key2_1__DM1 EQU CYREG_PRT12_DM1
Key2_1__DM2 EQU CYREG_PRT12_DM2
Key2_1__DR EQU CYREG_PRT12_DR
Key2_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Key2_1__MASK EQU 0x08
Key2_1__P12_3__MASK EQU 0x08
Key2_1__P12_3__PC EQU CYREG_PRT12_PC3
Key2_1__P12_3__PORT EQU 12
Key2_1__P12_3__SHIFT EQU 3
Key2_1__PORT EQU 12
Key2_1__PRT EQU CYREG_PRT12_PRT
Key2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Key2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Key2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Key2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Key2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Key2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Key2_1__PS EQU CYREG_PRT12_PS
Key2_1__SHIFT EQU 3
Key2_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Key2_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Key2_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Key2_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Key2_1__SLW EQU CYREG_PRT12_SLW

; Key2_2
Key2_2__0__MASK EQU 0x04
Key2_2__0__PC EQU CYREG_PRT12_PC2
Key2_2__0__PORT EQU 12
Key2_2__0__SHIFT EQU 2
Key2_2__AG EQU CYREG_PRT12_AG
Key2_2__BIE EQU CYREG_PRT12_BIE
Key2_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Key2_2__BYP EQU CYREG_PRT12_BYP
Key2_2__DM0 EQU CYREG_PRT12_DM0
Key2_2__DM1 EQU CYREG_PRT12_DM1
Key2_2__DM2 EQU CYREG_PRT12_DM2
Key2_2__DR EQU CYREG_PRT12_DR
Key2_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Key2_2__MASK EQU 0x04
Key2_2__P12_2__MASK EQU 0x04
Key2_2__P12_2__PC EQU CYREG_PRT12_PC2
Key2_2__P12_2__PORT EQU 12
Key2_2__P12_2__SHIFT EQU 2
Key2_2__PORT EQU 12
Key2_2__PRT EQU CYREG_PRT12_PRT
Key2_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Key2_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Key2_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Key2_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Key2_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Key2_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Key2_2__PS EQU CYREG_PRT12_PS
Key2_2__SHIFT EQU 2
Key2_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Key2_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Key2_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Key2_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Key2_2__SLW EQU CYREG_PRT12_SLW

; Clock
Clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x05
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x20
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x20

; EMISO
EMISO__0__MASK EQU 0x80
EMISO__0__PC EQU CYREG_PRT1_PC7
EMISO__0__PORT EQU 1
EMISO__0__SHIFT EQU 7
EMISO__AG EQU CYREG_PRT1_AG
EMISO__AMUX EQU CYREG_PRT1_AMUX
EMISO__BIE EQU CYREG_PRT1_BIE
EMISO__BIT_MASK EQU CYREG_PRT1_BIT_MASK
EMISO__BYP EQU CYREG_PRT1_BYP
EMISO__CTL EQU CYREG_PRT1_CTL
EMISO__DM0 EQU CYREG_PRT1_DM0
EMISO__DM1 EQU CYREG_PRT1_DM1
EMISO__DM2 EQU CYREG_PRT1_DM2
EMISO__DR EQU CYREG_PRT1_DR
EMISO__INP_DIS EQU CYREG_PRT1_INP_DIS
EMISO__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
EMISO__LCD_EN EQU CYREG_PRT1_LCD_EN
EMISO__MASK EQU 0x80
EMISO__P1_7__MASK EQU 0x80
EMISO__P1_7__PC EQU CYREG_PRT1_PC7
EMISO__P1_7__PORT EQU 1
EMISO__P1_7__SHIFT EQU 7
EMISO__PORT EQU 1
EMISO__PRT EQU CYREG_PRT1_PRT
EMISO__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
EMISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
EMISO__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
EMISO__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
EMISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
EMISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
EMISO__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
EMISO__PS EQU CYREG_PRT1_PS
EMISO__SHIFT EQU 7
EMISO__SLW EQU CYREG_PRT1_SLW

; EMOSI
EMOSI__0__MASK EQU 0x04
EMOSI__0__PC EQU CYREG_PRT1_PC2
EMOSI__0__PORT EQU 1
EMOSI__0__SHIFT EQU 2
EMOSI__AG EQU CYREG_PRT1_AG
EMOSI__AMUX EQU CYREG_PRT1_AMUX
EMOSI__BIE EQU CYREG_PRT1_BIE
EMOSI__BIT_MASK EQU CYREG_PRT1_BIT_MASK
EMOSI__BYP EQU CYREG_PRT1_BYP
EMOSI__CTL EQU CYREG_PRT1_CTL
EMOSI__DM0 EQU CYREG_PRT1_DM0
EMOSI__DM1 EQU CYREG_PRT1_DM1
EMOSI__DM2 EQU CYREG_PRT1_DM2
EMOSI__DR EQU CYREG_PRT1_DR
EMOSI__INP_DIS EQU CYREG_PRT1_INP_DIS
EMOSI__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
EMOSI__LCD_EN EQU CYREG_PRT1_LCD_EN
EMOSI__MASK EQU 0x04
EMOSI__P1_2__MASK EQU 0x04
EMOSI__P1_2__PC EQU CYREG_PRT1_PC2
EMOSI__P1_2__PORT EQU 1
EMOSI__P1_2__SHIFT EQU 2
EMOSI__PORT EQU 1
EMOSI__PRT EQU CYREG_PRT1_PRT
EMOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
EMOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
EMOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
EMOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
EMOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
EMOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
EMOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
EMOSI__PS EQU CYREG_PRT1_PS
EMOSI__SHIFT EQU 2
EMOSI__SLW EQU CYREG_PRT1_SLW

; GPIO5
GPIO5__0__MASK EQU 0x08
GPIO5__0__PC EQU CYREG_PRT3_PC3
GPIO5__0__PORT EQU 3
GPIO5__0__SHIFT EQU 3
GPIO5__AG EQU CYREG_PRT3_AG
GPIO5__AMUX EQU CYREG_PRT3_AMUX
GPIO5__BIE EQU CYREG_PRT3_BIE
GPIO5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
GPIO5__BYP EQU CYREG_PRT3_BYP
GPIO5__CTL EQU CYREG_PRT3_CTL
GPIO5__DM0 EQU CYREG_PRT3_DM0
GPIO5__DM1 EQU CYREG_PRT3_DM1
GPIO5__DM2 EQU CYREG_PRT3_DM2
GPIO5__DR EQU CYREG_PRT3_DR
GPIO5__INP_DIS EQU CYREG_PRT3_INP_DIS
GPIO5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
GPIO5__LCD_EN EQU CYREG_PRT3_LCD_EN
GPIO5__MASK EQU 0x08
GPIO5__P3_3__MASK EQU 0x08
GPIO5__P3_3__PC EQU CYREG_PRT3_PC3
GPIO5__P3_3__PORT EQU 3
GPIO5__P3_3__SHIFT EQU 3
GPIO5__PORT EQU 3
GPIO5__PRT EQU CYREG_PRT3_PRT
GPIO5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
GPIO5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
GPIO5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
GPIO5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
GPIO5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
GPIO5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
GPIO5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
GPIO5__PS EQU CYREG_PRT3_PS
GPIO5__SHIFT EQU 3
GPIO5__SLW EQU CYREG_PRT3_SLW

; k_isr
k_isr__ES2_PATCH EQU 0
k_isr__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
k_isr__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
k_isr__INTC_MASK EQU 0x02
k_isr__INTC_NUMBER EQU 9
k_isr__INTC_PRIOR_NUM EQU 1
k_isr__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR9
k_isr__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
k_isr__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
k_isr__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x12)

; SRC_0
SRC_0__0__MASK EQU 0x40
SRC_0__0__PC EQU CYREG_PRT2_PC6
SRC_0__0__PORT EQU 2
SRC_0__0__SHIFT EQU 6
SRC_0__AG EQU CYREG_PRT2_AG
SRC_0__AMUX EQU CYREG_PRT2_AMUX
SRC_0__BIE EQU CYREG_PRT2_BIE
SRC_0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRC_0__BYP EQU CYREG_PRT2_BYP
SRC_0__CTL EQU CYREG_PRT2_CTL
SRC_0__DM0 EQU CYREG_PRT2_DM0
SRC_0__DM1 EQU CYREG_PRT2_DM1
SRC_0__DM2 EQU CYREG_PRT2_DM2
SRC_0__DR EQU CYREG_PRT2_DR
SRC_0__INP_DIS EQU CYREG_PRT2_INP_DIS
SRC_0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRC_0__LCD_EN EQU CYREG_PRT2_LCD_EN
SRC_0__MASK EQU 0x40
SRC_0__P2_6__MASK EQU 0x40
SRC_0__P2_6__PC EQU CYREG_PRT2_PC6
SRC_0__P2_6__PORT EQU 2
SRC_0__P2_6__SHIFT EQU 6
SRC_0__PORT EQU 2
SRC_0__PRT EQU CYREG_PRT2_PRT
SRC_0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRC_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRC_0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRC_0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRC_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRC_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRC_0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRC_0__PS EQU CYREG_PRT2_PS
SRC_0__SHIFT EQU 6
SRC_0__SLW EQU CYREG_PRT2_SLW

; SRC_1
SRC_1__0__MASK EQU 0x80
SRC_1__0__PC EQU CYREG_PRT2_PC7
SRC_1__0__PORT EQU 2
SRC_1__0__SHIFT EQU 7
SRC_1__AG EQU CYREG_PRT2_AG
SRC_1__AMUX EQU CYREG_PRT2_AMUX
SRC_1__BIE EQU CYREG_PRT2_BIE
SRC_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRC_1__BYP EQU CYREG_PRT2_BYP
SRC_1__CTL EQU CYREG_PRT2_CTL
SRC_1__DM0 EQU CYREG_PRT2_DM0
SRC_1__DM1 EQU CYREG_PRT2_DM1
SRC_1__DM2 EQU CYREG_PRT2_DM2
SRC_1__DR EQU CYREG_PRT2_DR
SRC_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SRC_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRC_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SRC_1__MASK EQU 0x80
SRC_1__P2_7__MASK EQU 0x80
SRC_1__P2_7__PC EQU CYREG_PRT2_PC7
SRC_1__P2_7__PORT EQU 2
SRC_1__P2_7__SHIFT EQU 7
SRC_1__PORT EQU 2
SRC_1__PRT EQU CYREG_PRT2_PRT
SRC_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRC_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRC_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRC_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRC_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRC_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRC_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRC_1__PS EQU CYREG_PRT2_PS
SRC_1__SHIFT EQU 7
SRC_1__SLW EQU CYREG_PRT2_SLW

; SRC_2
SRC_2__0__MASK EQU 0x10
SRC_2__0__PC EQU CYREG_PRT12_PC4
SRC_2__0__PORT EQU 12
SRC_2__0__SHIFT EQU 4
SRC_2__AG EQU CYREG_PRT12_AG
SRC_2__BIE EQU CYREG_PRT12_BIE
SRC_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SRC_2__BYP EQU CYREG_PRT12_BYP
SRC_2__DM0 EQU CYREG_PRT12_DM0
SRC_2__DM1 EQU CYREG_PRT12_DM1
SRC_2__DM2 EQU CYREG_PRT12_DM2
SRC_2__DR EQU CYREG_PRT12_DR
SRC_2__INP_DIS EQU CYREG_PRT12_INP_DIS
SRC_2__MASK EQU 0x10
SRC_2__P12_4__MASK EQU 0x10
SRC_2__P12_4__PC EQU CYREG_PRT12_PC4
SRC_2__P12_4__PORT EQU 12
SRC_2__P12_4__SHIFT EQU 4
SRC_2__PORT EQU 12
SRC_2__PRT EQU CYREG_PRT12_PRT
SRC_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SRC_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SRC_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SRC_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SRC_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SRC_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SRC_2__PS EQU CYREG_PRT12_PS
SRC_2__SHIFT EQU 4
SRC_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SRC_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SRC_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SRC_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SRC_2__SLW EQU CYREG_PRT12_SLW

; SRC_3
SRC_3__0__MASK EQU 0x20
SRC_3__0__PC EQU CYREG_PRT12_PC5
SRC_3__0__PORT EQU 12
SRC_3__0__SHIFT EQU 5
SRC_3__AG EQU CYREG_PRT12_AG
SRC_3__BIE EQU CYREG_PRT12_BIE
SRC_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SRC_3__BYP EQU CYREG_PRT12_BYP
SRC_3__DM0 EQU CYREG_PRT12_DM0
SRC_3__DM1 EQU CYREG_PRT12_DM1
SRC_3__DM2 EQU CYREG_PRT12_DM2
SRC_3__DR EQU CYREG_PRT12_DR
SRC_3__INP_DIS EQU CYREG_PRT12_INP_DIS
SRC_3__MASK EQU 0x20
SRC_3__P12_5__MASK EQU 0x20
SRC_3__P12_5__PC EQU CYREG_PRT12_PC5
SRC_3__P12_5__PORT EQU 12
SRC_3__P12_5__SHIFT EQU 5
SRC_3__PORT EQU 12
SRC_3__PRT EQU CYREG_PRT12_PRT
SRC_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SRC_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SRC_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SRC_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SRC_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SRC_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SRC_3__PS EQU CYREG_PRT12_PS
SRC_3__SHIFT EQU 5
SRC_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SRC_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SRC_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SRC_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SRC_3__SLW EQU CYREG_PRT12_SLW

; SRC_4
SRC_4__0__MASK EQU 0x10
SRC_4__0__PC EQU CYREG_PRT6_PC4
SRC_4__0__PORT EQU 6
SRC_4__0__SHIFT EQU 4
SRC_4__AG EQU CYREG_PRT6_AG
SRC_4__AMUX EQU CYREG_PRT6_AMUX
SRC_4__BIE EQU CYREG_PRT6_BIE
SRC_4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SRC_4__BYP EQU CYREG_PRT6_BYP
SRC_4__CTL EQU CYREG_PRT6_CTL
SRC_4__DM0 EQU CYREG_PRT6_DM0
SRC_4__DM1 EQU CYREG_PRT6_DM1
SRC_4__DM2 EQU CYREG_PRT6_DM2
SRC_4__DR EQU CYREG_PRT6_DR
SRC_4__INP_DIS EQU CYREG_PRT6_INP_DIS
SRC_4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SRC_4__LCD_EN EQU CYREG_PRT6_LCD_EN
SRC_4__MASK EQU 0x10
SRC_4__P6_4__MASK EQU 0x10
SRC_4__P6_4__PC EQU CYREG_PRT6_PC4
SRC_4__P6_4__PORT EQU 6
SRC_4__P6_4__SHIFT EQU 4
SRC_4__PORT EQU 6
SRC_4__PRT EQU CYREG_PRT6_PRT
SRC_4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SRC_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SRC_4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SRC_4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SRC_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SRC_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SRC_4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SRC_4__PS EQU CYREG_PRT6_PS
SRC_4__SHIFT EQU 4
SRC_4__SLW EQU CYREG_PRT6_SLW

; ECLK
ECLK__0__MASK EQU 0x40
ECLK__0__PC EQU CYREG_PRT12_PC6
ECLK__0__PORT EQU 12
ECLK__0__SHIFT EQU 6
ECLK__AG EQU CYREG_PRT12_AG
ECLK__BIE EQU CYREG_PRT12_BIE
ECLK__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ECLK__BYP EQU CYREG_PRT12_BYP
ECLK__DM0 EQU CYREG_PRT12_DM0
ECLK__DM1 EQU CYREG_PRT12_DM1
ECLK__DM2 EQU CYREG_PRT12_DM2
ECLK__DR EQU CYREG_PRT12_DR
ECLK__INP_DIS EQU CYREG_PRT12_INP_DIS
ECLK__MASK EQU 0x40
ECLK__P12_6__MASK EQU 0x40
ECLK__P12_6__PC EQU CYREG_PRT12_PC6
ECLK__P12_6__PORT EQU 12
ECLK__P12_6__SHIFT EQU 6
ECLK__PORT EQU 12
ECLK__PRT EQU CYREG_PRT12_PRT
ECLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ECLK__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ECLK__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ECLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ECLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ECLK__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ECLK__PS EQU CYREG_PRT12_PS
ECLK__SHIFT EQU 6
ECLK__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ECLK__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ECLK__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ECLK__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ECLK__SLW EQU CYREG_PRT12_SLW

; MISO
MISO__0__MASK EQU 0x80
MISO__0__PC EQU CYREG_PRT5_PC7
MISO__0__PORT EQU 5
MISO__0__SHIFT EQU 7
MISO__AG EQU CYREG_PRT5_AG
MISO__AMUX EQU CYREG_PRT5_AMUX
MISO__BIE EQU CYREG_PRT5_BIE
MISO__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MISO__BYP EQU CYREG_PRT5_BYP
MISO__CTL EQU CYREG_PRT5_CTL
MISO__DM0 EQU CYREG_PRT5_DM0
MISO__DM1 EQU CYREG_PRT5_DM1
MISO__DM2 EQU CYREG_PRT5_DM2
MISO__DR EQU CYREG_PRT5_DR
MISO__INP_DIS EQU CYREG_PRT5_INP_DIS
MISO__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT5_LCD_EN
MISO__MASK EQU 0x80
MISO__P5_7__MASK EQU 0x80
MISO__P5_7__PC EQU CYREG_PRT5_PC7
MISO__P5_7__PORT EQU 5
MISO__P5_7__SHIFT EQU 7
MISO__PORT EQU 5
MISO__PRT EQU CYREG_PRT5_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MISO__PS EQU CYREG_PRT5_PS
MISO__SHIFT EQU 7
MISO__SLW EQU CYREG_PRT5_SLW

; MOSI
MOSI__0__MASK EQU 0x40
MOSI__0__PC EQU CYREG_PRT5_PC6
MOSI__0__PORT EQU 5
MOSI__0__SHIFT EQU 6
MOSI__AG EQU CYREG_PRT5_AG
MOSI__AMUX EQU CYREG_PRT5_AMUX
MOSI__BIE EQU CYREG_PRT5_BIE
MOSI__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MOSI__BYP EQU CYREG_PRT5_BYP
MOSI__CTL EQU CYREG_PRT5_CTL
MOSI__DM0 EQU CYREG_PRT5_DM0
MOSI__DM1 EQU CYREG_PRT5_DM1
MOSI__DM2 EQU CYREG_PRT5_DM2
MOSI__DR EQU CYREG_PRT5_DR
MOSI__INP_DIS EQU CYREG_PRT5_INP_DIS
MOSI__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT5_LCD_EN
MOSI__MASK EQU 0x40
MOSI__P5_6__MASK EQU 0x40
MOSI__P5_6__PC EQU CYREG_PRT5_PC6
MOSI__P5_6__PORT EQU 5
MOSI__P5_6__SHIFT EQU 6
MOSI__PORT EQU 5
MOSI__PRT EQU CYREG_PRT5_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MOSI__PS EQU CYREG_PRT5_PS
MOSI__SHIFT EQU 6
MOSI__SLW EQU CYREG_PRT5_SLW

; CSN
CSN__0__MASK EQU 0x10
CSN__0__PC EQU CYREG_PRT5_PC4
CSN__0__PORT EQU 5
CSN__0__SHIFT EQU 4
CSN__AG EQU CYREG_PRT5_AG
CSN__AMUX EQU CYREG_PRT5_AMUX
CSN__BIE EQU CYREG_PRT5_BIE
CSN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CSN__BYP EQU CYREG_PRT5_BYP
CSN__CTL EQU CYREG_PRT5_CTL
CSN__DM0 EQU CYREG_PRT5_DM0
CSN__DM1 EQU CYREG_PRT5_DM1
CSN__DM2 EQU CYREG_PRT5_DM2
CSN__DR EQU CYREG_PRT5_DR
CSN__INP_DIS EQU CYREG_PRT5_INP_DIS
CSN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CSN__LCD_EN EQU CYREG_PRT5_LCD_EN
CSN__MASK EQU 0x10
CSN__P5_4__MASK EQU 0x10
CSN__P5_4__PC EQU CYREG_PRT5_PC4
CSN__P5_4__PORT EQU 5
CSN__P5_4__SHIFT EQU 4
CSN__PORT EQU 5
CSN__PRT EQU CYREG_PRT5_PRT
CSN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CSN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CSN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CSN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CSN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CSN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CSN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CSN__PS EQU CYREG_PRT5_PS
CSN__SHIFT EQU 4
CSN__SLW EQU CYREG_PRT5_SLW

; ECS
ECS__0__MASK EQU 0x80
ECS__0__PC EQU CYREG_PRT12_PC7
ECS__0__PORT EQU 12
ECS__0__SHIFT EQU 7
ECS__AG EQU CYREG_PRT12_AG
ECS__BIE EQU CYREG_PRT12_BIE
ECS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ECS__BYP EQU CYREG_PRT12_BYP
ECS__DM0 EQU CYREG_PRT12_DM0
ECS__DM1 EQU CYREG_PRT12_DM1
ECS__DM2 EQU CYREG_PRT12_DM2
ECS__DR EQU CYREG_PRT12_DR
ECS__INP_DIS EQU CYREG_PRT12_INP_DIS
ECS__MASK EQU 0x80
ECS__P12_7__MASK EQU 0x80
ECS__P12_7__PC EQU CYREG_PRT12_PC7
ECS__P12_7__PORT EQU 12
ECS__P12_7__SHIFT EQU 7
ECS__PORT EQU 12
ECS__PRT EQU CYREG_PRT12_PRT
ECS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ECS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ECS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ECS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ECS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ECS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ECS__PS EQU CYREG_PRT12_PS
ECS__SHIFT EQU 7
ECS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ECS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ECS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ECS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ECS__SLW EQU CYREG_PRT12_SLW

; isr
isr__ES2_PATCH EQU 0
isr__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr__INTC_MASK EQU 0x20
isr__INTC_NUMBER EQU 5
isr__INTC_PRIOR_NUM EQU 2
isr__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR5
isr__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0A)

; KEY
KEY__0__MASK EQU 0x04
KEY__0__PC EQU CYREG_PRT5_PC2
KEY__0__PORT EQU 5
KEY__0__SHIFT EQU 2
KEY__AG EQU CYREG_PRT5_AG
KEY__AMUX EQU CYREG_PRT5_AMUX
KEY__BIE EQU CYREG_PRT5_BIE
KEY__BIT_MASK EQU CYREG_PRT5_BIT_MASK
KEY__BYP EQU CYREG_PRT5_BYP
KEY__CTL EQU CYREG_PRT5_CTL
KEY__DM0 EQU CYREG_PRT5_DM0
KEY__DM1 EQU CYREG_PRT5_DM1
KEY__DM2 EQU CYREG_PRT5_DM2
KEY__DR EQU CYREG_PRT5_DR
KEY__INP_DIS EQU CYREG_PRT5_INP_DIS
KEY__INTSTAT EQU CYREG_PICU5_INTSTAT
KEY__INT__MASK EQU 0x04
KEY__INT__PC EQU CYREG_PRT5_PC2
KEY__INT__PORT EQU 5
KEY__INT__SHIFT EQU 2
KEY__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
KEY__LCD_EN EQU CYREG_PRT5_LCD_EN
KEY__MASK EQU 0x04
KEY__PORT EQU 5
KEY__PRT EQU CYREG_PRT5_PRT
KEY__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
KEY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
KEY__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
KEY__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
KEY__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
KEY__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
KEY__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
KEY__PS EQU CYREG_PRT5_PS
KEY__SHIFT EQU 2
KEY__SLW EQU CYREG_PRT5_SLW
KEY__SNAP EQU CYREG_PICU5_SNAP

; SCK
SCK__0__MASK EQU 0x20
SCK__0__PC EQU CYREG_PRT5_PC5
SCK__0__PORT EQU 5
SCK__0__SHIFT EQU 5
SCK__AG EQU CYREG_PRT5_AG
SCK__AMUX EQU CYREG_PRT5_AMUX
SCK__BIE EQU CYREG_PRT5_BIE
SCK__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SCK__BYP EQU CYREG_PRT5_BYP
SCK__CTL EQU CYREG_PRT5_CTL
SCK__DM0 EQU CYREG_PRT5_DM0
SCK__DM1 EQU CYREG_PRT5_DM1
SCK__DM2 EQU CYREG_PRT5_DM2
SCK__DR EQU CYREG_PRT5_DR
SCK__INP_DIS EQU CYREG_PRT5_INP_DIS
SCK__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SCK__LCD_EN EQU CYREG_PRT5_LCD_EN
SCK__MASK EQU 0x20
SCK__P5_5__MASK EQU 0x20
SCK__P5_5__PC EQU CYREG_PRT5_PC5
SCK__P5_5__PORT EQU 5
SCK__P5_5__SHIFT EQU 5
SCK__PORT EQU 5
SCK__PRT EQU CYREG_PRT5_PRT
SCK__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SCK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SCK__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SCK__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SCK__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SCK__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SCK__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SCK__PS EQU CYREG_PRT5_PS
SCK__SHIFT EQU 5
SCK__SLW EQU CYREG_PRT5_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E08A069
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 1
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x0000007F
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
