
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v' to AST representation.
Generating RTLIL representation for module `\Log2flowthru'.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:45.24-45.39.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:46.24-46.39.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:47.24-47.39.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:48.24-48.39.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:49.24-49.39.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:50.24-50.39.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:51.24-51.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:52.24-52.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:53.24-53.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:54.24-54.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:55.24-55.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:56.24-56.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:57.24-57.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:58.24-58.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:59.24-59.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:60.24-60.38.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:93.5-93.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:94.5-94.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:95.5-95.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:96.5-96.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:97.5-97.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:98.5-98.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:99.5-99.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:100.5-100.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:101.5-101.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:102.5-102.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:103.6-103.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:104.6-104.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:105.6-105.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:106.6-106.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:107.6-107.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:108.6-108.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:109.6-109.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:110.6-110.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:111.6-111.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:112.6-112.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:113.6-113.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:114.6-114.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:115.6-115.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:116.6-116.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:117.6-117.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:118.6-118.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:119.6-119.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:120.6-120.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:121.6-121.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:122.6-122.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:123.6-123.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic//fast_log.v:124.6-124.17.
Generating RTLIL representation for module `\Log2highacc'.
Generating RTLIL representation for module `\Log2pipelined'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: Log2pipelined       
root of   0 design levels: Log2highacc         
root of   0 design levels: Log2flowthru        
Automatically selected Log2pipelined as design top module.

2.2. Analyzing design hierarchy..
Top module:  \Log2pipelined

2.3. Analyzing design hierarchy..
Top module:  \Log2pipelined
Removing unused module `\Log2highacc'.
Removing unused module `\Log2flowthru'.
Removed 2 unused modules.

Warnings: 48 unique messages, 48 total
End of script. Logfile hash: 0703011b04, CPU: user 0.02s system 0.00s, MEM: 11.89 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 99% 2x read_verilog (0 sec), 0% 1x hierarchy (0 sec)
