Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ARCHIVO_REG.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ARCHIVO_REG.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ARCHIVO_REG"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ARCHIVO_REG
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\iAngelMx\Documents\ESCOM\ArqComp\arqCompVHDL\ARCHIVO_REG\ARCHIVO_REG.vhd" into library work
Parsing entity <ARCHIVO_REG>.
Parsing architecture <Behavioral> of entity <archivo_reg>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ARCHIVO_REG> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ARCHIVO_REG>.
    Related source file is "C:\Users\iAngelMx\Documents\ESCOM\ArqComp\arqCompVHDL\ARCHIVO_REG\ARCHIVO_REG.vhd".
    Found 8-bit register for signal <archivo<1>>.
    Found 8-bit register for signal <archivo<2>>.
    Found 8-bit register for signal <archivo<3>>.
    Found 8-bit register for signal <archivo<4>>.
    Found 8-bit register for signal <archivo<5>>.
    Found 8-bit register for signal <archivo<6>>.
    Found 8-bit register for signal <archivo<7>>.
    Found 8-bit register for signal <archivo<0>>.
    Found 8-bit register for signal <res>.
    Found 8-bit shifter logical right for signal <dir_r[2]_shamt[3]_shift_right_1_OUT> created at line 38
    Found 8-bit 8-to-1 multiplexer for signal <dato_out> created at line 55.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ARCHIVO_REG> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 9
 8-bit register                                        : 9
# Multiplexers                                         : 18
 8-bit 2-to-1 multiplexer                              : 17
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 8-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72
# Multiplexers                                         : 18
 8-bit 2-to-1 multiplexer                              : 17
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 8-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ARCHIVO_REG> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ARCHIVO_REG, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ARCHIVO_REG.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 114
#      LUT2                        : 1
#      LUT3                        : 3
#      LUT4                        : 9
#      LUT5                        : 3
#      LUT6                        : 89
#      MUXF7                       : 9
# FlipFlops/Latches                : 72
#      FDCE                        : 64
#      FDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 21
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              72  out of  126800     0%  
 Number of Slice LUTs:                  105  out of  63400     0%  
    Number used as Logic:               105  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    105
   Number with an unused Flip Flop:      33  out of    105    31%  
   Number with an unused LUT:             0  out of    105     0%  
   Number of fully used LUT-FF pairs:    72  out of    105    68%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  30  out of    210    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 72    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.413ns (Maximum Frequency: 414.388MHz)
   Minimum input arrival time before clock: 2.259ns
   Maximum output required time after clock: 1.605ns
   Maximum combinational path delay: 1.450ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.413ns (frequency: 414.388MHz)
  Total number of paths / destination ports: 352 / 72
-------------------------------------------------------------------------
Delay:               2.413ns (Levels of Logic = 4)
  Source:            archivo_6_5 (FF)
  Destination:       res_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: archivo_6_5 to res_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.361   0.556  archivo_6_5 (archivo_6_5)
     LUT6:I2->O            1   0.097   0.000  Mmux_dato_out_35 (Mmux_dato_out_35)
     MUXF7:I1->O           6   0.279   0.402  Mmux_dato_out_2_f7_4 (dato_out_5_OBUF)
     LUT3:I1->O            2   0.097   0.515  Mmux__n0501121 (Mmux__n050112)
     LUT6:I3->O            1   0.097   0.000  Mmux__n05011 (_n0501<0>)
     FDE:D                     0.008          res_0
    ----------------------------------------
    Total                      2.413ns (0.939ns logic, 1.474ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 887 / 208
-------------------------------------------------------------------------
Offset:              2.259ns (Levels of Logic = 5)
  Source:            dir_r<1> (PAD)
  Destination:       res_0 (FF)
  Destination Clock: clk rising

  Data Path: dir_r<1> to res_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.762  dir_r_1_IBUF (dir_r_1_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mmux_dato_out_35 (Mmux_dato_out_35)
     MUXF7:I1->O           6   0.279   0.402  Mmux_dato_out_2_f7_4 (dato_out_5_OBUF)
     LUT3:I1->O            2   0.097   0.515  Mmux__n0501121 (Mmux__n050112)
     LUT6:I3->O            1   0.097   0.000  Mmux__n05011 (_n0501<0>)
     FDE:D                     0.008          res_0
    ----------------------------------------
    Total                      2.259ns (0.579ns logic, 1.680ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              1.605ns (Levels of Logic = 3)
  Source:            archivo_6_7 (FF)
  Destination:       dato_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: archivo_6_7 to dato_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.361   0.556  archivo_6_7 (archivo_6_7)
     LUT6:I2->O            1   0.097   0.000  Mmux_dato_out_37 (Mmux_dato_out_37)
     MUXF7:I1->O           8   0.279   0.311  Mmux_dato_out_2_f7_6 (dato_out_7_OBUF)
     OBUF:I->O                 0.000          dato_out_7_OBUF (dato_out<7>)
    ----------------------------------------
    Total                      1.605ns (0.737ns logic, 0.868ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 40 / 8
-------------------------------------------------------------------------
Delay:               1.450ns (Levels of Logic = 4)
  Source:            dir_r<1> (PAD)
  Destination:       dato_out<7> (PAD)

  Data Path: dir_r<1> to dato_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.762  dir_r_1_IBUF (dir_r_1_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mmux_dato_out_37 (Mmux_dato_out_37)
     MUXF7:I1->O           8   0.279   0.311  Mmux_dato_out_2_f7_6 (dato_out_7_OBUF)
     OBUF:I->O                 0.000          dato_out_7_OBUF (dato_out<7>)
    ----------------------------------------
    Total                      1.450ns (0.377ns logic, 1.073ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.413|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.19 secs
 
--> 

Total memory usage is 459928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

