{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545487178807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545487178814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 21:59:38 2018 " "Processing started: Sat Dec 22 21:59:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545487178814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487178814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyClock -c MyClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyClock -c MyClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487178814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545487180294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545487180294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myclock.v 1 1 " "Found 1 design units, including 1 entities, in source file myclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyClock " "Found entity 1: MyClock" {  } { { "MyClock.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545487191146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191146 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FrequencyDivision.v(25) " "Verilog HDL information at FrequencyDivision.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "FrequencyDivision.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/FrequencyDivision.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545487191146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivision.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivision " "Found entity 1: FrequencyDivision" {  } { { "FrequencyDivision.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/FrequencyDivision.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545487191146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexshow.v 1 1 " "Found 1 design units, including 1 entities, in source file hexshow.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEXShow " "Found entity 1: HEXShow" {  } { { "HEXShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545487191162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockrun.v 1 1 " "Found 1 design units, including 1 entities, in source file clockrun.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockRun " "Found entity 1: ClockRun" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545487191177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timeshow.v 1 1 " "Found 1 design units, including 1 entities, in source file timeshow.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimeShow " "Found entity 1: TimeShow" {  } { { "TimeShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545487191193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ps2_keyboard.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545487191193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytimeget.v 1 1 " "Found 1 design units, including 1 entities, in source file keytimeget.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyTimeGet " "Found entity 1: KeyTimeGet" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545487191209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytranslate.v 1 1 " "Found 1 design units, including 1 entities, in source file keytranslate.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyTranslate " "Found entity 1: KeyTranslate" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545487191224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyClock " "Elaborating entity \"MyClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545487191443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivision FrequencyDivision:change_clk50_to_one_second " "Elaborating entity \"FrequencyDivision\" for hierarchy \"FrequencyDivision:change_clk50_to_one_second\"" {  } { { "MyClock.v" "change_clk50_to_one_second" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545487191443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockRun ClockRun:MainClock " "Elaborating entity \"ClockRun\" for hierarchy \"ClockRun:MainClock\"" {  } { { "MyClock.v" "MainClock" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545487191443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeShow TimeShow:HEXShowTime " "Elaborating entity \"TimeShow\" for hierarchy \"TimeShow:HEXShowTime\"" {  } { { "MyClock.v" "HEXShowTime" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545487191459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 TimeShow.v(30) " "Verilog HDL assignment warning at TimeShow.v(30): truncated value with size 8 to match size of target (6)" {  } { { "TimeShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545487191459 "|MyClock|TimeShow:HEXShowTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 TimeShow.v(31) " "Verilog HDL assignment warning at TimeShow.v(31): truncated value with size 8 to match size of target (6)" {  } { { "TimeShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545487191459 "|MyClock|TimeShow:HEXShowTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 TimeShow.v(32) " "Verilog HDL assignment warning at TimeShow.v(32): truncated value with size 8 to match size of target (6)" {  } { { "TimeShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545487191459 "|MyClock|TimeShow:HEXShowTime"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXShow TimeShow:HEXShowTime\|HEXShow:second_show " "Elaborating entity \"HEXShow\" for hierarchy \"TimeShow:HEXShowTime\|HEXShow:second_show\"" {  } { { "TimeShow.v" "second_show" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545487191459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyTimeGet KeyTimeGet:GetTime " "Elaborating entity \"KeyTimeGet\" for hierarchy \"KeyTimeGet:GetTime\"" {  } { { "MyClock.v" "GetTime" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545487191474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(85) " "Verilog HDL assignment warning at KeyTimeGet.v(85): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545487191474 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(86) " "Verilog HDL assignment warning at KeyTimeGet.v(86): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545487191474 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(87) " "Verilog HDL assignment warning at KeyTimeGet.v(87): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545487191474 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(96) " "Verilog HDL assignment warning at KeyTimeGet.v(96): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545487191474 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(97) " "Verilog HDL assignment warning at KeyTimeGet.v(97): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545487191474 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(98) " "Verilog HDL assignment warning at KeyTimeGet.v(98): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545487191474 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(99) " "Verilog HDL assignment warning at KeyTimeGet.v(99): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545487191474 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(100) " "Verilog HDL assignment warning at KeyTimeGet.v(100): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545487191474 "|MyClock|KeyTimeGet:GetTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KeyTimeGet.v(101) " "Verilog HDL assignment warning at KeyTimeGet.v(101): truncated value with size 8 to match size of target (6)" {  } { { "KeyTimeGet.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545487191474 "|MyClock|KeyTimeGet:GetTime"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard KeyTimeGet:GetTime\|ps2_keyboard:keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"KeyTimeGet:GetTime\|ps2_keyboard:keyboard\"" {  } { { "KeyTimeGet.v" "keyboard" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyTranslate KeyTimeGet:GetTime\|KeyTranslate:GetASCII " "Elaborating entity \"KeyTranslate\" for hierarchy \"KeyTimeGet:GetTime\|KeyTranslate:GetASCII\"" {  } { { "KeyTimeGet.v" "GetASCII" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_en KeyTranslate.v(22) " "Verilog HDL Always Construct warning at KeyTranslate.v(22): inferring latch(es) for variable \"out_en\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "last_data KeyTranslate.v(22) " "Verilog HDL Always Construct warning at KeyTranslate.v(22): inferring latch(es) for variable \"last_data\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASCII KeyTranslate.v(22) " "Verilog HDL Always Construct warning at KeyTranslate.v(22): inferring latch(es) for variable \"ASCII\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ASCII_MEMORY.data_a 0 KeyTranslate.v(11) " "Net \"ASCII_MEMORY.data_a\" at KeyTranslate.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ASCII_MEMORY.waddr_a 0 KeyTranslate.v(11) " "Net \"ASCII_MEMORY.waddr_a\" at KeyTranslate.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ASCII_MEMORY.we_a 0 KeyTranslate.v(11) " "Net \"ASCII_MEMORY.we_a\" at KeyTranslate.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[0\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[0\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[1\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[1\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[2\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[2\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[3\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[3\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[4\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[4\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[5\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[5\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[6\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[6\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASCII\[7\] KeyTranslate.v(22) " "Inferred latch for \"ASCII\[7\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[0\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[0\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[1\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[1\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[2\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[2\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[3\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[3\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[4\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[4\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[5\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[5\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[6\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[6\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data\[7\] KeyTranslate.v(22) " "Inferred latch for \"last_data\[7\]\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_en KeyTranslate.v(22) " "Inferred latch for \"out_en\" at KeyTranslate.v(22)" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487191505 "|MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|fifo_rtl_0 " "Inferred RAM node \"KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1545487191892 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII_MEMORY " "RAM logic \"KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII_MEMORY\" is uninferred due to asynchronous read logic" {  } { { "KeyTranslate.v" "ASCII_MEMORY" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1545487191892 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1545487191892 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545487192142 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545487192142 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545487192142 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeShow:HEXShowTime\|HEXShow:second_show\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeShow:HEXShowTime\|HEXShow:second_show\|Mod0\"" {  } { { "HEXShow.v" "Mod0" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeShow:HEXShowTime\|HEXShow:minute_show\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeShow:HEXShowTime\|HEXShow:minute_show\|Mod0\"" {  } { { "HEXShow.v" "Mod0" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545487192142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeShow:HEXShowTime\|HEXShow:hour_show\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeShow:HEXShowTime\|HEXShow:hour_show\|Mod0\"" {  } { { "HEXShow.v" "Mod0" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545487192142 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545487192142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545487192329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"KeyTimeGet:GetTime\|ps2_keyboard:keyboard\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192329 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545487192329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsj1 " "Found entity 1: altsyncram_lsj1" {  } { { "db/altsyncram_lsj1.tdf" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/altsyncram_lsj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545487192423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487192423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeShow:HEXShowTime\|HEXShow:second_show\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"TimeShow:HEXShowTime\|HEXShow:second_show\|lpm_divide:Mod0\"" {  } { { "HEXShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545487192548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimeShow:HEXShowTime\|HEXShow:second_show\|lpm_divide:Mod0 " "Instantiated megafunction \"TimeShow:HEXShowTime\|HEXShow:second_show\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545487192548 ""}  } { { "HEXShow.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545487192548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545487192626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487192626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545487192673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487192673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545487192741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487192741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[0\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545487193046 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545487193046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[1\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545487193046 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545487193046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[2\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545487193046 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545487193046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[3\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545487193046 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545487193046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[4\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545487193046 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545487193046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[5\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545487193046 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545487193046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[6\] " "Latch KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|ASCII\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\] " "Ports D and ENA on the latch are fed by the same signal KeyTimeGet:GetTime\|KeyTranslate:GetASCII\|last_data\[1\]" {  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545487193046 ""}  } { { "KeyTranslate.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545487193046 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|second\[0\] ClockRun:MainClock\|second\[0\]~_emulated ClockRun:MainClock\|second\[0\]~1 " "Register \"ClockRun:MainClock\|second\[0\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|second\[0\]~_emulated\" and latch \"ClockRun:MainClock\|second\[0\]~1\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|second[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|second\[1\] ClockRun:MainClock\|second\[1\]~_emulated ClockRun:MainClock\|second\[1\]~5 " "Register \"ClockRun:MainClock\|second\[1\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|second\[1\]~_emulated\" and latch \"ClockRun:MainClock\|second\[1\]~5\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|second[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|second\[2\] ClockRun:MainClock\|second\[2\]~_emulated ClockRun:MainClock\|second\[2\]~9 " "Register \"ClockRun:MainClock\|second\[2\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|second\[2\]~_emulated\" and latch \"ClockRun:MainClock\|second\[2\]~9\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|second[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|second\[3\] ClockRun:MainClock\|second\[3\]~_emulated ClockRun:MainClock\|second\[3\]~13 " "Register \"ClockRun:MainClock\|second\[3\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|second\[3\]~_emulated\" and latch \"ClockRun:MainClock\|second\[3\]~13\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|second[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|second\[5\] ClockRun:MainClock\|second\[5\]~_emulated ClockRun:MainClock\|second\[5\]~17 " "Register \"ClockRun:MainClock\|second\[5\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|second\[5\]~_emulated\" and latch \"ClockRun:MainClock\|second\[5\]~17\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|second[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|second\[4\] ClockRun:MainClock\|second\[4\]~_emulated ClockRun:MainClock\|second\[4\]~21 " "Register \"ClockRun:MainClock\|second\[4\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|second\[4\]~_emulated\" and latch \"ClockRun:MainClock\|second\[4\]~21\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|second[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|minute\[0\] ClockRun:MainClock\|minute\[0\]~_emulated ClockRun:MainClock\|minute\[0\]~1 " "Register \"ClockRun:MainClock\|minute\[0\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|minute\[0\]~_emulated\" and latch \"ClockRun:MainClock\|minute\[0\]~1\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|minute[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|minute\[1\] ClockRun:MainClock\|minute\[1\]~_emulated ClockRun:MainClock\|minute\[1\]~5 " "Register \"ClockRun:MainClock\|minute\[1\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|minute\[1\]~_emulated\" and latch \"ClockRun:MainClock\|minute\[1\]~5\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|minute[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|minute\[2\] ClockRun:MainClock\|minute\[2\]~_emulated ClockRun:MainClock\|minute\[2\]~9 " "Register \"ClockRun:MainClock\|minute\[2\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|minute\[2\]~_emulated\" and latch \"ClockRun:MainClock\|minute\[2\]~9\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|minute[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|minute\[3\] ClockRun:MainClock\|minute\[3\]~_emulated ClockRun:MainClock\|minute\[3\]~13 " "Register \"ClockRun:MainClock\|minute\[3\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|minute\[3\]~_emulated\" and latch \"ClockRun:MainClock\|minute\[3\]~13\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|minute[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|minute\[5\] ClockRun:MainClock\|minute\[5\]~_emulated ClockRun:MainClock\|minute\[5\]~17 " "Register \"ClockRun:MainClock\|minute\[5\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|minute\[5\]~_emulated\" and latch \"ClockRun:MainClock\|minute\[5\]~17\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|minute[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|minute\[4\] ClockRun:MainClock\|minute\[4\]~_emulated ClockRun:MainClock\|minute\[4\]~21 " "Register \"ClockRun:MainClock\|minute\[4\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|minute\[4\]~_emulated\" and latch \"ClockRun:MainClock\|minute\[4\]~21\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|minute[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|hour\[0\] ClockRun:MainClock\|hour\[0\]~_emulated ClockRun:MainClock\|hour\[0\]~1 " "Register \"ClockRun:MainClock\|hour\[0\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|hour\[0\]~_emulated\" and latch \"ClockRun:MainClock\|hour\[0\]~1\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|hour\[1\] ClockRun:MainClock\|hour\[1\]~_emulated ClockRun:MainClock\|hour\[1\]~5 " "Register \"ClockRun:MainClock\|hour\[1\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|hour\[1\]~_emulated\" and latch \"ClockRun:MainClock\|hour\[1\]~5\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|hour\[2\] ClockRun:MainClock\|hour\[2\]~_emulated ClockRun:MainClock\|hour\[2\]~9 " "Register \"ClockRun:MainClock\|hour\[2\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|hour\[2\]~_emulated\" and latch \"ClockRun:MainClock\|hour\[2\]~9\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|hour\[3\] ClockRun:MainClock\|hour\[3\]~_emulated ClockRun:MainClock\|hour\[3\]~13 " "Register \"ClockRun:MainClock\|hour\[3\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|hour\[3\]~_emulated\" and latch \"ClockRun:MainClock\|hour\[3\]~13\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|hour[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|hour\[5\] ClockRun:MainClock\|hour\[5\]~_emulated ClockRun:MainClock\|hour\[5\]~17 " "Register \"ClockRun:MainClock\|hour\[5\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|hour\[5\]~_emulated\" and latch \"ClockRun:MainClock\|hour\[5\]~17\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|hour[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockRun:MainClock\|hour\[4\] ClockRun:MainClock\|hour\[4\]~_emulated ClockRun:MainClock\|hour\[4\]~21 " "Register \"ClockRun:MainClock\|hour\[4\]\" is converted into an equivalent circuit using register \"ClockRun:MainClock\|hour\[4\]~_emulated\" and latch \"ClockRun:MainClock\|hour\[4\]~21\"" {  } { { "ClockRun.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545487193046 "|MyClock|ClockRun:MainClock|hour[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1545487193046 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545487193610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/output_files/MyClock.map.smsg " "Generated suppressed messages file D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/output_files/MyClock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487194306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545487194493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545487194493 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_en " "No output dependent on input pin \"reset_en\"" {  } { { "MyClock.v" "" { Text "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545487194634 "|MyClock|reset_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545487194634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "542 " "Implemented 542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545487194634 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545487194634 ""} { "Info" "ICUT_CUT_TM_LCELLS" "482 " "Implemented 482 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545487194634 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1545487194634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545487194634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545487194665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 21:59:54 2018 " "Processing ended: Sat Dec 22 21:59:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545487194665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545487194665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545487194665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545487194665 ""}
