\hypertarget{struct_u_s_b___o_t_g___host_type_def}{}\section{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def Struct Reference}
\label{struct_u_s_b___o_t_g___host_type_def}\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}}


U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_aa15bc4ab9217b295560dbda2235c745a}{H\+C\+FG}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a0a6f11662e44ad485cc869f49e5aa9c9}{H\+F\+IR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a6a141fc0dab9ee8930465a2da604420f}{H\+F\+N\+UM}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_af66e42cdb83dc2eb156dfbbf42890f79}{Reserved40C}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a3903a00940c32a9f09889e08881e7a6a}{H\+P\+T\+X\+S\+TS}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a9fb9e43255829e50b9e5416d58ae11be}{H\+A\+I\+NT}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a4d431ac4a59cbb89ed82a6c6cf9dfc39}{H\+A\+I\+N\+T\+M\+SK}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_b___o_t_g___host_type_def_a9fb9e43255829e50b9e5416d58ae11be}\label{struct_u_s_b___o_t_g___host_type_def_a9fb9e43255829e50b9e5416d58ae11be}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}!H\+A\+I\+NT@{H\+A\+I\+NT}}
\index{H\+A\+I\+NT@{H\+A\+I\+NT}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}}
\subsubsection{\texorpdfstring{H\+A\+I\+NT}{HAINT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t H\+A\+I\+NT}

Host All Channels Interrupt Register 414h \mbox{\Hypertarget{struct_u_s_b___o_t_g___host_type_def_a4d431ac4a59cbb89ed82a6c6cf9dfc39}\label{struct_u_s_b___o_t_g___host_type_def_a4d431ac4a59cbb89ed82a6c6cf9dfc39}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}!H\+A\+I\+N\+T\+M\+SK@{H\+A\+I\+N\+T\+M\+SK}}
\index{H\+A\+I\+N\+T\+M\+SK@{H\+A\+I\+N\+T\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}}
\subsubsection{\texorpdfstring{H\+A\+I\+N\+T\+M\+SK}{HAINTMSK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t H\+A\+I\+N\+T\+M\+SK}

Host All Channels Interrupt Mask 418h \mbox{\Hypertarget{struct_u_s_b___o_t_g___host_type_def_aa15bc4ab9217b295560dbda2235c745a}\label{struct_u_s_b___o_t_g___host_type_def_aa15bc4ab9217b295560dbda2235c745a}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}!H\+C\+FG@{H\+C\+FG}}
\index{H\+C\+FG@{H\+C\+FG}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}}
\subsubsection{\texorpdfstring{H\+C\+FG}{HCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t H\+C\+FG}

Host Configuration Register 400h \mbox{\Hypertarget{struct_u_s_b___o_t_g___host_type_def_a0a6f11662e44ad485cc869f49e5aa9c9}\label{struct_u_s_b___o_t_g___host_type_def_a0a6f11662e44ad485cc869f49e5aa9c9}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}!H\+F\+IR@{H\+F\+IR}}
\index{H\+F\+IR@{H\+F\+IR}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}}
\subsubsection{\texorpdfstring{H\+F\+IR}{HFIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t H\+F\+IR}

Host Frame Interval Register 404h \mbox{\Hypertarget{struct_u_s_b___o_t_g___host_type_def_a6a141fc0dab9ee8930465a2da604420f}\label{struct_u_s_b___o_t_g___host_type_def_a6a141fc0dab9ee8930465a2da604420f}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}!H\+F\+N\+UM@{H\+F\+N\+UM}}
\index{H\+F\+N\+UM@{H\+F\+N\+UM}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}}
\subsubsection{\texorpdfstring{H\+F\+N\+UM}{HFNUM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t H\+F\+N\+UM}

Host Frame Nbr/\+Frame Remaining 408h \mbox{\Hypertarget{struct_u_s_b___o_t_g___host_type_def_a3903a00940c32a9f09889e08881e7a6a}\label{struct_u_s_b___o_t_g___host_type_def_a3903a00940c32a9f09889e08881e7a6a}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}!H\+P\+T\+X\+S\+TS@{H\+P\+T\+X\+S\+TS}}
\index{H\+P\+T\+X\+S\+TS@{H\+P\+T\+X\+S\+TS}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}}
\subsubsection{\texorpdfstring{H\+P\+T\+X\+S\+TS}{HPTXSTS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t H\+P\+T\+X\+S\+TS}

Host Periodic Tx F\+I\+F\+O/ Queue Status 410h \mbox{\Hypertarget{struct_u_s_b___o_t_g___host_type_def_af66e42cdb83dc2eb156dfbbf42890f79}\label{struct_u_s_b___o_t_g___host_type_def_af66e42cdb83dc2eb156dfbbf42890f79}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}!Reserved40C@{Reserved40C}}
\index{Reserved40C@{Reserved40C}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}}
\subsubsection{\texorpdfstring{Reserved40C}{Reserved40C}}
{\footnotesize\ttfamily uint32\+\_\+t Reserved40C}

Reserved 40\+Ch 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
