

================================================================
== Vitis HLS Report for 'runWeight2Reg'
================================================================
* Date:           Fri Jan 14 19:05:39 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.916 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27| 0.270 us | 0.270 us |   27|   27|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1_VITIS_LOOP_42_2  |       25|       25|        11|          1|          1|    16|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_1 = alloca i32"   --->   Operation 14 'alloca' 'weight_regfile_3_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_flag_1 = alloca i32"   --->   Operation 15 'alloca' 'write_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%write_flag45_1 = alloca i32"   --->   Operation 16 'alloca' 'write_flag45_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_1 = alloca i32"   --->   Operation 17 'alloca' 'weight_regfile_3_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_1 = alloca i32"   --->   Operation 18 'alloca' 'weight_regfile_0_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_flag42_1 = alloca i32"   --->   Operation 19 'alloca' 'write_flag42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_1 = alloca i32"   --->   Operation 20 'alloca' 'weight_regfile_3_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%write_flag3_1 = alloca i32"   --->   Operation 21 'alloca' 'write_flag3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_flag39_1 = alloca i32"   --->   Operation 22 'alloca' 'write_flag39_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_1 = alloca i32"   --->   Operation 23 'alloca' 'weight_regfile_3_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_1 = alloca i32"   --->   Operation 24 'alloca' 'weight_regfile_0_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_flag36_1 = alloca i32"   --->   Operation 25 'alloca' 'write_flag36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_1 = alloca i32"   --->   Operation 26 'alloca' 'weight_regfile_2_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_flag6_1 = alloca i32"   --->   Operation 27 'alloca' 'write_flag6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_flag33_1 = alloca i32"   --->   Operation 28 'alloca' 'write_flag33_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_1 = alloca i32"   --->   Operation 29 'alloca' 'weight_regfile_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_1 = alloca i32"   --->   Operation 30 'alloca' 'weight_regfile_0_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_flag30_1 = alloca i32"   --->   Operation 31 'alloca' 'write_flag30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_1 = alloca i32"   --->   Operation 32 'alloca' 'weight_regfile_2_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_flag9_1 = alloca i32"   --->   Operation 33 'alloca' 'write_flag9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_flag27_1 = alloca i32"   --->   Operation 34 'alloca' 'write_flag27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_1 = alloca i32"   --->   Operation 35 'alloca' 'weight_regfile_2_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_1 = alloca i32"   --->   Operation 36 'alloca' 'weight_regfile_0_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_flag24_1 = alloca i32"   --->   Operation 37 'alloca' 'write_flag24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_1 = alloca i32"   --->   Operation 38 'alloca' 'weight_regfile_1_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_flag12_1 = alloca i32"   --->   Operation 39 'alloca' 'write_flag12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_flag21_1 = alloca i32"   --->   Operation 40 'alloca' 'write_flag21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_1 = alloca i32"   --->   Operation 41 'alloca' 'weight_regfile_1_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_1 = alloca i32"   --->   Operation 42 'alloca' 'weight_regfile_1_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_flag18_1 = alloca i32"   --->   Operation 43 'alloca' 'write_flag18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_1 = alloca i32"   --->   Operation 44 'alloca' 'weight_regfile_1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_flag15_1 = alloca i32"   --->   Operation 45 'alloca' 'write_flag15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %s, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %co_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %empty_13, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.45ns)   --->   "%ko_1_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:37->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315]   --->   Operation 52 'read' 'ko_1_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (1.45ns)   --->   "%co_2_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %co_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:37->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315]   --->   Operation 53 'read' 'co_2_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (1.45ns)   --->   "%r_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:37->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315]   --->   Operation 54 'read' 'r_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (1.45ns)   --->   "%s_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:37->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315]   --->   Operation 55 'read' 's_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_1_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i9P, i9 %ko_1_out, i9 %ko_1_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 57 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (1.45ns)   --->   "%C_assign = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %empty_13"   --->   Operation 58 'read' 'C_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (1.45ns)   --->   "%RS_assign = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %empty"   --->   Operation 59 'read' 'RS_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 60 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 61 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag18_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 61 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 62 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag21_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 62 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 63 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 63 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 64 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag24_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 64 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 65 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag27_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 65 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 66 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 66 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 67 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag30_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 67 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 68 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag33_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 68 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 69 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 69 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 70 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag36_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 70 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 71 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag39_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 71 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 72 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 72 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 73 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag42_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 73 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 74 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag45_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 74 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 75 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 75 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 76 [1/1] (0.60ns)   --->   "%br_ln40 = br void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 76 'br' 'br_ln40' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5, void %entry, i5 %add_ln40, void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 77 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ki = phi i3, void %entry, i3 %select_ln40_3, void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 78 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ci = phi i3, void %entry, i3 %add_ln42, void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 79 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty_29 = trunc i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 80 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %ko_1_read, i2 %empty_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:37->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315]   --->   Operation 81 'bitconcatenate' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.63ns)   --->   "%icmp_ln40 = icmp_eq  i5 %indvar_flatten, i5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 82 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln40 = add i5, i5 %indvar_flatten" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 83 'add' 'add_ln40' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 84 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.49ns)   --->   "%icmp_ln42 = icmp_eq  i3 %ci, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 85 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.27ns)   --->   "%select_ln40 = select i1 %icmp_ln42, i3, i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 86 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.57ns)   --->   "%add_ln40_1 = add i3, i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 87 'add' 'add_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%empty_30 = trunc i3 %add_ln40_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 88 'trunc' 'empty_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln40_1 = select i1 %icmp_ln42, i2 %empty_30, i2 %empty_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 89 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %ko_1_read, i2 %empty_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:37->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315]   --->   Operation 90 'bitconcatenate' 'p_cast_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.30ns)   --->   "%select_ln40_2 = select i1 %icmp_ln42, i11 %p_cast_mid1, i11 %p_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 91 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [3/3] (0.99ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln40 = mul i11 %select_ln40_2, i11 %C_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 92 'mul' 'mul_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.27ns)   --->   "%select_ln40_3 = select i1 %icmp_ln42, i3 %add_ln40_1, i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 93 'select' 'select_ln40_3' <Predicate = (!icmp_ln40)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i3 %select_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 94 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.65ns)   --->   "%switch_ln47 = switch i2 %select_ln40_1, void %branch3.i.i, i2, void %branch0.i.i, i2, void %branch1.i.i, i2, void %branch2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 95 'switch' 'switch_ln47' <Predicate = (!icmp_ln40)> <Delay = 0.65>
ST_2 : Operation 96 [1/1] (0.57ns)   --->   "%add_ln42 = add i3 %select_ln40, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 96 'add' 'add_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 98 [2/3] (0.99ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln40 = mul i11 %select_ln40_2, i11 %C_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 98 'mul' 'mul_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 99 [1/3] (0.00ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln40 = mul i11 %select_ln40_2, i11 %C_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 99 'mul' 'mul_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %co_2_read, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 100 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49 = add i11 %tmp, i11 %mul_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 101 'add' 'add_ln49' <Predicate = (!icmp_ln40)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 102 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49 = add i11 %tmp, i11 %mul_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 102 'add' 'add_ln49' <Predicate = (!icmp_ln40)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49 = mul i11 %RS_assign, i11 %add_ln49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 103 'mul' 'mul_ln49' <Predicate = (!icmp_ln40)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 104 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49 = mul i11 %RS_assign, i11 %add_ln49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 104 'mul' 'mul_ln49' <Predicate = (!icmp_ln40)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.53>
ST_7 : Operation 105 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49 = mul i11 %RS_assign, i11 %add_ln49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 105 'mul' 'mul_ln49' <Predicate = (!icmp_ln40)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.69>
ST_8 : Operation 106 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln49 = mul i11 %RS_assign, i11 %add_ln49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 106 'mul' 'mul_ln49' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 107 [1/1] (1.69ns) (grouped into DSP with root node add_ln49_2)   --->   "%add_ln49_1 = add i11 %r_read, i11 %mul_ln49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 107 'add' 'add_ln49_1' <Predicate = (!icmp_ln40)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 108 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_2)   --->   "%mul_ln49_1 = mul i11 %RS_assign, i11 %add_ln49_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 108 'mul' 'mul_ln49_1' <Predicate = (!icmp_ln40)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 109 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_2)   --->   "%mul_ln49_1 = mul i11 %RS_assign, i11 %add_ln49_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 109 'mul' 'mul_ln49_1' <Predicate = (!icmp_ln40)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.64>
ST_10 : Operation 110 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_2)   --->   "%mul_ln49_1 = mul i11 %RS_assign, i11 %add_ln49_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 110 'mul' 'mul_ln49_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 111 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_2 = add i11 %s_read, i11 %mul_ln49_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 111 'add' 'add_ln49_2' <Predicate = (!icmp_ln40)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.80>
ST_11 : Operation 112 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_2 = add i11 %s_read, i11 %mul_ln49_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 112 'add' 'add_ln49_2' <Predicate = (!icmp_ln40)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i11 %add_ln49_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 113 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln49_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 114 'partselect' 'lshr_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i9 %lshr_ln" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 115 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln47_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 116 'getelementptr' 'weight_l2_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 117 [2/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 117 'load' 'weight_l2_0_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln47_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 118 'getelementptr' 'weight_l2_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 119 [2/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 119 'load' 'weight_l2_1_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln47_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 120 'getelementptr' 'weight_l2_2_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 121 [2/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 121 'load' 'weight_l2_2_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln47_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 122 'getelementptr' 'weight_l2_3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 123 [2/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 123 'load' 'weight_l2_3_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 12 <SV = 11> <Delay = 1.94>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_42_2_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 126 'specpipeline' 'specpipeline_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 127 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i2 %trunc_ln47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 128 'zext' 'zext_ln47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 129 [1/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 129 'load' 'weight_l2_0_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_12 : Operation 130 [1/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 130 'load' 'weight_l2_1_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_12 : Operation 131 [1/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 131 'load' 'weight_l2_2_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_12 : Operation 132 [1/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 132 'load' 'weight_l2_3_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_12 : Operation 133 [1/1] (0.39ns)   --->   "%weight_regfile_1_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i32 %zext_ln47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 133 'mux' 'weight_regfile_1_1' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_1_load_1 = load i8 %weight_regfile_2_3_1"   --->   Operation 134 'load' 'weight_regfile_2_3_1_load_1' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%write_flag33_1_load = load i1 %write_flag33_1, void %store_ln40"   --->   Operation 135 'load' 'write_flag33_1_load' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_1_load_1 = load i8 %weight_regfile_2_2_1"   --->   Operation 136 'load' 'weight_regfile_2_2_1_load_1' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%write_flag30_1_load = load i1 %write_flag30_1, void %store_ln40"   --->   Operation 137 'load' 'write_flag30_1_load' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_1_load_1 = load i8 %weight_regfile_2_1_1"   --->   Operation 138 'load' 'weight_regfile_2_1_1_load_1' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%write_flag27_1_load = load i1 %write_flag27_1, void %store_ln40"   --->   Operation 139 'load' 'write_flag27_1_load' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_1_load_1 = load i8 %weight_regfile_2_0_1"   --->   Operation 140 'load' 'weight_regfile_2_0_1_load_1' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%write_flag24_1_load = load i1 %write_flag24_1, void %store_ln40"   --->   Operation 141 'load' 'write_flag24_1_load' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.39ns)   --->   "%weight_regfile_2_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_3_1_load_1, i8 %weight_regfile_2_3_1_load_1, i8 %weight_regfile_2_3_1_load_1, i8 %weight_regfile_1_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 142 'mux' 'weight_regfile_2_3_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.39ns)   --->   "%write_flag33_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 143 'mux' 'write_flag33_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.39ns)   --->   "%weight_regfile_2_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_2_1_load_1, i8 %weight_regfile_2_2_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_2_2_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 144 'mux' 'weight_regfile_2_2_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.39ns)   --->   "%write_flag30_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1, i1 %write_flag30_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 145 'mux' 'write_flag30_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.39ns)   --->   "%weight_regfile_2_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_1_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_2_1_1_load_1, i8 %weight_regfile_2_1_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 146 'mux' 'weight_regfile_2_1_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.39ns)   --->   "%write_flag27_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag27_1_load, i1, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 147 'mux' 'write_flag27_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.39ns)   --->   "%weight_regfile_2_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_2_0_1_load_1, i8 %weight_regfile_2_0_1_load_1, i8 %weight_regfile_2_0_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 148 'mux' 'weight_regfile_2_0_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.39ns)   --->   "%write_flag24_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 149 'mux' 'write_flag24_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag24_3, i1 %write_flag24_1, i1 %write_flag24_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 150 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.60>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_2_0_3, i8 %weight_regfile_2_0_1, i8 %weight_regfile_2_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 151 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag27_3, i1 %write_flag27_1, i1 %write_flag27_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 152 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.60>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_2_1_3, i8 %weight_regfile_2_1_1, i8 %weight_regfile_2_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 153 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag30_3, i1 %write_flag30_1, i1 %write_flag30_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 154 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.60>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_2_2_3, i8 %weight_regfile_2_2_1, i8 %weight_regfile_2_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 155 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag33_3, i1 %write_flag33_1, i1 %write_flag33_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 156 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.60>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_2_3_3, i8 %weight_regfile_2_3_1, i8 %weight_regfile_2_3_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 157 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln47 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 158 'br' 'br_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_1_load_1 = load i8 %weight_regfile_1_3_1"   --->   Operation 159 'load' 'weight_regfile_1_3_1_load_1' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%write_flag12_1_load = load i1 %write_flag12_1, void %store_ln40"   --->   Operation 160 'load' 'write_flag12_1_load' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%write_flag21_1_load = load i1 %write_flag21_1, void %store_ln40"   --->   Operation 161 'load' 'write_flag21_1_load' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_1_load_1 = load i8 %weight_regfile_1_2_1"   --->   Operation 162 'load' 'weight_regfile_1_2_1_load_1' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_1_load_1 = load i8 %weight_regfile_1_0_1"   --->   Operation 163 'load' 'weight_regfile_1_0_1_load_1' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%write_flag18_1_load = load i1 %write_flag18_1, void %store_ln40"   --->   Operation 164 'load' 'write_flag18_1_load' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_1_load_1 = load i8 %weight_regfile_1_1_1"   --->   Operation 165 'load' 'weight_regfile_1_1_1_load_1' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%write_flag15_1_load = load i1 %write_flag15_1, void %store_ln40"   --->   Operation 166 'load' 'write_flag15_1_load' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.39ns)   --->   "%weight_regfile_1_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_3_1_load_1, i8 %weight_regfile_1_3_1_load_1, i8 %weight_regfile_1_3_1_load_1, i8 %weight_regfile_1_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 167 'mux' 'weight_regfile_1_3_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.39ns)   --->   "%write_flag12_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 168 'mux' 'write_flag12_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.39ns)   --->   "%write_flag21_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 169 'mux' 'write_flag21_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.39ns)   --->   "%weight_regfile_1_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_2_1_load_1, i8 %weight_regfile_1_2_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 170 'mux' 'weight_regfile_1_2_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.39ns)   --->   "%weight_regfile_1_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_1_0_1_load_1, i8 %weight_regfile_1_0_1_load_1, i8 %weight_regfile_1_0_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 171 'mux' 'weight_regfile_1_0_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.39ns)   --->   "%write_flag18_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1, i1 %write_flag18_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 172 'mux' 'write_flag18_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.39ns)   --->   "%weight_regfile_1_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_1_1_1_load_1, i8 %weight_regfile_1_1_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 173 'mux' 'weight_regfile_1_1_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.39ns)   --->   "%write_flag15_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag15_1_load, i1, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 174 'mux' 'write_flag15_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag15_3, i1 %write_flag15_1, i1 %write_flag15_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 175 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.60>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_1_1_3, i8 %weight_regfile_1_1_1, i8 %weight_regfile_1_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 176 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag18_3, i1 %write_flag18_1, i1 %write_flag18_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 177 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.60>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_1_0_3, i8 %weight_regfile_1_0_1, i8 %weight_regfile_1_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 178 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_1_2_3, i8 %weight_regfile_1_2_1, i8 %weight_regfile_1_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 179 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag21_3, i1 %write_flag21_1, i1 %write_flag21_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 180 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.60>
ST_12 : Operation 181 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag12_3, i1 %write_flag12_1, i1 %write_flag12_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 181 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.60>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_1_3_3, i8 %weight_regfile_1_3_1, i8 %weight_regfile_1_3_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 182 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln47 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 183 'br' 'br_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%write_flag_1_load = load i1 %write_flag_1, void %store_ln40"   --->   Operation 184 'load' 'write_flag_1_load' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_1_load_1 = load i8 %weight_regfile_0_0_1"   --->   Operation 185 'load' 'weight_regfile_0_0_1_load_1' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%write_flag3_1_load = load i1 %write_flag3_1, void %store_ln40"   --->   Operation 186 'load' 'write_flag3_1_load' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_1_load_1 = load i8 %weight_regfile_0_1_1"   --->   Operation 187 'load' 'weight_regfile_0_1_1_load_1' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%write_flag6_1_load = load i1 %write_flag6_1, void %store_ln40"   --->   Operation 188 'load' 'write_flag6_1_load' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_1_load_1 = load i8 %weight_regfile_0_2_1"   --->   Operation 189 'load' 'weight_regfile_0_2_1_load_1' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%write_flag9_1_load = load i1 %write_flag9_1, void %store_ln40"   --->   Operation 190 'load' 'write_flag9_1_load' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_1_load_1 = load i8 %weight_regfile_0_3_1"   --->   Operation 191 'load' 'weight_regfile_0_3_1_load_1' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.39ns)   --->   "%write_flag_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 192 'mux' 'write_flag_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/1] (0.39ns)   --->   "%weight_regfile_0_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_0_0_1_load_1, i8 %weight_regfile_0_0_1_load_1, i8 %weight_regfile_0_0_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 193 'mux' 'weight_regfile_0_0_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.39ns)   --->   "%write_flag3_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag3_1_load, i1, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 194 'mux' 'write_flag3_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.39ns)   --->   "%weight_regfile_0_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_1_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_0_1_1_load_1, i8 %weight_regfile_0_1_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 195 'mux' 'weight_regfile_0_1_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.39ns)   --->   "%write_flag6_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1, i1 %write_flag6_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 196 'mux' 'write_flag6_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.39ns)   --->   "%weight_regfile_0_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_2_1_load_1, i8 %weight_regfile_0_2_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_0_2_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 197 'mux' 'weight_regfile_0_2_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.39ns)   --->   "%write_flag9_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 198 'mux' 'write_flag9_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.39ns)   --->   "%weight_regfile_0_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_3_1_load_1, i8 %weight_regfile_0_3_1_load_1, i8 %weight_regfile_0_3_1_load_1, i8 %weight_regfile_1_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 199 'mux' 'weight_regfile_0_3_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_0_3_3, i8 %weight_regfile_0_3_1, i8 %weight_regfile_0_3_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 200 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag9_3, i1 %write_flag9_1, i1 %write_flag9_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 201 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.60>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_0_2_3, i8 %weight_regfile_0_2_1, i8 %weight_regfile_0_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 202 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag6_3, i1 %write_flag6_1, i1 %write_flag6_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 203 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.60>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_0_1_3, i8 %weight_regfile_0_1_1, i8 %weight_regfile_0_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 204 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag3_3, i1 %write_flag3_1, i1 %write_flag3_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 205 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.60>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_0_0_3, i8 %weight_regfile_0_0_1, i8 %weight_regfile_0_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 206 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag_3, i1 %write_flag_1, i1 %write_flag_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 207 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.60>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln47 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 208 'br' 'br_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_1_load_1 = load i8 %weight_regfile_3_3_1"   --->   Operation 209 'load' 'weight_regfile_3_3_1_load_1' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%write_flag45_1_load = load i1 %write_flag45_1, void %store_ln40"   --->   Operation 210 'load' 'write_flag45_1_load' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_1_load_1 = load i8 %weight_regfile_3_2_1"   --->   Operation 211 'load' 'weight_regfile_3_2_1_load_1' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%write_flag42_1_load = load i1 %write_flag42_1, void %store_ln40"   --->   Operation 212 'load' 'write_flag42_1_load' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_1_load_1 = load i8 %weight_regfile_3_1_1"   --->   Operation 213 'load' 'weight_regfile_3_1_1_load_1' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%write_flag39_1_load = load i1 %write_flag39_1, void %store_ln40"   --->   Operation 214 'load' 'write_flag39_1_load' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_1_load_1 = load i8 %weight_regfile_3_0_1"   --->   Operation 215 'load' 'weight_regfile_3_0_1_load_1' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%write_flag36_1_load = load i1 %write_flag36_1, void %store_ln40"   --->   Operation 216 'load' 'write_flag36_1_load' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.39ns)   --->   "%weight_regfile_3_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_3_1_load_1, i8 %weight_regfile_3_3_1_load_1, i8 %weight_regfile_3_3_1_load_1, i8 %weight_regfile_1_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 217 'mux' 'weight_regfile_3_3_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.39ns)   --->   "%write_flag45_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 218 'mux' 'write_flag45_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [1/1] (0.39ns)   --->   "%weight_regfile_3_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_2_1_load_1, i8 %weight_regfile_3_2_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_3_2_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 219 'mux' 'weight_regfile_3_2_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [1/1] (0.39ns)   --->   "%write_flag42_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1, i1 %write_flag42_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 220 'mux' 'write_flag42_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (0.39ns)   --->   "%weight_regfile_3_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_1_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_3_1_1_load_1, i8 %weight_regfile_3_1_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 221 'mux' 'weight_regfile_3_1_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [1/1] (0.39ns)   --->   "%write_flag39_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag39_1_load, i1, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 222 'mux' 'write_flag39_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.39ns)   --->   "%weight_regfile_3_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_3_0_1_load_1, i8 %weight_regfile_3_0_1_load_1, i8 %weight_regfile_3_0_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 223 'mux' 'weight_regfile_3_0_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (0.39ns)   --->   "%write_flag36_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 224 'mux' 'write_flag36_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag36_3, i1 %write_flag36_1, i1 %write_flag36_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 225 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.60>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_3_0_3, i8 %weight_regfile_3_0_1, i8 %weight_regfile_3_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 226 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag39_3, i1 %write_flag39_1, i1 %write_flag39_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 227 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.60>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_3_1_3, i8 %weight_regfile_3_1_1, i8 %weight_regfile_3_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 228 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag42_3, i1 %write_flag42_1, i1 %write_flag42_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 229 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.60>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_3_2_3, i8 %weight_regfile_3_2_1, i8 %weight_regfile_3_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 230 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag45_3, i1 %write_flag45_1, i1 %write_flag45_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 231 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.60>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_3_3_3, i8 %weight_regfile_3_3_1, i8 %weight_regfile_3_3_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 232 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln47 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 233 'br' 'br_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_1_load = load i8 %weight_regfile_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 234 'load' 'weight_regfile_3_3_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_1_load = load i8 %weight_regfile_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 235 'load' 'weight_regfile_3_2_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_1_load = load i8 %weight_regfile_0_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 236 'load' 'weight_regfile_0_0_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_1_load = load i8 %weight_regfile_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 237 'load' 'weight_regfile_3_1_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_1_load = load i8 %weight_regfile_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 238 'load' 'weight_regfile_3_0_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_1_load = load i8 %weight_regfile_0_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 239 'load' 'weight_regfile_0_1_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_1_load = load i8 %weight_regfile_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 240 'load' 'weight_regfile_2_3_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_1_load = load i8 %weight_regfile_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 241 'load' 'weight_regfile_2_2_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_1_load = load i8 %weight_regfile_0_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 242 'load' 'weight_regfile_0_2_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_1_load = load i8 %weight_regfile_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 243 'load' 'weight_regfile_2_1_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_1_load = load i8 %weight_regfile_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 244 'load' 'weight_regfile_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_1_load = load i8 %weight_regfile_0_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 245 'load' 'weight_regfile_0_3_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_1_load = load i8 %weight_regfile_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 246 'load' 'weight_regfile_1_3_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_1_load = load i8 %weight_regfile_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 247 'load' 'weight_regfile_1_2_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_1_load = load i8 %weight_regfile_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 248 'load' 'weight_regfile_1_0_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_1_load = load i8 %weight_regfile_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 249 'load' 'weight_regfile_1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128, i8 %weight_regfile_0_0_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 250 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i8 %weight_regfile_0_1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 251 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i8 %weight_regfile_0_2_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 252 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i8 %weight_regfile_0_3_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 253 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i8 %weight_regfile_1_0_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 254 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i8 %weight_regfile_1_1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 255 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i8 %weight_regfile_1_2_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 256 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i8 %weight_regfile_1_3_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 257 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i128 %mrv_7, i8 %weight_regfile_2_0_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 258 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i128 %mrv_8, i8 %weight_regfile_2_1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 259 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i128 %mrv_9, i8 %weight_regfile_2_2_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 260 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i128 %mrv_s, i8 %weight_regfile_2_3_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 261 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i128 %mrv_10, i8 %weight_regfile_3_0_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 262 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i128 %mrv_11, i8 %weight_regfile_3_1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 263 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i128 %mrv_12, i8 %weight_regfile_3_2_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 264 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i128 %mrv_13, i8 %weight_regfile_3_3_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 265 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%ret_ln301 = ret i128 %mrv_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 266 'ret' 'ret_ln301' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.92ns
The critical path consists of the following:
	fifo read on port 'ko_1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:37->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315) [51]  (1.46 ns)
	fifo write on port 'ko_1_out' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [56]  (1.46 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('ki', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) with incoming values : ('select_ln40_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [78]  (0 ns)
	'add' operation ('add_ln40_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [90]  (0.572 ns)
	'select' operation ('select_ln40_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [94]  (0.301 ns)
	'mul' operation of DSP[101] ('mul_ln40', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [95]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[101] ('mul_ln40', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [95]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[101] ('mul_ln40', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [95]  (0 ns)
	'add' operation of DSP[101] ('add_ln49', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [101]  (0.645 ns)

 <State 5>: 1.18ns
The critical path consists of the following:
	'add' operation of DSP[101] ('add_ln49', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [101]  (0.645 ns)
	'mul' operation of DSP[102] ('mul_ln49', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [102]  (0.535 ns)

 <State 6>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[102] ('mul_ln49', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [102]  (0.535 ns)

 <State 7>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[102] ('mul_ln49', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [102]  (0.535 ns)

 <State 8>: 2.69ns
The critical path consists of the following:
	'mul' operation of DSP[102] ('mul_ln49', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [102]  (0 ns)
	'add' operation of DSP[105] ('add_ln49_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [103]  (1.7 ns)
	'mul' operation of DSP[105] ('mul_ln49_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [104]  (0.996 ns)

 <State 9>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[105] ('mul_ln49_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [104]  (0.996 ns)

 <State 10>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[105] ('mul_ln49_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [104]  (0 ns)
	'add' operation of DSP[105] ('add_ln49_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [105]  (0.645 ns)

 <State 11>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[105] ('add_ln49_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [105]  (0.645 ns)
	'getelementptr' operation ('weight_l2_0_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [110]  (0 ns)
	'load' operation ('weight_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) on array 'weight_l2_0' [111]  (1.16 ns)

 <State 12>: 1.94ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) on array 'weight_l2_0' [111]  (1.16 ns)
	'mux' operation ('weight_regfile_1_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [118]  (0.393 ns)
	'mux' operation ('weight_regfile_1_3_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [155]  (0.393 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
