Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 43bfa501525a49dca8657c2e8bb1cdfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port ALUControlD [D:/Documents/Semester 7/CA/Lab/Without_Csr/main.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adress_Generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.mux(WIDTH=32)
Compiling module xil_defaultlib.first_register
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.Instruction_Fetch
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.Second_register
Compiling module xil_defaultlib.PCTarget
Compiling module xil_defaultlib.mux2_alu(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.third_register
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.fourth_register
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.mux5(WIDTH=32)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.csr
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
