#ifndef PHY_REGS_H
#define PHY_REGS_H



enum {
    ///========================================================
    ///
    ///     Register Base Address
    ///
    ///========================================================
    //==================================================================
    // Default SOC memory map address
    //==================================================================
    PHY_REG_BASE_START = 0x40088000,

    PHY_REG_SIZE       = 4,
    // PHY_TOP
    PHY_REG_TOP        = PHY_REG_BASE_START + 0x00000000, // 0x4008_8000
    PHY_REG_TXDFE      = PHY_REG_BASE_START + 0x00002000, // 0x4008_A000
    PHY_REG_RXDFE      = PHY_REG_BASE_START + 0x00004000, // 0x4008_C000
    PHY_REG_RFCTRL     = PHY_REG_BASE_START + 0x00006000, // 0x4008_E000
    //PHY_REG_TOP_START         =  PHY_REG_BASE_START   + 0x0000,
    //PHY_REG_TXDFE_START       =  PHY_REG_BASE_START   + 0x2000,
    //PHY_REG_RXDFE_START       =  PHY_REG_BASE_START   + 0x4000,
    //PHY_REG_TXDBE_START       =  PHY_REG_BASE_START   + 0x0000,// NO assign
    //PHY_REG_RXDBE_START       =  PHY_REG_BASE_START   + 0x0800,
    //PHY_REG_RFCTRL_START      =  PHY_REG_BASE_START   + 0x6000,
    // =====================================================
    // Sub-Blocks
    // =====================================================
    PHY_REG_TOP_STATE         = PHY_REG_TOP + 0x00000000, // 0x4008_8000
    PHY_REG_TOP_TX_PPDU_STATE = PHY_REG_TOP + 0x00000200, // 0x4008_8200
    PHY_REG_TOP_RX_PPDU_STATE = PHY_REG_TOP + 0x00000400, // 0x4008_8400
    PHY_REG_TOP_PHY_TEST_MD   = PHY_REG_TOP + 0x00000600, // 0x4008_8600
    PHY_REG_TOP_RXDBE         = PHY_REG_TOP + 0x00000800, // 0x4008_8800
    PHY_REG_TOP_IF_CLKGEN     = PHY_REG_TOP + 0x00001000, // 0x4008_9000
    PHY_REG_TOP_IF_TXFIFO     = PHY_REG_TOP + 0x00001100, // 0x4008_9100
    PHY_REG_TOP_ETC           = PHY_REG_TOP + 0x00001170, // 0x4008_9170
    PHY_REG_TOP_IF_VMAC       = PHY_REG_TOP + 0x000011B0, // 0x4008_91B0
    PHY_REG_TXDFE_LPF         = PHY_REG_TXDFE + 0x00000000, // 0x4008_A000
    PHY_REG_TXDFE_CAL         = PHY_REG_TXDFE + 0x00000400, // 0x4008_A400
    PHY_REG_RXDFE_CTRL        = PHY_REG_RXDFE + 0x00000000, // 0x4008_C000
    PHY_REG_RXDFE_AGC         = PHY_REG_RXDFE + 0x00000400, // 0x4008_C400
    PHY_REG_RXDFE_LPF         = PHY_REG_RXDFE + 0x00000800, // 0x4008_C800
    PHY_REG_RXDFE_SYNC_CFO    = PHY_REG_RXDFE + 0x00000c00, // 0x4008_CC00
    PHY_REG_RXDFE_TRK         = PHY_REG_RXDFE + 0x00001000, // 0x4008_D000
    PHY_REG_RXDFE_CS          = PHY_REG_RXDFE + 0x00001400, // 0x4008_D400
    PHY_REG_RXDFE_SNREST      = PHY_REG_RXDFE + 0x00001800, // 0x4008_D800
    PHY_REG_RXDFE_IQDC        = PHY_REG_RXDFE + 0x00001c00, // 0x4008_DC00


    //PHY_REG_TOP_IF_CLKGEN     = PHY_REG_TOP_START     + 0x1000,
    //PHY_REG_TOP_IF_TXFIFO     = PHY_REG_TOP_START     + 0x1100,
    //PHY_REG_TOP_STATE         = PHY_REG_TOP_START     + 0x0000,
    //PHY_REG_TOP_TX_PPDU_STATE = PHY_REG_TOP_START     + 0x0200,
    //PHY_REG_TOP_RX_PPDU_STATE = PHY_REG_TOP_START     + 0x0400,
    //PHY_REG_TOP_ETC           = PHY_REG_TOP_START     + 0x117C,
    //PHY_REG_TOP_RSRVD         = PHY_REG_TOP_START     + 0x1800,

    //PHY_REG_TXDFE_LPF         = PHY_REG_TXDFE_START   + 0x0000,
    //PHY_REG_TXDFE_CAL         = PHY_REG_TXDFE_START   + 0x0400,

    //PHY_REG_RXDFE_CTRL        = PHY_REG_RXDFE_START   + 0x0000,
    //PHY_REG_RXDFE_AGC         = PHY_REG_RXDFE_START   + 0x0400,
    //PHY_REG_RXDFE_LPF         = PHY_REG_RXDFE_START   + 0x0800,
    //PHY_REG_RXDFE_SYNC_CFO    = PHY_REG_RXDFE_START   + 0x0C00,
    //PHY_REG_RXDFE_TRK         = PHY_REG_RXDFE_START   + 0x1000,
    //PHY_REG_RXDFE_CS          = PHY_REG_RXDFE_START   + 0x1400,
    //PHY_REG_RXDFE_SNREST      = PHY_REG_RXDFE_START   + 0x1800,
    //PHY_REG_RXDFE_IQDC        = PHY_REG_RXDFE_START   + 0x1C00,

    //PHY_REG_TXDBE             = PHY_REG_TXDBE_START   + 0x0000,// NO assign
    //PHY_REG_RXDBE             = PHY_REG_RXDBE_START   + 0x0000,
    //PHY_REG_RFCTRL            = PHY_REG_RFCTRL_START  + 0x6000,

    //////////////////////////////////////////////////////////////////////////////
    ////change
    //PHY_REG_UL_STATE_START  =  PHY_REG_BASE_START + 0x200,
    //PHY_REG_DL_STATE_START  =  PHY_REG_BASE_START + 0x400,
    //PHY_REG_DL_DBE_START    =  PHY_REG_BASE_START + 0x800,
    //PHY_REG_TOPIF_START     =  PHY_REG_BASE_START + 0x1000,
    //PHY_REG_TOP_RSVD_START  =  PHY_REG_BASE_START + 0x1800,

    //// PHY_TXDFE
    //PHY_REG_UL_DFE_START =  PHY_REG_BASE_START + 0x2000,
    //// PHY_RXDFE
    //PHY_REG_DL_DFE_START =  PHY_REG_BASE_START + 0x4000,
    //// RF_CTRL
    //PHY_REG_RFCTRL_START    =  PHY_REG_BASE_START + 0x6000,
    ////////////////////////////////////////////////////////////////////////////

    ///========================================================
    ///
    ///     PHY Register definitions
    ///
    ///========================================================

    //////////////////////////////////////////////////////////////////
    //          TEST                                                //
    //////////////////////////////////////////////////////////////////
    //=====================================================
    //    PHY_REG_TOP (0x4008_8000)
    //=====================================================
    // PHY_REG_TOP_STATE
    PHY_REG_TOP_STATE_0                          = PHY_REG_TOP_STATE + PHY_REG_SIZE * 0, // 0x4008_8000
    PHY_REG_TOP_STATE_0_SW_RESET                 = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_SW_RESET_SHIFT           = 0,
    PHY_REG_TOP_STATE_0_SW_RESET_MASK            = 0x00000001,
    PHY_REG_TOP_STATE_0_SW_RST_RX_IDLE           = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_SW_RST_RX_IDLE_SHIFT     = 1,
    PHY_REG_TOP_STATE_0_SW_RST_RX_IDLE_MASK      = 0x00000002,
    PHY_REG_TOP_STATE_0_PHY_EN                   = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_PHY_EN_SHIFT             = 2,
    PHY_REG_TOP_STATE_0_PHY_EN_MASK              = 0x00000004,
    PHY_REG_TOP_STATE_0_RF_CAL_EN                = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_RF_CAL_EN_SHIFT          = 3,
    PHY_REG_TOP_STATE_0_RF_CAL_EN_MASK           = 0x00000008,
    PHY_REG_TOP_STATE_0_TEST_MD_EN               = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_TEST_MD_EN_SHIFT         = 4,
    PHY_REG_TOP_STATE_0_TEST_MD_EN_MASK          = 0x00000010,
    PHY_REG_TOP_STATE_0_TXDFE_LATENCY_1M         = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_TXDFE_LATENCY_1M_SHIFT   = 8,
    PHY_REG_TOP_STATE_0_TXDFE_LATENCY_1M_MASK    = 0x0000ff00,
    PHY_REG_TOP_STATE_0_TXDFE_LATENCY_2M         = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_TXDFE_LATENCY_2M_SHIFT   = 16,
    PHY_REG_TOP_STATE_0_TXDFE_LATENCY_2M_MASK    = 0x00ff0000,
    PHY_REG_TOP_STATE_0_RF_LATENCY               = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_RF_LATENCY_SHIFT         = 24,
    PHY_REG_TOP_STATE_0_RF_LATENCY_MASK          = 0xff000000,

    PHY_REG_TOP_STATE_0_SW_RESET_RX_IDLE           = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_SW_RESET_RX_IDLE_SHIFT     = 1,
    PHY_REG_TOP_STATE_0_SW_RESET_RX_IDLE_MASK      = 0x00000002,    

    PHY_REG_TOP_STATE_1                          = PHY_REG_TOP_STATE + PHY_REG_SIZE * 1, // 0x4008_8004
    PHY_REG_TOP_STATE_1_EN_RXDFE                 = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_EN_RXDFE_SHIFT           = 0,
    PHY_REG_TOP_STATE_1_EN_RXDFE_MASK            = 0x00000001,
    PHY_REG_TOP_STATE_1_EN_RXDBE                 = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_EN_RXDBE_SHIFT           = 1,
    PHY_REG_TOP_STATE_1_EN_RXDBE_MASK            = 0x00000002,
    PHY_REG_TOP_STATE_1_EN_TXDFE                 = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_EN_TXDFE_SHIFT           = 2,
    PHY_REG_TOP_STATE_1_EN_TXDFE_MASK            = 0x00000004,
    PHY_REG_TOP_STATE_1_EN_TXDBE                 = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_EN_TXDBE_SHIFT           = 3,
    PHY_REG_TOP_STATE_1_EN_TXDBE_MASK            = 0x00000008,
    PHY_REG_TOP_STATE_1_TXSTART_REQ              = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_TXSTART_REQ_SHIFT        = 4,
    PHY_REG_TOP_STATE_1_TXSTART_REQ_MASK         = 0x00000010,
    PHY_REG_TOP_STATE_1_RXPPDU                   = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_RXPPDU_SHIFT             = 5,
    PHY_REG_TOP_STATE_1_RXPPDU_MASK              = 0x00000020,
    PHY_REG_TOP_STATE_1_TXPPDU                   = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_TXPPDU_SHIFT             = 6,
    PHY_REG_TOP_STATE_1_TXPPDU_MASK              = 0x00000040,
    PHY_REG_TOP_STATE_1_CCA                      = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_CCA_SHIFT                = 8,
    PHY_REG_TOP_STATE_1_CCA_MASK                 = 0x00000300,
    PHY_REG_TOP_STATE_1_CUR_TOP_STATE            = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_CUR_TOP_STATE_SHIFT      = 16,
    PHY_REG_TOP_STATE_1_CUR_TOP_STATE_MASK       = 0x001f0000,

    PHY_REG_TOP_STATE_2                          = PHY_REG_TOP_STATE + PHY_REG_SIZE * 2, // 0x4008_8008
    PHY_REG_TOP_STATE_2_AUXPLL_CAL_CLK           = PHY_REG_TOP_STATE_2,
    PHY_REG_TOP_STATE_2_AUXPLL_CAL_CLK_SHIFT     = 0,
    PHY_REG_TOP_STATE_2_AUXPLL_CAL_CLK_MASK      = 0x00000003,
    PHY_REG_TOP_STATE_2_AUXPLL_CAL_CLK_INV       = PHY_REG_TOP_STATE_2,
    PHY_REG_TOP_STATE_2_AUXPLL_CAL_CLK_INV_SHIFT = 2,
    PHY_REG_TOP_STATE_2_AUXPLL_CAL_CLK_INV_MASK  = 0x00000004,

    //=====================================================
    //      PHY TX PPDU STATE (0x4008_8200)
    //=====================================================
    PHY_REG_TOP_TX_PPDU_STATE_00                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 0, // 0x4008_8200
    PHY_REG_TOP_TX_PPDU_STATE_00_TX_SCR_SEED_MODE        = PHY_REG_TOP_TX_PPDU_STATE_00,
    PHY_REG_TOP_TX_PPDU_STATE_00_TX_SCR_SEED_MODE_SHIFT  = 0,
    PHY_REG_TOP_TX_PPDU_STATE_00_TX_SCR_SEED_MODE_MASK   = 0x00000001,
    PHY_REG_TOP_TX_PPDU_STATE_00_TX_SCRAMBLER_SEED       = PHY_REG_TOP_TX_PPDU_STATE_00,
    PHY_REG_TOP_TX_PPDU_STATE_00_TX_SCRAMBLER_SEED_SHIFT = 8,
    PHY_REG_TOP_TX_PPDU_STATE_00_TX_SCRAMBLER_SEED_MASK  = 0x00007f00,
    PHY_REG_TOP_TX_PPDU_STATE_00_TXPWR_MODE              = PHY_REG_TOP_TX_PPDU_STATE_00,
    PHY_REG_TOP_TX_PPDU_STATE_00_TXPWR_MODE_SHIFT        = 16,
    PHY_REG_TOP_TX_PPDU_STATE_00_TXPWR_MODE_MASK         = 0x00010000,
    PHY_REG_TOP_TX_PPDU_STATE_00_TXPWR_LEVEL             = PHY_REG_TOP_TX_PPDU_STATE_00,
    PHY_REG_TOP_TX_PPDU_STATE_00_TXPWR_LEVEL_SHIFT       = 24,
    PHY_REG_TOP_TX_PPDU_STATE_00_TXPWR_LEVEL_MASK        = 0xff000000,

    PHY_REG_TOP_TX_PPDU_STATE_01                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 1, // 0x4008_8204
    PHY_REG_TOP_TX_PPDU_STATE_01_N_DBPS                  = PHY_REG_TOP_TX_PPDU_STATE_01,
    PHY_REG_TOP_TX_PPDU_STATE_01_N_DBPS_SHIFT            = 0,
    PHY_REG_TOP_TX_PPDU_STATE_01_N_DBPS_MASK             = 0x00003fff,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_FORMAT               = PHY_REG_TOP_TX_PPDU_STATE_01,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_FORMAT_SHIFT         = 16,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_FORMAT_MASK          = 0x00030000,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_CBW                  = PHY_REG_TOP_TX_PPDU_STATE_01,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_CBW_SHIFT            = 18,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_CBW_MASK             = 0x000c0000,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_PREAMBLE             = PHY_REG_TOP_TX_PPDU_STATE_01,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_PREAMBLE_SHIFT       = 20,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_PREAMBLE_MASK        = 0x00100000,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_MCS                  = PHY_REG_TOP_TX_PPDU_STATE_01,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_MCS_SHIFT            = 24,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_MCS_MASK             = 0x0f000000,

    PHY_REG_TOP_TX_PPDU_STATE_02                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 2, // 0x4008_8208
    PHY_REG_TOP_TX_PPDU_STATE_02_BYTE_LEN                = PHY_REG_TOP_TX_PPDU_STATE_02,
    PHY_REG_TOP_TX_PPDU_STATE_02_BYTE_LEN_SHIFT          = 0,
    PHY_REG_TOP_TX_PPDU_STATE_02_BYTE_LEN_MASK           = 0x000fffff,

    PHY_REG_TOP_TX_PPDU_STATE_03                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 3, // 0x4008_820C
    PHY_REG_TOP_TX_PPDU_STATE_03_TXVEC_ERR_CNT           = PHY_REG_TOP_TX_PPDU_STATE_03,
    PHY_REG_TOP_TX_PPDU_STATE_03_TXVEC_ERR_CNT_SHIFT     = 0,
    PHY_REG_TOP_TX_PPDU_STATE_03_TXVEC_ERR_CNT_MASK      = 0xffffffff,

    PHY_REG_TOP_TX_PPDU_STATE_04                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 4, // 0x4008_8210
    PHY_REG_TOP_TX_PPDU_STATE_04_TXSIG_ERR_CNT           = PHY_REG_TOP_TX_PPDU_STATE_04,
    PHY_REG_TOP_TX_PPDU_STATE_04_TXSIG_ERR_CNT_SHIFT     = 0,
    PHY_REG_TOP_TX_PPDU_STATE_04_TXSIG_ERR_CNT_MASK      = 0xffffffff,

    PHY_REG_TOP_TX_PPDU_STATE_05                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 5, // 0x4008_8214
    PHY_REG_TOP_TX_PPDU_STATE_05_PKT_TRANS_CNT           = PHY_REG_TOP_TX_PPDU_STATE_05,
    PHY_REG_TOP_TX_PPDU_STATE_05_PKT_TRANS_CNT_SHIFT     = 0,
    PHY_REG_TOP_TX_PPDU_STATE_05_PKT_TRANS_CNT_MASK      = 0xffffffff,

    PHY_REG_TOP_TX_PPDU_STATE_06                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 6, // 0x4008_8218
    PHY_REG_TOP_TX_PPDU_STATE_06_TXREADY_ERR_CNT         = PHY_REG_TOP_TX_PPDU_STATE_06,
    PHY_REG_TOP_TX_PPDU_STATE_06_TXREADY_ERR_CNT_SHIFT   = 0,
    PHY_REG_TOP_TX_PPDU_STATE_06_TXREADY_ERR_CNT_MASK    = 0xffffffff,

    PHY_REG_TOP_TX_PPDU_STATE_07                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 7, // 0x4008_821C
    PHY_REG_TOP_TX_PPDU_STATE_07_TXDBE_RD_ERR_CNT        = PHY_REG_TOP_TX_PPDU_STATE_07,
    PHY_REG_TOP_TX_PPDU_STATE_07_TXDBE_RD_ERR_CNT_SHIFT  = 0,
    PHY_REG_TOP_TX_PPDU_STATE_07_TXDBE_RD_ERR_CNT_MASK   = 0xffffffff,

    PHY_REG_TOP_TX_PPDU_STATE_08                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 8, // 0x4008_8220
    PHY_REG_TOP_TX_PPDU_STATE_08_TX_PPDU_STATE           = PHY_REG_TOP_TX_PPDU_STATE_08,
    PHY_REG_TOP_TX_PPDU_STATE_08_TX_PPDU_STATE_SHIFT     = 0,
    PHY_REG_TOP_TX_PPDU_STATE_08_TX_PPDU_STATE_MASK      = 0x0000001f,

    //=====================================================
    //      PHY RX PPDU STATE (0x4008_8400)
    //=====================================================
    PHY_REG_TOP_RX_PPDU_STATE_00                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 0, // 0x4008_8400

    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_ID_CHECK         = PHY_REG_TOP_RX_PPDU_STATE_00,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_ID_CHECK_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_ID_CHECK_MASK    = 0x00000001,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_UL_IND           = PHY_REG_TOP_RX_PPDU_STATE_00,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_UL_IND_SHIFT     = 1,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_UL_IND_MASK      = 0x00000002,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_RSRVD_BIT        = PHY_REG_TOP_RX_PPDU_STATE_00,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_RSRVD_BIT_SHIFT  = 2,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_RSRVD_BIT_MASK   = 0x00000004,
    PHY_REG_TOP_RX_PPDU_STATE_00_BSSID_0                 = PHY_REG_TOP_RX_PPDU_STATE_00,
    PHY_REG_TOP_RX_PPDU_STATE_00_BSSID_0_SHIFT           = 16,
    PHY_REG_TOP_RX_PPDU_STATE_00_BSSID_0_MASK            = 0x01ff0000,

    PHY_REG_TOP_RX_PPDU_STATE_01                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 1, // 0x4008_8404
    PHY_REG_TOP_RX_PPDU_STATE_01_BSSID_1                 = PHY_REG_TOP_RX_PPDU_STATE_01,
    PHY_REG_TOP_RX_PPDU_STATE_01_BSSID_1_SHIFT           = 0,
    PHY_REG_TOP_RX_PPDU_STATE_01_BSSID_1_MASK            = 0x000003ff,

    PHY_REG_TOP_RX_PPDU_STATE_02                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 2, // 0x4008_8408
    PHY_REG_TOP_RX_PPDU_STATE_02_BSSID_2                 = PHY_REG_TOP_RX_PPDU_STATE_02,
    PHY_REG_TOP_RX_PPDU_STATE_02_BSSID_2_SHIFT           = 0,
    PHY_REG_TOP_RX_PPDU_STATE_02_BSSID_2_MASK            = 0x000003ff,

    PHY_REG_TOP_RX_PPDU_STATE_03                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 3, // 0x4008_840C
    PHY_REG_TOP_RX_PPDU_STATE_03_BSSID_3                 = PHY_REG_TOP_RX_PPDU_STATE_03,
    PHY_REG_TOP_RX_PPDU_STATE_03_BSSID_3_SHIFT           = 0,
    PHY_REG_TOP_RX_PPDU_STATE_03_BSSID_3_MASK            = 0x000003ff,

    PHY_REG_TOP_RX_PPDU_STATE_04                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 4, // 0x4008_8410
    PHY_REG_TOP_RX_PPDU_STATE_04_BSSID_4                 = PHY_REG_TOP_RX_PPDU_STATE_04,
    PHY_REG_TOP_RX_PPDU_STATE_04_BSSID_4_SHIFT           = 0,
    PHY_REG_TOP_RX_PPDU_STATE_04_BSSID_4_MASK            = 0x000003ff,

    PHY_REG_TOP_RX_PPDU_STATE_05                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 5, // 0x4008_8414
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_FORMAT               = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_FORMAT_SHIFT         = 0,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_FORMAT_MASK          = 0x00000003,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_CBW                  = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_CBW_SHIFT            = 2,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_CBW_MASK             = 0x0000000c,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_PREAMBLE             = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_PREAMBLE_SHIFT       = 4,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_PREAMBLE_MASK        = 0x00000010,
    PHY_REG_TOP_RX_PPDU_STATE_05_UNSUPPORTED             = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_UNSUPPORTED_SHIFT       = 5,
    PHY_REG_TOP_RX_PPDU_STATE_05_UNSUPPORTED_MASK        = 0x00000020,
    PHY_REG_TOP_RX_PPDU_STATE_05_ID_MATCH                = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_ID_MATCH_SHIFT          = 6,
    PHY_REG_TOP_RX_PPDU_STATE_05_ID_MATCH_MASK           = 0x00000040,
    PHY_REG_TOP_RX_PPDU_STATE_05_FD_FRAME_START          = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_FD_FRAME_START_SHIFT    = 7,
    PHY_REG_TOP_RX_PPDU_STATE_05_FD_FRAME_START_MASK     = 0x00000080,
    PHY_REG_TOP_RX_PPDU_STATE_05_BYTE_LEN                = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_BYTE_LEN_SHIFT          = 8,
    PHY_REG_TOP_RX_PPDU_STATE_05_BYTE_LEN_MASK           = 0x0fffff00,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_MCS                  = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_MCS_SHIFT            = 28,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_MCS_MASK             = 0xf0000000,

    PHY_REG_TOP_RX_PPDU_STATE_06                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 6, // 0x4008_8418
    PHY_REG_TOP_RX_PPDU_STATE_06_RSSI                    = PHY_REG_TOP_RX_PPDU_STATE_06,
    PHY_REG_TOP_RX_PPDU_STATE_06_RSSI_SHIFT              = 0,
    PHY_REG_TOP_RX_PPDU_STATE_06_RSSI_MASK               = 0x000000ff,
    PHY_REG_TOP_RX_PPDU_STATE_06_RCPI                    = PHY_REG_TOP_RX_PPDU_STATE_06,
    PHY_REG_TOP_RX_PPDU_STATE_06_RCPI_SHIFT              = 8,
    PHY_REG_TOP_RX_PPDU_STATE_06_RCPI_MASK               = 0x0000ff00,

    PHY_REG_TOP_RX_PPDU_STATE_07                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 7, // 0x4008_841C
    PHY_REG_TOP_RX_PPDU_STATE_07_RX_TIMEOUT_CNT0         = PHY_REG_TOP_RX_PPDU_STATE_07,
    PHY_REG_TOP_RX_PPDU_STATE_07_RX_TIMEOUT_CNT0_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_07_RX_TIMEOUT_CNT0_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_08                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 8, // 0x4008_8420
    PHY_REG_TOP_RX_PPDU_STATE_08_RX_TIMEOUT_CNT1         = PHY_REG_TOP_RX_PPDU_STATE_08,
    PHY_REG_TOP_RX_PPDU_STATE_08_RX_TIMEOUT_CNT1_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_08_RX_TIMEOUT_CNT1_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_09                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 9, // 0x4008_8424
    PHY_REG_TOP_RX_PPDU_STATE_09_RX_TIMEOUT_CNT2         = PHY_REG_TOP_RX_PPDU_STATE_09,
    PHY_REG_TOP_RX_PPDU_STATE_09_RX_TIMEOUT_CNT2_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_09_RX_TIMEOUT_CNT2_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_10                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 10, // 0x4008_8428
    PHY_REG_TOP_RX_PPDU_STATE_10_RX_TIMEOUT_CNT3         = PHY_REG_TOP_RX_PPDU_STATE_10,
    PHY_REG_TOP_RX_PPDU_STATE_10_RX_TIMEOUT_CNT3_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_10_RX_TIMEOUT_CNT3_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_11                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 11, // 0x4008_842C
    PHY_REG_TOP_RX_PPDU_STATE_11_RX_TIMEOUT_CNT4         = PHY_REG_TOP_RX_PPDU_STATE_11,
    PHY_REG_TOP_RX_PPDU_STATE_11_RX_TIMEOUT_CNT4_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_11_RX_TIMEOUT_CNT4_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_12                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 12, // 0x4008_8430
    PHY_REG_TOP_RX_PPDU_STATE_12_RX_TIMEOUT_CNT5         = PHY_REG_TOP_RX_PPDU_STATE_12,
    PHY_REG_TOP_RX_PPDU_STATE_12_RX_TIMEOUT_CNT5_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_12_RX_TIMEOUT_CNT5_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_13                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 13, // 0x4008_8434
    PHY_REG_TOP_RX_PPDU_STATE_13_RX_TIMEOUT_CNT6         = PHY_REG_TOP_RX_PPDU_STATE_13,
    PHY_REG_TOP_RX_PPDU_STATE_13_RX_TIMEOUT_CNT6_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_13_RX_TIMEOUT_CNT6_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_14                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 14, // 0x4008_8438
    PHY_REG_TOP_RX_PPDU_STATE_14_RX_PPDU_STATE           = PHY_REG_TOP_RX_PPDU_STATE_14,
    PHY_REG_TOP_RX_PPDU_STATE_14_RX_PPDU_STATE_SHIFT     = 0,
    PHY_REG_TOP_RX_PPDU_STATE_14_RX_PPDU_STATE_MASK      = 0x0000001f,
    PHY_REG_TOP_RX_PPDU_STATE_14_FLAG_DBE_DATFIELD       = PHY_REG_TOP_RX_PPDU_STATE_14,
    PHY_REG_TOP_RX_PPDU_STATE_14_FLAG_DBE_DATFIELD_SHIFT = 5,
    PHY_REG_TOP_RX_PPDU_STATE_14_FLAG_DBE_DATFIELD_MASK  = 0x00000020,

    PHY_REG_TOP_RX_PPDU_STATE_15                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 15, // 0x4008_843C
    PHY_REG_TOP_RX_PPDU_STATE_15_DATA_SYM_CNT            = PHY_REG_TOP_RX_PPDU_STATE_15,
    PHY_REG_TOP_RX_PPDU_STATE_15_DATA_SYM_CNT_SHIFT      = 0,
    PHY_REG_TOP_RX_PPDU_STATE_15_DATA_SYM_CNT_MASK       = 0x000003ff,
    PHY_REG_TOP_RX_PPDU_STATE_15_N_SYM                   = PHY_REG_TOP_RX_PPDU_STATE_15,
    PHY_REG_TOP_RX_PPDU_STATE_15_N_SYM_SHIFT             = 16,
    PHY_REG_TOP_RX_PPDU_STATE_15_N_SYM_MASK              = 0x03ff0000,

    PHY_REG_TOP_RX_PPDU_STATE_16                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 16, // 0x4008_8440
    PHY_REG_TOP_RX_PPDU_STATE_16_FRAME_END_RSSI          = PHY_REG_TOP_RX_PPDU_STATE_16,
    PHY_REG_TOP_RX_PPDU_STATE_16_FRAME_END_RSSI_SHIFT    = 0,
    PHY_REG_TOP_RX_PPDU_STATE_16_FRAME_END_RSSI_MASK     = 0x00000001,
    PHY_REG_TOP_RX_PPDU_STATE_16_FRAME_END_TIME          = PHY_REG_TOP_RX_PPDU_STATE_16,
    PHY_REG_TOP_RX_PPDU_STATE_16_FRAME_END_TIME_SHIFT    = 1,
    PHY_REG_TOP_RX_PPDU_STATE_16_FRAME_END_TIME_MASK     = 0x00000002,
    PHY_REG_TOP_RX_PPDU_STATE_16_FD_FRAME_END            = PHY_REG_TOP_RX_PPDU_STATE_16,
    PHY_REG_TOP_RX_PPDU_STATE_16_FD_FRAME_END_SHIFT      = 2,
    PHY_REG_TOP_RX_PPDU_STATE_16_FD_FRAME_END_MASK       = 0x00000004,

    PHY_SIM_TRX_MD                                       = PHY_REG_TOP_PHY_TEST_MD + PHY_REG_SIZE * 12, // 0x4008_8630

    //=====================================================
    //   AH AP ADDRESS
    //=====================================================

    //=====================================================
    //   PHY SUB-BLOCKS - DL_DBE (UL_DBE x) (0x4008_8800)
    //=====================================================
    PHY_REG_TOP_RXDBE_0                     = PHY_REG_TOP_RXDBE + PHY_REG_SIZE * 0,
    PHY_REG_TOP_RXDBE_0_WGT_CHUP            = PHY_REG_TOP_RXDBE_0,
    PHY_REG_TOP_RXDBE_0_WGT_CHUP_SHIFT      = 0,
    PHY_REG_TOP_RXDBE_0_WGT_CHUP_MASK       = 0x00000003,

    PHY_REG_TOP_RXDBE_1                     = PHY_REG_TOP_RXDBE + PHY_REG_SIZE * 1,
    PHY_REG_TOP_RXDBE_1_NOISE_EST_MIN       = PHY_REG_TOP_RXDBE_1,
    PHY_REG_TOP_RXDBE_1_NOISE_EST_MIN_SHIFT = 0,
    PHY_REG_TOP_RXDBE_1_NOISE_EST_MIN_MASK  = 0x03ffffff,

    //=====================================================
    //   PHY SUB-BLOCKS - TOPIF (0x4008_9000)
    //=====================================================
    PHY_REG_TOP_IF_CLKGEN_00                                  = PHY_REG_TOP_IF_CLKGEN + PHY_REG_SIZE * 0, // 0x4008_9000
    PHY_REG_TOP_IF_CLKGEN_00_RX_OP_MODE                       = PHY_REG_TOP_IF_CLKGEN_00,
    PHY_REG_TOP_IF_CLKGEN_00_RX_OP_MODE_SHIFT                 = 0,
    PHY_REG_TOP_IF_CLKGEN_00_RX_OP_MODE_MASK                  = 0x00000001,
    PHY_REG_TOP_IF_CLKGEN_00_TX_OP_MODE                       = PHY_REG_TOP_IF_CLKGEN_00,
    PHY_REG_TOP_IF_CLKGEN_00_TX_OP_MODE_SHIFT                 = 1,
    PHY_REG_TOP_IF_CLKGEN_00_TX_OP_MODE_MASK                  = 0x00000002,

    PHY_REG_TOP_IF_CLKGEN_01                                  = PHY_REG_TOP_IF_CLKGEN + PHY_REG_SIZE * 1, // 0x4008_9004
    PHY_REG_TOP_IF_CLKGEN_01_CLKBUF_EN_RFCAL                  = PHY_REG_TOP_IF_CLKGEN_01,
    PHY_REG_TOP_IF_CLKGEN_01_CLKBUF_EN_RFCAL_SHIFT            = 0,
    PHY_REG_TOP_IF_CLKGEN_01_CLKBUF_EN_RFCAL_MASK             = 0x00000001,

    PHY_REG_TOP_IF_CLKGEN_02                                  = PHY_REG_TOP_IF_CLKGEN + PHY_REG_SIZE * 2, // 0x4008_9008
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x1              = PHY_REG_TOP_IF_CLKGEN_02,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x1_SHIFT        = 0,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x1_MASK         = 0x00000001,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x2              = PHY_REG_TOP_IF_CLKGEN_02,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x2_SHIFT        = 1,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x2_MASK         = 0x00000002,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x4              = PHY_REG_TOP_IF_CLKGEN_02,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x4_SHIFT        = 2,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x4_MASK         = 0x00000004,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_OP_x4               = PHY_REG_TOP_IF_CLKGEN_02,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_OP_x4_SHIFT         = 3,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_OP_x4_MASK          = 0x00000008,

    PHY_REG_TOP_IF_CLKGEN_03                                  = PHY_REG_TOP_IF_CLKGEN + PHY_REG_SIZE * 3, // 0x4008_900C
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_CS         = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_CS_SHIFT   = 0,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_CS_MASK    = 0x00000001,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_DFE1       = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_DFE1_SHIFT = 1,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_DFE1_MASK  = 0x00000002,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP4            = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP4_SHIFT      = 2,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP4_MASK       = 0x00000004,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2            = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_SHIFT      = 3,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_MASK       = 0x00000008,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_CS           = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_CS_SHIFT     = 4,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_CS_MASK      = 0x00000010,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_DFE1         = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_DFE1_SHIFT   = 5,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_DFE1_MASK    = 0x00000020,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2              = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_SHIFT        = 6,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_MASK         = 0x00000040,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2_OP2_DFE1         = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2_OP2_DFE1_SHIFT   = 7,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2_OP2_DFE1_MASK    = 0x00000080,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2_AGC              = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2_AGC_SHIFT        = 8,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2_AGC_MASK         = 0x00000100,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X4_AGC              = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X4_AGC_SHIFT        = 9,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X4_AGC_MASK         = 0x00000200,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1X2_DFE2           = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1X2_DFE2_SHIFT     = 10,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1X2_DFE2_MASK      = 0x00000400,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2X1              = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2X1_SHIFT        = 11,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2X1_MASK         = 0x00000800,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1X2                = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1X2_SHIFT          = 12,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1X2_MASK           = 0x00001000,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2X4_DBE            = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2X4_DBE_SHIFT      = 13,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2X4_DBE_MASK       = 0x00002000,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2X4                = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2X4_SHIFT          = 14,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2X4_MASK           = 0x00004000,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X4X8                = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X4X8_SHIFT          = 15,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X4X8_MASK           = 0x00008000,

    PHY_REG_TOP_IF_CLKGEN_04                                  = PHY_REG_TOP_IF_CLKGEN + PHY_REG_SIZE * 4, // 0x4008_9010
    PHY_REG_TOP_IF_CLKGEN_05                                  = PHY_REG_TOP_IF_CLKGEN + PHY_REG_SIZE * 5, // 0x4008_9014

    PHY_REG_TOP_IF_TXFIFO_00                                  = PHY_REG_TOP_IF_TXFIFO + PHY_REG_SIZE * 0, // 0x4008_9100
    PHY_REG_TOP_IF_TXFIFO_00_SW_AF_LVL                        = PHY_REG_TOP_IF_TXFIFO_00,
    PHY_REG_TOP_IF_TXFIFO_00_SW_AF_LVL_SHIFT                  = 0,
    PHY_REG_TOP_IF_TXFIFO_00_SW_AF_LVL_MASK                   = 0x0000001f,
    PHY_REG_TOP_IF_TXFIFO_00_MAX_LVL                          = PHY_REG_TOP_IF_TXFIFO_00,
    PHY_REG_TOP_IF_TXFIFO_00_MAX_LVL_SHIFT                    = 16,
    PHY_REG_TOP_IF_TXFIFO_00_MAX_LVL_MASK                     = 0x001f0000,

    PHY_REG_TOP_IF_TXFIFO_01                                  = PHY_REG_TOP_IF_TXFIFO + PHY_REG_SIZE * 1, // 0x4008_9104
    PHY_REG_TOP_IF_TXFIFO_01_WR_CNT                           = PHY_REG_TOP_IF_TXFIFO_01,
    PHY_REG_TOP_IF_TXFIFO_01_WR_CNT_SHIFT                     = 0,
    PHY_REG_TOP_IF_TXFIFO_01_WR_CNT_MASK                      = 0x00003fff,

    PHY_REG_TOP_IF_TXFIFO_02                                  = PHY_REG_TOP_IF_TXFIFO + PHY_REG_SIZE * 2, // 0x4008_9108
    PHY_REG_TOP_IF_TXFIFO_02_RD_CNT                           = PHY_REG_TOP_IF_TXFIFO_02,
    PHY_REG_TOP_IF_TXFIFO_02_RD_CNT_SHIFT                     = 0,
    PHY_REG_TOP_IF_TXFIFO_02_RD_CNT_MASK                      = 0x00003fff,

    PHY_REG_TOP_IF_TXFIFO_03                                  = PHY_REG_TOP_IF_TXFIFO + PHY_REG_SIZE * 3, // 0x4008_910C
    PHY_REG_TOP_IF_TXFIFO_03_FULL_CNT                         = PHY_REG_TOP_IF_TXFIFO_03,
    PHY_REG_TOP_IF_TXFIFO_03_FULL_CNT_SHIFT                   = 0,
    PHY_REG_TOP_IF_TXFIFO_03_FULL_CNT_MASK                    = 0xffffffff,

    PHY_REG_TOP_IF_TXFIFO_04                                  = PHY_REG_TOP_IF_TXFIFO + PHY_REG_SIZE * 4, // 0x4008_9110
    PHY_REG_TOP_IF_TXFIFO_04_OVFL_CNT                         = PHY_REG_TOP_IF_TXFIFO_04,
    PHY_REG_TOP_IF_TXFIFO_04_OVFL_CNT_SHIFT                   = 0,
    PHY_REG_TOP_IF_TXFIFO_04_OVFL_CNT_MASK                    = 0xffffffff,

    // PHY_REG_TOP_ETC
    PHY_REG_TOP_IF_LOOPBACK                                   = PHY_REG_TOP_ETC + PHY_REG_SIZE * 0, // 0x4008_9170

    PHY_REG_TOP_IF_CONFIG_00                                  = PHY_REG_TOP_ETC + PHY_REG_SIZE * 4, // 0x4008_9180
    PHY_REG_TOP_IF_CONFIG_00_PRIM1M_LOC                       = PHY_REG_TOP_IF_CONFIG_00,
    PHY_REG_TOP_IF_CONFIG_00_PRIM1M_LOC_SHIFT                 = 0,
    PHY_REG_TOP_IF_CONFIG_00_PRIM1M_LOC_MASK                  = 0x00000003,

    PHY_REG_TOP_IF_RFCTRL                                     = PHY_REG_TOP_ETC + PHY_REG_SIZE * 12, // 0x4008_91A0

    // PHY_REG_TOP_IF_VMAC
    PHY_REG_TOPIF_VMACCFG0                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 0, // 0x4008_91B0
    PHY_REG_TOPIF_VMACCFG1                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 1, // 0x4008_91B4
    PHY_REG_TOPIF_VMACCFG2                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 2, // 0x4008_91B8
    PHY_REG_TOPIF_VMACCFG3                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 3, // 0x4008_91BC
    PHY_REG_TOPIF_VMACCFG4                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 4, // 0x4008_91C0
    PHY_REG_TOPIF_VMACCFG5                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 5, // 0x4008_91C4
    PHY_REG_TOPIF_VMACCFG6                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 6, // 0x4008_91C8
    PHY_REG_TOPIF_VMACCFG7                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 7, // 0x4008_91CC
    PHY_REG_TOPIF_VMACCFG8                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 8, // 0x4008_91D0


    //PHY_REG_TOP_ETC_CONFIG0                                   = PHY_REG_TOP_ETC + PHY_REG_SIZE * 1,
    //PHY_REG_TOP_ETC_CONFIG0_RX_PRIM_CH_LOC                    = PHY_REG_TOP_ETC_CONFIG0,
    //PHY_REG_TOP_ETC_CONFIG0_RX_PRIM_CH_LOC_SHIFT              = 0,
    //PHY_REG_TOP_ETC_CONFIG0_RX_PRIM_CH_LOC_MASK               = 0x00000003,

    //=====================================================
    //    PHY_REG_TXDFE (0x4008_A000)
    //=====================================================
    // PHY_REG_TXDFE_LPF
    PHY_REG_TXDFE_LPF_CHPOS           = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 0, // 0x4008_A000
    PHY_REG_TXDFE_LPF_TX_DIG_MIX_ON   = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 1, // 0x4008_A004
    PHY_REG_TXDFE_LPF_TX_UPP_LOW_SWAP = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 2, // 0x4008_A008

    PHY_REG_TXDFE_LPF_TX1M_USE2M_FLT  = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 4, // 0x4008_A010
    PHY_REG_TXDFE_LPF_TX_DAC_4X       = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 5, // 0x4008_A014
    PHY_REG_TXDFE_LPF_TX_DIGITAL_GAIN = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 6, // 0x4008_A018
    PHY_REG_TXDFE_LPF_TX_DIG_GAIN_SEL = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 7, // 0x4008_A01C (0:PHY 1:MAC)

    PHY_REG_TXDFE_LPF_THR_BPSK        = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 8, // 0x4008_A020
    PHY_REG_TXDFE_LPF_THR_QPSK        = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 9, // 0x4008_A024
    PHY_REG_TXDFE_LPF_THR_16QAM       = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 10, // 0x4008_A028
    PHY_REG_TXDFE_LPF_THR_64QAM       = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 11, // 0x4008_A02C
    PHY_REG_TXDFE_LPF_PGAIN_BPSK      = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 12, // 0x4008_A030
    PHY_REG_TXDFE_LPF_PGAIN_QPSK      = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 13, // 0x4008_A034
    PHY_REG_TXDFE_LPF_PGAIN_16QAM     = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 14, // 0x4008_A038
    PHY_REG_TXDFE_LPF_PGAIN_64QAM     = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 15, // 0x4008_A03C
    PHY_REG_TXDFE_LPF_CFR_CTRL        = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 16, // 0x4008_A040

    // PHY_REG_TXDFE_CAL
    PHY_REG_TXDFE_CAL_TXIQ_PARA0      = PHY_REG_TXDFE_CAL + PHY_REG_SIZE * 0, // 0x4008_A400
    PHY_REG_TXDFE_CAL_TXIQ_PARA1      = PHY_REG_TXDFE_CAL + PHY_REG_SIZE * 1, // 0x4008_A404
    PHY_REG_TXDFE_CAL_TXLO_PARA_I     = PHY_REG_TXDFE_CAL + PHY_REG_SIZE * 2, // 0x4008_A408
    PHY_REG_TXDFE_CAL_TXLO_PARA_Q     = PHY_REG_TXDFE_CAL + PHY_REG_SIZE * 3, // 0x4008_A40C

    //=====================================================
    //    PHY_REG_RXDFE (0x4008_C000)
    //=====================================================
    PHY_REG_RXDFE_CTRL_SYNC_POS_OFFSET                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 0, // 0x4008_C000
    PHY_REG_RXDFE_CTRL_SIMUL_TX_SUPP                                  = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 1, // 0x4008_C004
    PHY_REG_RXDFE_CTRL_CCA_LVL_TYPE                                   = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 2, // 0x4008_C008
    PHY_REG_RXDFE_CTRL_RX_LATENCY                                     = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 3, // 0x4008_C00C
    PHY_REG_RXDFE_CTRL_DC_RES_TO_AGC_IN                               = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 4, // 0x4008_C010

    PHY_REG_RXDFE_CTRL_REF_PWR_RCPI                                   = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 7, // 0x4008_C01C
    PHY_REG_RXDFE_CTRL_PKT_LOSS_THRD                                  = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 8, // 0x4008_C020

    PHY_REG_RXDFE_CTRL_CCA_THRD_1                                     = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 9, // 0x4008_C024
    PHY_REG_RXDFE_CTRL_CCA_THRD_2                                     = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 10, // 0x4008_C028
    PHY_REG_RXDFE_CTRL_CCA_THRD_3                                     = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 11, // 0x4008_C02C

    PHY_REG_RXDFE_CTRL_DIG_AMP_BYPASS                                 = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 12, // 0x4008_C030

    PHY_REG_RXDFE_CTRL_DUMP_PRD_LEN                                   = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 13, // 0x4008_C034
    PHY_REG_RXDFE_CTRL_DUMP_ADDR_RST_STR                              = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 14, // 0x4008_C038
    PHY_REG_RXDFE_CTRL_DUMP_TRIG_SEL                                  = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 15, // 0x4008_C03C

    PHY_REG_RXDFE_CTRL_STR_PKT_ON                                     = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 16, // 0x4008_C040
    PHY_REG_RXDFE_CTRL_STR_PKT_OP_THRD                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 18, // 0x4008_C044

    PHY_REG_RXDFE_CTRL_CS_CONFIG                                      = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 20, // 0x4008_C050
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_PWR_SEC1                         = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_PWR_SEC1_SHIFT                   = 0,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_PWR_SEC1_MASK                    = 0x00000001,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_PWR_PRI1                         = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_PWR_PRI1_SHIFT                   = 1,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_PWR_PRI1_MASK                    = 0x00000002,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_CORR_2M                          = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_CORR_2M_SHIFT                    = 2,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_CORR_2M_MASK                     = 0x00000004,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_CORR_1M                          = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_CORR_1M_SHIFT                    = 3,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_CORR_1M_MASK                     = 0x00000008,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_SAT                              = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_SAT_SHIFT                        = 4,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_SAT_MASK                         = 0x00000010,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_THR_INI_SIG_DET                      = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_THR_INI_SIG_DET_SHIFT                = 8,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_THR_INI_SIG_DET_MASK                 = 0x0000ff00,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_DELAY                            = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_DELAY_SHIFT                      = 16,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_DELAY_MASK                       = 0x00ff0000,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DUMMY_CS_SEL                         = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DUMMY_CS_SEL_SHIFT                   = 28,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DUMMY_CS_SEL_MASK                    = 0x10000000,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_CS_ENA                               = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_CS_ENA_SHIFT                         = 29,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_CS_ENA_MASK                          = 0x20000000,

    PHY_REG_RXDFE_CTRL_AGC_CONFIG                                     = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 21, // 0x4008_C054
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_LOW_GAIN                            = PHY_REG_RXDFE_CTRL_AGC_CONFIG,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_LOW_GAIN_SHIFT                      = 0,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_LOW_GAIN_MASK                       = 0x000000ff,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_HIGH_GAIN                           = PHY_REG_RXDFE_CTRL_AGC_CONFIG,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_HIGH_GAIN_SHIFT                     = 8,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_HIGH_GAIN_MASK                      = 0x0000ff00,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_AGC_DELAY                           = PHY_REG_RXDFE_CTRL_AGC_CONFIG,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_AGC_DELAY_SHIFT                     = 16,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_AGC_DELAY_MASK                      = 0x0fff0000,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_DUMMY_AGC_SEL                       = PHY_REG_RXDFE_CTRL_AGC_CONFIG,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_DUMMY_AGC_SEL_SHIFT                 = 28,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_DUMMY_AGC_SEL_MASK                  = 0x10000000,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_AGC_ENA                             = PHY_REG_RXDFE_CTRL_AGC_CONFIG,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_AGC_ENA_SHIFT                       = 29,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_AGC_ENA_MASK                        = 0x20000000,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_HIGH_RSSI_SIG                       = PHY_REG_RXDFE_CTRL_AGC_CONFIG,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_HIGH_RSSI_SIG_SHIFT                 = 31,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_HIGH_RSSI_SIG_MASK                  = 0x80000000,

    PHY_REG_RXDFE_CTRL_SYNC_CONFIG                                    = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 23, // 0x4008_C05C
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_SYNC_OFFSET                        = PHY_REG_RXDFE_CTRL_SYNC_CONFIG,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_SYNC_OFFSET_SHIFT                  = 0,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_SYNC_OFFSET_MASK                   = 0x000000ff,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_1M_2M_PPDU                         = PHY_REG_RXDFE_CTRL_SYNC_CONFIG,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_1M_2M_PPDU_SHIFT                   = 8,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_1M_2M_PPDU_MASK                    = 0x00000100,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_DUMMY_SYNC_SEL                     = PHY_REG_RXDFE_CTRL_SYNC_CONFIG,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_DUMMY_SYNC_SEL_SHIFT               = 28,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_DUMMY_SYNC_SEL_MASK                = 0x10000000,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_SYNC_ENA                           = PHY_REG_RXDFE_CTRL_SYNC_CONFIG,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_SYNC_ENA_SHIFT                     = 29,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_SYNC_ENA_MASK                      = 0x20000000,

    PHY_REG_RXDFE_CTRL_FCFO_CONFIG                                    = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 24, // 0x4008_C060
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_TIME_OFFSET                   = PHY_REG_RXDFE_CTRL_FCFO_CONFIG,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_TIME_OFFSET_SHIFT             = 0,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_TIME_OFFSET_MASK              = 0x00000fff,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_1M_2M_PPDU                         = PHY_REG_RXDFE_CTRL_FCFO_CONFIG,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_1M_2M_PPDU_SHIFT                   = 12,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_1M_2M_PPDU_MASK                    = 0x00001000,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_VALUE                         = PHY_REG_RXDFE_CTRL_FCFO_CONFIG,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_VALUE_SHIFT                   = 16,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_VALUE_MASK                    = 0x0fff0000,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_DUMMY_FCFO_SEL                     = PHY_REG_RXDFE_CTRL_FCFO_CONFIG,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_DUMMY_FCFO_SEL_SHIFT               = 28,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_DUMMY_FCFO_SEL_MASK                = 0x10000000,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_ENA                           = PHY_REG_RXDFE_CTRL_FCFO_CONFIG,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_ENA_SHIFT                     = 29,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_ENA_MASK                      = 0x20000000,

    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1                              = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 25, // 0x4008_C064
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_NUM_SYM                      = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_NUM_SYM_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_NUM_SYM_MASK                 = 0x000003ff,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_NUM_SS                       = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_NUM_SS_SHIFT                 = 10,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_NUM_SS_MASK                  = 0x00000c00,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_SIG_CRC_ERROR                = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_SIG_CRC_ERROR_SHIFT          = 12,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_SIG_CRC_ERROR_MASK           = 0x00001000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_SHR_LNG_ERROR                = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_SHR_LNG_ERROR_SHIFT          = 13,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_SHR_LNG_ERROR_MASK           = 0x00002000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_LTF_ERROR               = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_LTF_ERROR_SHIFT         = 14,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_LTF_ERROR_MASK          = 0x00004000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_SIG1_ERROR              = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_SIG1_ERROR_SHIFT        = 15,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_SIG1_ERROR_MASK         = 0x00008000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_DET_TIME_OFFSET         = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_DET_TIME_OFFSET_SHIFT   = 16,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_DET_TIME_OFFSET_MASK    = 0xffff0000,

    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2                              = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 26, // 0x4008_C068
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_FREQD_ERROR                  = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_FREQD_ERROR_SHIFT            = 0,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_FREQD_ERROR_MASK             = 0x00000001,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_USE_SIG                      = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_USE_SIG_SHIFT                = 1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_USE_SIG_MASK                 = 0x00000002,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_NDPCMAC_INT                  = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_NDPCMAC_INT_SHIFT            = 3,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_NDPCMAC_INT_MASK             = 0x00000008,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_FORMAT_LENGTH                = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_FORMAT_LENGTH_SHIFT          = 4,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_FORMAT_LENGTH_MASK           = 0x00000010,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_RSRVD_SIG_IND                = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_RSRVD_SIG_IND_SHIFT          = 5,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_RSRVD_SIG_IND_MASK           = 0x00000020,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_UL_IND                       = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_UL_IND_SHIFT                 = 6,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_UL_IND_MASK                  = 0x00000040,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_UNSUPPORTED                  = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_UNSUPPORTED_SHIFT            = 7,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_UNSUPPORTED_MASK             = 0x00000080,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_SHR_GI                       = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_SHR_GI_SHIFT                 = 8,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_SHR_GI_MASK                  = 0x00000100,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_RID_NO_ACK                   = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_RID_NO_ACK_SHIFT             = 9,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_RID_NO_ACK_MASK              = 0x00000200,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_ID_MATCH                     = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_ID_MATCH_SHIFT               = 10,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_ID_MATCH_MASK                = 0x00000400,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_MODULATION                   = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_MODULATION_SHIFT             = 11,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_MODULATION_MASK              = 0x00000800,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_POS                       = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_POS_SHIFT                 = 12,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_POS_MASK                  = 0x00003000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_BW                        = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_BW_SHIFT                  = 14,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_BW_MASK                   = 0x00004000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_MOD                       = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_MOD_SHIFT                 = 15,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_MOD_MASK                  = 0x00008000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_SIG_DECODE_TIME_OFFSET       = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_SIG_DECODE_TIME_OFFSET_SHIFT = 16,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_SIG_DECODE_TIME_OFFSET_MASK  = 0xffff0000,

    PHY_REG_RXDFE_CTRL_RDFE_IDLE_TIME                                 = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 28, // 0x4008_C070
    PHY_REG_RXDFE_CTRL_RDFE_SYNC_WAIT_TIME                            = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 31, // 0x4008_C07C
    PHY_REG_RXDFE_CTRL_RDFE_RSSI_WAIT_TIME                            = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 40, // 0x4008_C0A0

    PHY_REG_RXDFE_CTRL_RDFE_MON_CFG                                   = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 44, // 0x4008_C0B0
    PHY_REG_RXDFE_CTRL_RDFE_MON_CFG_RESET                             = PHY_REG_RXDFE_CTRL_RDFE_MON_CFG,
    PHY_REG_RXDFE_CTRL_RDFE_MON_CFG_RESET_SHIFT                       = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_CFG_RESET_MASK                        = 0x00000003,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_00                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 45, // 0x4008_C0B4
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_00_CS_MON_01                      = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_00,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_00_CS_MON_01_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_00_CS_MON_01_MASK                 = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_01                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 46, // 0x4008_C0B8
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_01_CS_MON_02                      = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_01,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_01_CS_MON_02_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_01_CS_MON_02_MASK                 = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_02                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 47, // 0x4008_C0BC
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_02_CS_MON_03                      = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_02,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_02_CS_MON_03_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_02_CS_MON_03_MASK                 = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_03                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 48, // 0x4008_C0C0
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_03_CS_MON_04                      = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_03,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_03_CS_MON_04_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_03_CS_MON_04_MASK                 = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_04                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 49, // 0x4008_C0C4
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_04_CS_MON_05                      = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_04,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_04_CS_MON_05_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_04_CS_MON_05_MASK                 = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_05                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 50, // 0x4008_C0C8
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_05_AGC_MON_01                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_05,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_05_AGC_MON_01_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_05_AGC_MON_01_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_06                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 51, // 0x4008_C0CC
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_06_AGC_MON_02                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_06,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_06_AGC_MON_02_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_06_AGC_MON_02_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_07                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 52, // 0x4008_C0D0
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_07_SYNC_MON_01                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_07,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_07_SYNC_MON_01_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_07_SYNC_MON_01_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_08                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 53, // 0x4008_C0D4
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_08_SYNC_MON_02                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_08,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_08_SYNC_MON_02_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_08_SYNC_MON_02_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_09                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 54, // 0x4008_C0D8
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_09_S1G_1M_MON_01                  = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_09,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_09_S1G_1M_MON_01_SHIFT            = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_09_S1G_1M_MON_01_MASK             = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_10                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 55, // 0x4008_C0DC
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_10_S1G_1M_MON_02                  = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_10,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_10_S1G_1M_MON_02_SHIFT            = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_10_S1G_1M_MON_02_MASK             = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_11                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 56, // 0x4008_C0E0
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_11_SYNC_MON_03                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_11,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_11_SYNC_MON_03_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_11_SYNC_MON_03_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_12                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 57, // 0x4008_C0E4
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_12_SHTLNG_MON_01                  = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_12,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_12_SHTLNG_MON_01_SHIFT            = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_12_SHTLNG_MON_01_MASK             = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_13                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 58, // 0x4008_C0E8
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_13_SHTLNG_MON_02                  = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_13,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_13_SHTLNG_MON_02_SHIFT            = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_13_SHTLNG_MON_02_MASK             = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_14                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 59, // 0x4008_C0EC
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_14_RSSI_MON_01                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_14,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_14_RSSI_MON_01_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_14_RSSI_MON_01_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_15                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 60, // 0x4008_C0F0
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_15_SIG_MON_01                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_15,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_15_SIG_MON_01_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_15_SIG_MON_01_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_16                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 61, // 0x4008_C0F4
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_16_SIG_MON_02                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_16,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_16_SIG_MON_02_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_16_SIG_MON_02_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_17                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 62, // 0x4008_C0F8
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_17_SIG_MON_03                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_17,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_17_SIG_MON_03_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_17_SIG_MON_03_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_18                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 63, // 0x4008_C0FC
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_18_SIG_MON_04                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_18,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_18_SIG_MON_04_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_18_SIG_MON_04_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_19                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 64, // 0x4008_C100
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_19_SIG_MON_05                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_19,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_19_SIG_MON_05_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_19_SIG_MON_05_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_20                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 65, // 0x4008_C104
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_20_SIG_MON_06                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_20,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_20_SIG_MON_06_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_20_SIG_MON_06_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_21                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 66, // 0x4008_C108
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_21_CHNL_MON_01                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_21,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_21_CHNL_MON_01_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_21_CHNL_MON_01_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_22                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 67, // 0x4008_C10C
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_22_CHNL_MON_02                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_22,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_22_CHNL_MON_02_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_22_CHNL_MON_02_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_23                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 68, // 0x4008_C110
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_23_CHNL_MON_03                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_23,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_23_CHNL_MON_03_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_23_CHNL_MON_03_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_24                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 69, // 0x4008_C114
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_24_CHNL_MON_04                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_24,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_24_CHNL_MON_04_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_24_CHNL_MON_04_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_25                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 70, // 0x4008_C118
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_25_CHNL_MON_05                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_25,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_25_CHNL_MON_05_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_25_CHNL_MON_05_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_26                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 71, // 0x4008_C11C
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_26_CHNL_MON_06                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_26,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_26_CHNL_MON_06_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_26_CHNL_MON_06_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_27                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 72, // 0x4008_C120
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_27_CHNL_MON_07                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_27,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_27_CHNL_MON_07_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_27_CHNL_MON_07_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_28                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 73, // 0x4008_C124
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_28_CHNL_MON_08                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_28,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_28_CHNL_MON_08_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_28_CHNL_MON_08_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_29                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 74, // 0x4008_C128
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_29_CHNL_MON_09                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_29,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_29_CHNL_MON_09_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_29_CHNL_MON_09_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_30                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 75, // 0x4008_C12C
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_30_CHNL_MON_10                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_30,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_30_CHNL_MON_10_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_30_CHNL_MON_10_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_31                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 76, // 0x4008_C130
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_31_CHNL_MON_11                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_31,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_31_CHNL_MON_11_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_31_CHNL_MON_11_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_32                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 77, // 0x4008_C134
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_32_CHNL_MON_12                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_32,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_32_CHNL_MON_12_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_32_CHNL_MON_12_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_33                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 78, // 0x4008_C138
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_33_CHNL_MON_13                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_33,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_33_CHNL_MON_13_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_33_CHNL_MON_13_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_34                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 79, // 0x4008_C13C
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_35                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 80, // 0x4008_C140
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_36                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 81, // 0x4008_C144
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_37                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 82, // 0x4008_C148

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_38                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 83, // 0x4008_C14C
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_38_RXDFE_MON                      = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_38,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_38_RXDFE_MON_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_38_RXDFE_MON_MASK                 = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_39                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 84, // 0x4008_C150
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_39_CCA_MON                        = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_39,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_39_CCA_MON_SHIFT                  = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_39_CCA_MON_MASK                   = 0xffffffff,

    // PHY_REG_RXDFE_AGC (0x4008_C400)
    PHY_REG_RXDFE_AGC_CAL_LIMIT                                       = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 0, // 0x4008_C400
    PHY_REG_RXDFE_AGC_CAL_OPT                                         = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 1, // 0x4008_C404
    PHY_REG_RXDFE_AGC_RX_SET_TIME                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 2, // 0x4008_C408
    PHY_REG_RXDFE_AGC_MANUAL_RF_RSSI                                  = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 3, // 0x4008_C40C
    PHY_REG_RXDFE_AGC_ADC_SAT_INT_THR                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 4, // 0x4008_C410
    PHY_REG_RXDFE_AGC_ADC_SAT_EXT                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 5, // 0x4008_C414
    PHY_REG_RXDFE_AGC_AGCWAIT                                         = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 6, // 0x4008_C418
    PHY_REG_RXDFE_AGC_AGCREF_NOISE                                    = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 7, // 0x4008_C41C
    PHY_REG_RXDFE_AGC_AGCREF_AAMP                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 8, // 0x4008_C420
    PHY_REG_RXDFE_AGC_AGCREF_DAMP                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 9, // 0x4008_C424
    PHY_REG_RXDFE_AGC_AGCON                                           = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 10, // 0x4008_C428
    PHY_REG_RXDFE_AGC_RXHP_OPTION                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 11, // 0x4008_C42C
    PHY_REG_RXDFE_AGC_AGCSTEP_SMALL                                   = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 12, // 0x4008_C430
    PHY_REG_RXDFE_AGC_AGCSTEP_LNA                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 13, // 0x4008_C434
    PHY_REG_RXDFE_AGC_AGCSTEP_VGA                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 14, // 0x4008_C438
    PHY_REG_RXDFE_AGC_AGCSTEP_ADC                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 15, // 0x4008_C43C
    PHY_REG_RXDFE_AGC_AGCSTEP_DAMP                                    = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 16, // 0x4008_C440
    PHY_REG_RXDFE_AGC_RX_MAX_GAIN                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 17, // 0x4008_C444
    PHY_REG_RXDFE_AGC_UNLOCK                                          = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 18, // 0x4008_C448
    PHY_REG_RXDFE_AGC_LOCK                                            = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 19, // 0x4008_C44C
    PHY_REG_RXDFE_AGC_UNCAL                                           = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 20, // 0x4008_C450
    PHY_REG_RXDFE_AGC_CAL                                             = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 21, // 0x4008_C454
    PHY_REG_RXDFE_AGC_INITIAL_DB_GAIN                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 22, // 0x4008_C458
    PHY_REG_RXDFE_AGC_RF_SEL                                          = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 23, // 0x4008_C45C
    PHY_REG_RXDFE_AGC_F_DCOC_PCK_END_OPT                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 24, // 0x4008_C460
    PHY_REG_RXDFE_AGC_F_DCOC_MODE                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 25, // 0x4008_C464
    PHY_REG_RXDFE_AGC_F_DCOC_CNT                                      = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 26, // 0x4008_C468
    PHY_REG_RXDFE_AGC_AAMP_DIF_SEL                                    = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 27, // 0x4008_C46C
    PHY_REG_RXDFE_AGC_GAIN_OUT_SEL                                    = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 28, // 0x4008_C470
    PHY_REG_RXDFE_AGC_LOCK_OPTION                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 29, // 0x4008_C474
    PHY_REG_RXDFE_AGC_SAT_CNT_THR                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 30, // 0x4008_C478
    PHY_REG_RXDFE_AGC_G_CTRL_CNT_THR                                  = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 31, // 0x4008_C47C
    PHY_REG_RXDFE_AGC_SAT_SEL                                         = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 32, // 0x4008_C480
    PHY_REG_RXDFE_AGC_MANUAL_DB_GCTRL_ON                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 33, // 0x4008_C484
    PHY_REG_RXDFE_AGC_MANUAL_DB_GAIN                                  = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 34, // 0x4008_C488
    PHY_REG_RXDFE_AGC_VGA_GAIN_STEP                                   = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 35, // 0x4008_C48C
    PHY_REG_RXDFE_AGC_DAMP_ON                                         = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 36, // 0x4008_C490
    PHY_REG_RXDFE_AGC_DAMP_SAT_THR                                    = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 37, // 0x4008_C494
    PHY_REG_RXDFE_AGC_RXGAIN_MEM_TYPE                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 38, // 0x4008_C498
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_ENABLE                            = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 39, // 0x4008_C49C
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_ADDR                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 40, // 0x4008_C4A0
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_DATA                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 41, // 0x4008_C4A4
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_LNA                               = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 42, // 0x4008_C4A8
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_VGA1                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 43, // 0x4008_C4AC
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_VGA2                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 44, // 0x4008_C4B0
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_VGA3                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 45, // 0x4008_C4B4
    PHY_REG_RXDFE_AGC_NC_DONE                                         = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 46, // 0x4008_C4B8
    PHY_REG_RXDFE_AGC_NC_OUT                                          = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 47, // 0x4008_C4BC
    PHY_REG_RXDFE_AGC_IC_DONE                                         = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 48, // 0x4008_C4C0
    PHY_REG_RXDFE_AGC_IC_OUT                                          = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 49, // 0x4008_C4C4
    PHY_REG_RXDFE_AGC_NIC_CAL_EN                                      = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 50, // 0x4008_C4C8
    PHY_REG_RXDFE_AGC_NIC_EN                                          = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 51, // 0x4008_C4CC
    PHY_REG_RXDFE_AGC_NC_EN_DELAY                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 52, // 0x4008_C4D0
    PHY_REG_RXDFE_AGC_NIC_CNT_THR_OPT                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 53, // 0x4008_C4D4
    PHY_REG_RXDFE_AGC_PREV_ST_NC_COND                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 54, // 0x4008_C4D8
    PHY_REG_RXDFE_AGC_CURR_ST_NC_COND                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 55, // 0x4008_C4DC
    PHY_REG_RXDFE_AGC_PREV_ST_IC_COND                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 56, // 0x4008_C4E0
    PHY_REG_RXDFE_AGC_CURR_ST_IC_COND                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 57, // 0x4008_C4E4
    PHY_REG_RXDFE_AGC_DISABLE_ST_COND                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 58, // 0x4008_C4E8
    PHY_REG_RXDFE_AGC_NIC_INPUT_MODE                                  = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 59, // 0x4008_C4EC
    PHY_REG_RXDFE_AGC_NIC_DAMP_INPUT_LOC                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 60, // 0x4008_C4F0
    PHY_REG_RXDFE_AGC_GV_DELAY                                        = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 61, // 0x4008_C4F4
    PHY_REG_RXDFE_AGC_NIC_SAT_INT                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 62, // 0x4008_C4F8
    PHY_REG_RXDFE_AGC_RX_MIN_GAIN                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 63, // 0x4008_C4FC
    PHY_REG_RXDFE_AGC_RX_IDLE_TIME_CNT_THR                            = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 64, // 0x4008_C500
    PHY_REG_RXDFE_AGC_GCAL_TRK1_UPD_THR                               = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 65, // 0x4008_C504
    PHY_REG_RXDFE_AGC_GCAL_TRK2_UPD_THR                               = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 66, // 0x4008_C508
    PHY_REG_RXDFE_AGC_GCAL_WAIT_EN                                    = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 67, // 0x4008_C50C
    PHY_REG_RXDFE_AGC_GCAL_WAIT1                                      = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 68, // 0x4008_C510
    PHY_REG_RXDFE_AGC_GCAL_WAIT2                                      = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 69, // 0x4008_C514
    PHY_REG_RXDFE_AGC_GCAL_WAIT3                                      = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 70, // 0x4008_C518
    PHY_REG_RXDFE_AGC_3RD_OPTION                                      = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 71, // 0x4008_C51C

    // PHY_REG_RXDFE_LPF (0x4008_C800)
    PHY_REG_RXDFE_LPF_IS1MCEN                                         = PHY_REG_RXDFE_LPF + PHY_REG_SIZE * 0, // 0x4008_C800
    PHY_REG_RXDFE_LPF_UPPLOW_SWAP                                     = PHY_REG_RXDFE_LPF + PHY_REG_SIZE * 1, // 0x4008_C804
    PHY_REG_RXDFE_LPF_LOWIF_EN                                        = PHY_REG_RXDFE_LPF + PHY_REG_SIZE * 2, // 0x4008_C808
    PHY_REG_RXDFE_LPF_LOWIF_POS                                       = PHY_REG_RXDFE_LPF + PHY_REG_SIZE * 3, // 0x4008_C80C

    // PHY_REG_RXDFE_SYNC_CFO (0x4008_CC00)
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD                               = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 0, // 0x4008_CC00
    //PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_1                             = PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD,
    //PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_1_SHIFT                       = 0,
    //PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_1_MASK                        = 0x0000003f,
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_2                             = PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD,
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_2_SHIFT                       = 8,
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_2_MASK                        = 0x00003f00,
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_3                             = PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD,
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_3_SHIFT                       = 16,
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_3_MASK                        = 0x003f0000,

    PHY_REG_RXDFE_SYNC_CFO_1M_STF                                     = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 1, // 0x4008_CC04
    PHY_REG_RXDFE_SYNC_CFO_1M_STF_TO_CNT                              = PHY_REG_RXDFE_SYNC_CFO_1M_STF,
    PHY_REG_RXDFE_SYNC_CFO_1M_STF_TO_CNT_SHIFT                        = 0,
    PHY_REG_RXDFE_SYNC_CFO_1M_STF_TO_CNT_MASK                         = 0x000001ff,
    PHY_REG_RXDFE_SYNC_CFO_1M_STF_CHK_CNT                             = PHY_REG_RXDFE_SYNC_CFO_1M_STF,
    PHY_REG_RXDFE_SYNC_CFO_1M_STF_CHK_CNT_SHIFT                       = 16,
    PHY_REG_RXDFE_SYNC_CFO_1M_STF_CHK_CNT_MASK                        = 0x01ff0000,

    PHY_REG_RXDFE_SYNC_CFO_1M_STF_WAIT                                = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 2, // 0x4008_CC08

    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 3, // 0x4008_CC0C
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_TO_CNT                            = PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_TO_CNT_SHIFT                      = 0,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_TO_CNT_MASK                       = 0x000000ff,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_CONFIRM_CNT                       = PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_CONFIRM_CNT_SHIFT                 = 8,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_CONFIRM_CNT_MASK                  = 0x0000ff00,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_2ND_WAIT                          = PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_2ND_WAIT_SHIFT                    = 16,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_2ND_WAIT_MASK                     = 0x00ff0000,

    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 4, // 0x4008_CC10
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_IDLE_CNT                          = PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_IDLE_CNT_SHIFT                    = 0,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_IDLE_CNT_MASK                     = 0x0000003f,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_DUR1                              = PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_DUR1_SHIFT                        = 8,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_DUR1_MASK                         = 0x00003f00,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_WAIT4                             = PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_WAIT4_SHIFT                       = 16,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_WAIT4_MASK                        = 0x003f0000,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_DUR2                              = PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_DUR2_SHIFT                        = 24,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_DUR2_MASK                         = 0x3f000000,

    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 5, // 0x4008_CC14
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2_DUR3                              = PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2_DUR3_SHIFT                        = 0,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2_DUR3_MASK                         = 0x0000003f,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2_WAIT3                             = PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2_WAIT3_SHIFT                       = 8,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2_WAIT3_MASK                        = 0x0000ff00,

    PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD                               = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 8, // 0x4008_CC20
    //PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD_1                             = PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD,
    //PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD_1_SHIFT                       = 0,
    //PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD_1_MASK                        = 0x0000003f,
    PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD_3                             = PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD,
    PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD_3_SHIFT                       = 8,
    PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD_3_MASK                        = 0x00003f00,

    PHY_REG_RXDFE_SYNC_CFO_2M_STF_WAIT                                = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 9, // 0x4008_CC24

    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 10, // 0x4008_CC28
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_TO_CNT                            = PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_TO_CNT_SHIFT                      = 0,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_TO_CNT_MASK                       = 0x000000ff,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_CONFIRM_CNT                       = PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_CONFIRM_CNT_SHIFT                 = 8,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_CONFIRM_CNT_MASK                  = 0x0000ff00,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_2ND_WAIT                          = PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_2ND_WAIT_SHIFT                    = 16,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_2ND_WAIT_MASK                     = 0x00ff0000,

    PHY_REG_RXDFE_SYNC_CFO_2M_CFO                                     = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 11, // 0x4008_CC2C
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_IDLE_CNT                            = PHY_REG_RXDFE_SYNC_CFO_2M_CFO,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_IDLE_CNT_SHIFT                      = 0,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_IDLE_CNT_MASK                       = 0x0000003f,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_DUR1                                = PHY_REG_RXDFE_SYNC_CFO_2M_CFO,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_DUR1_SHIFT                          = 8,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_DUR1_MASK                           = 0x00003f00,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_DUR2                                = PHY_REG_RXDFE_SYNC_CFO_2M_CFO,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_DUR2_SHIFT                          = 16,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_DUR2_MASK                           = 0x003f0000,

    PHY_REG_RXDFE_SYNC_CFO_CFOERR                                     = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 12, // 0x4008_CC30

    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 13, // 0x4008_CC34
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M_OP2                               = PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M_OP2_SHIFT                         = 0,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M_OP2_MASK                          = 0x000001ff,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M_OP4                               = PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M_OP4_SHIFT                         = 16,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M_OP4_MASK                          = 0x01ff0000,

    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 14, // 0x4008_CC38
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M_OP2                               = PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M_OP2_SHIFT                         = 0,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M_OP2_MASK                          = 0x000001ff,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M_OP4                               = PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M_OP4_SHIFT                         = 16,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M_OP4_MASK                          = 0x01ff0000,

    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 15, // 0x4008_CC3C
    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN_1M                                = PHY_REG_RXDFE_SYNC_CFO_XCORRMIN,
    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN_1M_SHIFT                          = 0,
    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN_1M_MASK                           = 0x0000ffff,
    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN_2M                                = PHY_REG_RXDFE_SYNC_CFO_XCORRMIN,
    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN_2M_SHIFT                          = 16,
    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN_2M_MASK                           = 0xffff0000,

    PHY_REG_RXDFE_SYNC_CFO_FSYNCD                                     = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 16, // 0x4008_CC40
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_1M_OP2                              = PHY_REG_RXDFE_SYNC_CFO_FSYNCD,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_1M_OP2_SHIFT                        = 0,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_1M_OP2_MASK                         = 0x0000001f,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_1M_OP4                              = PHY_REG_RXDFE_SYNC_CFO_FSYNCD,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_1M_OP4_SHIFT                        = 8,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_1M_OP4_MASK                         = 0x00001f00,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_2M_OP2                              = PHY_REG_RXDFE_SYNC_CFO_FSYNCD,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_2M_OP2_SHIFT                        = 16,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_2M_OP2_MASK                         = 0x001f0000,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_2M_OP4                              = PHY_REG_RXDFE_SYNC_CFO_FSYNCD,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_2M_OP4_SHIFT                        = 24,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_2M_OP4_MASK                         = 0x1f000000,

    // PHY_REG_RXDFE_TRK (0x4008_D000)
    PHY_REG_RXDFE_TRK_CONV_RATIO1                                     = PHY_REG_RXDFE_TRK + PHY_REG_SIZE * 0, // 0x4008_D000
    PHY_REG_RXDFE_TRK_CONV_RATIO2                                     = PHY_REG_RXDFE_TRK + PHY_REG_SIZE * 1, // 0x4008_D004
    PHY_REG_RXDFE_TRK_CONV_RATIO3                                     = PHY_REG_RXDFE_TRK + PHY_REG_SIZE * 2, // 0x4008_D008
    PHY_REG_RXDFE_TRK_CFO_RF_BIAS                                     = PHY_REG_RXDFE_TRK + PHY_REG_SIZE * 3, // 0x4008_D00C

    // PHY_REG_RXDFE_CS (0x4008_D400)
    PHY_REG_RXDFE_CS_CHK_DLY_EN                                       = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 0, // 0x4008_D400
    PHY_REG_RXDFE_CS_CHK_DLY_CNT                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 1, // 0x4008_D404
    PHY_REG_RXDFE_CS_ENABLE                                           = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 2, // 0x4008_D408

    PHY_REG_RXDFE_CS_SAT_THR                                          = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 3, // 0x4008_D40C
    PHY_REG_RXDFE_CS_SAT_DET_CNT                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 4, // 0x4008_D410
    PHY_REG_RXDFE_CS_SAT_WAIT_EN                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 5, // 0x4008_D414

    PHY_REG_RXDFE_CS_XCOR_OUT_SEL                                     = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 16, // 0x4008_D440
    PHY_REG_RXDFE_CS_XCOR_PWR_WGT                                     = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 17, // 0x4008_D444
    PHY_REG_RXDFE_CS_XCOR_PWR_THR1                                    = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 18, // 0x4008_D448
    PHY_REG_RXDFE_CS_XCOR_PWR_THR2                                    = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 19, // 0x4008_D44C
    PHY_REG_RXDFE_CS_RSSI_THR1                                        = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 20, // 0x4008_D450
    PHY_REG_RXDFE_CS_RSSI_THR2                                        = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 21, // 0x4008_D454
    PHY_REG_RXDFE_CS_XCOR_1M_SEL                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 22, // 0x4008_D458

    PHY_REG_RXDFE_CS_MID_CCA_EN                                       = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 32, // 0x4008_D480
    PHY_REG_RXDFE_CS_MID_CCA_TIME                                     = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 33, // 0x4008_D484
    PHY_REG_RXDFE_CS_MID_CCA_ACR_WGT                                  = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 34, // 0x4008_D488
    PHY_REG_RXDFE_CS_MID_CCA_PWR_AVG_THR                              = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 35, // 0x4008_D48C
    PHY_REG_RXDFE_CS_MID_CCA_DET_THR                                  = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 36, // 0x4008_D490

    // PHY_REG_RXDFE_SNREST (0x4008_D800)
    PHY_REG_RXDFE_SNREST_SYNC_SHIFT                                   = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 0, // 0x4008_D800

    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL                                 = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 1, // 0x4008_D804
    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL_VAL                             = PHY_REG_RXDFE_SNREST_NPWR0_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL_VAL_SHIFT                       = 0,
    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL_VAL_MASK                        = 0x03ffffff,
    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL_ON                              = PHY_REG_RXDFE_SNREST_NPWR0_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL_ON_SHIFT                        = 28,
    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL_ON_MASK                         = 0x10000000,

    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL                                 = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 2, // 0x4008_D808
    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL_VAL                             = PHY_REG_RXDFE_SNREST_NPWR1_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL_VAL_SHIFT                       = 0 ,
    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL_VAL_MASK                        = 0x03ffffff,
    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL_ON                              = PHY_REG_RXDFE_SNREST_NPWR1_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL_ON_SHIFT                        = 28,
    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL_ON_MASK                         = 0x10000000,

    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL                                 = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 3, // 0x4008_D80C
    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL_VAL                             = PHY_REG_RXDFE_SNREST_NPWR2_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL_VAL_SHIFT                       = 0,
    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL_VAL_MASK                        = 0x03ffffff,
    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL_ON                              = PHY_REG_RXDFE_SNREST_NPWR2_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL_ON_SHIFT                        = 28,
    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL_ON_MASK                         = 0x10000000,

    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL                                 = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 4, // 0x4008_D810
    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL_VAL                             = PHY_REG_RXDFE_SNREST_NPWR3_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL_VAL_SHIFT                       = 0,
    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL_VAL_MASK                        = 0x03ffffff,
    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL_ON                              = PHY_REG_RXDFE_SNREST_NPWR3_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL_ON_SHIFT                        = 28,
    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL_ON_MASK                         = 0x10000000,

    PHY_REG_RXDFE_SNREST_FD_NIC_START                                 = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 64, // 0x4008_D900
    PHY_REG_RXDFE_SNREST_FD_NIC_CNT                                   = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 65, // 0x4008_D904

    PHY_REG_RXDFE_SNREST_FD_NIC_MAX                                   = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 66, // 0x4008_D908
    PHY_REG_RXDFE_SNREST_FD_NIC_MAX_PWR                               = PHY_REG_RXDFE_SNREST_FD_NIC_MAX,
    PHY_REG_RXDFE_SNREST_FD_NIC_MAX_PWR_SHIFT                         = 0,
    PHY_REG_RXDFE_SNREST_FD_NIC_MAX_PWR_MASK                          = 0x001FFFFF,
    PHY_REG_RXDFE_SNREST_FD_NIC_MAX_ADDR                              = PHY_REG_RXDFE_SNREST_FD_NIC_MAX,
    PHY_REG_RXDFE_SNREST_FD_NIC_MAX_ADDR_SHIFT                        = 24,
    PHY_REG_RXDFE_SNREST_FD_NIC_MAX_ADDR_MASK                         = 0x7F000000,

    PHY_REG_RXDFE_SNREST_FD_NIC_MIN                                   = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 67, // 0x4008_D90C
    PHY_REG_RXDFE_SNREST_FD_NIC_MIN_PWR                               = PHY_REG_RXDFE_SNREST_FD_NIC_MIN,
    PHY_REG_RXDFE_SNREST_FD_NIC_MIN_PWR_SHIFT                         = 0,
    PHY_REG_RXDFE_SNREST_FD_NIC_MIN_PWR_MASK                          = 0x001FFFFF,
    PHY_REG_RXDFE_SNREST_FD_NIC_MIN_ADDR                              = PHY_REG_RXDFE_SNREST_FD_NIC_MIN,
    PHY_REG_RXDFE_SNREST_FD_NIC_MIN_ADDR_SHIFT                        = 24,
    PHY_REG_RXDFE_SNREST_FD_NIC_MIN_ADDR_MASK                         = 0x7F000000,

    PHY_REG_RXDFE_SNREST_FD_NIC_AVG                                   = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 68, // 0x4008_D910
    PHY_REG_RXDFE_SNREST_FD_NIC_VALID                                 = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 69, // 0x4008_D914
    PHY_REG_RXDFE_SNREST_FD_NIC_SATTHR                                = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 70, // 0x4008_D918
    PHY_REG_RXDFE_SNREST_FD_NIC_SATCNT                                = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 71, // 0x4008_D91C

    // PHY_REG_RXDFE_IQDC (0x4008_DC00)
    PHY_REG_RXDFE_IQDC_HPF_ON                                         = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 0, // 0x4008_DC00
    PHY_REG_RXDFE_IQDC_HPF_WHILE_AGC                                  = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 1, // 0x4008_DC04
    PHY_REG_RXDFE_IQDC_HPF_WGT0                                       = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 2, // 0x4008_DC08
    PHY_REG_RXDFE_IQDC_HPF_WGT1                                       = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 3, // 0x4008_DC0C
    PHY_REG_RXDFE_IQDC_HPF_WGT2                                       = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 4, // 0x4008_DC10
    PHY_REG_RXDFE_IQDC_HPF_DUR_WGT2                                   = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 5, // 0x4008_DC14

    PHY_REG_RXDFE_IQDC_LUT1                                           = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 6, // 0x4008_DC18
    PHY_REG_RXDFE_IQDC_LUT1_HIGHPWR_DET_THR                           = PHY_REG_RXDFE_IQDC_LUT1,
    PHY_REG_RXDFE_IQDC_LUT1_HIGHPWR_DET_THR_SHIFT                     = 0,
    PHY_REG_RXDFE_IQDC_LUT1_HIGHPWR_DET_THR_MASK                      = 0x000003ff,
    PHY_REG_RXDFE_IQDC_LUT1_AUTORUN_START                             = PHY_REG_RXDFE_IQDC_LUT1,
    PHY_REG_RXDFE_IQDC_LUT1_AUTORUN_START_SHIFT                       = 20,
    PHY_REG_RXDFE_IQDC_LUT1_AUTORUN_START_MASK                        = 0x00100000,
    PHY_REG_RXDFE_IQDC_LUT1_MANUAL_CFG                                = PHY_REG_RXDFE_IQDC_LUT1,
    PHY_REG_RXDFE_IQDC_LUT1_MANUAL_CFG_SHIFT                          = 24,
    PHY_REG_RXDFE_IQDC_LUT1_MANUAL_CFG_MASK                           = 0x01000000,
    PHY_REG_RXDFE_IQDC_LUT1_ENA                                       = PHY_REG_RXDFE_IQDC_LUT1,
    PHY_REG_RXDFE_IQDC_LUT1_ENA_SHIFT                                 = 28,
    PHY_REG_RXDFE_IQDC_LUT1_ENA_MASK                                  = 0x10000000,

    PHY_REG_RXDFE_IQDC_LUT2                                           = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 7, // 0x4008_DC1C
    PHY_REG_RXDFE_IQDC_LUT2_GAINSET_WAIT                              = PHY_REG_RXDFE_IQDC_LUT2,
    PHY_REG_RXDFE_IQDC_LUT2_GAINSET_WAIT_SHIFT                        = 0,
    PHY_REG_RXDFE_IQDC_LUT2_GAINSET_WAIT_MASK                         = 0x000000ff,
    PHY_REG_RXDFE_IQDC_LUT2_MSR_LEN                                   = PHY_REG_RXDFE_IQDC_LUT2,
    PHY_REG_RXDFE_IQDC_LUT2_MSR_LEN_SHIFT                             = 8,
    PHY_REG_RXDFE_IQDC_LUT2_MSR_LEN_MASK                              = 0x00000300,
    PHY_REG_RXDFE_IQDC_LUT2_MINGAIN                                   = PHY_REG_RXDFE_IQDC_LUT2,
    PHY_REG_RXDFE_IQDC_LUT2_MINGAIN_SHIFT                             = 16,
    PHY_REG_RXDFE_IQDC_LUT2_MINGAIN_MASK                              = 0x00ff0000,
    PHY_REG_RXDFE_IQDC_LUT2_MAXGAIN                                   = PHY_REG_RXDFE_IQDC_LUT2,
    PHY_REG_RXDFE_IQDC_LUT2_MAXGAIN_SHIFT                             = 24,
    PHY_REG_RXDFE_IQDC_LUT2_MAXGAIN_MASK                              = 0xff000000,

    PHY_REG_RXDFE_IQDC_LUT_WRITE                                      = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 8, // 0x4008_DC20
    PHY_REG_RXDFE_IQDC_LUT_WRITE_DATA                                 = PHY_REG_RXDFE_IQDC_LUT_WRITE,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_DATA_SHIFT                           = 0,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_DATA_MASK                            = 0x000fffff,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_ADDR                                 = PHY_REG_RXDFE_IQDC_LUT_WRITE,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_ADDR_SHIFT                           = 24,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_ADDR_MASK                            = 0x7f000000,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_ENABLE                               = PHY_REG_RXDFE_IQDC_LUT_WRITE,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_ENABLE_SHIFT                         = 31,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_ENABLE_MASK                          = 0x80000000,

    PHY_REG_RXDFE_IQDC_LUT_READ                                       = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 9, // 0x4008_DC24
    PHY_REG_RXDFE_IQDC_LUT_READ_ADDR                                  = PHY_REG_RXDFE_IQDC_LUT_READ,
    PHY_REG_RXDFE_IQDC_LUT_READ_ADDR_SHIFT                            = 24,
    PHY_REG_RXDFE_IQDC_LUT_READ_ADDR_MASK                             = 0x7f000000,
    PHY_REG_RXDFE_IQDC_LUT_READ_ENABLE                                = PHY_REG_RXDFE_IQDC_LUT_READ,
    PHY_REG_RXDFE_IQDC_LUT_READ_ENABLE_SHIFT                          = 31,
    PHY_REG_RXDFE_IQDC_LUT_READ_ENABLE_MASK                           = 0x80000000,

    PHY_REG_RXDFE_IQDC_LUT_READ_RES                                   = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 10, // 0x4008_DC28
    PHY_REG_RXDFE_IQDC_LUT_READ_RES_RESULT                            = PHY_REG_RXDFE_IQDC_LUT_READ_RES,
    PHY_REG_RXDFE_IQDC_LUT_READ_RES_RESULT_SHIFT                      = 0,
    PHY_REG_RXDFE_IQDC_LUT_READ_RES_RESULT_MASK                       = 0x000fffff,
    PHY_REG_RXDFE_IQDC_LUT_READ_RES_ADDR                              = PHY_REG_RXDFE_IQDC_LUT_READ_RES,
    PHY_REG_RXDFE_IQDC_LUT_READ_RES_ADDR_SHIFT                        = 24,
    PHY_REG_RXDFE_IQDC_LUT_READ_RES_ADDR_MASK                         = 0x7f000000,

    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES                                   = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 11, // 0x4008_DC2C
    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES_AUTO_GEN_DONE                     = PHY_REG_RXDFE_IQDC_LUT_AUTO_RES,
    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES_AUTO_GEN_DONE_SHIFT               = 0,
    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES_AUTO_GEN_DONE_MASK                = 0x00000001,
    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES_HIGH_PWR_DET                      = PHY_REG_RXDFE_IQDC_LUT_AUTO_RES,
    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES_HIGH_PWR_DET_SHIFT                = 1,
    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES_HIGH_PWR_DET_MASK                 = 0x00000002,

    PHY_REG_RXDFE_IQDC_IQCAL_PARA0                                    = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 12, // 0x4008_DC30
    PHY_REG_RXDFE_IQDC_IQCAL_PARA1                                    = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 13, // 0x4008_DC34
    PHY_REG_RXDFE_IQDC_IQCAL_SELF_VAL                                 = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 14, // 0x4008_DC38
    PHY_REG_RXDFE_IQDC_IQCAL_SELF_PARAM_GAIN                          = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 15, // 0x4008_DC3C
    PHY_REG_RXDFE_IQDC_IQCAL_SELF_PARAM_PHASE                         = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 16, // 0x4008_DC40

    //=====================================================
    //    PHY_REG_RFCTRL (0x4008_E000)
    //=====================================================
    //PHY_REG_RFCTRL_RF_SEL                                             = PHY_REG_RFCTRL + PHY_REG_SIZE * 0, // 0x4008_E000
    PHY_REG_RFCTRL_MANUAL_TXEN                                        = PHY_REG_RFCTRL + PHY_REG_SIZE * 1, // 0x4008_E004

    PHY_REG_RFCTRL_SPI_CONFIG                                         = PHY_REG_RFCTRL + PHY_REG_SIZE * 2, // 0x4008_E008
    PHY_REG_RFCTRL_SPI_CONFIG_SCLK_RATE                               = PHY_REG_RFCTRL_SPI_CONFIG,
    PHY_REG_RFCTRL_SPI_CONFIG_SCLK_RATE_SHIFT                         = 0,
    PHY_REG_RFCTRL_SPI_CONFIG_SCLK_RATE_MASK                          = 0x00000007,
    PHY_REG_RFCTRL_SPI_CONFIG_TX_LEN                                  = PHY_REG_RFCTRL_SPI_CONFIG,
    PHY_REG_RFCTRL_SPI_CONFIG_TX_LEN_SHIFT                            = 3,
    PHY_REG_RFCTRL_SPI_CONFIG_TX_LEN_MASK                             = 0x000000f8,
    PHY_REG_RFCTRL_SPI_CONFIG_RF_MODE                                 = PHY_REG_RFCTRL_SPI_CONFIG,
    PHY_REG_RFCTRL_SPI_CONFIG_RF_MODE_SHIFT                           = 8,
    PHY_REG_RFCTRL_SPI_CONFIG_RF_MODE_MASK                            = 0x00000300,
    PHY_REG_RFCTRL_SPI_CONFIG_MANAUL_MODE_ON                          = PHY_REG_RFCTRL_SPI_CONFIG,
    PHY_REG_RFCTRL_SPI_CONFIG_MANAUL_MODE_ON_SHIFT                    = 10,
    PHY_REG_RFCTRL_SPI_CONFIG_MANAUL_MODE_ON_MASK                     = 0x00000400,
    PHY_REG_RFCTRL_SPI_CONFIG_SYNC_RST                                = PHY_REG_RFCTRL_SPI_CONFIG,
    PHY_REG_RFCTRL_SPI_CONFIG_SYNC_RST_SHIFT                          = 31,
    PHY_REG_RFCTRL_SPI_CONFIG_SYNC_RST_MASK                           = 0x80000000,

    PHY_REG_RFCTRL_SPI_HW_SELF_MODE                                   = PHY_REG_RFCTRL + PHY_REG_SIZE * 3, // 0x4008_E00C
    PHY_REG_RFCTRL_SPI_WAIT                                           = PHY_REG_RFCTRL + PHY_REG_SIZE * 4, // 0x4008_E010
    PHY_REG_RFCTRL_RF_CENTER_FREQ                                     = PHY_REG_RFCTRL + PHY_REG_SIZE * 5, // 0x4008_E014
    PHY_REG_RFCTRL_RD_HW_SELF_CONFIG_DONE                             = PHY_REG_RFCTRL + PHY_REG_SIZE * 6, // 0x4008_E018
    PHY_REG_RFCTRL_SPI_SW_TX_DATA                                     = PHY_REG_RFCTRL + PHY_REG_SIZE * 7, // 0x4008_E01C

    PHY_REG_RFCTRL_RD_SPI_CONFIG                                      = PHY_REG_RFCTRL + PHY_REG_SIZE * 9, // 0x4008_E024
    PHY_REG_RFCTRL_RD_SPI_WR_DATA                                     = PHY_REG_RFCTRL + PHY_REG_SIZE * 10, // 0x4008_E028
    PHY_REG_RFCTRL_RD_SPI_RD_DATA                                     = PHY_REG_RFCTRL + PHY_REG_SIZE * 11, // 0x4008_E02C

    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 12, // 0x4008_E030
    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS_ACC_ERR                       = PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS,
    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS_ACC_ERR_SHIFT                 = 0,
    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS_ACC_ERR_MASK                  = 0x00000001,
    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS_ACC_DONE                      = PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS,
    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS_ACC_DONE_SHIFT                = 1,
    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS_ACC_DONE_MASK                 = 0x00000002,

    PHY_REG_RFCTRL_RF_CTL_CONFIG                                      = PHY_REG_RFCTRL + PHY_REG_SIZE * 13, // 0x4008_E034
    PHY_REG_RFCTRL_RF_CTL_CONFIG_TXEN                                 = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_TXEN_SHIFT                           = 0,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_TXEN_MASK                            = 0x00000001,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_RXEN_B                               = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_RXEN_B_SHIFT                         = 1,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_RXEN_B_MASK                          = 0x00000002,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_PAEN                                 = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_PAEN_SHIFT                           = 2,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_PAEN_MASK                            = 0x00000004,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_ANT_SEL                              = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_ANT_SEL_SHIFT                        = 3,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_ANT_SEL_MASK                         = 0x00000008,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_ANT_SEL_B                            = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_ANT_SEL_B_SHIFT                      = 4,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_ANT_SEL_B_MASK                       = 0x00000010,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_SHDN                                 = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_SHDN_SHIFT                           = 5,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_SHDN_MASK                            = 0x00000020,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_MANUAL_MODE_ON                       = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_MANUAL_MODE_ON_SHIFT                 = 6,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_MANUAL_MODE_ON_MASK                  = 0x00000040,

    PHY_REG_RFCTRL_TXEN_DELAY                                         = PHY_REG_RFCTRL + PHY_REG_SIZE * 14, // 0x4008_E038
    PHY_REG_RFCTRL_PAON_DELAY                                         = PHY_REG_RFCTRL + PHY_REG_SIZE * 15, // 0x4008_E03C
    PHY_REG_RFCTRL_SHDN                                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 16, // 0x4008_E040
    PHY_REG_RFCTRL_STANDBY                                            = PHY_REG_RFCTRL + PHY_REG_SIZE * 17, // 0x4008_E044
    PHY_REG_RFCTRL_TXGAIN_VAL                                         = PHY_REG_RFCTRL + PHY_REG_SIZE * 18, // 0x4008_E048
    PHY_REG_RFCTRL_RFGAIN_LOAD_OPTION                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 19, // 0x4008_E04C

    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN                                   = PHY_REG_RFCTRL + PHY_REG_SIZE * 20, // 0x4008_E050
    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN_DAC                               = PHY_REG_RFCTRL_ADDAC_OFFSET_BIN,
    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN_DAC_SHIFT                         = 0,
    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN_DAC_MASK                          = 0x00000001,
    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN_ADC                               = PHY_REG_RFCTRL_ADDAC_OFFSET_BIN,
    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN_ADC_SHIFT                         = 1,
    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN_ADC_MASK                          = 0x00000002,

    PHY_REG_RFCTRL_ADDAC_IQ_SWAP                                      = PHY_REG_RFCTRL + PHY_REG_SIZE * 21, // 0x4008_E054
    PHY_REG_RFCTRL_ADDAC_IQ_SWAP_DAC                                  = PHY_REG_RFCTRL_ADDAC_IQ_SWAP,
    PHY_REG_RFCTRL_ADDAC_IQ_SWAP_DAC_SHIFT                            = 0,
    PHY_REG_RFCTRL_ADDAC_IQ_SWAP_DAC_MASK                             = 0x00000001,
    PHY_REG_RFCTRL_ADDAC_IQ_SWAP_ADC                                  = PHY_REG_RFCTRL_ADDAC_IQ_SWAP,
    PHY_REG_RFCTRL_ADDAC_IQ_SWAP_ADC_SHIFT                            = 1,
    PHY_REG_RFCTRL_ADDAC_IQ_SWAP_ADC_MASK                             = 0x00000002,

    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL                                  = PHY_REG_RFCTRL + PHY_REG_SIZE * 22, // 0x4008_E058
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_RF_GAIN                          = PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_RF_GAIN_SHIFT                    = 0,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_RF_GAIN_MASK                     = 0x000003ff,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_LOAD0_VALID                      = PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_LOAD0_VALID_SHIFT                = 12,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_LOAD0_VALID_MASK                 = 0x00001000,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_LOAD1_VALID                      = PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_LOAD1_VALID_SHIFT                = 13,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_LOAD1_VALID_MASK                 = 0x00002000,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_MANUAL_MODE_ON                   = PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_MANUAL_MODE_ON_SHIFT             = 16,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_MANUAL_MODE_ON_MASK              = 0x00010000,

    PHY_REG_RFCTRL_AFE_CTL_MODE                                       = PHY_REG_RFCTRL + PHY_REG_SIZE * 23, // 0x4008_E05C
    PHY_REG_RFCTRL_LOIQCAL_MODE                                       = PHY_REG_RFCTRL + PHY_REG_SIZE * 24, // 0x4008_E060
    PHY_REG_RFCTRL_LOIQCAL_TONE_FREQ                                  = PHY_REG_RFCTRL + PHY_REG_SIZE * 25, // 0x4008_E064
    PHY_REG_RFCTRL_LOIQCAL_EN                                         = PHY_REG_RFCTRL + PHY_REG_SIZE * 26, // 0x4008_E068
    PHY_REG_RFCTRL_LOIQCAL_LOOPBACK_DLY                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 27, // 0x4008_E06C
    PHY_REG_RFCTRL_LOIQCAL_LEN                                        = PHY_REG_RFCTRL + PHY_REG_SIZE * 28, // 0x4008_E070
    PHY_REG_RFCTRL_LOIQCAL_STG_TEST                                   = PHY_REG_RFCTRL + PHY_REG_SIZE * 29, // 0x4008_E074
    PHY_REG_RFCTRL_LOIQCAL_ERR                                        = PHY_REG_RFCTRL + PHY_REG_SIZE * 30, // 0x4008_E078
    PHY_REG_RFCTRL_LOIQCAL_VAL                                        = PHY_REG_RFCTRL + PHY_REG_SIZE * 31, // 0x4008_E07C
    PHY_REG_RFCTRL_LOIQCAL_OUT_I                                      = PHY_REG_RFCTRL + PHY_REG_SIZE * 32, // 0x4008_E080
    PHY_REG_RFCTRL_LOIQCAL_OUT_Q                                      = PHY_REG_RFCTRL + PHY_REG_SIZE * 33, // 0x4008_E084
    PHY_REG_RFCTRL_LOIQCAL_TXIQ_PARA0                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 34, // 0x4008_E088
    PHY_REG_RFCTRL_LOIQCAL_TXIQ_PARA1                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 35, // 0x4008_E08C
    PHY_REG_RFCTRL_LOIQCAL_TXLO_PARA_I                                = PHY_REG_RFCTRL + PHY_REG_SIZE * 36, // 0x4008_E090
    PHY_REG_RFCTRL_LOIQCAL_TXLO_PARA_Q                                = PHY_REG_RFCTRL + PHY_REG_SIZE * 37, // 0x4008_E094
    PHY_REG_RFCTRL_LOIQCAL_RXIQ_PARA0                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 38, // 0x4008_E098
    PHY_REG_RFCTRL_LOIQCAL_RXIQ_PARA1                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 39, // 0x4008_E09C
    PHY_REG_RFCTRL_LOIQCAL_TXLOIQ_PMSR_IQSEL                          = PHY_REG_RFCTRL + PHY_REG_SIZE * 40, // 0x4008_E0A0
    PHY_REG_RFCTRL_LOIQCAL_SELF_LEN_EST                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 41, // 0x4008_E0A4
    PHY_REG_RFCTRL_LOIQCAL_SELF_LEN_CAL                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 42, // 0x4008_E0A8
    PHY_REG_RFCTRL_LOIQCAL_SELF_STEP_GAIN                             = PHY_REG_RFCTRL + PHY_REG_SIZE * 43, // 0x4008_E0AC
    PHY_REG_RFCTRL_LOIQCAL_SELF_STEP_PHASE                            = PHY_REG_RFCTRL + PHY_REG_SIZE * 44, // 0x4008_E0B0
    PHY_REG_RFCTRL_LOIQCAL_SELF_VAL                                   = PHY_REG_RFCTRL + PHY_REG_SIZE * 45, // 0x4008_E0B4
    PHY_REG_RFCTRL_LOIQCAL_SELF_PARAM_GAIN                            = PHY_REG_RFCTRL + PHY_REG_SIZE * 46, // 0x4008_E0B8
    PHY_REG_RFCTRL_LOIQCAL_SELF_PARAM_PHASE                           = PHY_REG_RFCTRL + PHY_REG_SIZE * 47, // 0x4008_E0BC
    PHY_REG_RFCTRL_LOIQCAL_TXCAL_TEST                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 48, // 0x4008_E0C0
    PHY_REG_RFCTRL_LOIQCAL_RXCAL_TEST                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 49, // 0x4008_E0C4
    PHY_REG_RFCTRL_LOIQCAL_TXIQ_MIS_0                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 50, // 0x4008_E0C8
    PHY_REG_RFCTRL_LOIQCAL_TXIQ_MIS_1                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 51, // 0x4008_E0CC
    PHY_REG_RFCTRL_LOIQCAL_TXLO_MIS_I                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 52, // 0x4008_E0D0
    PHY_REG_RFCTRL_LOIQCAL_TXLO_MIS_Q                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 53, // 0x4008_E0D4
    PHY_REG_RFCTRL_LOIQCAL_RXIQ_MIS_0                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 54, // 0x4008_E0D8
    PHY_REG_RFCTRL_LOIQCAL_RXIQ_MIS_1                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 55, // 0x4008_E0DC
    PHY_REG_RFCTRL_LOIQCAL_TX_DGAIN                                   = PHY_REG_RFCTRL + PHY_REG_SIZE * 56, // 0x4008_E0E0
    PHY_REG_RFCTRL_RXGAIN_LOAD_DELAY                                  = PHY_REG_RFCTRL + PHY_REG_SIZE * 57, // 0x4008_E0E4
    PHY_REG_RFCTRL_TXGAIN_LOAD_DELAY                                  = PHY_REG_RFCTRL + PHY_REG_SIZE * 58, // 0x4008_E0E8
    PHY_REG_RFCTRL_TXGAIN_MEM_TYPE                                    = PHY_REG_RFCTRL + PHY_REG_SIZE * 59, // 0x4008_E0EC
    PHY_REG_RFCTRL_TXGAIN_LUT_WR_ENABLE                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 60, // 0x4008_E0F0
    PHY_REG_RFCTRL_TXGAIN_LUT_WR_ADDR                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 61, // 0x4008_E0F4
    PHY_REG_RFCTRL_TXGAIN_LUT_WR_DATA                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 62, // 0x4008_E0F8
    PHY_REG_RFCTRL_TXGAIN_LUT_WR_VGA                                  = PHY_REG_RFCTRL + PHY_REG_SIZE * 63, // 0x4008_E0FC
    PHY_REG_RFCTRL_TXGAIN_LUT_WR_MIXER                                = PHY_REG_RFCTRL + PHY_REG_SIZE * 64, // 0x4008_E100
    PHY_REG_RFCTRL_TXGAIN_LUT_WR_PA_DR                                = PHY_REG_RFCTRL + PHY_REG_SIZE * 65, // 0x4008_E104
    PHY_REG_RFCTRL_HW_SPI_MEM_TYPE                                    = PHY_REG_RFCTRL + PHY_REG_SIZE * 66, // 0x4008_E108
    PHY_REG_RFCTRL_HW_SPI_LUT_WR_ENABLE                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 67, // 0x4008_E10C
    PHY_REG_RFCTRL_HW_SPI_LUT_WR_ADDR                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 68, // 0x4008_E110
    PHY_REG_RFCTRL_HW_SPI_LUT_WR_DATA                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 69, // 0x4008_E114
    PHY_REG_RFCTRL_PRF_REG_NUM                                        = PHY_REG_RFCTRL + PHY_REG_SIZE * 70, // 0x4008_E118
    PHY_REG_RFCTRL_PRF_CTL_TOGGLE                                     = PHY_REG_RFCTRL + PHY_REG_SIZE * 71, // 0x4008_E11C
    PHY_REG_RFCTRL_RF_CTL_LOW                                         = PHY_REG_RFCTRL + PHY_REG_SIZE * 72, // 0x4008_E120
    PHY_REG_RFCTRL_RF_EXT_LNA_LOAD_DELAY                              = PHY_REG_RFCTRL + PHY_REG_SIZE * 73, // 0x4008_E124
    PHY_REG_RFCTRL_RF_RXEN_DELAY                                      = PHY_REG_RFCTRL + PHY_REG_SIZE * 74, // 0x4008_E128
    PHY_REG_RFCTRL_RF_ANTSEL_DELAY                                    = PHY_REG_RFCTRL + PHY_REG_SIZE * 75, // 0x4008_E12C
    PHY_REG_RFCTRL_RF_TXEN_SEL                                        = PHY_REG_RFCTRL + PHY_REG_SIZE * 76, // 0x4008_E130
    PHY_REG_RFCTRL_RF_TXPWR_SEL                                       = PHY_REG_RFCTRL + PHY_REG_SIZE * 77, // 0x4008_E134
    PHY_REG_RFCTRL_RF_LOIQCAL_TXIQ_PARA_SEL                           = PHY_REG_RFCTRL + PHY_REG_SIZE * 78, // 0x4008_E138
    
    // [FIXME] to be modified
    ///========================================================
    ///
    ///     Host Interface Register definitions
    ///
    ///========================================================
    //=====================================================
    //      Host Interface Control Register
    //=====================================================
    HIF_REG_BASE_START      =  0x40000000,
    HIF_REG_SIZE            =  4,


    HIF_REG_CTRL = HIF_REG_BASE_START + HIF_REG_SIZE * 0,
    
    HIF_REG_CTRL_RX_DESC_INI = HIF_REG_CTRL,
    HIF_REG_CTRL_RX_DESC_INI_SHIFT = 30,
    HIF_REG_CTRL_RX_DESC_INI_MASK = 0x40000000,
    
    HIF_REG_CTRL_TX_DESC_INI = HIF_REG_CTRL,
    HIF_REG_CTRL_TX_DESC_INI_SHIFT = 31,
    HIF_REG_CTRL_TX_DESC_INI_MASK = 0x80000000,
    
    HIF_REG_RX_CTRL = HIF_REG_BASE_START + HIF_REG_SIZE * 1,
    
    HIF_REG_RX_CTRL_VAL = HIF_REG_RX_CTRL,
    HIF_REG_RX_CTRL_VAL_SHIFT = 1,
    HIF_REG_RX_CTRL_VAL_MASK = 0xfffffffe,
    
    HIF_REG_RX_CTRL_RX_REQ = HIF_REG_RX_CTRL,
    HIF_REG_RX_CTRL_RX_REQ_SHIFT = 0,
    HIF_REG_RX_CTRL_RX_REQ_MASK = 0x00000001,
    
    HIF_REG_TX_CTRL = HIF_REG_BASE_START + HIF_REG_SIZE * 2,
    
    HIF_REG_TX_CTRL_VAL = HIF_REG_TX_CTRL,
    HIF_REG_TX_CTRL_VAL_SHIFT = 1,
    HIF_REG_TX_CTRL_VAL_MASK = 0xfffffffe,
    
    HIF_REG_TX_CTRL_TX_REQ = HIF_REG_TX_CTRL,
    HIF_REG_TX_CTRL_TX_REQ_SHIFT = 0,
    HIF_REG_TX_CTRL_TX_REQ_MASK = 0x00000001,
    
    HIF_REG_BASE_ADDR = HIF_REG_BASE_START + HIF_REG_SIZE * 3,
    
    HIF_REG_BASE_ADDR_VAL = HIF_REG_BASE_ADDR,
    HIF_REG_BASE_ADDR_VAL_SHIFT = 0,
    HIF_REG_BASE_ADDR_VAL_MASK = 0xffffffff,
    
    
    //=====================================================
    //      Host Interface RX Register
    //=====================================================
    HIF_REG_RX_DESC_0 = HIF_REG_BASE_START + HIF_REG_SIZE * 30,
    
    HIF_REG_RX_DESC_0_ADDR_OFFSET = HIF_REG_RX_DESC_0,
    HIF_REG_RX_DESC_0_ADDR_OFFSET_SHIFT = 0,
    HIF_REG_RX_DESC_0_ADDR_OFFSET_MASK = 0x00007fff,
    
    HIF_REG_RX_DESC_0_LENGTH = HIF_REG_RX_DESC_0,
    HIF_REG_RX_DESC_0_LENGTH_SHIFT = 15,
    HIF_REG_RX_DESC_0_LENGTH_MASK = 0x03ff8000,
    
    HIF_REG_RX_DESC_0_FRAGMENT = HIF_REG_RX_DESC_0,
    HIF_REG_RX_DESC_0_FRAGMENT_SHIFT = 29,
    HIF_REG_RX_DESC_0_FRAGMENT_MASK = 0x60000000,
    
    HIF_REG_RX_DESC_0_OWNER = HIF_REG_RX_DESC_0,
    HIF_REG_RX_DESC_0_OWNER_SHIFT = 31,
    HIF_REG_RX_DESC_0_OWNER_MASK = 0x80000000,
    
    HIF_REG_RX_DESC_1 = HIF_REG_BASE_START + HIF_REG_SIZE * 31,
    HIF_REG_RX_DESC_2 = HIF_REG_BASE_START + HIF_REG_SIZE * 32,
    HIF_REG_RX_DESC_3 = HIF_REG_BASE_START + HIF_REG_SIZE * 33,
    HIF_REG_RX_DESC_4 = HIF_REG_BASE_START + HIF_REG_SIZE * 34,
    HIF_REG_RX_DESC_5 = HIF_REG_BASE_START + HIF_REG_SIZE * 35,
    HIF_REG_RX_DESC_6 = HIF_REG_BASE_START + HIF_REG_SIZE * 36,
    HIF_REG_RX_DESC_7 = HIF_REG_BASE_START + HIF_REG_SIZE * 37,
    HIF_REG_RX_DESC_8 = HIF_REG_BASE_START + HIF_REG_SIZE * 38,
    HIF_REG_RX_DESC_9 = HIF_REG_BASE_START + HIF_REG_SIZE * 39,
    HIF_REG_RX_DESC_10 = HIF_REG_BASE_START + HIF_REG_SIZE * 40,
    HIF_REG_RX_DESC_11 = HIF_REG_BASE_START + HIF_REG_SIZE * 41,
    HIF_REG_RX_DESC_12 = HIF_REG_BASE_START + HIF_REG_SIZE * 42,
    HIF_REG_RX_DESC_13 = HIF_REG_BASE_START + HIF_REG_SIZE * 43,
    HIF_REG_RX_DESC_14 = HIF_REG_BASE_START + HIF_REG_SIZE * 44,
    HIF_REG_RX_DESC_15 = HIF_REG_BASE_START + HIF_REG_SIZE * 45,
    
    
    //=====================================================
    //      Host Interface TX Register
    //=====================================================
    HIF_REG_TX_DESC_0 = HIF_REG_BASE_START + HIF_REG_SIZE * 50,
    
    HIF_REG_TX_DESC_0_ADDR_OFFSET = HIF_REG_TX_DESC_0,
    HIF_REG_TX_DESC_0_ADDR_OFFSET_SHIFT = 0,
    HIF_REG_TX_DESC_0_ADDR_OFFSET_MASK = 0x00007fff,
    
    HIF_REG_TX_DESC_0_LENGTH = HIF_REG_TX_DESC_0,
    HIF_REG_TX_DESC_0_LENGTH_SHIFT = 15,
    HIF_REG_TX_DESC_0_LENGTH_MASK = 0x03ff8000,
    
    HIF_REG_TX_DESC_0_FRAGMENT = HIF_REG_TX_DESC_0,
    HIF_REG_TX_DESC_0_FRAGMENT_SHIFT = 29,
    HIF_REG_TX_DESC_0_FRAGMENT_MASK = 0x60000000,
    
    HIF_REG_TX_DESC_0_OWNER = HIF_REG_TX_DESC_0,
    HIF_REG_TX_DESC_0_OWNER_SHIFT = 31,
    HIF_REG_TX_DESC_0_OWNER_MASK = 0x80000000,
    
    HIF_REG_TX_DESC_1 = HIF_REG_BASE_START + HIF_REG_SIZE * 51,
    HIF_REG_TX_DESC_2 = HIF_REG_BASE_START + HIF_REG_SIZE * 52,
    HIF_REG_TX_DESC_3 = HIF_REG_BASE_START + HIF_REG_SIZE * 53,
    HIF_REG_TX_DESC_4 = HIF_REG_BASE_START + HIF_REG_SIZE * 54,
    HIF_REG_TX_DESC_5 = HIF_REG_BASE_START + HIF_REG_SIZE * 55,
    HIF_REG_TX_DESC_6 = HIF_REG_BASE_START + HIF_REG_SIZE * 56,
    HIF_REG_TX_DESC_7 = HIF_REG_BASE_START + HIF_REG_SIZE * 57,
    HIF_REG_TX_DESC_8 = HIF_REG_BASE_START + HIF_REG_SIZE * 58,
    HIF_REG_TX_DESC_9 = HIF_REG_BASE_START + HIF_REG_SIZE * 59,
    HIF_REG_TX_DESC_10 = HIF_REG_BASE_START + HIF_REG_SIZE * 60,
    HIF_REG_TX_DESC_11 = HIF_REG_BASE_START + HIF_REG_SIZE * 61,
    HIF_REG_TX_DESC_12 = HIF_REG_BASE_START + HIF_REG_SIZE * 62,
    HIF_REG_TX_DESC_13 = HIF_REG_BASE_START + HIF_REG_SIZE * 63,
    HIF_REG_TX_DESC_14 = HIF_REG_BASE_START + HIF_REG_SIZE * 64,
    HIF_REG_TX_DESC_15 = HIF_REG_BASE_START + HIF_REG_SIZE * 65,
    
    //=====================================================
    //      Read only Region
    //=====================================================
    
    
};

#endif
