-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    pool1_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pool1_output_ce0 : OUT STD_LOGIC;
    pool1_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pool1_output_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pool1_output_ce1 : OUT STD_LOGIC;
    pool1_output_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    pool1_output_address2 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pool1_output_ce2 : OUT STD_LOGIC;
    pool1_output_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    pool1_output_address3 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pool1_output_ce3 : OUT STD_LOGIC;
    pool1_output_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
    pool1_output_address4 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pool1_output_ce4 : OUT STD_LOGIC;
    pool1_output_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
    pool1_output_address5 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pool1_output_ce5 : OUT STD_LOGIC;
    pool1_output_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
    pool1_output_address6 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pool1_output_ce6 : OUT STD_LOGIC;
    pool1_output_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
    pool1_output_address7 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pool1_output_ce7 : OUT STD_LOGIC;
    pool1_output_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
    pool1_output_address8 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pool1_output_ce8 : OUT STD_LOGIC;
    pool1_output_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv2_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv2_output_ce0 : OUT STD_LOGIC;
    conv2_output_we0 : OUT STD_LOGIC;
    conv2_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1472_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1472_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1472_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1472_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1472_p_ce : OUT STD_LOGIC;
    grp_fu_1476_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1476_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1476_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1476_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1476_p_ce : OUT STD_LOGIC;
    grp_fu_1480_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1480_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1480_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1480_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1480_p_ce : OUT STD_LOGIC;
    grp_fu_1484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1484_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1484_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1484_p_ce : OUT STD_LOGIC;
    grp_fu_1488_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1488_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1488_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1488_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1488_p_ce : OUT STD_LOGIC;
    grp_fu_1492_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1492_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1492_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1492_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1492_p_ce : OUT STD_LOGIC;
    grp_fu_1496_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1496_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1496_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1496_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1496_p_ce : OUT STD_LOGIC;
    grp_fu_1500_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1500_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1500_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1500_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1500_p_ce : OUT STD_LOGIC;
    grp_fu_1504_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1504_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1504_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1504_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1504_p_ce : OUT STD_LOGIC;
    grp_fu_1508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1508_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1508_p_ce : OUT STD_LOGIC;
    grp_fu_1512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1512_p_ce : OUT STD_LOGIC;
    grp_fu_1516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1516_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1516_p_ce : OUT STD_LOGIC;
    grp_fu_1520_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1520_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1520_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1520_p_ce : OUT STD_LOGIC;
    grp_fu_1524_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1524_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1524_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1524_p_ce : OUT STD_LOGIC;
    grp_fu_1528_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1528_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1528_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1528_p_ce : OUT STD_LOGIC;
    grp_fu_1532_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1532_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1532_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1532_p_ce : OUT STD_LOGIC;
    grp_fu_1536_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1536_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1536_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1536_p_ce : OUT STD_LOGIC;
    grp_fu_1540_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1540_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1540_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1540_p_ce : OUT STD_LOGIC;
    grp_fu_1544_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1544_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1544_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1544_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1544_p_ce : OUT STD_LOGIC );
end;


architecture behav of DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln41_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal conv2_kernel_0_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv2_kernel_0_0_ce0 : STD_LOGIC;
    signal conv2_kernel_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_kernel_0_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv2_kernel_0_1_ce0 : STD_LOGIC;
    signal conv2_kernel_0_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_kernel_0_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv2_kernel_0_2_ce0 : STD_LOGIC;
    signal conv2_kernel_0_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_kernel_1_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv2_kernel_1_0_ce0 : STD_LOGIC;
    signal conv2_kernel_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_kernel_1_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv2_kernel_1_1_ce0 : STD_LOGIC;
    signal conv2_kernel_1_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_kernel_1_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv2_kernel_1_2_ce0 : STD_LOGIC;
    signal conv2_kernel_1_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_kernel_2_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv2_kernel_2_0_ce0 : STD_LOGIC;
    signal conv2_kernel_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_kernel_2_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv2_kernel_2_1_ce0 : STD_LOGIC;
    signal conv2_kernel_2_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_kernel_2_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv2_kernel_2_2_ce0 : STD_LOGIC;
    signal conv2_kernel_2_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln50_1_fu_723_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter8_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter9_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter12_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter13_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter14_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter15_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter16_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter17_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter18_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter19_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter20_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter21_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter22_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter23_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter24_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter25_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter26_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter27_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter28_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter29_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln50_1_reg_1010_pp0_iter30_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_i_reg_1135 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_0_1_reg_1140 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_0_1_reg_1140_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_0_1_reg_1140_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_0_1_reg_1140_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_0_2_reg_1145 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_0_2_reg_1145_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_0_2_reg_1145_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_0_2_reg_1145_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_0_2_reg_1145_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_0_2_reg_1145_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_0_2_reg_1145_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_reg_1150 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_reg_1150_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_reg_1150_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_reg_1150_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_reg_1150_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_reg_1150_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_reg_1150_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_reg_1150_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_reg_1150_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_reg_1150_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_1_reg_1155 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_1_reg_1155_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_1_reg_1155_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_1_reg_1155_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_1_reg_1155_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_1_reg_1155_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_1_reg_1155_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_1_reg_1155_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_1_reg_1155_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_1_reg_1155_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_1_reg_1155_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_1_reg_1155_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_1_reg_1155_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_1_2_reg_1160_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_reg_1165_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_1_reg_1170_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_2_2_reg_1175_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_reg_1180 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_0_1_reg_1185 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_0_2_reg_1190 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_1_reg_1195 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_1_1_reg_1200 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_1_2_reg_1205 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_2_reg_1210 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_2_1_reg_1215 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_2_2_reg_1220 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_2_2_reg_1220_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln41_fu_547_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln47_1_fu_692_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_2_fu_705_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_3_fu_718_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_4_fu_743_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_5_fu_756_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_6_fu_769_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_7_fu_788_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_8_fu_801_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_9_fu_814_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_1_fu_858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_90 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln47_fu_729_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_fu_94 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln42_1_fu_598_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten38_fu_98 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_indvar_flatten38_load : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln42_4_fu_825_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal k_fu_102 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_k_load : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln41_1_fu_517_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten69_fu_106 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_indvar_flatten69_load : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln41_1_fu_479_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln42_fu_503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln41_fu_497_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln41_fu_531_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_1_fu_535_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln41_3_fu_539_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln43_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln41_fu_560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_fu_509_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln41_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dup30_fu_578_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln50_fu_525_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln50_fu_606_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln50_fu_610_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_62_fu_630_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_mid134_fu_624_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln41_4_fu_636_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_63_fu_658_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_mid136_fu_652_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln41_5_fu_664_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln42_fu_590_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_684_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln42_2_fu_644_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_697_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln42_3_fu_672_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_710_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_53_cast_fu_616_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln47_fu_680_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_fu_735_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_748_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_761_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln47_fu_774_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_780_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_793_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_806_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln42_fu_819_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal bitcast_ln7_fu_862_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_865_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln7_fu_875_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln7_1_fu_885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln7_fu_879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln7_fu_891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln7_fu_897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component DNN_fadd_32ns_32ns_32_3_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    conv2_kernel_0_0_U : component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_kernel_0_0_address0,
        ce0 => conv2_kernel_0_0_ce0,
        q0 => conv2_kernel_0_0_q0);

    conv2_kernel_0_1_U : component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_kernel_0_1_address0,
        ce0 => conv2_kernel_0_1_ce0,
        q0 => conv2_kernel_0_1_q0);

    conv2_kernel_0_2_U : component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_kernel_0_2_address0,
        ce0 => conv2_kernel_0_2_ce0,
        q0 => conv2_kernel_0_2_q0);

    conv2_kernel_1_0_U : component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_kernel_1_0_address0,
        ce0 => conv2_kernel_1_0_ce0,
        q0 => conv2_kernel_1_0_q0);

    conv2_kernel_1_1_U : component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_kernel_1_1_address0,
        ce0 => conv2_kernel_1_1_ce0,
        q0 => conv2_kernel_1_1_q0);

    conv2_kernel_1_2_U : component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_kernel_1_2_address0,
        ce0 => conv2_kernel_1_2_ce0,
        q0 => conv2_kernel_1_2_q0);

    conv2_kernel_2_0_U : component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_kernel_2_0_address0,
        ce0 => conv2_kernel_2_0_ce0,
        q0 => conv2_kernel_2_0_q0);

    conv2_kernel_2_1_U : component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_kernel_2_1_address0,
        ce0 => conv2_kernel_2_1_ce0,
        q0 => conv2_kernel_2_1_q0);

    conv2_kernel_2_2_U : component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_kernel_2_2_address0,
        ce0 => conv2_kernel_2_2_ce0,
        q0 => conv2_kernel_2_2_q0);

    flow_control_loop_pipe_sequential_init_U : component DNN_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter30_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln41_fu_473_p2 = ap_const_lv1_0))) then 
                    i_fu_94 <= select_ln42_1_fu_598_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_94 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten38_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln41_fu_473_p2 = ap_const_lv1_0))) then 
                    indvar_flatten38_fu_98 <= select_ln42_4_fu_825_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten38_fu_98 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten69_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln41_fu_473_p2 = ap_const_lv1_0))) then 
                    indvar_flatten69_fu_106 <= add_ln41_1_fu_479_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten69_fu_106 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln41_fu_473_p2 = ap_const_lv1_0))) then 
                    j_fu_90 <= add_ln47_fu_729_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_90 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;

    k_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln41_fu_473_p2 = ap_const_lv1_0))) then 
                    k_fu_102 <= select_ln41_1_fu_517_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_102 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln41_fu_473_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln50_1_reg_1010 <= add_ln50_1_fu_723_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln50_1_reg_1010_pp0_iter10_reg <= add_ln50_1_reg_1010_pp0_iter9_reg;
                add_ln50_1_reg_1010_pp0_iter11_reg <= add_ln50_1_reg_1010_pp0_iter10_reg;
                add_ln50_1_reg_1010_pp0_iter12_reg <= add_ln50_1_reg_1010_pp0_iter11_reg;
                add_ln50_1_reg_1010_pp0_iter13_reg <= add_ln50_1_reg_1010_pp0_iter12_reg;
                add_ln50_1_reg_1010_pp0_iter14_reg <= add_ln50_1_reg_1010_pp0_iter13_reg;
                add_ln50_1_reg_1010_pp0_iter15_reg <= add_ln50_1_reg_1010_pp0_iter14_reg;
                add_ln50_1_reg_1010_pp0_iter16_reg <= add_ln50_1_reg_1010_pp0_iter15_reg;
                add_ln50_1_reg_1010_pp0_iter17_reg <= add_ln50_1_reg_1010_pp0_iter16_reg;
                add_ln50_1_reg_1010_pp0_iter18_reg <= add_ln50_1_reg_1010_pp0_iter17_reg;
                add_ln50_1_reg_1010_pp0_iter19_reg <= add_ln50_1_reg_1010_pp0_iter18_reg;
                add_ln50_1_reg_1010_pp0_iter20_reg <= add_ln50_1_reg_1010_pp0_iter19_reg;
                add_ln50_1_reg_1010_pp0_iter21_reg <= add_ln50_1_reg_1010_pp0_iter20_reg;
                add_ln50_1_reg_1010_pp0_iter22_reg <= add_ln50_1_reg_1010_pp0_iter21_reg;
                add_ln50_1_reg_1010_pp0_iter23_reg <= add_ln50_1_reg_1010_pp0_iter22_reg;
                add_ln50_1_reg_1010_pp0_iter24_reg <= add_ln50_1_reg_1010_pp0_iter23_reg;
                add_ln50_1_reg_1010_pp0_iter25_reg <= add_ln50_1_reg_1010_pp0_iter24_reg;
                add_ln50_1_reg_1010_pp0_iter26_reg <= add_ln50_1_reg_1010_pp0_iter25_reg;
                add_ln50_1_reg_1010_pp0_iter27_reg <= add_ln50_1_reg_1010_pp0_iter26_reg;
                add_ln50_1_reg_1010_pp0_iter28_reg <= add_ln50_1_reg_1010_pp0_iter27_reg;
                add_ln50_1_reg_1010_pp0_iter29_reg <= add_ln50_1_reg_1010_pp0_iter28_reg;
                add_ln50_1_reg_1010_pp0_iter2_reg <= add_ln50_1_reg_1010_pp0_iter1_reg;
                add_ln50_1_reg_1010_pp0_iter30_reg <= add_ln50_1_reg_1010_pp0_iter29_reg;
                add_ln50_1_reg_1010_pp0_iter3_reg <= add_ln50_1_reg_1010_pp0_iter2_reg;
                add_ln50_1_reg_1010_pp0_iter4_reg <= add_ln50_1_reg_1010_pp0_iter3_reg;
                add_ln50_1_reg_1010_pp0_iter5_reg <= add_ln50_1_reg_1010_pp0_iter4_reg;
                add_ln50_1_reg_1010_pp0_iter6_reg <= add_ln50_1_reg_1010_pp0_iter5_reg;
                add_ln50_1_reg_1010_pp0_iter7_reg <= add_ln50_1_reg_1010_pp0_iter6_reg;
                add_ln50_1_reg_1010_pp0_iter8_reg <= add_ln50_1_reg_1010_pp0_iter7_reg;
                add_ln50_1_reg_1010_pp0_iter9_reg <= add_ln50_1_reg_1010_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                mul_i_0_1_reg_1140 <= grp_fu_1512_p_dout0;
                mul_i_0_1_reg_1140_pp0_iter3_reg <= mul_i_0_1_reg_1140;
                mul_i_0_1_reg_1140_pp0_iter4_reg <= mul_i_0_1_reg_1140_pp0_iter3_reg;
                mul_i_0_1_reg_1140_pp0_iter5_reg <= mul_i_0_1_reg_1140_pp0_iter4_reg;
                mul_i_0_2_reg_1145 <= grp_fu_1516_p_dout0;
                mul_i_0_2_reg_1145_pp0_iter3_reg <= mul_i_0_2_reg_1145;
                mul_i_0_2_reg_1145_pp0_iter4_reg <= mul_i_0_2_reg_1145_pp0_iter3_reg;
                mul_i_0_2_reg_1145_pp0_iter5_reg <= mul_i_0_2_reg_1145_pp0_iter4_reg;
                mul_i_0_2_reg_1145_pp0_iter6_reg <= mul_i_0_2_reg_1145_pp0_iter5_reg;
                mul_i_0_2_reg_1145_pp0_iter7_reg <= mul_i_0_2_reg_1145_pp0_iter6_reg;
                mul_i_0_2_reg_1145_pp0_iter8_reg <= mul_i_0_2_reg_1145_pp0_iter7_reg;
                mul_i_1_1_reg_1155 <= grp_fu_1524_p_dout0;
                mul_i_1_1_reg_1155_pp0_iter10_reg <= mul_i_1_1_reg_1155_pp0_iter9_reg;
                mul_i_1_1_reg_1155_pp0_iter11_reg <= mul_i_1_1_reg_1155_pp0_iter10_reg;
                mul_i_1_1_reg_1155_pp0_iter12_reg <= mul_i_1_1_reg_1155_pp0_iter11_reg;
                mul_i_1_1_reg_1155_pp0_iter13_reg <= mul_i_1_1_reg_1155_pp0_iter12_reg;
                mul_i_1_1_reg_1155_pp0_iter14_reg <= mul_i_1_1_reg_1155_pp0_iter13_reg;
                mul_i_1_1_reg_1155_pp0_iter3_reg <= mul_i_1_1_reg_1155;
                mul_i_1_1_reg_1155_pp0_iter4_reg <= mul_i_1_1_reg_1155_pp0_iter3_reg;
                mul_i_1_1_reg_1155_pp0_iter5_reg <= mul_i_1_1_reg_1155_pp0_iter4_reg;
                mul_i_1_1_reg_1155_pp0_iter6_reg <= mul_i_1_1_reg_1155_pp0_iter5_reg;
                mul_i_1_1_reg_1155_pp0_iter7_reg <= mul_i_1_1_reg_1155_pp0_iter6_reg;
                mul_i_1_1_reg_1155_pp0_iter8_reg <= mul_i_1_1_reg_1155_pp0_iter7_reg;
                mul_i_1_1_reg_1155_pp0_iter9_reg <= mul_i_1_1_reg_1155_pp0_iter8_reg;
                mul_i_1_2_reg_1160 <= grp_fu_1528_p_dout0;
                mul_i_1_2_reg_1160_pp0_iter10_reg <= mul_i_1_2_reg_1160_pp0_iter9_reg;
                mul_i_1_2_reg_1160_pp0_iter11_reg <= mul_i_1_2_reg_1160_pp0_iter10_reg;
                mul_i_1_2_reg_1160_pp0_iter12_reg <= mul_i_1_2_reg_1160_pp0_iter11_reg;
                mul_i_1_2_reg_1160_pp0_iter13_reg <= mul_i_1_2_reg_1160_pp0_iter12_reg;
                mul_i_1_2_reg_1160_pp0_iter14_reg <= mul_i_1_2_reg_1160_pp0_iter13_reg;
                mul_i_1_2_reg_1160_pp0_iter15_reg <= mul_i_1_2_reg_1160_pp0_iter14_reg;
                mul_i_1_2_reg_1160_pp0_iter16_reg <= mul_i_1_2_reg_1160_pp0_iter15_reg;
                mul_i_1_2_reg_1160_pp0_iter17_reg <= mul_i_1_2_reg_1160_pp0_iter16_reg;
                mul_i_1_2_reg_1160_pp0_iter3_reg <= mul_i_1_2_reg_1160;
                mul_i_1_2_reg_1160_pp0_iter4_reg <= mul_i_1_2_reg_1160_pp0_iter3_reg;
                mul_i_1_2_reg_1160_pp0_iter5_reg <= mul_i_1_2_reg_1160_pp0_iter4_reg;
                mul_i_1_2_reg_1160_pp0_iter6_reg <= mul_i_1_2_reg_1160_pp0_iter5_reg;
                mul_i_1_2_reg_1160_pp0_iter7_reg <= mul_i_1_2_reg_1160_pp0_iter6_reg;
                mul_i_1_2_reg_1160_pp0_iter8_reg <= mul_i_1_2_reg_1160_pp0_iter7_reg;
                mul_i_1_2_reg_1160_pp0_iter9_reg <= mul_i_1_2_reg_1160_pp0_iter8_reg;
                mul_i_1_reg_1150 <= grp_fu_1520_p_dout0;
                mul_i_1_reg_1150_pp0_iter10_reg <= mul_i_1_reg_1150_pp0_iter9_reg;
                mul_i_1_reg_1150_pp0_iter11_reg <= mul_i_1_reg_1150_pp0_iter10_reg;
                mul_i_1_reg_1150_pp0_iter3_reg <= mul_i_1_reg_1150;
                mul_i_1_reg_1150_pp0_iter4_reg <= mul_i_1_reg_1150_pp0_iter3_reg;
                mul_i_1_reg_1150_pp0_iter5_reg <= mul_i_1_reg_1150_pp0_iter4_reg;
                mul_i_1_reg_1150_pp0_iter6_reg <= mul_i_1_reg_1150_pp0_iter5_reg;
                mul_i_1_reg_1150_pp0_iter7_reg <= mul_i_1_reg_1150_pp0_iter6_reg;
                mul_i_1_reg_1150_pp0_iter8_reg <= mul_i_1_reg_1150_pp0_iter7_reg;
                mul_i_1_reg_1150_pp0_iter9_reg <= mul_i_1_reg_1150_pp0_iter8_reg;
                mul_i_2_1_reg_1170 <= grp_fu_1536_p_dout0;
                mul_i_2_1_reg_1170_pp0_iter10_reg <= mul_i_2_1_reg_1170_pp0_iter9_reg;
                mul_i_2_1_reg_1170_pp0_iter11_reg <= mul_i_2_1_reg_1170_pp0_iter10_reg;
                mul_i_2_1_reg_1170_pp0_iter12_reg <= mul_i_2_1_reg_1170_pp0_iter11_reg;
                mul_i_2_1_reg_1170_pp0_iter13_reg <= mul_i_2_1_reg_1170_pp0_iter12_reg;
                mul_i_2_1_reg_1170_pp0_iter14_reg <= mul_i_2_1_reg_1170_pp0_iter13_reg;
                mul_i_2_1_reg_1170_pp0_iter15_reg <= mul_i_2_1_reg_1170_pp0_iter14_reg;
                mul_i_2_1_reg_1170_pp0_iter16_reg <= mul_i_2_1_reg_1170_pp0_iter15_reg;
                mul_i_2_1_reg_1170_pp0_iter17_reg <= mul_i_2_1_reg_1170_pp0_iter16_reg;
                mul_i_2_1_reg_1170_pp0_iter18_reg <= mul_i_2_1_reg_1170_pp0_iter17_reg;
                mul_i_2_1_reg_1170_pp0_iter19_reg <= mul_i_2_1_reg_1170_pp0_iter18_reg;
                mul_i_2_1_reg_1170_pp0_iter20_reg <= mul_i_2_1_reg_1170_pp0_iter19_reg;
                mul_i_2_1_reg_1170_pp0_iter21_reg <= mul_i_2_1_reg_1170_pp0_iter20_reg;
                mul_i_2_1_reg_1170_pp0_iter22_reg <= mul_i_2_1_reg_1170_pp0_iter21_reg;
                mul_i_2_1_reg_1170_pp0_iter23_reg <= mul_i_2_1_reg_1170_pp0_iter22_reg;
                mul_i_2_1_reg_1170_pp0_iter3_reg <= mul_i_2_1_reg_1170;
                mul_i_2_1_reg_1170_pp0_iter4_reg <= mul_i_2_1_reg_1170_pp0_iter3_reg;
                mul_i_2_1_reg_1170_pp0_iter5_reg <= mul_i_2_1_reg_1170_pp0_iter4_reg;
                mul_i_2_1_reg_1170_pp0_iter6_reg <= mul_i_2_1_reg_1170_pp0_iter5_reg;
                mul_i_2_1_reg_1170_pp0_iter7_reg <= mul_i_2_1_reg_1170_pp0_iter6_reg;
                mul_i_2_1_reg_1170_pp0_iter8_reg <= mul_i_2_1_reg_1170_pp0_iter7_reg;
                mul_i_2_1_reg_1170_pp0_iter9_reg <= mul_i_2_1_reg_1170_pp0_iter8_reg;
                mul_i_2_2_reg_1175 <= grp_fu_1540_p_dout0;
                mul_i_2_2_reg_1175_pp0_iter10_reg <= mul_i_2_2_reg_1175_pp0_iter9_reg;
                mul_i_2_2_reg_1175_pp0_iter11_reg <= mul_i_2_2_reg_1175_pp0_iter10_reg;
                mul_i_2_2_reg_1175_pp0_iter12_reg <= mul_i_2_2_reg_1175_pp0_iter11_reg;
                mul_i_2_2_reg_1175_pp0_iter13_reg <= mul_i_2_2_reg_1175_pp0_iter12_reg;
                mul_i_2_2_reg_1175_pp0_iter14_reg <= mul_i_2_2_reg_1175_pp0_iter13_reg;
                mul_i_2_2_reg_1175_pp0_iter15_reg <= mul_i_2_2_reg_1175_pp0_iter14_reg;
                mul_i_2_2_reg_1175_pp0_iter16_reg <= mul_i_2_2_reg_1175_pp0_iter15_reg;
                mul_i_2_2_reg_1175_pp0_iter17_reg <= mul_i_2_2_reg_1175_pp0_iter16_reg;
                mul_i_2_2_reg_1175_pp0_iter18_reg <= mul_i_2_2_reg_1175_pp0_iter17_reg;
                mul_i_2_2_reg_1175_pp0_iter19_reg <= mul_i_2_2_reg_1175_pp0_iter18_reg;
                mul_i_2_2_reg_1175_pp0_iter20_reg <= mul_i_2_2_reg_1175_pp0_iter19_reg;
                mul_i_2_2_reg_1175_pp0_iter21_reg <= mul_i_2_2_reg_1175_pp0_iter20_reg;
                mul_i_2_2_reg_1175_pp0_iter22_reg <= mul_i_2_2_reg_1175_pp0_iter21_reg;
                mul_i_2_2_reg_1175_pp0_iter23_reg <= mul_i_2_2_reg_1175_pp0_iter22_reg;
                mul_i_2_2_reg_1175_pp0_iter24_reg <= mul_i_2_2_reg_1175_pp0_iter23_reg;
                mul_i_2_2_reg_1175_pp0_iter25_reg <= mul_i_2_2_reg_1175_pp0_iter24_reg;
                mul_i_2_2_reg_1175_pp0_iter26_reg <= mul_i_2_2_reg_1175_pp0_iter25_reg;
                mul_i_2_2_reg_1175_pp0_iter3_reg <= mul_i_2_2_reg_1175;
                mul_i_2_2_reg_1175_pp0_iter4_reg <= mul_i_2_2_reg_1175_pp0_iter3_reg;
                mul_i_2_2_reg_1175_pp0_iter5_reg <= mul_i_2_2_reg_1175_pp0_iter4_reg;
                mul_i_2_2_reg_1175_pp0_iter6_reg <= mul_i_2_2_reg_1175_pp0_iter5_reg;
                mul_i_2_2_reg_1175_pp0_iter7_reg <= mul_i_2_2_reg_1175_pp0_iter6_reg;
                mul_i_2_2_reg_1175_pp0_iter8_reg <= mul_i_2_2_reg_1175_pp0_iter7_reg;
                mul_i_2_2_reg_1175_pp0_iter9_reg <= mul_i_2_2_reg_1175_pp0_iter8_reg;
                mul_i_2_reg_1165 <= grp_fu_1532_p_dout0;
                mul_i_2_reg_1165_pp0_iter10_reg <= mul_i_2_reg_1165_pp0_iter9_reg;
                mul_i_2_reg_1165_pp0_iter11_reg <= mul_i_2_reg_1165_pp0_iter10_reg;
                mul_i_2_reg_1165_pp0_iter12_reg <= mul_i_2_reg_1165_pp0_iter11_reg;
                mul_i_2_reg_1165_pp0_iter13_reg <= mul_i_2_reg_1165_pp0_iter12_reg;
                mul_i_2_reg_1165_pp0_iter14_reg <= mul_i_2_reg_1165_pp0_iter13_reg;
                mul_i_2_reg_1165_pp0_iter15_reg <= mul_i_2_reg_1165_pp0_iter14_reg;
                mul_i_2_reg_1165_pp0_iter16_reg <= mul_i_2_reg_1165_pp0_iter15_reg;
                mul_i_2_reg_1165_pp0_iter17_reg <= mul_i_2_reg_1165_pp0_iter16_reg;
                mul_i_2_reg_1165_pp0_iter18_reg <= mul_i_2_reg_1165_pp0_iter17_reg;
                mul_i_2_reg_1165_pp0_iter19_reg <= mul_i_2_reg_1165_pp0_iter18_reg;
                mul_i_2_reg_1165_pp0_iter20_reg <= mul_i_2_reg_1165_pp0_iter19_reg;
                mul_i_2_reg_1165_pp0_iter3_reg <= mul_i_2_reg_1165;
                mul_i_2_reg_1165_pp0_iter4_reg <= mul_i_2_reg_1165_pp0_iter3_reg;
                mul_i_2_reg_1165_pp0_iter5_reg <= mul_i_2_reg_1165_pp0_iter4_reg;
                mul_i_2_reg_1165_pp0_iter6_reg <= mul_i_2_reg_1165_pp0_iter5_reg;
                mul_i_2_reg_1165_pp0_iter7_reg <= mul_i_2_reg_1165_pp0_iter6_reg;
                mul_i_2_reg_1165_pp0_iter8_reg <= mul_i_2_reg_1165_pp0_iter7_reg;
                mul_i_2_reg_1165_pp0_iter9_reg <= mul_i_2_reg_1165_pp0_iter8_reg;
                mul_i_reg_1135 <= grp_fu_1508_p_dout0;
                sum_6_0_1_reg_1185 <= grp_fu_1476_p_dout0;
                sum_6_0_2_reg_1190 <= grp_fu_1480_p_dout0;
                sum_6_1_1_reg_1200 <= grp_fu_1488_p_dout0;
                sum_6_1_2_reg_1205 <= grp_fu_1492_p_dout0;
                sum_6_1_reg_1195 <= grp_fu_1484_p_dout0;
                sum_6_2_1_reg_1215 <= grp_fu_1500_p_dout0;
                sum_6_2_2_reg_1220 <= grp_fu_1504_p_dout0;
                sum_6_2_2_reg_1220_pp0_iter30_reg <= sum_6_2_2_reg_1220;
                sum_6_2_reg_1210 <= grp_fu_1496_p_dout0;
                sum_6_reg_1180 <= grp_fu_1472_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln50_1_reg_1010_pp0_iter1_reg <= add_ln50_1_reg_1010;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln41_1_fu_479_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten69_load) + unsigned(ap_const_lv7_1));
    add_ln41_fu_497_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_k_load) + unsigned(ap_const_lv5_1));
    add_ln42_fu_819_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten38_load) + unsigned(ap_const_lv4_1));
    add_ln47_fu_729_p2 <= std_logic_vector(unsigned(select_ln42_fu_590_p3) + unsigned(ap_const_lv2_1));
    add_ln50_1_fu_723_p2 <= std_logic_vector(unsigned(tmp_53_cast_fu_616_p3) + unsigned(zext_ln47_fu_680_p1));
    add_ln50_fu_610_p2 <= std_logic_vector(unsigned(shl_ln50_fu_525_p2) + unsigned(zext_ln50_fu_606_p1));
    and_ln41_fu_572_p2 <= (xor_ln41_fu_560_p2 and icmp_ln43_fu_566_p2);
    and_ln7_fu_897_p2 <= (or_ln7_fu_891_p2 and grp_fu_1544_p_dout0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln41_fu_473_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln41_fu_473_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter30_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter30_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_94)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv2_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_94;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten38_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten38_fu_98)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten38_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_indvar_flatten38_load <= indvar_flatten38_fu_98;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten69_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten69_fu_106)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten69_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_indvar_flatten69_load <= indvar_flatten69_fu_106;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_90, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv2_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_90;
        end if; 
    end process;


    ap_sig_allocacmp_k_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, k_fu_102)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_k_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_k_load <= k_fu_102;
        end if; 
    end process;

    bitcast_ln7_fu_862_p1 <= sum_6_2_2_reg_1220_pp0_iter30_reg;
    conv2_kernel_0_0_address0 <= zext_ln41_fu_547_p1(4 - 1 downto 0);

    conv2_kernel_0_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv2_kernel_0_0_ce0 <= ap_const_logic_1;
        else 
            conv2_kernel_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv2_kernel_0_1_address0 <= zext_ln41_fu_547_p1(4 - 1 downto 0);

    conv2_kernel_0_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv2_kernel_0_1_ce0 <= ap_const_logic_1;
        else 
            conv2_kernel_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv2_kernel_0_2_address0 <= zext_ln41_fu_547_p1(4 - 1 downto 0);

    conv2_kernel_0_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv2_kernel_0_2_ce0 <= ap_const_logic_1;
        else 
            conv2_kernel_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv2_kernel_1_0_address0 <= zext_ln41_fu_547_p1(4 - 1 downto 0);

    conv2_kernel_1_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv2_kernel_1_0_ce0 <= ap_const_logic_1;
        else 
            conv2_kernel_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv2_kernel_1_1_address0 <= zext_ln41_fu_547_p1(4 - 1 downto 0);

    conv2_kernel_1_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv2_kernel_1_1_ce0 <= ap_const_logic_1;
        else 
            conv2_kernel_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv2_kernel_1_2_address0 <= zext_ln41_fu_547_p1(4 - 1 downto 0);

    conv2_kernel_1_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv2_kernel_1_2_ce0 <= ap_const_logic_1;
        else 
            conv2_kernel_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv2_kernel_2_0_address0 <= zext_ln41_fu_547_p1(4 - 1 downto 0);

    conv2_kernel_2_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv2_kernel_2_0_ce0 <= ap_const_logic_1;
        else 
            conv2_kernel_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv2_kernel_2_1_address0 <= zext_ln41_fu_547_p1(4 - 1 downto 0);

    conv2_kernel_2_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv2_kernel_2_1_ce0 <= ap_const_logic_1;
        else 
            conv2_kernel_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv2_kernel_2_2_address0 <= zext_ln41_fu_547_p1(4 - 1 downto 0);

    conv2_kernel_2_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv2_kernel_2_2_ce0 <= ap_const_logic_1;
        else 
            conv2_kernel_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv2_output_address0 <= zext_ln50_1_fu_858_p1(6 - 1 downto 0);

    conv2_output_ce0_assign_proc : process(ap_enable_reg_pp0_iter31, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter31 = ap_const_logic_1))) then 
            conv2_output_ce0 <= ap_const_logic_1;
        else 
            conv2_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv2_output_d0 <= 
        ap_const_lv32_0 when (and_ln7_fu_897_p2(0) = '1') else 
        sum_6_2_2_reg_1220_pp0_iter30_reg;

    conv2_output_we0_assign_proc : process(ap_enable_reg_pp0_iter31, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter31 = ap_const_logic_1))) then 
            conv2_output_we0 <= ap_const_logic_1;
        else 
            conv2_output_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_62_fu_630_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv2_1));
    empty_63_fu_658_p2 <= (ap_sig_allocacmp_i_load xor ap_const_lv2_2);
    grp_fu_1472_p_ce <= ap_const_logic_1;
    grp_fu_1472_p_din0 <= mul_i_reg_1135;
    grp_fu_1472_p_din1 <= ap_const_lv32_0;
    grp_fu_1472_p_opcode <= ap_const_lv2_0;
    grp_fu_1476_p_ce <= ap_const_logic_1;
    grp_fu_1476_p_din0 <= sum_6_reg_1180;
    grp_fu_1476_p_din1 <= mul_i_0_1_reg_1140_pp0_iter5_reg;
    grp_fu_1476_p_opcode <= ap_const_lv2_0;
    grp_fu_1480_p_ce <= ap_const_logic_1;
    grp_fu_1480_p_din0 <= sum_6_0_1_reg_1185;
    grp_fu_1480_p_din1 <= mul_i_0_2_reg_1145_pp0_iter8_reg;
    grp_fu_1480_p_opcode <= ap_const_lv2_0;
    grp_fu_1484_p_ce <= ap_const_logic_1;
    grp_fu_1484_p_din0 <= sum_6_0_2_reg_1190;
    grp_fu_1484_p_din1 <= mul_i_1_reg_1150_pp0_iter11_reg;
    grp_fu_1484_p_opcode <= ap_const_lv2_0;
    grp_fu_1488_p_ce <= ap_const_logic_1;
    grp_fu_1488_p_din0 <= sum_6_1_reg_1195;
    grp_fu_1488_p_din1 <= mul_i_1_1_reg_1155_pp0_iter14_reg;
    grp_fu_1488_p_opcode <= ap_const_lv2_0;
    grp_fu_1492_p_ce <= ap_const_logic_1;
    grp_fu_1492_p_din0 <= sum_6_1_1_reg_1200;
    grp_fu_1492_p_din1 <= mul_i_1_2_reg_1160_pp0_iter17_reg;
    grp_fu_1492_p_opcode <= ap_const_lv2_0;
    grp_fu_1496_p_ce <= ap_const_logic_1;
    grp_fu_1496_p_din0 <= sum_6_1_2_reg_1205;
    grp_fu_1496_p_din1 <= mul_i_2_reg_1165_pp0_iter20_reg;
    grp_fu_1496_p_opcode <= ap_const_lv2_0;
    grp_fu_1500_p_ce <= ap_const_logic_1;
    grp_fu_1500_p_din0 <= sum_6_2_reg_1210;
    grp_fu_1500_p_din1 <= mul_i_2_1_reg_1170_pp0_iter23_reg;
    grp_fu_1500_p_opcode <= ap_const_lv2_0;
    grp_fu_1504_p_ce <= ap_const_logic_1;
    grp_fu_1504_p_din0 <= sum_6_2_1_reg_1215;
    grp_fu_1504_p_din1 <= mul_i_2_2_reg_1175_pp0_iter26_reg;
    grp_fu_1504_p_opcode <= ap_const_lv2_0;
    grp_fu_1508_p_ce <= ap_const_logic_1;
    grp_fu_1508_p_din0 <= pool1_output_q8;
    grp_fu_1508_p_din1 <= conv2_kernel_0_0_q0;
    grp_fu_1512_p_ce <= ap_const_logic_1;
    grp_fu_1512_p_din0 <= pool1_output_q7;
    grp_fu_1512_p_din1 <= conv2_kernel_0_1_q0;
    grp_fu_1516_p_ce <= ap_const_logic_1;
    grp_fu_1516_p_din0 <= pool1_output_q6;
    grp_fu_1516_p_din1 <= conv2_kernel_0_2_q0;
    grp_fu_1520_p_ce <= ap_const_logic_1;
    grp_fu_1520_p_din0 <= pool1_output_q5;
    grp_fu_1520_p_din1 <= conv2_kernel_1_0_q0;
    grp_fu_1524_p_ce <= ap_const_logic_1;
    grp_fu_1524_p_din0 <= pool1_output_q4;
    grp_fu_1524_p_din1 <= conv2_kernel_1_1_q0;
    grp_fu_1528_p_ce <= ap_const_logic_1;
    grp_fu_1528_p_din0 <= pool1_output_q3;
    grp_fu_1528_p_din1 <= conv2_kernel_1_2_q0;
    grp_fu_1532_p_ce <= ap_const_logic_1;
    grp_fu_1532_p_din0 <= pool1_output_q2;
    grp_fu_1532_p_din1 <= conv2_kernel_2_0_q0;
    grp_fu_1536_p_ce <= ap_const_logic_1;
    grp_fu_1536_p_din0 <= pool1_output_q1;
    grp_fu_1536_p_din1 <= conv2_kernel_2_1_q0;
    grp_fu_1540_p_ce <= ap_const_logic_1;
    grp_fu_1540_p_din0 <= pool1_output_q0;
    grp_fu_1540_p_din1 <= conv2_kernel_2_2_q0;
    grp_fu_1544_p_ce <= ap_const_logic_1;
    grp_fu_1544_p_din0 <= sum_6_2_2_reg_1220;
    grp_fu_1544_p_din1 <= ap_const_lv32_0;
    grp_fu_1544_p_opcode <= ap_const_lv5_4;
    icmp_ln41_fu_473_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten69_load = ap_const_lv7_40) else "0";
    icmp_ln42_fu_503_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten38_load = ap_const_lv4_4) else "0";
    icmp_ln43_fu_566_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv2_2) else "0";
    icmp_ln7_1_fu_885_p2 <= "1" when (trunc_ln7_fu_875_p1 = ap_const_lv23_0) else "0";
    icmp_ln7_fu_879_p2 <= "0" when (tmp_11_fu_865_p4 = ap_const_lv8_FF) else "1";
    or_ln42_fu_584_p2 <= (icmp_ln42_fu_503_p2 or and_ln41_fu_572_p2);
    or_ln7_fu_891_p2 <= (icmp_ln7_fu_879_p2 or icmp_ln7_1_fu_885_p2);
    p_dup30_fu_578_p2 <= std_logic_vector(unsigned(select_ln41_fu_509_p3) + unsigned(ap_const_lv2_1));
    p_mid134_fu_624_p2 <= (select_ln41_fu_509_p3 xor ap_const_lv2_2);
    p_mid136_fu_652_p2 <= std_logic_vector(unsigned(select_ln41_fu_509_p3) + unsigned(ap_const_lv2_3));
    pool1_output_address0 <= zext_ln47_9_fu_814_p1(4 - 1 downto 0);
    pool1_output_address1 <= zext_ln47_6_fu_769_p1(4 - 1 downto 0);
    pool1_output_address2 <= zext_ln47_3_fu_718_p1(4 - 1 downto 0);
    pool1_output_address3 <= zext_ln47_8_fu_801_p1(4 - 1 downto 0);
    pool1_output_address4 <= zext_ln47_5_fu_756_p1(4 - 1 downto 0);
    pool1_output_address5 <= zext_ln47_2_fu_705_p1(4 - 1 downto 0);
    pool1_output_address6 <= zext_ln47_7_fu_788_p1(4 - 1 downto 0);
    pool1_output_address7 <= zext_ln47_4_fu_743_p1(4 - 1 downto 0);
    pool1_output_address8 <= zext_ln47_1_fu_692_p1(4 - 1 downto 0);

    pool1_output_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pool1_output_ce0 <= ap_const_logic_1;
        else 
            pool1_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pool1_output_ce1 <= ap_const_logic_1;
        else 
            pool1_output_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pool1_output_ce2 <= ap_const_logic_1;
        else 
            pool1_output_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pool1_output_ce3 <= ap_const_logic_1;
        else 
            pool1_output_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pool1_output_ce4 <= ap_const_logic_1;
        else 
            pool1_output_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pool1_output_ce5 <= ap_const_logic_1;
        else 
            pool1_output_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pool1_output_ce6 <= ap_const_logic_1;
        else 
            pool1_output_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pool1_output_ce7 <= ap_const_logic_1;
        else 
            pool1_output_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pool1_output_ce8 <= ap_const_logic_1;
        else 
            pool1_output_ce8 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln41_1_fu_517_p3 <= 
        add_ln41_fu_497_p2 when (icmp_ln42_fu_503_p2(0) = '1') else 
        ap_sig_allocacmp_k_load;
    select_ln41_3_fu_539_p3 <= 
        trunc_ln41_fu_531_p1 when (icmp_ln42_fu_503_p2(0) = '1') else 
        trunc_ln41_1_fu_535_p1;
    select_ln41_4_fu_636_p3 <= 
        ap_const_lv2_1 when (icmp_ln42_fu_503_p2(0) = '1') else 
        empty_62_fu_630_p2;
    select_ln41_5_fu_664_p3 <= 
        ap_const_lv2_2 when (icmp_ln42_fu_503_p2(0) = '1') else 
        empty_63_fu_658_p2;
    select_ln41_fu_509_p3 <= 
        ap_const_lv2_0 when (icmp_ln42_fu_503_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln42_1_fu_598_p3 <= 
        p_dup30_fu_578_p2 when (and_ln41_fu_572_p2(0) = '1') else 
        select_ln41_fu_509_p3;
    select_ln42_2_fu_644_p3 <= 
        p_mid134_fu_624_p2 when (and_ln41_fu_572_p2(0) = '1') else 
        select_ln41_4_fu_636_p3;
    select_ln42_3_fu_672_p3 <= 
        p_mid136_fu_652_p2 when (and_ln41_fu_572_p2(0) = '1') else 
        select_ln41_5_fu_664_p3;
    select_ln42_4_fu_825_p3 <= 
        ap_const_lv4_1 when (icmp_ln42_fu_503_p2(0) = '1') else 
        add_ln42_fu_819_p2;
    select_ln42_fu_590_p3 <= 
        ap_const_lv2_0 when (or_ln42_fu_584_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    shl_ln50_fu_525_p2 <= std_logic_vector(shift_left(unsigned(select_ln41_1_fu_517_p3),to_integer(unsigned('0' & ap_const_lv5_1(5-1 downto 0)))));
    tmp_11_fu_865_p4 <= bitcast_ln7_fu_862_p1(30 downto 23);
    tmp_1_fu_697_p3 <= (select_ln42_2_fu_644_p3 & select_ln42_fu_590_p3);
    tmp_2_fu_710_p3 <= (select_ln42_3_fu_672_p3 & select_ln42_fu_590_p3);
    tmp_3_fu_735_p3 <= (select_ln42_1_fu_598_p3 & add_ln47_fu_729_p2);
    tmp_4_fu_748_p3 <= (select_ln42_2_fu_644_p3 & add_ln47_fu_729_p2);
    tmp_53_cast_fu_616_p3 <= (add_ln50_fu_610_p2 & ap_const_lv1_0);
    tmp_5_fu_761_p3 <= (select_ln42_3_fu_672_p3 & add_ln47_fu_729_p2);
    tmp_6_fu_780_p3 <= (select_ln42_1_fu_598_p3 & xor_ln47_fu_774_p2);
    tmp_7_fu_793_p3 <= (select_ln42_2_fu_644_p3 & xor_ln47_fu_774_p2);
    tmp_8_fu_806_p3 <= (select_ln42_3_fu_672_p3 & xor_ln47_fu_774_p2);
    tmp_fu_684_p3 <= (select_ln42_1_fu_598_p3 & select_ln42_fu_590_p3);
    trunc_ln41_1_fu_535_p1 <= ap_sig_allocacmp_k_load(4 - 1 downto 0);
    trunc_ln41_fu_531_p1 <= add_ln41_fu_497_p2(4 - 1 downto 0);
    trunc_ln7_fu_875_p1 <= bitcast_ln7_fu_862_p1(23 - 1 downto 0);
    xor_ln41_fu_560_p2 <= (icmp_ln42_fu_503_p2 xor ap_const_lv1_1);
    xor_ln47_fu_774_p2 <= (select_ln42_fu_590_p3 xor ap_const_lv2_2);
    zext_ln41_fu_547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_3_fu_539_p3),64));
    zext_ln47_1_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_684_p3),64));
    zext_ln47_2_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_697_p3),64));
    zext_ln47_3_fu_718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_710_p3),64));
    zext_ln47_4_fu_743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_735_p3),64));
    zext_ln47_5_fu_756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_748_p3),64));
    zext_ln47_6_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_761_p3),64));
    zext_ln47_7_fu_788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_780_p3),64));
    zext_ln47_8_fu_801_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_793_p3),64));
    zext_ln47_9_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_806_p3),64));
    zext_ln47_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_fu_590_p3),6));
    zext_ln50_1_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln50_1_reg_1010_pp0_iter30_reg),64));
    zext_ln50_fu_606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_1_fu_598_p3),5));
end behav;
