{
  "design": {
    "design_info": {
      "boundary_crc": "0x1418AA889E368CB4",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../DATN.gen/sources_1/bd/dct_test_block",
      "name": "dct_test_block",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1.1"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "test_reading_bram_0": "",
      "dct_processor_0": "",
      "bram_mux_0": ""
    },
    "ports": {
      "finish": {
        "direction": "O"
      },
      "clk": {
        "type": "clk",
        "direction": "I"
      },
      "rst_n": {
        "type": "rst",
        "direction": "I"
      },
      "start": {
        "direction": "I"
      },
      "dct_block": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "dct_size": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "inc": {
        "direction": "I"
      },
      "clr": {
        "direction": "I"
      },
      "debug_addr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "debug_data0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "dct_test_block_blk_mem_gen_0_0",
        "xci_path": "ip\\dct_test_block_blk_mem_gen_0_0\\dct_test_block_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../ip/dct_test.coe"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "test_reading_bram_0": {
        "vlnv": "xilinx.com:module_ref:test_reading_bram:1.0",
        "xci_name": "dct_test_block_test_reading_bram_0_0",
        "xci_path": "ip\\dct_test_block_test_reading_bram_0_0\\dct_test_block_test_reading_bram_0_0.xci",
        "inst_hier_path": "test_reading_bram_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "test_reading_bram",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "BRAM0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "BRAM_CTRL",
                "value_src": "constant"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "constant"
              },
              "MEM_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "MEM_SIZE": {
                "value": "8192",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "bram0_en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "bram0_rddata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "bram0_wrdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "bram0_we",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "bram0_addr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "physical_name": "bram0_clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "bram0_rst",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "dct_test_block_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "inc": {
            "direction": "I"
          },
          "clr": {
            "direction": "I"
          }
        }
      },
      "dct_processor_0": {
        "vlnv": "xilinx.com:module_ref:dct_processor:1.0",
        "xci_name": "dct_test_block_dct_processor_0_0",
        "xci_path": "ip\\dct_test_block_dct_processor_0_0\\dct_test_block_dct_processor_0_0.xci",
        "inst_hier_path": "dct_processor_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dct_processor",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "BRAM0_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "BRAM_CTRL",
                "value_src": "constant"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "constant"
              },
              "MEM_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "MEM_SIZE": {
                "value": "65536",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "bram0_0_en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "bram0_0_rddata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "bram0_0_wrdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "bram0_0_we",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "bram0_0_addr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "physical_name": "bram0_0_clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "bram0_0_rst",
                "direction": "O"
              }
            }
          },
          "BRAM0_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "BRAM_CTRL",
                "value_src": "constant"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "constant"
              },
              "MEM_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "MEM_SIZE": {
                "value": "65536",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "bram0_1_en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "bram0_1_rddata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "bram0_1_wrdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "bram0_1_we",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "bram0_1_addr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "physical_name": "bram0_1_clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "bram0_1_rst",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start": {
            "direction": "I"
          },
          "dct_block": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dct_size": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "finish": {
            "direction": "O"
          },
          "bram_mode": {
            "direction": "O"
          }
        }
      },
      "bram_mux_0": {
        "vlnv": "xilinx.com:module_ref:bram_mux:1.0",
        "xci_name": "dct_test_block_bram_mux_0_0",
        "xci_path": "ip\\dct_test_block_bram_mux_0_0\\dct_test_block_bram_mux_0_0.xci",
        "inst_hier_path": "bram_mux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bram_mux",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "BRAM_PORTA": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "BRAM_CTRL",
                "value_src": "constant"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "constant"
              },
              "MEM_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "MEM_SIZE": {
                "value": "65536",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "rddata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "wrdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "we",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "addr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "physical_name": "clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "rst",
                "direction": "O"
              }
            }
          },
          "BRAM_CTRLA": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "BRAM_CTRL",
                "value_src": "constant"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "constant"
              },
              "MEM_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "MEM_SIZE": {
                "value": "65536",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "ps_en",
                "direction": "I"
              },
              "DOUT": {
                "physical_name": "ps_dout",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "ps_din",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "ps_we",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "ps_addr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "physical_name": "ps_clk",
                "direction": "I"
              },
              "RST": {
                "physical_name": "ps_rst",
                "direction": "I"
              }
            }
          },
          "BRAM_CTRLB": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "BRAM_CTRL",
                "value_src": "constant"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "constant"
              },
              "MEM_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "MEM_SIZE": {
                "value": "65536",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "pl_en",
                "direction": "I"
              },
              "DOUT": {
                "physical_name": "pl_dout",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "pl_din",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "pl_we",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "pl_addr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "physical_name": "pl_clk",
                "direction": "I"
              },
              "RST": {
                "physical_name": "pl_rst",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "bram_mode": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "bram_mux_0_BRAM_PORTA": {
        "interface_ports": [
          "bram_mux_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "dct_processor_0_BRAM0_0": {
        "interface_ports": [
          "bram_mux_0/BRAM_CTRLB",
          "dct_processor_0/BRAM0_0"
        ]
      },
      "dct_processor_0_BRAM0_1": {
        "interface_ports": [
          "dct_processor_0/BRAM0_1",
          "blk_mem_gen_0/BRAM_PORTB"
        ]
      },
      "test_reading_bram_0_BRAM0": {
        "interface_ports": [
          "test_reading_bram_0/BRAM0",
          "bram_mux_0/BRAM_CTRLA"
        ]
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk",
          "test_reading_bram_0/clk",
          "dct_processor_0/clk"
        ]
      },
      "clr_0_1": {
        "ports": [
          "clr",
          "test_reading_bram_0/clr"
        ]
      },
      "dct_block_0_1": {
        "ports": [
          "dct_block",
          "dct_processor_0/dct_block"
        ]
      },
      "dct_processor_0_bram_mode": {
        "ports": [
          "dct_processor_0/bram_mode",
          "bram_mux_0/bram_mode"
        ]
      },
      "dct_processor_0_debug_data0": {
        "ports": [
          "debug_data0"
        ]
      },
      "dct_processor_0_finish": {
        "ports": [
          "dct_processor_0/finish",
          "finish"
        ]
      },
      "dct_size_0_1": {
        "ports": [
          "dct_size",
          "dct_processor_0/dct_size"
        ]
      },
      "debug_addr_0_1": {
        "ports": [
          "debug_addr"
        ]
      },
      "inc_0_1": {
        "ports": [
          "inc",
          "test_reading_bram_0/inc"
        ]
      },
      "rst_n_0_1": {
        "ports": [
          "rst_n",
          "test_reading_bram_0/rst_n",
          "dct_processor_0/rst_n"
        ]
      },
      "start_0_1": {
        "ports": [
          "start",
          "dct_processor_0/start"
        ]
      }
    }
  }
}