
ProjectModuleV2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a88  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000900  08007c20  08007c20  00017c20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008520  08008520  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08008520  08008520  00018520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008528  08008528  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008528  08008528  00018528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800852c  0800852c  0001852c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08008530  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005e0  20000080  080085b0  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000660  080085b0  00020660  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015345  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000338f  00000000  00000000  000353f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f8  00000000  00000000  00038788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f30  00000000  00000000  00039880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004fae  00000000  00000000  0003a7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001beff  00000000  00000000  0003f75e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093953  00000000  00000000  0005b65d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000eefb0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a1c  00000000  00000000  000ef000  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000080 	.word	0x20000080
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08007c08 	.word	0x08007c08

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000084 	.word	0x20000084
 80001d4:	08007c08 	.word	0x08007c08

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2f>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab8:	bf24      	itt	cs
 8000aba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000abe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ac2:	d90d      	bls.n	8000ae0 <__aeabi_d2f+0x30>
 8000ac4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000acc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ad4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad8:	bf08      	it	eq
 8000ada:	f020 0001 	biceq.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ae4:	d121      	bne.n	8000b2a <__aeabi_d2f+0x7a>
 8000ae6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aea:	bfbc      	itt	lt
 8000aec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	4770      	bxlt	lr
 8000af2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000af6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afa:	f1c2 0218 	rsb	r2, r2, #24
 8000afe:	f1c2 0c20 	rsb	ip, r2, #32
 8000b02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b06:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	f040 0001 	orrne.w	r0, r0, #1
 8000b10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b1c:	ea40 000c 	orr.w	r0, r0, ip
 8000b20:	fa23 f302 	lsr.w	r3, r3, r2
 8000b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b28:	e7cc      	b.n	8000ac4 <__aeabi_d2f+0x14>
 8000b2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2e:	d107      	bne.n	8000b40 <__aeabi_d2f+0x90>
 8000b30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b34:	bf1e      	ittt	ne
 8000b36:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b3a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b3e:	4770      	bxne	lr
 8000b40:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_uldivmod>:
 8000b50:	b953      	cbnz	r3, 8000b68 <__aeabi_uldivmod+0x18>
 8000b52:	b94a      	cbnz	r2, 8000b68 <__aeabi_uldivmod+0x18>
 8000b54:	2900      	cmp	r1, #0
 8000b56:	bf08      	it	eq
 8000b58:	2800      	cmpeq	r0, #0
 8000b5a:	bf1c      	itt	ne
 8000b5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b60:	f04f 30ff 	movne.w	r0, #4294967295
 8000b64:	f000 b974 	b.w	8000e50 <__aeabi_idiv0>
 8000b68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b70:	f000 f806 	bl	8000b80 <__udivmoddi4>
 8000b74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b7c:	b004      	add	sp, #16
 8000b7e:	4770      	bx	lr

08000b80 <__udivmoddi4>:
 8000b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b84:	9d08      	ldr	r5, [sp, #32]
 8000b86:	4604      	mov	r4, r0
 8000b88:	468e      	mov	lr, r1
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d14d      	bne.n	8000c2a <__udivmoddi4+0xaa>
 8000b8e:	428a      	cmp	r2, r1
 8000b90:	4694      	mov	ip, r2
 8000b92:	d969      	bls.n	8000c68 <__udivmoddi4+0xe8>
 8000b94:	fab2 f282 	clz	r2, r2
 8000b98:	b152      	cbz	r2, 8000bb0 <__udivmoddi4+0x30>
 8000b9a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b9e:	f1c2 0120 	rsb	r1, r2, #32
 8000ba2:	fa20 f101 	lsr.w	r1, r0, r1
 8000ba6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000baa:	ea41 0e03 	orr.w	lr, r1, r3
 8000bae:	4094      	lsls	r4, r2
 8000bb0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bb4:	0c21      	lsrs	r1, r4, #16
 8000bb6:	fbbe f6f8 	udiv	r6, lr, r8
 8000bba:	fa1f f78c 	uxth.w	r7, ip
 8000bbe:	fb08 e316 	mls	r3, r8, r6, lr
 8000bc2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000bc6:	fb06 f107 	mul.w	r1, r6, r7
 8000bca:	4299      	cmp	r1, r3
 8000bcc:	d90a      	bls.n	8000be4 <__udivmoddi4+0x64>
 8000bce:	eb1c 0303 	adds.w	r3, ip, r3
 8000bd2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bd6:	f080 811f 	bcs.w	8000e18 <__udivmoddi4+0x298>
 8000bda:	4299      	cmp	r1, r3
 8000bdc:	f240 811c 	bls.w	8000e18 <__udivmoddi4+0x298>
 8000be0:	3e02      	subs	r6, #2
 8000be2:	4463      	add	r3, ip
 8000be4:	1a5b      	subs	r3, r3, r1
 8000be6:	b2a4      	uxth	r4, r4
 8000be8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bec:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bf4:	fb00 f707 	mul.w	r7, r0, r7
 8000bf8:	42a7      	cmp	r7, r4
 8000bfa:	d90a      	bls.n	8000c12 <__udivmoddi4+0x92>
 8000bfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000c00:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c04:	f080 810a 	bcs.w	8000e1c <__udivmoddi4+0x29c>
 8000c08:	42a7      	cmp	r7, r4
 8000c0a:	f240 8107 	bls.w	8000e1c <__udivmoddi4+0x29c>
 8000c0e:	4464      	add	r4, ip
 8000c10:	3802      	subs	r0, #2
 8000c12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c16:	1be4      	subs	r4, r4, r7
 8000c18:	2600      	movs	r6, #0
 8000c1a:	b11d      	cbz	r5, 8000c24 <__udivmoddi4+0xa4>
 8000c1c:	40d4      	lsrs	r4, r2
 8000c1e:	2300      	movs	r3, #0
 8000c20:	e9c5 4300 	strd	r4, r3, [r5]
 8000c24:	4631      	mov	r1, r6
 8000c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2a:	428b      	cmp	r3, r1
 8000c2c:	d909      	bls.n	8000c42 <__udivmoddi4+0xc2>
 8000c2e:	2d00      	cmp	r5, #0
 8000c30:	f000 80ef 	beq.w	8000e12 <__udivmoddi4+0x292>
 8000c34:	2600      	movs	r6, #0
 8000c36:	e9c5 0100 	strd	r0, r1, [r5]
 8000c3a:	4630      	mov	r0, r6
 8000c3c:	4631      	mov	r1, r6
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	fab3 f683 	clz	r6, r3
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	d14a      	bne.n	8000ce0 <__udivmoddi4+0x160>
 8000c4a:	428b      	cmp	r3, r1
 8000c4c:	d302      	bcc.n	8000c54 <__udivmoddi4+0xd4>
 8000c4e:	4282      	cmp	r2, r0
 8000c50:	f200 80f9 	bhi.w	8000e46 <__udivmoddi4+0x2c6>
 8000c54:	1a84      	subs	r4, r0, r2
 8000c56:	eb61 0303 	sbc.w	r3, r1, r3
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	469e      	mov	lr, r3
 8000c5e:	2d00      	cmp	r5, #0
 8000c60:	d0e0      	beq.n	8000c24 <__udivmoddi4+0xa4>
 8000c62:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c66:	e7dd      	b.n	8000c24 <__udivmoddi4+0xa4>
 8000c68:	b902      	cbnz	r2, 8000c6c <__udivmoddi4+0xec>
 8000c6a:	deff      	udf	#255	; 0xff
 8000c6c:	fab2 f282 	clz	r2, r2
 8000c70:	2a00      	cmp	r2, #0
 8000c72:	f040 8092 	bne.w	8000d9a <__udivmoddi4+0x21a>
 8000c76:	eba1 010c 	sub.w	r1, r1, ip
 8000c7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c7e:	fa1f fe8c 	uxth.w	lr, ip
 8000c82:	2601      	movs	r6, #1
 8000c84:	0c20      	lsrs	r0, r4, #16
 8000c86:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c8a:	fb07 1113 	mls	r1, r7, r3, r1
 8000c8e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c92:	fb0e f003 	mul.w	r0, lr, r3
 8000c96:	4288      	cmp	r0, r1
 8000c98:	d908      	bls.n	8000cac <__udivmoddi4+0x12c>
 8000c9a:	eb1c 0101 	adds.w	r1, ip, r1
 8000c9e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ca2:	d202      	bcs.n	8000caa <__udivmoddi4+0x12a>
 8000ca4:	4288      	cmp	r0, r1
 8000ca6:	f200 80cb 	bhi.w	8000e40 <__udivmoddi4+0x2c0>
 8000caa:	4643      	mov	r3, r8
 8000cac:	1a09      	subs	r1, r1, r0
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cb4:	fb07 1110 	mls	r1, r7, r0, r1
 8000cb8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000cc0:	45a6      	cmp	lr, r4
 8000cc2:	d908      	bls.n	8000cd6 <__udivmoddi4+0x156>
 8000cc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ccc:	d202      	bcs.n	8000cd4 <__udivmoddi4+0x154>
 8000cce:	45a6      	cmp	lr, r4
 8000cd0:	f200 80bb 	bhi.w	8000e4a <__udivmoddi4+0x2ca>
 8000cd4:	4608      	mov	r0, r1
 8000cd6:	eba4 040e 	sub.w	r4, r4, lr
 8000cda:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000cde:	e79c      	b.n	8000c1a <__udivmoddi4+0x9a>
 8000ce0:	f1c6 0720 	rsb	r7, r6, #32
 8000ce4:	40b3      	lsls	r3, r6
 8000ce6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cee:	fa20 f407 	lsr.w	r4, r0, r7
 8000cf2:	fa01 f306 	lsl.w	r3, r1, r6
 8000cf6:	431c      	orrs	r4, r3
 8000cf8:	40f9      	lsrs	r1, r7
 8000cfa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cfe:	fa00 f306 	lsl.w	r3, r0, r6
 8000d02:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d06:	0c20      	lsrs	r0, r4, #16
 8000d08:	fa1f fe8c 	uxth.w	lr, ip
 8000d0c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d10:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d14:	fb08 f00e 	mul.w	r0, r8, lr
 8000d18:	4288      	cmp	r0, r1
 8000d1a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d1e:	d90b      	bls.n	8000d38 <__udivmoddi4+0x1b8>
 8000d20:	eb1c 0101 	adds.w	r1, ip, r1
 8000d24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d28:	f080 8088 	bcs.w	8000e3c <__udivmoddi4+0x2bc>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f240 8085 	bls.w	8000e3c <__udivmoddi4+0x2bc>
 8000d32:	f1a8 0802 	sub.w	r8, r8, #2
 8000d36:	4461      	add	r1, ip
 8000d38:	1a09      	subs	r1, r1, r0
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d40:	fb09 1110 	mls	r1, r9, r0, r1
 8000d44:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d4c:	458e      	cmp	lr, r1
 8000d4e:	d908      	bls.n	8000d62 <__udivmoddi4+0x1e2>
 8000d50:	eb1c 0101 	adds.w	r1, ip, r1
 8000d54:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d58:	d26c      	bcs.n	8000e34 <__udivmoddi4+0x2b4>
 8000d5a:	458e      	cmp	lr, r1
 8000d5c:	d96a      	bls.n	8000e34 <__udivmoddi4+0x2b4>
 8000d5e:	3802      	subs	r0, #2
 8000d60:	4461      	add	r1, ip
 8000d62:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d66:	fba0 9402 	umull	r9, r4, r0, r2
 8000d6a:	eba1 010e 	sub.w	r1, r1, lr
 8000d6e:	42a1      	cmp	r1, r4
 8000d70:	46c8      	mov	r8, r9
 8000d72:	46a6      	mov	lr, r4
 8000d74:	d356      	bcc.n	8000e24 <__udivmoddi4+0x2a4>
 8000d76:	d053      	beq.n	8000e20 <__udivmoddi4+0x2a0>
 8000d78:	b15d      	cbz	r5, 8000d92 <__udivmoddi4+0x212>
 8000d7a:	ebb3 0208 	subs.w	r2, r3, r8
 8000d7e:	eb61 010e 	sbc.w	r1, r1, lr
 8000d82:	fa01 f707 	lsl.w	r7, r1, r7
 8000d86:	fa22 f306 	lsr.w	r3, r2, r6
 8000d8a:	40f1      	lsrs	r1, r6
 8000d8c:	431f      	orrs	r7, r3
 8000d8e:	e9c5 7100 	strd	r7, r1, [r5]
 8000d92:	2600      	movs	r6, #0
 8000d94:	4631      	mov	r1, r6
 8000d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9a:	f1c2 0320 	rsb	r3, r2, #32
 8000d9e:	40d8      	lsrs	r0, r3
 8000da0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000da4:	fa21 f303 	lsr.w	r3, r1, r3
 8000da8:	4091      	lsls	r1, r2
 8000daa:	4301      	orrs	r1, r0
 8000dac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fbb3 f0f7 	udiv	r0, r3, r7
 8000db8:	fb07 3610 	mls	r6, r7, r0, r3
 8000dbc:	0c0b      	lsrs	r3, r1, #16
 8000dbe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000dc2:	fb00 f60e 	mul.w	r6, r0, lr
 8000dc6:	429e      	cmp	r6, r3
 8000dc8:	fa04 f402 	lsl.w	r4, r4, r2
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x260>
 8000dce:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dd6:	d22f      	bcs.n	8000e38 <__udivmoddi4+0x2b8>
 8000dd8:	429e      	cmp	r6, r3
 8000dda:	d92d      	bls.n	8000e38 <__udivmoddi4+0x2b8>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	4463      	add	r3, ip
 8000de0:	1b9b      	subs	r3, r3, r6
 8000de2:	b289      	uxth	r1, r1
 8000de4:	fbb3 f6f7 	udiv	r6, r3, r7
 8000de8:	fb07 3316 	mls	r3, r7, r6, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb06 f30e 	mul.w	r3, r6, lr
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x28a>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e00:	d216      	bcs.n	8000e30 <__udivmoddi4+0x2b0>
 8000e02:	428b      	cmp	r3, r1
 8000e04:	d914      	bls.n	8000e30 <__udivmoddi4+0x2b0>
 8000e06:	3e02      	subs	r6, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	1ac9      	subs	r1, r1, r3
 8000e0c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e10:	e738      	b.n	8000c84 <__udivmoddi4+0x104>
 8000e12:	462e      	mov	r6, r5
 8000e14:	4628      	mov	r0, r5
 8000e16:	e705      	b.n	8000c24 <__udivmoddi4+0xa4>
 8000e18:	4606      	mov	r6, r0
 8000e1a:	e6e3      	b.n	8000be4 <__udivmoddi4+0x64>
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	e6f8      	b.n	8000c12 <__udivmoddi4+0x92>
 8000e20:	454b      	cmp	r3, r9
 8000e22:	d2a9      	bcs.n	8000d78 <__udivmoddi4+0x1f8>
 8000e24:	ebb9 0802 	subs.w	r8, r9, r2
 8000e28:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e2c:	3801      	subs	r0, #1
 8000e2e:	e7a3      	b.n	8000d78 <__udivmoddi4+0x1f8>
 8000e30:	4646      	mov	r6, r8
 8000e32:	e7ea      	b.n	8000e0a <__udivmoddi4+0x28a>
 8000e34:	4620      	mov	r0, r4
 8000e36:	e794      	b.n	8000d62 <__udivmoddi4+0x1e2>
 8000e38:	4640      	mov	r0, r8
 8000e3a:	e7d1      	b.n	8000de0 <__udivmoddi4+0x260>
 8000e3c:	46d0      	mov	r8, sl
 8000e3e:	e77b      	b.n	8000d38 <__udivmoddi4+0x1b8>
 8000e40:	3b02      	subs	r3, #2
 8000e42:	4461      	add	r1, ip
 8000e44:	e732      	b.n	8000cac <__udivmoddi4+0x12c>
 8000e46:	4630      	mov	r0, r6
 8000e48:	e709      	b.n	8000c5e <__udivmoddi4+0xde>
 8000e4a:	4464      	add	r4, ip
 8000e4c:	3802      	subs	r0, #2
 8000e4e:	e742      	b.n	8000cd6 <__udivmoddi4+0x156>

08000e50 <__aeabi_idiv0>:
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop

08000e54 <InitKalmanStruct>:
extern arm_matrix_instance_f32 mat_P, mat_P_minus, mat_Q;
extern arm_matrix_instance_f32 mat_C, mat_R, mat_S, mat_K;
extern arm_matrix_instance_f32 mat_temp3x3A,mat_temp3x3B, mat_temp3x1,mat_temp1x3, mat_temp1x1;

void InitKalmanStruct(Kalman* KF,float32_t q,float32_t r)
{
 8000e54:	b5b0      	push	{r4, r5, r7, lr}
 8000e56:	b0a0      	sub	sp, #128	; 0x80
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	ed87 0a02 	vstr	s0, [r7, #8]
 8000e60:	edc7 0a01 	vstr	s1, [r7, #4]
	KF->R = r;
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	687a      	ldr	r2, [r7, #4]
 8000e68:	655a      	str	r2, [r3, #84]	; 0x54
	KF->var_Q = q;
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	68ba      	ldr	r2, [r7, #8]
 8000e6e:	659a      	str	r2, [r3, #88]	; 0x58
	KF->D = 0;
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	f04f 0200 	mov.w	r2, #0
 8000e76:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	float32_t a[9] = {
 8000e7a:	4b8d      	ldr	r3, [pc, #564]	; (80010b0 <InitKalmanStruct+0x25c>)
 8000e7c:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000e80:	461d      	mov	r5, r3
 8000e82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e8a:	682b      	ldr	r3, [r5, #0]
 8000e8c:	6023      	str	r3, [r4, #0]
			1.0, 0.001/2.5, 0.0000005/(2.5*2.5),
			0  , 1.0      , 0.001/2.5,
			0  , 0        , 1.0
	};
	float iden[9] = {
 8000e8e:	4b89      	ldr	r3, [pc, #548]	; (80010b4 <InitKalmanStruct+0x260>)
 8000e90:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8000e94:	461d      	mov	r5, r3
 8000e96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e9e:	682b      	ldr	r3, [r5, #0]
 8000ea0:	6023      	str	r3, [r4, #0]
			1.0, 0  , 0,
			0  , 1.0, 0,
			0  , 0  , 1.0
	};
	int i;
	for(i=0;i<9;i++)
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000ea6:	e023      	b.n	8000ef0 <InitKalmanStruct+0x9c>
	{
		KF->A[i] = a[i];
 8000ea8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	3380      	adds	r3, #128	; 0x80
 8000eae:	443b      	add	r3, r7
 8000eb0:	3b28      	subs	r3, #40	; 0x28
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	68f9      	ldr	r1, [r7, #12]
 8000eb6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000eb8:	3318      	adds	r3, #24
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	440b      	add	r3, r1
 8000ebe:	601a      	str	r2, [r3, #0]
		KF->I[i] = iden[i];
 8000ec0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000ec2:	009b      	lsls	r3, r3, #2
 8000ec4:	3380      	adds	r3, #128	; 0x80
 8000ec6:	443b      	add	r3, r7
 8000ec8:	3b4c      	subs	r3, #76	; 0x4c
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	68f9      	ldr	r1, [r7, #12]
 8000ece:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000ed0:	332e      	adds	r3, #46	; 0x2e
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	440b      	add	r3, r1
 8000ed6:	601a      	str	r2, [r3, #0]
		KF->P[i] = 0;
 8000ed8:	68fa      	ldr	r2, [r7, #12]
 8000eda:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000edc:	3302      	adds	r3, #2
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	4413      	add	r3, r2
 8000ee2:	3304      	adds	r3, #4
 8000ee4:	f04f 0200 	mov.w	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
	for(i=0;i<9;i++)
 8000eea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000eec:	3301      	adds	r3, #1
 8000eee:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000ef0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000ef2:	2b08      	cmp	r3, #8
 8000ef4:	ddd8      	ble.n	8000ea8 <InitKalmanStruct+0x54>
	}
	float32_t b[3] = {
 8000ef6:	f04f 0300 	mov.w	r3, #0
 8000efa:	62bb      	str	r3, [r7, #40]	; 0x28
 8000efc:	f04f 0300 	mov.w	r3, #0
 8000f00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f02:	f04f 0300 	mov.w	r3, #0
 8000f06:	633b      	str	r3, [r7, #48]	; 0x30
			0, 0, 0
	};
	float32_t c[3] = {
 8000f08:	f04f 0300 	mov.w	r3, #0
 8000f0c:	61fb      	str	r3, [r7, #28]
 8000f0e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000f12:	623b      	str	r3, [r7, #32]
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
			0, 1, 0
	};
	float32_t g[3] = {
 8000f1a:	4a67      	ldr	r2, [pc, #412]	; (80010b8 <InitKalmanStruct+0x264>)
 8000f1c:	f107 0310 	add.w	r3, r7, #16
 8000f20:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f22:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0.001 * 0.001 * 0.001 / (6*2.5*2.5*2.5),
			0.0000005/(2.5*2.5),
			0.001/2.0
	};

	for(i=0;i<3;i++)
 8000f26:	2300      	movs	r3, #0
 8000f28:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000f2a:	e02e      	b.n	8000f8a <InitKalmanStruct+0x136>
	{
		KF->B[i] = b[i];
 8000f2c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	3380      	adds	r3, #128	; 0x80
 8000f32:	443b      	add	r3, r7
 8000f34:	3b58      	subs	r3, #88	; 0x58
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	68f9      	ldr	r1, [r7, #12]
 8000f3a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f3c:	3320      	adds	r3, #32
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	440b      	add	r3, r1
 8000f42:	3304      	adds	r3, #4
 8000f44:	601a      	str	r2, [r3, #0]
		KF->C[i] = c[i];
 8000f46:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	3380      	adds	r3, #128	; 0x80
 8000f4c:	443b      	add	r3, r7
 8000f4e:	3b64      	subs	r3, #100	; 0x64
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	68f9      	ldr	r1, [r7, #12]
 8000f54:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f56:	3324      	adds	r3, #36	; 0x24
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	440b      	add	r3, r1
 8000f5c:	601a      	str	r2, [r3, #0]
		KF->G[i] = g[i];
 8000f5e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	3380      	adds	r3, #128	; 0x80
 8000f64:	443b      	add	r3, r7
 8000f66:	3b70      	subs	r3, #112	; 0x70
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	68f9      	ldr	r1, [r7, #12]
 8000f6c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f6e:	3328      	adds	r3, #40	; 0x28
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	440b      	add	r3, r1
 8000f74:	601a      	str	r2, [r3, #0]
		KF->x_hat[i] = 0;
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	4413      	add	r3, r2
 8000f7e:	f04f 0200 	mov.w	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
	for(i=0;i<3;i++)
 8000f84:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f86:	3301      	adds	r3, #1
 8000f88:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000f8a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	ddcd      	ble.n	8000f2c <InitKalmanStruct+0xd8>
	}

	  arm_mat_init_f32(&mat_A, 3, 3,KF->A);//3x3
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	3360      	adds	r3, #96	; 0x60
 8000f94:	2203      	movs	r2, #3
 8000f96:	2103      	movs	r1, #3
 8000f98:	4848      	ldr	r0, [pc, #288]	; (80010bc <InitKalmanStruct+0x268>)
 8000f9a:	f002 f95a 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_x_hat, 3, 1, KF->x_hat);
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	2103      	movs	r1, #3
 8000fa4:	4846      	ldr	r0, [pc, #280]	; (80010c0 <InitKalmanStruct+0x26c>)
 8000fa6:	f002 f954 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_x_hat_minus, 3, 1, KF->x_hat_minus);
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	33dc      	adds	r3, #220	; 0xdc
 8000fae:	2201      	movs	r2, #1
 8000fb0:	2103      	movs	r1, #3
 8000fb2:	4844      	ldr	r0, [pc, #272]	; (80010c4 <InitKalmanStruct+0x270>)
 8000fb4:	f002 f94d 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_B, 3, 1, KF->B);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	3384      	adds	r3, #132	; 0x84
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	2103      	movs	r1, #3
 8000fc0:	4841      	ldr	r0, [pc, #260]	; (80010c8 <InitKalmanStruct+0x274>)
 8000fc2:	f002 f946 	bl	8003252 <arm_mat_init_f32>
	  //arm_mat_init_f32(&mat_u, 1, 1, NULL);  // Set the input control vector if needed
	  arm_mat_init_f32(&mat_P, 3, 3, KF->P);//3x3
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	330c      	adds	r3, #12
 8000fca:	2203      	movs	r2, #3
 8000fcc:	2103      	movs	r1, #3
 8000fce:	483f      	ldr	r0, [pc, #252]	; (80010cc <InitKalmanStruct+0x278>)
 8000fd0:	f002 f93f 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_P_minus, 3, 3, KF->P_minus);//3x3
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	33e8      	adds	r3, #232	; 0xe8
 8000fd8:	2203      	movs	r2, #3
 8000fda:	2103      	movs	r1, #3
 8000fdc:	483c      	ldr	r0, [pc, #240]	; (80010d0 <InitKalmanStruct+0x27c>)
 8000fde:	f002 f938 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_Q, 3, 3,KF->Q);//3x3
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	3330      	adds	r3, #48	; 0x30
 8000fe6:	2203      	movs	r2, #3
 8000fe8:	2103      	movs	r1, #3
 8000fea:	483a      	ldr	r0, [pc, #232]	; (80010d4 <InitKalmanStruct+0x280>)
 8000fec:	f002 f931 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_C, 1, 3, KF->C);//1x3
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	3390      	adds	r3, #144	; 0x90
 8000ff4:	2203      	movs	r2, #3
 8000ff6:	2101      	movs	r1, #1
 8000ff8:	4837      	ldr	r0, [pc, #220]	; (80010d8 <InitKalmanStruct+0x284>)
 8000ffa:	f002 f92a 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_R, 1, 1, &KF->R);//1x1
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	3354      	adds	r3, #84	; 0x54
 8001002:	2201      	movs	r2, #1
 8001004:	2101      	movs	r1, #1
 8001006:	4835      	ldr	r0, [pc, #212]	; (80010dc <InitKalmanStruct+0x288>)
 8001008:	f002 f923 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_S, 1, 1, KF->S);//1x1
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8001012:	2201      	movs	r2, #1
 8001014:	2101      	movs	r1, #1
 8001016:	4832      	ldr	r0, [pc, #200]	; (80010e0 <InitKalmanStruct+0x28c>)
 8001018:	f002 f91b 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_K, 3, 1, KF->K);//3x1
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001022:	2201      	movs	r2, #1
 8001024:	2103      	movs	r1, #3
 8001026:	482f      	ldr	r0, [pc, #188]	; (80010e4 <InitKalmanStruct+0x290>)
 8001028:	f002 f913 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_temp3x3A, 3, 3, KF->temp3x3A);//3x3
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8001032:	2203      	movs	r2, #3
 8001034:	2103      	movs	r1, #3
 8001036:	482c      	ldr	r0, [pc, #176]	; (80010e8 <InitKalmanStruct+0x294>)
 8001038:	f002 f90b 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_temp3x3B, 3, 3, KF->temp3x3B);//3x3
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8001042:	2203      	movs	r2, #3
 8001044:	2103      	movs	r1, #3
 8001046:	4829      	ldr	r0, [pc, #164]	; (80010ec <InitKalmanStruct+0x298>)
 8001048:	f002 f903 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_temp3x1, 3, 1, KF->temp3x1);//3x1
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8001052:	2201      	movs	r2, #1
 8001054:	2103      	movs	r1, #3
 8001056:	4826      	ldr	r0, [pc, #152]	; (80010f0 <InitKalmanStruct+0x29c>)
 8001058:	f002 f8fb 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_temp1x3, 1, 3, KF->temp1x3);//1x3
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8001062:	2203      	movs	r2, #3
 8001064:	2101      	movs	r1, #1
 8001066:	4823      	ldr	r0, [pc, #140]	; (80010f4 <InitKalmanStruct+0x2a0>)
 8001068:	f002 f8f3 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_temp1x1, 1, 1, &KF->temp1x1);//1x1
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001072:	2201      	movs	r2, #1
 8001074:	2101      	movs	r1, #1
 8001076:	4820      	ldr	r0, [pc, #128]	; (80010f8 <InitKalmanStruct+0x2a4>)
 8001078:	f002 f8eb 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_G, 3, 1, KF->G);//3x1
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	33a0      	adds	r3, #160	; 0xa0
 8001080:	2201      	movs	r2, #1
 8001082:	2103      	movs	r1, #3
 8001084:	481d      	ldr	r0, [pc, #116]	; (80010fc <InitKalmanStruct+0x2a8>)
 8001086:	f002 f8e4 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_GT, 1, 3, KF->GT);//1x3
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	33ac      	adds	r3, #172	; 0xac
 800108e:	2203      	movs	r2, #3
 8001090:	2101      	movs	r1, #1
 8001092:	481b      	ldr	r0, [pc, #108]	; (8001100 <InitKalmanStruct+0x2ac>)
 8001094:	f002 f8dd 	bl	8003252 <arm_mat_init_f32>
	  arm_mat_init_f32(&eye, 3, 3, KF->I);//1x3
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	33b8      	adds	r3, #184	; 0xb8
 800109c:	2203      	movs	r2, #3
 800109e:	2103      	movs	r1, #3
 80010a0:	4818      	ldr	r0, [pc, #96]	; (8001104 <InitKalmanStruct+0x2b0>)
 80010a2:	f002 f8d6 	bl	8003252 <arm_mat_init_f32>

}
 80010a6:	bf00      	nop
 80010a8:	3780      	adds	r7, #128	; 0x80
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bdb0      	pop	{r4, r5, r7, pc}
 80010ae:	bf00      	nop
 80010b0:	08007c20 	.word	0x08007c20
 80010b4:	08007c44 	.word	0x08007c44
 80010b8:	08007c68 	.word	0x08007c68
 80010bc:	2000032c 	.word	0x2000032c
 80010c0:	20000334 	.word	0x20000334
 80010c4:	2000033c 	.word	0x2000033c
 80010c8:	20000344 	.word	0x20000344
 80010cc:	20000354 	.word	0x20000354
 80010d0:	2000035c 	.word	0x2000035c
 80010d4:	20000364 	.word	0x20000364
 80010d8:	2000037c 	.word	0x2000037c
 80010dc:	20000384 	.word	0x20000384
 80010e0:	2000038c 	.word	0x2000038c
 80010e4:	20000394 	.word	0x20000394
 80010e8:	2000039c 	.word	0x2000039c
 80010ec:	200003a4 	.word	0x200003a4
 80010f0:	200003ac 	.word	0x200003ac
 80010f4:	200003b4 	.word	0x200003b4
 80010f8:	200003bc 	.word	0x200003bc
 80010fc:	20000374 	.word	0x20000374
 8001100:	2000036c 	.word	0x2000036c
 8001104:	2000034c 	.word	0x2000034c

08001108 <kalman_filter>:

void kalman_filter()
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
    //Process model: x_hat_minus = mat_A*x_hat
    arm_mat_mult_f32(&mat_A, &mat_x_hat, &mat_x_hat_minus);			//A*X
 800110c:	4a39      	ldr	r2, [pc, #228]	; (80011f4 <kalman_filter+0xec>)
 800110e:	493a      	ldr	r1, [pc, #232]	; (80011f8 <kalman_filter+0xf0>)
 8001110:	483a      	ldr	r0, [pc, #232]	; (80011fc <kalman_filter+0xf4>)
 8001112:	f002 fc2d 	bl	8003970 <arm_mat_mult_f32>
    // If an input control vector is used:
    // arm_mat_mult_f32(&mat_B, &mat_u, &mat_temp3x3A);
    // arm_mat_add_f32(&mat_x_hat_minus, &mat_temp3x3A, &mat_x_hat_minus);

    // Predict covariance matrix: P_minus = A * P * A^T + Q
    arm_mat_trans_f32(&mat_A, &mat_temp3x3A);					    //AT
 8001116:	493a      	ldr	r1, [pc, #232]	; (8001200 <kalman_filter+0xf8>)
 8001118:	4838      	ldr	r0, [pc, #224]	; (80011fc <kalman_filter+0xf4>)
 800111a:	f002 fd14 	bl	8003b46 <arm_mat_trans_f32>
    arm_mat_mult_f32(&mat_A, &mat_P, &mat_temp3x3B);			    //A*P
 800111e:	4a39      	ldr	r2, [pc, #228]	; (8001204 <kalman_filter+0xfc>)
 8001120:	4939      	ldr	r1, [pc, #228]	; (8001208 <kalman_filter+0x100>)
 8001122:	4836      	ldr	r0, [pc, #216]	; (80011fc <kalman_filter+0xf4>)
 8001124:	f002 fc24 	bl	8003970 <arm_mat_mult_f32>
    arm_mat_mult_f32(&mat_temp3x3B, &mat_temp3x3A, &mat_P_minus);	//A*P*AT
 8001128:	4a38      	ldr	r2, [pc, #224]	; (800120c <kalman_filter+0x104>)
 800112a:	4935      	ldr	r1, [pc, #212]	; (8001200 <kalman_filter+0xf8>)
 800112c:	4835      	ldr	r0, [pc, #212]	; (8001204 <kalman_filter+0xfc>)
 800112e:	f002 fc1f 	bl	8003970 <arm_mat_mult_f32>
    arm_mat_trans_f32(&mat_G, &mat_GT);								//GT
 8001132:	4937      	ldr	r1, [pc, #220]	; (8001210 <kalman_filter+0x108>)
 8001134:	4837      	ldr	r0, [pc, #220]	; (8001214 <kalman_filter+0x10c>)
 8001136:	f002 fd06 	bl	8003b46 <arm_mat_trans_f32>
    arm_mat_mult_f32(&mat_G, &mat_GT, &mat_Q);						//G*GT
 800113a:	4a37      	ldr	r2, [pc, #220]	; (8001218 <kalman_filter+0x110>)
 800113c:	4934      	ldr	r1, [pc, #208]	; (8001210 <kalman_filter+0x108>)
 800113e:	4835      	ldr	r0, [pc, #212]	; (8001214 <kalman_filter+0x10c>)
 8001140:	f002 fc16 	bl	8003970 <arm_mat_mult_f32>
    arm_mat_scale_f32(&mat_Q,KF.var_Q, &mat_Q);						//G*GT*var_q
 8001144:	4b35      	ldr	r3, [pc, #212]	; (800121c <kalman_filter+0x114>)
 8001146:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800114a:	4933      	ldr	r1, [pc, #204]	; (8001218 <kalman_filter+0x110>)
 800114c:	eeb0 0a67 	vmov.f32	s0, s15
 8001150:	4831      	ldr	r0, [pc, #196]	; (8001218 <kalman_filter+0x110>)
 8001152:	f002 fc87 	bl	8003a64 <arm_mat_scale_f32>
    arm_mat_add_f32(&mat_P_minus, &mat_Q, &mat_P_minus);			//A * P * A^T + Q
 8001156:	4a2d      	ldr	r2, [pc, #180]	; (800120c <kalman_filter+0x104>)
 8001158:	492f      	ldr	r1, [pc, #188]	; (8001218 <kalman_filter+0x110>)
 800115a:	482c      	ldr	r0, [pc, #176]	; (800120c <kalman_filter+0x104>)
 800115c:	f002 f83e 	bl	80031dc <arm_mat_add_f32>

    // Calculate innovation covariance: S = C * P_minus * C^T + R
    arm_mat_mult_f32(&mat_C, &mat_P_minus, &mat_temp1x3);			//C*P
 8001160:	4a2f      	ldr	r2, [pc, #188]	; (8001220 <kalman_filter+0x118>)
 8001162:	492a      	ldr	r1, [pc, #168]	; (800120c <kalman_filter+0x104>)
 8001164:	482f      	ldr	r0, [pc, #188]	; (8001224 <kalman_filter+0x11c>)
 8001166:	f002 fc03 	bl	8003970 <arm_mat_mult_f32>
    arm_mat_trans_f32(&mat_C, &mat_temp3x1);						//CT
 800116a:	492f      	ldr	r1, [pc, #188]	; (8001228 <kalman_filter+0x120>)
 800116c:	482d      	ldr	r0, [pc, #180]	; (8001224 <kalman_filter+0x11c>)
 800116e:	f002 fcea 	bl	8003b46 <arm_mat_trans_f32>
    arm_mat_mult_f32(&mat_temp1x3, &mat_temp3x1, &mat_temp1x1);		//C*P*C^T
 8001172:	4a2e      	ldr	r2, [pc, #184]	; (800122c <kalman_filter+0x124>)
 8001174:	492c      	ldr	r1, [pc, #176]	; (8001228 <kalman_filter+0x120>)
 8001176:	482a      	ldr	r0, [pc, #168]	; (8001220 <kalman_filter+0x118>)
 8001178:	f002 fbfa 	bl	8003970 <arm_mat_mult_f32>
    arm_mat_add_f32(&mat_temp1x1, &mat_R, &mat_S);					//C*P*C^T + R
 800117c:	4a2c      	ldr	r2, [pc, #176]	; (8001230 <kalman_filter+0x128>)
 800117e:	492d      	ldr	r1, [pc, #180]	; (8001234 <kalman_filter+0x12c>)
 8001180:	482a      	ldr	r0, [pc, #168]	; (800122c <kalman_filter+0x124>)
 8001182:	f002 f82b 	bl	80031dc <arm_mat_add_f32>

    //==> Calculate Kalman gain: K = P_minus * C^T * S^(-1)
    arm_mat_inverse_f32(&mat_S, &mat_temp1x1);						//inv(S)
 8001186:	4929      	ldr	r1, [pc, #164]	; (800122c <kalman_filter+0x124>)
 8001188:	4829      	ldr	r0, [pc, #164]	; (8001230 <kalman_filter+0x128>)
 800118a:	f002 f87a 	bl	8003282 <arm_mat_inverse_f32>
    arm_mat_mult_f32(&mat_P_minus, &mat_temp3x1, &mat_temp3x3A);	//P*CT
 800118e:	4a1c      	ldr	r2, [pc, #112]	; (8001200 <kalman_filter+0xf8>)
 8001190:	4925      	ldr	r1, [pc, #148]	; (8001228 <kalman_filter+0x120>)
 8001192:	481e      	ldr	r0, [pc, #120]	; (800120c <kalman_filter+0x104>)
 8001194:	f002 fbec 	bl	8003970 <arm_mat_mult_f32>
    arm_mat_mult_f32(&mat_temp3x3A, &mat_temp1x1, &mat_K);			//P*CT*inv(S)
 8001198:	4a27      	ldr	r2, [pc, #156]	; (8001238 <kalman_filter+0x130>)
 800119a:	4924      	ldr	r1, [pc, #144]	; (800122c <kalman_filter+0x124>)
 800119c:	4818      	ldr	r0, [pc, #96]	; (8001200 <kalman_filter+0xf8>)
 800119e:	f002 fbe7 	bl	8003970 <arm_mat_mult_f32>

    //==> Update state estimate: x_hat = x_hat_minus + K * (z - C * x_hat_minus)
    arm_mat_mult_f32(&mat_C, &mat_x_hat_minus, &mat_temp1x1);		//C*X
 80011a2:	4a22      	ldr	r2, [pc, #136]	; (800122c <kalman_filter+0x124>)
 80011a4:	4913      	ldr	r1, [pc, #76]	; (80011f4 <kalman_filter+0xec>)
 80011a6:	481f      	ldr	r0, [pc, #124]	; (8001224 <kalman_filter+0x11c>)
 80011a8:	f002 fbe2 	bl	8003970 <arm_mat_mult_f32>
    //float32_t innovation = z - temp1x1;								//Z-C*X
    arm_mat_scale_f32(&mat_K, KF.z - KF.temp1x1, &mat_temp3x1);			//K*(Z-C*X)
 80011ac:	4b1b      	ldr	r3, [pc, #108]	; (800121c <kalman_filter+0x114>)
 80011ae:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80011b2:	4b1a      	ldr	r3, [pc, #104]	; (800121c <kalman_filter+0x114>)
 80011b4:	edd3 7a5f 	vldr	s15, [r3, #380]	; 0x17c
 80011b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011bc:	491a      	ldr	r1, [pc, #104]	; (8001228 <kalman_filter+0x120>)
 80011be:	eeb0 0a67 	vmov.f32	s0, s15
 80011c2:	481d      	ldr	r0, [pc, #116]	; (8001238 <kalman_filter+0x130>)
 80011c4:	f002 fc4e 	bl	8003a64 <arm_mat_scale_f32>
    arm_mat_add_f32(&mat_x_hat_minus, &mat_temp3x1, &mat_x_hat);	//X - K*(Z-C*X) ========> X estimate
 80011c8:	4a0b      	ldr	r2, [pc, #44]	; (80011f8 <kalman_filter+0xf0>)
 80011ca:	4917      	ldr	r1, [pc, #92]	; (8001228 <kalman_filter+0x120>)
 80011cc:	4809      	ldr	r0, [pc, #36]	; (80011f4 <kalman_filter+0xec>)
 80011ce:	f002 f805 	bl	80031dc <arm_mat_add_f32>

    // Update covariance matrix: P = (I - K * C) * P_minus
    arm_mat_mult_f32(&mat_K, &mat_C, &mat_temp3x3B);				//K*C
 80011d2:	4a0c      	ldr	r2, [pc, #48]	; (8001204 <kalman_filter+0xfc>)
 80011d4:	4913      	ldr	r1, [pc, #76]	; (8001224 <kalman_filter+0x11c>)
 80011d6:	4818      	ldr	r0, [pc, #96]	; (8001238 <kalman_filter+0x130>)
 80011d8:	f002 fbca 	bl	8003970 <arm_mat_mult_f32>
    arm_mat_sub_f32(&eye, &mat_P_minus, &mat_temp3x3A);				//I - K*C
 80011dc:	4a08      	ldr	r2, [pc, #32]	; (8001200 <kalman_filter+0xf8>)
 80011de:	490b      	ldr	r1, [pc, #44]	; (800120c <kalman_filter+0x104>)
 80011e0:	4816      	ldr	r0, [pc, #88]	; (800123c <kalman_filter+0x134>)
 80011e2:	f002 fc75 	bl	8003ad0 <arm_mat_sub_f32>
    arm_mat_mult_f32(&mat_temp3x3A, &mat_P_minus, &mat_P);			//(I - K*C)*P ===========> P estimate
 80011e6:	4a08      	ldr	r2, [pc, #32]	; (8001208 <kalman_filter+0x100>)
 80011e8:	4908      	ldr	r1, [pc, #32]	; (800120c <kalman_filter+0x104>)
 80011ea:	4805      	ldr	r0, [pc, #20]	; (8001200 <kalman_filter+0xf8>)
 80011ec:	f002 fbc0 	bl	8003970 <arm_mat_mult_f32>
}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	2000033c 	.word	0x2000033c
 80011f8:	20000334 	.word	0x20000334
 80011fc:	2000032c 	.word	0x2000032c
 8001200:	2000039c 	.word	0x2000039c
 8001204:	200003a4 	.word	0x200003a4
 8001208:	20000354 	.word	0x20000354
 800120c:	2000035c 	.word	0x2000035c
 8001210:	2000036c 	.word	0x2000036c
 8001214:	20000374 	.word	0x20000374
 8001218:	20000364 	.word	0x20000364
 800121c:	200001ac 	.word	0x200001ac
 8001220:	200003b4 	.word	0x200003b4
 8001224:	2000037c 	.word	0x2000037c
 8001228:	200003ac 	.word	0x200003ac
 800122c:	200003bc 	.word	0x200003bc
 8001230:	2000038c 	.word	0x2000038c
 8001234:	20000384 	.word	0x20000384
 8001238:	20000394 	.word	0x20000394
 800123c:	2000034c 	.word	0x2000034c

08001240 <PIDSetup>:
 */

#include "PIDController.h"

void PIDSetup(PID* temp,float32_t Kp, float32_t Ki, float32_t Kd, float32_t tolerance)
{
 8001240:	b480      	push	{r7}
 8001242:	b087      	sub	sp, #28
 8001244:	af00      	add	r7, sp, #0
 8001246:	6178      	str	r0, [r7, #20]
 8001248:	ed87 0a04 	vstr	s0, [r7, #16]
 800124c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001250:	ed87 1a02 	vstr	s2, [r7, #8]
 8001254:	edc7 1a01 	vstr	s3, [r7, #4]
	temp->Kp = Kp;
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	693a      	ldr	r2, [r7, #16]
 800125c:	601a      	str	r2, [r3, #0]
	temp->Ki = Ki;
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	68fa      	ldr	r2, [r7, #12]
 8001262:	605a      	str	r2, [r3, #4]
	temp->Kd = Kd;
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	68ba      	ldr	r2, [r7, #8]
 8001268:	609a      	str	r2, [r3, #8]
	temp->tolerance = tolerance;
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	687a      	ldr	r2, [r7, #4]
 800126e:	629a      	str	r2, [r3, #40]	; 0x28
	temp->U = 0;
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	2200      	movs	r2, #0
 8001274:	60da      	str	r2, [r3, #12]
	temp->Delta_U = 0;
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	2200      	movs	r2, #0
 800127a:	611a      	str	r2, [r3, #16]
	temp->U_minus = 0;
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	2200      	movs	r2, #0
 8001280:	615a      	str	r2, [r3, #20]
	temp->Error = 0;
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	f04f 0200 	mov.w	r2, #0
 8001288:	619a      	str	r2, [r3, #24]
	temp->Error_minus = 0;
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	f04f 0200 	mov.w	r2, #0
 8001290:	61da      	str	r2, [r3, #28]
	temp->Error_minus2 = 0;
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	f04f 0200 	mov.w	r2, #0
 8001298:	621a      	str	r2, [r3, #32]
}
 800129a:	bf00      	nop
 800129c:	371c      	adds	r7, #28
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <PIDRun>:

void PIDRun(PID* temp, float32_t Feedback, float32_t Ref)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b085      	sub	sp, #20
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	60f8      	str	r0, [r7, #12]
 80012ae:	ed87 0a02 	vstr	s0, [r7, #8]
 80012b2:	edc7 0a01 	vstr	s1, [r7, #4]
	temp->Error = Ref - Feedback;
 80012b6:	ed97 7a01 	vldr	s14, [r7, #4]
 80012ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80012be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	edc3 7a06 	vstr	s15, [r3, #24]
	if(temp->Error > 0)
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	edd3 7a06 	vldr	s15, [r3, #24]
 80012ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d6:	dd04      	ble.n	80012e2 <PIDRun+0x3c>
	{
		temp->MotorDir = 0;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	2200      	movs	r2, #0
 80012dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80012e0:	e00b      	b.n	80012fa <PIDRun+0x54>
	}
	else if (temp->Error < 0)
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	edd3 7a06 	vldr	s15, [r3, #24]
 80012e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f0:	d503      	bpl.n	80012fa <PIDRun+0x54>
	{
		temp->MotorDir = 1;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	2201      	movs	r2, #1
 80012f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	}
	//U Update
	temp->Delta_U = (temp->Kp + temp->Ki + temp->Kd)*temp->Error
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	ed93 7a00 	vldr	s14, [r3]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	edd3 7a01 	vldr	s15, [r3, #4]
 8001306:	ee37 7a27 	vadd.f32	s14, s14, s15
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001310:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	edd3 7a06 	vldr	s15, [r3, #24]
 800131a:	ee27 7a27 	vmul.f32	s14, s14, s15
			  -(temp->Kp + 2*temp->Kd)*temp->Error_minus
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	edd3 6a00 	vldr	s13, [r3]
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	edd3 7a02 	vldr	s15, [r3, #8]
 800132a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800132e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	edd3 7a07 	vldr	s15, [r3, #28]
 8001338:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800133c:	ee37 7a67 	vsub.f32	s14, s14, s15
			  +temp->Kd*temp->Error_minus2;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	edd3 6a02 	vldr	s13, [r3, #8]
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	edd3 7a08 	vldr	s15, [r3, #32]
 800134c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001350:	ee77 7a27 	vadd.f32	s15, s14, s15
	temp->Delta_U = (temp->Kp + temp->Ki + temp->Kd)*temp->Error
 8001354:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001358:	ee17 2a90 	vmov	r2, s15
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	611a      	str	r2, [r3, #16]
	temp->U = temp->Delta_U + temp->U_minus;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	691a      	ldr	r2, [r3, #16]
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	695b      	ldr	r3, [r3, #20]
 8001368:	441a      	add	r2, r3
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	60da      	str	r2, [r3, #12]
	temp->U_minus = temp->U;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	68da      	ldr	r2, [r3, #12]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	615a      	str	r2, [r3, #20]
	//Error Update
	temp->Error_minus2 = temp->Error_minus;
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	69da      	ldr	r2, [r3, #28]
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	621a      	str	r2, [r3, #32]
	temp->Error_minus = temp->Error;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	699a      	ldr	r2, [r3, #24]
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	61da      	str	r2, [r3, #28]
}
 8001386:	bf00      	nop
 8001388:	3714      	adds	r7, #20
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <CascadeLoop>:

void CascadeLoop(PID* Pos, PID* Velo, float32_t PosFeedback, float32_t VeloFeedback, QuinticTraj* TrajReference, float32_t tolerance)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b088      	sub	sp, #32
 8001396:	af00      	add	r7, sp, #0
 8001398:	6178      	str	r0, [r7, #20]
 800139a:	6139      	str	r1, [r7, #16]
 800139c:	ed87 0a03 	vstr	s0, [r7, #12]
 80013a0:	edc7 0a02 	vstr	s1, [r7, #8]
 80013a4:	607a      	str	r2, [r7, #4]
 80013a6:	ed87 1a00 	vstr	s2, [r7]
//	if(fabs(TrajReference->current_pos - PosFeedback) > tolerance)
//	{
		PIDRun(Pos, PosFeedback, TrajReference->current_pos);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	edd3 7a03 	vldr	s15, [r3, #12]
 80013b0:	eef0 0a67 	vmov.f32	s1, s15
 80013b4:	ed97 0a03 	vldr	s0, [r7, #12]
 80013b8:	6978      	ldr	r0, [r7, #20]
 80013ba:	f7ff ff74 	bl	80012a6 <PIDRun>
		float32_t veloRef = Pos->U + TrajReference->current_velo;
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	ee07 3a90 	vmov	s15, r3
 80013c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	edd3 7a04 	vldr	s15, [r3, #16]
 80013d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013d4:	edc7 7a07 	vstr	s15, [r7, #28]
		PIDRun(Velo, VeloFeedback, veloRef);
 80013d8:	edd7 0a07 	vldr	s1, [r7, #28]
 80013dc:	ed97 0a02 	vldr	s0, [r7, #8]
 80013e0:	6938      	ldr	r0, [r7, #16]
 80013e2:	f7ff ff60 	bl	80012a6 <PIDRun>
//	}
//	else {
//		Velo->U = 0;
//	}
}
 80013e6:	bf00      	nop
 80013e8:	3720      	adds	r7, #32
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <QuinticSetup>:
 *      Author: tanawatp
 */
#include "QuinticTrajectory.h"

void QuinticSetup(QuinticTraj* temp, float32_t vmax, float32_t amax)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b085      	sub	sp, #20
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	60f8      	str	r0, [r7, #12]
 80013f6:	ed87 0a02 	vstr	s0, [r7, #8]
 80013fa:	edc7 0a01 	vstr	s1, [r7, #4]
	temp->v_max = vmax;
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	68ba      	ldr	r2, [r7, #8]
 8001402:	619a      	str	r2, [r3, #24]
	temp->a_max = amax;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	61da      	str	r2, [r3, #28]
	temp->State = Ready;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	2200      	movs	r2, #0
 800140e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	//temp->final_pos = 300;
}
 8001412:	bf00      	nop
 8001414:	3714      	adds	r7, #20
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
	...

08001420 <QuinticGenerator>:
void QuinticGenerator(QuinticTraj* temp)
{
 8001420:	b5b0      	push	{r4, r5, r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	temp->final_pos = temp->final_pos * 8192/120;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	edd3 7a01 	vldr	s15, [r3, #4]
 800142e:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 80016a0 <QuinticGenerator+0x280>
 8001432:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001436:	eddf 6a9b 	vldr	s13, [pc, #620]	; 80016a4 <QuinticGenerator+0x284>
 800143a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	edc3 7a01 	vstr	s15, [r3, #4]
	temp->displacement = temp->final_pos - temp->start_pos;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	ed93 7a01 	vldr	s14, [r3, #4]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	edd3 7a00 	vldr	s15, [r3]
 8001450:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	edc3 7a02 	vstr	s15, [r3, #8]
	if(temp->displacement<0)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001460:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001468:	d504      	bpl.n	8001474 <QuinticGenerator+0x54>
	{
		temp->Dir = 1;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2201      	movs	r2, #1
 800146e:	f883 2020 	strb.w	r2, [r3, #32]
 8001472:	e00b      	b.n	800148c <QuinticGenerator+0x6c>
	}
	else if (temp->displacement>0)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	edd3 7a02 	vldr	s15, [r3, #8]
 800147a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800147e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001482:	dd03      	ble.n	800148c <QuinticGenerator+0x6c>
	{
		temp->Dir = 0;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2200      	movs	r2, #0
 8001488:	f883 2020 	strb.w	r2, [r3, #32]
	}
	temp->timeAcc = 0.5*sqrtf(23.094*fabs(temp->displacement)/temp->a_max);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001492:	eef0 7ae7 	vabs.f32	s15, s15
 8001496:	ee17 0a90 	vmov	r0, s15
 800149a:	f7ff f801 	bl	80004a0 <__aeabi_f2d>
 800149e:	a37e      	add	r3, pc, #504	; (adr r3, 8001698 <QuinticGenerator+0x278>)
 80014a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a4:	f7ff f854 	bl	8000550 <__aeabi_dmul>
 80014a8:	4602      	mov	r2, r0
 80014aa:	460b      	mov	r3, r1
 80014ac:	4614      	mov	r4, r2
 80014ae:	461d      	mov	r5, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	69db      	ldr	r3, [r3, #28]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7fe fff3 	bl	80004a0 <__aeabi_f2d>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	4620      	mov	r0, r4
 80014c0:	4629      	mov	r1, r5
 80014c2:	f7ff f96f 	bl	80007a4 <__aeabi_ddiv>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	4610      	mov	r0, r2
 80014cc:	4619      	mov	r1, r3
 80014ce:	f7ff faef 	bl	8000ab0 <__aeabi_d2f>
 80014d2:	4603      	mov	r3, r0
 80014d4:	ee00 3a10 	vmov	s0, r3
 80014d8:	f005 f954 	bl	8006784 <sqrtf>
 80014dc:	ee10 3a10 	vmov	r3, s0
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7fe ffdd 	bl	80004a0 <__aeabi_f2d>
 80014e6:	f04f 0200 	mov.w	r2, #0
 80014ea:	4b6f      	ldr	r3, [pc, #444]	; (80016a8 <QuinticGenerator+0x288>)
 80014ec:	f7ff f830 	bl	8000550 <__aeabi_dmul>
 80014f0:	4602      	mov	r2, r0
 80014f2:	460b      	mov	r3, r1
 80014f4:	4610      	mov	r0, r2
 80014f6:	4619      	mov	r1, r3
 80014f8:	f7ff fada 	bl	8000ab0 <__aeabi_d2f>
 80014fc:	4602      	mov	r2, r0
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	645a      	str	r2, [r3, #68]	; 0x44
	temp->timeVelo = 1.875*fabs(temp->displacement)/temp->v_max;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	edd3 7a02 	vldr	s15, [r3, #8]
 8001508:	eef0 7ae7 	vabs.f32	s15, s15
 800150c:	ee17 0a90 	vmov	r0, s15
 8001510:	f7fe ffc6 	bl	80004a0 <__aeabi_f2d>
 8001514:	f04f 0200 	mov.w	r2, #0
 8001518:	4b64      	ldr	r3, [pc, #400]	; (80016ac <QuinticGenerator+0x28c>)
 800151a:	f7ff f819 	bl	8000550 <__aeabi_dmul>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	4614      	mov	r4, r2
 8001524:	461d      	mov	r5, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	699b      	ldr	r3, [r3, #24]
 800152a:	4618      	mov	r0, r3
 800152c:	f7fe ffb8 	bl	80004a0 <__aeabi_f2d>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4620      	mov	r0, r4
 8001536:	4629      	mov	r1, r5
 8001538:	f7ff f934 	bl	80007a4 <__aeabi_ddiv>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	4610      	mov	r0, r2
 8001542:	4619      	mov	r1, r3
 8001544:	f7ff fab4 	bl	8000ab0 <__aeabi_d2f>
 8001548:	4602      	mov	r2, r0
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	649a      	str	r2, [r3, #72]	; 0x48
	temp->TotalTime = MAX(temp->timeAcc,temp->timeVelo);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800155a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800155e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001562:	dd02      	ble.n	800156a <QuinticGenerator+0x14a>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001568:	e001      	b.n	800156e <QuinticGenerator+0x14e>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	63d3      	str	r3, [r2, #60]	; 0x3c
	temp->coeff[0] = temp->start_pos;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	625a      	str	r2, [r3, #36]	; 0x24
	temp->coeff[1] = 0;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f04f 0200 	mov.w	r2, #0
 8001580:	629a      	str	r2, [r3, #40]	; 0x28
	temp->coeff[2] = 0;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	f04f 0200 	mov.w	r2, #0
 8001588:	62da      	str	r2, [r3, #44]	; 0x2c
	temp->coeff[3] = 10.0*temp->displacement/powf(temp->TotalTime,3);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	4618      	mov	r0, r3
 8001590:	f7fe ff86 	bl	80004a0 <__aeabi_f2d>
 8001594:	f04f 0200 	mov.w	r2, #0
 8001598:	4b45      	ldr	r3, [pc, #276]	; (80016b0 <QuinticGenerator+0x290>)
 800159a:	f7fe ffd9 	bl	8000550 <__aeabi_dmul>
 800159e:	4602      	mov	r2, r0
 80015a0:	460b      	mov	r3, r1
 80015a2:	4614      	mov	r4, r2
 80015a4:	461d      	mov	r5, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80015ac:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 80015b0:	eeb0 0a67 	vmov.f32	s0, s15
 80015b4:	f005 f88e 	bl	80066d4 <powf>
 80015b8:	ee10 3a10 	vmov	r3, s0
 80015bc:	4618      	mov	r0, r3
 80015be:	f7fe ff6f 	bl	80004a0 <__aeabi_f2d>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4620      	mov	r0, r4
 80015c8:	4629      	mov	r1, r5
 80015ca:	f7ff f8eb 	bl	80007a4 <__aeabi_ddiv>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	4610      	mov	r0, r2
 80015d4:	4619      	mov	r1, r3
 80015d6:	f7ff fa6b 	bl	8000ab0 <__aeabi_d2f>
 80015da:	4602      	mov	r2, r0
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	631a      	str	r2, [r3, #48]	; 0x30
	temp->coeff[4] = -15.0*temp->displacement/powf(temp->TotalTime,4);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7fe ff5b 	bl	80004a0 <__aeabi_f2d>
 80015ea:	f04f 0200 	mov.w	r2, #0
 80015ee:	4b31      	ldr	r3, [pc, #196]	; (80016b4 <QuinticGenerator+0x294>)
 80015f0:	f7fe ffae 	bl	8000550 <__aeabi_dmul>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4614      	mov	r4, r2
 80015fa:	461d      	mov	r5, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001602:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8001606:	eeb0 0a67 	vmov.f32	s0, s15
 800160a:	f005 f863 	bl	80066d4 <powf>
 800160e:	ee10 3a10 	vmov	r3, s0
 8001612:	4618      	mov	r0, r3
 8001614:	f7fe ff44 	bl	80004a0 <__aeabi_f2d>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	4620      	mov	r0, r4
 800161e:	4629      	mov	r1, r5
 8001620:	f7ff f8c0 	bl	80007a4 <__aeabi_ddiv>
 8001624:	4602      	mov	r2, r0
 8001626:	460b      	mov	r3, r1
 8001628:	4610      	mov	r0, r2
 800162a:	4619      	mov	r1, r3
 800162c:	f7ff fa40 	bl	8000ab0 <__aeabi_d2f>
 8001630:	4602      	mov	r2, r0
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	635a      	str	r2, [r3, #52]	; 0x34
	temp->coeff[5] = 6.0*temp->displacement/powf(temp->TotalTime,5);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	4618      	mov	r0, r3
 800163c:	f7fe ff30 	bl	80004a0 <__aeabi_f2d>
 8001640:	f04f 0200 	mov.w	r2, #0
 8001644:	4b1c      	ldr	r3, [pc, #112]	; (80016b8 <QuinticGenerator+0x298>)
 8001646:	f7fe ff83 	bl	8000550 <__aeabi_dmul>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	4614      	mov	r4, r2
 8001650:	461d      	mov	r5, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001658:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 800165c:	eeb0 0a67 	vmov.f32	s0, s15
 8001660:	f005 f838 	bl	80066d4 <powf>
 8001664:	ee10 3a10 	vmov	r3, s0
 8001668:	4618      	mov	r0, r3
 800166a:	f7fe ff19 	bl	80004a0 <__aeabi_f2d>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4620      	mov	r0, r4
 8001674:	4629      	mov	r1, r5
 8001676:	f7ff f895 	bl	80007a4 <__aeabi_ddiv>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4610      	mov	r0, r2
 8001680:	4619      	mov	r1, r3
 8001682:	f7ff fa15 	bl	8000ab0 <__aeabi_d2f>
 8001686:	4602      	mov	r2, r0
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bdb0      	pop	{r4, r5, r7, pc}
 8001694:	f3af 8000 	nop.w
 8001698:	624dd2f2 	.word	0x624dd2f2
 800169c:	40371810 	.word	0x40371810
 80016a0:	46000000 	.word	0x46000000
 80016a4:	42f00000 	.word	0x42f00000
 80016a8:	3fe00000 	.word	0x3fe00000
 80016ac:	3ffe0000 	.word	0x3ffe0000
 80016b0:	40240000 	.word	0x40240000
 80016b4:	c02e0000 	.word	0xc02e0000
 80016b8:	40180000 	.word	0x40180000

080016bc <QuinticEvaluator>:
void QuinticEvaluator(QuinticTraj* temp)
{
 80016bc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80016c0:	ed2d 8b02 	vpush	{d8}
 80016c4:	b084      	sub	sp, #16
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
	float32_t time = temp->time;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ce:	60fb      	str	r3, [r7, #12]
	temp->current_pos = temp->coeff[0]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
						+ temp->coeff[1]*time
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 80016dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80016e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016e4:	ee37 8a27 	vadd.f32	s16, s14, s15
						+ temp->coeff[2]*powf(time,2)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	edd3 8a0b 	vldr	s17, [r3, #44]	; 0x2c
 80016ee:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80016f2:	ed97 0a03 	vldr	s0, [r7, #12]
 80016f6:	f004 ffed 	bl	80066d4 <powf>
 80016fa:	eef0 7a40 	vmov.f32	s15, s0
 80016fe:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001702:	ee38 8a27 	vadd.f32	s16, s16, s15
						+ temp->coeff[3]*powf(time,3)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	edd3 8a0c 	vldr	s17, [r3, #48]	; 0x30
 800170c:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8001710:	ed97 0a03 	vldr	s0, [r7, #12]
 8001714:	f004 ffde 	bl	80066d4 <powf>
 8001718:	eef0 7a40 	vmov.f32	s15, s0
 800171c:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001720:	ee38 8a27 	vadd.f32	s16, s16, s15
						+ temp->coeff[4]*powf(time,4)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	edd3 8a0d 	vldr	s17, [r3, #52]	; 0x34
 800172a:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 800172e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001732:	f004 ffcf 	bl	80066d4 <powf>
 8001736:	eef0 7a40 	vmov.f32	s15, s0
 800173a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800173e:	ee38 8a27 	vadd.f32	s16, s16, s15
						+ temp->coeff[5]*powf(time,5);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	edd3 8a0e 	vldr	s17, [r3, #56]	; 0x38
 8001748:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 800174c:	ed97 0a03 	vldr	s0, [r7, #12]
 8001750:	f004 ffc0 	bl	80066d4 <powf>
 8001754:	eef0 7a40 	vmov.f32	s15, s0
 8001758:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800175c:	ee78 7a27 	vadd.f32	s15, s16, s15
	temp->current_pos = temp->coeff[0]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	edc3 7a03 	vstr	s15, [r3, #12]

	temp->current_velo = temp->coeff[1]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800176a:	4618      	mov	r0, r3
 800176c:	f7fe fe98 	bl	80004a0 <__aeabi_f2d>
 8001770:	4604      	mov	r4, r0
 8001772:	460d      	mov	r5, r1
						+ 2.0*temp->coeff[2]*time
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001778:	4618      	mov	r0, r3
 800177a:	f7fe fe91 	bl	80004a0 <__aeabi_f2d>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	f7fe fd2f 	bl	80001e4 <__adddf3>
 8001786:	4602      	mov	r2, r0
 8001788:	460b      	mov	r3, r1
 800178a:	4690      	mov	r8, r2
 800178c:	4699      	mov	r9, r3
 800178e:	68f8      	ldr	r0, [r7, #12]
 8001790:	f7fe fe86 	bl	80004a0 <__aeabi_f2d>
 8001794:	4602      	mov	r2, r0
 8001796:	460b      	mov	r3, r1
 8001798:	4640      	mov	r0, r8
 800179a:	4649      	mov	r1, r9
 800179c:	f7fe fed8 	bl	8000550 <__aeabi_dmul>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	4620      	mov	r0, r4
 80017a6:	4629      	mov	r1, r5
 80017a8:	f7fe fd1c 	bl	80001e4 <__adddf3>
 80017ac:	4602      	mov	r2, r0
 80017ae:	460b      	mov	r3, r1
 80017b0:	4614      	mov	r4, r2
 80017b2:	461d      	mov	r5, r3
						+ 3.0*temp->coeff[3]*powf(time,2)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7fe fe71 	bl	80004a0 <__aeabi_f2d>
 80017be:	f04f 0200 	mov.w	r2, #0
 80017c2:	4b90      	ldr	r3, [pc, #576]	; (8001a04 <QuinticEvaluator+0x348>)
 80017c4:	f7fe fec4 	bl	8000550 <__aeabi_dmul>
 80017c8:	4602      	mov	r2, r0
 80017ca:	460b      	mov	r3, r1
 80017cc:	4690      	mov	r8, r2
 80017ce:	4699      	mov	r9, r3
 80017d0:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80017d4:	ed97 0a03 	vldr	s0, [r7, #12]
 80017d8:	f004 ff7c 	bl	80066d4 <powf>
 80017dc:	ee10 3a10 	vmov	r3, s0
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7fe fe5d 	bl	80004a0 <__aeabi_f2d>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	4640      	mov	r0, r8
 80017ec:	4649      	mov	r1, r9
 80017ee:	f7fe feaf 	bl	8000550 <__aeabi_dmul>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4620      	mov	r0, r4
 80017f8:	4629      	mov	r1, r5
 80017fa:	f7fe fcf3 	bl	80001e4 <__adddf3>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4614      	mov	r4, r2
 8001804:	461d      	mov	r5, r3
						+ 4.0*temp->coeff[4]*powf(time,3)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800180a:	4618      	mov	r0, r3
 800180c:	f7fe fe48 	bl	80004a0 <__aeabi_f2d>
 8001810:	f04f 0200 	mov.w	r2, #0
 8001814:	4b7c      	ldr	r3, [pc, #496]	; (8001a08 <QuinticEvaluator+0x34c>)
 8001816:	f7fe fe9b 	bl	8000550 <__aeabi_dmul>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4690      	mov	r8, r2
 8001820:	4699      	mov	r9, r3
 8001822:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8001826:	ed97 0a03 	vldr	s0, [r7, #12]
 800182a:	f004 ff53 	bl	80066d4 <powf>
 800182e:	ee10 3a10 	vmov	r3, s0
 8001832:	4618      	mov	r0, r3
 8001834:	f7fe fe34 	bl	80004a0 <__aeabi_f2d>
 8001838:	4602      	mov	r2, r0
 800183a:	460b      	mov	r3, r1
 800183c:	4640      	mov	r0, r8
 800183e:	4649      	mov	r1, r9
 8001840:	f7fe fe86 	bl	8000550 <__aeabi_dmul>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	4620      	mov	r0, r4
 800184a:	4629      	mov	r1, r5
 800184c:	f7fe fcca 	bl	80001e4 <__adddf3>
 8001850:	4602      	mov	r2, r0
 8001852:	460b      	mov	r3, r1
 8001854:	4614      	mov	r4, r2
 8001856:	461d      	mov	r5, r3
						+ 5.0*temp->coeff[5]*powf(time,4);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800185c:	4618      	mov	r0, r3
 800185e:	f7fe fe1f 	bl	80004a0 <__aeabi_f2d>
 8001862:	f04f 0200 	mov.w	r2, #0
 8001866:	4b69      	ldr	r3, [pc, #420]	; (8001a0c <QuinticEvaluator+0x350>)
 8001868:	f7fe fe72 	bl	8000550 <__aeabi_dmul>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	4690      	mov	r8, r2
 8001872:	4699      	mov	r9, r3
 8001874:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8001878:	ed97 0a03 	vldr	s0, [r7, #12]
 800187c:	f004 ff2a 	bl	80066d4 <powf>
 8001880:	ee10 3a10 	vmov	r3, s0
 8001884:	4618      	mov	r0, r3
 8001886:	f7fe fe0b 	bl	80004a0 <__aeabi_f2d>
 800188a:	4602      	mov	r2, r0
 800188c:	460b      	mov	r3, r1
 800188e:	4640      	mov	r0, r8
 8001890:	4649      	mov	r1, r9
 8001892:	f7fe fe5d 	bl	8000550 <__aeabi_dmul>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	4620      	mov	r0, r4
 800189c:	4629      	mov	r1, r5
 800189e:	f7fe fca1 	bl	80001e4 <__adddf3>
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	4610      	mov	r0, r2
 80018a8:	4619      	mov	r1, r3
 80018aa:	f7ff f901 	bl	8000ab0 <__aeabi_d2f>
 80018ae:	4602      	mov	r2, r0
	temp->current_velo = temp->coeff[1]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	611a      	str	r2, [r3, #16]

	temp->current_acc = 2.0*temp->coeff[2]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7fe fdf1 	bl	80004a0 <__aeabi_f2d>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	f7fe fc8f 	bl	80001e4 <__adddf3>
 80018c6:	4602      	mov	r2, r0
 80018c8:	460b      	mov	r3, r1
 80018ca:	4614      	mov	r4, r2
 80018cc:	461d      	mov	r5, r3
						+ 6.0*temp->coeff[3]*time
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7fe fde4 	bl	80004a0 <__aeabi_f2d>
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	4b4c      	ldr	r3, [pc, #304]	; (8001a10 <QuinticEvaluator+0x354>)
 80018de:	f7fe fe37 	bl	8000550 <__aeabi_dmul>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	4690      	mov	r8, r2
 80018e8:	4699      	mov	r9, r3
 80018ea:	68f8      	ldr	r0, [r7, #12]
 80018ec:	f7fe fdd8 	bl	80004a0 <__aeabi_f2d>
 80018f0:	4602      	mov	r2, r0
 80018f2:	460b      	mov	r3, r1
 80018f4:	4640      	mov	r0, r8
 80018f6:	4649      	mov	r1, r9
 80018f8:	f7fe fe2a 	bl	8000550 <__aeabi_dmul>
 80018fc:	4602      	mov	r2, r0
 80018fe:	460b      	mov	r3, r1
 8001900:	4620      	mov	r0, r4
 8001902:	4629      	mov	r1, r5
 8001904:	f7fe fc6e 	bl	80001e4 <__adddf3>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	4614      	mov	r4, r2
 800190e:	461d      	mov	r5, r3
						+ 12.0*temp->coeff[4]*powf(time,2)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001914:	4618      	mov	r0, r3
 8001916:	f7fe fdc3 	bl	80004a0 <__aeabi_f2d>
 800191a:	f04f 0200 	mov.w	r2, #0
 800191e:	4b3d      	ldr	r3, [pc, #244]	; (8001a14 <QuinticEvaluator+0x358>)
 8001920:	f7fe fe16 	bl	8000550 <__aeabi_dmul>
 8001924:	4602      	mov	r2, r0
 8001926:	460b      	mov	r3, r1
 8001928:	4690      	mov	r8, r2
 800192a:	4699      	mov	r9, r3
 800192c:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001930:	ed97 0a03 	vldr	s0, [r7, #12]
 8001934:	f004 fece 	bl	80066d4 <powf>
 8001938:	ee10 3a10 	vmov	r3, s0
 800193c:	4618      	mov	r0, r3
 800193e:	f7fe fdaf 	bl	80004a0 <__aeabi_f2d>
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
 8001946:	4640      	mov	r0, r8
 8001948:	4649      	mov	r1, r9
 800194a:	f7fe fe01 	bl	8000550 <__aeabi_dmul>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	4620      	mov	r0, r4
 8001954:	4629      	mov	r1, r5
 8001956:	f7fe fc45 	bl	80001e4 <__adddf3>
 800195a:	4602      	mov	r2, r0
 800195c:	460b      	mov	r3, r1
 800195e:	4614      	mov	r4, r2
 8001960:	461d      	mov	r5, r3
						+ 20.0*temp->coeff[5]*powf(time,3);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001966:	4618      	mov	r0, r3
 8001968:	f7fe fd9a 	bl	80004a0 <__aeabi_f2d>
 800196c:	f04f 0200 	mov.w	r2, #0
 8001970:	4b29      	ldr	r3, [pc, #164]	; (8001a18 <QuinticEvaluator+0x35c>)
 8001972:	f7fe fded 	bl	8000550 <__aeabi_dmul>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	4690      	mov	r8, r2
 800197c:	4699      	mov	r9, r3
 800197e:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8001982:	ed97 0a03 	vldr	s0, [r7, #12]
 8001986:	f004 fea5 	bl	80066d4 <powf>
 800198a:	ee10 3a10 	vmov	r3, s0
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe fd86 	bl	80004a0 <__aeabi_f2d>
 8001994:	4602      	mov	r2, r0
 8001996:	460b      	mov	r3, r1
 8001998:	4640      	mov	r0, r8
 800199a:	4649      	mov	r1, r9
 800199c:	f7fe fdd8 	bl	8000550 <__aeabi_dmul>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4620      	mov	r0, r4
 80019a6:	4629      	mov	r1, r5
 80019a8:	f7fe fc1c 	bl	80001e4 <__adddf3>
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	4610      	mov	r0, r2
 80019b2:	4619      	mov	r1, r3
 80019b4:	f7ff f87c 	bl	8000ab0 <__aeabi_d2f>
 80019b8:	4602      	mov	r2, r0
	temp->current_acc = 2.0*temp->coeff[2]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	615a      	str	r2, [r3, #20]
	if(time >= temp->TotalTime)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80019c4:	ed97 7a03 	vldr	s14, [r7, #12]
 80019c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d0:	da00      	bge.n	80019d4 <QuinticEvaluator+0x318>
		temp->start_pos = temp->final_pos;
		temp->current_pos = temp->start_pos;
		temp->current_velo = 0;
		temp->current_acc = 0;
	}
}
 80019d2:	e00f      	b.n	80019f4 <QuinticEvaluator+0x338>
		temp->start_pos = temp->final_pos;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685a      	ldr	r2, [r3, #4]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	601a      	str	r2, [r3, #0]
		temp->current_pos = temp->start_pos;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	60da      	str	r2, [r3, #12]
		temp->current_velo = 0;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	f04f 0200 	mov.w	r2, #0
 80019ea:	611a      	str	r2, [r3, #16]
		temp->current_acc = 0;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f04f 0200 	mov.w	r2, #0
 80019f2:	615a      	str	r2, [r3, #20]
}
 80019f4:	bf00      	nop
 80019f6:	3710      	adds	r7, #16
 80019f8:	46bd      	mov	sp, r7
 80019fa:	ecbd 8b02 	vpop	{d8}
 80019fe:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a02:	bf00      	nop
 8001a04:	40080000 	.word	0x40080000
 8001a08:	40100000 	.word	0x40100000
 8001a0c:	40140000 	.word	0x40140000
 8001a10:	40180000 	.word	0x40180000
 8001a14:	40280000 	.word	0x40280000
 8001a18:	40340000 	.word	0x40340000

08001a1c <QuinticRun>:
void QuinticRun(QuinticTraj* temp,float32_t dt)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	ed87 0a00 	vstr	s0, [r7]
	switch(temp->State)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d022      	beq.n	8001a78 <QuinticRun+0x5c>
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	dc3f      	bgt.n	8001ab6 <QuinticRun+0x9a>
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d002      	beq.n	8001a40 <QuinticRun+0x24>
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d010      	beq.n	8001a60 <QuinticRun+0x44>
		{
			temp->State = Ready;
		}
		break;
	}
}
 8001a3e:	e03a      	b.n	8001ab6 <QuinticRun+0x9a>
		if(temp->start_pos != temp->final_pos)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	ed93 7a00 	vldr	s14, [r3]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a4c:	eeb4 7a67 	vcmp.f32	s14, s15
 8001a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a54:	d02e      	beq.n	8001ab4 <QuinticRun+0x98>
			temp->State = PreCal;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		break;
 8001a5e:	e029      	b.n	8001ab4 <QuinticRun+0x98>
		temp->time = 0;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f04f 0200 	mov.w	r2, #0
 8001a66:	641a      	str	r2, [r3, #64]	; 0x40
		QuinticGenerator(temp);
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f7ff fcd9 	bl	8001420 <QuinticGenerator>
		temp->State = Run;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2202      	movs	r2, #2
 8001a72:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		break;
 8001a76:	e01e      	b.n	8001ab6 <QuinticRun+0x9a>
		temp->time = temp->time + dt;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8001a7e:	edd7 7a00 	vldr	s15, [r7]
 8001a82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		QuinticEvaluator(temp);
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff fe15 	bl	80016bc <QuinticEvaluator>
		if(temp->time > temp->TotalTime)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001a9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa6:	dc00      	bgt.n	8001aaa <QuinticRun+0x8e>
		break;
 8001aa8:	e005      	b.n	8001ab6 <QuinticRun+0x9a>
			temp->State = Ready;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2200      	movs	r2, #0
 8001aae:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		break;
 8001ab2:	e000      	b.n	8001ab6 <QuinticRun+0x9a>
		break;
 8001ab4:	bf00      	nop
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <InitReadEncoder>:
//{ //get time in micros
//	return __HAL_TIM_GET_COUNTER(&htim5)+ ReadEncoderParam._micros;
//}

void InitReadEncoder(ReadEncoder* Read, uint32_t samplingtime)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b083      	sub	sp, #12
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
 8001ac6:	6039      	str	r1, [r7, #0]
	Read->MotorSetDuty = 0;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2200      	movs	r2, #0
 8001acc:	701a      	strb	r2, [r3, #0]
	Read->Pulse_Compare = 0;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	805a      	strh	r2, [r3, #2]
	Read->DIR = 0;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	711a      	strb	r2, [r3, #4]
}
 8001ada:	bf00      	nop
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
	...

08001ae8 <QEIGetFeedback>:
//	//Delay
//	QEIData.data[1] = QEIData.data[0];
//	QEIData.timestamp[1] = QEIData.timestamp[0];
//}
void QEIGetFeedback(QEI* temp, uint16_t Hz)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	460b      	mov	r3, r1
 8001af2:	807b      	strh	r3, [r7, #2]
	temp->QEIPosition = __HAL_TIM_GET_COUNTER(&htim2);
 8001af4:	4b0f      	ldr	r3, [pc, #60]	; (8001b34 <QEIGetFeedback+0x4c>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001afa:	461a      	mov	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	605a      	str	r2, [r3, #4]
	temp->QEIVelocity = (temp->QEIPosition - temp->QEIPosition_minus) * Hz;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685a      	ldr	r2, [r3, #4]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	887a      	ldrh	r2, [r7, #2]
 8001b0c:	fb02 f303 	mul.w	r3, r2, r3
 8001b10:	ee07 3a90 	vmov	s15, r3
 8001b14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	edc3 7a02 	vstr	s15, [r3, #8]
	temp->QEIPosition_minus = temp->QEIPosition;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685a      	ldr	r2, [r3, #4]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	601a      	str	r2, [r3, #0]
}
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	200004f8 	.word	0x200004f8

08001b38 <TraySetup>:
 */
#include "TrayLocalization.h"
#include "arm_math.h"

void TraySetup(Tray* temp, uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	4608      	mov	r0, r1
 8001b42:	4611      	mov	r1, r2
 8001b44:	461a      	mov	r2, r3
 8001b46:	4603      	mov	r3, r0
 8001b48:	817b      	strh	r3, [r7, #10]
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	813b      	strh	r3, [r7, #8]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	80fb      	strh	r3, [r7, #6]
	temp->Edge1_X = x1;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	897a      	ldrh	r2, [r7, #10]
 8001b56:	801a      	strh	r2, [r3, #0]
	temp->Edge1_Y = y1;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	893a      	ldrh	r2, [r7, #8]
 8001b5c:	805a      	strh	r2, [r3, #2]
	temp->Edge2_X = x2;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	88fa      	ldrh	r2, [r7, #6]
 8001b62:	809a      	strh	r2, [r3, #4]
	temp->Edge2_Y = y2;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	8b3a      	ldrh	r2, [r7, #24]
 8001b68:	80da      	strh	r2, [r3, #6]
}
 8001b6a:	bf00      	nop
 8001b6c:	3714      	adds	r7, #20
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
	...

08001b78 <TrayLocalization>:
void TrayLocalization(Tray* temp)
{
 8001b78:	b5b0      	push	{r4, r5, r7, lr}
 8001b7a:	ed2d 8b02 	vpush	{d8}
 8001b7e:	b08e      	sub	sp, #56	; 0x38
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
	uint16_t RefX_case1[3] = {10*8192/120,30*8192/120,50*8192/120};
 8001b84:	4ab6      	ldr	r2, [pc, #728]	; (8001e60 <TrayLocalization+0x2e8>)
 8001b86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b8a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b8e:	6018      	str	r0, [r3, #0]
 8001b90:	3304      	adds	r3, #4
 8001b92:	8019      	strh	r1, [r3, #0]
	uint16_t RefY_case1[3] = {40*8192/120,25*8192/120,10*8192/120};
 8001b94:	4ab3      	ldr	r2, [pc, #716]	; (8001e64 <TrayLocalization+0x2ec>)
 8001b96:	f107 031c 	add.w	r3, r7, #28
 8001b9a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b9e:	6018      	str	r0, [r3, #0]
 8001ba0:	3304      	adds	r3, #4
 8001ba2:	8019      	strh	r1, [r3, #0]

	uint16_t RefX_case2[3] = {10*8192/120,25*8192/120,40*8192/120};
 8001ba4:	4ab0      	ldr	r2, [pc, #704]	; (8001e68 <TrayLocalization+0x2f0>)
 8001ba6:	f107 0314 	add.w	r3, r7, #20
 8001baa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bae:	6018      	str	r0, [r3, #0]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	8019      	strh	r1, [r3, #0]
	uint16_t RefY_case2[3] = {50*8192/120,30*8192/120,10*8192/120};
 8001bb4:	4aad      	ldr	r2, [pc, #692]	; (8001e6c <TrayLocalization+0x2f4>)
 8001bb6:	f107 030c 	add.w	r3, r7, #12
 8001bba:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bbe:	6018      	str	r0, [r3, #0]
 8001bc0:	3304      	adds	r3, #4
 8001bc2:	8019      	strh	r1, [r3, #0]
	int16_t deltaX = temp->Edge2_X - temp->Edge1_X;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	889a      	ldrh	r2, [r3, #4]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	881b      	ldrh	r3, [r3, #0]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	867b      	strh	r3, [r7, #50]	; 0x32
	int16_t deltaY = temp->Edge2_Y - temp->Edge1_Y;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	88da      	ldrh	r2, [r3, #6]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	885b      	ldrh	r3, [r3, #2]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	b29b      	uxth	r3, r3
 8001bde:	863b      	strh	r3, [r7, #48]	; 0x30
	float32_t lengh = sqrt(pow(deltaX,2) + pow(deltaY,2));
 8001be0:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7fe fc49 	bl	800047c <__aeabi_i2d>
 8001bea:	4602      	mov	r2, r0
 8001bec:	460b      	mov	r3, r1
 8001bee:	ed9f 1b9a 	vldr	d1, [pc, #616]	; 8001e58 <TrayLocalization+0x2e0>
 8001bf2:	ec43 2b10 	vmov	d0, r2, r3
 8001bf6:	f004 fcd1 	bl	800659c <pow>
 8001bfa:	ec55 4b10 	vmov	r4, r5, d0
 8001bfe:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7fe fc3a 	bl	800047c <__aeabi_i2d>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	ed9f 1b92 	vldr	d1, [pc, #584]	; 8001e58 <TrayLocalization+0x2e0>
 8001c10:	ec43 2b10 	vmov	d0, r2, r3
 8001c14:	f004 fcc2 	bl	800659c <pow>
 8001c18:	ec53 2b10 	vmov	r2, r3, d0
 8001c1c:	4620      	mov	r0, r4
 8001c1e:	4629      	mov	r1, r5
 8001c20:	f7fe fae0 	bl	80001e4 <__adddf3>
 8001c24:	4602      	mov	r2, r0
 8001c26:	460b      	mov	r3, r1
 8001c28:	ec43 2b17 	vmov	d7, r2, r3
 8001c2c:	eeb0 0a47 	vmov.f32	s0, s14
 8001c30:	eef0 0a67 	vmov.f32	s1, s15
 8001c34:	f004 fd22 	bl	800667c <sqrt>
 8001c38:	ec53 2b10 	vmov	r2, r3, d0
 8001c3c:	4610      	mov	r0, r2
 8001c3e:	4619      	mov	r1, r3
 8001c40:	f7fe ff36 	bl	8000ab0 <__aeabi_d2f>
 8001c44:	4603      	mov	r3, r0
 8001c46:	62fb      	str	r3, [r7, #44]	; 0x2c

	if((3276 <= lengh)&&(lengh <= 3550))
 8001c48:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c4c:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8001e70 <TrayLocalization+0x2f8>
 8001c50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c58:	db0d      	blt.n	8001c76 <TrayLocalization+0xfe>
 8001c5a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c5e:	ed9f 7a85 	vldr	s14, [pc, #532]	; 8001e74 <TrayLocalization+0x2fc>
 8001c62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6a:	d804      	bhi.n	8001c76 <TrayLocalization+0xfe>
	{
		temp->Flag = 1;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8001c74:	e01a      	b.n	8001cac <TrayLocalization+0x134>
	}
	else if ((3550 <= lengh)&&(lengh <= 4233))
 8001c76:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c7a:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8001e74 <TrayLocalization+0x2fc>
 8001c7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c86:	db0d      	blt.n	8001ca4 <TrayLocalization+0x12c>
 8001c88:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c8c:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8001e78 <TrayLocalization+0x300>
 8001c90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c98:	d804      	bhi.n	8001ca4 <TrayLocalization+0x12c>
	{
		temp->Flag = 2;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2202      	movs	r2, #2
 8001c9e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8001ca2:	e003      	b.n	8001cac <TrayLocalization+0x134>
	}
	else
	{
		temp->Flag = 0;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	}
	float32_t theta;
	arm_atan2_f32(deltaY,deltaX,&theta);
 8001cac:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8001cb0:	ee07 3a90 	vmov	s15, r3
 8001cb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cb8:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001cbc:	ee07 3a10 	vmov	s14, r3
 8001cc0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001cc4:	f107 0308 	add.w	r3, r7, #8
 8001cc8:	4618      	mov	r0, r3
 8001cca:	eef0 0a47 	vmov.f32	s1, s14
 8001cce:	eeb0 0a67 	vmov.f32	s0, s15
 8001cd2:	f000 ff55 	bl	8002b80 <arm_atan2_f32>
	int8_t i;
	int8_t j;
	uint8_t ind = 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	switch(temp->Flag)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f993 302d 	ldrsb.w	r3, [r3, #45]	; 0x2d
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	f000 80af 	beq.w	8001e46 <TrayLocalization+0x2ce>
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	f300 8166 	bgt.w	8001fba <TrayLocalization+0x442>
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	f000 8162 	beq.w	8001fb8 <TrayLocalization+0x440>
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	f040 8160 	bne.w	8001fba <TrayLocalization+0x442>
	{
	case 1:
		for(i=0;i<3;i++)
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001d00:	e09b      	b.n	8001e3a <TrayLocalization+0x2c2>
		{
			for(j=0;j<3;j++)
 8001d02:	2300      	movs	r3, #0
 8001d04:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001d08:	e08b      	b.n	8001e22 <TrayLocalization+0x2aa>
			{
				temp->Holes_X[ind] = temp->Edge1_X
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	881b      	ldrh	r3, [r3, #0]
 8001d0e:	ee07 3a90 	vmov	s15, r3
								+ arm_cos_f32(theta)*RefX_case1[i]
 8001d12:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001d16:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d1a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d1e:	f001 f955 	bl	8002fcc <arm_cos_f32>
 8001d22:	eeb0 7a40 	vmov.f32	s14, s0
 8001d26:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	3338      	adds	r3, #56	; 0x38
 8001d2e:	443b      	add	r3, r7
 8001d30:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001d34:	ee07 3a90 	vmov	s15, r3
 8001d38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d40:	ee38 8a27 	vadd.f32	s16, s16, s15
								- arm_sin_f32(theta)*RefY_case1[j];
 8001d44:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d48:	eeb0 0a67 	vmov.f32	s0, s15
 8001d4c:	f001 f9c4 	bl	80030d8 <arm_sin_f32>
 8001d50:	eeb0 7a40 	vmov.f32	s14, s0
 8001d54:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	3338      	adds	r3, #56	; 0x38
 8001d5c:	443b      	add	r3, r7
 8001d5e:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8001d62:	ee07 3a90 	vmov	s15, r3
 8001d66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d6e:	ee78 7a67 	vsub.f32	s15, s16, s15
				temp->Holes_X[ind] = temp->Edge1_X
 8001d72:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8001d76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d7a:	ee17 3a90 	vmov	r3, s15
 8001d7e:	b299      	uxth	r1, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	3204      	adds	r2, #4
 8001d84:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				temp->Holes_Y[ind] = temp->Edge1_Y
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	885b      	ldrh	r3, [r3, #2]
 8001d8c:	ee07 3a90 	vmov	s15, r3
								+ arm_cos_f32(theta)*RefY_case1[j]
 8001d90:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001d94:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d98:	eeb0 0a67 	vmov.f32	s0, s15
 8001d9c:	f001 f916 	bl	8002fcc <arm_cos_f32>
 8001da0:	eeb0 7a40 	vmov.f32	s14, s0
 8001da4:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	3338      	adds	r3, #56	; 0x38
 8001dac:	443b      	add	r3, r7
 8001dae:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8001db2:	ee07 3a90 	vmov	s15, r3
 8001db6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dbe:	ee38 8a27 	vadd.f32	s16, s16, s15
								+ arm_sin_f32(theta)*RefX_case1[i];
 8001dc2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001dc6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dca:	f001 f985 	bl	80030d8 <arm_sin_f32>
 8001dce:	eeb0 7a40 	vmov.f32	s14, s0
 8001dd2:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	3338      	adds	r3, #56	; 0x38
 8001dda:	443b      	add	r3, r7
 8001ddc:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001de0:	ee07 3a90 	vmov	s15, r3
 8001de4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001de8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dec:	ee78 7a27 	vadd.f32	s15, s16, s15
				temp->Holes_Y[ind] = temp->Edge1_Y
 8001df0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001df4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001df8:	ee17 2a90 	vmov	r2, s15
 8001dfc:	b291      	uxth	r1, r2
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	330c      	adds	r3, #12
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	4413      	add	r3, r2
 8001e06:	460a      	mov	r2, r1
 8001e08:	805a      	strh	r2, [r3, #2]
				ind += 1;
 8001e0a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001e0e:	3301      	adds	r3, #1
 8001e10:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			for(j=0;j<3;j++)
 8001e14:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001e22:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	f77f af6f 	ble.w	8001d0a <TrayLocalization+0x192>
		for(i=0;i<3;i++)
 8001e2c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	3301      	adds	r3, #1
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001e3a:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	f77f af5f 	ble.w	8001d02 <TrayLocalization+0x18a>
			}
		}
		break;
 8001e44:	e0b9      	b.n	8001fba <TrayLocalization+0x442>
	case 2:
		for(i=0;i<3;i++)
 8001e46:	2300      	movs	r3, #0
 8001e48:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001e4c:	e0ae      	b.n	8001fac <TrayLocalization+0x434>
		{
			for(j=0;j<3;j++)
 8001e4e:	2300      	movs	r3, #0
 8001e50:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001e54:	e09e      	b.n	8001f94 <TrayLocalization+0x41c>
 8001e56:	bf00      	nop
 8001e58:	00000000 	.word	0x00000000
 8001e5c:	40000000 	.word	0x40000000
 8001e60:	08007c74 	.word	0x08007c74
 8001e64:	08007c7c 	.word	0x08007c7c
 8001e68:	08007c84 	.word	0x08007c84
 8001e6c:	08007c8c 	.word	0x08007c8c
 8001e70:	454cc000 	.word	0x454cc000
 8001e74:	455de000 	.word	0x455de000
 8001e78:	45844800 	.word	0x45844800
			{
				temp->Holes_X[ind] = temp->Edge1_X
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	881b      	ldrh	r3, [r3, #0]
 8001e80:	ee07 3a90 	vmov	s15, r3
								+ arm_cos_f32(theta)*RefX_case2[i]
 8001e84:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001e88:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e8c:	eeb0 0a67 	vmov.f32	s0, s15
 8001e90:	f001 f89c 	bl	8002fcc <arm_cos_f32>
 8001e94:	eeb0 7a40 	vmov.f32	s14, s0
 8001e98:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	3338      	adds	r3, #56	; 0x38
 8001ea0:	443b      	add	r3, r7
 8001ea2:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8001ea6:	ee07 3a90 	vmov	s15, r3
 8001eaa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eb2:	ee38 8a27 	vadd.f32	s16, s16, s15
								- arm_sin_f32(theta)*RefY_case2[j];
 8001eb6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001eba:	eeb0 0a67 	vmov.f32	s0, s15
 8001ebe:	f001 f90b 	bl	80030d8 <arm_sin_f32>
 8001ec2:	eeb0 7a40 	vmov.f32	s14, s0
 8001ec6:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	3338      	adds	r3, #56	; 0x38
 8001ece:	443b      	add	r3, r7
 8001ed0:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 8001ed4:	ee07 3a90 	vmov	s15, r3
 8001ed8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001edc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ee0:	ee78 7a67 	vsub.f32	s15, s16, s15
				temp->Holes_X[ind] = temp->Edge1_X
 8001ee4:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8001ee8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001eec:	ee17 3a90 	vmov	r3, s15
 8001ef0:	b299      	uxth	r1, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	3204      	adds	r2, #4
 8001ef6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				temp->Holes_Y[ind] = temp->Edge1_Y
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	885b      	ldrh	r3, [r3, #2]
 8001efe:	ee07 3a90 	vmov	s15, r3
								+ arm_cos_f32(theta)*RefY_case2[j]
 8001f02:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001f06:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f0a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f0e:	f001 f85d 	bl	8002fcc <arm_cos_f32>
 8001f12:	eeb0 7a40 	vmov.f32	s14, s0
 8001f16:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	3338      	adds	r3, #56	; 0x38
 8001f1e:	443b      	add	r3, r7
 8001f20:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 8001f24:	ee07 3a90 	vmov	s15, r3
 8001f28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f30:	ee38 8a27 	vadd.f32	s16, s16, s15
								+ arm_sin_f32(theta)*RefX_case2[i];
 8001f34:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f38:	eeb0 0a67 	vmov.f32	s0, s15
 8001f3c:	f001 f8cc 	bl	80030d8 <arm_sin_f32>
 8001f40:	eeb0 7a40 	vmov.f32	s14, s0
 8001f44:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	3338      	adds	r3, #56	; 0x38
 8001f4c:	443b      	add	r3, r7
 8001f4e:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8001f52:	ee07 3a90 	vmov	s15, r3
 8001f56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f5e:	ee78 7a27 	vadd.f32	s15, s16, s15
				temp->Holes_Y[ind] = temp->Edge1_Y
 8001f62:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001f66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f6a:	ee17 2a90 	vmov	r2, s15
 8001f6e:	b291      	uxth	r1, r2
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	330c      	adds	r3, #12
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	4413      	add	r3, r2
 8001f78:	460a      	mov	r2, r1
 8001f7a:	805a      	strh	r2, [r3, #2]
				ind += 1;
 8001f7c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001f80:	3301      	adds	r3, #1
 8001f82:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			for(j=0;j<3;j++)
 8001f86:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001f94:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	f77f af6f 	ble.w	8001e7c <TrayLocalization+0x304>
		for(i=0;i<3;i++)
 8001f9e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001fac:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001fb0:	2b02      	cmp	r3, #2
 8001fb2:	f77f af4c 	ble.w	8001e4e <TrayLocalization+0x2d6>
			}
		}
		break;
 8001fb6:	e000      	b.n	8001fba <TrayLocalization+0x442>
	case 0:
		break;
 8001fb8:	bf00      	nop
	}
}
 8001fba:	bf00      	nop
 8001fbc:	3738      	adds	r7, #56	; 0x38
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	ecbd 8b02 	vpop	{d8}
 8001fc4:	bdb0      	pop	{r4, r5, r7, pc}
 8001fc6:	bf00      	nop

08001fc8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	; 0x28
 8001fcc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fce:	f107 0314 	add.w	r3, r7, #20
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]
 8001fd8:	609a      	str	r2, [r3, #8]
 8001fda:	60da      	str	r2, [r3, #12]
 8001fdc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	4b41      	ldr	r3, [pc, #260]	; (80020e8 <MX_GPIO_Init+0x120>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	4a40      	ldr	r2, [pc, #256]	; (80020e8 <MX_GPIO_Init+0x120>)
 8001fe8:	f043 0304 	orr.w	r3, r3, #4
 8001fec:	6313      	str	r3, [r2, #48]	; 0x30
 8001fee:	4b3e      	ldr	r3, [pc, #248]	; (80020e8 <MX_GPIO_Init+0x120>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	f003 0304 	and.w	r3, r3, #4
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	4b3a      	ldr	r3, [pc, #232]	; (80020e8 <MX_GPIO_Init+0x120>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	4a39      	ldr	r2, [pc, #228]	; (80020e8 <MX_GPIO_Init+0x120>)
 8002004:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002008:	6313      	str	r3, [r2, #48]	; 0x30
 800200a:	4b37      	ldr	r3, [pc, #220]	; (80020e8 <MX_GPIO_Init+0x120>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	60bb      	str	r3, [r7, #8]
 800201a:	4b33      	ldr	r3, [pc, #204]	; (80020e8 <MX_GPIO_Init+0x120>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201e:	4a32      	ldr	r2, [pc, #200]	; (80020e8 <MX_GPIO_Init+0x120>)
 8002020:	f043 0301 	orr.w	r3, r3, #1
 8002024:	6313      	str	r3, [r2, #48]	; 0x30
 8002026:	4b30      	ldr	r3, [pc, #192]	; (80020e8 <MX_GPIO_Init+0x120>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	60bb      	str	r3, [r7, #8]
 8002030:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002032:	2300      	movs	r3, #0
 8002034:	607b      	str	r3, [r7, #4]
 8002036:	4b2c      	ldr	r3, [pc, #176]	; (80020e8 <MX_GPIO_Init+0x120>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203a:	4a2b      	ldr	r2, [pc, #172]	; (80020e8 <MX_GPIO_Init+0x120>)
 800203c:	f043 0302 	orr.w	r3, r3, #2
 8002040:	6313      	str	r3, [r2, #48]	; 0x30
 8002042:	4b29      	ldr	r3, [pc, #164]	; (80020e8 <MX_GPIO_Init+0x120>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800204e:	2200      	movs	r2, #0
 8002050:	2120      	movs	r1, #32
 8002052:	4826      	ldr	r0, [pc, #152]	; (80020ec <MX_GPIO_Init+0x124>)
 8002054:	f002 f8c0 	bl	80041d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002058:	2200      	movs	r2, #0
 800205a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800205e:	4824      	ldr	r0, [pc, #144]	; (80020f0 <MX_GPIO_Init+0x128>)
 8002060:	f002 f8ba 	bl	80041d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8002064:	2200      	movs	r2, #0
 8002066:	2140      	movs	r1, #64	; 0x40
 8002068:	4822      	ldr	r0, [pc, #136]	; (80020f4 <MX_GPIO_Init+0x12c>)
 800206a:	f002 f8b5 	bl	80041d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800206e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002072:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002074:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002078:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207a:	2300      	movs	r3, #0
 800207c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800207e:	f107 0314 	add.w	r3, r7, #20
 8002082:	4619      	mov	r1, r3
 8002084:	481b      	ldr	r0, [pc, #108]	; (80020f4 <MX_GPIO_Init+0x12c>)
 8002086:	f001 ff23 	bl	8003ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800208a:	2320      	movs	r3, #32
 800208c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800208e:	2301      	movs	r3, #1
 8002090:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002092:	2300      	movs	r3, #0
 8002094:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002096:	2300      	movs	r3, #0
 8002098:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800209a:	f107 0314 	add.w	r3, r7, #20
 800209e:	4619      	mov	r1, r3
 80020a0:	4812      	ldr	r0, [pc, #72]	; (80020ec <MX_GPIO_Init+0x124>)
 80020a2:	f001 ff15 	bl	8003ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ac:	2301      	movs	r3, #1
 80020ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b0:	2300      	movs	r3, #0
 80020b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b4:	2300      	movs	r3, #0
 80020b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	4619      	mov	r1, r3
 80020be:	480c      	ldr	r0, [pc, #48]	; (80020f0 <MX_GPIO_Init+0x128>)
 80020c0:	f001 ff06 	bl	8003ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80020c4:	2340      	movs	r3, #64	; 0x40
 80020c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020c8:	2301      	movs	r3, #1
 80020ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d0:	2300      	movs	r3, #0
 80020d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020d4:	f107 0314 	add.w	r3, r7, #20
 80020d8:	4619      	mov	r1, r3
 80020da:	4806      	ldr	r0, [pc, #24]	; (80020f4 <MX_GPIO_Init+0x12c>)
 80020dc:	f001 fef8 	bl	8003ed0 <HAL_GPIO_Init>

}
 80020e0:	bf00      	nop
 80020e2:	3728      	adds	r7, #40	; 0x28
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40023800 	.word	0x40023800
 80020ec:	40020000 	.word	0x40020000
 80020f0:	40020400 	.word	0x40020400
 80020f4:	40020800 	.word	0x40020800

080020f8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020fc:	4b12      	ldr	r3, [pc, #72]	; (8002148 <MX_I2C1_Init+0x50>)
 80020fe:	4a13      	ldr	r2, [pc, #76]	; (800214c <MX_I2C1_Init+0x54>)
 8002100:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002102:	4b11      	ldr	r3, [pc, #68]	; (8002148 <MX_I2C1_Init+0x50>)
 8002104:	4a12      	ldr	r2, [pc, #72]	; (8002150 <MX_I2C1_Init+0x58>)
 8002106:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002108:	4b0f      	ldr	r3, [pc, #60]	; (8002148 <MX_I2C1_Init+0x50>)
 800210a:	2200      	movs	r2, #0
 800210c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800210e:	4b0e      	ldr	r3, [pc, #56]	; (8002148 <MX_I2C1_Init+0x50>)
 8002110:	2200      	movs	r2, #0
 8002112:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002114:	4b0c      	ldr	r3, [pc, #48]	; (8002148 <MX_I2C1_Init+0x50>)
 8002116:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800211a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800211c:	4b0a      	ldr	r3, [pc, #40]	; (8002148 <MX_I2C1_Init+0x50>)
 800211e:	2200      	movs	r2, #0
 8002120:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002122:	4b09      	ldr	r3, [pc, #36]	; (8002148 <MX_I2C1_Init+0x50>)
 8002124:	2200      	movs	r2, #0
 8002126:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002128:	4b07      	ldr	r3, [pc, #28]	; (8002148 <MX_I2C1_Init+0x50>)
 800212a:	2200      	movs	r2, #0
 800212c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800212e:	4b06      	ldr	r3, [pc, #24]	; (8002148 <MX_I2C1_Init+0x50>)
 8002130:	2200      	movs	r2, #0
 8002132:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002134:	4804      	ldr	r0, [pc, #16]	; (8002148 <MX_I2C1_Init+0x50>)
 8002136:	f002 f869 	bl	800420c <HAL_I2C_Init>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002140:	f000 f9b0 	bl	80024a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002144:	bf00      	nop
 8002146:	bd80      	pop	{r7, pc}
 8002148:	2000009c 	.word	0x2000009c
 800214c:	40005400 	.word	0x40005400
 8002150:	00061a80 	.word	0x00061a80

08002154 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b08a      	sub	sp, #40	; 0x28
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800215c:	f107 0314 	add.w	r3, r7, #20
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	609a      	str	r2, [r3, #8]
 8002168:	60da      	str	r2, [r3, #12]
 800216a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a19      	ldr	r2, [pc, #100]	; (80021d8 <HAL_I2C_MspInit+0x84>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d12b      	bne.n	80021ce <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
 800217a:	4b18      	ldr	r3, [pc, #96]	; (80021dc <HAL_I2C_MspInit+0x88>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	4a17      	ldr	r2, [pc, #92]	; (80021dc <HAL_I2C_MspInit+0x88>)
 8002180:	f043 0302 	orr.w	r3, r3, #2
 8002184:	6313      	str	r3, [r2, #48]	; 0x30
 8002186:	4b15      	ldr	r3, [pc, #84]	; (80021dc <HAL_I2C_MspInit+0x88>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	613b      	str	r3, [r7, #16]
 8002190:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002192:	23c0      	movs	r3, #192	; 0xc0
 8002194:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002196:	2312      	movs	r3, #18
 8002198:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219a:	2300      	movs	r3, #0
 800219c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800219e:	2303      	movs	r3, #3
 80021a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021a2:	2304      	movs	r3, #4
 80021a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a6:	f107 0314 	add.w	r3, r7, #20
 80021aa:	4619      	mov	r1, r3
 80021ac:	480c      	ldr	r0, [pc, #48]	; (80021e0 <HAL_I2C_MspInit+0x8c>)
 80021ae:	f001 fe8f 	bl	8003ed0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021b2:	2300      	movs	r3, #0
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	4b09      	ldr	r3, [pc, #36]	; (80021dc <HAL_I2C_MspInit+0x88>)
 80021b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ba:	4a08      	ldr	r2, [pc, #32]	; (80021dc <HAL_I2C_MspInit+0x88>)
 80021bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021c0:	6413      	str	r3, [r2, #64]	; 0x40
 80021c2:	4b06      	ldr	r3, [pc, #24]	; (80021dc <HAL_I2C_MspInit+0x88>)
 80021c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021ca:	60fb      	str	r3, [r7, #12]
 80021cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80021ce:	bf00      	nop
 80021d0:	3728      	adds	r7, #40	; 0x28
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40005400 	.word	0x40005400
 80021dc:	40023800 	.word	0x40023800
 80021e0:	40020400 	.word	0x40020400

080021e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021ea:	f001 fced 	bl	8003bc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021ee:	f000 f897 	bl	8002320 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021f2:	f7ff fee9 	bl	8001fc8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80021f6:	f000 fc27 	bl	8002a48 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80021fa:	f000 f9db 	bl	80025b4 <MX_TIM2_Init>
  MX_TIM5_Init();
 80021fe:	f000 faf1 	bl	80027e4 <MX_TIM5_Init>
  MX_TIM3_Init();
 8002202:	f000 fa2b 	bl	800265c <MX_TIM3_Init>
  MX_I2C1_Init();
 8002206:	f7ff ff77 	bl	80020f8 <MX_I2C1_Init>
  MX_TIM4_Init();
 800220a:	f000 fa9d 	bl	8002748 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  //Setup Initial vaules
  InitKalmanStruct(&KF,Var_Q,Var_R);
 800220e:	4b31      	ldr	r3, [pc, #196]	; (80022d4 <main+0xf0>)
 8002210:	edd3 7a00 	vldr	s15, [r3]
 8002214:	4b30      	ldr	r3, [pc, #192]	; (80022d8 <main+0xf4>)
 8002216:	ed93 7a00 	vldr	s14, [r3]
 800221a:	eef0 0a47 	vmov.f32	s1, s14
 800221e:	eeb0 0a67 	vmov.f32	s0, s15
 8002222:	482e      	ldr	r0, [pc, #184]	; (80022dc <main+0xf8>)
 8002224:	f7fe fe16 	bl	8000e54 <InitKalmanStruct>
  InitReadEncoder(&ReadEncoderParam, 1000);
 8002228:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800222c:	482c      	ldr	r0, [pc, #176]	; (80022e0 <main+0xfc>)
 800222e:	f7ff fc46 	bl	8001abe <InitReadEncoder>
  QuinticSetup(&QuinticVar, vmax, amax);
 8002232:	4b2c      	ldr	r3, [pc, #176]	; (80022e4 <main+0x100>)
 8002234:	edd3 7a00 	vldr	s15, [r3]
 8002238:	4b2b      	ldr	r3, [pc, #172]	; (80022e8 <main+0x104>)
 800223a:	ed93 7a00 	vldr	s14, [r3]
 800223e:	eef0 0a47 	vmov.f32	s1, s14
 8002242:	eeb0 0a67 	vmov.f32	s0, s15
 8002246:	4829      	ldr	r0, [pc, #164]	; (80022ec <main+0x108>)
 8002248:	f7ff f8d1 	bl	80013ee <QuinticSetup>
  PIDSetup(&PositionLoop, 0, 0, 0, 10);
 800224c:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 8002250:	ed9f 1a27 	vldr	s2, [pc, #156]	; 80022f0 <main+0x10c>
 8002254:	eddf 0a26 	vldr	s1, [pc, #152]	; 80022f0 <main+0x10c>
 8002258:	ed9f 0a25 	vldr	s0, [pc, #148]	; 80022f0 <main+0x10c>
 800225c:	4825      	ldr	r0, [pc, #148]	; (80022f4 <main+0x110>)
 800225e:	f7fe ffef 	bl	8001240 <PIDSetup>
  PIDSetup(&VelocityLoop, 5.35, 0.000392, 0, 0.00003);
 8002262:	eddf 1a25 	vldr	s3, [pc, #148]	; 80022f8 <main+0x114>
 8002266:	ed9f 1a22 	vldr	s2, [pc, #136]	; 80022f0 <main+0x10c>
 800226a:	eddf 0a24 	vldr	s1, [pc, #144]	; 80022fc <main+0x118>
 800226e:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8002300 <main+0x11c>
 8002272:	4824      	ldr	r0, [pc, #144]	; (8002304 <main+0x120>)
 8002274:	f7fe ffe4 	bl	8001240 <PIDSetup>
  TraySetup(&PickTray, 4644, 37399, 8774, 37358);
 8002278:	f249 13ee 	movw	r3, #37358	; 0x91ee
 800227c:	9300      	str	r3, [sp, #0]
 800227e:	f242 2346 	movw	r3, #8774	; 0x2246
 8002282:	f249 2217 	movw	r2, #37399	; 0x9217
 8002286:	f241 2124 	movw	r1, #4644	; 0x1224
 800228a:	481f      	ldr	r0, [pc, #124]	; (8002308 <main+0x124>)
 800228c:	f7ff fc54 	bl	8001b38 <TraySetup>
  TraySetup(&PlaceTray, 15052, 19020, 17984, 17326);
 8002290:	f244 33ae 	movw	r3, #17326	; 0x43ae
 8002294:	9300      	str	r3, [sp, #0]
 8002296:	f244 6340 	movw	r3, #17984	; 0x4640
 800229a:	f644 224c 	movw	r2, #19020	; 0x4a4c
 800229e:	f643 21cc 	movw	r1, #15052	; 0x3acc
 80022a2:	481a      	ldr	r0, [pc, #104]	; (800230c <main+0x128>)
 80022a4:	f7ff fc48 	bl	8001b38 <TraySetup>
  TrayLocalization(&PickTray);
 80022a8:	4817      	ldr	r0, [pc, #92]	; (8002308 <main+0x124>)
 80022aa:	f7ff fc65 	bl	8001b78 <TrayLocalization>
  TrayLocalization(&PlaceTray);
 80022ae:	4817      	ldr	r0, [pc, #92]	; (800230c <main+0x128>)
 80022b0:	f7ff fc62 	bl	8001b78 <TrayLocalization>
  //Timers Start
  HAL_TIM_Base_Start_IT(&htim4);
 80022b4:	4816      	ldr	r0, [pc, #88]	; (8002310 <main+0x12c>)
 80022b6:	f002 fdd5 	bl	8004e64 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1|TIM_CHANNEL_2);  //Start QEI
 80022ba:	2104      	movs	r1, #4
 80022bc:	4815      	ldr	r0, [pc, #84]	; (8002314 <main+0x130>)
 80022be:	f002 ffe3 	bl	8005288 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);//Start PWM
 80022c2:	2108      	movs	r1, #8
 80022c4:	4814      	ldr	r0, [pc, #80]	; (8002318 <main+0x134>)
 80022c6:	f002 fe89 	bl	8004fdc <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim5);
 80022ca:	4814      	ldr	r0, [pc, #80]	; (800231c <main+0x138>)
 80022cc:	f002 fdca 	bl	8004e64 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80022d0:	e7fe      	b.n	80022d0 <main+0xec>
 80022d2:	bf00      	nop
 80022d4:	20000008 	.word	0x20000008
 80022d8:	2000000c 	.word	0x2000000c
 80022dc:	200001ac 	.word	0x200001ac
 80022e0:	200000f0 	.word	0x200000f0
 80022e4:	20000000 	.word	0x20000000
 80022e8:	20000004 	.word	0x20000004
 80022ec:	20000104 	.word	0x20000104
 80022f0:	00000000 	.word	0x00000000
 80022f4:	20000154 	.word	0x20000154
 80022f8:	37fba882 	.word	0x37fba882
 80022fc:	39cd8559 	.word	0x39cd8559
 8002300:	40ab3333 	.word	0x40ab3333
 8002304:	20000180 	.word	0x20000180
 8002308:	200003c8 	.word	0x200003c8
 800230c:	20000460 	.word	0x20000460
 8002310:	20000588 	.word	0x20000588
 8002314:	200004f8 	.word	0x200004f8
 8002318:	20000540 	.word	0x20000540
 800231c:	200005d0 	.word	0x200005d0

08002320 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b094      	sub	sp, #80	; 0x50
 8002324:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002326:	f107 0320 	add.w	r3, r7, #32
 800232a:	2230      	movs	r2, #48	; 0x30
 800232c:	2100      	movs	r1, #0
 800232e:	4618      	mov	r0, r3
 8002330:	f004 f92c 	bl	800658c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002334:	f107 030c 	add.w	r3, r7, #12
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	605a      	str	r2, [r3, #4]
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	60da      	str	r2, [r3, #12]
 8002342:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002344:	2300      	movs	r3, #0
 8002346:	60bb      	str	r3, [r7, #8]
 8002348:	4b27      	ldr	r3, [pc, #156]	; (80023e8 <SystemClock_Config+0xc8>)
 800234a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234c:	4a26      	ldr	r2, [pc, #152]	; (80023e8 <SystemClock_Config+0xc8>)
 800234e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002352:	6413      	str	r3, [r2, #64]	; 0x40
 8002354:	4b24      	ldr	r3, [pc, #144]	; (80023e8 <SystemClock_Config+0xc8>)
 8002356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002358:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800235c:	60bb      	str	r3, [r7, #8]
 800235e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002360:	2300      	movs	r3, #0
 8002362:	607b      	str	r3, [r7, #4]
 8002364:	4b21      	ldr	r3, [pc, #132]	; (80023ec <SystemClock_Config+0xcc>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a20      	ldr	r2, [pc, #128]	; (80023ec <SystemClock_Config+0xcc>)
 800236a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800236e:	6013      	str	r3, [r2, #0]
 8002370:	4b1e      	ldr	r3, [pc, #120]	; (80023ec <SystemClock_Config+0xcc>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002378:	607b      	str	r3, [r7, #4]
 800237a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800237c:	2302      	movs	r3, #2
 800237e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002380:	2301      	movs	r3, #1
 8002382:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002384:	2310      	movs	r3, #16
 8002386:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002388:	2302      	movs	r3, #2
 800238a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800238c:	2300      	movs	r3, #0
 800238e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002390:	2308      	movs	r3, #8
 8002392:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002394:	2364      	movs	r3, #100	; 0x64
 8002396:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002398:	2302      	movs	r3, #2
 800239a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800239c:	2304      	movs	r3, #4
 800239e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023a0:	f107 0320 	add.w	r3, r7, #32
 80023a4:	4618      	mov	r0, r3
 80023a6:	f002 f875 	bl	8004494 <HAL_RCC_OscConfig>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023b0:	f000 f878 	bl	80024a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023b4:	230f      	movs	r3, #15
 80023b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023b8:	2302      	movs	r3, #2
 80023ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023bc:	2300      	movs	r3, #0
 80023be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023c6:	2300      	movs	r3, #0
 80023c8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80023ca:	f107 030c 	add.w	r3, r7, #12
 80023ce:	2103      	movs	r1, #3
 80023d0:	4618      	mov	r0, r3
 80023d2:	f002 fad7 	bl	8004984 <HAL_RCC_ClockConfig>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80023dc:	f000 f862 	bl	80024a4 <Error_Handler>
  }
}
 80023e0:	bf00      	nop
 80023e2:	3750      	adds	r7, #80	; 0x50
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40023800 	.word	0x40023800
 80023ec:	40007000 	.word	0x40007000

080023f0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
	if(htim == &htim4)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4a20      	ldr	r2, [pc, #128]	; (800247c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d139      	bne.n	8002474 <HAL_TIM_PeriodElapsedCallback+0x84>
	{
		QEIGetFeedback(&QEIData, 2500);
 8002400:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8002404:	481e      	ldr	r0, [pc, #120]	; (8002480 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002406:	f7ff fb6f 	bl	8001ae8 <QEIGetFeedback>
		KF.z = QEIData.QEIVelocity;
 800240a:	4b1d      	ldr	r3, [pc, #116]	; (8002480 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	4a1d      	ldr	r2, [pc, #116]	; (8002484 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002410:	65d3      	str	r3, [r2, #92]	; 0x5c
		kalman_filter();
 8002412:	f7fe fe79 	bl	8001108 <kalman_filter>
		ZEstimateVelocity = KF.x_hat[1];
 8002416:	4b1b      	ldr	r3, [pc, #108]	; (8002484 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	4a1b      	ldr	r2, [pc, #108]	; (8002488 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800241c:	6013      	str	r3, [r2, #0]
		QuinticRun(&QuinticVar,0.0004);
 800241e:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 800248c <HAL_TIM_PeriodElapsedCallback+0x9c>
 8002422:	481b      	ldr	r0, [pc, #108]	; (8002490 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002424:	f7ff fafa 	bl	8001a1c <QuinticRun>
		CascadeLoop(&PositionLoop, &VelocityLoop, QEIData.QEIPosition, KF.x_hat[1],&QuinticVar, 10);
 8002428:	4b15      	ldr	r3, [pc, #84]	; (8002480 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	ee07 3a90 	vmov	s15, r3
 8002430:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002434:	4b13      	ldr	r3, [pc, #76]	; (8002484 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002436:	ed93 7a01 	vldr	s14, [r3, #4]
 800243a:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 800243e:	4a14      	ldr	r2, [pc, #80]	; (8002490 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002440:	eef0 0a47 	vmov.f32	s1, s14
 8002444:	eeb0 0a67 	vmov.f32	s0, s15
 8002448:	4912      	ldr	r1, [pc, #72]	; (8002494 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800244a:	4813      	ldr	r0, [pc, #76]	; (8002498 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800244c:	f7fe ffa1 	bl	8001392 <CascadeLoop>
//		PIDRun(&PositionLoop, QEIData.QEIPosition, QuinticVar.current_pos);
//		PIDRun(&VelocityLoop, KF.x_hat[1], QuinticVar.current_velo);
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,abs(VelocityLoop.U));
 8002450:	4b10      	ldr	r3, [pc, #64]	; (8002494 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002458:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800245c:	4b0f      	ldr	r3, [pc, #60]	; (800249c <HAL_TIM_PeriodElapsedCallback+0xac>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, VelocityLoop.MotorDir);
 8002462:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002464:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 8002468:	b2db      	uxtb	r3, r3
 800246a:	461a      	mov	r2, r3
 800246c:	2140      	movs	r1, #64	; 0x40
 800246e:	480c      	ldr	r0, [pc, #48]	; (80024a0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002470:	f001 feb2 	bl	80041d8 <HAL_GPIO_WritePin>
	}
}
 8002474:	bf00      	nop
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	20000588 	.word	0x20000588
 8002480:	200000f8 	.word	0x200000f8
 8002484:	200001ac 	.word	0x200001ac
 8002488:	200003c4 	.word	0x200003c4
 800248c:	39d1b717 	.word	0x39d1b717
 8002490:	20000104 	.word	0x20000104
 8002494:	20000180 	.word	0x20000180
 8002498:	20000154 	.word	0x20000154
 800249c:	20000540 	.word	0x20000540
 80024a0:	40020800 	.word	0x40020800

080024a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024a8:	b672      	cpsid	i
}
 80024aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024ac:	e7fe      	b.n	80024ac <Error_Handler+0x8>
	...

080024b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024b6:	2300      	movs	r3, #0
 80024b8:	607b      	str	r3, [r7, #4]
 80024ba:	4b10      	ldr	r3, [pc, #64]	; (80024fc <HAL_MspInit+0x4c>)
 80024bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024be:	4a0f      	ldr	r2, [pc, #60]	; (80024fc <HAL_MspInit+0x4c>)
 80024c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024c4:	6453      	str	r3, [r2, #68]	; 0x44
 80024c6:	4b0d      	ldr	r3, [pc, #52]	; (80024fc <HAL_MspInit+0x4c>)
 80024c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024ce:	607b      	str	r3, [r7, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	603b      	str	r3, [r7, #0]
 80024d6:	4b09      	ldr	r3, [pc, #36]	; (80024fc <HAL_MspInit+0x4c>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024da:	4a08      	ldr	r2, [pc, #32]	; (80024fc <HAL_MspInit+0x4c>)
 80024dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024e0:	6413      	str	r3, [r2, #64]	; 0x40
 80024e2:	4b06      	ldr	r3, [pc, #24]	; (80024fc <HAL_MspInit+0x4c>)
 80024e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ea:	603b      	str	r3, [r7, #0]
 80024ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80024ee:	2007      	movs	r0, #7
 80024f0:	f001 fcac 	bl	8003e4c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024f4:	bf00      	nop
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40023800 	.word	0x40023800

08002500 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002504:	e7fe      	b.n	8002504 <NMI_Handler+0x4>

08002506 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002506:	b480      	push	{r7}
 8002508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800250a:	e7fe      	b.n	800250a <HardFault_Handler+0x4>

0800250c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002510:	e7fe      	b.n	8002510 <MemManage_Handler+0x4>

08002512 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002512:	b480      	push	{r7}
 8002514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002516:	e7fe      	b.n	8002516 <BusFault_Handler+0x4>

08002518 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800251c:	e7fe      	b.n	800251c <UsageFault_Handler+0x4>

0800251e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800251e:	b480      	push	{r7}
 8002520:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002522:	bf00      	nop
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002530:	bf00      	nop
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr

0800253a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800253a:	b480      	push	{r7}
 800253c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800253e:	bf00      	nop
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800254c:	f001 fb8e 	bl	8003c6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002550:	bf00      	nop
 8002552:	bd80      	pop	{r7, pc}

08002554 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002558:	4802      	ldr	r0, [pc, #8]	; (8002564 <TIM2_IRQHandler+0x10>)
 800255a:	f002 ff23 	bl	80053a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800255e:	bf00      	nop
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	200004f8 	.word	0x200004f8

08002568 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800256c:	4802      	ldr	r0, [pc, #8]	; (8002578 <TIM3_IRQHandler+0x10>)
 800256e:	f002 ff19 	bl	80053a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20000540 	.word	0x20000540

0800257c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002580:	4802      	ldr	r0, [pc, #8]	; (800258c <TIM4_IRQHandler+0x10>)
 8002582:	f002 ff0f 	bl	80053a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002586:	bf00      	nop
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	20000588 	.word	0x20000588

08002590 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002594:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <SystemInit+0x20>)
 8002596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800259a:	4a05      	ldr	r2, [pc, #20]	; (80025b0 <SystemInit+0x20>)
 800259c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025a4:	bf00      	nop
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	e000ed00 	.word	0xe000ed00

080025b4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08c      	sub	sp, #48	; 0x30
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80025ba:	f107 030c 	add.w	r3, r7, #12
 80025be:	2224      	movs	r2, #36	; 0x24
 80025c0:	2100      	movs	r1, #0
 80025c2:	4618      	mov	r0, r3
 80025c4:	f003 ffe2 	bl	800658c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c8:	1d3b      	adds	r3, r7, #4
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025d0:	4b21      	ldr	r3, [pc, #132]	; (8002658 <MX_TIM2_Init+0xa4>)
 80025d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80025d8:	4b1f      	ldr	r3, [pc, #124]	; (8002658 <MX_TIM2_Init+0xa4>)
 80025da:	2200      	movs	r2, #0
 80025dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025de:	4b1e      	ldr	r3, [pc, #120]	; (8002658 <MX_TIM2_Init+0xa4>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80025e4:	4b1c      	ldr	r3, [pc, #112]	; (8002658 <MX_TIM2_Init+0xa4>)
 80025e6:	f04f 32ff 	mov.w	r2, #4294967295
 80025ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025ec:	4b1a      	ldr	r3, [pc, #104]	; (8002658 <MX_TIM2_Init+0xa4>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025f2:	4b19      	ldr	r3, [pc, #100]	; (8002658 <MX_TIM2_Init+0xa4>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80025f8:	2303      	movs	r3, #3
 80025fa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025fc:	2300      	movs	r3, #0
 80025fe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002600:	2301      	movs	r3, #1
 8002602:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002604:	2300      	movs	r3, #0
 8002606:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002608:	2300      	movs	r3, #0
 800260a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800260c:	2300      	movs	r3, #0
 800260e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002610:	2301      	movs	r3, #1
 8002612:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002614:	2300      	movs	r3, #0
 8002616:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002618:	2300      	movs	r3, #0
 800261a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800261c:	f107 030c 	add.w	r3, r7, #12
 8002620:	4619      	mov	r1, r3
 8002622:	480d      	ldr	r0, [pc, #52]	; (8002658 <MX_TIM2_Init+0xa4>)
 8002624:	f002 fd8a 	bl	800513c <HAL_TIM_Encoder_Init>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800262e:	f7ff ff39 	bl	80024a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002632:	2300      	movs	r3, #0
 8002634:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002636:	2300      	movs	r3, #0
 8002638:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800263a:	1d3b      	adds	r3, r7, #4
 800263c:	4619      	mov	r1, r3
 800263e:	4806      	ldr	r0, [pc, #24]	; (8002658 <MX_TIM2_Init+0xa4>)
 8002640:	f003 fc36 	bl	8005eb0 <HAL_TIMEx_MasterConfigSynchronization>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800264a:	f7ff ff2b 	bl	80024a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800264e:	bf00      	nop
 8002650:	3730      	adds	r7, #48	; 0x30
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	200004f8 	.word	0x200004f8

0800265c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b08e      	sub	sp, #56	; 0x38
 8002660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002662:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002666:	2200      	movs	r2, #0
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	605a      	str	r2, [r3, #4]
 800266c:	609a      	str	r2, [r3, #8]
 800266e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002670:	f107 0320 	add.w	r3, r7, #32
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800267a:	1d3b      	adds	r3, r7, #4
 800267c:	2200      	movs	r2, #0
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	605a      	str	r2, [r3, #4]
 8002682:	609a      	str	r2, [r3, #8]
 8002684:	60da      	str	r2, [r3, #12]
 8002686:	611a      	str	r2, [r3, #16]
 8002688:	615a      	str	r2, [r3, #20]
 800268a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800268c:	4b2c      	ldr	r3, [pc, #176]	; (8002740 <MX_TIM3_Init+0xe4>)
 800268e:	4a2d      	ldr	r2, [pc, #180]	; (8002744 <MX_TIM3_Init+0xe8>)
 8002690:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002692:	4b2b      	ldr	r3, [pc, #172]	; (8002740 <MX_TIM3_Init+0xe4>)
 8002694:	2200      	movs	r2, #0
 8002696:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002698:	4b29      	ldr	r3, [pc, #164]	; (8002740 <MX_TIM3_Init+0xe4>)
 800269a:	2200      	movs	r2, #0
 800269c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 800269e:	4b28      	ldr	r3, [pc, #160]	; (8002740 <MX_TIM3_Init+0xe4>)
 80026a0:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80026a4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026a6:	4b26      	ldr	r3, [pc, #152]	; (8002740 <MX_TIM3_Init+0xe4>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ac:	4b24      	ldr	r3, [pc, #144]	; (8002740 <MX_TIM3_Init+0xe4>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80026b2:	4823      	ldr	r0, [pc, #140]	; (8002740 <MX_TIM3_Init+0xe4>)
 80026b4:	f002 fb86 	bl	8004dc4 <HAL_TIM_Base_Init>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80026be:	f7ff fef1 	bl	80024a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026c6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80026c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026cc:	4619      	mov	r1, r3
 80026ce:	481c      	ldr	r0, [pc, #112]	; (8002740 <MX_TIM3_Init+0xe4>)
 80026d0:	f003 f832 	bl	8005738 <HAL_TIM_ConfigClockSource>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80026da:	f7ff fee3 	bl	80024a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80026de:	4818      	ldr	r0, [pc, #96]	; (8002740 <MX_TIM3_Init+0xe4>)
 80026e0:	f002 fc22 	bl	8004f28 <HAL_TIM_PWM_Init>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80026ea:	f7ff fedb 	bl	80024a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026ee:	2300      	movs	r3, #0
 80026f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026f2:	2300      	movs	r3, #0
 80026f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026f6:	f107 0320 	add.w	r3, r7, #32
 80026fa:	4619      	mov	r1, r3
 80026fc:	4810      	ldr	r0, [pc, #64]	; (8002740 <MX_TIM3_Init+0xe4>)
 80026fe:	f003 fbd7 	bl	8005eb0 <HAL_TIMEx_MasterConfigSynchronization>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002708:	f7ff fecc 	bl	80024a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800270c:	2360      	movs	r3, #96	; 0x60
 800270e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002710:	2300      	movs	r3, #0
 8002712:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002714:	2300      	movs	r3, #0
 8002716:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002718:	2300      	movs	r3, #0
 800271a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800271c:	1d3b      	adds	r3, r7, #4
 800271e:	2208      	movs	r2, #8
 8002720:	4619      	mov	r1, r3
 8002722:	4807      	ldr	r0, [pc, #28]	; (8002740 <MX_TIM3_Init+0xe4>)
 8002724:	f002 ff46 	bl	80055b4 <HAL_TIM_PWM_ConfigChannel>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800272e:	f7ff feb9 	bl	80024a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002732:	4803      	ldr	r0, [pc, #12]	; (8002740 <MX_TIM3_Init+0xe4>)
 8002734:	f000 f94e 	bl	80029d4 <HAL_TIM_MspPostInit>

}
 8002738:	bf00      	nop
 800273a:	3738      	adds	r7, #56	; 0x38
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	20000540 	.word	0x20000540
 8002744:	40000400 	.word	0x40000400

08002748 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800274e:	f107 0308 	add.w	r3, r7, #8
 8002752:	2200      	movs	r2, #0
 8002754:	601a      	str	r2, [r3, #0]
 8002756:	605a      	str	r2, [r3, #4]
 8002758:	609a      	str	r2, [r3, #8]
 800275a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800275c:	463b      	mov	r3, r7
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]
 8002762:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002764:	4b1d      	ldr	r3, [pc, #116]	; (80027dc <MX_TIM4_Init+0x94>)
 8002766:	4a1e      	ldr	r2, [pc, #120]	; (80027e0 <MX_TIM4_Init+0x98>)
 8002768:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 99;
 800276a:	4b1c      	ldr	r3, [pc, #112]	; (80027dc <MX_TIM4_Init+0x94>)
 800276c:	2263      	movs	r2, #99	; 0x63
 800276e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002770:	4b1a      	ldr	r3, [pc, #104]	; (80027dc <MX_TIM4_Init+0x94>)
 8002772:	2200      	movs	r2, #0
 8002774:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 399;
 8002776:	4b19      	ldr	r3, [pc, #100]	; (80027dc <MX_TIM4_Init+0x94>)
 8002778:	f240 128f 	movw	r2, #399	; 0x18f
 800277c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800277e:	4b17      	ldr	r3, [pc, #92]	; (80027dc <MX_TIM4_Init+0x94>)
 8002780:	2200      	movs	r2, #0
 8002782:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002784:	4b15      	ldr	r3, [pc, #84]	; (80027dc <MX_TIM4_Init+0x94>)
 8002786:	2200      	movs	r2, #0
 8002788:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800278a:	4814      	ldr	r0, [pc, #80]	; (80027dc <MX_TIM4_Init+0x94>)
 800278c:	f002 fb1a 	bl	8004dc4 <HAL_TIM_Base_Init>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002796:	f7ff fe85 	bl	80024a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800279a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800279e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80027a0:	f107 0308 	add.w	r3, r7, #8
 80027a4:	4619      	mov	r1, r3
 80027a6:	480d      	ldr	r0, [pc, #52]	; (80027dc <MX_TIM4_Init+0x94>)
 80027a8:	f002 ffc6 	bl	8005738 <HAL_TIM_ConfigClockSource>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80027b2:	f7ff fe77 	bl	80024a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027b6:	2300      	movs	r3, #0
 80027b8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027ba:	2300      	movs	r3, #0
 80027bc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80027be:	463b      	mov	r3, r7
 80027c0:	4619      	mov	r1, r3
 80027c2:	4806      	ldr	r0, [pc, #24]	; (80027dc <MX_TIM4_Init+0x94>)
 80027c4:	f003 fb74 	bl	8005eb0 <HAL_TIMEx_MasterConfigSynchronization>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80027ce:	f7ff fe69 	bl	80024a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80027d2:	bf00      	nop
 80027d4:	3718      	adds	r7, #24
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	20000588 	.word	0x20000588
 80027e0:	40000800 	.word	0x40000800

080027e4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027ea:	f107 0308 	add.w	r3, r7, #8
 80027ee:	2200      	movs	r2, #0
 80027f0:	601a      	str	r2, [r3, #0]
 80027f2:	605a      	str	r2, [r3, #4]
 80027f4:	609a      	str	r2, [r3, #8]
 80027f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027f8:	463b      	mov	r3, r7
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002800:	4b1d      	ldr	r3, [pc, #116]	; (8002878 <MX_TIM5_Init+0x94>)
 8002802:	4a1e      	ldr	r2, [pc, #120]	; (800287c <MX_TIM5_Init+0x98>)
 8002804:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 8002806:	4b1c      	ldr	r3, [pc, #112]	; (8002878 <MX_TIM5_Init+0x94>)
 8002808:	2253      	movs	r2, #83	; 0x53
 800280a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800280c:	4b1a      	ldr	r3, [pc, #104]	; (8002878 <MX_TIM5_Init+0x94>)
 800280e:	2200      	movs	r2, #0
 8002810:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002812:	4b19      	ldr	r3, [pc, #100]	; (8002878 <MX_TIM5_Init+0x94>)
 8002814:	f04f 32ff 	mov.w	r2, #4294967295
 8002818:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800281a:	4b17      	ldr	r3, [pc, #92]	; (8002878 <MX_TIM5_Init+0x94>)
 800281c:	2200      	movs	r2, #0
 800281e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002820:	4b15      	ldr	r3, [pc, #84]	; (8002878 <MX_TIM5_Init+0x94>)
 8002822:	2200      	movs	r2, #0
 8002824:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002826:	4814      	ldr	r0, [pc, #80]	; (8002878 <MX_TIM5_Init+0x94>)
 8002828:	f002 facc 	bl	8004dc4 <HAL_TIM_Base_Init>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002832:	f7ff fe37 	bl	80024a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002836:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800283a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800283c:	f107 0308 	add.w	r3, r7, #8
 8002840:	4619      	mov	r1, r3
 8002842:	480d      	ldr	r0, [pc, #52]	; (8002878 <MX_TIM5_Init+0x94>)
 8002844:	f002 ff78 	bl	8005738 <HAL_TIM_ConfigClockSource>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 800284e:	f7ff fe29 	bl	80024a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002852:	2300      	movs	r3, #0
 8002854:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002856:	2300      	movs	r3, #0
 8002858:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800285a:	463b      	mov	r3, r7
 800285c:	4619      	mov	r1, r3
 800285e:	4806      	ldr	r0, [pc, #24]	; (8002878 <MX_TIM5_Init+0x94>)
 8002860:	f003 fb26 	bl	8005eb0 <HAL_TIMEx_MasterConfigSynchronization>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800286a:	f7ff fe1b 	bl	80024a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800286e:	bf00      	nop
 8002870:	3718      	adds	r7, #24
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	200005d0 	.word	0x200005d0
 800287c:	40000c00 	.word	0x40000c00

08002880 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b08a      	sub	sp, #40	; 0x28
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002888:	f107 0314 	add.w	r3, r7, #20
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028a0:	d133      	bne.n	800290a <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	613b      	str	r3, [r7, #16]
 80028a6:	4b1b      	ldr	r3, [pc, #108]	; (8002914 <HAL_TIM_Encoder_MspInit+0x94>)
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028aa:	4a1a      	ldr	r2, [pc, #104]	; (8002914 <HAL_TIM_Encoder_MspInit+0x94>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	6413      	str	r3, [r2, #64]	; 0x40
 80028b2:	4b18      	ldr	r3, [pc, #96]	; (8002914 <HAL_TIM_Encoder_MspInit+0x94>)
 80028b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	613b      	str	r3, [r7, #16]
 80028bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	60fb      	str	r3, [r7, #12]
 80028c2:	4b14      	ldr	r3, [pc, #80]	; (8002914 <HAL_TIM_Encoder_MspInit+0x94>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	4a13      	ldr	r2, [pc, #76]	; (8002914 <HAL_TIM_Encoder_MspInit+0x94>)
 80028c8:	f043 0301 	orr.w	r3, r3, #1
 80028cc:	6313      	str	r3, [r2, #48]	; 0x30
 80028ce:	4b11      	ldr	r3, [pc, #68]	; (8002914 <HAL_TIM_Encoder_MspInit+0x94>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	60fb      	str	r3, [r7, #12]
 80028d8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80028da:	2303      	movs	r3, #3
 80028dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028de:	2302      	movs	r3, #2
 80028e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e2:	2300      	movs	r3, #0
 80028e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e6:	2300      	movs	r3, #0
 80028e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80028ea:	2301      	movs	r3, #1
 80028ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ee:	f107 0314 	add.w	r3, r7, #20
 80028f2:	4619      	mov	r1, r3
 80028f4:	4808      	ldr	r0, [pc, #32]	; (8002918 <HAL_TIM_Encoder_MspInit+0x98>)
 80028f6:	f001 faeb 	bl	8003ed0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2100      	movs	r1, #0
 80028fe:	201c      	movs	r0, #28
 8002900:	f001 faaf 	bl	8003e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002904:	201c      	movs	r0, #28
 8002906:	f001 fac8 	bl	8003e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800290a:	bf00      	nop
 800290c:	3728      	adds	r7, #40	; 0x28
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40023800 	.word	0x40023800
 8002918:	40020000 	.word	0x40020000

0800291c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a26      	ldr	r2, [pc, #152]	; (80029c4 <HAL_TIM_Base_MspInit+0xa8>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d116      	bne.n	800295c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800292e:	2300      	movs	r3, #0
 8002930:	617b      	str	r3, [r7, #20]
 8002932:	4b25      	ldr	r3, [pc, #148]	; (80029c8 <HAL_TIM_Base_MspInit+0xac>)
 8002934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002936:	4a24      	ldr	r2, [pc, #144]	; (80029c8 <HAL_TIM_Base_MspInit+0xac>)
 8002938:	f043 0302 	orr.w	r3, r3, #2
 800293c:	6413      	str	r3, [r2, #64]	; 0x40
 800293e:	4b22      	ldr	r3, [pc, #136]	; (80029c8 <HAL_TIM_Base_MspInit+0xac>)
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	617b      	str	r3, [r7, #20]
 8002948:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800294a:	2200      	movs	r2, #0
 800294c:	2100      	movs	r1, #0
 800294e:	201d      	movs	r0, #29
 8002950:	f001 fa87 	bl	8003e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002954:	201d      	movs	r0, #29
 8002956:	f001 faa0 	bl	8003e9a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800295a:	e02e      	b.n	80029ba <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM4)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a1a      	ldr	r2, [pc, #104]	; (80029cc <HAL_TIM_Base_MspInit+0xb0>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d116      	bne.n	8002994 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	613b      	str	r3, [r7, #16]
 800296a:	4b17      	ldr	r3, [pc, #92]	; (80029c8 <HAL_TIM_Base_MspInit+0xac>)
 800296c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296e:	4a16      	ldr	r2, [pc, #88]	; (80029c8 <HAL_TIM_Base_MspInit+0xac>)
 8002970:	f043 0304 	orr.w	r3, r3, #4
 8002974:	6413      	str	r3, [r2, #64]	; 0x40
 8002976:	4b14      	ldr	r3, [pc, #80]	; (80029c8 <HAL_TIM_Base_MspInit+0xac>)
 8002978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297a:	f003 0304 	and.w	r3, r3, #4
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002982:	2200      	movs	r2, #0
 8002984:	2100      	movs	r1, #0
 8002986:	201e      	movs	r0, #30
 8002988:	f001 fa6b 	bl	8003e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800298c:	201e      	movs	r0, #30
 800298e:	f001 fa84 	bl	8003e9a <HAL_NVIC_EnableIRQ>
}
 8002992:	e012      	b.n	80029ba <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM5)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a0d      	ldr	r2, [pc, #52]	; (80029d0 <HAL_TIM_Base_MspInit+0xb4>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d10d      	bne.n	80029ba <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	60fb      	str	r3, [r7, #12]
 80029a2:	4b09      	ldr	r3, [pc, #36]	; (80029c8 <HAL_TIM_Base_MspInit+0xac>)
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	4a08      	ldr	r2, [pc, #32]	; (80029c8 <HAL_TIM_Base_MspInit+0xac>)
 80029a8:	f043 0308 	orr.w	r3, r3, #8
 80029ac:	6413      	str	r3, [r2, #64]	; 0x40
 80029ae:	4b06      	ldr	r3, [pc, #24]	; (80029c8 <HAL_TIM_Base_MspInit+0xac>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	f003 0308 	and.w	r3, r3, #8
 80029b6:	60fb      	str	r3, [r7, #12]
 80029b8:	68fb      	ldr	r3, [r7, #12]
}
 80029ba:	bf00      	nop
 80029bc:	3718      	adds	r7, #24
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	40000400 	.word	0x40000400
 80029c8:	40023800 	.word	0x40023800
 80029cc:	40000800 	.word	0x40000800
 80029d0:	40000c00 	.word	0x40000c00

080029d4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b088      	sub	sp, #32
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 030c 	add.w	r3, r7, #12
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a12      	ldr	r2, [pc, #72]	; (8002a3c <HAL_TIM_MspPostInit+0x68>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d11e      	bne.n	8002a34 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029f6:	2300      	movs	r3, #0
 80029f8:	60bb      	str	r3, [r7, #8]
 80029fa:	4b11      	ldr	r3, [pc, #68]	; (8002a40 <HAL_TIM_MspPostInit+0x6c>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fe:	4a10      	ldr	r2, [pc, #64]	; (8002a40 <HAL_TIM_MspPostInit+0x6c>)
 8002a00:	f043 0304 	orr.w	r3, r3, #4
 8002a04:	6313      	str	r3, [r2, #48]	; 0x30
 8002a06:	4b0e      	ldr	r3, [pc, #56]	; (8002a40 <HAL_TIM_MspPostInit+0x6c>)
 8002a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0a:	f003 0304 	and.w	r3, r3, #4
 8002a0e:	60bb      	str	r3, [r7, #8]
 8002a10:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002a12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a16:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a18:	2302      	movs	r3, #2
 8002a1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a20:	2300      	movs	r3, #0
 8002a22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a24:	2302      	movs	r3, #2
 8002a26:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a28:	f107 030c 	add.w	r3, r7, #12
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4805      	ldr	r0, [pc, #20]	; (8002a44 <HAL_TIM_MspPostInit+0x70>)
 8002a30:	f001 fa4e 	bl	8003ed0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002a34:	bf00      	nop
 8002a36:	3720      	adds	r7, #32
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40000400 	.word	0x40000400
 8002a40:	40023800 	.word	0x40023800
 8002a44:	40020800 	.word	0x40020800

08002a48 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a4c:	4b11      	ldr	r3, [pc, #68]	; (8002a94 <MX_USART2_UART_Init+0x4c>)
 8002a4e:	4a12      	ldr	r2, [pc, #72]	; (8002a98 <MX_USART2_UART_Init+0x50>)
 8002a50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002a52:	4b10      	ldr	r3, [pc, #64]	; (8002a94 <MX_USART2_UART_Init+0x4c>)
 8002a54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a5a:	4b0e      	ldr	r3, [pc, #56]	; (8002a94 <MX_USART2_UART_Init+0x4c>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a60:	4b0c      	ldr	r3, [pc, #48]	; (8002a94 <MX_USART2_UART_Init+0x4c>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a66:	4b0b      	ldr	r3, [pc, #44]	; (8002a94 <MX_USART2_UART_Init+0x4c>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a6c:	4b09      	ldr	r3, [pc, #36]	; (8002a94 <MX_USART2_UART_Init+0x4c>)
 8002a6e:	220c      	movs	r2, #12
 8002a70:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a72:	4b08      	ldr	r3, [pc, #32]	; (8002a94 <MX_USART2_UART_Init+0x4c>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a78:	4b06      	ldr	r3, [pc, #24]	; (8002a94 <MX_USART2_UART_Init+0x4c>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a7e:	4805      	ldr	r0, [pc, #20]	; (8002a94 <MX_USART2_UART_Init+0x4c>)
 8002a80:	f003 fa98 	bl	8005fb4 <HAL_UART_Init>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002a8a:	f7ff fd0b 	bl	80024a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	20000618 	.word	0x20000618
 8002a98:	40004400 	.word	0x40004400

08002a9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b08a      	sub	sp, #40	; 0x28
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa4:	f107 0314 	add.w	r3, r7, #20
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	601a      	str	r2, [r3, #0]
 8002aac:	605a      	str	r2, [r3, #4]
 8002aae:	609a      	str	r2, [r3, #8]
 8002ab0:	60da      	str	r2, [r3, #12]
 8002ab2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a19      	ldr	r2, [pc, #100]	; (8002b20 <HAL_UART_MspInit+0x84>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d12b      	bne.n	8002b16 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002abe:	2300      	movs	r3, #0
 8002ac0:	613b      	str	r3, [r7, #16]
 8002ac2:	4b18      	ldr	r3, [pc, #96]	; (8002b24 <HAL_UART_MspInit+0x88>)
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac6:	4a17      	ldr	r2, [pc, #92]	; (8002b24 <HAL_UART_MspInit+0x88>)
 8002ac8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002acc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ace:	4b15      	ldr	r3, [pc, #84]	; (8002b24 <HAL_UART_MspInit+0x88>)
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad6:	613b      	str	r3, [r7, #16]
 8002ad8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	4b11      	ldr	r3, [pc, #68]	; (8002b24 <HAL_UART_MspInit+0x88>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	4a10      	ldr	r2, [pc, #64]	; (8002b24 <HAL_UART_MspInit+0x88>)
 8002ae4:	f043 0301 	orr.w	r3, r3, #1
 8002ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aea:	4b0e      	ldr	r3, [pc, #56]	; (8002b24 <HAL_UART_MspInit+0x88>)
 8002aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aee:	f003 0301 	and.w	r3, r3, #1
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002af6:	230c      	movs	r3, #12
 8002af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002afa:	2302      	movs	r3, #2
 8002afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002afe:	2300      	movs	r3, #0
 8002b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b02:	2303      	movs	r3, #3
 8002b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b06:	2307      	movs	r3, #7
 8002b08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b0a:	f107 0314 	add.w	r3, r7, #20
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4805      	ldr	r0, [pc, #20]	; (8002b28 <HAL_UART_MspInit+0x8c>)
 8002b12:	f001 f9dd 	bl	8003ed0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002b16:	bf00      	nop
 8002b18:	3728      	adds	r7, #40	; 0x28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40004400 	.word	0x40004400
 8002b24:	40023800 	.word	0x40023800
 8002b28:	40020000 	.word	0x40020000

08002b2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b64 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b30:	480d      	ldr	r0, [pc, #52]	; (8002b68 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002b32:	490e      	ldr	r1, [pc, #56]	; (8002b6c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002b34:	4a0e      	ldr	r2, [pc, #56]	; (8002b70 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b38:	e002      	b.n	8002b40 <LoopCopyDataInit>

08002b3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b3e:	3304      	adds	r3, #4

08002b40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b44:	d3f9      	bcc.n	8002b3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b46:	4a0b      	ldr	r2, [pc, #44]	; (8002b74 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002b48:	4c0b      	ldr	r4, [pc, #44]	; (8002b78 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002b4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b4c:	e001      	b.n	8002b52 <LoopFillZerobss>

08002b4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b50:	3204      	adds	r2, #4

08002b52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b54:	d3fb      	bcc.n	8002b4e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002b56:	f7ff fd1b 	bl	8002590 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b5a:	f003 fcf3 	bl	8006544 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b5e:	f7ff fb41 	bl	80021e4 <main>
  bx  lr    
 8002b62:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b64:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b6c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002b70:	08008530 	.word	0x08008530
  ldr r2, =_sbss
 8002b74:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002b78:	20000660 	.word	0x20000660

08002b7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b7c:	e7fe      	b.n	8002b7c <ADC_IRQHandler>
	...

08002b80 <arm_atan2_f32>:
                   and compute the right angle.
*/


arm_status arm_atan2_f32(float32_t y,float32_t x,float32_t *result)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b0a1      	sub	sp, #132	; 0x84
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	ed87 0a03 	vstr	s0, [r7, #12]
 8002b8a:	edc7 0a02 	vstr	s1, [r7, #8]
 8002b8e:	6078      	str	r0, [r7, #4]
    if (x > 0.0f)
 8002b90:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b94:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b9c:	f340 808e 	ble.w	8002cbc <arm_atan2_f32+0x13c>
    {
        *result=arm_atan_f32(y/x);
 8002ba0:	edd7 6a03 	vldr	s13, [r7, #12]
 8002ba4:	ed97 7a02 	vldr	s14, [r7, #8]
 8002ba8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bac:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
   int sign=0;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	67bb      	str	r3, [r7, #120]	; 0x78
   float32_t res=0.0f;
 8002bb4:	f04f 0300 	mov.w	r3, #0
 8002bb8:	677b      	str	r3, [r7, #116]	; 0x74
   if (x < 0.0f)
 8002bba:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002bbe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc6:	d507      	bpl.n	8002bd8 <arm_atan2_f32+0x58>
      sign=1;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	67bb      	str	r3, [r7, #120]	; 0x78
      x=-x;
 8002bcc:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002bd0:	eef1 7a67 	vneg.f32	s15, s15
 8002bd4:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
   if (x > 1.0f)
 8002bd8:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002bdc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002be0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002be8:	dd31      	ble.n	8002c4e <arm_atan2_f32+0xce>
      x = 1.0f / x;
 8002bea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002bee:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8002bf2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bf6:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
 8002bfa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002bfc:	673b      	str	r3, [r7, #112]	; 0x70
    float32_t res=atan2_coefs_f32[ATAN2_NB_COEFS_F32-1];
 8002bfe:	4bb5      	ldr	r3, [pc, #724]	; (8002ed4 <arm_atan2_f32+0x354>)
 8002c00:	66fb      	str	r3, [r7, #108]	; 0x6c
    int i=1;
 8002c02:	2301      	movs	r3, #1
 8002c04:	66bb      	str	r3, [r7, #104]	; 0x68
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8002c06:	2301      	movs	r3, #1
 8002c08:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c0a:	e014      	b.n	8002c36 <arm_atan2_f32+0xb6>
        res = x*res + atan2_coefs_f32[ATAN2_NB_COEFS_F32-1-i];
 8002c0c:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8002c10:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8002c14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c18:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c1a:	f1c3 0309 	rsb	r3, r3, #9
 8002c1e:	4aae      	ldr	r2, [pc, #696]	; (8002ed8 <arm_atan2_f32+0x358>)
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	4413      	add	r3, r2
 8002c24:	edd3 7a00 	vldr	s15, [r3]
 8002c28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c2c:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8002c30:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c32:	3301      	adds	r3, #1
 8002c34:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c38:	2b09      	cmp	r3, #9
 8002c3a:	dde7      	ble.n	8002c0c <arm_atan2_f32+0x8c>
    return(res);
 8002c3c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
      res = PIHALFF32 - arm_atan_limited_f32(x);
 8002c40:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8002edc <arm_atan2_f32+0x35c>
 8002c44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c48:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
 8002c4c:	e028      	b.n	8002ca0 <arm_atan2_f32+0x120>
 8002c4e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c50:	667b      	str	r3, [r7, #100]	; 0x64
    float32_t res=atan2_coefs_f32[ATAN2_NB_COEFS_F32-1];
 8002c52:	4ba0      	ldr	r3, [pc, #640]	; (8002ed4 <arm_atan2_f32+0x354>)
 8002c54:	663b      	str	r3, [r7, #96]	; 0x60
    int i=1;
 8002c56:	2301      	movs	r3, #1
 8002c58:	65fb      	str	r3, [r7, #92]	; 0x5c
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002c5e:	e014      	b.n	8002c8a <arm_atan2_f32+0x10a>
        res = x*res + atan2_coefs_f32[ATAN2_NB_COEFS_F32-1-i];
 8002c60:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8002c64:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002c68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c6e:	f1c3 0309 	rsb	r3, r3, #9
 8002c72:	4a99      	ldr	r2, [pc, #612]	; (8002ed8 <arm_atan2_f32+0x358>)
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	4413      	add	r3, r2
 8002c78:	edd3 7a00 	vldr	s15, [r3]
 8002c7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c80:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8002c84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c86:	3301      	adds	r3, #1
 8002c88:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002c8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c8c:	2b09      	cmp	r3, #9
 8002c8e:	dde7      	ble.n	8002c60 <arm_atan2_f32+0xe0>
    return(res);
 8002c90:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
     res += arm_atan_limited_f32(x);
 8002c94:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8002c98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c9c:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
   if (sign)
 8002ca0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d005      	beq.n	8002cb2 <arm_atan2_f32+0x132>
     res = -res;
 8002ca6:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002caa:	eef1 7a67 	vneg.f32	s15, s15
 8002cae:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
   return(res);
 8002cb2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
        *result=arm_atan_f32(y/x);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	601a      	str	r2, [r3, #0]
        return(ARM_MATH_SUCCESS);
 8002cb8:	2300      	movs	r3, #0
 8002cba:	e175      	b.n	8002fa8 <arm_atan2_f32+0x428>
    }
    if (x < 0.0f)
 8002cbc:	edd7 7a02 	vldr	s15, [r7, #8]
 8002cc0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc8:	f140 814d 	bpl.w	8002f66 <arm_atan2_f32+0x3e6>
    {
        if (y > 0.0f)
 8002ccc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cd0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cd8:	f340 8093 	ble.w	8002e02 <arm_atan2_f32+0x282>
        {
           *result=arm_atan_f32(y/x) + PI;
 8002cdc:	edd7 6a03 	vldr	s13, [r7, #12]
 8002ce0:	ed97 7a02 	vldr	s14, [r7, #8]
 8002ce4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ce8:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
   int sign=0;
 8002cec:	2300      	movs	r3, #0
 8002cee:	657b      	str	r3, [r7, #84]	; 0x54
   float32_t res=0.0f;
 8002cf0:	f04f 0300 	mov.w	r3, #0
 8002cf4:	653b      	str	r3, [r7, #80]	; 0x50
   if (x < 0.0f)
 8002cf6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002cfa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d02:	d507      	bpl.n	8002d14 <arm_atan2_f32+0x194>
      sign=1;
 8002d04:	2301      	movs	r3, #1
 8002d06:	657b      	str	r3, [r7, #84]	; 0x54
      x=-x;
 8002d08:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002d0c:	eef1 7a67 	vneg.f32	s15, s15
 8002d10:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
   if (x > 1.0f)
 8002d14:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002d18:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002d1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d24:	dd31      	ble.n	8002d8a <arm_atan2_f32+0x20a>
      x = 1.0f / x;
 8002d26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002d2a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8002d2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d32:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
 8002d36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d38:	64fb      	str	r3, [r7, #76]	; 0x4c
    float32_t res=atan2_coefs_f32[ATAN2_NB_COEFS_F32-1];
 8002d3a:	4b66      	ldr	r3, [pc, #408]	; (8002ed4 <arm_atan2_f32+0x354>)
 8002d3c:	64bb      	str	r3, [r7, #72]	; 0x48
    int i=1;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	647b      	str	r3, [r7, #68]	; 0x44
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8002d42:	2301      	movs	r3, #1
 8002d44:	647b      	str	r3, [r7, #68]	; 0x44
 8002d46:	e014      	b.n	8002d72 <arm_atan2_f32+0x1f2>
        res = x*res + atan2_coefs_f32[ATAN2_NB_COEFS_F32-1-i];
 8002d48:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002d4c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002d50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d56:	f1c3 0309 	rsb	r3, r3, #9
 8002d5a:	4a5f      	ldr	r2, [pc, #380]	; (8002ed8 <arm_atan2_f32+0x358>)
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	4413      	add	r3, r2
 8002d60:	edd3 7a00 	vldr	s15, [r3]
 8002d64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d68:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8002d6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d6e:	3301      	adds	r3, #1
 8002d70:	647b      	str	r3, [r7, #68]	; 0x44
 8002d72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d74:	2b09      	cmp	r3, #9
 8002d76:	dde7      	ble.n	8002d48 <arm_atan2_f32+0x1c8>
    return(res);
 8002d78:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
      res = PIHALFF32 - arm_atan_limited_f32(x);
 8002d7c:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8002edc <arm_atan2_f32+0x35c>
 8002d80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d84:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
 8002d88:	e028      	b.n	8002ddc <arm_atan2_f32+0x25c>
 8002d8a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d8c:	643b      	str	r3, [r7, #64]	; 0x40
    float32_t res=atan2_coefs_f32[ATAN2_NB_COEFS_F32-1];
 8002d8e:	4b51      	ldr	r3, [pc, #324]	; (8002ed4 <arm_atan2_f32+0x354>)
 8002d90:	63fb      	str	r3, [r7, #60]	; 0x3c
    int i=1;
 8002d92:	2301      	movs	r3, #1
 8002d94:	63bb      	str	r3, [r7, #56]	; 0x38
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8002d96:	2301      	movs	r3, #1
 8002d98:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d9a:	e014      	b.n	8002dc6 <arm_atan2_f32+0x246>
        res = x*res + atan2_coefs_f32[ATAN2_NB_COEFS_F32-1-i];
 8002d9c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002da0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002da4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002daa:	f1c3 0309 	rsb	r3, r3, #9
 8002dae:	4a4a      	ldr	r2, [pc, #296]	; (8002ed8 <arm_atan2_f32+0x358>)
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	4413      	add	r3, r2
 8002db4:	edd3 7a00 	vldr	s15, [r3]
 8002db8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dbc:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8002dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	63bb      	str	r3, [r7, #56]	; 0x38
 8002dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dc8:	2b09      	cmp	r3, #9
 8002dca:	dde7      	ble.n	8002d9c <arm_atan2_f32+0x21c>
    return(res);
 8002dcc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
     res += arm_atan_limited_f32(x);
 8002dd0:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8002dd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dd8:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
   if (sign)
 8002ddc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d005      	beq.n	8002dee <arm_atan2_f32+0x26e>
     res = -res;
 8002de2:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002de6:	eef1 7a67 	vneg.f32	s15, s15
 8002dea:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
   return(res);
 8002dee:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
           *result=arm_atan_f32(y/x) + PI;
 8002df2:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002ee0 <arm_atan2_f32+0x360>
 8002df6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	edc3 7a00 	vstr	s15, [r3]
 8002e00:	e0af      	b.n	8002f62 <arm_atan2_f32+0x3e2>
        }
        else if (y < 0.0f)
 8002e02:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e06:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e0e:	f140 809c 	bpl.w	8002f4a <arm_atan2_f32+0x3ca>
        {
           *result=arm_atan_f32(y/x) - PI;
 8002e12:	edd7 6a03 	vldr	s13, [r7, #12]
 8002e16:	ed97 7a02 	vldr	s14, [r7, #8]
 8002e1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e1e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
   int sign=0;
 8002e22:	2300      	movs	r3, #0
 8002e24:	633b      	str	r3, [r7, #48]	; 0x30
   float32_t res=0.0f;
 8002e26:	f04f 0300 	mov.w	r3, #0
 8002e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
   if (x < 0.0f)
 8002e2c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e38:	d507      	bpl.n	8002e4a <arm_atan2_f32+0x2ca>
      sign=1;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	633b      	str	r3, [r7, #48]	; 0x30
      x=-x;
 8002e3e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e42:	eef1 7a67 	vneg.f32	s15, s15
 8002e46:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
   if (x > 1.0f)
 8002e4a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e4e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002e52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e5a:	dd31      	ble.n	8002ec0 <arm_atan2_f32+0x340>
      x = 1.0f / x;
 8002e5c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002e60:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002e64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e68:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
 8002e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e6e:	62bb      	str	r3, [r7, #40]	; 0x28
    float32_t res=atan2_coefs_f32[ATAN2_NB_COEFS_F32-1];
 8002e70:	4b18      	ldr	r3, [pc, #96]	; (8002ed4 <arm_atan2_f32+0x354>)
 8002e72:	627b      	str	r3, [r7, #36]	; 0x24
    int i=1;
 8002e74:	2301      	movs	r3, #1
 8002e76:	623b      	str	r3, [r7, #32]
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8002e78:	2301      	movs	r3, #1
 8002e7a:	623b      	str	r3, [r7, #32]
 8002e7c:	e014      	b.n	8002ea8 <arm_atan2_f32+0x328>
        res = x*res + atan2_coefs_f32[ATAN2_NB_COEFS_F32-1-i];
 8002e7e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002e82:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002e86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e8a:	6a3b      	ldr	r3, [r7, #32]
 8002e8c:	f1c3 0309 	rsb	r3, r3, #9
 8002e90:	4a11      	ldr	r2, [pc, #68]	; (8002ed8 <arm_atan2_f32+0x358>)
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	4413      	add	r3, r2
 8002e96:	edd3 7a00 	vldr	s15, [r3]
 8002e9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e9e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8002ea2:	6a3b      	ldr	r3, [r7, #32]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	623b      	str	r3, [r7, #32]
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
 8002eaa:	2b09      	cmp	r3, #9
 8002eac:	dde7      	ble.n	8002e7e <arm_atan2_f32+0x2fe>
    return(res);
 8002eae:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
      res = PIHALFF32 - arm_atan_limited_f32(x);
 8002eb2:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002edc <arm_atan2_f32+0x35c>
 8002eb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002eba:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8002ebe:	e031      	b.n	8002f24 <arm_atan2_f32+0x3a4>
 8002ec0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ec2:	61fb      	str	r3, [r7, #28]
    float32_t res=atan2_coefs_f32[ATAN2_NB_COEFS_F32-1];
 8002ec4:	4b03      	ldr	r3, [pc, #12]	; (8002ed4 <arm_atan2_f32+0x354>)
 8002ec6:	61bb      	str	r3, [r7, #24]
    int i=1;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	617b      	str	r3, [r7, #20]
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8002ecc:	2301      	movs	r3, #1
 8002ece:	617b      	str	r3, [r7, #20]
 8002ed0:	e01d      	b.n	8002f0e <arm_atan2_f32+0x38e>
 8002ed2:	bf00      	nop
 8002ed4:	bd0492a5 	.word	0xbd0492a5
 8002ed8:	080084b0 	.word	0x080084b0
 8002edc:	3fc90fdb 	.word	0x3fc90fdb
 8002ee0:	40490fdb 	.word	0x40490fdb
        res = x*res + atan2_coefs_f32[ATAN2_NB_COEFS_F32-1-i];
 8002ee4:	ed97 7a07 	vldr	s14, [r7, #28]
 8002ee8:	edd7 7a06 	vldr	s15, [r7, #24]
 8002eec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	f1c3 0309 	rsb	r3, r3, #9
 8002ef6:	4a2f      	ldr	r2, [pc, #188]	; (8002fb4 <arm_atan2_f32+0x434>)
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	4413      	add	r3, r2
 8002efc:	edd3 7a00 	vldr	s15, [r3]
 8002f00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f04:	edc7 7a06 	vstr	s15, [r7, #24]
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	617b      	str	r3, [r7, #20]
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	2b09      	cmp	r3, #9
 8002f12:	dde7      	ble.n	8002ee4 <arm_atan2_f32+0x364>
    return(res);
 8002f14:	edd7 7a06 	vldr	s15, [r7, #24]
     res += arm_atan_limited_f32(x);
 8002f18:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002f1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f20:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
   if (sign)
 8002f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d005      	beq.n	8002f36 <arm_atan2_f32+0x3b6>
     res = -res;
 8002f2a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002f2e:	eef1 7a67 	vneg.f32	s15, s15
 8002f32:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
   return(res);
 8002f36:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
           *result=arm_atan_f32(y/x) - PI;
 8002f3a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002fb8 <arm_atan2_f32+0x438>
 8002f3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	edc3 7a00 	vstr	s15, [r3]
 8002f48:	e00b      	b.n	8002f62 <arm_atan2_f32+0x3e2>
        }
        else
        {
            if (signbit(y))
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d003      	beq.n	8002f5c <arm_atan2_f32+0x3dc>
            {
               *result= -PI;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a19      	ldr	r2, [pc, #100]	; (8002fbc <arm_atan2_f32+0x43c>)
 8002f58:	601a      	str	r2, [r3, #0]
 8002f5a:	e002      	b.n	8002f62 <arm_atan2_f32+0x3e2>
            }
            else
            {
               *result= PI;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a18      	ldr	r2, [pc, #96]	; (8002fc0 <arm_atan2_f32+0x440>)
 8002f60:	601a      	str	r2, [r3, #0]
            }
        }
        return(ARM_MATH_SUCCESS);
 8002f62:	2300      	movs	r3, #0
 8002f64:	e020      	b.n	8002fa8 <arm_atan2_f32+0x428>
    }
    if (x == 0.0f)
 8002f66:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f6a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f72:	d117      	bne.n	8002fa4 <arm_atan2_f32+0x424>
    {
        if (y > 0.0f)
 8002f74:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f80:	dd04      	ble.n	8002f8c <arm_atan2_f32+0x40c>
        {
            *result=PIHALFF32;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a0f      	ldr	r2, [pc, #60]	; (8002fc4 <arm_atan2_f32+0x444>)
 8002f86:	601a      	str	r2, [r3, #0]
            return(ARM_MATH_SUCCESS);
 8002f88:	2300      	movs	r3, #0
 8002f8a:	e00d      	b.n	8002fa8 <arm_atan2_f32+0x428>
        }
        if (y < 0.0f)
 8002f8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f98:	d504      	bpl.n	8002fa4 <arm_atan2_f32+0x424>
        {
            *result=-PIHALFF32;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a0a      	ldr	r2, [pc, #40]	; (8002fc8 <arm_atan2_f32+0x448>)
 8002f9e:	601a      	str	r2, [r3, #0]
            return(ARM_MATH_SUCCESS);
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	e001      	b.n	8002fa8 <arm_atan2_f32+0x428>
        }
    }
    

    return(ARM_MATH_NANINF);
 8002fa4:	f06f 0303 	mvn.w	r3, #3

}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3784      	adds	r7, #132	; 0x84
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr
 8002fb4:	080084b0 	.word	0x080084b0
 8002fb8:	40490fdb 	.word	0x40490fdb
 8002fbc:	c0490fdb 	.word	0xc0490fdb
 8002fc0:	40490fdb 	.word	0x40490fdb
 8002fc4:	3fc90fdb 	.word	0x3fc90fdb
 8002fc8:	bfc90fdb 	.word	0xbfc90fdb

08002fcc <arm_cos_f32>:
  @param[in]     x  input value in radians
  @return        cos(x)
 */
float32_t arm_cos_f32(
  float32_t x)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b08b      	sub	sp, #44	; 0x2c
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi, add 0.25 (pi/2) to read sine table */
  in = x * 0.159154943092f + 0.25f;
 8002fd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8002fda:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 80030cc <arm_cos_f32+0x100>
 8002fde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fe2:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8002fe6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002fea:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 8002fee:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ff2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ff6:	ee17 3a90 	vmov	r3, s15
 8002ffa:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 8002ffc:	edd7 7a06 	vldr	s15, [r7, #24]
 8003000:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003008:	d502      	bpl.n	8003010 <arm_cos_f32+0x44>
  {
    n--;
 800300a:	6a3b      	ldr	r3, [r7, #32]
 800300c:	3b01      	subs	r3, #1
 800300e:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 8003010:	6a3b      	ldr	r3, [r7, #32]
 8003012:	ee07 3a90 	vmov	s15, r3
 8003016:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800301a:	ed97 7a06 	vldr	s14, [r7, #24]
 800301e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003022:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 8003026:	edd7 7a06 	vldr	s15, [r7, #24]
 800302a:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80030d0 <arm_cos_f32+0x104>
 800302e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003032:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 8003036:	edd7 7a07 	vldr	s15, [r7, #28]
 800303a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800303e:	ee17 3a90 	vmov	r3, s15
 8003042:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 8003044:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003046:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800304a:	d309      	bcc.n	8003060 <arm_cos_f32+0x94>
    index = 0;
 800304c:	2300      	movs	r3, #0
 800304e:	84fb      	strh	r3, [r7, #38]	; 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 8003050:	edd7 7a07 	vldr	s15, [r7, #28]
 8003054:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80030d0 <arm_cos_f32+0x104>
 8003058:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800305c:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 8003060:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003062:	ee07 3a90 	vmov	s15, r3
 8003066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800306a:	ed97 7a07 	vldr	s14, [r7, #28]
 800306e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003072:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the cos table */
  a = sinTable_f32[index];
 8003076:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003078:	4a16      	ldr	r2, [pc, #88]	; (80030d4 <arm_cos_f32+0x108>)
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	4413      	add	r3, r2
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 8003082:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003084:	3301      	adds	r3, #1
 8003086:	4a13      	ldr	r2, [pc, #76]	; (80030d4 <arm_cos_f32+0x108>)
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	4413      	add	r3, r2
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  cosVal = (1.0f - fract) * a + fract * b;
 8003090:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003094:	edd7 7a05 	vldr	s15, [r7, #20]
 8003098:	ee37 7a67 	vsub.f32	s14, s14, s15
 800309c:	edd7 7a04 	vldr	s15, [r7, #16]
 80030a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030a4:	edd7 6a05 	vldr	s13, [r7, #20]
 80030a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80030ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030b4:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (cosVal);
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	ee07 3a90 	vmov	s15, r3
}
 80030be:	eeb0 0a67 	vmov.f32	s0, s15
 80030c2:	372c      	adds	r7, #44	; 0x2c
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr
 80030cc:	3e22f983 	.word	0x3e22f983
 80030d0:	44000000 	.word	0x44000000
 80030d4:	08007cac 	.word	0x08007cac

080030d8 <arm_sin_f32>:
  @return        sin(x)
 */

float32_t arm_sin_f32(
  float32_t x)
{
 80030d8:	b480      	push	{r7}
 80030da:	b08b      	sub	sp, #44	; 0x2c
 80030dc:	af00      	add	r7, sp, #0
 80030de:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi */
  in = x * 0.159154943092f;
 80030e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80030e6:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80031d0 <arm_sin_f32+0xf8>
 80030ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030ee:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 80030f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80030f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030fa:	ee17 3a90 	vmov	r3, s15
 80030fe:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 8003100:	edd7 7a06 	vldr	s15, [r7, #24]
 8003104:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800310c:	d502      	bpl.n	8003114 <arm_sin_f32+0x3c>
  {
    n--;
 800310e:	6a3b      	ldr	r3, [r7, #32]
 8003110:	3b01      	subs	r3, #1
 8003112:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 8003114:	6a3b      	ldr	r3, [r7, #32]
 8003116:	ee07 3a90 	vmov	s15, r3
 800311a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800311e:	ed97 7a06 	vldr	s14, [r7, #24]
 8003122:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003126:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 800312a:	edd7 7a06 	vldr	s15, [r7, #24]
 800312e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80031d4 <arm_sin_f32+0xfc>
 8003132:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003136:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 800313a:	edd7 7a07 	vldr	s15, [r7, #28]
 800313e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003142:	ee17 3a90 	vmov	r3, s15
 8003146:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 8003148:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800314a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800314e:	d309      	bcc.n	8003164 <arm_sin_f32+0x8c>
    index = 0;
 8003150:	2300      	movs	r3, #0
 8003152:	84fb      	strh	r3, [r7, #38]	; 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 8003154:	edd7 7a07 	vldr	s15, [r7, #28]
 8003158:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80031d4 <arm_sin_f32+0xfc>
 800315c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003160:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 8003164:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003166:	ee07 3a90 	vmov	s15, r3
 800316a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800316e:	ed97 7a07 	vldr	s14, [r7, #28]
 8003172:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003176:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the sin table */
  a = sinTable_f32[index];
 800317a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800317c:	4a16      	ldr	r2, [pc, #88]	; (80031d8 <arm_sin_f32+0x100>)
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	4413      	add	r3, r2
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 8003186:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003188:	3301      	adds	r3, #1
 800318a:	4a13      	ldr	r2, [pc, #76]	; (80031d8 <arm_sin_f32+0x100>)
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	4413      	add	r3, r2
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  sinVal = (1.0f - fract) * a + fract * b;
 8003194:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003198:	edd7 7a05 	vldr	s15, [r7, #20]
 800319c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80031a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80031a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031a8:	edd7 6a05 	vldr	s13, [r7, #20]
 80031ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80031b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031b8:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (sinVal);
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	ee07 3a90 	vmov	s15, r3
}
 80031c2:	eeb0 0a67 	vmov.f32	s0, s15
 80031c6:	372c      	adds	r7, #44	; 0x2c
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	3e22f983 	.word	0x3e22f983
 80031d4:	44000000 	.word	0x44000000
 80031d8:	08007cac 	.word	0x08007cac

080031dc <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 80031dc:	b480      	push	{r7}
 80031de:	b08b      	sub	sp, #44	; 0x2c
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	881b      	ldrh	r3, [r3, #0]
 80031fe:	461a      	mov	r2, r3
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	885b      	ldrh	r3, [r3, #2]
 8003204:	fb02 f303 	mul.w	r3, r2, r3
 8003208:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800320e:	e013      	b.n	8003238 <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 8003210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003212:	1d1a      	adds	r2, r3, #4
 8003214:	627a      	str	r2, [r7, #36]	; 0x24
 8003216:	ed93 7a00 	vldr	s14, [r3]
 800321a:	6a3b      	ldr	r3, [r7, #32]
 800321c:	1d1a      	adds	r2, r3, #4
 800321e:	623a      	str	r2, [r7, #32]
 8003220:	edd3 7a00 	vldr	s15, [r3]
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	1d1a      	adds	r2, r3, #4
 8003228:	61fa      	str	r2, [r7, #28]
 800322a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800322e:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	3b01      	subs	r3, #1
 8003236:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1e8      	bne.n	8003210 <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800323e:	2300      	movs	r3, #0
 8003240:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 8003242:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8003246:	4618      	mov	r0, r3
 8003248:	372c      	adds	r7, #44	; 0x2c
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr

08003252 <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 8003252:	b480      	push	{r7}
 8003254:	b085      	sub	sp, #20
 8003256:	af00      	add	r7, sp, #0
 8003258:	60f8      	str	r0, [r7, #12]
 800325a:	607b      	str	r3, [r7, #4]
 800325c:	460b      	mov	r3, r1
 800325e:	817b      	strh	r3, [r7, #10]
 8003260:	4613      	mov	r3, r2
 8003262:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	897a      	ldrh	r2, [r7, #10]
 8003268:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	893a      	ldrh	r2, [r7, #8]
 800326e:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	605a      	str	r2, [r3, #4]
}
 8003276:	bf00      	nop
 8003278:	3714      	adds	r7, #20
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <arm_mat_inverse_f32>:
                   - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invertible)
 */
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 8003282:	b480      	push	{r7}
 8003284:	b0bb      	sub	sp, #236	; 0xec
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
 800328a:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	667b      	str	r3, [r7, #100]	; 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	663b      	str	r3, [r7, #96]	; 0x60
  
  float32_t *pTmp;
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	881b      	ldrh	r3, [r3, #0]
 800329c:	65fb      	str	r3, [r7, #92]	; 0x5c
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	885b      	ldrh	r3, [r3, #2]
 80032a2:	65bb      	str	r3, [r7, #88]	; 0x58


  float32_t pivot = 0.0f, newPivot=0.0f;                /* Temporary input values  */
 80032a4:	f04f 0300 	mov.w	r3, #0
 80032a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80032ac:	f04f 0300 	mov.w	r3, #0
 80032b0:	657b      	str	r3, [r7, #84]	; 0x54
  uint32_t selectedRow,pivotRow,i, rowNb, rowCnt, flag = 0U, j,column;      /* loop counters */
 80032b2:	2300      	movs	r3, #0
 80032b4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
     *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pTmp = pOut;
 80032b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80032ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

    /* Loop over the number of rows */
    rowCnt = numRows;
 80032be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 80032c4:	e03b      	b.n	800333e <arm_mat_inverse_f32+0xbc>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 80032c6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80032c8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
      while (j > 0U)
 80032d2:	e00c      	b.n	80032ee <arm_mat_inverse_f32+0x6c>
      {
        *pTmp++ = 0.0f;
 80032d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032d8:	1d1a      	adds	r2, r3, #4
 80032da:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 80032de:	f04f 0200 	mov.w	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]
        j--;
 80032e4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80032e8:	3b01      	subs	r3, #1
 80032ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
      while (j > 0U)
 80032ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1ee      	bne.n	80032d4 <arm_mat_inverse_f32+0x52>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pTmp++ = 1.0f;
 80032f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032fa:	1d1a      	adds	r2, r3, #4
 80032fc:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8003300:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003304:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 8003306:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800330a:	3b01      	subs	r3, #1
 800330c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
      while (j > 0U)
 8003310:	e00c      	b.n	800332c <arm_mat_inverse_f32+0xaa>
      {
        *pTmp++ = 0.0f;
 8003312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003316:	1d1a      	adds	r2, r3, #4
 8003318:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800331c:	f04f 0200 	mov.w	r2, #0
 8003320:	601a      	str	r2, [r3, #0]
        j--;
 8003322:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003326:	3b01      	subs	r3, #1
 8003328:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
      while (j > 0U)
 800332c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003330:	2b00      	cmp	r3, #0
 8003332:	d1ee      	bne.n	8003312 <arm_mat_inverse_f32+0x90>
      }

      /* Decrement loop counter */
      rowCnt--;
 8003334:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003338:	3b01      	subs	r3, #1
 800333a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    while (rowCnt > 0U)
 800333e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1bf      	bne.n	80032c6 <arm_mat_inverse_f32+0x44>

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */

    /* Index modifier to navigate through the columns */
    for(column = 0U; column < numCols; column++)
 8003346:	2300      	movs	r3, #0
 8003348:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800334c:	e2c7      	b.n	80038de <arm_mat_inverse_f32+0x65c>
      /* Check if the pivot element is zero..
       * If it is zero then interchange the row with non zero row below.
       * If there is no non zero element to replace in the rows below,
       * then the matrix is Singular. */

      pivotRow = column;
 800334e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003352:	653b      	str	r3, [r7, #80]	; 0x50

      /* Temporary variable to hold the pivot value */
      pTmp = ELEM(pSrc,column,column) ;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685a      	ldr	r2, [r3, #4]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	885b      	ldrh	r3, [r3, #2]
 800335c:	3301      	adds	r3, #1
 800335e:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 8003362:	fb01 f303 	mul.w	r3, r1, r3
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	4413      	add	r3, r2
 800336a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      pivot = *pTmp;
 800336e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      selectedRow = column;
 8003378:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800337c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

      /* Find maximum pivot in column */
      
        /* Loop over the number rows present below */

      for (rowNb = column+1; rowNb < numRows; rowNb++)
 8003380:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003384:	3301      	adds	r3, #1
 8003386:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800338a:	e02c      	b.n	80033e6 <arm_mat_inverse_f32+0x164>
      {
          /* Update the input and destination pointers */
          pTmp = ELEM(pSrc,rowNb,column);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	885b      	ldrh	r3, [r3, #2]
 8003394:	4619      	mov	r1, r3
 8003396:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800339a:	fb03 f101 	mul.w	r1, r3, r1
 800339e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80033a2:	440b      	add	r3, r1
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
          newPivot = *pTmp;
 80033ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	657b      	str	r3, [r7, #84]	; 0x54
          if (fabsf(newPivot) > fabsf(pivot))
 80033b4:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80033b8:	eeb0 7ae7 	vabs.f32	s14, s15
 80033bc:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 80033c0:	eef0 7ae7 	vabs.f32	s15, s15
 80033c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033cc:	dd06      	ble.n	80033dc <arm_mat_inverse_f32+0x15a>
          {
            selectedRow = rowNb; 
 80033ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80033d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
            pivot = newPivot;
 80033d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 80033dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80033e0:	3301      	adds	r3, #1
 80033e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80033e6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80033ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d3cd      	bcc.n	800338c <arm_mat_inverse_f32+0x10a>
          }
      }
        
      /* Check if there is a non zero pivot element to
       * replace in the rows below */
      if ((pivot != 0.0f) && (selectedRow != column))
 80033f0:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 80033f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80033f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033fc:	f000 809b 	beq.w	8003536 <arm_mat_inverse_f32+0x2b4>
 8003400:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8003404:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003408:	429a      	cmp	r2, r3
 800340a:	f000 8094 	beq.w	8003536 <arm_mat_inverse_f32+0x2b4>
      {
            
            SWAP_ROWS_F32(pSrc,column, pivotRow,selectedRow);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	885b      	ldrh	r3, [r3, #2]
 8003422:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003424:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003426:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	64bb      	str	r3, [r7, #72]	; 0x48
 800342e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003430:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003432:	fb03 f202 	mul.w	r2, r3, r2
 8003436:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800343a:	4413      	add	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003442:	4413      	add	r3, r2
 8003444:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003448:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800344a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800344e:	fb03 f202 	mul.w	r2, r3, r2
 8003452:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003456:	4413      	add	r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800345e:	4413      	add	r3, r2
 8003460:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003464:	2300      	movs	r3, #0
 8003466:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800346a:	e018      	b.n	800349e <arm_mat_inverse_f32+0x21c>
 800346c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	63bb      	str	r3, [r7, #56]	; 0x38
 8003474:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003478:	1d1a      	adds	r2, r3, #4
 800347a:	f8c7 20b8 	str.w	r2, [r7, #184]	; 0xb8
 800347e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	601a      	str	r2, [r3, #0]
 8003486:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800348a:	1d1a      	adds	r2, r3, #4
 800348c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8003490:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003498:	3301      	adds	r3, #1
 800349a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800349e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80034a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034a4:	429a      	cmp	r2, r3
 80034a6:	dbe1      	blt.n	800346c <arm_mat_inverse_f32+0x1ea>
            SWAP_ROWS_F32(pDst,0, pivotRow,selectedRow);
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	885b      	ldrh	r3, [r3, #2]
 80034bc:	647b      	str	r3, [r7, #68]	; 0x44
 80034be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034c0:	643b      	str	r3, [r7, #64]	; 0x40
 80034c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80034c6:	fb02 f303 	mul.w	r3, r2, r3
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80034d0:	4413      	add	r3, r2
 80034d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80034d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034d8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80034dc:	fb02 f303 	mul.w	r3, r2, r3
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80034e6:	4413      	add	r3, r2
 80034e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80034ec:	2300      	movs	r3, #0
 80034ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80034f2:	e018      	b.n	8003526 <arm_mat_inverse_f32+0x2a4>
 80034f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003500:	1d1a      	adds	r2, r3, #4
 8003502:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003506:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800350a:	6812      	ldr	r2, [r2, #0]
 800350c:	601a      	str	r2, [r3, #0]
 800350e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003512:	1d1a      	adds	r2, r3, #4
 8003514:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003518:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800351a:	601a      	str	r2, [r3, #0]
 800351c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003520:	3301      	adds	r3, #1
 8003522:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003526:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800352a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800352c:	429a      	cmp	r2, r3
 800352e:	dbe1      	blt.n	80034f4 <arm_mat_inverse_f32+0x272>

    
            /* Flag to indicate whether exchange is done or not */
            flag = 1U;
 8003530:	2301      	movs	r3, #1
 8003532:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc

      
      

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (pivot == 0.0f))
 8003536:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800353a:	2b01      	cmp	r3, #1
 800353c:	d009      	beq.n	8003552 <arm_mat_inverse_f32+0x2d0>
 800353e:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 8003542:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800354a:	d102      	bne.n	8003552 <arm_mat_inverse_f32+0x2d0>
      {
        return ARM_MATH_SINGULAR;
 800354c:	f06f 0304 	mvn.w	r3, #4
 8003550:	e208      	b.n	8003964 <arm_mat_inverse_f32+0x6e2>
      }

     
      /* Pivot element of the row */
      pivot = 1.0f / pivot;
 8003552:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003556:	ed97 7a38 	vldr	s14, [r7, #224]	; 0xe0
 800355a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800355e:	edc7 7a38 	vstr	s15, [r7, #224]	; 0xe0

      SCALE_ROW_F32(pSrc,column,pivot,pivotRow);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	885b      	ldrh	r3, [r3, #2]
 800356e:	637b      	str	r3, [r7, #52]	; 0x34
 8003570:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003572:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	633b      	str	r3, [r7, #48]	; 0x30
 800357a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800357c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800357e:	fb03 f202 	mul.w	r2, r3, r2
 8003582:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003586:	4413      	add	r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800358e:	4413      	add	r3, r2
 8003590:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003594:	2300      	movs	r3, #0
 8003596:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800359a:	e011      	b.n	80035c0 <arm_mat_inverse_f32+0x33e>
 800359c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80035a0:	1d1a      	adds	r2, r3, #4
 80035a2:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 80035a6:	ed93 7a00 	vldr	s14, [r3]
 80035aa:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 80035ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035b2:	edc3 7a00 	vstr	s15, [r3]
 80035b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80035ba:	3301      	adds	r3, #1
 80035bc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80035c0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80035c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035c6:	429a      	cmp	r2, r3
 80035c8:	dbe8      	blt.n	800359c <arm_mat_inverse_f32+0x31a>
      SCALE_ROW_F32(pDst,0,pivot,pivotRow);
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	885b      	ldrh	r3, [r3, #2]
 80035d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035da:	62bb      	str	r3, [r7, #40]	; 0x28
 80035dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035de:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80035e0:	fb02 f303 	mul.w	r3, r2, r3
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80035ea:	4413      	add	r3, r2
 80035ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80035f0:	2300      	movs	r3, #0
 80035f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80035f6:	e011      	b.n	800361c <arm_mat_inverse_f32+0x39a>
 80035f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80035fc:	1d1a      	adds	r2, r3, #4
 80035fe:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 8003602:	ed93 7a00 	vldr	s14, [r3]
 8003606:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 800360a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800360e:	edc3 7a00 	vstr	s15, [r3]
 8003612:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003616:	3301      	adds	r3, #1
 8003618:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800361c:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003622:	429a      	cmp	r2, r3
 8003624:	dbe8      	blt.n	80035f8 <arm_mat_inverse_f32+0x376>

      
      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      rowNb = 0;
 8003626:	2300      	movs	r3, #0
 8003628:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      for (;rowNb < pivotRow; rowNb++)
 800362c:	e0ae      	b.n	800378c <arm_mat_inverse_f32+0x50a>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685a      	ldr	r2, [r3, #4]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	885b      	ldrh	r3, [r3, #2]
 8003636:	4619      	mov	r1, r3
 8003638:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800363c:	fb03 f101 	mul.w	r1, r3, r1
 8003640:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003644:	440b      	add	r3, r1
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	4413      	add	r3, r2
 800364a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
           pivot = *pTmp;
 800364e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	885b      	ldrh	r3, [r3, #2]
 800366c:	617b      	str	r3, [r7, #20]
 800366e:	697a      	ldr	r2, [r7, #20]
 8003670:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	613b      	str	r3, [r7, #16]
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800367e:	fb03 f202 	mul.w	r2, r3, r2
 8003682:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003686:	4413      	add	r3, r2
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800368e:	4413      	add	r3, r2
 8003690:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003698:	fb03 f202 	mul.w	r2, r3, r2
 800369c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80036a0:	4413      	add	r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80036a8:	4413      	add	r3, r2
 80036aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80036ae:	2300      	movs	r3, #0
 80036b0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80036b4:	e01a      	b.n	80036ec <arm_mat_inverse_f32+0x46a>
 80036b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80036ba:	1d1a      	adds	r2, r3, #4
 80036bc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80036c0:	ed93 7a00 	vldr	s14, [r3]
 80036c4:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 80036c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80036d0:	1d1a      	adds	r2, r3, #4
 80036d2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80036d6:	ed93 7a00 	vldr	s14, [r3]
 80036da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036de:	edc3 7a00 	vstr	s15, [r3]
 80036e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80036e6:	3301      	adds	r3, #1
 80036e8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80036ec:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	dbdf      	blt.n	80036b6 <arm_mat_inverse_f32+0x434>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	885b      	ldrh	r3, [r3, #2]
 800370a:	60fb      	str	r3, [r7, #12]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	60bb      	str	r3, [r7, #8]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8003716:	fb02 f303 	mul.w	r3, r2, r3
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8003720:	4413      	add	r3, r2
 8003722:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800372a:	fb02 f303 	mul.w	r3, r2, r3
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003734:	4413      	add	r3, r2
 8003736:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800373a:	2300      	movs	r3, #0
 800373c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003740:	e01a      	b.n	8003778 <arm_mat_inverse_f32+0x4f6>
 8003742:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003746:	1d1a      	adds	r2, r3, #4
 8003748:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800374c:	ed93 7a00 	vldr	s14, [r3]
 8003750:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 8003754:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003758:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800375c:	1d1a      	adds	r2, r3, #4
 800375e:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003762:	ed93 7a00 	vldr	s14, [r3]
 8003766:	ee77 7a67 	vsub.f32	s15, s14, s15
 800376a:	edc3 7a00 	vstr	s15, [r3]
 800376e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003772:	3301      	adds	r3, #1
 8003774:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003778:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	429a      	cmp	r2, r3
 8003780:	dbdf      	blt.n	8003742 <arm_mat_inverse_f32+0x4c0>
      for (;rowNb < pivotRow; rowNb++)
 8003782:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003786:	3301      	adds	r3, #1
 8003788:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800378c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8003790:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003792:	429a      	cmp	r2, r3
 8003794:	f4ff af4b 	bcc.w	800362e <arm_mat_inverse_f32+0x3ac>


      }

      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 8003798:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800379a:	3301      	adds	r3, #1
 800379c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80037a0:	e092      	b.n	80038c8 <arm_mat_inverse_f32+0x646>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685a      	ldr	r2, [r3, #4]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	885b      	ldrh	r3, [r3, #2]
 80037aa:	4619      	mov	r1, r3
 80037ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80037b0:	fb03 f101 	mul.w	r1, r3, r1
 80037b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037b8:	440b      	add	r3, r1
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4413      	add	r3, r2
 80037be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
           pivot = *pTmp;
 80037c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	677b      	str	r3, [r7, #116]	; 0x74
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	885b      	ldrh	r3, [r3, #2]
 80037dc:	627b      	str	r3, [r7, #36]	; 0x24
 80037de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	623b      	str	r3, [r7, #32]
 80037e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ea:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80037ee:	fb03 f202 	mul.w	r2, r3, r2
 80037f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037f6:	4413      	add	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80037fc:	4413      	add	r3, r2
 80037fe:	67bb      	str	r3, [r7, #120]	; 0x78
 8003800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003802:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003804:	fb03 f202 	mul.w	r2, r3, r2
 8003808:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800380c:	4413      	add	r3, r2
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003812:	4413      	add	r3, r2
 8003814:	677b      	str	r3, [r7, #116]	; 0x74
 8003816:	2300      	movs	r3, #0
 8003818:	67fb      	str	r3, [r7, #124]	; 0x7c
 800381a:	e014      	b.n	8003846 <arm_mat_inverse_f32+0x5c4>
 800381c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800381e:	1d1a      	adds	r2, r3, #4
 8003820:	677a      	str	r2, [r7, #116]	; 0x74
 8003822:	ed93 7a00 	vldr	s14, [r3]
 8003826:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 800382a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800382e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003830:	1d1a      	adds	r2, r3, #4
 8003832:	67ba      	str	r2, [r7, #120]	; 0x78
 8003834:	ed93 7a00 	vldr	s14, [r3]
 8003838:	ee77 7a67 	vsub.f32	s15, s14, s15
 800383c:	edc3 7a00 	vstr	s15, [r3]
 8003840:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003842:	3301      	adds	r3, #1
 8003844:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003846:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003848:	6a3b      	ldr	r3, [r7, #32]
 800384a:	429a      	cmp	r2, r3
 800384c:	dbe6      	blt.n	800381c <arm_mat_inverse_f32+0x59a>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	66bb      	str	r3, [r7, #104]	; 0x68
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	885b      	ldrh	r3, [r3, #2]
 800385e:	61fb      	str	r3, [r7, #28]
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	61bb      	str	r3, [r7, #24]
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800386a:	fb02 f303 	mul.w	r3, r2, r3
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003872:	4413      	add	r3, r2
 8003874:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800387a:	fb02 f303 	mul.w	r3, r2, r3
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003882:	4413      	add	r3, r2
 8003884:	66bb      	str	r3, [r7, #104]	; 0x68
 8003886:	2300      	movs	r3, #0
 8003888:	673b      	str	r3, [r7, #112]	; 0x70
 800388a:	e014      	b.n	80038b6 <arm_mat_inverse_f32+0x634>
 800388c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800388e:	1d1a      	adds	r2, r3, #4
 8003890:	66ba      	str	r2, [r7, #104]	; 0x68
 8003892:	ed93 7a00 	vldr	s14, [r3]
 8003896:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 800389a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800389e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038a0:	1d1a      	adds	r2, r3, #4
 80038a2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80038a4:	ed93 7a00 	vldr	s14, [r3]
 80038a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038ac:	edc3 7a00 	vstr	s15, [r3]
 80038b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80038b2:	3301      	adds	r3, #1
 80038b4:	673b      	str	r3, [r7, #112]	; 0x70
 80038b6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80038b8:	69bb      	ldr	r3, [r7, #24]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	dbe6      	blt.n	800388c <arm_mat_inverse_f32+0x60a>
      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 80038be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80038c2:	3301      	adds	r3, #1
 80038c4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80038c8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80038cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038ce:	429a      	cmp	r2, r3
 80038d0:	f4ff af67 	bcc.w	80037a2 <arm_mat_inverse_f32+0x520>
    for(column = 0U; column < numCols; column++)
 80038d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80038d8:	3301      	adds	r3, #1
 80038da:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80038de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80038e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80038e4:	429a      	cmp	r2, r3
 80038e6:	f4ff ad32 	bcc.w	800334e <arm_mat_inverse_f32+0xcc>
      }

    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 80038ea:	2300      	movs	r3, #0
 80038ec:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3

    if ((flag != 1U) && (pivot == 0.0f))
 80038f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d033      	beq.n	8003960 <arm_mat_inverse_f32+0x6de>
 80038f8:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 80038fc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003904:	d12c      	bne.n	8003960 <arm_mat_inverse_f32+0x6de>
    {
      pIn = pSrc->pData;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	667b      	str	r3, [r7, #100]	; 0x64
      for (i = 0; i < numRows * numCols; i++)
 800390c:	2300      	movs	r3, #0
 800390e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003912:	e010      	b.n	8003936 <arm_mat_inverse_f32+0x6b4>
      {
        if (pIn[i] != 0.0f)
 8003914:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800391c:	4413      	add	r3, r2
 800391e:	edd3 7a00 	vldr	s15, [r3]
 8003922:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800392a:	d10d      	bne.n	8003948 <arm_mat_inverse_f32+0x6c6>
      for (i = 0; i < numRows * numCols; i++)
 800392c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003930:	3301      	adds	r3, #1
 8003932:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003936:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003938:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800393a:	fb02 f303 	mul.w	r3, r2, r3
 800393e:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8003942:	429a      	cmp	r2, r3
 8003944:	d3e6      	bcc.n	8003914 <arm_mat_inverse_f32+0x692>
 8003946:	e000      	b.n	800394a <arm_mat_inverse_f32+0x6c8>
            break;
 8003948:	bf00      	nop
      }

      if (i == numRows * numCols)
 800394a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800394c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800394e:	fb02 f303 	mul.w	r3, r2, r3
 8003952:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8003956:	429a      	cmp	r2, r3
 8003958:	d102      	bne.n	8003960 <arm_mat_inverse_f32+0x6de>
        status = ARM_MATH_SINGULAR;
 800395a:	23fb      	movs	r3, #251	; 0xfb
 800395c:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
    }
  }

  /* Return to application */
  return (status);
 8003960:	f997 30c3 	ldrsb.w	r3, [r7, #195]	; 0xc3
}
 8003964:	4618      	mov	r0, r3
 8003966:	37ec      	adds	r7, #236	; 0xec
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 8003970:	b480      	push	{r7}
 8003972:	b093      	sub	sp, #76	; 0x4c
 8003974:	af00      	add	r7, sp, #0
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	647b      	str	r3, [r7, #68]	; 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	643b      	str	r3, [r7, #64]	; 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	63fb      	str	r3, [r7, #60]	; 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	881b      	ldrh	r3, [r3, #0]
 800399e:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	885b      	ldrh	r3, [r3, #2]
 80039a4:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	885b      	ldrh	r3, [r3, #2]
 80039aa:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 80039ac:	2300      	movs	r3, #0
 80039ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039b0:	8b7b      	ldrh	r3, [r7, #26]
 80039b2:	62bb      	str	r3, [r7, #40]	; 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 80039b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	69fa      	ldr	r2, [r7, #28]
 80039ba:	4413      	add	r3, r2
 80039bc:	63bb      	str	r3, [r7, #56]	; 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 80039be:	8b3b      	ldrh	r3, [r7, #24]
 80039c0:	633b      	str	r3, [r7, #48]	; 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	643b      	str	r3, [r7, #64]	; 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 80039c8:	f04f 0300 	mov.w	r3, #0
 80039cc:	637b      	str	r3, [r7, #52]	; 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 80039ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039d0:	647b      	str	r3, [r7, #68]	; 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 80039d2:	8afb      	ldrh	r3, [r7, #22]
 80039d4:	627b      	str	r3, [r7, #36]	; 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 80039d6:	e017      	b.n	8003a08 <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 80039d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039da:	1d1a      	adds	r2, r3, #4
 80039dc:	647a      	str	r2, [r7, #68]	; 0x44
 80039de:	ed93 7a00 	vldr	s14, [r3]
 80039e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039e4:	edd3 7a00 	vldr	s15, [r3]
 80039e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039ec:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80039f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039f4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
          pIn2 += numColsB;
 80039f8:	8b3b      	ldrh	r3, [r7, #24]
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80039fe:	4413      	add	r3, r2
 8003a00:	643b      	str	r3, [r7, #64]	; 0x40

          /* Decrement loop counter */
          colCnt--;
 8003a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a04:	3b01      	subs	r3, #1
 8003a06:	627b      	str	r3, [r7, #36]	; 0x24
        while (colCnt > 0U)
 8003a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d1e4      	bne.n	80039d8 <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 8003a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a10:	1d1a      	adds	r2, r3, #4
 8003a12:	63ba      	str	r2, [r7, #56]	; 0x38
 8003a14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a16:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 8003a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	633b      	str	r3, [r7, #48]	; 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 8003a1e:	8b3a      	ldrh	r2, [r7, #24]
 8003a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	6a3a      	ldr	r2, [r7, #32]
 8003a28:	4413      	add	r3, r2
 8003a2a:	643b      	str	r3, [r7, #64]	; 0x40

      } while (col > 0U);
 8003a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1ca      	bne.n	80039c8 <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 8003a32:	8b3b      	ldrh	r3, [r7, #24]
 8003a34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a36:	4413      	add	r3, r2
 8003a38:	62fb      	str	r3, [r7, #44]	; 0x2c
      pInA = pInA + numColsA;
 8003a3a:	8afb      	ldrh	r3, [r7, #22]
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a40:	4413      	add	r3, r2
 8003a42:	63fb      	str	r3, [r7, #60]	; 0x3c

      /* Decrement row loop counter */
      row--;
 8003a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a46:	3b01      	subs	r3, #1
 8003a48:	62bb      	str	r3, [r7, #40]	; 0x28

    } while (row > 0U);
 8003a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1b1      	bne.n	80039b4 <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8003a50:	2300      	movs	r3, #0
 8003a52:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 8003a54:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	374c      	adds	r7, #76	; 0x4c
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <arm_mat_scale_f32>:
#else
arm_status arm_mat_scale_f32(
  const arm_matrix_instance_f32 * pSrc,
        float32_t                 scale,
        arm_matrix_instance_f32 * pDst)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b08b      	sub	sp, #44	; 0x2c
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003a70:	6079      	str	r1, [r7, #4]
  float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	623b      	str	r3, [r7, #32]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	881b      	ldrh	r3, [r3, #0]
 8003a82:	461a      	mov	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	885b      	ldrh	r3, [r3, #2]
 8003a88:	fb02 f303 	mul.w	r3, r2, r3
 8003a8c:	61bb      	str	r3, [r7, #24]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 8003a8e:	69bb      	ldr	r3, [r7, #24]
 8003a90:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 8003a92:	e010      	b.n	8003ab6 <arm_mat_scale_f32+0x52>
    {
      /* C(m,n) = A(m,n) * scale */

      /* Scale and store result in destination buffer. */
      *pOut++ = (*pIn++) * scale;
 8003a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a96:	1d1a      	adds	r2, r3, #4
 8003a98:	627a      	str	r2, [r7, #36]	; 0x24
 8003a9a:	ed93 7a00 	vldr	s14, [r3]
 8003a9e:	6a3b      	ldr	r3, [r7, #32]
 8003aa0:	1d1a      	adds	r2, r3, #4
 8003aa2:	623a      	str	r2, [r7, #32]
 8003aa4:	edd7 7a02 	vldr	s15, [r7, #8]
 8003aa8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aac:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	61fb      	str	r3, [r7, #28]
    while (blkCnt > 0U)
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d1eb      	bne.n	8003a94 <arm_mat_scale_f32+0x30>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8003abc:	2300      	movs	r3, #0
 8003abe:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 8003ac0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	372c      	adds	r7, #44	; 0x2c
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <arm_mat_sub_f32>:
#else
arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b08b      	sub	sp, #44	; 0x2c
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	881b      	ldrh	r3, [r3, #0]
 8003af2:	461a      	mov	r2, r3
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	885b      	ldrh	r3, [r3, #2]
 8003af8:	fb02 f303 	mul.w	r3, r2, r3
 8003afc:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 8003b02:	e013      	b.n	8003b2c <arm_mat_sub_f32+0x5c>
    {
      /* C(m,n) = A(m,n) - B(m,n) */

      /* Subtract and store result in destination buffer. */
      *pOut++ = (*pInA++) - (*pInB++);
 8003b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b06:	1d1a      	adds	r2, r3, #4
 8003b08:	627a      	str	r2, [r7, #36]	; 0x24
 8003b0a:	ed93 7a00 	vldr	s14, [r3]
 8003b0e:	6a3b      	ldr	r3, [r7, #32]
 8003b10:	1d1a      	adds	r2, r3, #4
 8003b12:	623a      	str	r2, [r7, #32]
 8003b14:	edd3 7a00 	vldr	s15, [r3]
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	1d1a      	adds	r2, r3, #4
 8003b1c:	61fa      	str	r2, [r7, #28]
 8003b1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b22:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	3b01      	subs	r3, #1
 8003b2a:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d1e8      	bne.n	8003b04 <arm_mat_sub_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8003b32:	2300      	movs	r3, #0
 8003b34:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 8003b36:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	372c      	adds	r7, #44	; 0x2c
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr

08003b46 <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 8003b46:	b480      	push	{r7}
 8003b48:	b08b      	sub	sp, #44	; 0x2c
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
 8003b4e:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	613b      	str	r3, [r7, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	881b      	ldrh	r3, [r3, #0]
 8003b60:	81fb      	strh	r3, [r7, #14]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	885b      	ldrh	r3, [r3, #2]
 8003b66:	81bb      	strh	r3, [r7, #12]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 8003b68:	89fb      	ldrh	r3, [r7, #14]
 8003b6a:	61bb      	str	r3, [r7, #24]
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	693a      	ldr	r2, [r7, #16]
 8003b76:	4413      	add	r3, r2
 8003b78:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 8003b7a:	89bb      	ldrh	r3, [r7, #12]
 8003b7c:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 8003b7e:	e00d      	b.n	8003b9c <arm_mat_trans_f32+0x56>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 8003b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b82:	1d1a      	adds	r2, r3, #4
 8003b84:	627a      	str	r2, [r7, #36]	; 0x24
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	6a3b      	ldr	r3, [r7, #32]
 8003b8a:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 8003b8c:	89fb      	ldrh	r3, [r7, #14]
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	6a3a      	ldr	r2, [r7, #32]
 8003b92:	4413      	add	r3, r2
 8003b94:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1ee      	bne.n	8003b80 <arm_mat_trans_f32+0x3a>
      }

      i++;
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	3b01      	subs	r3, #1
 8003bac:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1dd      	bne.n	8003b70 <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	72fb      	strb	r3, [r7, #11]
  }

  /* Return to application */
  return (status);
 8003bb8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	372c      	adds	r7, #44	; 0x2c
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bcc:	4b0e      	ldr	r3, [pc, #56]	; (8003c08 <HAL_Init+0x40>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a0d      	ldr	r2, [pc, #52]	; (8003c08 <HAL_Init+0x40>)
 8003bd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003bd8:	4b0b      	ldr	r3, [pc, #44]	; (8003c08 <HAL_Init+0x40>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a0a      	ldr	r2, [pc, #40]	; (8003c08 <HAL_Init+0x40>)
 8003bde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003be2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003be4:	4b08      	ldr	r3, [pc, #32]	; (8003c08 <HAL_Init+0x40>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a07      	ldr	r2, [pc, #28]	; (8003c08 <HAL_Init+0x40>)
 8003bea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bf0:	2003      	movs	r0, #3
 8003bf2:	f000 f92b 	bl	8003e4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bf6:	2000      	movs	r0, #0
 8003bf8:	f000 f808 	bl	8003c0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bfc:	f7fe fc58 	bl	80024b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	40023c00 	.word	0x40023c00

08003c0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c14:	4b12      	ldr	r3, [pc, #72]	; (8003c60 <HAL_InitTick+0x54>)
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	4b12      	ldr	r3, [pc, #72]	; (8003c64 <HAL_InitTick+0x58>)
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c22:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f000 f943 	bl	8003eb6 <HAL_SYSTICK_Config>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e00e      	b.n	8003c58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2b0f      	cmp	r3, #15
 8003c3e:	d80a      	bhi.n	8003c56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c40:	2200      	movs	r2, #0
 8003c42:	6879      	ldr	r1, [r7, #4]
 8003c44:	f04f 30ff 	mov.w	r0, #4294967295
 8003c48:	f000 f90b 	bl	8003e62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c4c:	4a06      	ldr	r2, [pc, #24]	; (8003c68 <HAL_InitTick+0x5c>)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	e000      	b.n	8003c58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3708      	adds	r7, #8
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	20000010 	.word	0x20000010
 8003c64:	20000018 	.word	0x20000018
 8003c68:	20000014 	.word	0x20000014

08003c6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c70:	4b06      	ldr	r3, [pc, #24]	; (8003c8c <HAL_IncTick+0x20>)
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	461a      	mov	r2, r3
 8003c76:	4b06      	ldr	r3, [pc, #24]	; (8003c90 <HAL_IncTick+0x24>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4413      	add	r3, r2
 8003c7c:	4a04      	ldr	r2, [pc, #16]	; (8003c90 <HAL_IncTick+0x24>)
 8003c7e:	6013      	str	r3, [r2, #0]
}
 8003c80:	bf00      	nop
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	20000018 	.word	0x20000018
 8003c90:	2000065c 	.word	0x2000065c

08003c94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  return uwTick;
 8003c98:	4b03      	ldr	r3, [pc, #12]	; (8003ca8 <HAL_GetTick+0x14>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	2000065c 	.word	0x2000065c

08003cac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cbc:	4b0c      	ldr	r3, [pc, #48]	; (8003cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cc2:	68ba      	ldr	r2, [r7, #8]
 8003cc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003cc8:	4013      	ands	r3, r2
 8003cca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003cd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cde:	4a04      	ldr	r2, [pc, #16]	; (8003cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	60d3      	str	r3, [r2, #12]
}
 8003ce4:	bf00      	nop
 8003ce6:	3714      	adds	r7, #20
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr
 8003cf0:	e000ed00 	.word	0xe000ed00

08003cf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cf8:	4b04      	ldr	r3, [pc, #16]	; (8003d0c <__NVIC_GetPriorityGrouping+0x18>)
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	0a1b      	lsrs	r3, r3, #8
 8003cfe:	f003 0307 	and.w	r3, r3, #7
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr
 8003d0c:	e000ed00 	.word	0xe000ed00

08003d10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	4603      	mov	r3, r0
 8003d18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	db0b      	blt.n	8003d3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d22:	79fb      	ldrb	r3, [r7, #7]
 8003d24:	f003 021f 	and.w	r2, r3, #31
 8003d28:	4907      	ldr	r1, [pc, #28]	; (8003d48 <__NVIC_EnableIRQ+0x38>)
 8003d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d2e:	095b      	lsrs	r3, r3, #5
 8003d30:	2001      	movs	r0, #1
 8003d32:	fa00 f202 	lsl.w	r2, r0, r2
 8003d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d3a:	bf00      	nop
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	e000e100 	.word	0xe000e100

08003d4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	4603      	mov	r3, r0
 8003d54:	6039      	str	r1, [r7, #0]
 8003d56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	db0a      	blt.n	8003d76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	b2da      	uxtb	r2, r3
 8003d64:	490c      	ldr	r1, [pc, #48]	; (8003d98 <__NVIC_SetPriority+0x4c>)
 8003d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d6a:	0112      	lsls	r2, r2, #4
 8003d6c:	b2d2      	uxtb	r2, r2
 8003d6e:	440b      	add	r3, r1
 8003d70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d74:	e00a      	b.n	8003d8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	b2da      	uxtb	r2, r3
 8003d7a:	4908      	ldr	r1, [pc, #32]	; (8003d9c <__NVIC_SetPriority+0x50>)
 8003d7c:	79fb      	ldrb	r3, [r7, #7]
 8003d7e:	f003 030f 	and.w	r3, r3, #15
 8003d82:	3b04      	subs	r3, #4
 8003d84:	0112      	lsls	r2, r2, #4
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	440b      	add	r3, r1
 8003d8a:	761a      	strb	r2, [r3, #24]
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr
 8003d98:	e000e100 	.word	0xe000e100
 8003d9c:	e000ed00 	.word	0xe000ed00

08003da0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b089      	sub	sp, #36	; 0x24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f003 0307 	and.w	r3, r3, #7
 8003db2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	f1c3 0307 	rsb	r3, r3, #7
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	bf28      	it	cs
 8003dbe:	2304      	movcs	r3, #4
 8003dc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	2b06      	cmp	r3, #6
 8003dc8:	d902      	bls.n	8003dd0 <NVIC_EncodePriority+0x30>
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	3b03      	subs	r3, #3
 8003dce:	e000      	b.n	8003dd2 <NVIC_EncodePriority+0x32>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	fa02 f303 	lsl.w	r3, r2, r3
 8003dde:	43da      	mvns	r2, r3
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	401a      	ands	r2, r3
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003de8:	f04f 31ff 	mov.w	r1, #4294967295
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	fa01 f303 	lsl.w	r3, r1, r3
 8003df2:	43d9      	mvns	r1, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003df8:	4313      	orrs	r3, r2
         );
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3724      	adds	r7, #36	; 0x24
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
	...

08003e08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	3b01      	subs	r3, #1
 8003e14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e18:	d301      	bcc.n	8003e1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e00f      	b.n	8003e3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e1e:	4a0a      	ldr	r2, [pc, #40]	; (8003e48 <SysTick_Config+0x40>)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	3b01      	subs	r3, #1
 8003e24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e26:	210f      	movs	r1, #15
 8003e28:	f04f 30ff 	mov.w	r0, #4294967295
 8003e2c:	f7ff ff8e 	bl	8003d4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e30:	4b05      	ldr	r3, [pc, #20]	; (8003e48 <SysTick_Config+0x40>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e36:	4b04      	ldr	r3, [pc, #16]	; (8003e48 <SysTick_Config+0x40>)
 8003e38:	2207      	movs	r2, #7
 8003e3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3708      	adds	r7, #8
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	e000e010 	.word	0xe000e010

08003e4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f7ff ff29 	bl	8003cac <__NVIC_SetPriorityGrouping>
}
 8003e5a:	bf00      	nop
 8003e5c:	3708      	adds	r7, #8
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}

08003e62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e62:	b580      	push	{r7, lr}
 8003e64:	b086      	sub	sp, #24
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	4603      	mov	r3, r0
 8003e6a:	60b9      	str	r1, [r7, #8]
 8003e6c:	607a      	str	r2, [r7, #4]
 8003e6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e70:	2300      	movs	r3, #0
 8003e72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e74:	f7ff ff3e 	bl	8003cf4 <__NVIC_GetPriorityGrouping>
 8003e78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	68b9      	ldr	r1, [r7, #8]
 8003e7e:	6978      	ldr	r0, [r7, #20]
 8003e80:	f7ff ff8e 	bl	8003da0 <NVIC_EncodePriority>
 8003e84:	4602      	mov	r2, r0
 8003e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e8a:	4611      	mov	r1, r2
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7ff ff5d 	bl	8003d4c <__NVIC_SetPriority>
}
 8003e92:	bf00      	nop
 8003e94:	3718      	adds	r7, #24
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b082      	sub	sp, #8
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f7ff ff31 	bl	8003d10 <__NVIC_EnableIRQ>
}
 8003eae:	bf00      	nop
 8003eb0:	3708      	adds	r7, #8
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003eb6:	b580      	push	{r7, lr}
 8003eb8:	b082      	sub	sp, #8
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f7ff ffa2 	bl	8003e08 <SysTick_Config>
 8003ec4:	4603      	mov	r3, r0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3708      	adds	r7, #8
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
	...

08003ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b089      	sub	sp, #36	; 0x24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003eda:	2300      	movs	r3, #0
 8003edc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	61fb      	str	r3, [r7, #28]
 8003eea:	e159      	b.n	80041a0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003eec:	2201      	movs	r2, #1
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	697a      	ldr	r2, [r7, #20]
 8003efc:	4013      	ands	r3, r2
 8003efe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f00:	693a      	ldr	r2, [r7, #16]
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	f040 8148 	bne.w	800419a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f003 0303 	and.w	r3, r3, #3
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d005      	beq.n	8003f22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d130      	bne.n	8003f84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	005b      	lsls	r3, r3, #1
 8003f2c:	2203      	movs	r2, #3
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	43db      	mvns	r3, r3
 8003f34:	69ba      	ldr	r2, [r7, #24]
 8003f36:	4013      	ands	r3, r2
 8003f38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	68da      	ldr	r2, [r3, #12]
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	005b      	lsls	r3, r3, #1
 8003f42:	fa02 f303 	lsl.w	r3, r2, r3
 8003f46:	69ba      	ldr	r2, [r7, #24]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f58:	2201      	movs	r2, #1
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	43db      	mvns	r3, r3
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	4013      	ands	r3, r2
 8003f66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	091b      	lsrs	r3, r3, #4
 8003f6e:	f003 0201 	and.w	r2, r3, #1
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	fa02 f303 	lsl.w	r3, r2, r3
 8003f78:	69ba      	ldr	r2, [r7, #24]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	69ba      	ldr	r2, [r7, #24]
 8003f82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f003 0303 	and.w	r3, r3, #3
 8003f8c:	2b03      	cmp	r3, #3
 8003f8e:	d017      	beq.n	8003fc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	005b      	lsls	r3, r3, #1
 8003f9a:	2203      	movs	r2, #3
 8003f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa0:	43db      	mvns	r3, r3
 8003fa2:	69ba      	ldr	r2, [r7, #24]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	689a      	ldr	r2, [r3, #8]
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	005b      	lsls	r3, r3, #1
 8003fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb4:	69ba      	ldr	r2, [r7, #24]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	69ba      	ldr	r2, [r7, #24]
 8003fbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f003 0303 	and.w	r3, r3, #3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d123      	bne.n	8004014 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	08da      	lsrs	r2, r3, #3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	3208      	adds	r2, #8
 8003fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	f003 0307 	and.w	r3, r3, #7
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	220f      	movs	r2, #15
 8003fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe8:	43db      	mvns	r3, r3
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	4013      	ands	r3, r2
 8003fee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	691a      	ldr	r2, [r3, #16]
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	f003 0307 	and.w	r3, r3, #7
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8004000:	69ba      	ldr	r2, [r7, #24]
 8004002:	4313      	orrs	r3, r2
 8004004:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	08da      	lsrs	r2, r3, #3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	3208      	adds	r2, #8
 800400e:	69b9      	ldr	r1, [r7, #24]
 8004010:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	2203      	movs	r2, #3
 8004020:	fa02 f303 	lsl.w	r3, r2, r3
 8004024:	43db      	mvns	r3, r3
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	4013      	ands	r3, r2
 800402a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f003 0203 	and.w	r2, r3, #3
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	69ba      	ldr	r2, [r7, #24]
 800403e:	4313      	orrs	r3, r2
 8004040:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004050:	2b00      	cmp	r3, #0
 8004052:	f000 80a2 	beq.w	800419a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004056:	2300      	movs	r3, #0
 8004058:	60fb      	str	r3, [r7, #12]
 800405a:	4b57      	ldr	r3, [pc, #348]	; (80041b8 <HAL_GPIO_Init+0x2e8>)
 800405c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800405e:	4a56      	ldr	r2, [pc, #344]	; (80041b8 <HAL_GPIO_Init+0x2e8>)
 8004060:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004064:	6453      	str	r3, [r2, #68]	; 0x44
 8004066:	4b54      	ldr	r3, [pc, #336]	; (80041b8 <HAL_GPIO_Init+0x2e8>)
 8004068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800406a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800406e:	60fb      	str	r3, [r7, #12]
 8004070:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004072:	4a52      	ldr	r2, [pc, #328]	; (80041bc <HAL_GPIO_Init+0x2ec>)
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	089b      	lsrs	r3, r3, #2
 8004078:	3302      	adds	r3, #2
 800407a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800407e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	f003 0303 	and.w	r3, r3, #3
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	220f      	movs	r2, #15
 800408a:	fa02 f303 	lsl.w	r3, r2, r3
 800408e:	43db      	mvns	r3, r3
 8004090:	69ba      	ldr	r2, [r7, #24]
 8004092:	4013      	ands	r3, r2
 8004094:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a49      	ldr	r2, [pc, #292]	; (80041c0 <HAL_GPIO_Init+0x2f0>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d019      	beq.n	80040d2 <HAL_GPIO_Init+0x202>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a48      	ldr	r2, [pc, #288]	; (80041c4 <HAL_GPIO_Init+0x2f4>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d013      	beq.n	80040ce <HAL_GPIO_Init+0x1fe>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a47      	ldr	r2, [pc, #284]	; (80041c8 <HAL_GPIO_Init+0x2f8>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d00d      	beq.n	80040ca <HAL_GPIO_Init+0x1fa>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a46      	ldr	r2, [pc, #280]	; (80041cc <HAL_GPIO_Init+0x2fc>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d007      	beq.n	80040c6 <HAL_GPIO_Init+0x1f6>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a45      	ldr	r2, [pc, #276]	; (80041d0 <HAL_GPIO_Init+0x300>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d101      	bne.n	80040c2 <HAL_GPIO_Init+0x1f2>
 80040be:	2304      	movs	r3, #4
 80040c0:	e008      	b.n	80040d4 <HAL_GPIO_Init+0x204>
 80040c2:	2307      	movs	r3, #7
 80040c4:	e006      	b.n	80040d4 <HAL_GPIO_Init+0x204>
 80040c6:	2303      	movs	r3, #3
 80040c8:	e004      	b.n	80040d4 <HAL_GPIO_Init+0x204>
 80040ca:	2302      	movs	r3, #2
 80040cc:	e002      	b.n	80040d4 <HAL_GPIO_Init+0x204>
 80040ce:	2301      	movs	r3, #1
 80040d0:	e000      	b.n	80040d4 <HAL_GPIO_Init+0x204>
 80040d2:	2300      	movs	r3, #0
 80040d4:	69fa      	ldr	r2, [r7, #28]
 80040d6:	f002 0203 	and.w	r2, r2, #3
 80040da:	0092      	lsls	r2, r2, #2
 80040dc:	4093      	lsls	r3, r2
 80040de:	69ba      	ldr	r2, [r7, #24]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040e4:	4935      	ldr	r1, [pc, #212]	; (80041bc <HAL_GPIO_Init+0x2ec>)
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	089b      	lsrs	r3, r3, #2
 80040ea:	3302      	adds	r3, #2
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040f2:	4b38      	ldr	r3, [pc, #224]	; (80041d4 <HAL_GPIO_Init+0x304>)
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	43db      	mvns	r3, r3
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	4013      	ands	r3, r2
 8004100:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d003      	beq.n	8004116 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800410e:	69ba      	ldr	r2, [r7, #24]
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	4313      	orrs	r3, r2
 8004114:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004116:	4a2f      	ldr	r2, [pc, #188]	; (80041d4 <HAL_GPIO_Init+0x304>)
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800411c:	4b2d      	ldr	r3, [pc, #180]	; (80041d4 <HAL_GPIO_Init+0x304>)
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	43db      	mvns	r3, r3
 8004126:	69ba      	ldr	r2, [r7, #24]
 8004128:	4013      	ands	r3, r2
 800412a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d003      	beq.n	8004140 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	4313      	orrs	r3, r2
 800413e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004140:	4a24      	ldr	r2, [pc, #144]	; (80041d4 <HAL_GPIO_Init+0x304>)
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004146:	4b23      	ldr	r3, [pc, #140]	; (80041d4 <HAL_GPIO_Init+0x304>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	43db      	mvns	r3, r3
 8004150:	69ba      	ldr	r2, [r7, #24]
 8004152:	4013      	ands	r3, r2
 8004154:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004162:	69ba      	ldr	r2, [r7, #24]
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	4313      	orrs	r3, r2
 8004168:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800416a:	4a1a      	ldr	r2, [pc, #104]	; (80041d4 <HAL_GPIO_Init+0x304>)
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004170:	4b18      	ldr	r3, [pc, #96]	; (80041d4 <HAL_GPIO_Init+0x304>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	43db      	mvns	r3, r3
 800417a:	69ba      	ldr	r2, [r7, #24]
 800417c:	4013      	ands	r3, r2
 800417e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d003      	beq.n	8004194 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800418c:	69ba      	ldr	r2, [r7, #24]
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	4313      	orrs	r3, r2
 8004192:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004194:	4a0f      	ldr	r2, [pc, #60]	; (80041d4 <HAL_GPIO_Init+0x304>)
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	3301      	adds	r3, #1
 800419e:	61fb      	str	r3, [r7, #28]
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	2b0f      	cmp	r3, #15
 80041a4:	f67f aea2 	bls.w	8003eec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80041a8:	bf00      	nop
 80041aa:	bf00      	nop
 80041ac:	3724      	adds	r7, #36	; 0x24
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	40023800 	.word	0x40023800
 80041bc:	40013800 	.word	0x40013800
 80041c0:	40020000 	.word	0x40020000
 80041c4:	40020400 	.word	0x40020400
 80041c8:	40020800 	.word	0x40020800
 80041cc:	40020c00 	.word	0x40020c00
 80041d0:	40021000 	.word	0x40021000
 80041d4:	40013c00 	.word	0x40013c00

080041d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	460b      	mov	r3, r1
 80041e2:	807b      	strh	r3, [r7, #2]
 80041e4:	4613      	mov	r3, r2
 80041e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041e8:	787b      	ldrb	r3, [r7, #1]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d003      	beq.n	80041f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041ee:	887a      	ldrh	r2, [r7, #2]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041f4:	e003      	b.n	80041fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041f6:	887b      	ldrh	r3, [r7, #2]
 80041f8:	041a      	lsls	r2, r3, #16
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	619a      	str	r2, [r3, #24]
}
 80041fe:	bf00      	nop
 8004200:	370c      	adds	r7, #12
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr
	...

0800420c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d101      	bne.n	800421e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e12b      	b.n	8004476 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d106      	bne.n	8004238 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f7fd ff8e 	bl	8002154 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2224      	movs	r2, #36	; 0x24
 800423c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f022 0201 	bic.w	r2, r2, #1
 800424e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800425e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800426e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004270:	f000 fd80 	bl	8004d74 <HAL_RCC_GetPCLK1Freq>
 8004274:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	4a81      	ldr	r2, [pc, #516]	; (8004480 <HAL_I2C_Init+0x274>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d807      	bhi.n	8004290 <HAL_I2C_Init+0x84>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	4a80      	ldr	r2, [pc, #512]	; (8004484 <HAL_I2C_Init+0x278>)
 8004284:	4293      	cmp	r3, r2
 8004286:	bf94      	ite	ls
 8004288:	2301      	movls	r3, #1
 800428a:	2300      	movhi	r3, #0
 800428c:	b2db      	uxtb	r3, r3
 800428e:	e006      	b.n	800429e <HAL_I2C_Init+0x92>
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	4a7d      	ldr	r2, [pc, #500]	; (8004488 <HAL_I2C_Init+0x27c>)
 8004294:	4293      	cmp	r3, r2
 8004296:	bf94      	ite	ls
 8004298:	2301      	movls	r3, #1
 800429a:	2300      	movhi	r3, #0
 800429c:	b2db      	uxtb	r3, r3
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d001      	beq.n	80042a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e0e7      	b.n	8004476 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	4a78      	ldr	r2, [pc, #480]	; (800448c <HAL_I2C_Init+0x280>)
 80042aa:	fba2 2303 	umull	r2, r3, r2, r3
 80042ae:	0c9b      	lsrs	r3, r3, #18
 80042b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68ba      	ldr	r2, [r7, #8]
 80042c2:	430a      	orrs	r2, r1
 80042c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	4a6a      	ldr	r2, [pc, #424]	; (8004480 <HAL_I2C_Init+0x274>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d802      	bhi.n	80042e0 <HAL_I2C_Init+0xd4>
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	3301      	adds	r3, #1
 80042de:	e009      	b.n	80042f4 <HAL_I2C_Init+0xe8>
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80042e6:	fb02 f303 	mul.w	r3, r2, r3
 80042ea:	4a69      	ldr	r2, [pc, #420]	; (8004490 <HAL_I2C_Init+0x284>)
 80042ec:	fba2 2303 	umull	r2, r3, r2, r3
 80042f0:	099b      	lsrs	r3, r3, #6
 80042f2:	3301      	adds	r3, #1
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	6812      	ldr	r2, [r2, #0]
 80042f8:	430b      	orrs	r3, r1
 80042fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	69db      	ldr	r3, [r3, #28]
 8004302:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004306:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	495c      	ldr	r1, [pc, #368]	; (8004480 <HAL_I2C_Init+0x274>)
 8004310:	428b      	cmp	r3, r1
 8004312:	d819      	bhi.n	8004348 <HAL_I2C_Init+0x13c>
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	1e59      	subs	r1, r3, #1
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004322:	1c59      	adds	r1, r3, #1
 8004324:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004328:	400b      	ands	r3, r1
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00a      	beq.n	8004344 <HAL_I2C_Init+0x138>
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	1e59      	subs	r1, r3, #1
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	005b      	lsls	r3, r3, #1
 8004338:	fbb1 f3f3 	udiv	r3, r1, r3
 800433c:	3301      	adds	r3, #1
 800433e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004342:	e051      	b.n	80043e8 <HAL_I2C_Init+0x1dc>
 8004344:	2304      	movs	r3, #4
 8004346:	e04f      	b.n	80043e8 <HAL_I2C_Init+0x1dc>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d111      	bne.n	8004374 <HAL_I2C_Init+0x168>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	1e58      	subs	r0, r3, #1
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6859      	ldr	r1, [r3, #4]
 8004358:	460b      	mov	r3, r1
 800435a:	005b      	lsls	r3, r3, #1
 800435c:	440b      	add	r3, r1
 800435e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004362:	3301      	adds	r3, #1
 8004364:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004368:	2b00      	cmp	r3, #0
 800436a:	bf0c      	ite	eq
 800436c:	2301      	moveq	r3, #1
 800436e:	2300      	movne	r3, #0
 8004370:	b2db      	uxtb	r3, r3
 8004372:	e012      	b.n	800439a <HAL_I2C_Init+0x18e>
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	1e58      	subs	r0, r3, #1
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6859      	ldr	r1, [r3, #4]
 800437c:	460b      	mov	r3, r1
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	440b      	add	r3, r1
 8004382:	0099      	lsls	r1, r3, #2
 8004384:	440b      	add	r3, r1
 8004386:	fbb0 f3f3 	udiv	r3, r0, r3
 800438a:	3301      	adds	r3, #1
 800438c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004390:	2b00      	cmp	r3, #0
 8004392:	bf0c      	ite	eq
 8004394:	2301      	moveq	r3, #1
 8004396:	2300      	movne	r3, #0
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <HAL_I2C_Init+0x196>
 800439e:	2301      	movs	r3, #1
 80043a0:	e022      	b.n	80043e8 <HAL_I2C_Init+0x1dc>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d10e      	bne.n	80043c8 <HAL_I2C_Init+0x1bc>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	1e58      	subs	r0, r3, #1
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6859      	ldr	r1, [r3, #4]
 80043b2:	460b      	mov	r3, r1
 80043b4:	005b      	lsls	r3, r3, #1
 80043b6:	440b      	add	r3, r1
 80043b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80043bc:	3301      	adds	r3, #1
 80043be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043c6:	e00f      	b.n	80043e8 <HAL_I2C_Init+0x1dc>
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	1e58      	subs	r0, r3, #1
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6859      	ldr	r1, [r3, #4]
 80043d0:	460b      	mov	r3, r1
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	440b      	add	r3, r1
 80043d6:	0099      	lsls	r1, r3, #2
 80043d8:	440b      	add	r3, r1
 80043da:	fbb0 f3f3 	udiv	r3, r0, r3
 80043de:	3301      	adds	r3, #1
 80043e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043e8:	6879      	ldr	r1, [r7, #4]
 80043ea:	6809      	ldr	r1, [r1, #0]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	69da      	ldr	r2, [r3, #28]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a1b      	ldr	r3, [r3, #32]
 8004402:	431a      	orrs	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	430a      	orrs	r2, r1
 800440a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004416:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	6911      	ldr	r1, [r2, #16]
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	68d2      	ldr	r2, [r2, #12]
 8004422:	4311      	orrs	r1, r2
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	6812      	ldr	r2, [r2, #0]
 8004428:	430b      	orrs	r3, r1
 800442a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	695a      	ldr	r2, [r3, #20]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	699b      	ldr	r3, [r3, #24]
 800443e:	431a      	orrs	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	430a      	orrs	r2, r1
 8004446:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f042 0201 	orr.w	r2, r2, #1
 8004456:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2220      	movs	r2, #32
 8004462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3710      	adds	r7, #16
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	000186a0 	.word	0x000186a0
 8004484:	001e847f 	.word	0x001e847f
 8004488:	003d08ff 	.word	0x003d08ff
 800448c:	431bde83 	.word	0x431bde83
 8004490:	10624dd3 	.word	0x10624dd3

08004494 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b086      	sub	sp, #24
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d101      	bne.n	80044a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e267      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d075      	beq.n	800459e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044b2:	4b88      	ldr	r3, [pc, #544]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f003 030c 	and.w	r3, r3, #12
 80044ba:	2b04      	cmp	r3, #4
 80044bc:	d00c      	beq.n	80044d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044be:	4b85      	ldr	r3, [pc, #532]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044c6:	2b08      	cmp	r3, #8
 80044c8:	d112      	bne.n	80044f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044ca:	4b82      	ldr	r3, [pc, #520]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044d6:	d10b      	bne.n	80044f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d8:	4b7e      	ldr	r3, [pc, #504]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d05b      	beq.n	800459c <HAL_RCC_OscConfig+0x108>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d157      	bne.n	800459c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e242      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044f8:	d106      	bne.n	8004508 <HAL_RCC_OscConfig+0x74>
 80044fa:	4b76      	ldr	r3, [pc, #472]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a75      	ldr	r2, [pc, #468]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004500:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004504:	6013      	str	r3, [r2, #0]
 8004506:	e01d      	b.n	8004544 <HAL_RCC_OscConfig+0xb0>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004510:	d10c      	bne.n	800452c <HAL_RCC_OscConfig+0x98>
 8004512:	4b70      	ldr	r3, [pc, #448]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a6f      	ldr	r2, [pc, #444]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004518:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800451c:	6013      	str	r3, [r2, #0]
 800451e:	4b6d      	ldr	r3, [pc, #436]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a6c      	ldr	r2, [pc, #432]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004524:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004528:	6013      	str	r3, [r2, #0]
 800452a:	e00b      	b.n	8004544 <HAL_RCC_OscConfig+0xb0>
 800452c:	4b69      	ldr	r3, [pc, #420]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a68      	ldr	r2, [pc, #416]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004532:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004536:	6013      	str	r3, [r2, #0]
 8004538:	4b66      	ldr	r3, [pc, #408]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a65      	ldr	r2, [pc, #404]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 800453e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004542:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d013      	beq.n	8004574 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800454c:	f7ff fba2 	bl	8003c94 <HAL_GetTick>
 8004550:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004552:	e008      	b.n	8004566 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004554:	f7ff fb9e 	bl	8003c94 <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	2b64      	cmp	r3, #100	; 0x64
 8004560:	d901      	bls.n	8004566 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e207      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004566:	4b5b      	ldr	r3, [pc, #364]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d0f0      	beq.n	8004554 <HAL_RCC_OscConfig+0xc0>
 8004572:	e014      	b.n	800459e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004574:	f7ff fb8e 	bl	8003c94 <HAL_GetTick>
 8004578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800457a:	e008      	b.n	800458e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800457c:	f7ff fb8a 	bl	8003c94 <HAL_GetTick>
 8004580:	4602      	mov	r2, r0
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	1ad3      	subs	r3, r2, r3
 8004586:	2b64      	cmp	r3, #100	; 0x64
 8004588:	d901      	bls.n	800458e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800458a:	2303      	movs	r3, #3
 800458c:	e1f3      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800458e:	4b51      	ldr	r3, [pc, #324]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d1f0      	bne.n	800457c <HAL_RCC_OscConfig+0xe8>
 800459a:	e000      	b.n	800459e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800459c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0302 	and.w	r3, r3, #2
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d063      	beq.n	8004672 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045aa:	4b4a      	ldr	r3, [pc, #296]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f003 030c 	and.w	r3, r3, #12
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00b      	beq.n	80045ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045b6:	4b47      	ldr	r3, [pc, #284]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045be:	2b08      	cmp	r3, #8
 80045c0:	d11c      	bne.n	80045fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045c2:	4b44      	ldr	r3, [pc, #272]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d116      	bne.n	80045fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045ce:	4b41      	ldr	r3, [pc, #260]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d005      	beq.n	80045e6 <HAL_RCC_OscConfig+0x152>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d001      	beq.n	80045e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e1c7      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045e6:	4b3b      	ldr	r3, [pc, #236]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	00db      	lsls	r3, r3, #3
 80045f4:	4937      	ldr	r1, [pc, #220]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045fa:	e03a      	b.n	8004672 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d020      	beq.n	8004646 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004604:	4b34      	ldr	r3, [pc, #208]	; (80046d8 <HAL_RCC_OscConfig+0x244>)
 8004606:	2201      	movs	r2, #1
 8004608:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800460a:	f7ff fb43 	bl	8003c94 <HAL_GetTick>
 800460e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004610:	e008      	b.n	8004624 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004612:	f7ff fb3f 	bl	8003c94 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	2b02      	cmp	r3, #2
 800461e:	d901      	bls.n	8004624 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	e1a8      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004624:	4b2b      	ldr	r3, [pc, #172]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0302 	and.w	r3, r3, #2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d0f0      	beq.n	8004612 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004630:	4b28      	ldr	r3, [pc, #160]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	00db      	lsls	r3, r3, #3
 800463e:	4925      	ldr	r1, [pc, #148]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004640:	4313      	orrs	r3, r2
 8004642:	600b      	str	r3, [r1, #0]
 8004644:	e015      	b.n	8004672 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004646:	4b24      	ldr	r3, [pc, #144]	; (80046d8 <HAL_RCC_OscConfig+0x244>)
 8004648:	2200      	movs	r2, #0
 800464a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800464c:	f7ff fb22 	bl	8003c94 <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004652:	e008      	b.n	8004666 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004654:	f7ff fb1e 	bl	8003c94 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b02      	cmp	r3, #2
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e187      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004666:	4b1b      	ldr	r3, [pc, #108]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1f0      	bne.n	8004654 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0308 	and.w	r3, r3, #8
 800467a:	2b00      	cmp	r3, #0
 800467c:	d036      	beq.n	80046ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d016      	beq.n	80046b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004686:	4b15      	ldr	r3, [pc, #84]	; (80046dc <HAL_RCC_OscConfig+0x248>)
 8004688:	2201      	movs	r2, #1
 800468a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800468c:	f7ff fb02 	bl	8003c94 <HAL_GetTick>
 8004690:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004692:	e008      	b.n	80046a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004694:	f7ff fafe 	bl	8003c94 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e167      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046a6:	4b0b      	ldr	r3, [pc, #44]	; (80046d4 <HAL_RCC_OscConfig+0x240>)
 80046a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d0f0      	beq.n	8004694 <HAL_RCC_OscConfig+0x200>
 80046b2:	e01b      	b.n	80046ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046b4:	4b09      	ldr	r3, [pc, #36]	; (80046dc <HAL_RCC_OscConfig+0x248>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046ba:	f7ff faeb 	bl	8003c94 <HAL_GetTick>
 80046be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046c0:	e00e      	b.n	80046e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046c2:	f7ff fae7 	bl	8003c94 <HAL_GetTick>
 80046c6:	4602      	mov	r2, r0
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d907      	bls.n	80046e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e150      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
 80046d4:	40023800 	.word	0x40023800
 80046d8:	42470000 	.word	0x42470000
 80046dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046e0:	4b88      	ldr	r3, [pc, #544]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 80046e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046e4:	f003 0302 	and.w	r3, r3, #2
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1ea      	bne.n	80046c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0304 	and.w	r3, r3, #4
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f000 8097 	beq.w	8004828 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046fa:	2300      	movs	r3, #0
 80046fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046fe:	4b81      	ldr	r3, [pc, #516]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 8004700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004702:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10f      	bne.n	800472a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800470a:	2300      	movs	r3, #0
 800470c:	60bb      	str	r3, [r7, #8]
 800470e:	4b7d      	ldr	r3, [pc, #500]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 8004710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004712:	4a7c      	ldr	r2, [pc, #496]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 8004714:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004718:	6413      	str	r3, [r2, #64]	; 0x40
 800471a:	4b7a      	ldr	r3, [pc, #488]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 800471c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004722:	60bb      	str	r3, [r7, #8]
 8004724:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004726:	2301      	movs	r3, #1
 8004728:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800472a:	4b77      	ldr	r3, [pc, #476]	; (8004908 <HAL_RCC_OscConfig+0x474>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004732:	2b00      	cmp	r3, #0
 8004734:	d118      	bne.n	8004768 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004736:	4b74      	ldr	r3, [pc, #464]	; (8004908 <HAL_RCC_OscConfig+0x474>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a73      	ldr	r2, [pc, #460]	; (8004908 <HAL_RCC_OscConfig+0x474>)
 800473c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004740:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004742:	f7ff faa7 	bl	8003c94 <HAL_GetTick>
 8004746:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004748:	e008      	b.n	800475c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800474a:	f7ff faa3 	bl	8003c94 <HAL_GetTick>
 800474e:	4602      	mov	r2, r0
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	2b02      	cmp	r3, #2
 8004756:	d901      	bls.n	800475c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004758:	2303      	movs	r3, #3
 800475a:	e10c      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800475c:	4b6a      	ldr	r3, [pc, #424]	; (8004908 <HAL_RCC_OscConfig+0x474>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004764:	2b00      	cmp	r3, #0
 8004766:	d0f0      	beq.n	800474a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d106      	bne.n	800477e <HAL_RCC_OscConfig+0x2ea>
 8004770:	4b64      	ldr	r3, [pc, #400]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 8004772:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004774:	4a63      	ldr	r2, [pc, #396]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 8004776:	f043 0301 	orr.w	r3, r3, #1
 800477a:	6713      	str	r3, [r2, #112]	; 0x70
 800477c:	e01c      	b.n	80047b8 <HAL_RCC_OscConfig+0x324>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	2b05      	cmp	r3, #5
 8004784:	d10c      	bne.n	80047a0 <HAL_RCC_OscConfig+0x30c>
 8004786:	4b5f      	ldr	r3, [pc, #380]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 8004788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800478a:	4a5e      	ldr	r2, [pc, #376]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 800478c:	f043 0304 	orr.w	r3, r3, #4
 8004790:	6713      	str	r3, [r2, #112]	; 0x70
 8004792:	4b5c      	ldr	r3, [pc, #368]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 8004794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004796:	4a5b      	ldr	r2, [pc, #364]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 8004798:	f043 0301 	orr.w	r3, r3, #1
 800479c:	6713      	str	r3, [r2, #112]	; 0x70
 800479e:	e00b      	b.n	80047b8 <HAL_RCC_OscConfig+0x324>
 80047a0:	4b58      	ldr	r3, [pc, #352]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 80047a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047a4:	4a57      	ldr	r2, [pc, #348]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 80047a6:	f023 0301 	bic.w	r3, r3, #1
 80047aa:	6713      	str	r3, [r2, #112]	; 0x70
 80047ac:	4b55      	ldr	r3, [pc, #340]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 80047ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047b0:	4a54      	ldr	r2, [pc, #336]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 80047b2:	f023 0304 	bic.w	r3, r3, #4
 80047b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d015      	beq.n	80047ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047c0:	f7ff fa68 	bl	8003c94 <HAL_GetTick>
 80047c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c6:	e00a      	b.n	80047de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047c8:	f7ff fa64 	bl	8003c94 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d901      	bls.n	80047de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e0cb      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047de:	4b49      	ldr	r3, [pc, #292]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 80047e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d0ee      	beq.n	80047c8 <HAL_RCC_OscConfig+0x334>
 80047ea:	e014      	b.n	8004816 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047ec:	f7ff fa52 	bl	8003c94 <HAL_GetTick>
 80047f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047f2:	e00a      	b.n	800480a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047f4:	f7ff fa4e 	bl	8003c94 <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004802:	4293      	cmp	r3, r2
 8004804:	d901      	bls.n	800480a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e0b5      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800480a:	4b3e      	ldr	r3, [pc, #248]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 800480c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800480e:	f003 0302 	and.w	r3, r3, #2
 8004812:	2b00      	cmp	r3, #0
 8004814:	d1ee      	bne.n	80047f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004816:	7dfb      	ldrb	r3, [r7, #23]
 8004818:	2b01      	cmp	r3, #1
 800481a:	d105      	bne.n	8004828 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800481c:	4b39      	ldr	r3, [pc, #228]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 800481e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004820:	4a38      	ldr	r2, [pc, #224]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 8004822:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004826:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	699b      	ldr	r3, [r3, #24]
 800482c:	2b00      	cmp	r3, #0
 800482e:	f000 80a1 	beq.w	8004974 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004832:	4b34      	ldr	r3, [pc, #208]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 030c 	and.w	r3, r3, #12
 800483a:	2b08      	cmp	r3, #8
 800483c:	d05c      	beq.n	80048f8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	2b02      	cmp	r3, #2
 8004844:	d141      	bne.n	80048ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004846:	4b31      	ldr	r3, [pc, #196]	; (800490c <HAL_RCC_OscConfig+0x478>)
 8004848:	2200      	movs	r2, #0
 800484a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800484c:	f7ff fa22 	bl	8003c94 <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004854:	f7ff fa1e 	bl	8003c94 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b02      	cmp	r3, #2
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e087      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004866:	4b27      	ldr	r3, [pc, #156]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1f0      	bne.n	8004854 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	69da      	ldr	r2, [r3, #28]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a1b      	ldr	r3, [r3, #32]
 800487a:	431a      	orrs	r2, r3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004880:	019b      	lsls	r3, r3, #6
 8004882:	431a      	orrs	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004888:	085b      	lsrs	r3, r3, #1
 800488a:	3b01      	subs	r3, #1
 800488c:	041b      	lsls	r3, r3, #16
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004894:	061b      	lsls	r3, r3, #24
 8004896:	491b      	ldr	r1, [pc, #108]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 8004898:	4313      	orrs	r3, r2
 800489a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800489c:	4b1b      	ldr	r3, [pc, #108]	; (800490c <HAL_RCC_OscConfig+0x478>)
 800489e:	2201      	movs	r2, #1
 80048a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a2:	f7ff f9f7 	bl	8003c94 <HAL_GetTick>
 80048a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048a8:	e008      	b.n	80048bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048aa:	f7ff f9f3 	bl	8003c94 <HAL_GetTick>
 80048ae:	4602      	mov	r2, r0
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d901      	bls.n	80048bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e05c      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048bc:	4b11      	ldr	r3, [pc, #68]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d0f0      	beq.n	80048aa <HAL_RCC_OscConfig+0x416>
 80048c8:	e054      	b.n	8004974 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048ca:	4b10      	ldr	r3, [pc, #64]	; (800490c <HAL_RCC_OscConfig+0x478>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d0:	f7ff f9e0 	bl	8003c94 <HAL_GetTick>
 80048d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048d6:	e008      	b.n	80048ea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048d8:	f7ff f9dc 	bl	8003c94 <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e045      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ea:	4b06      	ldr	r3, [pc, #24]	; (8004904 <HAL_RCC_OscConfig+0x470>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d1f0      	bne.n	80048d8 <HAL_RCC_OscConfig+0x444>
 80048f6:	e03d      	b.n	8004974 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	699b      	ldr	r3, [r3, #24]
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d107      	bne.n	8004910 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e038      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
 8004904:	40023800 	.word	0x40023800
 8004908:	40007000 	.word	0x40007000
 800490c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004910:	4b1b      	ldr	r3, [pc, #108]	; (8004980 <HAL_RCC_OscConfig+0x4ec>)
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	699b      	ldr	r3, [r3, #24]
 800491a:	2b01      	cmp	r3, #1
 800491c:	d028      	beq.n	8004970 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004928:	429a      	cmp	r2, r3
 800492a:	d121      	bne.n	8004970 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004936:	429a      	cmp	r2, r3
 8004938:	d11a      	bne.n	8004970 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800493a:	68fa      	ldr	r2, [r7, #12]
 800493c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004940:	4013      	ands	r3, r2
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004946:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004948:	4293      	cmp	r3, r2
 800494a:	d111      	bne.n	8004970 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004956:	085b      	lsrs	r3, r3, #1
 8004958:	3b01      	subs	r3, #1
 800495a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800495c:	429a      	cmp	r2, r3
 800495e:	d107      	bne.n	8004970 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800496a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800496c:	429a      	cmp	r2, r3
 800496e:	d001      	beq.n	8004974 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e000      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3718      	adds	r7, #24
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	40023800 	.word	0x40023800

08004984 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d101      	bne.n	8004998 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e0cc      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004998:	4b68      	ldr	r3, [pc, #416]	; (8004b3c <HAL_RCC_ClockConfig+0x1b8>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0307 	and.w	r3, r3, #7
 80049a0:	683a      	ldr	r2, [r7, #0]
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d90c      	bls.n	80049c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049a6:	4b65      	ldr	r3, [pc, #404]	; (8004b3c <HAL_RCC_ClockConfig+0x1b8>)
 80049a8:	683a      	ldr	r2, [r7, #0]
 80049aa:	b2d2      	uxtb	r2, r2
 80049ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ae:	4b63      	ldr	r3, [pc, #396]	; (8004b3c <HAL_RCC_ClockConfig+0x1b8>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0307 	and.w	r3, r3, #7
 80049b6:	683a      	ldr	r2, [r7, #0]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d001      	beq.n	80049c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e0b8      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d020      	beq.n	8004a0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0304 	and.w	r3, r3, #4
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d005      	beq.n	80049e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049d8:	4b59      	ldr	r3, [pc, #356]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	4a58      	ldr	r2, [pc, #352]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 80049de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80049e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0308 	and.w	r3, r3, #8
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d005      	beq.n	80049fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049f0:	4b53      	ldr	r3, [pc, #332]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	4a52      	ldr	r2, [pc, #328]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 80049f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80049fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049fc:	4b50      	ldr	r3, [pc, #320]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	494d      	ldr	r1, [pc, #308]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d044      	beq.n	8004aa4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d107      	bne.n	8004a32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a22:	4b47      	ldr	r3, [pc, #284]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d119      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e07f      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d003      	beq.n	8004a42 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a3e:	2b03      	cmp	r3, #3
 8004a40:	d107      	bne.n	8004a52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a42:	4b3f      	ldr	r3, [pc, #252]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d109      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e06f      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a52:	4b3b      	ldr	r3, [pc, #236]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e067      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a62:	4b37      	ldr	r3, [pc, #220]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f023 0203 	bic.w	r2, r3, #3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	4934      	ldr	r1, [pc, #208]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a74:	f7ff f90e 	bl	8003c94 <HAL_GetTick>
 8004a78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a7a:	e00a      	b.n	8004a92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a7c:	f7ff f90a 	bl	8003c94 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e04f      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a92:	4b2b      	ldr	r3, [pc, #172]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 020c 	and.w	r2, r3, #12
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d1eb      	bne.n	8004a7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004aa4:	4b25      	ldr	r3, [pc, #148]	; (8004b3c <HAL_RCC_ClockConfig+0x1b8>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0307 	and.w	r3, r3, #7
 8004aac:	683a      	ldr	r2, [r7, #0]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d20c      	bcs.n	8004acc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ab2:	4b22      	ldr	r3, [pc, #136]	; (8004b3c <HAL_RCC_ClockConfig+0x1b8>)
 8004ab4:	683a      	ldr	r2, [r7, #0]
 8004ab6:	b2d2      	uxtb	r2, r2
 8004ab8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aba:	4b20      	ldr	r3, [pc, #128]	; (8004b3c <HAL_RCC_ClockConfig+0x1b8>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 0307 	and.w	r3, r3, #7
 8004ac2:	683a      	ldr	r2, [r7, #0]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d001      	beq.n	8004acc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e032      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0304 	and.w	r3, r3, #4
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ad8:	4b19      	ldr	r3, [pc, #100]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	4916      	ldr	r1, [pc, #88]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0308 	and.w	r3, r3, #8
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d009      	beq.n	8004b0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004af6:	4b12      	ldr	r3, [pc, #72]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	00db      	lsls	r3, r3, #3
 8004b04:	490e      	ldr	r1, [pc, #56]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b0a:	f000 f821 	bl	8004b50 <HAL_RCC_GetSysClockFreq>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	4b0b      	ldr	r3, [pc, #44]	; (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	091b      	lsrs	r3, r3, #4
 8004b16:	f003 030f 	and.w	r3, r3, #15
 8004b1a:	490a      	ldr	r1, [pc, #40]	; (8004b44 <HAL_RCC_ClockConfig+0x1c0>)
 8004b1c:	5ccb      	ldrb	r3, [r1, r3]
 8004b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b22:	4a09      	ldr	r2, [pc, #36]	; (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004b24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b26:	4b09      	ldr	r3, [pc, #36]	; (8004b4c <HAL_RCC_ClockConfig+0x1c8>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7ff f86e 	bl	8003c0c <HAL_InitTick>

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3710      	adds	r7, #16
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	40023c00 	.word	0x40023c00
 8004b40:	40023800 	.word	0x40023800
 8004b44:	08007c94 	.word	0x08007c94
 8004b48:	20000010 	.word	0x20000010
 8004b4c:	20000014 	.word	0x20000014

08004b50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b54:	b094      	sub	sp, #80	; 0x50
 8004b56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	647b      	str	r3, [r7, #68]	; 0x44
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b60:	2300      	movs	r3, #0
 8004b62:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b68:	4b79      	ldr	r3, [pc, #484]	; (8004d50 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f003 030c 	and.w	r3, r3, #12
 8004b70:	2b08      	cmp	r3, #8
 8004b72:	d00d      	beq.n	8004b90 <HAL_RCC_GetSysClockFreq+0x40>
 8004b74:	2b08      	cmp	r3, #8
 8004b76:	f200 80e1 	bhi.w	8004d3c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d002      	beq.n	8004b84 <HAL_RCC_GetSysClockFreq+0x34>
 8004b7e:	2b04      	cmp	r3, #4
 8004b80:	d003      	beq.n	8004b8a <HAL_RCC_GetSysClockFreq+0x3a>
 8004b82:	e0db      	b.n	8004d3c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b84:	4b73      	ldr	r3, [pc, #460]	; (8004d54 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b86:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004b88:	e0db      	b.n	8004d42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b8a:	4b73      	ldr	r3, [pc, #460]	; (8004d58 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b8c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b8e:	e0d8      	b.n	8004d42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b90:	4b6f      	ldr	r3, [pc, #444]	; (8004d50 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b98:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b9a:	4b6d      	ldr	r3, [pc, #436]	; (8004d50 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d063      	beq.n	8004c6e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ba6:	4b6a      	ldr	r3, [pc, #424]	; (8004d50 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	099b      	lsrs	r3, r3, #6
 8004bac:	2200      	movs	r2, #0
 8004bae:	63bb      	str	r3, [r7, #56]	; 0x38
 8004bb0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bb8:	633b      	str	r3, [r7, #48]	; 0x30
 8004bba:	2300      	movs	r3, #0
 8004bbc:	637b      	str	r3, [r7, #52]	; 0x34
 8004bbe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004bc2:	4622      	mov	r2, r4
 8004bc4:	462b      	mov	r3, r5
 8004bc6:	f04f 0000 	mov.w	r0, #0
 8004bca:	f04f 0100 	mov.w	r1, #0
 8004bce:	0159      	lsls	r1, r3, #5
 8004bd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bd4:	0150      	lsls	r0, r2, #5
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	460b      	mov	r3, r1
 8004bda:	4621      	mov	r1, r4
 8004bdc:	1a51      	subs	r1, r2, r1
 8004bde:	6139      	str	r1, [r7, #16]
 8004be0:	4629      	mov	r1, r5
 8004be2:	eb63 0301 	sbc.w	r3, r3, r1
 8004be6:	617b      	str	r3, [r7, #20]
 8004be8:	f04f 0200 	mov.w	r2, #0
 8004bec:	f04f 0300 	mov.w	r3, #0
 8004bf0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bf4:	4659      	mov	r1, fp
 8004bf6:	018b      	lsls	r3, r1, #6
 8004bf8:	4651      	mov	r1, sl
 8004bfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bfe:	4651      	mov	r1, sl
 8004c00:	018a      	lsls	r2, r1, #6
 8004c02:	4651      	mov	r1, sl
 8004c04:	ebb2 0801 	subs.w	r8, r2, r1
 8004c08:	4659      	mov	r1, fp
 8004c0a:	eb63 0901 	sbc.w	r9, r3, r1
 8004c0e:	f04f 0200 	mov.w	r2, #0
 8004c12:	f04f 0300 	mov.w	r3, #0
 8004c16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c22:	4690      	mov	r8, r2
 8004c24:	4699      	mov	r9, r3
 8004c26:	4623      	mov	r3, r4
 8004c28:	eb18 0303 	adds.w	r3, r8, r3
 8004c2c:	60bb      	str	r3, [r7, #8]
 8004c2e:	462b      	mov	r3, r5
 8004c30:	eb49 0303 	adc.w	r3, r9, r3
 8004c34:	60fb      	str	r3, [r7, #12]
 8004c36:	f04f 0200 	mov.w	r2, #0
 8004c3a:	f04f 0300 	mov.w	r3, #0
 8004c3e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c42:	4629      	mov	r1, r5
 8004c44:	024b      	lsls	r3, r1, #9
 8004c46:	4621      	mov	r1, r4
 8004c48:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c4c:	4621      	mov	r1, r4
 8004c4e:	024a      	lsls	r2, r1, #9
 8004c50:	4610      	mov	r0, r2
 8004c52:	4619      	mov	r1, r3
 8004c54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c56:	2200      	movs	r2, #0
 8004c58:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c5c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c60:	f7fb ff76 	bl	8000b50 <__aeabi_uldivmod>
 8004c64:	4602      	mov	r2, r0
 8004c66:	460b      	mov	r3, r1
 8004c68:	4613      	mov	r3, r2
 8004c6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c6c:	e058      	b.n	8004d20 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c6e:	4b38      	ldr	r3, [pc, #224]	; (8004d50 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	099b      	lsrs	r3, r3, #6
 8004c74:	2200      	movs	r2, #0
 8004c76:	4618      	mov	r0, r3
 8004c78:	4611      	mov	r1, r2
 8004c7a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c7e:	623b      	str	r3, [r7, #32]
 8004c80:	2300      	movs	r3, #0
 8004c82:	627b      	str	r3, [r7, #36]	; 0x24
 8004c84:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c88:	4642      	mov	r2, r8
 8004c8a:	464b      	mov	r3, r9
 8004c8c:	f04f 0000 	mov.w	r0, #0
 8004c90:	f04f 0100 	mov.w	r1, #0
 8004c94:	0159      	lsls	r1, r3, #5
 8004c96:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c9a:	0150      	lsls	r0, r2, #5
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	460b      	mov	r3, r1
 8004ca0:	4641      	mov	r1, r8
 8004ca2:	ebb2 0a01 	subs.w	sl, r2, r1
 8004ca6:	4649      	mov	r1, r9
 8004ca8:	eb63 0b01 	sbc.w	fp, r3, r1
 8004cac:	f04f 0200 	mov.w	r2, #0
 8004cb0:	f04f 0300 	mov.w	r3, #0
 8004cb4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004cb8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004cbc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004cc0:	ebb2 040a 	subs.w	r4, r2, sl
 8004cc4:	eb63 050b 	sbc.w	r5, r3, fp
 8004cc8:	f04f 0200 	mov.w	r2, #0
 8004ccc:	f04f 0300 	mov.w	r3, #0
 8004cd0:	00eb      	lsls	r3, r5, #3
 8004cd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cd6:	00e2      	lsls	r2, r4, #3
 8004cd8:	4614      	mov	r4, r2
 8004cda:	461d      	mov	r5, r3
 8004cdc:	4643      	mov	r3, r8
 8004cde:	18e3      	adds	r3, r4, r3
 8004ce0:	603b      	str	r3, [r7, #0]
 8004ce2:	464b      	mov	r3, r9
 8004ce4:	eb45 0303 	adc.w	r3, r5, r3
 8004ce8:	607b      	str	r3, [r7, #4]
 8004cea:	f04f 0200 	mov.w	r2, #0
 8004cee:	f04f 0300 	mov.w	r3, #0
 8004cf2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cf6:	4629      	mov	r1, r5
 8004cf8:	028b      	lsls	r3, r1, #10
 8004cfa:	4621      	mov	r1, r4
 8004cfc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d00:	4621      	mov	r1, r4
 8004d02:	028a      	lsls	r2, r1, #10
 8004d04:	4610      	mov	r0, r2
 8004d06:	4619      	mov	r1, r3
 8004d08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	61bb      	str	r3, [r7, #24]
 8004d0e:	61fa      	str	r2, [r7, #28]
 8004d10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d14:	f7fb ff1c 	bl	8000b50 <__aeabi_uldivmod>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d20:	4b0b      	ldr	r3, [pc, #44]	; (8004d50 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	0c1b      	lsrs	r3, r3, #16
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	005b      	lsls	r3, r3, #1
 8004d2e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004d30:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d38:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d3a:	e002      	b.n	8004d42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d3c:	4b05      	ldr	r3, [pc, #20]	; (8004d54 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d3e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3750      	adds	r7, #80	; 0x50
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d4e:	bf00      	nop
 8004d50:	40023800 	.word	0x40023800
 8004d54:	00f42400 	.word	0x00f42400
 8004d58:	007a1200 	.word	0x007a1200

08004d5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d60:	4b03      	ldr	r3, [pc, #12]	; (8004d70 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d62:	681b      	ldr	r3, [r3, #0]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
 8004d6e:	bf00      	nop
 8004d70:	20000010 	.word	0x20000010

08004d74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d78:	f7ff fff0 	bl	8004d5c <HAL_RCC_GetHCLKFreq>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	4b05      	ldr	r3, [pc, #20]	; (8004d94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	0a9b      	lsrs	r3, r3, #10
 8004d84:	f003 0307 	and.w	r3, r3, #7
 8004d88:	4903      	ldr	r1, [pc, #12]	; (8004d98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d8a:	5ccb      	ldrb	r3, [r1, r3]
 8004d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	40023800 	.word	0x40023800
 8004d98:	08007ca4 	.word	0x08007ca4

08004d9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004da0:	f7ff ffdc 	bl	8004d5c <HAL_RCC_GetHCLKFreq>
 8004da4:	4602      	mov	r2, r0
 8004da6:	4b05      	ldr	r3, [pc, #20]	; (8004dbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	0b5b      	lsrs	r3, r3, #13
 8004dac:	f003 0307 	and.w	r3, r3, #7
 8004db0:	4903      	ldr	r1, [pc, #12]	; (8004dc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004db2:	5ccb      	ldrb	r3, [r1, r3]
 8004db4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	40023800 	.word	0x40023800
 8004dc0:	08007ca4 	.word	0x08007ca4

08004dc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e041      	b.n	8004e5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d106      	bne.n	8004df0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f7fd fd96 	bl	800291c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2202      	movs	r2, #2
 8004df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	3304      	adds	r3, #4
 8004e00:	4619      	mov	r1, r3
 8004e02:	4610      	mov	r0, r2
 8004e04:	f000 fd88 	bl	8005918 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3708      	adds	r7, #8
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
	...

08004e64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d001      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e044      	b.n	8004f06 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2202      	movs	r2, #2
 8004e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68da      	ldr	r2, [r3, #12]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f042 0201 	orr.w	r2, r2, #1
 8004e92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a1e      	ldr	r2, [pc, #120]	; (8004f14 <HAL_TIM_Base_Start_IT+0xb0>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d018      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x6c>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ea6:	d013      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x6c>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a1a      	ldr	r2, [pc, #104]	; (8004f18 <HAL_TIM_Base_Start_IT+0xb4>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d00e      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x6c>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a19      	ldr	r2, [pc, #100]	; (8004f1c <HAL_TIM_Base_Start_IT+0xb8>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d009      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x6c>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a17      	ldr	r2, [pc, #92]	; (8004f20 <HAL_TIM_Base_Start_IT+0xbc>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d004      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x6c>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a16      	ldr	r2, [pc, #88]	; (8004f24 <HAL_TIM_Base_Start_IT+0xc0>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d111      	bne.n	8004ef4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f003 0307 	and.w	r3, r3, #7
 8004eda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2b06      	cmp	r3, #6
 8004ee0:	d010      	beq.n	8004f04 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f042 0201 	orr.w	r2, r2, #1
 8004ef0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ef2:	e007      	b.n	8004f04 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f042 0201 	orr.w	r2, r2, #1
 8004f02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3714      	adds	r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	40010000 	.word	0x40010000
 8004f18:	40000400 	.word	0x40000400
 8004f1c:	40000800 	.word	0x40000800
 8004f20:	40000c00 	.word	0x40000c00
 8004f24:	40014000 	.word	0x40014000

08004f28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d101      	bne.n	8004f3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e041      	b.n	8004fbe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d106      	bne.n	8004f54 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 f839 	bl	8004fc6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2202      	movs	r2, #2
 8004f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	3304      	adds	r3, #4
 8004f64:	4619      	mov	r1, r3
 8004f66:	4610      	mov	r0, r2
 8004f68:	f000 fcd6 	bl	8005918 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3708      	adds	r7, #8
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b083      	sub	sp, #12
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004fce:	bf00      	nop
 8004fd0:	370c      	adds	r7, #12
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr
	...

08004fdc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d109      	bne.n	8005000 <HAL_TIM_PWM_Start+0x24>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	bf14      	ite	ne
 8004ff8:	2301      	movne	r3, #1
 8004ffa:	2300      	moveq	r3, #0
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	e022      	b.n	8005046 <HAL_TIM_PWM_Start+0x6a>
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	2b04      	cmp	r3, #4
 8005004:	d109      	bne.n	800501a <HAL_TIM_PWM_Start+0x3e>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b01      	cmp	r3, #1
 8005010:	bf14      	ite	ne
 8005012:	2301      	movne	r3, #1
 8005014:	2300      	moveq	r3, #0
 8005016:	b2db      	uxtb	r3, r3
 8005018:	e015      	b.n	8005046 <HAL_TIM_PWM_Start+0x6a>
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b08      	cmp	r3, #8
 800501e:	d109      	bne.n	8005034 <HAL_TIM_PWM_Start+0x58>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b01      	cmp	r3, #1
 800502a:	bf14      	ite	ne
 800502c:	2301      	movne	r3, #1
 800502e:	2300      	moveq	r3, #0
 8005030:	b2db      	uxtb	r3, r3
 8005032:	e008      	b.n	8005046 <HAL_TIM_PWM_Start+0x6a>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800503a:	b2db      	uxtb	r3, r3
 800503c:	2b01      	cmp	r3, #1
 800503e:	bf14      	ite	ne
 8005040:	2301      	movne	r3, #1
 8005042:	2300      	moveq	r3, #0
 8005044:	b2db      	uxtb	r3, r3
 8005046:	2b00      	cmp	r3, #0
 8005048:	d001      	beq.n	800504e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e068      	b.n	8005120 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d104      	bne.n	800505e <HAL_TIM_PWM_Start+0x82>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800505c:	e013      	b.n	8005086 <HAL_TIM_PWM_Start+0xaa>
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	2b04      	cmp	r3, #4
 8005062:	d104      	bne.n	800506e <HAL_TIM_PWM_Start+0x92>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2202      	movs	r2, #2
 8005068:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800506c:	e00b      	b.n	8005086 <HAL_TIM_PWM_Start+0xaa>
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	2b08      	cmp	r3, #8
 8005072:	d104      	bne.n	800507e <HAL_TIM_PWM_Start+0xa2>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2202      	movs	r2, #2
 8005078:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800507c:	e003      	b.n	8005086 <HAL_TIM_PWM_Start+0xaa>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2202      	movs	r2, #2
 8005082:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2201      	movs	r2, #1
 800508c:	6839      	ldr	r1, [r7, #0]
 800508e:	4618      	mov	r0, r3
 8005090:	f000 fee8 	bl	8005e64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a23      	ldr	r2, [pc, #140]	; (8005128 <HAL_TIM_PWM_Start+0x14c>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d107      	bne.n	80050ae <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80050ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a1d      	ldr	r2, [pc, #116]	; (8005128 <HAL_TIM_PWM_Start+0x14c>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d018      	beq.n	80050ea <HAL_TIM_PWM_Start+0x10e>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050c0:	d013      	beq.n	80050ea <HAL_TIM_PWM_Start+0x10e>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a19      	ldr	r2, [pc, #100]	; (800512c <HAL_TIM_PWM_Start+0x150>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d00e      	beq.n	80050ea <HAL_TIM_PWM_Start+0x10e>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a17      	ldr	r2, [pc, #92]	; (8005130 <HAL_TIM_PWM_Start+0x154>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d009      	beq.n	80050ea <HAL_TIM_PWM_Start+0x10e>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a16      	ldr	r2, [pc, #88]	; (8005134 <HAL_TIM_PWM_Start+0x158>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d004      	beq.n	80050ea <HAL_TIM_PWM_Start+0x10e>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a14      	ldr	r2, [pc, #80]	; (8005138 <HAL_TIM_PWM_Start+0x15c>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d111      	bne.n	800510e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f003 0307 	and.w	r3, r3, #7
 80050f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2b06      	cmp	r3, #6
 80050fa:	d010      	beq.n	800511e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f042 0201 	orr.w	r2, r2, #1
 800510a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800510c:	e007      	b.n	800511e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f042 0201 	orr.w	r2, r2, #1
 800511c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3710      	adds	r7, #16
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}
 8005128:	40010000 	.word	0x40010000
 800512c:	40000400 	.word	0x40000400
 8005130:	40000800 	.word	0x40000800
 8005134:	40000c00 	.word	0x40000c00
 8005138:	40014000 	.word	0x40014000

0800513c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b086      	sub	sp, #24
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d101      	bne.n	8005150 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e097      	b.n	8005280 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005156:	b2db      	uxtb	r3, r3
 8005158:	2b00      	cmp	r3, #0
 800515a:	d106      	bne.n	800516a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f7fd fb8b 	bl	8002880 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2202      	movs	r2, #2
 800516e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	6812      	ldr	r2, [r2, #0]
 800517c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005180:	f023 0307 	bic.w	r3, r3, #7
 8005184:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	3304      	adds	r3, #4
 800518e:	4619      	mov	r1, r3
 8005190:	4610      	mov	r0, r2
 8005192:	f000 fbc1 	bl	8005918 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	699b      	ldr	r3, [r3, #24]
 80051a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	6a1b      	ldr	r3, [r3, #32]
 80051ac:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	697a      	ldr	r2, [r7, #20]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051be:	f023 0303 	bic.w	r3, r3, #3
 80051c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	689a      	ldr	r2, [r3, #8]
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	021b      	lsls	r3, r3, #8
 80051ce:	4313      	orrs	r3, r2
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80051dc:	f023 030c 	bic.w	r3, r3, #12
 80051e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	68da      	ldr	r2, [r3, #12]
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	69db      	ldr	r3, [r3, #28]
 80051f6:	021b      	lsls	r3, r3, #8
 80051f8:	4313      	orrs	r3, r2
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	691b      	ldr	r3, [r3, #16]
 8005204:	011a      	lsls	r2, r3, #4
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	031b      	lsls	r3, r3, #12
 800520c:	4313      	orrs	r3, r2
 800520e:	693a      	ldr	r2, [r7, #16]
 8005210:	4313      	orrs	r3, r2
 8005212:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800521a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005222:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	685a      	ldr	r2, [r3, #4]
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	695b      	ldr	r3, [r3, #20]
 800522c:	011b      	lsls	r3, r3, #4
 800522e:	4313      	orrs	r3, r2
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	4313      	orrs	r3, r2
 8005234:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	693a      	ldr	r2, [r7, #16]
 8005244:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2201      	movs	r2, #1
 8005262:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800527e:	2300      	movs	r3, #0
}
 8005280:	4618      	mov	r0, r3
 8005282:	3718      	adds	r7, #24
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005298:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80052a0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80052a8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80052b0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d110      	bne.n	80052da <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80052b8:	7bfb      	ldrb	r3, [r7, #15]
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d102      	bne.n	80052c4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80052be:	7b7b      	ldrb	r3, [r7, #13]
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d001      	beq.n	80052c8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e069      	b.n	800539c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2202      	movs	r2, #2
 80052cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052d8:	e031      	b.n	800533e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	2b04      	cmp	r3, #4
 80052de:	d110      	bne.n	8005302 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80052e0:	7bbb      	ldrb	r3, [r7, #14]
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d102      	bne.n	80052ec <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80052e6:	7b3b      	ldrb	r3, [r7, #12]
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d001      	beq.n	80052f0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e055      	b.n	800539c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2202      	movs	r2, #2
 80052f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2202      	movs	r2, #2
 80052fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005300:	e01d      	b.n	800533e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005302:	7bfb      	ldrb	r3, [r7, #15]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d108      	bne.n	800531a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005308:	7bbb      	ldrb	r3, [r7, #14]
 800530a:	2b01      	cmp	r3, #1
 800530c:	d105      	bne.n	800531a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800530e:	7b7b      	ldrb	r3, [r7, #13]
 8005310:	2b01      	cmp	r3, #1
 8005312:	d102      	bne.n	800531a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005314:	7b3b      	ldrb	r3, [r7, #12]
 8005316:	2b01      	cmp	r3, #1
 8005318:	d001      	beq.n	800531e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e03e      	b.n	800539c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2202      	movs	r2, #2
 8005322:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2202      	movs	r2, #2
 800532a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2202      	movs	r2, #2
 8005332:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2202      	movs	r2, #2
 800533a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d003      	beq.n	800534c <HAL_TIM_Encoder_Start+0xc4>
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	2b04      	cmp	r3, #4
 8005348:	d008      	beq.n	800535c <HAL_TIM_Encoder_Start+0xd4>
 800534a:	e00f      	b.n	800536c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2201      	movs	r2, #1
 8005352:	2100      	movs	r1, #0
 8005354:	4618      	mov	r0, r3
 8005356:	f000 fd85 	bl	8005e64 <TIM_CCxChannelCmd>
      break;
 800535a:	e016      	b.n	800538a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2201      	movs	r2, #1
 8005362:	2104      	movs	r1, #4
 8005364:	4618      	mov	r0, r3
 8005366:	f000 fd7d 	bl	8005e64 <TIM_CCxChannelCmd>
      break;
 800536a:	e00e      	b.n	800538a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2201      	movs	r2, #1
 8005372:	2100      	movs	r1, #0
 8005374:	4618      	mov	r0, r3
 8005376:	f000 fd75 	bl	8005e64 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2201      	movs	r2, #1
 8005380:	2104      	movs	r1, #4
 8005382:	4618      	mov	r0, r3
 8005384:	f000 fd6e 	bl	8005e64 <TIM_CCxChannelCmd>
      break;
 8005388:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f042 0201 	orr.w	r2, r2, #1
 8005398:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800539a:	2300      	movs	r3, #0
}
 800539c:	4618      	mov	r0, r3
 800539e:	3710      	adds	r7, #16
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	691b      	ldr	r3, [r3, #16]
 80053b2:	f003 0302 	and.w	r3, r3, #2
 80053b6:	2b02      	cmp	r3, #2
 80053b8:	d122      	bne.n	8005400 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	f003 0302 	and.w	r3, r3, #2
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	d11b      	bne.n	8005400 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f06f 0202 	mvn.w	r2, #2
 80053d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2201      	movs	r2, #1
 80053d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	f003 0303 	and.w	r3, r3, #3
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d003      	beq.n	80053ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 fa77 	bl	80058da <HAL_TIM_IC_CaptureCallback>
 80053ec:	e005      	b.n	80053fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 fa69 	bl	80058c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f000 fa7a 	bl	80058ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	f003 0304 	and.w	r3, r3, #4
 800540a:	2b04      	cmp	r3, #4
 800540c:	d122      	bne.n	8005454 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	f003 0304 	and.w	r3, r3, #4
 8005418:	2b04      	cmp	r3, #4
 800541a:	d11b      	bne.n	8005454 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f06f 0204 	mvn.w	r2, #4
 8005424:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2202      	movs	r2, #2
 800542a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005436:	2b00      	cmp	r3, #0
 8005438:	d003      	beq.n	8005442 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 fa4d 	bl	80058da <HAL_TIM_IC_CaptureCallback>
 8005440:	e005      	b.n	800544e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 fa3f 	bl	80058c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 fa50 	bl	80058ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	f003 0308 	and.w	r3, r3, #8
 800545e:	2b08      	cmp	r3, #8
 8005460:	d122      	bne.n	80054a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	f003 0308 	and.w	r3, r3, #8
 800546c:	2b08      	cmp	r3, #8
 800546e:	d11b      	bne.n	80054a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f06f 0208 	mvn.w	r2, #8
 8005478:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2204      	movs	r2, #4
 800547e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	69db      	ldr	r3, [r3, #28]
 8005486:	f003 0303 	and.w	r3, r3, #3
 800548a:	2b00      	cmp	r3, #0
 800548c:	d003      	beq.n	8005496 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 fa23 	bl	80058da <HAL_TIM_IC_CaptureCallback>
 8005494:	e005      	b.n	80054a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 fa15 	bl	80058c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 fa26 	bl	80058ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	691b      	ldr	r3, [r3, #16]
 80054ae:	f003 0310 	and.w	r3, r3, #16
 80054b2:	2b10      	cmp	r3, #16
 80054b4:	d122      	bne.n	80054fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	f003 0310 	and.w	r3, r3, #16
 80054c0:	2b10      	cmp	r3, #16
 80054c2:	d11b      	bne.n	80054fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f06f 0210 	mvn.w	r2, #16
 80054cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2208      	movs	r2, #8
 80054d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	69db      	ldr	r3, [r3, #28]
 80054da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d003      	beq.n	80054ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f000 f9f9 	bl	80058da <HAL_TIM_IC_CaptureCallback>
 80054e8:	e005      	b.n	80054f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 f9eb 	bl	80058c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 f9fc 	bl	80058ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	691b      	ldr	r3, [r3, #16]
 8005502:	f003 0301 	and.w	r3, r3, #1
 8005506:	2b01      	cmp	r3, #1
 8005508:	d10e      	bne.n	8005528 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	f003 0301 	and.w	r3, r3, #1
 8005514:	2b01      	cmp	r3, #1
 8005516:	d107      	bne.n	8005528 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f06f 0201 	mvn.w	r2, #1
 8005520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f7fc ff64 	bl	80023f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005532:	2b80      	cmp	r3, #128	; 0x80
 8005534:	d10e      	bne.n	8005554 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005540:	2b80      	cmp	r3, #128	; 0x80
 8005542:	d107      	bne.n	8005554 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800554c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 fd26 	bl	8005fa0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	691b      	ldr	r3, [r3, #16]
 800555a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800555e:	2b40      	cmp	r3, #64	; 0x40
 8005560:	d10e      	bne.n	8005580 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800556c:	2b40      	cmp	r3, #64	; 0x40
 800556e:	d107      	bne.n	8005580 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005578:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 f9c1 	bl	8005902 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	691b      	ldr	r3, [r3, #16]
 8005586:	f003 0320 	and.w	r3, r3, #32
 800558a:	2b20      	cmp	r3, #32
 800558c:	d10e      	bne.n	80055ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	f003 0320 	and.w	r3, r3, #32
 8005598:	2b20      	cmp	r3, #32
 800559a:	d107      	bne.n	80055ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f06f 0220 	mvn.w	r2, #32
 80055a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f000 fcf0 	bl	8005f8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055ac:	bf00      	nop
 80055ae:	3708      	adds	r7, #8
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b086      	sub	sp, #24
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055c0:	2300      	movs	r3, #0
 80055c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d101      	bne.n	80055d2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80055ce:	2302      	movs	r3, #2
 80055d0:	e0ae      	b.n	8005730 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2b0c      	cmp	r3, #12
 80055de:	f200 809f 	bhi.w	8005720 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80055e2:	a201      	add	r2, pc, #4	; (adr r2, 80055e8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80055e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055e8:	0800561d 	.word	0x0800561d
 80055ec:	08005721 	.word	0x08005721
 80055f0:	08005721 	.word	0x08005721
 80055f4:	08005721 	.word	0x08005721
 80055f8:	0800565d 	.word	0x0800565d
 80055fc:	08005721 	.word	0x08005721
 8005600:	08005721 	.word	0x08005721
 8005604:	08005721 	.word	0x08005721
 8005608:	0800569f 	.word	0x0800569f
 800560c:	08005721 	.word	0x08005721
 8005610:	08005721 	.word	0x08005721
 8005614:	08005721 	.word	0x08005721
 8005618:	080056df 	.word	0x080056df
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68b9      	ldr	r1, [r7, #8]
 8005622:	4618      	mov	r0, r3
 8005624:	f000 f9f8 	bl	8005a18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	699a      	ldr	r2, [r3, #24]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f042 0208 	orr.w	r2, r2, #8
 8005636:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	699a      	ldr	r2, [r3, #24]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f022 0204 	bic.w	r2, r2, #4
 8005646:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	6999      	ldr	r1, [r3, #24]
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	691a      	ldr	r2, [r3, #16]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	430a      	orrs	r2, r1
 8005658:	619a      	str	r2, [r3, #24]
      break;
 800565a:	e064      	b.n	8005726 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68b9      	ldr	r1, [r7, #8]
 8005662:	4618      	mov	r0, r3
 8005664:	f000 fa3e 	bl	8005ae4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	699a      	ldr	r2, [r3, #24]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005676:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	699a      	ldr	r2, [r3, #24]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005686:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	6999      	ldr	r1, [r3, #24]
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	021a      	lsls	r2, r3, #8
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	430a      	orrs	r2, r1
 800569a:	619a      	str	r2, [r3, #24]
      break;
 800569c:	e043      	b.n	8005726 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68b9      	ldr	r1, [r7, #8]
 80056a4:	4618      	mov	r0, r3
 80056a6:	f000 fa89 	bl	8005bbc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	69da      	ldr	r2, [r3, #28]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f042 0208 	orr.w	r2, r2, #8
 80056b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	69da      	ldr	r2, [r3, #28]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 0204 	bic.w	r2, r2, #4
 80056c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	69d9      	ldr	r1, [r3, #28]
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	691a      	ldr	r2, [r3, #16]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	430a      	orrs	r2, r1
 80056da:	61da      	str	r2, [r3, #28]
      break;
 80056dc:	e023      	b.n	8005726 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68b9      	ldr	r1, [r7, #8]
 80056e4:	4618      	mov	r0, r3
 80056e6:	f000 fad3 	bl	8005c90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	69da      	ldr	r2, [r3, #28]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	69da      	ldr	r2, [r3, #28]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005708:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	69d9      	ldr	r1, [r3, #28]
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	691b      	ldr	r3, [r3, #16]
 8005714:	021a      	lsls	r2, r3, #8
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	430a      	orrs	r2, r1
 800571c:	61da      	str	r2, [r3, #28]
      break;
 800571e:	e002      	b.n	8005726 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	75fb      	strb	r3, [r7, #23]
      break;
 8005724:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800572e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005730:	4618      	mov	r0, r3
 8005732:	3718      	adds	r7, #24
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}

08005738 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b084      	sub	sp, #16
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005742:	2300      	movs	r3, #0
 8005744:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800574c:	2b01      	cmp	r3, #1
 800574e:	d101      	bne.n	8005754 <HAL_TIM_ConfigClockSource+0x1c>
 8005750:	2302      	movs	r3, #2
 8005752:	e0b4      	b.n	80058be <HAL_TIM_ConfigClockSource+0x186>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2202      	movs	r2, #2
 8005760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005772:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800577a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800578c:	d03e      	beq.n	800580c <HAL_TIM_ConfigClockSource+0xd4>
 800578e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005792:	f200 8087 	bhi.w	80058a4 <HAL_TIM_ConfigClockSource+0x16c>
 8005796:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800579a:	f000 8086 	beq.w	80058aa <HAL_TIM_ConfigClockSource+0x172>
 800579e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057a2:	d87f      	bhi.n	80058a4 <HAL_TIM_ConfigClockSource+0x16c>
 80057a4:	2b70      	cmp	r3, #112	; 0x70
 80057a6:	d01a      	beq.n	80057de <HAL_TIM_ConfigClockSource+0xa6>
 80057a8:	2b70      	cmp	r3, #112	; 0x70
 80057aa:	d87b      	bhi.n	80058a4 <HAL_TIM_ConfigClockSource+0x16c>
 80057ac:	2b60      	cmp	r3, #96	; 0x60
 80057ae:	d050      	beq.n	8005852 <HAL_TIM_ConfigClockSource+0x11a>
 80057b0:	2b60      	cmp	r3, #96	; 0x60
 80057b2:	d877      	bhi.n	80058a4 <HAL_TIM_ConfigClockSource+0x16c>
 80057b4:	2b50      	cmp	r3, #80	; 0x50
 80057b6:	d03c      	beq.n	8005832 <HAL_TIM_ConfigClockSource+0xfa>
 80057b8:	2b50      	cmp	r3, #80	; 0x50
 80057ba:	d873      	bhi.n	80058a4 <HAL_TIM_ConfigClockSource+0x16c>
 80057bc:	2b40      	cmp	r3, #64	; 0x40
 80057be:	d058      	beq.n	8005872 <HAL_TIM_ConfigClockSource+0x13a>
 80057c0:	2b40      	cmp	r3, #64	; 0x40
 80057c2:	d86f      	bhi.n	80058a4 <HAL_TIM_ConfigClockSource+0x16c>
 80057c4:	2b30      	cmp	r3, #48	; 0x30
 80057c6:	d064      	beq.n	8005892 <HAL_TIM_ConfigClockSource+0x15a>
 80057c8:	2b30      	cmp	r3, #48	; 0x30
 80057ca:	d86b      	bhi.n	80058a4 <HAL_TIM_ConfigClockSource+0x16c>
 80057cc:	2b20      	cmp	r3, #32
 80057ce:	d060      	beq.n	8005892 <HAL_TIM_ConfigClockSource+0x15a>
 80057d0:	2b20      	cmp	r3, #32
 80057d2:	d867      	bhi.n	80058a4 <HAL_TIM_ConfigClockSource+0x16c>
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d05c      	beq.n	8005892 <HAL_TIM_ConfigClockSource+0x15a>
 80057d8:	2b10      	cmp	r3, #16
 80057da:	d05a      	beq.n	8005892 <HAL_TIM_ConfigClockSource+0x15a>
 80057dc:	e062      	b.n	80058a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6818      	ldr	r0, [r3, #0]
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	6899      	ldr	r1, [r3, #8]
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	685a      	ldr	r2, [r3, #4]
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	f000 fb19 	bl	8005e24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005800:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68ba      	ldr	r2, [r7, #8]
 8005808:	609a      	str	r2, [r3, #8]
      break;
 800580a:	e04f      	b.n	80058ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6818      	ldr	r0, [r3, #0]
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	6899      	ldr	r1, [r3, #8]
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	685a      	ldr	r2, [r3, #4]
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	f000 fb02 	bl	8005e24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	689a      	ldr	r2, [r3, #8]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800582e:	609a      	str	r2, [r3, #8]
      break;
 8005830:	e03c      	b.n	80058ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6818      	ldr	r0, [r3, #0]
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	6859      	ldr	r1, [r3, #4]
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	461a      	mov	r2, r3
 8005840:	f000 fa76 	bl	8005d30 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2150      	movs	r1, #80	; 0x50
 800584a:	4618      	mov	r0, r3
 800584c:	f000 facf 	bl	8005dee <TIM_ITRx_SetConfig>
      break;
 8005850:	e02c      	b.n	80058ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6818      	ldr	r0, [r3, #0]
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	6859      	ldr	r1, [r3, #4]
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	461a      	mov	r2, r3
 8005860:	f000 fa95 	bl	8005d8e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2160      	movs	r1, #96	; 0x60
 800586a:	4618      	mov	r0, r3
 800586c:	f000 fabf 	bl	8005dee <TIM_ITRx_SetConfig>
      break;
 8005870:	e01c      	b.n	80058ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6818      	ldr	r0, [r3, #0]
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	6859      	ldr	r1, [r3, #4]
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	461a      	mov	r2, r3
 8005880:	f000 fa56 	bl	8005d30 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	2140      	movs	r1, #64	; 0x40
 800588a:	4618      	mov	r0, r3
 800588c:	f000 faaf 	bl	8005dee <TIM_ITRx_SetConfig>
      break;
 8005890:	e00c      	b.n	80058ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4619      	mov	r1, r3
 800589c:	4610      	mov	r0, r2
 800589e:	f000 faa6 	bl	8005dee <TIM_ITRx_SetConfig>
      break;
 80058a2:	e003      	b.n	80058ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	73fb      	strb	r3, [r7, #15]
      break;
 80058a8:	e000      	b.n	80058ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80058aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80058bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3710      	adds	r7, #16
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}

080058c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058c6:	b480      	push	{r7}
 80058c8:	b083      	sub	sp, #12
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058ce:	bf00      	nop
 80058d0:	370c      	adds	r7, #12
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr

080058da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058da:	b480      	push	{r7}
 80058dc:	b083      	sub	sp, #12
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058e2:	bf00      	nop
 80058e4:	370c      	adds	r7, #12
 80058e6:	46bd      	mov	sp, r7
 80058e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ec:	4770      	bx	lr

080058ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058ee:	b480      	push	{r7}
 80058f0:	b083      	sub	sp, #12
 80058f2:	af00      	add	r7, sp, #0
 80058f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058f6:	bf00      	nop
 80058f8:	370c      	adds	r7, #12
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr

08005902 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005902:	b480      	push	{r7}
 8005904:	b083      	sub	sp, #12
 8005906:	af00      	add	r7, sp, #0
 8005908:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800590a:	bf00      	nop
 800590c:	370c      	adds	r7, #12
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr
	...

08005918 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005918:	b480      	push	{r7}
 800591a:	b085      	sub	sp, #20
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a34      	ldr	r2, [pc, #208]	; (80059fc <TIM_Base_SetConfig+0xe4>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d00f      	beq.n	8005950 <TIM_Base_SetConfig+0x38>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005936:	d00b      	beq.n	8005950 <TIM_Base_SetConfig+0x38>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a31      	ldr	r2, [pc, #196]	; (8005a00 <TIM_Base_SetConfig+0xe8>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d007      	beq.n	8005950 <TIM_Base_SetConfig+0x38>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a30      	ldr	r2, [pc, #192]	; (8005a04 <TIM_Base_SetConfig+0xec>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d003      	beq.n	8005950 <TIM_Base_SetConfig+0x38>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a2f      	ldr	r2, [pc, #188]	; (8005a08 <TIM_Base_SetConfig+0xf0>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d108      	bne.n	8005962 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005956:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	4313      	orrs	r3, r2
 8005960:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a25      	ldr	r2, [pc, #148]	; (80059fc <TIM_Base_SetConfig+0xe4>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d01b      	beq.n	80059a2 <TIM_Base_SetConfig+0x8a>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005970:	d017      	beq.n	80059a2 <TIM_Base_SetConfig+0x8a>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a22      	ldr	r2, [pc, #136]	; (8005a00 <TIM_Base_SetConfig+0xe8>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d013      	beq.n	80059a2 <TIM_Base_SetConfig+0x8a>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a21      	ldr	r2, [pc, #132]	; (8005a04 <TIM_Base_SetConfig+0xec>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d00f      	beq.n	80059a2 <TIM_Base_SetConfig+0x8a>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a20      	ldr	r2, [pc, #128]	; (8005a08 <TIM_Base_SetConfig+0xf0>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d00b      	beq.n	80059a2 <TIM_Base_SetConfig+0x8a>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a1f      	ldr	r2, [pc, #124]	; (8005a0c <TIM_Base_SetConfig+0xf4>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d007      	beq.n	80059a2 <TIM_Base_SetConfig+0x8a>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a1e      	ldr	r2, [pc, #120]	; (8005a10 <TIM_Base_SetConfig+0xf8>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d003      	beq.n	80059a2 <TIM_Base_SetConfig+0x8a>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a1d      	ldr	r2, [pc, #116]	; (8005a14 <TIM_Base_SetConfig+0xfc>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d108      	bne.n	80059b4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	4313      	orrs	r3, r2
 80059c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	689a      	ldr	r2, [r3, #8]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a08      	ldr	r2, [pc, #32]	; (80059fc <TIM_Base_SetConfig+0xe4>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d103      	bne.n	80059e8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	691a      	ldr	r2, [r3, #16]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	615a      	str	r2, [r3, #20]
}
 80059ee:	bf00      	nop
 80059f0:	3714      	adds	r7, #20
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	40010000 	.word	0x40010000
 8005a00:	40000400 	.word	0x40000400
 8005a04:	40000800 	.word	0x40000800
 8005a08:	40000c00 	.word	0x40000c00
 8005a0c:	40014000 	.word	0x40014000
 8005a10:	40014400 	.word	0x40014400
 8005a14:	40014800 	.word	0x40014800

08005a18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b087      	sub	sp, #28
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a1b      	ldr	r3, [r3, #32]
 8005a26:	f023 0201 	bic.w	r2, r3, #1
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a1b      	ldr	r3, [r3, #32]
 8005a32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	699b      	ldr	r3, [r3, #24]
 8005a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f023 0303 	bic.w	r3, r3, #3
 8005a4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	f023 0302 	bic.w	r3, r3, #2
 8005a60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a1c      	ldr	r2, [pc, #112]	; (8005ae0 <TIM_OC1_SetConfig+0xc8>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d10c      	bne.n	8005a8e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	f023 0308 	bic.w	r3, r3, #8
 8005a7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	697a      	ldr	r2, [r7, #20]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	f023 0304 	bic.w	r3, r3, #4
 8005a8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a13      	ldr	r2, [pc, #76]	; (8005ae0 <TIM_OC1_SetConfig+0xc8>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d111      	bne.n	8005aba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005aa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	693a      	ldr	r2, [r7, #16]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	699b      	ldr	r3, [r3, #24]
 8005ab4:	693a      	ldr	r2, [r7, #16]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	693a      	ldr	r2, [r7, #16]
 8005abe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	697a      	ldr	r2, [r7, #20]
 8005ad2:	621a      	str	r2, [r3, #32]
}
 8005ad4:	bf00      	nop
 8005ad6:	371c      	adds	r7, #28
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr
 8005ae0:	40010000 	.word	0x40010000

08005ae4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b087      	sub	sp, #28
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a1b      	ldr	r3, [r3, #32]
 8005af2:	f023 0210 	bic.w	r2, r3, #16
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a1b      	ldr	r3, [r3, #32]
 8005afe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	699b      	ldr	r3, [r3, #24]
 8005b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	021b      	lsls	r3, r3, #8
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	f023 0320 	bic.w	r3, r3, #32
 8005b2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	011b      	lsls	r3, r3, #4
 8005b36:	697a      	ldr	r2, [r7, #20]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a1e      	ldr	r2, [pc, #120]	; (8005bb8 <TIM_OC2_SetConfig+0xd4>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d10d      	bne.n	8005b60 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	011b      	lsls	r3, r3, #4
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b5e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a15      	ldr	r2, [pc, #84]	; (8005bb8 <TIM_OC2_SetConfig+0xd4>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d113      	bne.n	8005b90 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	695b      	ldr	r3, [r3, #20]
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	693a      	ldr	r2, [r7, #16]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	699b      	ldr	r3, [r3, #24]
 8005b88:	009b      	lsls	r3, r3, #2
 8005b8a:	693a      	ldr	r2, [r7, #16]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	697a      	ldr	r2, [r7, #20]
 8005ba8:	621a      	str	r2, [r3, #32]
}
 8005baa:	bf00      	nop
 8005bac:	371c      	adds	r7, #28
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop
 8005bb8:	40010000 	.word	0x40010000

08005bbc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b087      	sub	sp, #28
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6a1b      	ldr	r3, [r3, #32]
 8005bd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	69db      	ldr	r3, [r3, #28]
 8005be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f023 0303 	bic.w	r3, r3, #3
 8005bf2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68fa      	ldr	r2, [r7, #12]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	021b      	lsls	r3, r3, #8
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a1d      	ldr	r2, [pc, #116]	; (8005c8c <TIM_OC3_SetConfig+0xd0>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d10d      	bne.n	8005c36 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	021b      	lsls	r3, r3, #8
 8005c28:	697a      	ldr	r2, [r7, #20]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a14      	ldr	r2, [pc, #80]	; (8005c8c <TIM_OC3_SetConfig+0xd0>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d113      	bne.n	8005c66 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	011b      	lsls	r3, r3, #4
 8005c54:	693a      	ldr	r2, [r7, #16]
 8005c56:	4313      	orrs	r3, r2
 8005c58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	699b      	ldr	r3, [r3, #24]
 8005c5e:	011b      	lsls	r3, r3, #4
 8005c60:	693a      	ldr	r2, [r7, #16]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	693a      	ldr	r2, [r7, #16]
 8005c6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	68fa      	ldr	r2, [r7, #12]
 8005c70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	685a      	ldr	r2, [r3, #4]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	621a      	str	r2, [r3, #32]
}
 8005c80:	bf00      	nop
 8005c82:	371c      	adds	r7, #28
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr
 8005c8c:	40010000 	.word	0x40010000

08005c90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b087      	sub	sp, #28
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a1b      	ldr	r3, [r3, #32]
 8005c9e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a1b      	ldr	r3, [r3, #32]
 8005caa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	69db      	ldr	r3, [r3, #28]
 8005cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	021b      	lsls	r3, r3, #8
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005cda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	031b      	lsls	r3, r3, #12
 8005ce2:	693a      	ldr	r2, [r7, #16]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a10      	ldr	r2, [pc, #64]	; (8005d2c <TIM_OC4_SetConfig+0x9c>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d109      	bne.n	8005d04 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005cf6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	695b      	ldr	r3, [r3, #20]
 8005cfc:	019b      	lsls	r3, r3, #6
 8005cfe:	697a      	ldr	r2, [r7, #20]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	68fa      	ldr	r2, [r7, #12]
 8005d0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	685a      	ldr	r2, [r3, #4]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	693a      	ldr	r2, [r7, #16]
 8005d1c:	621a      	str	r2, [r3, #32]
}
 8005d1e:	bf00      	nop
 8005d20:	371c      	adds	r7, #28
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	40010000 	.word	0x40010000

08005d30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b087      	sub	sp, #28
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	60f8      	str	r0, [r7, #12]
 8005d38:	60b9      	str	r1, [r7, #8]
 8005d3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6a1b      	ldr	r3, [r3, #32]
 8005d40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6a1b      	ldr	r3, [r3, #32]
 8005d46:	f023 0201 	bic.w	r2, r3, #1
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	699b      	ldr	r3, [r3, #24]
 8005d52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	011b      	lsls	r3, r3, #4
 8005d60:	693a      	ldr	r2, [r7, #16]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	f023 030a 	bic.w	r3, r3, #10
 8005d6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	621a      	str	r2, [r3, #32]
}
 8005d82:	bf00      	nop
 8005d84:	371c      	adds	r7, #28
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr

08005d8e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d8e:	b480      	push	{r7}
 8005d90:	b087      	sub	sp, #28
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	60f8      	str	r0, [r7, #12]
 8005d96:	60b9      	str	r1, [r7, #8]
 8005d98:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6a1b      	ldr	r3, [r3, #32]
 8005d9e:	f023 0210 	bic.w	r2, r3, #16
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	699b      	ldr	r3, [r3, #24]
 8005daa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6a1b      	ldr	r3, [r3, #32]
 8005db0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005db8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	031b      	lsls	r3, r3, #12
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005dca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	011b      	lsls	r3, r3, #4
 8005dd0:	693a      	ldr	r2, [r7, #16]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	697a      	ldr	r2, [r7, #20]
 8005dda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	693a      	ldr	r2, [r7, #16]
 8005de0:	621a      	str	r2, [r3, #32]
}
 8005de2:	bf00      	nop
 8005de4:	371c      	adds	r7, #28
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr

08005dee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005dee:	b480      	push	{r7}
 8005df0:	b085      	sub	sp, #20
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	6078      	str	r0, [r7, #4]
 8005df6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e06:	683a      	ldr	r2, [r7, #0]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	f043 0307 	orr.w	r3, r3, #7
 8005e10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	609a      	str	r2, [r3, #8]
}
 8005e18:	bf00      	nop
 8005e1a:	3714      	adds	r7, #20
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e22:	4770      	bx	lr

08005e24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b087      	sub	sp, #28
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	60f8      	str	r0, [r7, #12]
 8005e2c:	60b9      	str	r1, [r7, #8]
 8005e2e:	607a      	str	r2, [r7, #4]
 8005e30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	021a      	lsls	r2, r3, #8
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	431a      	orrs	r2, r3
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	697a      	ldr	r2, [r7, #20]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	697a      	ldr	r2, [r7, #20]
 8005e56:	609a      	str	r2, [r3, #8]
}
 8005e58:	bf00      	nop
 8005e5a:	371c      	adds	r7, #28
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr

08005e64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b087      	sub	sp, #28
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	f003 031f 	and.w	r3, r3, #31
 8005e76:	2201      	movs	r2, #1
 8005e78:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	6a1a      	ldr	r2, [r3, #32]
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	43db      	mvns	r3, r3
 8005e86:	401a      	ands	r2, r3
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6a1a      	ldr	r2, [r3, #32]
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	f003 031f 	and.w	r3, r3, #31
 8005e96:	6879      	ldr	r1, [r7, #4]
 8005e98:	fa01 f303 	lsl.w	r3, r1, r3
 8005e9c:	431a      	orrs	r2, r3
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	621a      	str	r2, [r3, #32]
}
 8005ea2:	bf00      	nop
 8005ea4:	371c      	adds	r7, #28
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr
	...

08005eb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b085      	sub	sp, #20
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d101      	bne.n	8005ec8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ec4:	2302      	movs	r3, #2
 8005ec6:	e050      	b.n	8005f6a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2202      	movs	r2, #2
 8005ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	68fa      	ldr	r2, [r7, #12]
 8005f00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a1c      	ldr	r2, [pc, #112]	; (8005f78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d018      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f14:	d013      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a18      	ldr	r2, [pc, #96]	; (8005f7c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d00e      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a16      	ldr	r2, [pc, #88]	; (8005f80 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d009      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a15      	ldr	r2, [pc, #84]	; (8005f84 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d004      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a13      	ldr	r2, [pc, #76]	; (8005f88 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d10c      	bne.n	8005f58 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	68ba      	ldr	r2, [r7, #8]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3714      	adds	r7, #20
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr
 8005f76:	bf00      	nop
 8005f78:	40010000 	.word	0x40010000
 8005f7c:	40000400 	.word	0x40000400
 8005f80:	40000800 	.word	0x40000800
 8005f84:	40000c00 	.word	0x40000c00
 8005f88:	40014000 	.word	0x40014000

08005f8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fa8:	bf00      	nop
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e03f      	b.n	8006046 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d106      	bne.n	8005fe0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f7fc fd5e 	bl	8002a9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2224      	movs	r2, #36	; 0x24
 8005fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68da      	ldr	r2, [r3, #12]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ff6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 f829 	bl	8006050 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	691a      	ldr	r2, [r3, #16]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800600c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	695a      	ldr	r2, [r3, #20]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800601c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	68da      	ldr	r2, [r3, #12]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800602c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2220      	movs	r2, #32
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2220      	movs	r2, #32
 8006040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3708      	adds	r7, #8
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
	...

08006050 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006050:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006054:	b0c0      	sub	sp, #256	; 0x100
 8006056:	af00      	add	r7, sp, #0
 8006058:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800605c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	691b      	ldr	r3, [r3, #16]
 8006064:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800606c:	68d9      	ldr	r1, [r3, #12]
 800606e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	ea40 0301 	orr.w	r3, r0, r1
 8006078:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800607a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	431a      	orrs	r2, r3
 8006088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800608c:	695b      	ldr	r3, [r3, #20]
 800608e:	431a      	orrs	r2, r3
 8006090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006094:	69db      	ldr	r3, [r3, #28]
 8006096:	4313      	orrs	r3, r2
 8006098:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800609c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80060a8:	f021 010c 	bic.w	r1, r1, #12
 80060ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80060b6:	430b      	orrs	r3, r1
 80060b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80060ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80060c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ca:	6999      	ldr	r1, [r3, #24]
 80060cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	ea40 0301 	orr.w	r3, r0, r1
 80060d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80060d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	4b8f      	ldr	r3, [pc, #572]	; (800631c <UART_SetConfig+0x2cc>)
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d005      	beq.n	80060f0 <UART_SetConfig+0xa0>
 80060e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	4b8d      	ldr	r3, [pc, #564]	; (8006320 <UART_SetConfig+0x2d0>)
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d104      	bne.n	80060fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80060f0:	f7fe fe54 	bl	8004d9c <HAL_RCC_GetPCLK2Freq>
 80060f4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80060f8:	e003      	b.n	8006102 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80060fa:	f7fe fe3b 	bl	8004d74 <HAL_RCC_GetPCLK1Freq>
 80060fe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006106:	69db      	ldr	r3, [r3, #28]
 8006108:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800610c:	f040 810c 	bne.w	8006328 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006110:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006114:	2200      	movs	r2, #0
 8006116:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800611a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800611e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006122:	4622      	mov	r2, r4
 8006124:	462b      	mov	r3, r5
 8006126:	1891      	adds	r1, r2, r2
 8006128:	65b9      	str	r1, [r7, #88]	; 0x58
 800612a:	415b      	adcs	r3, r3
 800612c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800612e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006132:	4621      	mov	r1, r4
 8006134:	eb12 0801 	adds.w	r8, r2, r1
 8006138:	4629      	mov	r1, r5
 800613a:	eb43 0901 	adc.w	r9, r3, r1
 800613e:	f04f 0200 	mov.w	r2, #0
 8006142:	f04f 0300 	mov.w	r3, #0
 8006146:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800614a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800614e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006152:	4690      	mov	r8, r2
 8006154:	4699      	mov	r9, r3
 8006156:	4623      	mov	r3, r4
 8006158:	eb18 0303 	adds.w	r3, r8, r3
 800615c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006160:	462b      	mov	r3, r5
 8006162:	eb49 0303 	adc.w	r3, r9, r3
 8006166:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800616a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006176:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800617a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800617e:	460b      	mov	r3, r1
 8006180:	18db      	adds	r3, r3, r3
 8006182:	653b      	str	r3, [r7, #80]	; 0x50
 8006184:	4613      	mov	r3, r2
 8006186:	eb42 0303 	adc.w	r3, r2, r3
 800618a:	657b      	str	r3, [r7, #84]	; 0x54
 800618c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006190:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006194:	f7fa fcdc 	bl	8000b50 <__aeabi_uldivmod>
 8006198:	4602      	mov	r2, r0
 800619a:	460b      	mov	r3, r1
 800619c:	4b61      	ldr	r3, [pc, #388]	; (8006324 <UART_SetConfig+0x2d4>)
 800619e:	fba3 2302 	umull	r2, r3, r3, r2
 80061a2:	095b      	lsrs	r3, r3, #5
 80061a4:	011c      	lsls	r4, r3, #4
 80061a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061aa:	2200      	movs	r2, #0
 80061ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80061b0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80061b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80061b8:	4642      	mov	r2, r8
 80061ba:	464b      	mov	r3, r9
 80061bc:	1891      	adds	r1, r2, r2
 80061be:	64b9      	str	r1, [r7, #72]	; 0x48
 80061c0:	415b      	adcs	r3, r3
 80061c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80061c8:	4641      	mov	r1, r8
 80061ca:	eb12 0a01 	adds.w	sl, r2, r1
 80061ce:	4649      	mov	r1, r9
 80061d0:	eb43 0b01 	adc.w	fp, r3, r1
 80061d4:	f04f 0200 	mov.w	r2, #0
 80061d8:	f04f 0300 	mov.w	r3, #0
 80061dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80061e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80061e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80061e8:	4692      	mov	sl, r2
 80061ea:	469b      	mov	fp, r3
 80061ec:	4643      	mov	r3, r8
 80061ee:	eb1a 0303 	adds.w	r3, sl, r3
 80061f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80061f6:	464b      	mov	r3, r9
 80061f8:	eb4b 0303 	adc.w	r3, fp, r3
 80061fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800620c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006210:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006214:	460b      	mov	r3, r1
 8006216:	18db      	adds	r3, r3, r3
 8006218:	643b      	str	r3, [r7, #64]	; 0x40
 800621a:	4613      	mov	r3, r2
 800621c:	eb42 0303 	adc.w	r3, r2, r3
 8006220:	647b      	str	r3, [r7, #68]	; 0x44
 8006222:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006226:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800622a:	f7fa fc91 	bl	8000b50 <__aeabi_uldivmod>
 800622e:	4602      	mov	r2, r0
 8006230:	460b      	mov	r3, r1
 8006232:	4611      	mov	r1, r2
 8006234:	4b3b      	ldr	r3, [pc, #236]	; (8006324 <UART_SetConfig+0x2d4>)
 8006236:	fba3 2301 	umull	r2, r3, r3, r1
 800623a:	095b      	lsrs	r3, r3, #5
 800623c:	2264      	movs	r2, #100	; 0x64
 800623e:	fb02 f303 	mul.w	r3, r2, r3
 8006242:	1acb      	subs	r3, r1, r3
 8006244:	00db      	lsls	r3, r3, #3
 8006246:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800624a:	4b36      	ldr	r3, [pc, #216]	; (8006324 <UART_SetConfig+0x2d4>)
 800624c:	fba3 2302 	umull	r2, r3, r3, r2
 8006250:	095b      	lsrs	r3, r3, #5
 8006252:	005b      	lsls	r3, r3, #1
 8006254:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006258:	441c      	add	r4, r3
 800625a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800625e:	2200      	movs	r2, #0
 8006260:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006264:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006268:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800626c:	4642      	mov	r2, r8
 800626e:	464b      	mov	r3, r9
 8006270:	1891      	adds	r1, r2, r2
 8006272:	63b9      	str	r1, [r7, #56]	; 0x38
 8006274:	415b      	adcs	r3, r3
 8006276:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006278:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800627c:	4641      	mov	r1, r8
 800627e:	1851      	adds	r1, r2, r1
 8006280:	6339      	str	r1, [r7, #48]	; 0x30
 8006282:	4649      	mov	r1, r9
 8006284:	414b      	adcs	r3, r1
 8006286:	637b      	str	r3, [r7, #52]	; 0x34
 8006288:	f04f 0200 	mov.w	r2, #0
 800628c:	f04f 0300 	mov.w	r3, #0
 8006290:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006294:	4659      	mov	r1, fp
 8006296:	00cb      	lsls	r3, r1, #3
 8006298:	4651      	mov	r1, sl
 800629a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800629e:	4651      	mov	r1, sl
 80062a0:	00ca      	lsls	r2, r1, #3
 80062a2:	4610      	mov	r0, r2
 80062a4:	4619      	mov	r1, r3
 80062a6:	4603      	mov	r3, r0
 80062a8:	4642      	mov	r2, r8
 80062aa:	189b      	adds	r3, r3, r2
 80062ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80062b0:	464b      	mov	r3, r9
 80062b2:	460a      	mov	r2, r1
 80062b4:	eb42 0303 	adc.w	r3, r2, r3
 80062b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80062bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80062c8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80062cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80062d0:	460b      	mov	r3, r1
 80062d2:	18db      	adds	r3, r3, r3
 80062d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80062d6:	4613      	mov	r3, r2
 80062d8:	eb42 0303 	adc.w	r3, r2, r3
 80062dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80062e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80062e6:	f7fa fc33 	bl	8000b50 <__aeabi_uldivmod>
 80062ea:	4602      	mov	r2, r0
 80062ec:	460b      	mov	r3, r1
 80062ee:	4b0d      	ldr	r3, [pc, #52]	; (8006324 <UART_SetConfig+0x2d4>)
 80062f0:	fba3 1302 	umull	r1, r3, r3, r2
 80062f4:	095b      	lsrs	r3, r3, #5
 80062f6:	2164      	movs	r1, #100	; 0x64
 80062f8:	fb01 f303 	mul.w	r3, r1, r3
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	00db      	lsls	r3, r3, #3
 8006300:	3332      	adds	r3, #50	; 0x32
 8006302:	4a08      	ldr	r2, [pc, #32]	; (8006324 <UART_SetConfig+0x2d4>)
 8006304:	fba2 2303 	umull	r2, r3, r2, r3
 8006308:	095b      	lsrs	r3, r3, #5
 800630a:	f003 0207 	and.w	r2, r3, #7
 800630e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4422      	add	r2, r4
 8006316:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006318:	e105      	b.n	8006526 <UART_SetConfig+0x4d6>
 800631a:	bf00      	nop
 800631c:	40011000 	.word	0x40011000
 8006320:	40011400 	.word	0x40011400
 8006324:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006328:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800632c:	2200      	movs	r2, #0
 800632e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006332:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006336:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800633a:	4642      	mov	r2, r8
 800633c:	464b      	mov	r3, r9
 800633e:	1891      	adds	r1, r2, r2
 8006340:	6239      	str	r1, [r7, #32]
 8006342:	415b      	adcs	r3, r3
 8006344:	627b      	str	r3, [r7, #36]	; 0x24
 8006346:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800634a:	4641      	mov	r1, r8
 800634c:	1854      	adds	r4, r2, r1
 800634e:	4649      	mov	r1, r9
 8006350:	eb43 0501 	adc.w	r5, r3, r1
 8006354:	f04f 0200 	mov.w	r2, #0
 8006358:	f04f 0300 	mov.w	r3, #0
 800635c:	00eb      	lsls	r3, r5, #3
 800635e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006362:	00e2      	lsls	r2, r4, #3
 8006364:	4614      	mov	r4, r2
 8006366:	461d      	mov	r5, r3
 8006368:	4643      	mov	r3, r8
 800636a:	18e3      	adds	r3, r4, r3
 800636c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006370:	464b      	mov	r3, r9
 8006372:	eb45 0303 	adc.w	r3, r5, r3
 8006376:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800637a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006386:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800638a:	f04f 0200 	mov.w	r2, #0
 800638e:	f04f 0300 	mov.w	r3, #0
 8006392:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006396:	4629      	mov	r1, r5
 8006398:	008b      	lsls	r3, r1, #2
 800639a:	4621      	mov	r1, r4
 800639c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063a0:	4621      	mov	r1, r4
 80063a2:	008a      	lsls	r2, r1, #2
 80063a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80063a8:	f7fa fbd2 	bl	8000b50 <__aeabi_uldivmod>
 80063ac:	4602      	mov	r2, r0
 80063ae:	460b      	mov	r3, r1
 80063b0:	4b60      	ldr	r3, [pc, #384]	; (8006534 <UART_SetConfig+0x4e4>)
 80063b2:	fba3 2302 	umull	r2, r3, r3, r2
 80063b6:	095b      	lsrs	r3, r3, #5
 80063b8:	011c      	lsls	r4, r3, #4
 80063ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063be:	2200      	movs	r2, #0
 80063c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80063c4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80063c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80063cc:	4642      	mov	r2, r8
 80063ce:	464b      	mov	r3, r9
 80063d0:	1891      	adds	r1, r2, r2
 80063d2:	61b9      	str	r1, [r7, #24]
 80063d4:	415b      	adcs	r3, r3
 80063d6:	61fb      	str	r3, [r7, #28]
 80063d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063dc:	4641      	mov	r1, r8
 80063de:	1851      	adds	r1, r2, r1
 80063e0:	6139      	str	r1, [r7, #16]
 80063e2:	4649      	mov	r1, r9
 80063e4:	414b      	adcs	r3, r1
 80063e6:	617b      	str	r3, [r7, #20]
 80063e8:	f04f 0200 	mov.w	r2, #0
 80063ec:	f04f 0300 	mov.w	r3, #0
 80063f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80063f4:	4659      	mov	r1, fp
 80063f6:	00cb      	lsls	r3, r1, #3
 80063f8:	4651      	mov	r1, sl
 80063fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063fe:	4651      	mov	r1, sl
 8006400:	00ca      	lsls	r2, r1, #3
 8006402:	4610      	mov	r0, r2
 8006404:	4619      	mov	r1, r3
 8006406:	4603      	mov	r3, r0
 8006408:	4642      	mov	r2, r8
 800640a:	189b      	adds	r3, r3, r2
 800640c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006410:	464b      	mov	r3, r9
 8006412:	460a      	mov	r2, r1
 8006414:	eb42 0303 	adc.w	r3, r2, r3
 8006418:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800641c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	67bb      	str	r3, [r7, #120]	; 0x78
 8006426:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006428:	f04f 0200 	mov.w	r2, #0
 800642c:	f04f 0300 	mov.w	r3, #0
 8006430:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006434:	4649      	mov	r1, r9
 8006436:	008b      	lsls	r3, r1, #2
 8006438:	4641      	mov	r1, r8
 800643a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800643e:	4641      	mov	r1, r8
 8006440:	008a      	lsls	r2, r1, #2
 8006442:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006446:	f7fa fb83 	bl	8000b50 <__aeabi_uldivmod>
 800644a:	4602      	mov	r2, r0
 800644c:	460b      	mov	r3, r1
 800644e:	4b39      	ldr	r3, [pc, #228]	; (8006534 <UART_SetConfig+0x4e4>)
 8006450:	fba3 1302 	umull	r1, r3, r3, r2
 8006454:	095b      	lsrs	r3, r3, #5
 8006456:	2164      	movs	r1, #100	; 0x64
 8006458:	fb01 f303 	mul.w	r3, r1, r3
 800645c:	1ad3      	subs	r3, r2, r3
 800645e:	011b      	lsls	r3, r3, #4
 8006460:	3332      	adds	r3, #50	; 0x32
 8006462:	4a34      	ldr	r2, [pc, #208]	; (8006534 <UART_SetConfig+0x4e4>)
 8006464:	fba2 2303 	umull	r2, r3, r2, r3
 8006468:	095b      	lsrs	r3, r3, #5
 800646a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800646e:	441c      	add	r4, r3
 8006470:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006474:	2200      	movs	r2, #0
 8006476:	673b      	str	r3, [r7, #112]	; 0x70
 8006478:	677a      	str	r2, [r7, #116]	; 0x74
 800647a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800647e:	4642      	mov	r2, r8
 8006480:	464b      	mov	r3, r9
 8006482:	1891      	adds	r1, r2, r2
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	415b      	adcs	r3, r3
 8006488:	60fb      	str	r3, [r7, #12]
 800648a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800648e:	4641      	mov	r1, r8
 8006490:	1851      	adds	r1, r2, r1
 8006492:	6039      	str	r1, [r7, #0]
 8006494:	4649      	mov	r1, r9
 8006496:	414b      	adcs	r3, r1
 8006498:	607b      	str	r3, [r7, #4]
 800649a:	f04f 0200 	mov.w	r2, #0
 800649e:	f04f 0300 	mov.w	r3, #0
 80064a2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80064a6:	4659      	mov	r1, fp
 80064a8:	00cb      	lsls	r3, r1, #3
 80064aa:	4651      	mov	r1, sl
 80064ac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064b0:	4651      	mov	r1, sl
 80064b2:	00ca      	lsls	r2, r1, #3
 80064b4:	4610      	mov	r0, r2
 80064b6:	4619      	mov	r1, r3
 80064b8:	4603      	mov	r3, r0
 80064ba:	4642      	mov	r2, r8
 80064bc:	189b      	adds	r3, r3, r2
 80064be:	66bb      	str	r3, [r7, #104]	; 0x68
 80064c0:	464b      	mov	r3, r9
 80064c2:	460a      	mov	r2, r1
 80064c4:	eb42 0303 	adc.w	r3, r2, r3
 80064c8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80064ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	663b      	str	r3, [r7, #96]	; 0x60
 80064d4:	667a      	str	r2, [r7, #100]	; 0x64
 80064d6:	f04f 0200 	mov.w	r2, #0
 80064da:	f04f 0300 	mov.w	r3, #0
 80064de:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80064e2:	4649      	mov	r1, r9
 80064e4:	008b      	lsls	r3, r1, #2
 80064e6:	4641      	mov	r1, r8
 80064e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064ec:	4641      	mov	r1, r8
 80064ee:	008a      	lsls	r2, r1, #2
 80064f0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80064f4:	f7fa fb2c 	bl	8000b50 <__aeabi_uldivmod>
 80064f8:	4602      	mov	r2, r0
 80064fa:	460b      	mov	r3, r1
 80064fc:	4b0d      	ldr	r3, [pc, #52]	; (8006534 <UART_SetConfig+0x4e4>)
 80064fe:	fba3 1302 	umull	r1, r3, r3, r2
 8006502:	095b      	lsrs	r3, r3, #5
 8006504:	2164      	movs	r1, #100	; 0x64
 8006506:	fb01 f303 	mul.w	r3, r1, r3
 800650a:	1ad3      	subs	r3, r2, r3
 800650c:	011b      	lsls	r3, r3, #4
 800650e:	3332      	adds	r3, #50	; 0x32
 8006510:	4a08      	ldr	r2, [pc, #32]	; (8006534 <UART_SetConfig+0x4e4>)
 8006512:	fba2 2303 	umull	r2, r3, r2, r3
 8006516:	095b      	lsrs	r3, r3, #5
 8006518:	f003 020f 	and.w	r2, r3, #15
 800651c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4422      	add	r2, r4
 8006524:	609a      	str	r2, [r3, #8]
}
 8006526:	bf00      	nop
 8006528:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800652c:	46bd      	mov	sp, r7
 800652e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006532:	bf00      	nop
 8006534:	51eb851f 	.word	0x51eb851f

08006538 <__errno>:
 8006538:	4b01      	ldr	r3, [pc, #4]	; (8006540 <__errno+0x8>)
 800653a:	6818      	ldr	r0, [r3, #0]
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop
 8006540:	2000001c 	.word	0x2000001c

08006544 <__libc_init_array>:
 8006544:	b570      	push	{r4, r5, r6, lr}
 8006546:	4d0d      	ldr	r5, [pc, #52]	; (800657c <__libc_init_array+0x38>)
 8006548:	4c0d      	ldr	r4, [pc, #52]	; (8006580 <__libc_init_array+0x3c>)
 800654a:	1b64      	subs	r4, r4, r5
 800654c:	10a4      	asrs	r4, r4, #2
 800654e:	2600      	movs	r6, #0
 8006550:	42a6      	cmp	r6, r4
 8006552:	d109      	bne.n	8006568 <__libc_init_array+0x24>
 8006554:	4d0b      	ldr	r5, [pc, #44]	; (8006584 <__libc_init_array+0x40>)
 8006556:	4c0c      	ldr	r4, [pc, #48]	; (8006588 <__libc_init_array+0x44>)
 8006558:	f001 fb56 	bl	8007c08 <_init>
 800655c:	1b64      	subs	r4, r4, r5
 800655e:	10a4      	asrs	r4, r4, #2
 8006560:	2600      	movs	r6, #0
 8006562:	42a6      	cmp	r6, r4
 8006564:	d105      	bne.n	8006572 <__libc_init_array+0x2e>
 8006566:	bd70      	pop	{r4, r5, r6, pc}
 8006568:	f855 3b04 	ldr.w	r3, [r5], #4
 800656c:	4798      	blx	r3
 800656e:	3601      	adds	r6, #1
 8006570:	e7ee      	b.n	8006550 <__libc_init_array+0xc>
 8006572:	f855 3b04 	ldr.w	r3, [r5], #4
 8006576:	4798      	blx	r3
 8006578:	3601      	adds	r6, #1
 800657a:	e7f2      	b.n	8006562 <__libc_init_array+0x1e>
 800657c:	08008528 	.word	0x08008528
 8006580:	08008528 	.word	0x08008528
 8006584:	08008528 	.word	0x08008528
 8006588:	0800852c 	.word	0x0800852c

0800658c <memset>:
 800658c:	4402      	add	r2, r0
 800658e:	4603      	mov	r3, r0
 8006590:	4293      	cmp	r3, r2
 8006592:	d100      	bne.n	8006596 <memset+0xa>
 8006594:	4770      	bx	lr
 8006596:	f803 1b01 	strb.w	r1, [r3], #1
 800659a:	e7f9      	b.n	8006590 <memset+0x4>

0800659c <pow>:
 800659c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800659e:	ed2d 8b02 	vpush	{d8}
 80065a2:	eeb0 8a40 	vmov.f32	s16, s0
 80065a6:	eef0 8a60 	vmov.f32	s17, s1
 80065aa:	ec55 4b11 	vmov	r4, r5, d1
 80065ae:	f000 f907 	bl	80067c0 <__ieee754_pow>
 80065b2:	4622      	mov	r2, r4
 80065b4:	462b      	mov	r3, r5
 80065b6:	4620      	mov	r0, r4
 80065b8:	4629      	mov	r1, r5
 80065ba:	ec57 6b10 	vmov	r6, r7, d0
 80065be:	f7fa fa61 	bl	8000a84 <__aeabi_dcmpun>
 80065c2:	2800      	cmp	r0, #0
 80065c4:	d13b      	bne.n	800663e <pow+0xa2>
 80065c6:	ec51 0b18 	vmov	r0, r1, d8
 80065ca:	2200      	movs	r2, #0
 80065cc:	2300      	movs	r3, #0
 80065ce:	f7fa fa27 	bl	8000a20 <__aeabi_dcmpeq>
 80065d2:	b1b8      	cbz	r0, 8006604 <pow+0x68>
 80065d4:	2200      	movs	r2, #0
 80065d6:	2300      	movs	r3, #0
 80065d8:	4620      	mov	r0, r4
 80065da:	4629      	mov	r1, r5
 80065dc:	f7fa fa20 	bl	8000a20 <__aeabi_dcmpeq>
 80065e0:	2800      	cmp	r0, #0
 80065e2:	d146      	bne.n	8006672 <pow+0xd6>
 80065e4:	ec45 4b10 	vmov	d0, r4, r5
 80065e8:	f001 f9f7 	bl	80079da <finite>
 80065ec:	b338      	cbz	r0, 800663e <pow+0xa2>
 80065ee:	2200      	movs	r2, #0
 80065f0:	2300      	movs	r3, #0
 80065f2:	4620      	mov	r0, r4
 80065f4:	4629      	mov	r1, r5
 80065f6:	f7fa fa1d 	bl	8000a34 <__aeabi_dcmplt>
 80065fa:	b300      	cbz	r0, 800663e <pow+0xa2>
 80065fc:	f7ff ff9c 	bl	8006538 <__errno>
 8006600:	2322      	movs	r3, #34	; 0x22
 8006602:	e01b      	b.n	800663c <pow+0xa0>
 8006604:	ec47 6b10 	vmov	d0, r6, r7
 8006608:	f001 f9e7 	bl	80079da <finite>
 800660c:	b9e0      	cbnz	r0, 8006648 <pow+0xac>
 800660e:	eeb0 0a48 	vmov.f32	s0, s16
 8006612:	eef0 0a68 	vmov.f32	s1, s17
 8006616:	f001 f9e0 	bl	80079da <finite>
 800661a:	b1a8      	cbz	r0, 8006648 <pow+0xac>
 800661c:	ec45 4b10 	vmov	d0, r4, r5
 8006620:	f001 f9db 	bl	80079da <finite>
 8006624:	b180      	cbz	r0, 8006648 <pow+0xac>
 8006626:	4632      	mov	r2, r6
 8006628:	463b      	mov	r3, r7
 800662a:	4630      	mov	r0, r6
 800662c:	4639      	mov	r1, r7
 800662e:	f7fa fa29 	bl	8000a84 <__aeabi_dcmpun>
 8006632:	2800      	cmp	r0, #0
 8006634:	d0e2      	beq.n	80065fc <pow+0x60>
 8006636:	f7ff ff7f 	bl	8006538 <__errno>
 800663a:	2321      	movs	r3, #33	; 0x21
 800663c:	6003      	str	r3, [r0, #0]
 800663e:	ecbd 8b02 	vpop	{d8}
 8006642:	ec47 6b10 	vmov	d0, r6, r7
 8006646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006648:	2200      	movs	r2, #0
 800664a:	2300      	movs	r3, #0
 800664c:	4630      	mov	r0, r6
 800664e:	4639      	mov	r1, r7
 8006650:	f7fa f9e6 	bl	8000a20 <__aeabi_dcmpeq>
 8006654:	2800      	cmp	r0, #0
 8006656:	d0f2      	beq.n	800663e <pow+0xa2>
 8006658:	eeb0 0a48 	vmov.f32	s0, s16
 800665c:	eef0 0a68 	vmov.f32	s1, s17
 8006660:	f001 f9bb 	bl	80079da <finite>
 8006664:	2800      	cmp	r0, #0
 8006666:	d0ea      	beq.n	800663e <pow+0xa2>
 8006668:	ec45 4b10 	vmov	d0, r4, r5
 800666c:	f001 f9b5 	bl	80079da <finite>
 8006670:	e7c3      	b.n	80065fa <pow+0x5e>
 8006672:	4f01      	ldr	r7, [pc, #4]	; (8006678 <pow+0xdc>)
 8006674:	2600      	movs	r6, #0
 8006676:	e7e2      	b.n	800663e <pow+0xa2>
 8006678:	3ff00000 	.word	0x3ff00000

0800667c <sqrt>:
 800667c:	b538      	push	{r3, r4, r5, lr}
 800667e:	ed2d 8b02 	vpush	{d8}
 8006682:	ec55 4b10 	vmov	r4, r5, d0
 8006686:	f000 fdc9 	bl	800721c <__ieee754_sqrt>
 800668a:	4622      	mov	r2, r4
 800668c:	462b      	mov	r3, r5
 800668e:	4620      	mov	r0, r4
 8006690:	4629      	mov	r1, r5
 8006692:	eeb0 8a40 	vmov.f32	s16, s0
 8006696:	eef0 8a60 	vmov.f32	s17, s1
 800669a:	f7fa f9f3 	bl	8000a84 <__aeabi_dcmpun>
 800669e:	b990      	cbnz	r0, 80066c6 <sqrt+0x4a>
 80066a0:	2200      	movs	r2, #0
 80066a2:	2300      	movs	r3, #0
 80066a4:	4620      	mov	r0, r4
 80066a6:	4629      	mov	r1, r5
 80066a8:	f7fa f9c4 	bl	8000a34 <__aeabi_dcmplt>
 80066ac:	b158      	cbz	r0, 80066c6 <sqrt+0x4a>
 80066ae:	f7ff ff43 	bl	8006538 <__errno>
 80066b2:	2321      	movs	r3, #33	; 0x21
 80066b4:	6003      	str	r3, [r0, #0]
 80066b6:	2200      	movs	r2, #0
 80066b8:	2300      	movs	r3, #0
 80066ba:	4610      	mov	r0, r2
 80066bc:	4619      	mov	r1, r3
 80066be:	f7fa f871 	bl	80007a4 <__aeabi_ddiv>
 80066c2:	ec41 0b18 	vmov	d8, r0, r1
 80066c6:	eeb0 0a48 	vmov.f32	s0, s16
 80066ca:	eef0 0a68 	vmov.f32	s1, s17
 80066ce:	ecbd 8b02 	vpop	{d8}
 80066d2:	bd38      	pop	{r3, r4, r5, pc}

080066d4 <powf>:
 80066d4:	b508      	push	{r3, lr}
 80066d6:	ed2d 8b04 	vpush	{d8-d9}
 80066da:	eeb0 8a60 	vmov.f32	s16, s1
 80066de:	eeb0 9a40 	vmov.f32	s18, s0
 80066e2:	f000 fe4d 	bl	8007380 <__ieee754_powf>
 80066e6:	eeb4 8a48 	vcmp.f32	s16, s16
 80066ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066ee:	eef0 8a40 	vmov.f32	s17, s0
 80066f2:	d63e      	bvs.n	8006772 <powf+0x9e>
 80066f4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80066f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066fc:	d112      	bne.n	8006724 <powf+0x50>
 80066fe:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006706:	d039      	beq.n	800677c <powf+0xa8>
 8006708:	eeb0 0a48 	vmov.f32	s0, s16
 800670c:	f001 f9fd 	bl	8007b0a <finitef>
 8006710:	b378      	cbz	r0, 8006772 <powf+0x9e>
 8006712:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800671a:	d52a      	bpl.n	8006772 <powf+0x9e>
 800671c:	f7ff ff0c 	bl	8006538 <__errno>
 8006720:	2322      	movs	r3, #34	; 0x22
 8006722:	e014      	b.n	800674e <powf+0x7a>
 8006724:	f001 f9f1 	bl	8007b0a <finitef>
 8006728:	b998      	cbnz	r0, 8006752 <powf+0x7e>
 800672a:	eeb0 0a49 	vmov.f32	s0, s18
 800672e:	f001 f9ec 	bl	8007b0a <finitef>
 8006732:	b170      	cbz	r0, 8006752 <powf+0x7e>
 8006734:	eeb0 0a48 	vmov.f32	s0, s16
 8006738:	f001 f9e7 	bl	8007b0a <finitef>
 800673c:	b148      	cbz	r0, 8006752 <powf+0x7e>
 800673e:	eef4 8a68 	vcmp.f32	s17, s17
 8006742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006746:	d7e9      	bvc.n	800671c <powf+0x48>
 8006748:	f7ff fef6 	bl	8006538 <__errno>
 800674c:	2321      	movs	r3, #33	; 0x21
 800674e:	6003      	str	r3, [r0, #0]
 8006750:	e00f      	b.n	8006772 <powf+0x9e>
 8006752:	eef5 8a40 	vcmp.f32	s17, #0.0
 8006756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800675a:	d10a      	bne.n	8006772 <powf+0x9e>
 800675c:	eeb0 0a49 	vmov.f32	s0, s18
 8006760:	f001 f9d3 	bl	8007b0a <finitef>
 8006764:	b128      	cbz	r0, 8006772 <powf+0x9e>
 8006766:	eeb0 0a48 	vmov.f32	s0, s16
 800676a:	f001 f9ce 	bl	8007b0a <finitef>
 800676e:	2800      	cmp	r0, #0
 8006770:	d1d4      	bne.n	800671c <powf+0x48>
 8006772:	eeb0 0a68 	vmov.f32	s0, s17
 8006776:	ecbd 8b04 	vpop	{d8-d9}
 800677a:	bd08      	pop	{r3, pc}
 800677c:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8006780:	e7f7      	b.n	8006772 <powf+0x9e>
	...

08006784 <sqrtf>:
 8006784:	b508      	push	{r3, lr}
 8006786:	ed2d 8b02 	vpush	{d8}
 800678a:	eeb0 8a40 	vmov.f32	s16, s0
 800678e:	f001 f8c5 	bl	800791c <__ieee754_sqrtf>
 8006792:	eeb4 8a48 	vcmp.f32	s16, s16
 8006796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800679a:	d60c      	bvs.n	80067b6 <sqrtf+0x32>
 800679c:	eddf 8a07 	vldr	s17, [pc, #28]	; 80067bc <sqrtf+0x38>
 80067a0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80067a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067a8:	d505      	bpl.n	80067b6 <sqrtf+0x32>
 80067aa:	f7ff fec5 	bl	8006538 <__errno>
 80067ae:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80067b2:	2321      	movs	r3, #33	; 0x21
 80067b4:	6003      	str	r3, [r0, #0]
 80067b6:	ecbd 8b02 	vpop	{d8}
 80067ba:	bd08      	pop	{r3, pc}
 80067bc:	00000000 	.word	0x00000000

080067c0 <__ieee754_pow>:
 80067c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c4:	ed2d 8b06 	vpush	{d8-d10}
 80067c8:	b089      	sub	sp, #36	; 0x24
 80067ca:	ed8d 1b00 	vstr	d1, [sp]
 80067ce:	e9dd 2900 	ldrd	r2, r9, [sp]
 80067d2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80067d6:	ea58 0102 	orrs.w	r1, r8, r2
 80067da:	ec57 6b10 	vmov	r6, r7, d0
 80067de:	d115      	bne.n	800680c <__ieee754_pow+0x4c>
 80067e0:	19b3      	adds	r3, r6, r6
 80067e2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80067e6:	4152      	adcs	r2, r2
 80067e8:	4299      	cmp	r1, r3
 80067ea:	4b89      	ldr	r3, [pc, #548]	; (8006a10 <__ieee754_pow+0x250>)
 80067ec:	4193      	sbcs	r3, r2
 80067ee:	f080 84d2 	bcs.w	8007196 <__ieee754_pow+0x9d6>
 80067f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80067f6:	4630      	mov	r0, r6
 80067f8:	4639      	mov	r1, r7
 80067fa:	f7f9 fcf3 	bl	80001e4 <__adddf3>
 80067fe:	ec41 0b10 	vmov	d0, r0, r1
 8006802:	b009      	add	sp, #36	; 0x24
 8006804:	ecbd 8b06 	vpop	{d8-d10}
 8006808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800680c:	4b81      	ldr	r3, [pc, #516]	; (8006a14 <__ieee754_pow+0x254>)
 800680e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8006812:	429c      	cmp	r4, r3
 8006814:	ee10 aa10 	vmov	sl, s0
 8006818:	463d      	mov	r5, r7
 800681a:	dc06      	bgt.n	800682a <__ieee754_pow+0x6a>
 800681c:	d101      	bne.n	8006822 <__ieee754_pow+0x62>
 800681e:	2e00      	cmp	r6, #0
 8006820:	d1e7      	bne.n	80067f2 <__ieee754_pow+0x32>
 8006822:	4598      	cmp	r8, r3
 8006824:	dc01      	bgt.n	800682a <__ieee754_pow+0x6a>
 8006826:	d10f      	bne.n	8006848 <__ieee754_pow+0x88>
 8006828:	b172      	cbz	r2, 8006848 <__ieee754_pow+0x88>
 800682a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800682e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8006832:	ea55 050a 	orrs.w	r5, r5, sl
 8006836:	d1dc      	bne.n	80067f2 <__ieee754_pow+0x32>
 8006838:	e9dd 3200 	ldrd	r3, r2, [sp]
 800683c:	18db      	adds	r3, r3, r3
 800683e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8006842:	4152      	adcs	r2, r2
 8006844:	429d      	cmp	r5, r3
 8006846:	e7d0      	b.n	80067ea <__ieee754_pow+0x2a>
 8006848:	2d00      	cmp	r5, #0
 800684a:	da3b      	bge.n	80068c4 <__ieee754_pow+0x104>
 800684c:	4b72      	ldr	r3, [pc, #456]	; (8006a18 <__ieee754_pow+0x258>)
 800684e:	4598      	cmp	r8, r3
 8006850:	dc51      	bgt.n	80068f6 <__ieee754_pow+0x136>
 8006852:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8006856:	4598      	cmp	r8, r3
 8006858:	f340 84ac 	ble.w	80071b4 <__ieee754_pow+0x9f4>
 800685c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006860:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006864:	2b14      	cmp	r3, #20
 8006866:	dd0f      	ble.n	8006888 <__ieee754_pow+0xc8>
 8006868:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800686c:	fa22 f103 	lsr.w	r1, r2, r3
 8006870:	fa01 f303 	lsl.w	r3, r1, r3
 8006874:	4293      	cmp	r3, r2
 8006876:	f040 849d 	bne.w	80071b4 <__ieee754_pow+0x9f4>
 800687a:	f001 0101 	and.w	r1, r1, #1
 800687e:	f1c1 0302 	rsb	r3, r1, #2
 8006882:	9304      	str	r3, [sp, #16]
 8006884:	b182      	cbz	r2, 80068a8 <__ieee754_pow+0xe8>
 8006886:	e05f      	b.n	8006948 <__ieee754_pow+0x188>
 8006888:	2a00      	cmp	r2, #0
 800688a:	d15b      	bne.n	8006944 <__ieee754_pow+0x184>
 800688c:	f1c3 0314 	rsb	r3, r3, #20
 8006890:	fa48 f103 	asr.w	r1, r8, r3
 8006894:	fa01 f303 	lsl.w	r3, r1, r3
 8006898:	4543      	cmp	r3, r8
 800689a:	f040 8488 	bne.w	80071ae <__ieee754_pow+0x9ee>
 800689e:	f001 0101 	and.w	r1, r1, #1
 80068a2:	f1c1 0302 	rsb	r3, r1, #2
 80068a6:	9304      	str	r3, [sp, #16]
 80068a8:	4b5c      	ldr	r3, [pc, #368]	; (8006a1c <__ieee754_pow+0x25c>)
 80068aa:	4598      	cmp	r8, r3
 80068ac:	d132      	bne.n	8006914 <__ieee754_pow+0x154>
 80068ae:	f1b9 0f00 	cmp.w	r9, #0
 80068b2:	f280 8478 	bge.w	80071a6 <__ieee754_pow+0x9e6>
 80068b6:	4959      	ldr	r1, [pc, #356]	; (8006a1c <__ieee754_pow+0x25c>)
 80068b8:	4632      	mov	r2, r6
 80068ba:	463b      	mov	r3, r7
 80068bc:	2000      	movs	r0, #0
 80068be:	f7f9 ff71 	bl	80007a4 <__aeabi_ddiv>
 80068c2:	e79c      	b.n	80067fe <__ieee754_pow+0x3e>
 80068c4:	2300      	movs	r3, #0
 80068c6:	9304      	str	r3, [sp, #16]
 80068c8:	2a00      	cmp	r2, #0
 80068ca:	d13d      	bne.n	8006948 <__ieee754_pow+0x188>
 80068cc:	4b51      	ldr	r3, [pc, #324]	; (8006a14 <__ieee754_pow+0x254>)
 80068ce:	4598      	cmp	r8, r3
 80068d0:	d1ea      	bne.n	80068a8 <__ieee754_pow+0xe8>
 80068d2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80068d6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80068da:	ea53 030a 	orrs.w	r3, r3, sl
 80068de:	f000 845a 	beq.w	8007196 <__ieee754_pow+0x9d6>
 80068e2:	4b4f      	ldr	r3, [pc, #316]	; (8006a20 <__ieee754_pow+0x260>)
 80068e4:	429c      	cmp	r4, r3
 80068e6:	dd08      	ble.n	80068fa <__ieee754_pow+0x13a>
 80068e8:	f1b9 0f00 	cmp.w	r9, #0
 80068ec:	f2c0 8457 	blt.w	800719e <__ieee754_pow+0x9de>
 80068f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80068f4:	e783      	b.n	80067fe <__ieee754_pow+0x3e>
 80068f6:	2302      	movs	r3, #2
 80068f8:	e7e5      	b.n	80068c6 <__ieee754_pow+0x106>
 80068fa:	f1b9 0f00 	cmp.w	r9, #0
 80068fe:	f04f 0000 	mov.w	r0, #0
 8006902:	f04f 0100 	mov.w	r1, #0
 8006906:	f6bf af7a 	bge.w	80067fe <__ieee754_pow+0x3e>
 800690a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800690e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006912:	e774      	b.n	80067fe <__ieee754_pow+0x3e>
 8006914:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8006918:	d106      	bne.n	8006928 <__ieee754_pow+0x168>
 800691a:	4632      	mov	r2, r6
 800691c:	463b      	mov	r3, r7
 800691e:	4630      	mov	r0, r6
 8006920:	4639      	mov	r1, r7
 8006922:	f7f9 fe15 	bl	8000550 <__aeabi_dmul>
 8006926:	e76a      	b.n	80067fe <__ieee754_pow+0x3e>
 8006928:	4b3e      	ldr	r3, [pc, #248]	; (8006a24 <__ieee754_pow+0x264>)
 800692a:	4599      	cmp	r9, r3
 800692c:	d10c      	bne.n	8006948 <__ieee754_pow+0x188>
 800692e:	2d00      	cmp	r5, #0
 8006930:	db0a      	blt.n	8006948 <__ieee754_pow+0x188>
 8006932:	ec47 6b10 	vmov	d0, r6, r7
 8006936:	b009      	add	sp, #36	; 0x24
 8006938:	ecbd 8b06 	vpop	{d8-d10}
 800693c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006940:	f000 bc6c 	b.w	800721c <__ieee754_sqrt>
 8006944:	2300      	movs	r3, #0
 8006946:	9304      	str	r3, [sp, #16]
 8006948:	ec47 6b10 	vmov	d0, r6, r7
 800694c:	f001 f83c 	bl	80079c8 <fabs>
 8006950:	ec51 0b10 	vmov	r0, r1, d0
 8006954:	f1ba 0f00 	cmp.w	sl, #0
 8006958:	d129      	bne.n	80069ae <__ieee754_pow+0x1ee>
 800695a:	b124      	cbz	r4, 8006966 <__ieee754_pow+0x1a6>
 800695c:	4b2f      	ldr	r3, [pc, #188]	; (8006a1c <__ieee754_pow+0x25c>)
 800695e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8006962:	429a      	cmp	r2, r3
 8006964:	d123      	bne.n	80069ae <__ieee754_pow+0x1ee>
 8006966:	f1b9 0f00 	cmp.w	r9, #0
 800696a:	da05      	bge.n	8006978 <__ieee754_pow+0x1b8>
 800696c:	4602      	mov	r2, r0
 800696e:	460b      	mov	r3, r1
 8006970:	2000      	movs	r0, #0
 8006972:	492a      	ldr	r1, [pc, #168]	; (8006a1c <__ieee754_pow+0x25c>)
 8006974:	f7f9 ff16 	bl	80007a4 <__aeabi_ddiv>
 8006978:	2d00      	cmp	r5, #0
 800697a:	f6bf af40 	bge.w	80067fe <__ieee754_pow+0x3e>
 800697e:	9b04      	ldr	r3, [sp, #16]
 8006980:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006984:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006988:	4323      	orrs	r3, r4
 800698a:	d108      	bne.n	800699e <__ieee754_pow+0x1de>
 800698c:	4602      	mov	r2, r0
 800698e:	460b      	mov	r3, r1
 8006990:	4610      	mov	r0, r2
 8006992:	4619      	mov	r1, r3
 8006994:	f7f9 fc24 	bl	80001e0 <__aeabi_dsub>
 8006998:	4602      	mov	r2, r0
 800699a:	460b      	mov	r3, r1
 800699c:	e78f      	b.n	80068be <__ieee754_pow+0xfe>
 800699e:	9b04      	ldr	r3, [sp, #16]
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	f47f af2c 	bne.w	80067fe <__ieee754_pow+0x3e>
 80069a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80069aa:	4619      	mov	r1, r3
 80069ac:	e727      	b.n	80067fe <__ieee754_pow+0x3e>
 80069ae:	0feb      	lsrs	r3, r5, #31
 80069b0:	3b01      	subs	r3, #1
 80069b2:	9306      	str	r3, [sp, #24]
 80069b4:	9a06      	ldr	r2, [sp, #24]
 80069b6:	9b04      	ldr	r3, [sp, #16]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	d102      	bne.n	80069c2 <__ieee754_pow+0x202>
 80069bc:	4632      	mov	r2, r6
 80069be:	463b      	mov	r3, r7
 80069c0:	e7e6      	b.n	8006990 <__ieee754_pow+0x1d0>
 80069c2:	4b19      	ldr	r3, [pc, #100]	; (8006a28 <__ieee754_pow+0x268>)
 80069c4:	4598      	cmp	r8, r3
 80069c6:	f340 80fb 	ble.w	8006bc0 <__ieee754_pow+0x400>
 80069ca:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80069ce:	4598      	cmp	r8, r3
 80069d0:	4b13      	ldr	r3, [pc, #76]	; (8006a20 <__ieee754_pow+0x260>)
 80069d2:	dd0c      	ble.n	80069ee <__ieee754_pow+0x22e>
 80069d4:	429c      	cmp	r4, r3
 80069d6:	dc0f      	bgt.n	80069f8 <__ieee754_pow+0x238>
 80069d8:	f1b9 0f00 	cmp.w	r9, #0
 80069dc:	da0f      	bge.n	80069fe <__ieee754_pow+0x23e>
 80069de:	2000      	movs	r0, #0
 80069e0:	b009      	add	sp, #36	; 0x24
 80069e2:	ecbd 8b06 	vpop	{d8-d10}
 80069e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ea:	f000 bfc1 	b.w	8007970 <__math_oflow>
 80069ee:	429c      	cmp	r4, r3
 80069f0:	dbf2      	blt.n	80069d8 <__ieee754_pow+0x218>
 80069f2:	4b0a      	ldr	r3, [pc, #40]	; (8006a1c <__ieee754_pow+0x25c>)
 80069f4:	429c      	cmp	r4, r3
 80069f6:	dd19      	ble.n	8006a2c <__ieee754_pow+0x26c>
 80069f8:	f1b9 0f00 	cmp.w	r9, #0
 80069fc:	dcef      	bgt.n	80069de <__ieee754_pow+0x21e>
 80069fe:	2000      	movs	r0, #0
 8006a00:	b009      	add	sp, #36	; 0x24
 8006a02:	ecbd 8b06 	vpop	{d8-d10}
 8006a06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a0a:	f000 bfa8 	b.w	800795e <__math_uflow>
 8006a0e:	bf00      	nop
 8006a10:	fff00000 	.word	0xfff00000
 8006a14:	7ff00000 	.word	0x7ff00000
 8006a18:	433fffff 	.word	0x433fffff
 8006a1c:	3ff00000 	.word	0x3ff00000
 8006a20:	3fefffff 	.word	0x3fefffff
 8006a24:	3fe00000 	.word	0x3fe00000
 8006a28:	41e00000 	.word	0x41e00000
 8006a2c:	4b60      	ldr	r3, [pc, #384]	; (8006bb0 <__ieee754_pow+0x3f0>)
 8006a2e:	2200      	movs	r2, #0
 8006a30:	f7f9 fbd6 	bl	80001e0 <__aeabi_dsub>
 8006a34:	a354      	add	r3, pc, #336	; (adr r3, 8006b88 <__ieee754_pow+0x3c8>)
 8006a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a3a:	4604      	mov	r4, r0
 8006a3c:	460d      	mov	r5, r1
 8006a3e:	f7f9 fd87 	bl	8000550 <__aeabi_dmul>
 8006a42:	a353      	add	r3, pc, #332	; (adr r3, 8006b90 <__ieee754_pow+0x3d0>)
 8006a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a48:	4606      	mov	r6, r0
 8006a4a:	460f      	mov	r7, r1
 8006a4c:	4620      	mov	r0, r4
 8006a4e:	4629      	mov	r1, r5
 8006a50:	f7f9 fd7e 	bl	8000550 <__aeabi_dmul>
 8006a54:	4b57      	ldr	r3, [pc, #348]	; (8006bb4 <__ieee754_pow+0x3f4>)
 8006a56:	4682      	mov	sl, r0
 8006a58:	468b      	mov	fp, r1
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	4620      	mov	r0, r4
 8006a5e:	4629      	mov	r1, r5
 8006a60:	f7f9 fd76 	bl	8000550 <__aeabi_dmul>
 8006a64:	4602      	mov	r2, r0
 8006a66:	460b      	mov	r3, r1
 8006a68:	a14b      	add	r1, pc, #300	; (adr r1, 8006b98 <__ieee754_pow+0x3d8>)
 8006a6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a6e:	f7f9 fbb7 	bl	80001e0 <__aeabi_dsub>
 8006a72:	4622      	mov	r2, r4
 8006a74:	462b      	mov	r3, r5
 8006a76:	f7f9 fd6b 	bl	8000550 <__aeabi_dmul>
 8006a7a:	4602      	mov	r2, r0
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	2000      	movs	r0, #0
 8006a80:	494d      	ldr	r1, [pc, #308]	; (8006bb8 <__ieee754_pow+0x3f8>)
 8006a82:	f7f9 fbad 	bl	80001e0 <__aeabi_dsub>
 8006a86:	4622      	mov	r2, r4
 8006a88:	4680      	mov	r8, r0
 8006a8a:	4689      	mov	r9, r1
 8006a8c:	462b      	mov	r3, r5
 8006a8e:	4620      	mov	r0, r4
 8006a90:	4629      	mov	r1, r5
 8006a92:	f7f9 fd5d 	bl	8000550 <__aeabi_dmul>
 8006a96:	4602      	mov	r2, r0
 8006a98:	460b      	mov	r3, r1
 8006a9a:	4640      	mov	r0, r8
 8006a9c:	4649      	mov	r1, r9
 8006a9e:	f7f9 fd57 	bl	8000550 <__aeabi_dmul>
 8006aa2:	a33f      	add	r3, pc, #252	; (adr r3, 8006ba0 <__ieee754_pow+0x3e0>)
 8006aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa8:	f7f9 fd52 	bl	8000550 <__aeabi_dmul>
 8006aac:	4602      	mov	r2, r0
 8006aae:	460b      	mov	r3, r1
 8006ab0:	4650      	mov	r0, sl
 8006ab2:	4659      	mov	r1, fp
 8006ab4:	f7f9 fb94 	bl	80001e0 <__aeabi_dsub>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	460b      	mov	r3, r1
 8006abc:	4680      	mov	r8, r0
 8006abe:	4689      	mov	r9, r1
 8006ac0:	4630      	mov	r0, r6
 8006ac2:	4639      	mov	r1, r7
 8006ac4:	f7f9 fb8e 	bl	80001e4 <__adddf3>
 8006ac8:	2000      	movs	r0, #0
 8006aca:	4632      	mov	r2, r6
 8006acc:	463b      	mov	r3, r7
 8006ace:	4604      	mov	r4, r0
 8006ad0:	460d      	mov	r5, r1
 8006ad2:	f7f9 fb85 	bl	80001e0 <__aeabi_dsub>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	460b      	mov	r3, r1
 8006ada:	4640      	mov	r0, r8
 8006adc:	4649      	mov	r1, r9
 8006ade:	f7f9 fb7f 	bl	80001e0 <__aeabi_dsub>
 8006ae2:	9b04      	ldr	r3, [sp, #16]
 8006ae4:	9a06      	ldr	r2, [sp, #24]
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	4682      	mov	sl, r0
 8006aec:	468b      	mov	fp, r1
 8006aee:	f040 81e7 	bne.w	8006ec0 <__ieee754_pow+0x700>
 8006af2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8006ba8 <__ieee754_pow+0x3e8>
 8006af6:	eeb0 8a47 	vmov.f32	s16, s14
 8006afa:	eef0 8a67 	vmov.f32	s17, s15
 8006afe:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006b02:	2600      	movs	r6, #0
 8006b04:	4632      	mov	r2, r6
 8006b06:	463b      	mov	r3, r7
 8006b08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b0c:	f7f9 fb68 	bl	80001e0 <__aeabi_dsub>
 8006b10:	4622      	mov	r2, r4
 8006b12:	462b      	mov	r3, r5
 8006b14:	f7f9 fd1c 	bl	8000550 <__aeabi_dmul>
 8006b18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b1c:	4680      	mov	r8, r0
 8006b1e:	4689      	mov	r9, r1
 8006b20:	4650      	mov	r0, sl
 8006b22:	4659      	mov	r1, fp
 8006b24:	f7f9 fd14 	bl	8000550 <__aeabi_dmul>
 8006b28:	4602      	mov	r2, r0
 8006b2a:	460b      	mov	r3, r1
 8006b2c:	4640      	mov	r0, r8
 8006b2e:	4649      	mov	r1, r9
 8006b30:	f7f9 fb58 	bl	80001e4 <__adddf3>
 8006b34:	4632      	mov	r2, r6
 8006b36:	463b      	mov	r3, r7
 8006b38:	4680      	mov	r8, r0
 8006b3a:	4689      	mov	r9, r1
 8006b3c:	4620      	mov	r0, r4
 8006b3e:	4629      	mov	r1, r5
 8006b40:	f7f9 fd06 	bl	8000550 <__aeabi_dmul>
 8006b44:	460b      	mov	r3, r1
 8006b46:	4604      	mov	r4, r0
 8006b48:	460d      	mov	r5, r1
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	4649      	mov	r1, r9
 8006b4e:	4640      	mov	r0, r8
 8006b50:	f7f9 fb48 	bl	80001e4 <__adddf3>
 8006b54:	4b19      	ldr	r3, [pc, #100]	; (8006bbc <__ieee754_pow+0x3fc>)
 8006b56:	4299      	cmp	r1, r3
 8006b58:	ec45 4b19 	vmov	d9, r4, r5
 8006b5c:	4606      	mov	r6, r0
 8006b5e:	460f      	mov	r7, r1
 8006b60:	468b      	mov	fp, r1
 8006b62:	f340 82f1 	ble.w	8007148 <__ieee754_pow+0x988>
 8006b66:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006b6a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006b6e:	4303      	orrs	r3, r0
 8006b70:	f000 81e4 	beq.w	8006f3c <__ieee754_pow+0x77c>
 8006b74:	ec51 0b18 	vmov	r0, r1, d8
 8006b78:	2200      	movs	r2, #0
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	f7f9 ff5a 	bl	8000a34 <__aeabi_dcmplt>
 8006b80:	3800      	subs	r0, #0
 8006b82:	bf18      	it	ne
 8006b84:	2001      	movne	r0, #1
 8006b86:	e72b      	b.n	80069e0 <__ieee754_pow+0x220>
 8006b88:	60000000 	.word	0x60000000
 8006b8c:	3ff71547 	.word	0x3ff71547
 8006b90:	f85ddf44 	.word	0xf85ddf44
 8006b94:	3e54ae0b 	.word	0x3e54ae0b
 8006b98:	55555555 	.word	0x55555555
 8006b9c:	3fd55555 	.word	0x3fd55555
 8006ba0:	652b82fe 	.word	0x652b82fe
 8006ba4:	3ff71547 	.word	0x3ff71547
 8006ba8:	00000000 	.word	0x00000000
 8006bac:	bff00000 	.word	0xbff00000
 8006bb0:	3ff00000 	.word	0x3ff00000
 8006bb4:	3fd00000 	.word	0x3fd00000
 8006bb8:	3fe00000 	.word	0x3fe00000
 8006bbc:	408fffff 	.word	0x408fffff
 8006bc0:	4bd5      	ldr	r3, [pc, #852]	; (8006f18 <__ieee754_pow+0x758>)
 8006bc2:	402b      	ands	r3, r5
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	b92b      	cbnz	r3, 8006bd4 <__ieee754_pow+0x414>
 8006bc8:	4bd4      	ldr	r3, [pc, #848]	; (8006f1c <__ieee754_pow+0x75c>)
 8006bca:	f7f9 fcc1 	bl	8000550 <__aeabi_dmul>
 8006bce:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8006bd2:	460c      	mov	r4, r1
 8006bd4:	1523      	asrs	r3, r4, #20
 8006bd6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006bda:	4413      	add	r3, r2
 8006bdc:	9305      	str	r3, [sp, #20]
 8006bde:	4bd0      	ldr	r3, [pc, #832]	; (8006f20 <__ieee754_pow+0x760>)
 8006be0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006be4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8006be8:	429c      	cmp	r4, r3
 8006bea:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006bee:	dd08      	ble.n	8006c02 <__ieee754_pow+0x442>
 8006bf0:	4bcc      	ldr	r3, [pc, #816]	; (8006f24 <__ieee754_pow+0x764>)
 8006bf2:	429c      	cmp	r4, r3
 8006bf4:	f340 8162 	ble.w	8006ebc <__ieee754_pow+0x6fc>
 8006bf8:	9b05      	ldr	r3, [sp, #20]
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	9305      	str	r3, [sp, #20]
 8006bfe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006c02:	2400      	movs	r4, #0
 8006c04:	00e3      	lsls	r3, r4, #3
 8006c06:	9307      	str	r3, [sp, #28]
 8006c08:	4bc7      	ldr	r3, [pc, #796]	; (8006f28 <__ieee754_pow+0x768>)
 8006c0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c0e:	ed93 7b00 	vldr	d7, [r3]
 8006c12:	4629      	mov	r1, r5
 8006c14:	ec53 2b17 	vmov	r2, r3, d7
 8006c18:	eeb0 9a47 	vmov.f32	s18, s14
 8006c1c:	eef0 9a67 	vmov.f32	s19, s15
 8006c20:	4682      	mov	sl, r0
 8006c22:	f7f9 fadd 	bl	80001e0 <__aeabi_dsub>
 8006c26:	4652      	mov	r2, sl
 8006c28:	4606      	mov	r6, r0
 8006c2a:	460f      	mov	r7, r1
 8006c2c:	462b      	mov	r3, r5
 8006c2e:	ec51 0b19 	vmov	r0, r1, d9
 8006c32:	f7f9 fad7 	bl	80001e4 <__adddf3>
 8006c36:	4602      	mov	r2, r0
 8006c38:	460b      	mov	r3, r1
 8006c3a:	2000      	movs	r0, #0
 8006c3c:	49bb      	ldr	r1, [pc, #748]	; (8006f2c <__ieee754_pow+0x76c>)
 8006c3e:	f7f9 fdb1 	bl	80007a4 <__aeabi_ddiv>
 8006c42:	ec41 0b1a 	vmov	d10, r0, r1
 8006c46:	4602      	mov	r2, r0
 8006c48:	460b      	mov	r3, r1
 8006c4a:	4630      	mov	r0, r6
 8006c4c:	4639      	mov	r1, r7
 8006c4e:	f7f9 fc7f 	bl	8000550 <__aeabi_dmul>
 8006c52:	2300      	movs	r3, #0
 8006c54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c58:	9302      	str	r3, [sp, #8]
 8006c5a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006c5e:	46ab      	mov	fp, r5
 8006c60:	106d      	asrs	r5, r5, #1
 8006c62:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006c66:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006c6a:	ec41 0b18 	vmov	d8, r0, r1
 8006c6e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8006c72:	2200      	movs	r2, #0
 8006c74:	4640      	mov	r0, r8
 8006c76:	4649      	mov	r1, r9
 8006c78:	4614      	mov	r4, r2
 8006c7a:	461d      	mov	r5, r3
 8006c7c:	f7f9 fc68 	bl	8000550 <__aeabi_dmul>
 8006c80:	4602      	mov	r2, r0
 8006c82:	460b      	mov	r3, r1
 8006c84:	4630      	mov	r0, r6
 8006c86:	4639      	mov	r1, r7
 8006c88:	f7f9 faaa 	bl	80001e0 <__aeabi_dsub>
 8006c8c:	ec53 2b19 	vmov	r2, r3, d9
 8006c90:	4606      	mov	r6, r0
 8006c92:	460f      	mov	r7, r1
 8006c94:	4620      	mov	r0, r4
 8006c96:	4629      	mov	r1, r5
 8006c98:	f7f9 faa2 	bl	80001e0 <__aeabi_dsub>
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	460b      	mov	r3, r1
 8006ca0:	4650      	mov	r0, sl
 8006ca2:	4659      	mov	r1, fp
 8006ca4:	f7f9 fa9c 	bl	80001e0 <__aeabi_dsub>
 8006ca8:	4642      	mov	r2, r8
 8006caa:	464b      	mov	r3, r9
 8006cac:	f7f9 fc50 	bl	8000550 <__aeabi_dmul>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	460b      	mov	r3, r1
 8006cb4:	4630      	mov	r0, r6
 8006cb6:	4639      	mov	r1, r7
 8006cb8:	f7f9 fa92 	bl	80001e0 <__aeabi_dsub>
 8006cbc:	ec53 2b1a 	vmov	r2, r3, d10
 8006cc0:	f7f9 fc46 	bl	8000550 <__aeabi_dmul>
 8006cc4:	ec53 2b18 	vmov	r2, r3, d8
 8006cc8:	ec41 0b19 	vmov	d9, r0, r1
 8006ccc:	ec51 0b18 	vmov	r0, r1, d8
 8006cd0:	f7f9 fc3e 	bl	8000550 <__aeabi_dmul>
 8006cd4:	a37c      	add	r3, pc, #496	; (adr r3, 8006ec8 <__ieee754_pow+0x708>)
 8006cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cda:	4604      	mov	r4, r0
 8006cdc:	460d      	mov	r5, r1
 8006cde:	f7f9 fc37 	bl	8000550 <__aeabi_dmul>
 8006ce2:	a37b      	add	r3, pc, #492	; (adr r3, 8006ed0 <__ieee754_pow+0x710>)
 8006ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce8:	f7f9 fa7c 	bl	80001e4 <__adddf3>
 8006cec:	4622      	mov	r2, r4
 8006cee:	462b      	mov	r3, r5
 8006cf0:	f7f9 fc2e 	bl	8000550 <__aeabi_dmul>
 8006cf4:	a378      	add	r3, pc, #480	; (adr r3, 8006ed8 <__ieee754_pow+0x718>)
 8006cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfa:	f7f9 fa73 	bl	80001e4 <__adddf3>
 8006cfe:	4622      	mov	r2, r4
 8006d00:	462b      	mov	r3, r5
 8006d02:	f7f9 fc25 	bl	8000550 <__aeabi_dmul>
 8006d06:	a376      	add	r3, pc, #472	; (adr r3, 8006ee0 <__ieee754_pow+0x720>)
 8006d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d0c:	f7f9 fa6a 	bl	80001e4 <__adddf3>
 8006d10:	4622      	mov	r2, r4
 8006d12:	462b      	mov	r3, r5
 8006d14:	f7f9 fc1c 	bl	8000550 <__aeabi_dmul>
 8006d18:	a373      	add	r3, pc, #460	; (adr r3, 8006ee8 <__ieee754_pow+0x728>)
 8006d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d1e:	f7f9 fa61 	bl	80001e4 <__adddf3>
 8006d22:	4622      	mov	r2, r4
 8006d24:	462b      	mov	r3, r5
 8006d26:	f7f9 fc13 	bl	8000550 <__aeabi_dmul>
 8006d2a:	a371      	add	r3, pc, #452	; (adr r3, 8006ef0 <__ieee754_pow+0x730>)
 8006d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d30:	f7f9 fa58 	bl	80001e4 <__adddf3>
 8006d34:	4622      	mov	r2, r4
 8006d36:	4606      	mov	r6, r0
 8006d38:	460f      	mov	r7, r1
 8006d3a:	462b      	mov	r3, r5
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	4629      	mov	r1, r5
 8006d40:	f7f9 fc06 	bl	8000550 <__aeabi_dmul>
 8006d44:	4602      	mov	r2, r0
 8006d46:	460b      	mov	r3, r1
 8006d48:	4630      	mov	r0, r6
 8006d4a:	4639      	mov	r1, r7
 8006d4c:	f7f9 fc00 	bl	8000550 <__aeabi_dmul>
 8006d50:	4642      	mov	r2, r8
 8006d52:	4604      	mov	r4, r0
 8006d54:	460d      	mov	r5, r1
 8006d56:	464b      	mov	r3, r9
 8006d58:	ec51 0b18 	vmov	r0, r1, d8
 8006d5c:	f7f9 fa42 	bl	80001e4 <__adddf3>
 8006d60:	ec53 2b19 	vmov	r2, r3, d9
 8006d64:	f7f9 fbf4 	bl	8000550 <__aeabi_dmul>
 8006d68:	4622      	mov	r2, r4
 8006d6a:	462b      	mov	r3, r5
 8006d6c:	f7f9 fa3a 	bl	80001e4 <__adddf3>
 8006d70:	4642      	mov	r2, r8
 8006d72:	4682      	mov	sl, r0
 8006d74:	468b      	mov	fp, r1
 8006d76:	464b      	mov	r3, r9
 8006d78:	4640      	mov	r0, r8
 8006d7a:	4649      	mov	r1, r9
 8006d7c:	f7f9 fbe8 	bl	8000550 <__aeabi_dmul>
 8006d80:	4b6b      	ldr	r3, [pc, #428]	; (8006f30 <__ieee754_pow+0x770>)
 8006d82:	2200      	movs	r2, #0
 8006d84:	4606      	mov	r6, r0
 8006d86:	460f      	mov	r7, r1
 8006d88:	f7f9 fa2c 	bl	80001e4 <__adddf3>
 8006d8c:	4652      	mov	r2, sl
 8006d8e:	465b      	mov	r3, fp
 8006d90:	f7f9 fa28 	bl	80001e4 <__adddf3>
 8006d94:	2000      	movs	r0, #0
 8006d96:	4604      	mov	r4, r0
 8006d98:	460d      	mov	r5, r1
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	460b      	mov	r3, r1
 8006d9e:	4640      	mov	r0, r8
 8006da0:	4649      	mov	r1, r9
 8006da2:	f7f9 fbd5 	bl	8000550 <__aeabi_dmul>
 8006da6:	4b62      	ldr	r3, [pc, #392]	; (8006f30 <__ieee754_pow+0x770>)
 8006da8:	4680      	mov	r8, r0
 8006daa:	4689      	mov	r9, r1
 8006dac:	2200      	movs	r2, #0
 8006dae:	4620      	mov	r0, r4
 8006db0:	4629      	mov	r1, r5
 8006db2:	f7f9 fa15 	bl	80001e0 <__aeabi_dsub>
 8006db6:	4632      	mov	r2, r6
 8006db8:	463b      	mov	r3, r7
 8006dba:	f7f9 fa11 	bl	80001e0 <__aeabi_dsub>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	4650      	mov	r0, sl
 8006dc4:	4659      	mov	r1, fp
 8006dc6:	f7f9 fa0b 	bl	80001e0 <__aeabi_dsub>
 8006dca:	ec53 2b18 	vmov	r2, r3, d8
 8006dce:	f7f9 fbbf 	bl	8000550 <__aeabi_dmul>
 8006dd2:	4622      	mov	r2, r4
 8006dd4:	4606      	mov	r6, r0
 8006dd6:	460f      	mov	r7, r1
 8006dd8:	462b      	mov	r3, r5
 8006dda:	ec51 0b19 	vmov	r0, r1, d9
 8006dde:	f7f9 fbb7 	bl	8000550 <__aeabi_dmul>
 8006de2:	4602      	mov	r2, r0
 8006de4:	460b      	mov	r3, r1
 8006de6:	4630      	mov	r0, r6
 8006de8:	4639      	mov	r1, r7
 8006dea:	f7f9 f9fb 	bl	80001e4 <__adddf3>
 8006dee:	4606      	mov	r6, r0
 8006df0:	460f      	mov	r7, r1
 8006df2:	4602      	mov	r2, r0
 8006df4:	460b      	mov	r3, r1
 8006df6:	4640      	mov	r0, r8
 8006df8:	4649      	mov	r1, r9
 8006dfa:	f7f9 f9f3 	bl	80001e4 <__adddf3>
 8006dfe:	a33e      	add	r3, pc, #248	; (adr r3, 8006ef8 <__ieee754_pow+0x738>)
 8006e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e04:	2000      	movs	r0, #0
 8006e06:	4604      	mov	r4, r0
 8006e08:	460d      	mov	r5, r1
 8006e0a:	f7f9 fba1 	bl	8000550 <__aeabi_dmul>
 8006e0e:	4642      	mov	r2, r8
 8006e10:	ec41 0b18 	vmov	d8, r0, r1
 8006e14:	464b      	mov	r3, r9
 8006e16:	4620      	mov	r0, r4
 8006e18:	4629      	mov	r1, r5
 8006e1a:	f7f9 f9e1 	bl	80001e0 <__aeabi_dsub>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	460b      	mov	r3, r1
 8006e22:	4630      	mov	r0, r6
 8006e24:	4639      	mov	r1, r7
 8006e26:	f7f9 f9db 	bl	80001e0 <__aeabi_dsub>
 8006e2a:	a335      	add	r3, pc, #212	; (adr r3, 8006f00 <__ieee754_pow+0x740>)
 8006e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e30:	f7f9 fb8e 	bl	8000550 <__aeabi_dmul>
 8006e34:	a334      	add	r3, pc, #208	; (adr r3, 8006f08 <__ieee754_pow+0x748>)
 8006e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3a:	4606      	mov	r6, r0
 8006e3c:	460f      	mov	r7, r1
 8006e3e:	4620      	mov	r0, r4
 8006e40:	4629      	mov	r1, r5
 8006e42:	f7f9 fb85 	bl	8000550 <__aeabi_dmul>
 8006e46:	4602      	mov	r2, r0
 8006e48:	460b      	mov	r3, r1
 8006e4a:	4630      	mov	r0, r6
 8006e4c:	4639      	mov	r1, r7
 8006e4e:	f7f9 f9c9 	bl	80001e4 <__adddf3>
 8006e52:	9a07      	ldr	r2, [sp, #28]
 8006e54:	4b37      	ldr	r3, [pc, #220]	; (8006f34 <__ieee754_pow+0x774>)
 8006e56:	4413      	add	r3, r2
 8006e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e5c:	f7f9 f9c2 	bl	80001e4 <__adddf3>
 8006e60:	4682      	mov	sl, r0
 8006e62:	9805      	ldr	r0, [sp, #20]
 8006e64:	468b      	mov	fp, r1
 8006e66:	f7f9 fb09 	bl	800047c <__aeabi_i2d>
 8006e6a:	9a07      	ldr	r2, [sp, #28]
 8006e6c:	4b32      	ldr	r3, [pc, #200]	; (8006f38 <__ieee754_pow+0x778>)
 8006e6e:	4413      	add	r3, r2
 8006e70:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e74:	4606      	mov	r6, r0
 8006e76:	460f      	mov	r7, r1
 8006e78:	4652      	mov	r2, sl
 8006e7a:	465b      	mov	r3, fp
 8006e7c:	ec51 0b18 	vmov	r0, r1, d8
 8006e80:	f7f9 f9b0 	bl	80001e4 <__adddf3>
 8006e84:	4642      	mov	r2, r8
 8006e86:	464b      	mov	r3, r9
 8006e88:	f7f9 f9ac 	bl	80001e4 <__adddf3>
 8006e8c:	4632      	mov	r2, r6
 8006e8e:	463b      	mov	r3, r7
 8006e90:	f7f9 f9a8 	bl	80001e4 <__adddf3>
 8006e94:	2000      	movs	r0, #0
 8006e96:	4632      	mov	r2, r6
 8006e98:	463b      	mov	r3, r7
 8006e9a:	4604      	mov	r4, r0
 8006e9c:	460d      	mov	r5, r1
 8006e9e:	f7f9 f99f 	bl	80001e0 <__aeabi_dsub>
 8006ea2:	4642      	mov	r2, r8
 8006ea4:	464b      	mov	r3, r9
 8006ea6:	f7f9 f99b 	bl	80001e0 <__aeabi_dsub>
 8006eaa:	ec53 2b18 	vmov	r2, r3, d8
 8006eae:	f7f9 f997 	bl	80001e0 <__aeabi_dsub>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	4650      	mov	r0, sl
 8006eb8:	4659      	mov	r1, fp
 8006eba:	e610      	b.n	8006ade <__ieee754_pow+0x31e>
 8006ebc:	2401      	movs	r4, #1
 8006ebe:	e6a1      	b.n	8006c04 <__ieee754_pow+0x444>
 8006ec0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8006f10 <__ieee754_pow+0x750>
 8006ec4:	e617      	b.n	8006af6 <__ieee754_pow+0x336>
 8006ec6:	bf00      	nop
 8006ec8:	4a454eef 	.word	0x4a454eef
 8006ecc:	3fca7e28 	.word	0x3fca7e28
 8006ed0:	93c9db65 	.word	0x93c9db65
 8006ed4:	3fcd864a 	.word	0x3fcd864a
 8006ed8:	a91d4101 	.word	0xa91d4101
 8006edc:	3fd17460 	.word	0x3fd17460
 8006ee0:	518f264d 	.word	0x518f264d
 8006ee4:	3fd55555 	.word	0x3fd55555
 8006ee8:	db6fabff 	.word	0xdb6fabff
 8006eec:	3fdb6db6 	.word	0x3fdb6db6
 8006ef0:	33333303 	.word	0x33333303
 8006ef4:	3fe33333 	.word	0x3fe33333
 8006ef8:	e0000000 	.word	0xe0000000
 8006efc:	3feec709 	.word	0x3feec709
 8006f00:	dc3a03fd 	.word	0xdc3a03fd
 8006f04:	3feec709 	.word	0x3feec709
 8006f08:	145b01f5 	.word	0x145b01f5
 8006f0c:	be3e2fe0 	.word	0xbe3e2fe0
 8006f10:	00000000 	.word	0x00000000
 8006f14:	3ff00000 	.word	0x3ff00000
 8006f18:	7ff00000 	.word	0x7ff00000
 8006f1c:	43400000 	.word	0x43400000
 8006f20:	0003988e 	.word	0x0003988e
 8006f24:	000bb679 	.word	0x000bb679
 8006f28:	080084d8 	.word	0x080084d8
 8006f2c:	3ff00000 	.word	0x3ff00000
 8006f30:	40080000 	.word	0x40080000
 8006f34:	080084f8 	.word	0x080084f8
 8006f38:	080084e8 	.word	0x080084e8
 8006f3c:	a3b5      	add	r3, pc, #724	; (adr r3, 8007214 <__ieee754_pow+0xa54>)
 8006f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f42:	4640      	mov	r0, r8
 8006f44:	4649      	mov	r1, r9
 8006f46:	f7f9 f94d 	bl	80001e4 <__adddf3>
 8006f4a:	4622      	mov	r2, r4
 8006f4c:	ec41 0b1a 	vmov	d10, r0, r1
 8006f50:	462b      	mov	r3, r5
 8006f52:	4630      	mov	r0, r6
 8006f54:	4639      	mov	r1, r7
 8006f56:	f7f9 f943 	bl	80001e0 <__aeabi_dsub>
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	460b      	mov	r3, r1
 8006f5e:	ec51 0b1a 	vmov	r0, r1, d10
 8006f62:	f7f9 fd85 	bl	8000a70 <__aeabi_dcmpgt>
 8006f66:	2800      	cmp	r0, #0
 8006f68:	f47f ae04 	bne.w	8006b74 <__ieee754_pow+0x3b4>
 8006f6c:	4aa4      	ldr	r2, [pc, #656]	; (8007200 <__ieee754_pow+0xa40>)
 8006f6e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006f72:	4293      	cmp	r3, r2
 8006f74:	f340 8108 	ble.w	8007188 <__ieee754_pow+0x9c8>
 8006f78:	151b      	asrs	r3, r3, #20
 8006f7a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8006f7e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8006f82:	fa4a f303 	asr.w	r3, sl, r3
 8006f86:	445b      	add	r3, fp
 8006f88:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8006f8c:	4e9d      	ldr	r6, [pc, #628]	; (8007204 <__ieee754_pow+0xa44>)
 8006f8e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8006f92:	4116      	asrs	r6, r2
 8006f94:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8006f98:	2000      	movs	r0, #0
 8006f9a:	ea23 0106 	bic.w	r1, r3, r6
 8006f9e:	f1c2 0214 	rsb	r2, r2, #20
 8006fa2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8006fa6:	fa4a fa02 	asr.w	sl, sl, r2
 8006faa:	f1bb 0f00 	cmp.w	fp, #0
 8006fae:	4602      	mov	r2, r0
 8006fb0:	460b      	mov	r3, r1
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	4629      	mov	r1, r5
 8006fb6:	bfb8      	it	lt
 8006fb8:	f1ca 0a00 	rsblt	sl, sl, #0
 8006fbc:	f7f9 f910 	bl	80001e0 <__aeabi_dsub>
 8006fc0:	ec41 0b19 	vmov	d9, r0, r1
 8006fc4:	4642      	mov	r2, r8
 8006fc6:	464b      	mov	r3, r9
 8006fc8:	ec51 0b19 	vmov	r0, r1, d9
 8006fcc:	f7f9 f90a 	bl	80001e4 <__adddf3>
 8006fd0:	a37b      	add	r3, pc, #492	; (adr r3, 80071c0 <__ieee754_pow+0xa00>)
 8006fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd6:	2000      	movs	r0, #0
 8006fd8:	4604      	mov	r4, r0
 8006fda:	460d      	mov	r5, r1
 8006fdc:	f7f9 fab8 	bl	8000550 <__aeabi_dmul>
 8006fe0:	ec53 2b19 	vmov	r2, r3, d9
 8006fe4:	4606      	mov	r6, r0
 8006fe6:	460f      	mov	r7, r1
 8006fe8:	4620      	mov	r0, r4
 8006fea:	4629      	mov	r1, r5
 8006fec:	f7f9 f8f8 	bl	80001e0 <__aeabi_dsub>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	460b      	mov	r3, r1
 8006ff4:	4640      	mov	r0, r8
 8006ff6:	4649      	mov	r1, r9
 8006ff8:	f7f9 f8f2 	bl	80001e0 <__aeabi_dsub>
 8006ffc:	a372      	add	r3, pc, #456	; (adr r3, 80071c8 <__ieee754_pow+0xa08>)
 8006ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007002:	f7f9 faa5 	bl	8000550 <__aeabi_dmul>
 8007006:	a372      	add	r3, pc, #456	; (adr r3, 80071d0 <__ieee754_pow+0xa10>)
 8007008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700c:	4680      	mov	r8, r0
 800700e:	4689      	mov	r9, r1
 8007010:	4620      	mov	r0, r4
 8007012:	4629      	mov	r1, r5
 8007014:	f7f9 fa9c 	bl	8000550 <__aeabi_dmul>
 8007018:	4602      	mov	r2, r0
 800701a:	460b      	mov	r3, r1
 800701c:	4640      	mov	r0, r8
 800701e:	4649      	mov	r1, r9
 8007020:	f7f9 f8e0 	bl	80001e4 <__adddf3>
 8007024:	4604      	mov	r4, r0
 8007026:	460d      	mov	r5, r1
 8007028:	4602      	mov	r2, r0
 800702a:	460b      	mov	r3, r1
 800702c:	4630      	mov	r0, r6
 800702e:	4639      	mov	r1, r7
 8007030:	f7f9 f8d8 	bl	80001e4 <__adddf3>
 8007034:	4632      	mov	r2, r6
 8007036:	463b      	mov	r3, r7
 8007038:	4680      	mov	r8, r0
 800703a:	4689      	mov	r9, r1
 800703c:	f7f9 f8d0 	bl	80001e0 <__aeabi_dsub>
 8007040:	4602      	mov	r2, r0
 8007042:	460b      	mov	r3, r1
 8007044:	4620      	mov	r0, r4
 8007046:	4629      	mov	r1, r5
 8007048:	f7f9 f8ca 	bl	80001e0 <__aeabi_dsub>
 800704c:	4642      	mov	r2, r8
 800704e:	4606      	mov	r6, r0
 8007050:	460f      	mov	r7, r1
 8007052:	464b      	mov	r3, r9
 8007054:	4640      	mov	r0, r8
 8007056:	4649      	mov	r1, r9
 8007058:	f7f9 fa7a 	bl	8000550 <__aeabi_dmul>
 800705c:	a35e      	add	r3, pc, #376	; (adr r3, 80071d8 <__ieee754_pow+0xa18>)
 800705e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007062:	4604      	mov	r4, r0
 8007064:	460d      	mov	r5, r1
 8007066:	f7f9 fa73 	bl	8000550 <__aeabi_dmul>
 800706a:	a35d      	add	r3, pc, #372	; (adr r3, 80071e0 <__ieee754_pow+0xa20>)
 800706c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007070:	f7f9 f8b6 	bl	80001e0 <__aeabi_dsub>
 8007074:	4622      	mov	r2, r4
 8007076:	462b      	mov	r3, r5
 8007078:	f7f9 fa6a 	bl	8000550 <__aeabi_dmul>
 800707c:	a35a      	add	r3, pc, #360	; (adr r3, 80071e8 <__ieee754_pow+0xa28>)
 800707e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007082:	f7f9 f8af 	bl	80001e4 <__adddf3>
 8007086:	4622      	mov	r2, r4
 8007088:	462b      	mov	r3, r5
 800708a:	f7f9 fa61 	bl	8000550 <__aeabi_dmul>
 800708e:	a358      	add	r3, pc, #352	; (adr r3, 80071f0 <__ieee754_pow+0xa30>)
 8007090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007094:	f7f9 f8a4 	bl	80001e0 <__aeabi_dsub>
 8007098:	4622      	mov	r2, r4
 800709a:	462b      	mov	r3, r5
 800709c:	f7f9 fa58 	bl	8000550 <__aeabi_dmul>
 80070a0:	a355      	add	r3, pc, #340	; (adr r3, 80071f8 <__ieee754_pow+0xa38>)
 80070a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a6:	f7f9 f89d 	bl	80001e4 <__adddf3>
 80070aa:	4622      	mov	r2, r4
 80070ac:	462b      	mov	r3, r5
 80070ae:	f7f9 fa4f 	bl	8000550 <__aeabi_dmul>
 80070b2:	4602      	mov	r2, r0
 80070b4:	460b      	mov	r3, r1
 80070b6:	4640      	mov	r0, r8
 80070b8:	4649      	mov	r1, r9
 80070ba:	f7f9 f891 	bl	80001e0 <__aeabi_dsub>
 80070be:	4604      	mov	r4, r0
 80070c0:	460d      	mov	r5, r1
 80070c2:	4602      	mov	r2, r0
 80070c4:	460b      	mov	r3, r1
 80070c6:	4640      	mov	r0, r8
 80070c8:	4649      	mov	r1, r9
 80070ca:	f7f9 fa41 	bl	8000550 <__aeabi_dmul>
 80070ce:	2200      	movs	r2, #0
 80070d0:	ec41 0b19 	vmov	d9, r0, r1
 80070d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80070d8:	4620      	mov	r0, r4
 80070da:	4629      	mov	r1, r5
 80070dc:	f7f9 f880 	bl	80001e0 <__aeabi_dsub>
 80070e0:	4602      	mov	r2, r0
 80070e2:	460b      	mov	r3, r1
 80070e4:	ec51 0b19 	vmov	r0, r1, d9
 80070e8:	f7f9 fb5c 	bl	80007a4 <__aeabi_ddiv>
 80070ec:	4632      	mov	r2, r6
 80070ee:	4604      	mov	r4, r0
 80070f0:	460d      	mov	r5, r1
 80070f2:	463b      	mov	r3, r7
 80070f4:	4640      	mov	r0, r8
 80070f6:	4649      	mov	r1, r9
 80070f8:	f7f9 fa2a 	bl	8000550 <__aeabi_dmul>
 80070fc:	4632      	mov	r2, r6
 80070fe:	463b      	mov	r3, r7
 8007100:	f7f9 f870 	bl	80001e4 <__adddf3>
 8007104:	4602      	mov	r2, r0
 8007106:	460b      	mov	r3, r1
 8007108:	4620      	mov	r0, r4
 800710a:	4629      	mov	r1, r5
 800710c:	f7f9 f868 	bl	80001e0 <__aeabi_dsub>
 8007110:	4642      	mov	r2, r8
 8007112:	464b      	mov	r3, r9
 8007114:	f7f9 f864 	bl	80001e0 <__aeabi_dsub>
 8007118:	460b      	mov	r3, r1
 800711a:	4602      	mov	r2, r0
 800711c:	493a      	ldr	r1, [pc, #232]	; (8007208 <__ieee754_pow+0xa48>)
 800711e:	2000      	movs	r0, #0
 8007120:	f7f9 f85e 	bl	80001e0 <__aeabi_dsub>
 8007124:	ec41 0b10 	vmov	d0, r0, r1
 8007128:	ee10 3a90 	vmov	r3, s1
 800712c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007130:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007134:	da2b      	bge.n	800718e <__ieee754_pow+0x9ce>
 8007136:	4650      	mov	r0, sl
 8007138:	f000 fc5a 	bl	80079f0 <scalbn>
 800713c:	ec51 0b10 	vmov	r0, r1, d0
 8007140:	ec53 2b18 	vmov	r2, r3, d8
 8007144:	f7ff bbed 	b.w	8006922 <__ieee754_pow+0x162>
 8007148:	4b30      	ldr	r3, [pc, #192]	; (800720c <__ieee754_pow+0xa4c>)
 800714a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800714e:	429e      	cmp	r6, r3
 8007150:	f77f af0c 	ble.w	8006f6c <__ieee754_pow+0x7ac>
 8007154:	4b2e      	ldr	r3, [pc, #184]	; (8007210 <__ieee754_pow+0xa50>)
 8007156:	440b      	add	r3, r1
 8007158:	4303      	orrs	r3, r0
 800715a:	d009      	beq.n	8007170 <__ieee754_pow+0x9b0>
 800715c:	ec51 0b18 	vmov	r0, r1, d8
 8007160:	2200      	movs	r2, #0
 8007162:	2300      	movs	r3, #0
 8007164:	f7f9 fc66 	bl	8000a34 <__aeabi_dcmplt>
 8007168:	3800      	subs	r0, #0
 800716a:	bf18      	it	ne
 800716c:	2001      	movne	r0, #1
 800716e:	e447      	b.n	8006a00 <__ieee754_pow+0x240>
 8007170:	4622      	mov	r2, r4
 8007172:	462b      	mov	r3, r5
 8007174:	f7f9 f834 	bl	80001e0 <__aeabi_dsub>
 8007178:	4642      	mov	r2, r8
 800717a:	464b      	mov	r3, r9
 800717c:	f7f9 fc6e 	bl	8000a5c <__aeabi_dcmpge>
 8007180:	2800      	cmp	r0, #0
 8007182:	f43f aef3 	beq.w	8006f6c <__ieee754_pow+0x7ac>
 8007186:	e7e9      	b.n	800715c <__ieee754_pow+0x99c>
 8007188:	f04f 0a00 	mov.w	sl, #0
 800718c:	e71a      	b.n	8006fc4 <__ieee754_pow+0x804>
 800718e:	ec51 0b10 	vmov	r0, r1, d0
 8007192:	4619      	mov	r1, r3
 8007194:	e7d4      	b.n	8007140 <__ieee754_pow+0x980>
 8007196:	491c      	ldr	r1, [pc, #112]	; (8007208 <__ieee754_pow+0xa48>)
 8007198:	2000      	movs	r0, #0
 800719a:	f7ff bb30 	b.w	80067fe <__ieee754_pow+0x3e>
 800719e:	2000      	movs	r0, #0
 80071a0:	2100      	movs	r1, #0
 80071a2:	f7ff bb2c 	b.w	80067fe <__ieee754_pow+0x3e>
 80071a6:	4630      	mov	r0, r6
 80071a8:	4639      	mov	r1, r7
 80071aa:	f7ff bb28 	b.w	80067fe <__ieee754_pow+0x3e>
 80071ae:	9204      	str	r2, [sp, #16]
 80071b0:	f7ff bb7a 	b.w	80068a8 <__ieee754_pow+0xe8>
 80071b4:	2300      	movs	r3, #0
 80071b6:	f7ff bb64 	b.w	8006882 <__ieee754_pow+0xc2>
 80071ba:	bf00      	nop
 80071bc:	f3af 8000 	nop.w
 80071c0:	00000000 	.word	0x00000000
 80071c4:	3fe62e43 	.word	0x3fe62e43
 80071c8:	fefa39ef 	.word	0xfefa39ef
 80071cc:	3fe62e42 	.word	0x3fe62e42
 80071d0:	0ca86c39 	.word	0x0ca86c39
 80071d4:	be205c61 	.word	0xbe205c61
 80071d8:	72bea4d0 	.word	0x72bea4d0
 80071dc:	3e663769 	.word	0x3e663769
 80071e0:	c5d26bf1 	.word	0xc5d26bf1
 80071e4:	3ebbbd41 	.word	0x3ebbbd41
 80071e8:	af25de2c 	.word	0xaf25de2c
 80071ec:	3f11566a 	.word	0x3f11566a
 80071f0:	16bebd93 	.word	0x16bebd93
 80071f4:	3f66c16c 	.word	0x3f66c16c
 80071f8:	5555553e 	.word	0x5555553e
 80071fc:	3fc55555 	.word	0x3fc55555
 8007200:	3fe00000 	.word	0x3fe00000
 8007204:	000fffff 	.word	0x000fffff
 8007208:	3ff00000 	.word	0x3ff00000
 800720c:	4090cbff 	.word	0x4090cbff
 8007210:	3f6f3400 	.word	0x3f6f3400
 8007214:	652b82fe 	.word	0x652b82fe
 8007218:	3c971547 	.word	0x3c971547

0800721c <__ieee754_sqrt>:
 800721c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007220:	ec55 4b10 	vmov	r4, r5, d0
 8007224:	4e55      	ldr	r6, [pc, #340]	; (800737c <__ieee754_sqrt+0x160>)
 8007226:	43ae      	bics	r6, r5
 8007228:	ee10 0a10 	vmov	r0, s0
 800722c:	ee10 3a10 	vmov	r3, s0
 8007230:	462a      	mov	r2, r5
 8007232:	4629      	mov	r1, r5
 8007234:	d110      	bne.n	8007258 <__ieee754_sqrt+0x3c>
 8007236:	ee10 2a10 	vmov	r2, s0
 800723a:	462b      	mov	r3, r5
 800723c:	f7f9 f988 	bl	8000550 <__aeabi_dmul>
 8007240:	4602      	mov	r2, r0
 8007242:	460b      	mov	r3, r1
 8007244:	4620      	mov	r0, r4
 8007246:	4629      	mov	r1, r5
 8007248:	f7f8 ffcc 	bl	80001e4 <__adddf3>
 800724c:	4604      	mov	r4, r0
 800724e:	460d      	mov	r5, r1
 8007250:	ec45 4b10 	vmov	d0, r4, r5
 8007254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007258:	2d00      	cmp	r5, #0
 800725a:	dc10      	bgt.n	800727e <__ieee754_sqrt+0x62>
 800725c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007260:	4330      	orrs	r0, r6
 8007262:	d0f5      	beq.n	8007250 <__ieee754_sqrt+0x34>
 8007264:	b15d      	cbz	r5, 800727e <__ieee754_sqrt+0x62>
 8007266:	ee10 2a10 	vmov	r2, s0
 800726a:	462b      	mov	r3, r5
 800726c:	ee10 0a10 	vmov	r0, s0
 8007270:	f7f8 ffb6 	bl	80001e0 <__aeabi_dsub>
 8007274:	4602      	mov	r2, r0
 8007276:	460b      	mov	r3, r1
 8007278:	f7f9 fa94 	bl	80007a4 <__aeabi_ddiv>
 800727c:	e7e6      	b.n	800724c <__ieee754_sqrt+0x30>
 800727e:	1512      	asrs	r2, r2, #20
 8007280:	d074      	beq.n	800736c <__ieee754_sqrt+0x150>
 8007282:	07d4      	lsls	r4, r2, #31
 8007284:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007288:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800728c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007290:	bf5e      	ittt	pl
 8007292:	0fda      	lsrpl	r2, r3, #31
 8007294:	005b      	lslpl	r3, r3, #1
 8007296:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800729a:	2400      	movs	r4, #0
 800729c:	0fda      	lsrs	r2, r3, #31
 800729e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80072a2:	107f      	asrs	r7, r7, #1
 80072a4:	005b      	lsls	r3, r3, #1
 80072a6:	2516      	movs	r5, #22
 80072a8:	4620      	mov	r0, r4
 80072aa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80072ae:	1886      	adds	r6, r0, r2
 80072b0:	428e      	cmp	r6, r1
 80072b2:	bfde      	ittt	le
 80072b4:	1b89      	suble	r1, r1, r6
 80072b6:	18b0      	addle	r0, r6, r2
 80072b8:	18a4      	addle	r4, r4, r2
 80072ba:	0049      	lsls	r1, r1, #1
 80072bc:	3d01      	subs	r5, #1
 80072be:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80072c2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80072c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80072ca:	d1f0      	bne.n	80072ae <__ieee754_sqrt+0x92>
 80072cc:	462a      	mov	r2, r5
 80072ce:	f04f 0e20 	mov.w	lr, #32
 80072d2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80072d6:	4281      	cmp	r1, r0
 80072d8:	eb06 0c05 	add.w	ip, r6, r5
 80072dc:	dc02      	bgt.n	80072e4 <__ieee754_sqrt+0xc8>
 80072de:	d113      	bne.n	8007308 <__ieee754_sqrt+0xec>
 80072e0:	459c      	cmp	ip, r3
 80072e2:	d811      	bhi.n	8007308 <__ieee754_sqrt+0xec>
 80072e4:	f1bc 0f00 	cmp.w	ip, #0
 80072e8:	eb0c 0506 	add.w	r5, ip, r6
 80072ec:	da43      	bge.n	8007376 <__ieee754_sqrt+0x15a>
 80072ee:	2d00      	cmp	r5, #0
 80072f0:	db41      	blt.n	8007376 <__ieee754_sqrt+0x15a>
 80072f2:	f100 0801 	add.w	r8, r0, #1
 80072f6:	1a09      	subs	r1, r1, r0
 80072f8:	459c      	cmp	ip, r3
 80072fa:	bf88      	it	hi
 80072fc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8007300:	eba3 030c 	sub.w	r3, r3, ip
 8007304:	4432      	add	r2, r6
 8007306:	4640      	mov	r0, r8
 8007308:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800730c:	f1be 0e01 	subs.w	lr, lr, #1
 8007310:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8007314:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007318:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800731c:	d1db      	bne.n	80072d6 <__ieee754_sqrt+0xba>
 800731e:	430b      	orrs	r3, r1
 8007320:	d006      	beq.n	8007330 <__ieee754_sqrt+0x114>
 8007322:	1c50      	adds	r0, r2, #1
 8007324:	bf13      	iteet	ne
 8007326:	3201      	addne	r2, #1
 8007328:	3401      	addeq	r4, #1
 800732a:	4672      	moveq	r2, lr
 800732c:	f022 0201 	bicne.w	r2, r2, #1
 8007330:	1063      	asrs	r3, r4, #1
 8007332:	0852      	lsrs	r2, r2, #1
 8007334:	07e1      	lsls	r1, r4, #31
 8007336:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800733a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800733e:	bf48      	it	mi
 8007340:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8007344:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8007348:	4614      	mov	r4, r2
 800734a:	e781      	b.n	8007250 <__ieee754_sqrt+0x34>
 800734c:	0ad9      	lsrs	r1, r3, #11
 800734e:	3815      	subs	r0, #21
 8007350:	055b      	lsls	r3, r3, #21
 8007352:	2900      	cmp	r1, #0
 8007354:	d0fa      	beq.n	800734c <__ieee754_sqrt+0x130>
 8007356:	02cd      	lsls	r5, r1, #11
 8007358:	d50a      	bpl.n	8007370 <__ieee754_sqrt+0x154>
 800735a:	f1c2 0420 	rsb	r4, r2, #32
 800735e:	fa23 f404 	lsr.w	r4, r3, r4
 8007362:	1e55      	subs	r5, r2, #1
 8007364:	4093      	lsls	r3, r2
 8007366:	4321      	orrs	r1, r4
 8007368:	1b42      	subs	r2, r0, r5
 800736a:	e78a      	b.n	8007282 <__ieee754_sqrt+0x66>
 800736c:	4610      	mov	r0, r2
 800736e:	e7f0      	b.n	8007352 <__ieee754_sqrt+0x136>
 8007370:	0049      	lsls	r1, r1, #1
 8007372:	3201      	adds	r2, #1
 8007374:	e7ef      	b.n	8007356 <__ieee754_sqrt+0x13a>
 8007376:	4680      	mov	r8, r0
 8007378:	e7bd      	b.n	80072f6 <__ieee754_sqrt+0xda>
 800737a:	bf00      	nop
 800737c:	7ff00000 	.word	0x7ff00000

08007380 <__ieee754_powf>:
 8007380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007384:	ee10 4a90 	vmov	r4, s1
 8007388:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 800738c:	ed2d 8b02 	vpush	{d8}
 8007390:	ee10 6a10 	vmov	r6, s0
 8007394:	eeb0 8a40 	vmov.f32	s16, s0
 8007398:	eef0 8a60 	vmov.f32	s17, s1
 800739c:	d10c      	bne.n	80073b8 <__ieee754_powf+0x38>
 800739e:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 80073a2:	0076      	lsls	r6, r6, #1
 80073a4:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 80073a8:	f240 8296 	bls.w	80078d8 <__ieee754_powf+0x558>
 80073ac:	ee38 0a28 	vadd.f32	s0, s16, s17
 80073b0:	ecbd 8b02 	vpop	{d8}
 80073b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073b8:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80073bc:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80073c0:	dcf4      	bgt.n	80073ac <__ieee754_powf+0x2c>
 80073c2:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 80073c6:	dd08      	ble.n	80073da <__ieee754_powf+0x5a>
 80073c8:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 80073cc:	d1ee      	bne.n	80073ac <__ieee754_powf+0x2c>
 80073ce:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 80073d2:	0064      	lsls	r4, r4, #1
 80073d4:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 80073d8:	e7e6      	b.n	80073a8 <__ieee754_powf+0x28>
 80073da:	2e00      	cmp	r6, #0
 80073dc:	da20      	bge.n	8007420 <__ieee754_powf+0xa0>
 80073de:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 80073e2:	da2d      	bge.n	8007440 <__ieee754_powf+0xc0>
 80073e4:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 80073e8:	f2c0 827f 	blt.w	80078ea <__ieee754_powf+0x56a>
 80073ec:	ea4f 53e8 	mov.w	r3, r8, asr #23
 80073f0:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80073f4:	fa48 f703 	asr.w	r7, r8, r3
 80073f8:	fa07 f303 	lsl.w	r3, r7, r3
 80073fc:	4543      	cmp	r3, r8
 80073fe:	f040 8274 	bne.w	80078ea <__ieee754_powf+0x56a>
 8007402:	f007 0701 	and.w	r7, r7, #1
 8007406:	f1c7 0702 	rsb	r7, r7, #2
 800740a:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800740e:	d11f      	bne.n	8007450 <__ieee754_powf+0xd0>
 8007410:	2c00      	cmp	r4, #0
 8007412:	f280 8267 	bge.w	80078e4 <__ieee754_powf+0x564>
 8007416:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800741a:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800741e:	e7c7      	b.n	80073b0 <__ieee754_powf+0x30>
 8007420:	2700      	movs	r7, #0
 8007422:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8007426:	d1f0      	bne.n	800740a <__ieee754_powf+0x8a>
 8007428:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 800742c:	f000 8254 	beq.w	80078d8 <__ieee754_powf+0x558>
 8007430:	dd08      	ble.n	8007444 <__ieee754_powf+0xc4>
 8007432:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 800773c <__ieee754_powf+0x3bc>
 8007436:	2c00      	cmp	r4, #0
 8007438:	bfa8      	it	ge
 800743a:	eeb0 0a68 	vmovge.f32	s0, s17
 800743e:	e7b7      	b.n	80073b0 <__ieee754_powf+0x30>
 8007440:	2702      	movs	r7, #2
 8007442:	e7ee      	b.n	8007422 <__ieee754_powf+0xa2>
 8007444:	2c00      	cmp	r4, #0
 8007446:	f280 824a 	bge.w	80078de <__ieee754_powf+0x55e>
 800744a:	eeb1 0a68 	vneg.f32	s0, s17
 800744e:	e7af      	b.n	80073b0 <__ieee754_powf+0x30>
 8007450:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8007454:	d102      	bne.n	800745c <__ieee754_powf+0xdc>
 8007456:	ee28 0a08 	vmul.f32	s0, s16, s16
 800745a:	e7a9      	b.n	80073b0 <__ieee754_powf+0x30>
 800745c:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8007460:	eeb0 0a48 	vmov.f32	s0, s16
 8007464:	d107      	bne.n	8007476 <__ieee754_powf+0xf6>
 8007466:	2e00      	cmp	r6, #0
 8007468:	db05      	blt.n	8007476 <__ieee754_powf+0xf6>
 800746a:	ecbd 8b02 	vpop	{d8}
 800746e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007472:	f000 ba53 	b.w	800791c <__ieee754_sqrtf>
 8007476:	f000 fb41 	bl	8007afc <fabsf>
 800747a:	b125      	cbz	r5, 8007486 <__ieee754_powf+0x106>
 800747c:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 8007480:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8007484:	d116      	bne.n	80074b4 <__ieee754_powf+0x134>
 8007486:	2c00      	cmp	r4, #0
 8007488:	bfbc      	itt	lt
 800748a:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800748e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8007492:	2e00      	cmp	r6, #0
 8007494:	da8c      	bge.n	80073b0 <__ieee754_powf+0x30>
 8007496:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 800749a:	ea55 0307 	orrs.w	r3, r5, r7
 800749e:	d104      	bne.n	80074aa <__ieee754_powf+0x12a>
 80074a0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80074a4:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80074a8:	e782      	b.n	80073b0 <__ieee754_powf+0x30>
 80074aa:	2f01      	cmp	r7, #1
 80074ac:	d180      	bne.n	80073b0 <__ieee754_powf+0x30>
 80074ae:	eeb1 0a40 	vneg.f32	s0, s0
 80074b2:	e77d      	b.n	80073b0 <__ieee754_powf+0x30>
 80074b4:	0ff0      	lsrs	r0, r6, #31
 80074b6:	3801      	subs	r0, #1
 80074b8:	ea57 0300 	orrs.w	r3, r7, r0
 80074bc:	d104      	bne.n	80074c8 <__ieee754_powf+0x148>
 80074be:	ee38 8a48 	vsub.f32	s16, s16, s16
 80074c2:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80074c6:	e773      	b.n	80073b0 <__ieee754_powf+0x30>
 80074c8:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 80074cc:	dd74      	ble.n	80075b8 <__ieee754_powf+0x238>
 80074ce:	4b9c      	ldr	r3, [pc, #624]	; (8007740 <__ieee754_powf+0x3c0>)
 80074d0:	429d      	cmp	r5, r3
 80074d2:	dc08      	bgt.n	80074e6 <__ieee754_powf+0x166>
 80074d4:	2c00      	cmp	r4, #0
 80074d6:	da0b      	bge.n	80074f0 <__ieee754_powf+0x170>
 80074d8:	2000      	movs	r0, #0
 80074da:	ecbd 8b02 	vpop	{d8}
 80074de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074e2:	f000 ba6b 	b.w	80079bc <__math_oflowf>
 80074e6:	4b97      	ldr	r3, [pc, #604]	; (8007744 <__ieee754_powf+0x3c4>)
 80074e8:	429d      	cmp	r5, r3
 80074ea:	dd08      	ble.n	80074fe <__ieee754_powf+0x17e>
 80074ec:	2c00      	cmp	r4, #0
 80074ee:	dcf3      	bgt.n	80074d8 <__ieee754_powf+0x158>
 80074f0:	2000      	movs	r0, #0
 80074f2:	ecbd 8b02 	vpop	{d8}
 80074f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074fa:	f000 ba59 	b.w	80079b0 <__math_uflowf>
 80074fe:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007502:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007506:	eddf 6a90 	vldr	s13, [pc, #576]	; 8007748 <__ieee754_powf+0x3c8>
 800750a:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800750e:	eee0 6a67 	vfms.f32	s13, s0, s15
 8007512:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8007516:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800751a:	ee20 7a00 	vmul.f32	s14, s0, s0
 800751e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007522:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800774c <__ieee754_powf+0x3cc>
 8007526:	ee67 7a67 	vnmul.f32	s15, s14, s15
 800752a:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8007750 <__ieee754_powf+0x3d0>
 800752e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007532:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8007754 <__ieee754_powf+0x3d4>
 8007536:	eef0 6a67 	vmov.f32	s13, s15
 800753a:	eee0 6a07 	vfma.f32	s13, s0, s14
 800753e:	ee16 3a90 	vmov	r3, s13
 8007542:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007546:	f023 030f 	bic.w	r3, r3, #15
 800754a:	ee00 3a90 	vmov	s1, r3
 800754e:	eee0 0a47 	vfms.f32	s1, s0, s14
 8007552:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007556:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 800755a:	f024 040f 	bic.w	r4, r4, #15
 800755e:	ee07 4a10 	vmov	s14, r4
 8007562:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8007566:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800756a:	ee07 3a90 	vmov	s15, r3
 800756e:	eee7 0a27 	vfma.f32	s1, s14, s15
 8007572:	3f01      	subs	r7, #1
 8007574:	ea57 0200 	orrs.w	r2, r7, r0
 8007578:	ee07 4a10 	vmov	s14, r4
 800757c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007580:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8007584:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8007588:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800758c:	ee17 4a10 	vmov	r4, s14
 8007590:	bf08      	it	eq
 8007592:	eeb0 8a40 	vmoveq.f32	s16, s0
 8007596:	2c00      	cmp	r4, #0
 8007598:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800759c:	f340 817e 	ble.w	800789c <__ieee754_powf+0x51c>
 80075a0:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 80075a4:	f340 80f8 	ble.w	8007798 <__ieee754_powf+0x418>
 80075a8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80075ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075b0:	bf4c      	ite	mi
 80075b2:	2001      	movmi	r0, #1
 80075b4:	2000      	movpl	r0, #0
 80075b6:	e790      	b.n	80074da <__ieee754_powf+0x15a>
 80075b8:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 80075bc:	bf01      	itttt	eq
 80075be:	eddf 7a66 	vldreq	s15, [pc, #408]	; 8007758 <__ieee754_powf+0x3d8>
 80075c2:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80075c6:	f06f 0217 	mvneq.w	r2, #23
 80075ca:	ee17 5a90 	vmoveq	r5, s15
 80075ce:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80075d2:	bf18      	it	ne
 80075d4:	2200      	movne	r2, #0
 80075d6:	3b7f      	subs	r3, #127	; 0x7f
 80075d8:	4413      	add	r3, r2
 80075da:	4a60      	ldr	r2, [pc, #384]	; (800775c <__ieee754_powf+0x3dc>)
 80075dc:	f3c5 0516 	ubfx	r5, r5, #0, #23
 80075e0:	4295      	cmp	r5, r2
 80075e2:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 80075e6:	dd06      	ble.n	80075f6 <__ieee754_powf+0x276>
 80075e8:	4a5d      	ldr	r2, [pc, #372]	; (8007760 <__ieee754_powf+0x3e0>)
 80075ea:	4295      	cmp	r5, r2
 80075ec:	f340 80a4 	ble.w	8007738 <__ieee754_powf+0x3b8>
 80075f0:	3301      	adds	r3, #1
 80075f2:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80075f6:	2500      	movs	r5, #0
 80075f8:	4a5a      	ldr	r2, [pc, #360]	; (8007764 <__ieee754_powf+0x3e4>)
 80075fa:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 80075fe:	ee07 1a90 	vmov	s15, r1
 8007602:	ed92 7a00 	vldr	s14, [r2]
 8007606:	4a58      	ldr	r2, [pc, #352]	; (8007768 <__ieee754_powf+0x3e8>)
 8007608:	ee37 6a27 	vadd.f32	s12, s14, s15
 800760c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8007610:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8007614:	1049      	asrs	r1, r1, #1
 8007616:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800761a:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800761e:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 8007622:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8007626:	ee06 1a10 	vmov	s12, r1
 800762a:	ee65 4a26 	vmul.f32	s9, s10, s13
 800762e:	ee36 7a47 	vsub.f32	s14, s12, s14
 8007632:	ee14 6a90 	vmov	r6, s9
 8007636:	4016      	ands	r6, r2
 8007638:	ee05 6a90 	vmov	s11, r6
 800763c:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8007640:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007644:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800776c <__ieee754_powf+0x3ec>
 8007648:	eea5 5ae7 	vfms.f32	s10, s11, s15
 800764c:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8007650:	ee25 6a26 	vmul.f32	s12, s10, s13
 8007654:	eddf 6a46 	vldr	s13, [pc, #280]	; 8007770 <__ieee754_powf+0x3f0>
 8007658:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800765c:	eddf 6a45 	vldr	s13, [pc, #276]	; 8007774 <__ieee754_powf+0x3f4>
 8007660:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007664:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8007748 <__ieee754_powf+0x3c8>
 8007668:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800766c:	eddf 6a42 	vldr	s13, [pc, #264]	; 8007778 <__ieee754_powf+0x3f8>
 8007670:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007674:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800777c <__ieee754_powf+0x3fc>
 8007678:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800767c:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8007680:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8007684:	ee66 6a86 	vmul.f32	s13, s13, s12
 8007688:	eee5 6a07 	vfma.f32	s13, s10, s14
 800768c:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8007690:	eef0 7a45 	vmov.f32	s15, s10
 8007694:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8007698:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800769c:	ee17 1a90 	vmov	r1, s15
 80076a0:	4011      	ands	r1, r2
 80076a2:	ee07 1a90 	vmov	s15, r1
 80076a6:	ee37 7ac5 	vsub.f32	s14, s15, s10
 80076aa:	eea5 7ae5 	vfms.f32	s14, s11, s11
 80076ae:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80076b2:	ee27 7a24 	vmul.f32	s14, s14, s9
 80076b6:	eea6 7a27 	vfma.f32	s14, s12, s15
 80076ba:	eeb0 6a47 	vmov.f32	s12, s14
 80076be:	eea5 6aa7 	vfma.f32	s12, s11, s15
 80076c2:	ee16 1a10 	vmov	r1, s12
 80076c6:	4011      	ands	r1, r2
 80076c8:	ee06 1a90 	vmov	s13, r1
 80076cc:	eee5 6ae7 	vfms.f32	s13, s11, s15
 80076d0:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8007780 <__ieee754_powf+0x400>
 80076d4:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8007784 <__ieee754_powf+0x404>
 80076d8:	ee37 7a66 	vsub.f32	s14, s14, s13
 80076dc:	ee06 1a10 	vmov	s12, r1
 80076e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80076e4:	eddf 7a28 	vldr	s15, [pc, #160]	; 8007788 <__ieee754_powf+0x408>
 80076e8:	4928      	ldr	r1, [pc, #160]	; (800778c <__ieee754_powf+0x40c>)
 80076ea:	eea6 7a27 	vfma.f32	s14, s12, s15
 80076ee:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 80076f2:	edd1 7a00 	vldr	s15, [r1]
 80076f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80076fa:	ee07 3a90 	vmov	s15, r3
 80076fe:	4b24      	ldr	r3, [pc, #144]	; (8007790 <__ieee754_powf+0x410>)
 8007700:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007704:	eef0 7a47 	vmov.f32	s15, s14
 8007708:	eee6 7a25 	vfma.f32	s15, s12, s11
 800770c:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8007710:	edd5 0a00 	vldr	s1, [r5]
 8007714:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8007718:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800771c:	ee17 3a90 	vmov	r3, s15
 8007720:	4013      	ands	r3, r2
 8007722:	ee07 3a90 	vmov	s15, r3
 8007726:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800772a:	ee76 6ae0 	vsub.f32	s13, s13, s1
 800772e:	eee6 6a65 	vfms.f32	s13, s12, s11
 8007732:	ee77 7a66 	vsub.f32	s15, s14, s13
 8007736:	e70e      	b.n	8007556 <__ieee754_powf+0x1d6>
 8007738:	2501      	movs	r5, #1
 800773a:	e75d      	b.n	80075f8 <__ieee754_powf+0x278>
 800773c:	00000000 	.word	0x00000000
 8007740:	3f7ffff3 	.word	0x3f7ffff3
 8007744:	3f800007 	.word	0x3f800007
 8007748:	3eaaaaab 	.word	0x3eaaaaab
 800774c:	3fb8aa3b 	.word	0x3fb8aa3b
 8007750:	36eca570 	.word	0x36eca570
 8007754:	3fb8aa00 	.word	0x3fb8aa00
 8007758:	4b800000 	.word	0x4b800000
 800775c:	001cc471 	.word	0x001cc471
 8007760:	005db3d6 	.word	0x005db3d6
 8007764:	08008508 	.word	0x08008508
 8007768:	fffff000 	.word	0xfffff000
 800776c:	3e6c3255 	.word	0x3e6c3255
 8007770:	3e53f142 	.word	0x3e53f142
 8007774:	3e8ba305 	.word	0x3e8ba305
 8007778:	3edb6db7 	.word	0x3edb6db7
 800777c:	3f19999a 	.word	0x3f19999a
 8007780:	3f76384f 	.word	0x3f76384f
 8007784:	3f763800 	.word	0x3f763800
 8007788:	369dc3a0 	.word	0x369dc3a0
 800778c:	08008518 	.word	0x08008518
 8007790:	08008510 	.word	0x08008510
 8007794:	3338aa3c 	.word	0x3338aa3c
 8007798:	f040 8095 	bne.w	80078c6 <__ieee754_powf+0x546>
 800779c:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8007794 <__ieee754_powf+0x414>
 80077a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80077a4:	ee70 6aa6 	vadd.f32	s13, s1, s13
 80077a8:	eef4 6ac7 	vcmpe.f32	s13, s14
 80077ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077b0:	f73f aefa 	bgt.w	80075a8 <__ieee754_powf+0x228>
 80077b4:	15db      	asrs	r3, r3, #23
 80077b6:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 80077ba:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80077be:	4103      	asrs	r3, r0
 80077c0:	4423      	add	r3, r4
 80077c2:	494b      	ldr	r1, [pc, #300]	; (80078f0 <__ieee754_powf+0x570>)
 80077c4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80077c8:	3a7f      	subs	r2, #127	; 0x7f
 80077ca:	4111      	asrs	r1, r2
 80077cc:	ea23 0101 	bic.w	r1, r3, r1
 80077d0:	ee07 1a10 	vmov	s14, r1
 80077d4:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80077d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80077dc:	f1c2 0217 	rsb	r2, r2, #23
 80077e0:	4110      	asrs	r0, r2
 80077e2:	2c00      	cmp	r4, #0
 80077e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80077e8:	bfb8      	it	lt
 80077ea:	4240      	neglt	r0, r0
 80077ec:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80077f0:	ed9f 0a40 	vldr	s0, [pc, #256]	; 80078f4 <__ieee754_powf+0x574>
 80077f4:	eddf 6a40 	vldr	s13, [pc, #256]	; 80078f8 <__ieee754_powf+0x578>
 80077f8:	ee17 3a10 	vmov	r3, s14
 80077fc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007800:	f023 030f 	bic.w	r3, r3, #15
 8007804:	ee07 3a10 	vmov	s14, r3
 8007808:	ee77 7a67 	vsub.f32	s15, s14, s15
 800780c:	ee27 0a00 	vmul.f32	s0, s14, s0
 8007810:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8007814:	eddf 7a39 	vldr	s15, [pc, #228]	; 80078fc <__ieee754_powf+0x57c>
 8007818:	eea0 0aa7 	vfma.f32	s0, s1, s15
 800781c:	eef0 7a40 	vmov.f32	s15, s0
 8007820:	eee7 7a26 	vfma.f32	s15, s14, s13
 8007824:	eeb0 6a67 	vmov.f32	s12, s15
 8007828:	eea7 6a66 	vfms.f32	s12, s14, s13
 800782c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8007830:	ee30 0a46 	vsub.f32	s0, s0, s12
 8007834:	eddf 6a32 	vldr	s13, [pc, #200]	; 8007900 <__ieee754_powf+0x580>
 8007838:	ed9f 6a32 	vldr	s12, [pc, #200]	; 8007904 <__ieee754_powf+0x584>
 800783c:	eee7 6a06 	vfma.f32	s13, s14, s12
 8007840:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8007908 <__ieee754_powf+0x588>
 8007844:	eea6 6a87 	vfma.f32	s12, s13, s14
 8007848:	eddf 6a30 	vldr	s13, [pc, #192]	; 800790c <__ieee754_powf+0x58c>
 800784c:	eee6 6a07 	vfma.f32	s13, s12, s14
 8007850:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8007910 <__ieee754_powf+0x590>
 8007854:	eea6 6a87 	vfma.f32	s12, s13, s14
 8007858:	eef0 6a67 	vmov.f32	s13, s15
 800785c:	eee6 6a47 	vfms.f32	s13, s12, s14
 8007860:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8007864:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8007868:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800786c:	eea7 0a80 	vfma.f32	s0, s15, s0
 8007870:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007874:	ee37 0a40 	vsub.f32	s0, s14, s0
 8007878:	ee70 7a67 	vsub.f32	s15, s0, s15
 800787c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007880:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007884:	ee10 3a10 	vmov	r3, s0
 8007888:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800788c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007890:	da1f      	bge.n	80078d2 <__ieee754_powf+0x552>
 8007892:	f000 f947 	bl	8007b24 <scalbnf>
 8007896:	ee20 0a08 	vmul.f32	s0, s0, s16
 800789a:	e589      	b.n	80073b0 <__ieee754_powf+0x30>
 800789c:	4a1d      	ldr	r2, [pc, #116]	; (8007914 <__ieee754_powf+0x594>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	dd07      	ble.n	80078b2 <__ieee754_powf+0x532>
 80078a2:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80078a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078aa:	bf4c      	ite	mi
 80078ac:	2001      	movmi	r0, #1
 80078ae:	2000      	movpl	r0, #0
 80078b0:	e61f      	b.n	80074f2 <__ieee754_powf+0x172>
 80078b2:	d108      	bne.n	80078c6 <__ieee754_powf+0x546>
 80078b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80078b8:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80078bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078c0:	f6ff af78 	blt.w	80077b4 <__ieee754_powf+0x434>
 80078c4:	e7ed      	b.n	80078a2 <__ieee754_powf+0x522>
 80078c6:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 80078ca:	f73f af73 	bgt.w	80077b4 <__ieee754_powf+0x434>
 80078ce:	2000      	movs	r0, #0
 80078d0:	e78c      	b.n	80077ec <__ieee754_powf+0x46c>
 80078d2:	ee00 3a10 	vmov	s0, r3
 80078d6:	e7de      	b.n	8007896 <__ieee754_powf+0x516>
 80078d8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80078dc:	e568      	b.n	80073b0 <__ieee754_powf+0x30>
 80078de:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8007918 <__ieee754_powf+0x598>
 80078e2:	e565      	b.n	80073b0 <__ieee754_powf+0x30>
 80078e4:	eeb0 0a48 	vmov.f32	s0, s16
 80078e8:	e562      	b.n	80073b0 <__ieee754_powf+0x30>
 80078ea:	2700      	movs	r7, #0
 80078ec:	e58d      	b.n	800740a <__ieee754_powf+0x8a>
 80078ee:	bf00      	nop
 80078f0:	007fffff 	.word	0x007fffff
 80078f4:	35bfbe8c 	.word	0x35bfbe8c
 80078f8:	3f317200 	.word	0x3f317200
 80078fc:	3f317218 	.word	0x3f317218
 8007900:	b5ddea0e 	.word	0xb5ddea0e
 8007904:	3331bb4c 	.word	0x3331bb4c
 8007908:	388ab355 	.word	0x388ab355
 800790c:	bb360b61 	.word	0xbb360b61
 8007910:	3e2aaaab 	.word	0x3e2aaaab
 8007914:	43160000 	.word	0x43160000
 8007918:	00000000 	.word	0x00000000

0800791c <__ieee754_sqrtf>:
 800791c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007920:	4770      	bx	lr

08007922 <with_errno>:
 8007922:	b570      	push	{r4, r5, r6, lr}
 8007924:	4604      	mov	r4, r0
 8007926:	460d      	mov	r5, r1
 8007928:	4616      	mov	r6, r2
 800792a:	f7fe fe05 	bl	8006538 <__errno>
 800792e:	4629      	mov	r1, r5
 8007930:	6006      	str	r6, [r0, #0]
 8007932:	4620      	mov	r0, r4
 8007934:	bd70      	pop	{r4, r5, r6, pc}

08007936 <xflow>:
 8007936:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007938:	4614      	mov	r4, r2
 800793a:	461d      	mov	r5, r3
 800793c:	b108      	cbz	r0, 8007942 <xflow+0xc>
 800793e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007942:	e9cd 2300 	strd	r2, r3, [sp]
 8007946:	e9dd 2300 	ldrd	r2, r3, [sp]
 800794a:	4620      	mov	r0, r4
 800794c:	4629      	mov	r1, r5
 800794e:	f7f8 fdff 	bl	8000550 <__aeabi_dmul>
 8007952:	2222      	movs	r2, #34	; 0x22
 8007954:	b003      	add	sp, #12
 8007956:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800795a:	f7ff bfe2 	b.w	8007922 <with_errno>

0800795e <__math_uflow>:
 800795e:	b508      	push	{r3, lr}
 8007960:	2200      	movs	r2, #0
 8007962:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007966:	f7ff ffe6 	bl	8007936 <xflow>
 800796a:	ec41 0b10 	vmov	d0, r0, r1
 800796e:	bd08      	pop	{r3, pc}

08007970 <__math_oflow>:
 8007970:	b508      	push	{r3, lr}
 8007972:	2200      	movs	r2, #0
 8007974:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8007978:	f7ff ffdd 	bl	8007936 <xflow>
 800797c:	ec41 0b10 	vmov	d0, r0, r1
 8007980:	bd08      	pop	{r3, pc}

08007982 <with_errnof>:
 8007982:	b513      	push	{r0, r1, r4, lr}
 8007984:	4604      	mov	r4, r0
 8007986:	ed8d 0a01 	vstr	s0, [sp, #4]
 800798a:	f7fe fdd5 	bl	8006538 <__errno>
 800798e:	ed9d 0a01 	vldr	s0, [sp, #4]
 8007992:	6004      	str	r4, [r0, #0]
 8007994:	b002      	add	sp, #8
 8007996:	bd10      	pop	{r4, pc}

08007998 <xflowf>:
 8007998:	b130      	cbz	r0, 80079a8 <xflowf+0x10>
 800799a:	eef1 7a40 	vneg.f32	s15, s0
 800799e:	ee27 0a80 	vmul.f32	s0, s15, s0
 80079a2:	2022      	movs	r0, #34	; 0x22
 80079a4:	f7ff bfed 	b.w	8007982 <with_errnof>
 80079a8:	eef0 7a40 	vmov.f32	s15, s0
 80079ac:	e7f7      	b.n	800799e <xflowf+0x6>
	...

080079b0 <__math_uflowf>:
 80079b0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80079b8 <__math_uflowf+0x8>
 80079b4:	f7ff bff0 	b.w	8007998 <xflowf>
 80079b8:	10000000 	.word	0x10000000

080079bc <__math_oflowf>:
 80079bc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80079c4 <__math_oflowf+0x8>
 80079c0:	f7ff bfea 	b.w	8007998 <xflowf>
 80079c4:	70000000 	.word	0x70000000

080079c8 <fabs>:
 80079c8:	ec51 0b10 	vmov	r0, r1, d0
 80079cc:	ee10 2a10 	vmov	r2, s0
 80079d0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80079d4:	ec43 2b10 	vmov	d0, r2, r3
 80079d8:	4770      	bx	lr

080079da <finite>:
 80079da:	b082      	sub	sp, #8
 80079dc:	ed8d 0b00 	vstr	d0, [sp]
 80079e0:	9801      	ldr	r0, [sp, #4]
 80079e2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80079e6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80079ea:	0fc0      	lsrs	r0, r0, #31
 80079ec:	b002      	add	sp, #8
 80079ee:	4770      	bx	lr

080079f0 <scalbn>:
 80079f0:	b570      	push	{r4, r5, r6, lr}
 80079f2:	ec55 4b10 	vmov	r4, r5, d0
 80079f6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80079fa:	4606      	mov	r6, r0
 80079fc:	462b      	mov	r3, r5
 80079fe:	b99a      	cbnz	r2, 8007a28 <scalbn+0x38>
 8007a00:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007a04:	4323      	orrs	r3, r4
 8007a06:	d036      	beq.n	8007a76 <scalbn+0x86>
 8007a08:	4b39      	ldr	r3, [pc, #228]	; (8007af0 <scalbn+0x100>)
 8007a0a:	4629      	mov	r1, r5
 8007a0c:	ee10 0a10 	vmov	r0, s0
 8007a10:	2200      	movs	r2, #0
 8007a12:	f7f8 fd9d 	bl	8000550 <__aeabi_dmul>
 8007a16:	4b37      	ldr	r3, [pc, #220]	; (8007af4 <scalbn+0x104>)
 8007a18:	429e      	cmp	r6, r3
 8007a1a:	4604      	mov	r4, r0
 8007a1c:	460d      	mov	r5, r1
 8007a1e:	da10      	bge.n	8007a42 <scalbn+0x52>
 8007a20:	a32b      	add	r3, pc, #172	; (adr r3, 8007ad0 <scalbn+0xe0>)
 8007a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a26:	e03a      	b.n	8007a9e <scalbn+0xae>
 8007a28:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007a2c:	428a      	cmp	r2, r1
 8007a2e:	d10c      	bne.n	8007a4a <scalbn+0x5a>
 8007a30:	ee10 2a10 	vmov	r2, s0
 8007a34:	4620      	mov	r0, r4
 8007a36:	4629      	mov	r1, r5
 8007a38:	f7f8 fbd4 	bl	80001e4 <__adddf3>
 8007a3c:	4604      	mov	r4, r0
 8007a3e:	460d      	mov	r5, r1
 8007a40:	e019      	b.n	8007a76 <scalbn+0x86>
 8007a42:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007a46:	460b      	mov	r3, r1
 8007a48:	3a36      	subs	r2, #54	; 0x36
 8007a4a:	4432      	add	r2, r6
 8007a4c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007a50:	428a      	cmp	r2, r1
 8007a52:	dd08      	ble.n	8007a66 <scalbn+0x76>
 8007a54:	2d00      	cmp	r5, #0
 8007a56:	a120      	add	r1, pc, #128	; (adr r1, 8007ad8 <scalbn+0xe8>)
 8007a58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a5c:	da1c      	bge.n	8007a98 <scalbn+0xa8>
 8007a5e:	a120      	add	r1, pc, #128	; (adr r1, 8007ae0 <scalbn+0xf0>)
 8007a60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a64:	e018      	b.n	8007a98 <scalbn+0xa8>
 8007a66:	2a00      	cmp	r2, #0
 8007a68:	dd08      	ble.n	8007a7c <scalbn+0x8c>
 8007a6a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007a6e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007a72:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007a76:	ec45 4b10 	vmov	d0, r4, r5
 8007a7a:	bd70      	pop	{r4, r5, r6, pc}
 8007a7c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007a80:	da19      	bge.n	8007ab6 <scalbn+0xc6>
 8007a82:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007a86:	429e      	cmp	r6, r3
 8007a88:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8007a8c:	dd0a      	ble.n	8007aa4 <scalbn+0xb4>
 8007a8e:	a112      	add	r1, pc, #72	; (adr r1, 8007ad8 <scalbn+0xe8>)
 8007a90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d1e2      	bne.n	8007a5e <scalbn+0x6e>
 8007a98:	a30f      	add	r3, pc, #60	; (adr r3, 8007ad8 <scalbn+0xe8>)
 8007a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a9e:	f7f8 fd57 	bl	8000550 <__aeabi_dmul>
 8007aa2:	e7cb      	b.n	8007a3c <scalbn+0x4c>
 8007aa4:	a10a      	add	r1, pc, #40	; (adr r1, 8007ad0 <scalbn+0xe0>)
 8007aa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d0b8      	beq.n	8007a20 <scalbn+0x30>
 8007aae:	a10e      	add	r1, pc, #56	; (adr r1, 8007ae8 <scalbn+0xf8>)
 8007ab0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ab4:	e7b4      	b.n	8007a20 <scalbn+0x30>
 8007ab6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007aba:	3236      	adds	r2, #54	; 0x36
 8007abc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007ac0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007ac4:	4620      	mov	r0, r4
 8007ac6:	4b0c      	ldr	r3, [pc, #48]	; (8007af8 <scalbn+0x108>)
 8007ac8:	2200      	movs	r2, #0
 8007aca:	e7e8      	b.n	8007a9e <scalbn+0xae>
 8007acc:	f3af 8000 	nop.w
 8007ad0:	c2f8f359 	.word	0xc2f8f359
 8007ad4:	01a56e1f 	.word	0x01a56e1f
 8007ad8:	8800759c 	.word	0x8800759c
 8007adc:	7e37e43c 	.word	0x7e37e43c
 8007ae0:	8800759c 	.word	0x8800759c
 8007ae4:	fe37e43c 	.word	0xfe37e43c
 8007ae8:	c2f8f359 	.word	0xc2f8f359
 8007aec:	81a56e1f 	.word	0x81a56e1f
 8007af0:	43500000 	.word	0x43500000
 8007af4:	ffff3cb0 	.word	0xffff3cb0
 8007af8:	3c900000 	.word	0x3c900000

08007afc <fabsf>:
 8007afc:	ee10 3a10 	vmov	r3, s0
 8007b00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b04:	ee00 3a10 	vmov	s0, r3
 8007b08:	4770      	bx	lr

08007b0a <finitef>:
 8007b0a:	b082      	sub	sp, #8
 8007b0c:	ed8d 0a01 	vstr	s0, [sp, #4]
 8007b10:	9801      	ldr	r0, [sp, #4]
 8007b12:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007b16:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8007b1a:	bfac      	ite	ge
 8007b1c:	2000      	movge	r0, #0
 8007b1e:	2001      	movlt	r0, #1
 8007b20:	b002      	add	sp, #8
 8007b22:	4770      	bx	lr

08007b24 <scalbnf>:
 8007b24:	ee10 3a10 	vmov	r3, s0
 8007b28:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8007b2c:	d025      	beq.n	8007b7a <scalbnf+0x56>
 8007b2e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8007b32:	d302      	bcc.n	8007b3a <scalbnf+0x16>
 8007b34:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007b38:	4770      	bx	lr
 8007b3a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8007b3e:	d122      	bne.n	8007b86 <scalbnf+0x62>
 8007b40:	4b2a      	ldr	r3, [pc, #168]	; (8007bec <scalbnf+0xc8>)
 8007b42:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8007bf0 <scalbnf+0xcc>
 8007b46:	4298      	cmp	r0, r3
 8007b48:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007b4c:	db16      	blt.n	8007b7c <scalbnf+0x58>
 8007b4e:	ee10 3a10 	vmov	r3, s0
 8007b52:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007b56:	3a19      	subs	r2, #25
 8007b58:	4402      	add	r2, r0
 8007b5a:	2afe      	cmp	r2, #254	; 0xfe
 8007b5c:	dd15      	ble.n	8007b8a <scalbnf+0x66>
 8007b5e:	ee10 3a10 	vmov	r3, s0
 8007b62:	eddf 7a24 	vldr	s15, [pc, #144]	; 8007bf4 <scalbnf+0xd0>
 8007b66:	eddf 6a24 	vldr	s13, [pc, #144]	; 8007bf8 <scalbnf+0xd4>
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	eeb0 7a67 	vmov.f32	s14, s15
 8007b70:	bfb8      	it	lt
 8007b72:	eef0 7a66 	vmovlt.f32	s15, s13
 8007b76:	ee27 0a27 	vmul.f32	s0, s14, s15
 8007b7a:	4770      	bx	lr
 8007b7c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8007bfc <scalbnf+0xd8>
 8007b80:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007b84:	4770      	bx	lr
 8007b86:	0dd2      	lsrs	r2, r2, #23
 8007b88:	e7e6      	b.n	8007b58 <scalbnf+0x34>
 8007b8a:	2a00      	cmp	r2, #0
 8007b8c:	dd06      	ble.n	8007b9c <scalbnf+0x78>
 8007b8e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007b92:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8007b96:	ee00 3a10 	vmov	s0, r3
 8007b9a:	4770      	bx	lr
 8007b9c:	f112 0f16 	cmn.w	r2, #22
 8007ba0:	da1a      	bge.n	8007bd8 <scalbnf+0xb4>
 8007ba2:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007ba6:	4298      	cmp	r0, r3
 8007ba8:	ee10 3a10 	vmov	r3, s0
 8007bac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007bb0:	dd0a      	ble.n	8007bc8 <scalbnf+0xa4>
 8007bb2:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8007bf4 <scalbnf+0xd0>
 8007bb6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8007bf8 <scalbnf+0xd4>
 8007bba:	eef0 7a40 	vmov.f32	s15, s0
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	bf18      	it	ne
 8007bc2:	eeb0 0a47 	vmovne.f32	s0, s14
 8007bc6:	e7db      	b.n	8007b80 <scalbnf+0x5c>
 8007bc8:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8007bfc <scalbnf+0xd8>
 8007bcc:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8007c00 <scalbnf+0xdc>
 8007bd0:	eef0 7a40 	vmov.f32	s15, s0
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	e7f3      	b.n	8007bc0 <scalbnf+0x9c>
 8007bd8:	3219      	adds	r2, #25
 8007bda:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007bde:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8007be2:	eddf 7a08 	vldr	s15, [pc, #32]	; 8007c04 <scalbnf+0xe0>
 8007be6:	ee07 3a10 	vmov	s14, r3
 8007bea:	e7c4      	b.n	8007b76 <scalbnf+0x52>
 8007bec:	ffff3cb0 	.word	0xffff3cb0
 8007bf0:	4c000000 	.word	0x4c000000
 8007bf4:	7149f2ca 	.word	0x7149f2ca
 8007bf8:	f149f2ca 	.word	0xf149f2ca
 8007bfc:	0da24260 	.word	0x0da24260
 8007c00:	8da24260 	.word	0x8da24260
 8007c04:	33000000 	.word	0x33000000

08007c08 <_init>:
 8007c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c0a:	bf00      	nop
 8007c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c0e:	bc08      	pop	{r3}
 8007c10:	469e      	mov	lr, r3
 8007c12:	4770      	bx	lr

08007c14 <_fini>:
 8007c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c16:	bf00      	nop
 8007c18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c1a:	bc08      	pop	{r3}
 8007c1c:	469e      	mov	lr, r3
 8007c1e:	4770      	bx	lr
