a project to learn VerilogRTL and prepare for IC design. 
