#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jul 23 15:59:35 2023
# Process ID: 5848
# Current directory: C:/Users/pc/Desktop/stage_IP_SVM/SVM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14732 C:\Users\pc\Desktop\stage_IP_SVM\SVM\SVM.xpr
# Log file: C:/Users/pc/Desktop/stage_IP_SVM/SVM/vivado.log
# Journal file: C:/Users/pc/Desktop/stage_IP_SVM/SVM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/pc/Desktop/SVM' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.gen/sources_1', nor could it be found using path 'C:/Users/pc/Desktop/SVM/SVM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1082.074 ; gain = 0.000
import_files -norecurse C:/Users/pc/Desktop/stage_IP_SVM/VHDL/square_difference.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sources_1/new
close [ open C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sources_1/new/Adder.vhd w ]
add_files C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sources_1/new/Adder.vhd
set_property is_enabled false [get_files  C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sources_1/imports/VHDL/square_difference.vhd]
close [ open C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sources_1/new/Twos_Complement.vhd w ]
add_files C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sources_1/new/Twos_Complement.vhd
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sources_1/new/Adder.vhd]
update_compile_order -fileset sources_1
file mkdir C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sim_1/new/Twos_Complement_tb.vhd w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sim_1/new/Twos_Complement_tb.vhd
update_compile_order -fileset sim_1
set_property top Twos_Complement_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Twos_Complement_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Twos_Complement_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sources_1/new/Twos_Complement.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sim_1/new/Twos_Complement_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.sim/sim_1/behav/xsim'
"xelab -wto 67f277647ccd43a999c8aa3a88d9ea6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Twos_Complement_tb_behav xil_defaultlib.Twos_Complement_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 67f277647ccd43a999c8aa3a88d9ea6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Twos_Complement_tb_behav xil_defaultlib.Twos_Complement_tb -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
ERROR: [VRFC 10-664] expression has 20 elements ; expected 18 [C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sim_1/new/Twos_Complement_tb.vhd:55]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit twos_complement_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Twos_Complement_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Twos_Complement_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.srcs/sim_1/new/Twos_Complement_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.sim/sim_1/behav/xsim'
"xelab -wto 67f277647ccd43a999c8aa3a88d9ea6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Twos_Complement_tb_behav xil_defaultlib.Twos_Complement_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 67f277647ccd43a999c8aa3a88d9ea6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Twos_Complement_tb_behav xil_defaultlib.Twos_Complement_tb -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement [twos_complement_default]
Compiling architecture behavioral of entity xil_defaultlib.twos_complement_tb
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/Twos_Complement_tb_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pc/Desktop/stage_IP_SVM/SVM/SVM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 23 20:11:39 2023...
