{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR_0 -pg 1 -y 360 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -y 380 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 3 -y 510 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 3 -y 80 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 1 -y -310 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -y -160 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y -380 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -y -140 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -y 150 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 4 -y 440 -defaultsOSRD
preplace inst conv_0 -pg 1 -lvl 3 -y -180 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 120 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -y 230 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 3 -y 370 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -y 420 -defaultsOSRD
preplace netloc smartconnect_0_M02_AXI 1 2 2 1160 -370 1480
preplace netloc smartconnect_0_M01_AXI 1 2 2 1150 -380 1490
preplace netloc processing_system7_0_DDR 1 2 3 1070J -480 NJ -480 2010J
preplace netloc conv_0_M2_W_req 1 3 1 1520
preplace netloc conv_0_M1_W_req 1 3 1 1570
preplace netloc conv_0_M1_R_req 1 3 1 1510
preplace netloc axi_cdma_0_M_AXI 1 1 2 N -320 1100
preplace netloc conv_0_M0_W_data 1 3 1 1650
preplace netloc conv_0_M1_addr 1 3 1 1620
preplace netloc conv_0_M0_R_req 1 3 1 1660
preplace netloc conv_0_M1_W_data 1 3 1 1600
preplace netloc blk_mem_gen_1_doutb 1 2 2 1190 -440 1670
preplace netloc processing_system7_0_M_AXI_GP0 1 1 2 580 -20 1040
preplace netloc smartconnect_0_M03_AXI 1 2 2 1170 -360 1470
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1530
preplace netloc blk_mem_gen_2_doutb 1 2 2 1190 590 1690
preplace netloc ARESETN_1 1 1 2 570 -40 1040
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 2 580 -260 1060
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 3 1 1680
preplace netloc conv_0_M0_addr 1 3 1 1580
preplace netloc smartconnect_0_M00_AXI 1 1 3 560J -390 NJ -390 1500
preplace netloc conv_0_M2_addr 1 3 1 1560
preplace netloc processing_system7_0_FIXED_IO 1 2 3 1090J -470 NJ -470 2000J
preplace netloc conv_0_M2_W_data 1 3 1 1540
preplace netloc axi_interconnect_0_M00_AXI 1 0 3 -130J -410 N -410 1050
preplace netloc conv_0_M0_W_req 1 3 1 1640
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 2 1080J -420 1610
preplace netloc axi_interconnect_0_M01_AXI 1 2 2 1130 -400 NJ
preplace netloc blk_mem_gen_0_doutb 1 2 2 1180 -450 1680
preplace netloc axi_gpio_0_gpio2_io_o 1 2 3 1140 -490 NJ -490 1990
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 -120 -400 550 -400 1120 -410 1630
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 1 1660
preplace netloc conv_0_finish 1 3 2 1590J -280 1980
preplace netloc conv_0_M2_R_req 1 3 1 1550
preplace netloc S00_ARESETN_1 1 0 4 -120 -30 540 -30 1110 -430 1690
levelinfo -pg 1 -150 410 810 1330 1840 2030 -top -540 -bot 1450
"
}
{
   "da_axi4_cnt":"1"
}
