# vsim uart_tb "+UVM_TESTNAME=rx_errors_int_test" -do "coverage save rx_errors_int.ucdb -onexit;run -all" -l rx_errors_int.log -voptargs="+acc" 
# Start time: 11:54:46 on Feb 08,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_if(fast)
# Loading work.modem_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.uart_agent_pkg(fast)
# Loading work.uart_seq_pkg(fast)
# Loading work.uart_reg_pkg(fast)
# Loading work.modem_agent_pkg(fast)
# Loading work.apb_agent_pkg(fast)
# Loading work.uart_env_pkg(fast)
# Loading work.host_if_seq_pkg(fast)
# Loading work.uart_vseq_pkg(fast)
# Loading work.uart_test_pkg(fast)
# Loading work.serial_if(fast)
# Loading work.interrupt_if(fast)
# Loading work.uart_tb(fast)
# Loading work.apb_if(fast)
# Loading work.serial_if(fast)
# Loading work.modem_if(fast)
# Loading work.interrupt_if(fast)
# Loading work.uart_16550(fast)
# Loading work.uart_register_file(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_tx_fifo(fast)
# Loading work.uart_rx(fast)
# Loading work.uart_rx_fifo(fast)
# Loading work.apb_monitor(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading D:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# coverage save rx_errors_int.ucdb -onexit
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test rx_errors_int_test...
# no_rx_chars:8 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:15 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:15 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:15 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:13 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:19 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:19 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:19 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:14 no_tx_chars:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 36989: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 36999: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# no_rx_chars:20 rx_fifo_threshold:14 no_tx_chars:2
# no_rx_chars:6 rx_fifo_threshold:14 no_tx_chars:2
# no_rx_chars:6 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:10 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:9 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:9 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:8 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:8 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:3
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 61585: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:6
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:3
# ** Error (suppressible): (vsim-12030) Covergroup Builtin function call 'sample' is ignored as the covergroup object of type '/uart_env_pkg::uart_interrupt_coverage_monitor::#rx_status_word_format_int_cg#' is not constructed.
#    Time: 61595 ns  Iteration: 2  Region: /uart_env_pkg::uart_interrupt_coverage_monitor::run_phase
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 1.
#    Time: 61605 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:-1 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:-1 rx_fifo_threshold:1 no_tx_chars:3
# no_rx_chars:-1 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:9 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:1 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:11 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:8 no_tx_chars:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 85813: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:8
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 2.
#    Time: 85875 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# no_rx_chars:9 rx_fifo_threshold:8 no_tx_chars:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 92375: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:9
# no_rx_chars:1 rx_fifo_threshold:8 no_tx_chars:1
# no_rx_chars:1 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:19 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:19 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:19 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:17 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:17 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:17 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:13 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:13 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:13 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:16 rx_fifo_threshold:14 no_tx_chars:4
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 140149: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 140189: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 140199: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:d
# no_rx_chars:2 rx_fifo_threshold:14 no_tx_chars:4
# no_rx_chars:2 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:8 rx_fifo_threshold:4 no_tx_chars:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 156995: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:f
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 157005: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:f
# no_rx_chars:4 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:10 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:8
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:8
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:8
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:12 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:17 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:17 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:17 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:12 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:8 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:8 rx_fifo_threshold:4 no_tx_chars:1
# no_rx_chars:4 rx_fifo_threshold:4 no_tx_chars:1
# no_rx_chars:0 rx_fifo_threshold:4 no_tx_chars:1
# no_rx_chars:0 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:9 rx_fifo_threshold:1 no_tx_chars:9
# no_rx_chars:8 rx_fifo_threshold:1 no_tx_chars:9
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:9
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:9 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:1 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:11 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:9 rx_fifo_threshold:1 no_tx_chars:10
# no_rx_chars:8 rx_fifo_threshold:1 no_tx_chars:10
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:10
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:7
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:7
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:7
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:15 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:15 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:15 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:1 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:14
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:14
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 267617: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:1c
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:14
# ** Error (suppressible): (vsim-12030) Covergroup Builtin function call 'sample' is ignored as the covergroup object of type '/uart_env_pkg::uart_interrupt_coverage_monitor::#rx_status_word_format_int_cg#' is not constructed.
#    Time: 267627 ns  Iteration: 2  Region: /uart_env_pkg::uart_interrupt_coverage_monitor::run_phase
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 3.
#    Time: 267637 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:14
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:8 rx_fifo_threshold:8 no_tx_chars:1
# no_rx_chars:0 rx_fifo_threshold:8 no_tx_chars:1
# no_rx_chars:0 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:22 rx_fifo_threshold:14 no_tx_chars:0
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 290876: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 295893: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:1e
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 295923: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:1e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(110) @ 295923: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5c actual:2e LCR:1e
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 295953: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:1e
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 295963: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:1e
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 295973: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:1e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(110) @ 295983: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5b actual:3b LCR:1e
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 295993: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:1e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(110) @ 295993: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:37 actual:73 LCR:1e
# no_rx_chars:8 rx_fifo_threshold:14 no_tx_chars:0
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 4.
#    Time: 296003 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(125) @ 296003: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:1 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 296489: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:1e
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 5.
#    Time: 296499 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 297789: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:1e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 297799: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 298537: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:1e
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 6.
#    Time: 298547 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 299145: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:1e
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 7.
#    Time: 299155 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# no_rx_chars:15 rx_fifo_threshold:14 no_tx_chars:4
# no_rx_chars:1 rx_fifo_threshold:14 no_tx_chars:4
# no_rx_chars:1 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:6
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:6
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:6
# no_rx_chars:-1 rx_fifo_threshold:1 no_tx_chars:6
# no_rx_chars:-1 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:18
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:18
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 324053: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:21
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:18
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:-1 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:-1 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:-2 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:-2 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:-3 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:-3 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:-3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:8 rx_fifo_threshold:4 no_tx_chars:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 347755: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:23
# no_rx_chars:4 rx_fifo_threshold:4 no_tx_chars:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 349813: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:23
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 349823: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# no_rx_chars:10 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:9 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:9 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:8 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:8 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:4
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:1
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:1
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:1
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:1
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:1
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:15 rx_fifo_threshold:14 no_tx_chars:0
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 393528: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 395959: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:27
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(116) @ 395959: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c4 actual:62 LCR:27
# no_rx_chars:1 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:10 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:9 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:9 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:8 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:8 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:16 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:16 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:16 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:20 rx_fifo_threshold:14 no_tx_chars:2
# no_rx_chars:6 rx_fifo_threshold:14 no_tx_chars:2
# no_rx_chars:6 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:18 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:18 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:18 rx_fifo_threshold:14 no_tx_chars:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 436961: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:2b
# no_rx_chars:4 rx_fifo_threshold:14 no_tx_chars:0
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 8.
#    Time: 436971 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# no_rx_chars:11 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:17 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:17 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:17 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:8 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:8 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:2
# no_rx_chars:0 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:14 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:4 no_tx_chars:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 493797: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:32
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 9.
#    Time: 493807 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 494308: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 494349: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:32
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 10.
#    Time: 494359 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# no_rx_chars:5 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:1 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:11 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:4 no_tx_chars:2
# no_rx_chars:0 rx_fifo_threshold:4 no_tx_chars:2
# no_rx_chars:0 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:20 rx_fifo_threshold:14 no_tx_chars:0
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 533244: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# no_rx_chars:20 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:20 rx_fifo_threshold:14 no_tx_chars:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 534121: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:36
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 534131: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:36
# no_rx_chars:6 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:16 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:8 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:17 rx_fifo_threshold:14 no_tx_chars:4
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 558141: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:38
# no_rx_chars:3 rx_fifo_threshold:14 no_tx_chars:4
# no_rx_chars:3 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:13 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:13 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:13 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 570529: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:3a
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 11.
#    Time: 570539 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# no_rx_chars:21 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:21 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:21 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:9 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:8 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:8 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:7 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:5 rx_fifo_threshold:1 no_tx_chars:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 595671: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3c
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:4 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:3 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:1 rx_fifo_threshold:1 no_tx_chars:0
# no_rx_chars:6 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:2 rx_fifo_threshold:4 no_tx_chars:0
# no_rx_chars:18 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:18 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:18 rx_fifo_threshold:14 no_tx_chars:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(91) @ 618107: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:3e
# no_rx_chars:4 rx_fifo_threshold:14 no_tx_chars:0
# no_rx_chars:9 rx_fifo_threshold:8 no_tx_chars:0
# no_rx_chars:1 rx_fifo_threshold:8 no_tx_chars:0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 632855: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../uvm_tb/env/baud_rate_checker.svh(140) @ 632855: uvm_test_top.m_env.br_sb [report_phase] No baud rate errors detected
# UVM_INFO ../uvm_tb/env/uart_modem_scoreboard.svh(207) @ 632855: uvm_test_top.m_env.modem_sb [uart_modem_scoreboard::report_phase] No modem errors observed
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(155) @ 632855: uvm_test_top.m_env.rx_sb [report_phase] 4 characters received with undetected errors from 718 received overall
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(158) @ 632855: uvm_test_top.m_env.rx_sb [report_phase] 4 characters received with data_errors from 718 received overall
# UVM_INFO ../uvm_tb/env/uart_tx_scoreboard.svh(133) @ 632855: uvm_test_top.m_env.tx_sb [report_phase] 859 characters transmitted from the UART with no errors
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   40
# UVM_WARNING :    4
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [monitor_uart]    41
# [report_phase]     4
# [startBitErrorDetect]     4
# [uart_modem_scoreboard::report_phase]     1
# ** Note: $finish    : D:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 632855 ns  Iteration: 67  Instance: /uart_tb
# Saving coverage database on exit...
# End time: 11:55:00 on Feb 08,2021, Elapsed time: 0:00:14
# Errors: 13, Warnings: 0
