//===- herd.airrt.mlir -----------------------------------------*- MLIR -*-===//
//
// Copyright (C) 2020-2022, Xilinx Inc.
// Copyright (C) 2022, Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT
//
//===----------------------------------------------------------------------===//

module {
  airrt.module_metadata {
    airrt.segment_metadata attributes {
      sym_name = "segment_0"
    } {
      airrt.herd_metadata {
        sym_name = "herd_0",
        dma_allocations =
        [
          {id=1, row=0, col=0, channel=1, location=2},
          {id=2, row=0, col=0, channel=2, location=2},
          {id=3, row=0, col=0, channel=3, location=2}
        ]
      }
      airrt.herd_metadata {
        sym_name = "herd_1",
        dma_allocations =
        [
          {id=4, row=1, col=1, channel=4, location=3},
          {id=5, row=1, col=1, channel=5, location=3},
          {id=6, row=1, col=1, channel=6, location=3}
        ]
      }
    }
    // airrt.segment_metadata attributes {
    //   sym_name = "segment_1"
    // } {
    //   airrt.herd_metadata {
    //     sym_name = "herd_2",
    //     dma_allocations =
    //     [
    //       {id=7, row=2, col=2, channel=7, location=4},
    //       {id=8, row=2, col=2, channel=8, location=4},
    //       {id=9, row=2, col=2, channel=9, location=4}
    //     ]
    //   }
    // }
  }
}
