Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 23:50:37 2019
| Host         : DESKTOP-DHTF8J1 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/image_filter_timing_synth.rpt
| Design       : image_filter
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 CvtColor_U0/image_filter_mac_cud_U18/image_filter_mac_cud_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CvtColor_U0/r_V_1_reg_399_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 5.757ns (78.258%)  route 1.599ns (21.742%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=561, unset)          0.973     0.973    CvtColor_U0/image_filter_mac_cud_U18/image_filter_mac_cud_DSP48_1_U/ap_clk
                         DSP48E1                                      r  CvtColor_U0/image_filter_mac_cud_U18/image_filter_mac_cud_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      3.813     4.786 r  CvtColor_U0/image_filter_mac_cud_U18/image_filter_mac_cud_DSP48_1_U/p/P[28]
                         net (fo=1, unplaced)         0.800     5.586    CvtColor_U0/image_filter_mac_dEe_U19/image_filter_mac_dEe_DSP48_2_U/p_1[28]
                         DSP48E1 (Prop_dsp48e1_C[28]_P[29])
                                                      1.820     7.406 r  CvtColor_U0/image_filter_mac_dEe_U19/image_filter_mac_dEe_DSP48_2_U/p/P[29]
                         net (fo=2, unplaced)         0.800     8.205    CvtColor_U0/image_filter_mac_dEe_U19/image_filter_mac_dEe_DSP48_2_U/P[8]
                         LUT5 (Prop_lut5_I0_O)        0.124     8.329 r  CvtColor_U0/image_filter_mac_dEe_U19/image_filter_mac_dEe_DSP48_2_U/r_V_1_reg_399[29]_i_1/O
                         net (fo=1, unplaced)         0.000     8.329    CvtColor_U0/image_filter_mac_dEe_U19_n_13
                         FDRE                                         r  CvtColor_U0/r_V_1_reg_399_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=561, unset)          0.924    10.924    CvtColor_U0/ap_clk
                         FDRE                                         r  CvtColor_U0/r_V_1_reg_399_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    CvtColor_U0/r_V_1_reg_399_reg[29]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  2.637    




