Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  4 15:51:51 2023
| Host         : DESKTOP-E28466P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Datapath_timing_summary_routed.rpt -pb Datapath_timing_summary_routed.pb -rpx Datapath_timing_summary_routed.rpx -warn_on_violation
| Design       : Datapath
| Device       : 7z012s-clg485
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               45          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1249)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3277)
5. checking no_input_delay (0)
6. checking no_output_delay (126)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1249)
---------------------------
 There are 1056 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: controlunit/aluc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: controlunit/aluc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: controlunit/aluc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: controlunit/aluc_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: programcounter/PC_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: programcounter/PC_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: programcounter/PC_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: programcounter/PC_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: programcounter/PC_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3277)
---------------------------------------------------
 There are 3277 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (126)
---------------------------------
 There are 126 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3403          inf        0.000                      0                 3403           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3403 Endpoints
Min Delay          3403 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programcounter/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/temp_result_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.338ns  (logic 2.351ns (17.626%)  route 10.987ns (82.374%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE                         0.000     0.000 r  programcounter/PC_reg[6]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  programcounter/PC_reg[6]/Q
                         net (fo=67, routed)          2.207     2.586    programcounter/Q[6]
    SLICE_X88Y51         LUT5 (Prop_lut5_I1_O)        0.105     2.691 r  programcounter/instOut_reg_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         4.391     7.082    registerfile/instOut_reg_OBUF[6]
    SLICE_X93Y83         MUXF7 (Prop_muxf7_S_O)       0.227     7.309 r  registerfile/PC_reg[13]_i_5/O
                         net (fo=1, routed)           0.659     7.968    registerfile/PC_reg[13]_i_5_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I3_O)        0.252     8.220 r  registerfile/PC[13]_i_2/O
                         net (fo=3, routed)           0.909     9.129    registerfile/PC_reg[6]_22
    SLICE_X96Y82         LUT2 (Prop_lut2_I0_O)        0.123     9.252 r  registerfile/temp_result_reg[13]_i_2/O
                         net (fo=4, routed)           0.723     9.975    programcounter/_inferred__0/i__carry__2_0[8]
    SLICE_X99Y79         LUT3 (Prop_lut3_I2_O)        0.274    10.249 r  programcounter/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.249    ALU/temp_result_reg[12]_i_5[1]
    SLICE_X99Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.706 r  ALU/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.706    ALU/_inferred__0/i__carry__2_n_1
    SLICE_X99Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.886 r  ALU/_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.789    11.675    programcounter/data0[5]
    SLICE_X100Y80        LUT6 (Prop_lut6_I5_O)        0.249    11.924 r  programcounter/temp_result_reg[16]_i_4/O
                         net (fo=1, routed)           0.654    12.578    controlunit/temp_result_reg[16]
    SLICE_X101Y81        LUT6 (Prop_lut6_I5_O)        0.105    12.683 r  controlunit/temp_result_reg[16]_i_1/O
                         net (fo=1, routed)           0.655    13.338    ALU/D[16]
    SLICE_X104Y81        LDCE                                         r  ALU/temp_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programcounter/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/temp_result_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.216ns  (logic 1.405ns (10.631%)  route 11.811ns (89.369%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE                         0.000     0.000 r  programcounter/PC_reg[6]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  programcounter/PC_reg[6]/Q
                         net (fo=67, routed)          2.207     2.586    programcounter/Q[6]
    SLICE_X88Y51         LUT5 (Prop_lut5_I1_O)        0.105     2.691 r  programcounter/instOut_reg_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         4.295     6.987    registerfile/instOut_reg_OBUF[6]
    SLICE_X100Y87        MUXF7 (Prop_muxf7_S_O)       0.259     7.246 f  registerfile/PC_reg[30]_i_4/O
                         net (fo=1, routed)           0.778     8.024    registerfile/PC_reg[30]_i_4_n_1
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.242     8.266 f  registerfile/PC[30]_i_2/O
                         net (fo=4, routed)           1.378     9.644    registerfile/PC_reg[6]_38
    SLICE_X98Y82         LUT4 (Prop_lut4_I3_O)        0.105     9.749 f  registerfile/temp_result_reg[31]_i_10/O
                         net (fo=1, routed)           0.745    10.494    registerfile/temp_result_reg[31]_i_10_n_1
    SLICE_X97Y82         LUT6 (Prop_lut6_I2_O)        0.105    10.599 r  registerfile/temp_result_reg[31]_i_4/O
                         net (fo=32, routed)          1.349    11.948    programcounter/temp_result_reg[1]_i_1_0
    SLICE_X103Y80        LUT6 (Prop_lut6_I0_O)        0.105    12.053 r  programcounter/temp_result_reg[31]_i_3/O
                         net (fo=1, routed)           0.660    12.713    controlunit/data4[0]
    SLICE_X103Y81        LUT5 (Prop_lut5_I3_O)        0.105    12.818 r  controlunit/temp_result_reg[31]_i_1/O
                         net (fo=1, routed)           0.398    13.216    ALU/D[31]
    SLICE_X103Y81        LDCE                                         r  ALU/temp_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programcounter/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/temp_result_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.125ns  (logic 1.405ns (10.705%)  route 11.720ns (89.295%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE                         0.000     0.000 r  programcounter/PC_reg[6]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  programcounter/PC_reg[6]/Q
                         net (fo=67, routed)          2.207     2.586    programcounter/Q[6]
    SLICE_X88Y51         LUT5 (Prop_lut5_I1_O)        0.105     2.691 r  programcounter/instOut_reg_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         4.295     6.987    registerfile/instOut_reg_OBUF[6]
    SLICE_X100Y87        MUXF7 (Prop_muxf7_S_O)       0.259     7.246 f  registerfile/PC_reg[30]_i_4/O
                         net (fo=1, routed)           0.778     8.024    registerfile/PC_reg[30]_i_4_n_1
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.242     8.266 f  registerfile/PC[30]_i_2/O
                         net (fo=4, routed)           1.378     9.644    registerfile/PC_reg[6]_38
    SLICE_X98Y82         LUT4 (Prop_lut4_I3_O)        0.105     9.749 f  registerfile/temp_result_reg[31]_i_10/O
                         net (fo=1, routed)           0.745    10.494    registerfile/temp_result_reg[31]_i_10_n_1
    SLICE_X97Y82         LUT6 (Prop_lut6_I2_O)        0.105    10.599 r  registerfile/temp_result_reg[31]_i_4/O
                         net (fo=32, routed)          1.281    11.880    programcounter/temp_result_reg[1]_i_1_0
    SLICE_X101Y78        LUT6 (Prop_lut6_I0_O)        0.105    11.985 r  programcounter/temp_result_reg[12]_i_4/O
                         net (fo=1, routed)           0.654    12.639    controlunit/temp_result_reg[12]
    SLICE_X100Y79        LUT6 (Prop_lut6_I3_O)        0.105    12.744 r  controlunit/temp_result_reg[12]_i_1/O
                         net (fo=1, routed)           0.380    13.125    ALU/D[12]
    SLICE_X102Y79        LDCE                                         r  ALU/temp_result_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programcounter/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/temp_result_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.837ns  (logic 1.405ns (10.945%)  route 11.432ns (89.055%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE                         0.000     0.000 r  programcounter/PC_reg[6]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  programcounter/PC_reg[6]/Q
                         net (fo=67, routed)          2.207     2.586    programcounter/Q[6]
    SLICE_X88Y51         LUT5 (Prop_lut5_I1_O)        0.105     2.691 r  programcounter/instOut_reg_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         4.295     6.987    registerfile/instOut_reg_OBUF[6]
    SLICE_X100Y87        MUXF7 (Prop_muxf7_S_O)       0.259     7.246 f  registerfile/PC_reg[30]_i_4/O
                         net (fo=1, routed)           0.778     8.024    registerfile/PC_reg[30]_i_4_n_1
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.242     8.266 f  registerfile/PC[30]_i_2/O
                         net (fo=4, routed)           1.378     9.644    registerfile/PC_reg[6]_38
    SLICE_X98Y82         LUT4 (Prop_lut4_I3_O)        0.105     9.749 f  registerfile/temp_result_reg[31]_i_10/O
                         net (fo=1, routed)           0.745    10.494    registerfile/temp_result_reg[31]_i_10_n_1
    SLICE_X97Y82         LUT6 (Prop_lut6_I2_O)        0.105    10.599 r  registerfile/temp_result_reg[31]_i_4/O
                         net (fo=32, routed)          1.216    11.816    programcounter/temp_result_reg[1]_i_1_0
    SLICE_X102Y79        LUT6 (Prop_lut6_I0_O)        0.105    11.921 r  programcounter/temp_result_reg[13]_i_4/O
                         net (fo=1, routed)           0.353    12.274    controlunit/temp_result_reg[13]
    SLICE_X102Y79        LUT6 (Prop_lut6_I3_O)        0.105    12.379 r  controlunit/temp_result_reg[13]_i_1/O
                         net (fo=1, routed)           0.458    12.837    ALU/D[13]
    SLICE_X102Y79        LDCE                                         r  ALU/temp_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programcounter/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/temp_result_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.791ns  (logic 1.478ns (11.555%)  route 11.313ns (88.445%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE                         0.000     0.000 r  programcounter/PC_reg[6]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  programcounter/PC_reg[6]/Q
                         net (fo=67, routed)          2.207     2.586    programcounter/Q[6]
    SLICE_X88Y51         LUT5 (Prop_lut5_I1_O)        0.105     2.691 r  programcounter/instOut_reg_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         4.295     6.987    registerfile/instOut_reg_OBUF[6]
    SLICE_X100Y87        MUXF7 (Prop_muxf7_S_O)       0.259     7.246 f  registerfile/PC_reg[30]_i_4/O
                         net (fo=1, routed)           0.778     8.024    registerfile/PC_reg[30]_i_4_n_1
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.242     8.266 f  registerfile/PC[30]_i_2/O
                         net (fo=4, routed)           1.378     9.644    registerfile/PC_reg[6]_38
    SLICE_X98Y82         LUT4 (Prop_lut4_I3_O)        0.105     9.749 f  registerfile/temp_result_reg[31]_i_10/O
                         net (fo=1, routed)           0.745    10.494    registerfile/temp_result_reg[31]_i_10_n_1
    SLICE_X97Y82         LUT6 (Prop_lut6_I2_O)        0.105    10.599 r  registerfile/temp_result_reg[31]_i_4/O
                         net (fo=32, routed)          1.909    12.508    programcounter/temp_result_reg[1]_i_1_0
    SLICE_X103Y83        LUT6 (Prop_lut6_I0_O)        0.105    12.613 r  programcounter/temp_result_reg[30]_i_3/O
                         net (fo=1, routed)           0.000    12.613    controlunit/temp_result_reg[30]
    SLICE_X103Y83        MUXF7 (Prop_muxf7_I0_O)      0.178    12.791 r  controlunit/temp_result_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    12.791    ALU/D[30]
    SLICE_X103Y83        LDCE                                         r  ALU/temp_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programcounter/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/temp_result_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.760ns  (logic 2.142ns (16.787%)  route 10.618ns (83.213%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE                         0.000     0.000 r  programcounter/PC_reg[6]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  programcounter/PC_reg[6]/Q
                         net (fo=67, routed)          1.541     1.920    programcounter/Q[6]
    SLICE_X92Y64         LUT5 (Prop_lut5_I0_O)        0.118     2.038 r  programcounter/instOut_reg_OBUF[19]_inst_i_1/O
                         net (fo=131, routed)         5.005     7.044    registerfile/instOut_reg_OBUF[3]
    SLICE_X102Y89        LUT6 (Prop_lut6_I4_O)        0.283     7.327 r  registerfile/ram_reg_0_31_23_23_i_6/O
                         net (fo=1, routed)           0.000     7.327    registerfile/ram_reg_0_31_23_23_i_6_n_1
    SLICE_X102Y89        MUXF7 (Prop_muxf7_I0_O)      0.178     7.505 r  registerfile/ram_reg_0_31_23_23_i_3/O
                         net (fo=1, routed)           0.000     7.505    registerfile/ram_reg_0_31_23_23_i_3_n_1
    SLICE_X102Y89        MUXF8 (Prop_muxf8_I1_O)      0.079     7.584 r  registerfile/ram_reg_0_31_23_23_i_1/O
                         net (fo=2, routed)           1.185     8.769    registerfile/datain[23]
    SLICE_X102Y83        LUT2 (Prop_lut2_I0_O)        0.278     9.047 r  registerfile/i__carry__4_i_9/O
                         net (fo=5, routed)           1.118    10.165    programcounter/temp_result_reg[30]_i_5_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I4_O)        0.277    10.442 r  programcounter/temp_result_reg[30]_i_6/O
                         net (fo=4, routed)           0.698    11.141    programcounter/temp_result_reg[30]_i_6_n_1
    SLICE_X102Y77        LUT6 (Prop_lut6_I0_O)        0.267    11.408 r  programcounter/temp_result_reg[30]_i_5/O
                         net (fo=2, routed)           1.069    12.477    programcounter/temp_result_reg[30]_i_5_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I1_O)        0.105    12.582 r  programcounter/temp_result_reg[29]_i_2/O
                         net (fo=1, routed)           0.000    12.582    controlunit/temp_result_reg[29]
    SLICE_X101Y83        MUXF7 (Prop_muxf7_I0_O)      0.178    12.760 r  controlunit/temp_result_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    12.760    ALU/D[29]
    SLICE_X101Y83        LDCE                                         r  ALU/temp_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programcounter/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/temp_result_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.653ns  (logic 1.405ns (11.104%)  route 11.248ns (88.896%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE                         0.000     0.000 r  programcounter/PC_reg[6]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  programcounter/PC_reg[6]/Q
                         net (fo=67, routed)          2.207     2.586    programcounter/Q[6]
    SLICE_X88Y51         LUT5 (Prop_lut5_I1_O)        0.105     2.691 r  programcounter/instOut_reg_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         4.295     6.987    registerfile/instOut_reg_OBUF[6]
    SLICE_X100Y87        MUXF7 (Prop_muxf7_S_O)       0.259     7.246 f  registerfile/PC_reg[30]_i_4/O
                         net (fo=1, routed)           0.778     8.024    registerfile/PC_reg[30]_i_4_n_1
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.242     8.266 f  registerfile/PC[30]_i_2/O
                         net (fo=4, routed)           1.378     9.644    registerfile/PC_reg[6]_38
    SLICE_X98Y82         LUT4 (Prop_lut4_I3_O)        0.105     9.749 f  registerfile/temp_result_reg[31]_i_10/O
                         net (fo=1, routed)           0.745    10.494    registerfile/temp_result_reg[31]_i_10_n_1
    SLICE_X97Y82         LUT6 (Prop_lut6_I2_O)        0.105    10.599 r  registerfile/temp_result_reg[31]_i_4/O
                         net (fo=32, routed)          0.975    11.574    programcounter/temp_result_reg[1]_i_1_0
    SLICE_X101Y79        LUT6 (Prop_lut6_I0_O)        0.105    11.679 r  programcounter/temp_result_reg[14]_i_4/O
                         net (fo=1, routed)           0.582    12.261    controlunit/temp_result_reg[14]
    SLICE_X100Y79        LUT6 (Prop_lut6_I3_O)        0.105    12.366 r  controlunit/temp_result_reg[14]_i_1/O
                         net (fo=1, routed)           0.286    12.653    ALU/D[14]
    SLICE_X100Y79        LDCE                                         r  ALU/temp_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programcounter/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/temp_result_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.640ns  (logic 2.142ns (16.946%)  route 10.498ns (83.054%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE                         0.000     0.000 r  programcounter/PC_reg[6]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  programcounter/PC_reg[6]/Q
                         net (fo=67, routed)          1.541     1.920    programcounter/Q[6]
    SLICE_X92Y64         LUT5 (Prop_lut5_I0_O)        0.118     2.038 r  programcounter/instOut_reg_OBUF[19]_inst_i_1/O
                         net (fo=131, routed)         5.005     7.044    registerfile/instOut_reg_OBUF[3]
    SLICE_X102Y89        LUT6 (Prop_lut6_I4_O)        0.283     7.327 r  registerfile/ram_reg_0_31_23_23_i_6/O
                         net (fo=1, routed)           0.000     7.327    registerfile/ram_reg_0_31_23_23_i_6_n_1
    SLICE_X102Y89        MUXF7 (Prop_muxf7_I0_O)      0.178     7.505 r  registerfile/ram_reg_0_31_23_23_i_3/O
                         net (fo=1, routed)           0.000     7.505    registerfile/ram_reg_0_31_23_23_i_3_n_1
    SLICE_X102Y89        MUXF8 (Prop_muxf8_I1_O)      0.079     7.584 r  registerfile/ram_reg_0_31_23_23_i_1/O
                         net (fo=2, routed)           1.185     8.769    registerfile/datain[23]
    SLICE_X102Y83        LUT2 (Prop_lut2_I0_O)        0.278     9.047 r  registerfile/i__carry__4_i_9/O
                         net (fo=5, routed)           1.118    10.165    programcounter/temp_result_reg[30]_i_5_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I4_O)        0.277    10.442 r  programcounter/temp_result_reg[30]_i_6/O
                         net (fo=4, routed)           0.699    11.141    programcounter/temp_result_reg[30]_i_6_n_1
    SLICE_X101Y77        LUT6 (Prop_lut6_I3_O)        0.267    11.408 r  programcounter/temp_result_reg[28]_i_4/O
                         net (fo=2, routed)           0.949    12.357    programcounter/temp_result_reg[28]_i_4_n_1
    SLICE_X101Y84        LUT6 (Prop_lut6_I3_O)        0.105    12.462 r  programcounter/temp_result_reg[28]_i_2/O
                         net (fo=1, routed)           0.000    12.462    controlunit/temp_result_reg[28]
    SLICE_X101Y84        MUXF7 (Prop_muxf7_I0_O)      0.178    12.640 r  controlunit/temp_result_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    12.640    ALU/D[28]
    SLICE_X101Y84        LDCE                                         r  ALU/temp_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programcounter/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/temp_result_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.633ns  (logic 2.142ns (16.955%)  route 10.491ns (83.045%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE                         0.000     0.000 r  programcounter/PC_reg[6]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  programcounter/PC_reg[6]/Q
                         net (fo=67, routed)          1.541     1.920    programcounter/Q[6]
    SLICE_X92Y64         LUT5 (Prop_lut5_I0_O)        0.118     2.038 r  programcounter/instOut_reg_OBUF[19]_inst_i_1/O
                         net (fo=131, routed)         5.005     7.044    registerfile/instOut_reg_OBUF[3]
    SLICE_X102Y89        LUT6 (Prop_lut6_I4_O)        0.283     7.327 r  registerfile/ram_reg_0_31_23_23_i_6/O
                         net (fo=1, routed)           0.000     7.327    registerfile/ram_reg_0_31_23_23_i_6_n_1
    SLICE_X102Y89        MUXF7 (Prop_muxf7_I0_O)      0.178     7.505 r  registerfile/ram_reg_0_31_23_23_i_3/O
                         net (fo=1, routed)           0.000     7.505    registerfile/ram_reg_0_31_23_23_i_3_n_1
    SLICE_X102Y89        MUXF8 (Prop_muxf8_I1_O)      0.079     7.584 r  registerfile/ram_reg_0_31_23_23_i_1/O
                         net (fo=2, routed)           1.185     8.769    registerfile/datain[23]
    SLICE_X102Y83        LUT2 (Prop_lut2_I0_O)        0.278     9.047 r  registerfile/i__carry__4_i_9/O
                         net (fo=5, routed)           1.118    10.165    programcounter/temp_result_reg[30]_i_5_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I4_O)        0.277    10.442 r  programcounter/temp_result_reg[30]_i_6/O
                         net (fo=4, routed)           0.695    11.137    programcounter/temp_result_reg[30]_i_6_n_1
    SLICE_X102Y77        LUT6 (Prop_lut6_I5_O)        0.267    11.404 r  programcounter/temp_result_reg[24]_i_4/O
                         net (fo=2, routed)           0.946    12.350    programcounter/temp_result_reg[24]_i_4_n_1
    SLICE_X102Y81        LUT6 (Prop_lut6_I1_O)        0.105    12.455 r  programcounter/temp_result_reg[23]_i_2/O
                         net (fo=1, routed)           0.000    12.455    controlunit/temp_result_reg[23]
    SLICE_X102Y81        MUXF7 (Prop_muxf7_I0_O)      0.178    12.633 r  controlunit/temp_result_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    12.633    ALU/D[23]
    SLICE_X102Y81        LDCE                                         r  ALU/temp_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programcounter/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/temp_result_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.594ns  (logic 2.142ns (17.009%)  route 10.452ns (82.991%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE                         0.000     0.000 r  programcounter/PC_reg[6]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  programcounter/PC_reg[6]/Q
                         net (fo=67, routed)          1.541     1.920    programcounter/Q[6]
    SLICE_X92Y64         LUT5 (Prop_lut5_I0_O)        0.118     2.038 r  programcounter/instOut_reg_OBUF[19]_inst_i_1/O
                         net (fo=131, routed)         5.005     7.044    registerfile/instOut_reg_OBUF[3]
    SLICE_X102Y89        LUT6 (Prop_lut6_I4_O)        0.283     7.327 r  registerfile/ram_reg_0_31_23_23_i_6/O
                         net (fo=1, routed)           0.000     7.327    registerfile/ram_reg_0_31_23_23_i_6_n_1
    SLICE_X102Y89        MUXF7 (Prop_muxf7_I0_O)      0.178     7.505 r  registerfile/ram_reg_0_31_23_23_i_3/O
                         net (fo=1, routed)           0.000     7.505    registerfile/ram_reg_0_31_23_23_i_3_n_1
    SLICE_X102Y89        MUXF8 (Prop_muxf8_I1_O)      0.079     7.584 r  registerfile/ram_reg_0_31_23_23_i_1/O
                         net (fo=2, routed)           1.185     8.769    registerfile/datain[23]
    SLICE_X102Y83        LUT2 (Prop_lut2_I0_O)        0.278     9.047 r  registerfile/i__carry__4_i_9/O
                         net (fo=5, routed)           1.118    10.165    programcounter/temp_result_reg[30]_i_5_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I4_O)        0.277    10.442 r  programcounter/temp_result_reg[30]_i_6/O
                         net (fo=4, routed)           0.695    11.137    programcounter/temp_result_reg[30]_i_6_n_1
    SLICE_X102Y77        LUT6 (Prop_lut6_I5_O)        0.267    11.404 r  programcounter/temp_result_reg[24]_i_4/O
                         net (fo=2, routed)           0.906    12.311    programcounter/temp_result_reg[24]_i_4_n_1
    SLICE_X102Y82        LUT6 (Prop_lut6_I3_O)        0.105    12.416 r  programcounter/temp_result_reg[24]_i_2/O
                         net (fo=1, routed)           0.000    12.416    controlunit/temp_result_reg[24]
    SLICE_X102Y82        MUXF7 (Prop_muxf7_I0_O)      0.178    12.594 r  controlunit/temp_result_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    12.594    ALU/D[24]
    SLICE_X102Y82        LDCE                                         r  ALU/temp_result_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programcounter/PC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            programcounter/PC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.554%)  route 0.189ns (50.446%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDRE                         0.000     0.000 r  programcounter/PC_reg[0]/C
    SLICE_X102Y77        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  programcounter/PC_reg[0]/Q
                         net (fo=4, routed)           0.189     0.330    controlunit/Q[0]
    SLICE_X102Y77        LUT4 (Prop_lut4_I3_O)        0.045     0.375 r  controlunit/PC[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    programcounter/PC_reg[31]_0[0]
    SLICE_X102Y77        FDRE                                         r  programcounter/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/temp_result_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            registerfile/register_reg[7][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.203ns (46.215%)  route 0.236ns (53.785%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        LDCE                         0.000     0.000 r  ALU/temp_result_reg[10]/G
    SLICE_X101Y79        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ALU/temp_result_reg[10]/Q
                         net (fo=2, routed)           0.236     0.394    controlunit/register_reg[1][31]_1[10]
    SLICE_X102Y80        LUT5 (Prop_lut5_I0_O)        0.045     0.439 r  controlunit/register[1][10]_i_1/O
                         net (fo=31, routed)          0.000     0.439    registerfile/d[10]
    SLICE_X102Y80        FDRE                                         r  registerfile/register_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlunit/aluc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALU/temp_result_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.263ns (57.957%)  route 0.191ns (42.043%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        LDCE                         0.000     0.000 r  controlunit/aluc_reg[0]/G
    SLICE_X100Y73        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  controlunit/aluc_reg[0]/Q
                         net (fo=50, routed)          0.191     0.369    controlunit/PC_reg[4]_0[0]
    SLICE_X101Y75        MUXF7 (Prop_muxf7_S_O)       0.085     0.454 r  controlunit/temp_result_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.454    ALU/D[9]
    SLICE_X101Y75        LDCE                                         r  ALU/temp_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlunit/aluc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALU/temp_result_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.263ns (53.411%)  route 0.229ns (46.589%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        LDCE                         0.000     0.000 r  controlunit/aluc_reg[0]/G
    SLICE_X100Y73        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  controlunit/aluc_reg[0]/Q
                         net (fo=50, routed)          0.229     0.407    controlunit/PC_reg[4]_0[0]
    SLICE_X98Y75         MUXF7 (Prop_muxf7_S_O)       0.085     0.492 r  controlunit/temp_result_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.492    ALU/D[5]
    SLICE_X98Y75         LDCE                                         r  ALU/temp_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/temp_result_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            DataMemory/ram_reg_0_31_13_13/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.158ns (31.735%)  route 0.340ns (68.265%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y75         LDCE                         0.000     0.000 r  ALU/temp_result_reg[6]/G
    SLICE_X99Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ALU/temp_result_reg[6]/Q
                         net (fo=34, routed)          0.340     0.498    DataMemory/ram_reg_0_31_13_13/A4
    SLICE_X100Y83        RAMS32                                       r  DataMemory/ram_reg_0_31_13_13/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/temp_result_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            DataMemory/ram_reg_0_31_14_14/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.158ns (31.735%)  route 0.340ns (68.265%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y75         LDCE                         0.000     0.000 r  ALU/temp_result_reg[6]/G
    SLICE_X99Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ALU/temp_result_reg[6]/Q
                         net (fo=34, routed)          0.340     0.498    DataMemory/ram_reg_0_31_14_14/A4
    SLICE_X100Y83        RAMS32                                       r  DataMemory/ram_reg_0_31_14_14/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/temp_result_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            DataMemory/ram_reg_0_31_15_15/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.158ns (31.735%)  route 0.340ns (68.265%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y75         LDCE                         0.000     0.000 r  ALU/temp_result_reg[6]/G
    SLICE_X99Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ALU/temp_result_reg[6]/Q
                         net (fo=34, routed)          0.340     0.498    DataMemory/ram_reg_0_31_15_15/A4
    SLICE_X100Y83        RAMS32                                       r  DataMemory/ram_reg_0_31_15_15/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/temp_result_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            DataMemory/ram_reg_0_31_16_16/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.158ns (31.735%)  route 0.340ns (68.265%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y75         LDCE                         0.000     0.000 r  ALU/temp_result_reg[6]/G
    SLICE_X99Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ALU/temp_result_reg[6]/Q
                         net (fo=34, routed)          0.340     0.498    DataMemory/ram_reg_0_31_16_16/A4
    SLICE_X100Y83        RAMS32                                       r  DataMemory/ram_reg_0_31_16_16/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlunit/aluc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALU/temp_result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.268ns (51.793%)  route 0.249ns (48.207%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        LDCE                         0.000     0.000 r  controlunit/aluc_reg[0]/G
    SLICE_X100Y73        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  controlunit/aluc_reg[0]/Q
                         net (fo=50, routed)          0.249     0.427    programcounter/_inferred__0/i__carry__2[0]
    SLICE_X100Y75        MUXF7 (Prop_muxf7_S_O)       0.090     0.517 r  programcounter/temp_result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.517    ALU/D[3]
    SLICE_X100Y75        LDCE                                         r  ALU/temp_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlunit/aluc_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALU/temp_result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.288ns (54.548%)  route 0.240ns (45.452%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        LDCE                         0.000     0.000 r  controlunit/aluc_reg[2]/G
    SLICE_X100Y74        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  controlunit/aluc_reg[2]/Q
                         net (fo=111, routed)         0.240     0.418    programcounter/_inferred__0/i__carry__2[2]
    SLICE_X101Y76        LUT6 (Prop_lut6_I0_O)        0.045     0.463 r  programcounter/temp_result_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     0.463    programcounter/temp_result_reg[1]_i_3_n_1
    SLICE_X101Y76        MUXF7 (Prop_muxf7_I1_O)      0.065     0.528 r  programcounter/temp_result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.528    ALU/D[1]
    SLICE_X101Y76        LDCE                                         r  ALU/temp_result_reg[1]/D
  -------------------------------------------------------------------    -------------------





