parallelismSelector::VERBO: Summary of inputs: 
parallelismSelector::VERBO: Output directory: "/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/AES_ECB_encrypt/hls/csim/code_analyzer/output"
parallelismSelector::VERBO: spec:0:0: info: Will use basepath at location /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096
parallelismSelector::VERBO: FPGA clock frequency is set to 100 MHz
parallelismSelector::VERBO: Will use user-driven complete partitioning settings
parallelismSelector::VERBO: Arrays with less than or equal to 4 elements that appear in the codegen directives will be completely partitioned
parallelismSelector::VERBO: spec:0:0: info: Will use IR Module file at location /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/AES_ECB_encrypt/hls/csim/code_analyzer/.internal/instrument/app_0/project.symbols.bc
parallelismSelector::VERBO: FPGA frequency: 100000000 Hz
parallelismSelector::VERBO: Using FPGA frequency for HLS estimations: 100000000 Hz
parallelismSelector::VERBO: [Model Builder] Extracting logic model object from: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/vcxx/data/platform/logic/zynq.logic
parallelismSelector::VERBO: Using Program Model file: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/AES_ECB_encrypt/hls/csim/code_analyzer/output/reduced_programmodel.app
parallelismSelector::VERBO: Device characteristics: Area -- (LUTs: 53200, FFs: 106400, DSPs: 220, BRAMs: 280, URAMs: 0)
parallelismSelector::VERBO: Maximum area for the hardware functions: AreaConstraint -- (LUTs: 53200, FFs: 106400, DSPs: 220, BRAMs: 280, URAMs: 0)
parallelismSelector::VERBO: Code Analyzer Id: 0
parallelismSelector::VERBO: Dataflow Hardware Function: AES_ECB_encrypt
parallelismSelector::VERBO: Adding outline as primary transformation
parallelismSelector::VERBO: RecipeFile: "/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/AES_ECB_encrypt/hls/csim/code_analyzer/.internal/dataflow/0/recipe.json"
parallelismSelector::VERBO: Applying transformation: (region_outline)
parallelismSelector::VERBO: Applying transformation: (outline)
parallelismSelector::VERBO: Alias Equivalence: (Var <- { Pointees })
                              85 <- {85}
                              86 <- {86}
                              87 <- {86, 107}
                              88 <- {85, 106}
                              91 <- {86, 87, 107}
                              92 <- {85, 88, 106}
                              95 <- {86, 87, 107}
                              98 <- {86, 87, 107}
                              100 <- {86, 87, 107}
                              106 <- {85}
                              107 <- {86}
                            
parallelismSelector::VERBO: Variable Infos:
parallelismSelector::VERBO:     'sbox' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:79:0 VariableId 4
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId=--
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 256 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'ctx' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:470:0 VariableId 85
                                  ElementBitsize=1536
                                  IsHlsStream=no
                                  FunctionId= 224
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'buf' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:470:0 VariableId 86
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 224
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 4,  4 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'state' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:413:0 VariableId 87
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 225
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 4,  4 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'RoundKey' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:413:0 VariableId 88
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 225
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'round' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:237:0 VariableId 90
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 226
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'state' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:237:0 VariableId 91
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 226
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 4,  4 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'RoundKey' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:237:0 VariableId 92
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 226
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'state' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:251:0 VariableId 95
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 227
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 4,  4 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'state' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:266:0 VariableId 98
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 228
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 4,  4 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'state' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:300:0 VariableId 100
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 229
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 4,  4 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'x' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:294:0 VariableId 105
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 230
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'ctx' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:470:0 VariableId 106
                                  ElementBitsize=1536
                                  IsHlsStream=no
                                  FunctionId= 231
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'buf' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:470:0 VariableId 107
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 231
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 4,  4 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO: Equivalence table
                             Object with value: 4 is mapped to the object with value: 4
                             Object with value: 86 is mapped to the object with value: 86
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 91 is mapped to the object with value: 86
                             Object with value: 95 is mapped to the object with value: 86
                             Object with value: 98 is mapped to the object with value: 86
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Creating MAs for AES_ECB_encrypt
parallelismSelector::VERBO: Creating MAs for Cipher
parallelismSelector::VERBO: Creating MAs for AddRoundKey
parallelismSelector::VERBO:     HMA (VariableId 92)  %i8 = load i8, i8* %arrayidx, align 1, !dbg !89, !tbaa !91 Scev: {{((16 * (zext i8 %round to i64))<nuw><nsw> + %RoundKey)<nuw>,+,4}<nuw><%for.body>,+,1}<nuw><%for.body6>: IndexFunction: 0 1 4
parallelismSelector::VERBO:     HMA (VariableId 91)  %i12 = load i8, i8* %arrayidx17, align 1, !dbg !96, !tbaa !91 Scev: {{%state,+,4}<nuw><%for.body>,+,1}<nuw><%for.body6>: IndexFunction: 0 1 4
parallelismSelector::VERBO:     HMA (VariableId 91)  store i8 %xor1, i8* %arrayidx17, align 1, !dbg !101, !tbaa !91 Scev: {{%state,+,4}<nuw><%for.body>,+,1}<nuw><%for.body6>: IndexFunction: 0 1 4
parallelismSelector::VERBO: Creating MAs for SubBytes
parallelismSelector::VERBO:     HMA (VariableId 95)  %i6 = load i8, i8* %arrayidx8, align 1, !dbg !84, !tbaa !86 Scev: {{%state,+,1}<nuw><%for.body>,+,4}<nuw><%for.body6>: IndexFunction: 0 4 1
parallelismSelector::VERBO:     HMA (VariableId 4)  %i7 = load i8, i8* %arrayidx10, align 1, !dbg !93, !tbaa !86 Scev: ((zext i8 %i6 to i64) + @sbox.13)<nuw>: SCEV not regular: 
parallelismSelector::VERBO:     HMA (VariableId 95)  store i8 %i7, i8* %arrayidx8, align 1, !dbg !95, !tbaa !86 Scev: {{%state,+,1}<nuw><%for.body>,+,4}<nuw><%for.body6>: IndexFunction: 0 4 1
parallelismSelector::VERBO: Creating MAs for ShiftRows
parallelismSelector::VERBO:     HMA (VariableId 98)  %i1 = load i8, i8* %arrayidx1, align 1, !dbg !64, !tbaa !66 Scev: (1 + %state)<nuw>: IndexFunction: 1
parallelismSelector::VERBO:     HMA (VariableId 98)  %i3 = load i8, i8* %arrayidx3, align 1, !dbg !73, !tbaa !66 Scev: (5 + %state)<nuw>: IndexFunction: 5
parallelismSelector::VERBO:     HMA (VariableId 98)  store i8 %i3, i8* %arrayidx1, align 1, !dbg !75, !tbaa !66 Scev: (1 + %state)<nuw>: IndexFunction: 1
parallelismSelector::VERBO:     HMA (VariableId 98)  %i6 = load i8, i8* %arrayidx7, align 1, !dbg !80, !tbaa !66 Scev: (9 + %state)<nuw>: IndexFunction: 9
parallelismSelector::VERBO:     HMA (VariableId 98)  store i8 %i6, i8* %arrayidx3, align 1, !dbg !82, !tbaa !66 Scev: (5 + %state)<nuw>: IndexFunction: 5
parallelismSelector::VERBO:     HMA (VariableId 98)  %i9 = load i8, i8* %arrayidx11, align 1, !dbg !87, !tbaa !66 Scev: (13 + %state)<nuw>: IndexFunction: 13
parallelismSelector::VERBO:     HMA (VariableId 98)  store i8 %i9, i8* %arrayidx7, align 1, !dbg !89, !tbaa !66 Scev: (9 + %state)<nuw>: IndexFunction: 9
parallelismSelector::VERBO:     HMA (VariableId 98)  store i8 %i1, i8* %arrayidx11, align 1, !dbg !91, !tbaa !66 Scev: (13 + %state)<nuw>: IndexFunction: 13
parallelismSelector::VERBO:     HMA (VariableId 98)  %i14 = load i8, i8* %arrayidx17, align 1, !dbg !97, !tbaa !66 Scev: (2 + %state)<nuw>: IndexFunction: 2
parallelismSelector::VERBO:     HMA (VariableId 98)  %i16 = load i8, i8* %arrayidx19, align 1, !dbg !102, !tbaa !66 Scev: (10 + %state)<nuw>: IndexFunction: 10
parallelismSelector::VERBO:     HMA (VariableId 98)  store i8 %i16, i8* %arrayidx17, align 1, !dbg !104, !tbaa !66 Scev: (2 + %state)<nuw>: IndexFunction: 2
parallelismSelector::VERBO:     HMA (VariableId 98)  store i8 %i14, i8* %arrayidx19, align 1, !dbg !106, !tbaa !66 Scev: (10 + %state)<nuw>: IndexFunction: 10
parallelismSelector::VERBO:     HMA (VariableId 98)  %i21 = load i8, i8* %arrayidx25, align 1, !dbg !112, !tbaa !66 Scev: (6 + %state)<nuw>: IndexFunction: 6
parallelismSelector::VERBO:     HMA (VariableId 98)  %i23 = load i8, i8* %arrayidx27, align 1, !dbg !117, !tbaa !66 Scev: (14 + %state)<nuw>: IndexFunction: 14
parallelismSelector::VERBO:     HMA (VariableId 98)  store i8 %i23, i8* %arrayidx25, align 1, !dbg !119, !tbaa !66 Scev: (6 + %state)<nuw>: IndexFunction: 6
parallelismSelector::VERBO:     HMA (VariableId 98)  store i8 %i21, i8* %arrayidx27, align 1, !dbg !121, !tbaa !66 Scev: (14 + %state)<nuw>: IndexFunction: 14
parallelismSelector::VERBO:     HMA (VariableId 98)  %i28 = load i8, i8* %arrayidx33, align 1, !dbg !127, !tbaa !66 Scev: (3 + %state)<nuw>: IndexFunction: 3
parallelismSelector::VERBO:     HMA (VariableId 98)  %i30 = load i8, i8* %arrayidx35, align 1, !dbg !132, !tbaa !66 Scev: (15 + %state)<nuw>: IndexFunction: 15
parallelismSelector::VERBO:     HMA (VariableId 98)  store i8 %i30, i8* %arrayidx33, align 1, !dbg !134, !tbaa !66 Scev: (3 + %state)<nuw>: IndexFunction: 3
parallelismSelector::VERBO:     HMA (VariableId 98)  %i33 = load i8, i8* %arrayidx39, align 1, !dbg !139, !tbaa !66 Scev: (11 + %state)<nuw>: IndexFunction: 11
parallelismSelector::VERBO:     HMA (VariableId 98)  store i8 %i33, i8* %arrayidx35, align 1, !dbg !141, !tbaa !66 Scev: (15 + %state)<nuw>: IndexFunction: 15
parallelismSelector::VERBO:     HMA (VariableId 98)  %i36 = load i8, i8* %arrayidx43, align 1, !dbg !146, !tbaa !66 Scev: (7 + %state): IndexFunction: 7
parallelismSelector::VERBO:     HMA (VariableId 98)  store i8 %i36, i8* %arrayidx39, align 1, !dbg !148, !tbaa !66 Scev: (11 + %state)<nuw>: IndexFunction: 11
parallelismSelector::VERBO:     HMA (VariableId 98)  store i8 %i28, i8* %arrayidx43, align 1, !dbg !150, !tbaa !66 Scev: (7 + %state): IndexFunction: 7
parallelismSelector::VERBO: Creating MAs for MixColumns
parallelismSelector::VERBO:     HMA (VariableId 100)  %i19 = load i8, i8* %arrayidx2, align 1, !dbg !75, !tbaa !77 Scev: {%state,+,4}<nuw><%for.body>: IndexFunction: 0 4
parallelismSelector::VERBO:     HMA (VariableId 100)  %i25 = load i8, i8* %arrayidx9, align 1, !dbg !84, !tbaa !77 Scev: {(1 + %state)<nuw>,+,4}<nuw><%for.body>: IndexFunction: 1 4
parallelismSelector::VERBO:     HMA (VariableId 100)  %i28 = load i8, i8* %arrayidx13, align 1, !dbg !91, !tbaa !77 Scev: {(2 + %state)<nuw>,+,4}<nuw><%for.body>: IndexFunction: 2 4
parallelismSelector::VERBO:     HMA (VariableId 100)  %i31 = load i8, i8* %arrayidx18, align 1, !dbg !97, !tbaa !77 Scev: {(3 + %state)<nuw>,+,4}<nuw><%for.body>: IndexFunction: 3 4
parallelismSelector::VERBO:     HMA (VariableId 100)  store i8 %xor396, i8* %arrayidx2, align 1, !dbg !114, !tbaa !77 Scev: {%state,+,4}<nuw><%for.body>: IndexFunction: 0 4
parallelismSelector::VERBO:     HMA (VariableId 100)  store i8 %xor599, i8* %arrayidx9, align 1, !dbg !129, !tbaa !77 Scev: {(1 + %state)<nuw>,+,4}<nuw><%for.body>: IndexFunction: 1 4
parallelismSelector::VERBO:     HMA (VariableId 100)  store i8 %xor7912, i8* %arrayidx13, align 1, !dbg !144, !tbaa !77 Scev: {(2 + %state)<nuw>,+,4}<nuw><%for.body>: IndexFunction: 2 4
parallelismSelector::VERBO:     HMA (VariableId 100)  store i8 %xor9615, i8* %arrayidx18, align 1, !dbg !157, !tbaa !77 Scev: {(3 + %state)<nuw>,+,4}<nuw><%for.body>: IndexFunction: 3 4
parallelismSelector::VERBO: Creating MAs for xtime
parallelismSelector::VERBO: Creating MAs for Outline_T3_F224_R2_Call
parallelismSelector::VERBO: Nesting structure:
                            +- Loop with id 18, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 9, StaticTripCountUpperBound= 9, MaxDynamicTripCount= 9, MinDynamicTripCount= 9, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:424:3
                               +- Loop with id 23, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:304:3, Vars=86,
                               +- Loop with id 19, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:240:3
                                  +- Loop with id 20, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:242:5, Vars=86,92,
                               +- Loop with id 21, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:254:3
                                  +- Loop with id 22, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:256:5, Vars=4,86,
                            +- Loop with id 19, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:240:3
                               +- Loop with id 20, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:242:5, Vars=86,92,
                            +- Loop with id 21, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:254:3
                               +- Loop with id 22, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:256:5, Vars=4,86,
                            +- Loop with id 19, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:240:3
                               +- Loop with id 20, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:242:5, Vars=86,92,
                            
parallelismSelector::VERBO: Nesting structure after dynamic trip count update:
                            +- Loop with id 18, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 9, StaticTripCountUpperBound= 9, MaxDynamicTripCount= 9, MinDynamicTripCount= 9, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:424:3
                               +- Loop with id 23, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:304:3, Vars=86,
                               +- Loop with id 19, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:240:3
                                  +- Loop with id 20, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:242:5, Vars=86,92,
                               +- Loop with id 21, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:254:3
                                  +- Loop with id 22, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:256:5, Vars=4,86,
                            +- Loop with id 19, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:240:3
                               +- Loop with id 20, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:242:5, Vars=86,92,
                            +- Loop with id 21, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:254:3
                               +- Loop with id 22, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:256:5, Vars=4,86,
                            +- Loop with id 19, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:240:3
                               +- Loop with id 20, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:242:5, Vars=86,92,
                            
parallelismSelector::VERBO: Function 'AES_ECB_encrypt' not inlined as per top-levels
parallelismSelector::VERBO: Function 'Outline_T3_F224_R2_Call' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Cipher' inlined as per Vitis C++ heuristic
parallelismSelector::VERBO: Function 'MixColumns' inlined as per Vitis C++ heuristic
parallelismSelector::VERBO: Nesting structure after static trip count upper bound calculation for symbolically bounded loops:
                            +- Loop with id 18, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 9, StaticTripCountUpperBound= 9, MaxDynamicTripCount= 9, MinDynamicTripCount= 9, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:424:3
                               +- Loop with id 23, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:304:3, Vars=86,
                               +- Loop with id 19, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:240:3
                                  +- Loop with id 20, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:242:5, Vars=86,92,
                               +- Loop with id 21, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:254:3
                                  +- Loop with id 22, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:256:5, Vars=4,86,
                            +- Loop with id 19, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:240:3
                               +- Loop with id 20, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:242:5, Vars=86,92,
                            +- Loop with id 21, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:254:3
                               +- Loop with id 22, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:256:5, Vars=4,86,
                            +- Loop with id 19, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:240:3
                               +- Loop with id 20, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:242:5, Vars=86,92,
                            
parallelismSelector::VERBO: LCDs collected in function 'AES_ECB_encrypt':
parallelismSelector::VERBO: LCDs collected in function 'Cipher':
parallelismSelector::VERBO:     LoopId 18 with label '--', hasRAW: 0
parallelismSelector::VERBO: LCDs collected in function 'AddRoundKey':
parallelismSelector::VERBO:     LoopId 19 with label '--', hasRAW: 0
parallelismSelector::VERBO:     LoopId 20 with label '--', hasRAW: 0
parallelismSelector::VERBO: LCDs collected in function 'SubBytes':
parallelismSelector::VERBO:     LoopId 21 with label '--', hasRAW: 0
parallelismSelector::VERBO:     LoopId 22 with label '--', hasRAW: 0
parallelismSelector::VERBO: LCDs collected in function 'ShiftRows':
parallelismSelector::VERBO: LCDs collected in function 'MixColumns':
parallelismSelector::VERBO:     LoopId 23 with label '--', hasRAW: 0
parallelismSelector::VERBO: LCDs collected in function 'xtime':
parallelismSelector::VERBO: LCDs collected in function 'Outline_T3_F224_R2_Call':
parallelismSelector::VERBO: Max iterations for loop 18 are 9
parallelismSelector::VERBO:  - loop 18 is  /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:424:3
parallelismSelector::VERBO: Max iterations for loop 23 are 4
parallelismSelector::VERBO:  - loop 23 is  /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:304:3
parallelismSelector::VERBO: Max iterations for loop 19 are 4
parallelismSelector::VERBO:  - loop 19 is  /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:240:3
parallelismSelector::VERBO: Max iterations for loop 20 are 4
parallelismSelector::VERBO:  - loop 20 is  /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:242:5
parallelismSelector::VERBO: Max iterations for loop 21 are 4
parallelismSelector::VERBO:  - loop 21 is  /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:254:3
parallelismSelector::VERBO: Max iterations for loop 22 are 4
parallelismSelector::VERBO:  - loop 22 is  /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:256:5
parallelismSelector::VERBO: Partitioning variable 'sbox' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:79:0 VariableId 4
parallelismSelector::VERBO: Partitioning variable 'buf' /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:470:0 VariableId 86
parallelismSelector::VERBO: Initial branch:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128 complete} (VariableName sbox) (VariableId 4)
                            Reshape {dim 0: cyclic 1, 2 complete, dim 1: cyclic 1, 2 complete} (VariableName buf) (VariableId 86)
                            +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 18)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 23)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                                  +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 21)
                                  +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 21)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                            
parallelismSelector::VERBO: Initial branch after first round of constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128 complete} (VariableName sbox) (VariableId 4)
                            Reshape {dim 0: cyclic 1, 2 complete, dim 1: cyclic 1, 2 complete} (VariableName buf) (VariableId 86)
                            +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 18)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 23)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                                  +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 21)
                                  +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 21)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                            
parallelismSelector::VERBO: Nesting structure after user pragma constraints:
                            +- Loop with id 18, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 9, StaticTripCountUpperBound= 9, MaxDynamicTripCount= 9, MinDynamicTripCount= 9, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:424:3
                               +- Loop with id 23, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:304:3, Vars=86,
                               +- Loop with id 19, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:240:3
                                  +- Loop with id 20, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:242:5, Vars=86,92,
                               +- Loop with id 21, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:254:3
                                  +- Loop with id 22, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:256:5, Vars=4,86,
                            +- Loop with id 19, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:240:3
                               +- Loop with id 20, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:242:5, Vars=86,92,
                            +- Loop with id 21, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:254:3
                               +- Loop with id 22, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:256:5, Vars=4,86,
                            +- Loop with id 19, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:240:3
                               +- Loop with id 20, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 4, StaticTripCountUpperBound= 4, MaxDynamicTripCount= 4, MinDynamicTripCount= 4, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-loops-4096/../../tiny-AES-c-mod/aes.c:242:5, Vars=86,92,
                            
parallelismSelector::VERBO: Initial branch after applying user pragma constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128 complete} (VariableName sbox) (VariableId 4)
                            Reshape {dim 0: cyclic 1, 2 complete, dim 1: cyclic 1, 2 complete} (VariableName buf) (VariableId 86)
                            +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 18)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 23)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                                  +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 21)
                                  +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 21)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                            
parallelismSelector::VERBO: Initial branch after applying Xilinx constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128 complete} (VariableName sbox) (VariableId 4)
                            Reshape {dim 0: cyclic 1, 2 complete, dim 1: cyclic 1, 2 complete} (VariableName buf) (VariableId 86)
                            +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 18)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 23)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                                  +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 21)
                                  +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 21)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                            
parallelismSelector::VERBO: DataflowConstrainer: Constraining Func/Loop with Id 224
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=85
parallelismSelector::VERBO: DataflowConstrainer: Constrained: VarId=86
parallelismSelector::VERBO: Initial branch after applying dataflow constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128 complete} (VariableName sbox) (VariableId 4)
                            Reshape {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName buf) (VariableId 86)
                            +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 18)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 23)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                                  +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 21)
                                  +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 21)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 20)
                            
parallelismSelector::VERBO: Removing unroll factor 3 from loop 18 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing unroll factor 2 from loop 23 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing unroll factor 2 from loop 19 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing unroll factor 2 from loop 20 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing unroll factor 2 from loop 21 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing unroll factor 2 from loop 22 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing reshape options from the design space because optimizing reshape is disabled
                            
parallelismSelector::VERBO: Initial branch after applying heuristic constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128 complete} (VariableName sbox) (VariableId 4)
                            Reshape {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName buf) (VariableId 86)
                            +- pipeline, unroll with factors 1, 9, unroll/pipeline with factors 3 (LoopId 18)
                               +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 23)
                               +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 19)
                                  +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 20)
                               +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 21)
                                  +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 20)
                            +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 21)
                               +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 20)
                            
parallelismSelector::VERBO: Initial branch after applying second round of Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128 complete} (VariableName sbox) (VariableId 4)
                            Reshape {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName buf) (VariableId 86)
                            +- pipeline, unroll with factors 1, 9, unroll/pipeline with factors 3 (LoopId 18)
                               +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 23)
                               +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 19)
                                  +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 20)
                               +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 21)
                                  +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 20)
                            +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 21)
                               +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 22)
                            +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 19)
                               +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 20)
                            
parallelismSelector::VERBO: Initial branch after PerfEst evaluation constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName sbox) (VariableId 4)
                            Reshape {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName buf) (VariableId 86)
                            +- unroll with factors 1 (LoopId 18)
                               +- unroll with factors 1 (LoopId 23)
                               +- unroll with factors 1 (LoopId 19)
                                  +- unroll with factors 1 (LoopId 20)
                               +- unroll with factors 1 (LoopId 21)
                                  +- unroll with factors 1 (LoopId 22)
                            +- unroll with factors 1 (LoopId 19)
                               +- unroll with factors 1 (LoopId 20)
                            +- unroll with factors 1 (LoopId 21)
                               +- unroll with factors 1 (LoopId 22)
                            +- unroll with factors 1 (LoopId 19)
                               +- unroll with factors 1 (LoopId 20)
                            
parallelismSelector::VERBO: Initial constrained branch:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName sbox) (VariableId 4)
                            Reshape {dim 0: cyclic 1, dim 1: cyclic 1} (VariableName buf) (VariableId 86)
                            +- unroll with factors 1 (LoopId 18)
                               +- unroll with factors 1 (LoopId 23)
                               +- unroll with factors 1 (LoopId 19)
                                  +- unroll with factors 1 (LoopId 20)
                               +- unroll with factors 1 (LoopId 21)
                                  +- unroll with factors 1 (LoopId 22)
                            +- unroll with factors 1 (LoopId 19)
                               +- unroll with factors 1 (LoopId 20)
                            +- unroll with factors 1 (LoopId 21)
                               +- unroll with factors 1 (LoopId 22)
                            +- unroll with factors 1 (LoopId 19)
                               +- unroll with factors 1 (LoopId 20)
                            
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 4)
                            Reshape {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 86)
                            +- unroll with factors 1 (LoopId 18)
                               +- unroll with factors 1 (LoopId 23)
                               +- unroll with factors 1 (LoopId 19)
                                  +- unroll with factors 1 (LoopId 20)
                               +- unroll with factors 1 (LoopId 21)
                                  +- unroll with factors 1 (LoopId 22)
                            +- unroll with factors 1 (LoopId 19)
                               +- unroll with factors 1 (LoopId 20)
                            +- unroll with factors 1 (LoopId 21)
                               +- unroll with factors 1 (LoopId 22)
                            +- unroll with factors 1 (LoopId 19)
                               +- unroll with factors 1 (LoopId 20)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: AES_ECB_encrypt
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(0 F=231) (106->85)(107->86)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(13 F=225) (87->107)(88->106)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(5 F=229) (100->87)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(9 F=230) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Function "xtime" (FunctionId 230):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: xtime
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(10 F=230) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Function "xtime" (FunctionId 230):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: xtime
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(11 F=230) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Function "xtime" (FunctionId 230):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: xtime
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(12 F=230) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Function "xtime" (FunctionId 230):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: xtime
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 23):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 23
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body_iso0 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body_iso1 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body_iso4 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.body_iso6 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: for.body_iso7 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: for.body_iso2 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: for.body_iso5 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: for.body_iso3 -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 8}
parallelismSelector::VERBO:        - Critical path: for.body, for.body_iso0, for.body_iso1, for.body_iso4, for.body_iso6, for.body_iso7, for.body_iso2, for.body_iso5, for.body_iso3
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 2}, OwnedIIMem: {1: 2}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "MixColumns" (FunctionId 229):
parallelismSelector::VERBO:         LoopId: 23, TC: 4, IL: {1: 8}, IIMem: {1: 2}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 36
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 23): 36
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: MixColumns
parallelismSelector::VERBO:          - EndCycles: for.body_iso7 -> {1: 37}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 37}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 37}
parallelismSelector::VERBO:        - Critical path: for.body, for.body_iso7, for.end, entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(6 F=226) (91->87)(92->88)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 91 is mapped to the object with value: 86
                             Object with value: 92 is mapped to the object with value: 85
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Loop "for.body6" (LoopId 20):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 20
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 19):
parallelismSelector::VERBO:         LoopId: 20, TC: 4, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 20): 8
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 19
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 8}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 8}
parallelismSelector::VERBO:        - Critical path: for.end, for.body, for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "AddRoundKey" (FunctionId 226):
parallelismSelector::VERBO:         LoopId: 19, TC: 4, IL: {1: 8}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 32
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 19): 32
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: AddRoundKey
parallelismSelector::VERBO:          - EndCycles: for.end22 -> {1: 33}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 33}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 33}
parallelismSelector::VERBO:        - Critical path: for.end22, entry, for.end, for.body
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(7 F=227) (95->87)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 95 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Loop "for.body6" (LoopId 22):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 22
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 3}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 3}
parallelismSelector::VERBO:        - Critical path: for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 21):
parallelismSelector::VERBO:         LoopId: 22, TC: 4, IL: {1: 3}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 12
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 22): 12
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 21
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 12}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 12}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 12}
parallelismSelector::VERBO:        - Critical path: for.body, for.body6, for.end
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "SubBytes" (FunctionId 227):
parallelismSelector::VERBO:         LoopId: 21, TC: 4, IL: {1: 12}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 48
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 21): 48
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: SubBytes
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 49}
parallelismSelector::VERBO:          - EndCycles: for.end17 -> {1: 49}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 49}
parallelismSelector::VERBO:        - Critical path: for.body, for.end, for.end17, entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(8 F=228) (98->87)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 98 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Function "ShiftRows" (FunctionId 228):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: ShiftRows
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "if.end" (LoopId 18):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 18
parallelismSelector::VERBO:          - EndCycles: if.end_iso8 -> {1: 124}
parallelismSelector::VERBO:          - EndCycles: if.end_iso6 -> {1: 72}
parallelismSelector::VERBO:          - EndCycles: if.end_iso9 -> {1: 125}
parallelismSelector::VERBO:          - EndCycles: if.end_iso5 -> {1: 71}
parallelismSelector::VERBO:          - EndCycles: if.end_iso4 -> {1: 38}
parallelismSelector::VERBO:          - EndCycles: if.end_iso7 -> {1: 122}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 125}
parallelismSelector::VERBO:        - Critical path: if.end_iso8, if.end_iso6, if.end_iso9, if.end_iso5, if.end_iso4, if.end_iso7, if.end
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(1 F=226) (91->87)(92->88)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 91 is mapped to the object with value: 86
                             Object with value: 92 is mapped to the object with value: 85
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Loop "for.body6" (LoopId 20):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 20
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 19):
parallelismSelector::VERBO:         LoopId: 20, TC: 4, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 20): 8
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 19
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 8}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 8}
parallelismSelector::VERBO:        - Critical path: for.end, for.body, for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "AddRoundKey" (FunctionId 226):
parallelismSelector::VERBO:         LoopId: 19, TC: 4, IL: {1: 8}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 32
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 19): 32
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: AddRoundKey
parallelismSelector::VERBO:          - EndCycles: for.end22 -> {1: 33}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 33}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 33}
parallelismSelector::VERBO:        - Critical path: for.end22, entry, for.end, for.body
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(2 F=227) (95->87)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 95 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Loop "for.body6" (LoopId 22):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 22
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 3}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 3}
parallelismSelector::VERBO:        - Critical path: for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 21):
parallelismSelector::VERBO:         LoopId: 22, TC: 4, IL: {1: 3}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 12
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 22): 12
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 21
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 12}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 12}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 12}
parallelismSelector::VERBO:        - Critical path: for.body, for.body6, for.end
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "SubBytes" (FunctionId 227):
parallelismSelector::VERBO:         LoopId: 21, TC: 4, IL: {1: 12}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 48
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 21): 48
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: SubBytes
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 49}
parallelismSelector::VERBO:          - EndCycles: for.end17 -> {1: 49}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 49}
parallelismSelector::VERBO:        - Critical path: for.body, for.end, for.end17, entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(3 F=228) (98->87)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 98 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Function "ShiftRows" (FunctionId 228):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: ShiftRows
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(4 F=226) (91->87)(92->88)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 91 is mapped to the object with value: 86
                             Object with value: 92 is mapped to the object with value: 85
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Loop "for.body6" (LoopId 20):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 20
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 19):
parallelismSelector::VERBO:         LoopId: 20, TC: 4, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 20): 8
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 19
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 8}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 8}
parallelismSelector::VERBO:        - Critical path: for.end, for.body, for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "AddRoundKey" (FunctionId 226):
parallelismSelector::VERBO:         LoopId: 19, TC: 4, IL: {1: 8}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 32
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 19): 32
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: AddRoundKey
parallelismSelector::VERBO:          - EndCycles: for.end22 -> {1: 33}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 33}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 33}
parallelismSelector::VERBO:        - Critical path: for.end22, entry, for.end, for.body
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Cipher" (FunctionId 225):
parallelismSelector::VERBO:         LoopId: 18, TC: 9, IL: {1: 125}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 1125
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 18): 1125
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Cipher
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: entry_iso3 -> {1: 88}
parallelismSelector::VERBO:          - EndCycles: if.end_iso9 -> {1: 1213}
parallelismSelector::VERBO:          - EndCycles: entry_iso1 -> {1: 36}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 1246}
parallelismSelector::VERBO:          - EndCycles: entry_iso0 -> {1: 35}
parallelismSelector::VERBO:          - EndCycles: entry_iso2 -> {1: 86}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1246}
parallelismSelector::VERBO:        - Critical path: entry, entry_iso3, if.end_iso9, entry_iso1, if.then, entry_iso0, entry_iso2, if.end
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F224_R2_Call" (FunctionId 231):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F224_R2_Call
parallelismSelector::VERBO:          - EndCycles: newFuncRoot_iso0 -> {1: 1247}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1247}
parallelismSelector::VERBO:        - Critical path: newFuncRoot_iso0, newFuncRoot
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "AES_ECB_encrypt" (FunctionId 224):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: AES_ECB_encrypt
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: entry_iso1 -> {1: 1249}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 1249}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1249}
parallelismSelector::VERBO:        - Critical path: entry, entry_iso1, codeRepl
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 23, TC: 4, IL: {1: 8}, IIMem: {1: 2}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 9
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 23, TC: 4, IL: {1: 8}, IIMem: {1: 2}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 36
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 20, TC: 4, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 2
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 20, TC: 4, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 8
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 19, TC: 4, IL: {1: 8}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 8
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 19, TC: 4, IL: {1: 8}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 32
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 22, TC: 4, IL: {1: 3}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 22, TC: 4, IL: {1: 3}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 12
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 21, TC: 4, IL: {1: 12}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 12
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 21, TC: 4, IL: {1: 12}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 48
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 18, TC: 9, IL: {1: 125}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 125
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 18, TC: 9, IL: {1: 125}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 1125
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: AES_ECB_encrypt : 224
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(0 F=231) (106->85)(107->86)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F224_R2_Call : 231
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(13 F=225) (87->107)(88->106)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Cipher : 225
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 18
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(5 F=229) (100->87)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: MixColumns : 229
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 23
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(9 F=230) 
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: xtime : 230
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(10 F=230) 
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(11 F=230) 
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(12 F=230) 
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {23: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 332 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 108 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 332 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(6 F=226) (91->87)(92->88)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 91 is mapped to the object with value: 86
                             Object with value: 92 is mapped to the object with value: 85
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: AddRoundKey : 226
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 19
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 20
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {20: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 160 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 20 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 228 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 68 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 228 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(7 F=227) (95->87)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 95 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: SubBytes : 227
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 21
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 22
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {22: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 88 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 4 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 22 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 92 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 4 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 92 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(8 F=228) (98->87)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 98 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: ShiftRows : 228
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 336 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 336 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(1 F=226) (91->87)(92->88)
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(2 F=227) (95->87)
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(3 F=228) (98->87)
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(4 F=226) (91->87)(92->88)
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 336 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 336 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 336 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 4
parallelismSelector::VERBO:     Array bits: 2048. Elements: 256. Element bits: 8
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 1 BRAMs according to the partition factor
parallelismSelector::VERBO: Initial constrained branch with estimates:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 4)
                            Reshape {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 86)
                               +- Penalty on LoopId 19: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 20: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 21: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 22: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 23: {1: lat/intv 1} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 18), min-max latency/interval: {unroll 1: lat/intv 1125}
                               +- unroll with factors 1 (LoopId 23), min-max latency/interval: {unroll 1: lat/intv 36}
                                  +- Access to VariableId 86: {1: lat/intv 1} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 19), min-max latency/interval: {unroll 1: lat/intv 32}
                                  +- Access to VariableId 86: {1: lat/intv 0} (unroll: latency/interval)
                                  +- unroll with factors 1 (LoopId 20), min-max latency/interval: {unroll 1: lat/intv 8}
                                     +- Access to VariableId 86: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 21), min-max latency/interval: {unroll 1: lat/intv 48}
                                  +- Access to VariableId 86: {1: lat/intv 0} (unroll: latency/interval)
                                  +- unroll with factors 1 (LoopId 22), min-max latency/interval: {unroll 1: lat/intv 12}
                                     +- Access to VariableId 86: {1: lat/intv 0} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 19), min-max latency/interval: {unroll 1: lat/intv 32}
                               +- Access to VariableId 86: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 20), min-max latency/interval: {unroll 1: lat/intv 8}
                                  +- Access to VariableId 86: {1: lat/intv 0} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 21), min-max latency/interval: {unroll 1: lat/intv 48}
                               +- Access to VariableId 86: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 22), min-max latency/interval: {unroll 1: lat/intv 12}
                                  +- Access to VariableId 86: {1: lat/intv 0} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 19), min-max latency/interval: {unroll 1: lat/intv 32}
                               +- Access to VariableId 86: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 20), min-max latency/interval: {unroll 1: lat/intv 8}
                                  +- Access to VariableId 86: {1: lat/intv 0} (unroll: latency/interval)
                            Id:  0 contains valid solution: maybe, min-max latency/interval: lat 1249 intv 1250, min-max area: LUTs: 676 FFs: 0 DSPs: 0 BRAMs: 1
parallelismSelector::VERBO: Initial FPGA area occupied (min): Area -- (LUTs: 676, FFs: 0, DSPs: 0, BRAMs: 1, URAMs: 0)
parallelismSelector::VERBO: Initial FPGA area occupied (max): Area -- (LUTs: 676, FFs: 0, DSPs: 0, BRAMs: 1, URAMs: 0)
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 4)
                            Reshape {dim 0: cyclic 1, dim 1: cyclic 1} (VariableId 86)
                            +- unroll with factors 1 (LoopId 18)
                               +- unroll with factors 1 (LoopId 23)
                               +- unroll with factors 1 (LoopId 19)
                                  +- unroll with factors 1 (LoopId 20)
                               +- unroll with factors 1 (LoopId 21)
                                  +- unroll with factors 1 (LoopId 22)
                            +- unroll with factors 1 (LoopId 19)
                               +- unroll with factors 1 (LoopId 20)
                            +- unroll with factors 1 (LoopId 21)
                               +- unroll with factors 1 (LoopId 22)
                            +- unroll with factors 1 (LoopId 19)
                               +- unroll with factors 1 (LoopId 20)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: AES_ECB_encrypt
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(0 F=231) (106->85)(107->86)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(13 F=225) (87->107)(88->106)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(5 F=229) (100->87)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(9 F=230) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Function "xtime" (FunctionId 230):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: xtime
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(10 F=230) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Function "xtime" (FunctionId 230):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: xtime
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(11 F=230) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Function "xtime" (FunctionId 230):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: xtime
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(12 F=230) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Function "xtime" (FunctionId 230):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: xtime
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 23):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 23
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body_iso0 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body_iso1 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body_iso4 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.body_iso6 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: for.body_iso7 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: for.body_iso2 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: for.body_iso5 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: for.body_iso3 -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 8}
parallelismSelector::VERBO:        - Critical path: for.body, for.body_iso0, for.body_iso1, for.body_iso4, for.body_iso6, for.body_iso7, for.body_iso2, for.body_iso5, for.body_iso3
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 23
                                
parallelismSelector::VERBO:     VarId: 100, number of direct accesses: 8, number of indirect accesses: 0, RequiredPorts: 8, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 2}, OwnedIIMem: {1: 2}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "MixColumns" (FunctionId 229):
parallelismSelector::VERBO:         LoopId: 23, TC: 4, IL: {1: 8}, IIMem: {1: 2}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 36
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 23): 36
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: MixColumns
parallelismSelector::VERBO:          - EndCycles: for.body_iso7 -> {1: 37}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 37}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 37}
parallelismSelector::VERBO:        - Critical path: for.body, for.body_iso7, for.end, entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(6 F=226) (91->87)(92->88)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 91 is mapped to the object with value: 86
                             Object with value: 92 is mapped to the object with value: 85
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Loop "for.body6" (LoopId 20):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 20
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 20
                                
parallelismSelector::VERBO:     VarId: 91, number of direct accesses: 2, number of indirect accesses: 0, RequiredPorts: 2, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 92, number of direct accesses: 1, number of indirect accesses: 0, RequiredPorts: 1, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 19):
parallelismSelector::VERBO:         LoopId: 20, TC: 4, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 20): 8
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 19
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 8}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 8}
parallelismSelector::VERBO:        - Critical path: for.end, for.body, for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 19
                                
parallelismSelector::VERBO:     VarId: 91, number of direct accesses: 0, number of indirect accesses: 2, RequiredPorts: 2, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 92, number of direct accesses: 0, number of indirect accesses: 1, RequiredPorts: 1, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "AddRoundKey" (FunctionId 226):
parallelismSelector::VERBO:         LoopId: 19, TC: 4, IL: {1: 8}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 32
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 19): 32
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: AddRoundKey
parallelismSelector::VERBO:          - EndCycles: for.end22 -> {1: 33}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 33}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 33}
parallelismSelector::VERBO:        - Critical path: for.end22, entry, for.end, for.body
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(7 F=227) (95->87)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 95 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Loop "for.body6" (LoopId 22):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 22
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 3}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 3}
parallelismSelector::VERBO:        - Critical path: for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 22
                                
parallelismSelector::VERBO:     VarId: 4, number of direct accesses: 1, number of indirect accesses: 0, RequiredPorts: 1, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 95, number of direct accesses: 2, number of indirect accesses: 0, RequiredPorts: 2, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 21):
parallelismSelector::VERBO:         LoopId: 22, TC: 4, IL: {1: 3}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 12
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 22): 12
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 21
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 12}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 12}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 12}
parallelismSelector::VERBO:        - Critical path: for.body, for.body6, for.end
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 21
                                
parallelismSelector::VERBO:     VarId: 4, number of direct accesses: 0, number of indirect accesses: 1, RequiredPorts: 1, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 95, number of direct accesses: 0, number of indirect accesses: 2, RequiredPorts: 2, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "SubBytes" (FunctionId 227):
parallelismSelector::VERBO:         LoopId: 21, TC: 4, IL: {1: 12}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 48
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 21): 48
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: SubBytes
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 49}
parallelismSelector::VERBO:          - EndCycles: for.end17 -> {1: 49}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 49}
parallelismSelector::VERBO:        - Critical path: for.body, for.end, for.end17, entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(8 F=228) (98->87)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 98 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Function "ShiftRows" (FunctionId 228):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: ShiftRows
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "if.end" (LoopId 18):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 18
parallelismSelector::VERBO:          - EndCycles: if.end_iso8 -> {1: 124}
parallelismSelector::VERBO:          - EndCycles: if.end_iso6 -> {1: 72}
parallelismSelector::VERBO:          - EndCycles: if.end_iso9 -> {1: 125}
parallelismSelector::VERBO:          - EndCycles: if.end_iso5 -> {1: 71}
parallelismSelector::VERBO:          - EndCycles: if.end_iso4 -> {1: 38}
parallelismSelector::VERBO:          - EndCycles: if.end_iso7 -> {1: 122}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 125}
parallelismSelector::VERBO:        - Critical path: if.end_iso8, if.end_iso6, if.end_iso9, if.end_iso5, if.end_iso4, if.end_iso7, if.end
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 18
                                
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(1 F=226) (91->87)(92->88)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 91 is mapped to the object with value: 86
                             Object with value: 92 is mapped to the object with value: 85
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Loop "for.body6" (LoopId 20):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 20
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 20
                                
parallelismSelector::VERBO:     VarId: 91, number of direct accesses: 2, number of indirect accesses: 0, RequiredPorts: 2, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 92, number of direct accesses: 1, number of indirect accesses: 0, RequiredPorts: 1, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 19):
parallelismSelector::VERBO:         LoopId: 20, TC: 4, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 20): 8
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 19
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 8}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 8}
parallelismSelector::VERBO:        - Critical path: for.end, for.body, for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 19
                                
parallelismSelector::VERBO:     VarId: 91, number of direct accesses: 0, number of indirect accesses: 2, RequiredPorts: 2, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 92, number of direct accesses: 0, number of indirect accesses: 1, RequiredPorts: 1, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "AddRoundKey" (FunctionId 226):
parallelismSelector::VERBO:         LoopId: 19, TC: 4, IL: {1: 8}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 32
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 19): 32
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: AddRoundKey
parallelismSelector::VERBO:          - EndCycles: for.end22 -> {1: 33}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 33}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 33}
parallelismSelector::VERBO:        - Critical path: for.end22, entry, for.end, for.body
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(2 F=227) (95->87)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 95 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Loop "for.body6" (LoopId 22):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 22
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 3}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 3}
parallelismSelector::VERBO:        - Critical path: for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 22
                                
parallelismSelector::VERBO:     VarId: 4, number of direct accesses: 1, number of indirect accesses: 0, RequiredPorts: 1, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 95, number of direct accesses: 2, number of indirect accesses: 0, RequiredPorts: 2, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 21):
parallelismSelector::VERBO:         LoopId: 22, TC: 4, IL: {1: 3}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 12
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 22): 12
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 21
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 12}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 12}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 12}
parallelismSelector::VERBO:        - Critical path: for.body, for.body6, for.end
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 21
                                
parallelismSelector::VERBO:     VarId: 4, number of direct accesses: 0, number of indirect accesses: 1, RequiredPorts: 1, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 95, number of direct accesses: 0, number of indirect accesses: 2, RequiredPorts: 2, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "SubBytes" (FunctionId 227):
parallelismSelector::VERBO:         LoopId: 21, TC: 4, IL: {1: 12}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 48
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 21): 48
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: SubBytes
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 49}
parallelismSelector::VERBO:          - EndCycles: for.end17 -> {1: 49}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 49}
parallelismSelector::VERBO:        - Critical path: for.body, for.end, for.end17, entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(3 F=228) (98->87)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 98 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Function "ShiftRows" (FunctionId 228):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: ShiftRows
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: entry
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(4 F=226) (91->87)(92->88)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 91 is mapped to the object with value: 86
                             Object with value: 92 is mapped to the object with value: 85
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: Analyzing Loop "for.body6" (LoopId 20):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 20
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 20
                                
parallelismSelector::VERBO:     VarId: 91, number of direct accesses: 2, number of indirect accesses: 0, RequiredPorts: 2, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 92, number of direct accesses: 1, number of indirect accesses: 0, RequiredPorts: 1, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 19):
parallelismSelector::VERBO:         LoopId: 20, TC: 4, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 20): 8
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 19
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body6 -> {1: 8}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 8}
parallelismSelector::VERBO:        - Critical path: for.end, for.body, for.body6
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 19
                                
parallelismSelector::VERBO:     VarId: 91, number of direct accesses: 0, number of indirect accesses: 2, RequiredPorts: 2, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 92, number of direct accesses: 0, number of indirect accesses: 1, RequiredPorts: 1, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "AddRoundKey" (FunctionId 226):
parallelismSelector::VERBO:         LoopId: 19, TC: 4, IL: {1: 8}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 32
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 19): 32
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: AddRoundKey
parallelismSelector::VERBO:          - EndCycles: for.end22 -> {1: 33}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 33}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 33}
parallelismSelector::VERBO:        - Critical path: for.end22, entry, for.end, for.body
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Cipher" (FunctionId 225):
parallelismSelector::VERBO:         LoopId: 18, TC: 9, IL: {1: 125}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 1125
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 18): 1125
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Cipher
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: entry_iso3 -> {1: 88}
parallelismSelector::VERBO:          - EndCycles: if.end_iso9 -> {1: 1213}
parallelismSelector::VERBO:          - EndCycles: entry_iso1 -> {1: 36}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 1246}
parallelismSelector::VERBO:          - EndCycles: entry_iso0 -> {1: 35}
parallelismSelector::VERBO:          - EndCycles: entry_iso2 -> {1: 86}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1246}
parallelismSelector::VERBO:        - Critical path: entry, entry_iso3, if.end_iso9, entry_iso1, if.then, entry_iso0, entry_iso2, if.end
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F224_R2_Call" (FunctionId 231):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F224_R2_Call
parallelismSelector::VERBO:          - EndCycles: newFuncRoot_iso0 -> {1: 1247}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1247}
parallelismSelector::VERBO:        - Critical path: newFuncRoot_iso0, newFuncRoot
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "AES_ECB_encrypt" (FunctionId 224):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: AES_ECB_encrypt
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: entry_iso1 -> {1: 1249}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 1249}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1249}
parallelismSelector::VERBO:        - Critical path: entry, entry_iso1, codeRepl
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:19 V:86{1: 0}
parallelismSelector::VERBO:       L:20 V:86{1: 0}
parallelismSelector::VERBO:       L:21 V:86{1: 0}
parallelismSelector::VERBO:       L:22 V:86{1: 0}
parallelismSelector::VERBO:       L:23 V:86{1: 1}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:18{1: 125}
parallelismSelector::VERBO:       L:19{1: 8}
parallelismSelector::VERBO:       L:20{1: 2}
parallelismSelector::VERBO:       L:21{1: 12}
parallelismSelector::VERBO:       L:22{1: 3}
parallelismSelector::VERBO:       L:23{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:180
parallelismSelector::VERBO:       L:190
parallelismSelector::VERBO:       L:200
parallelismSelector::VERBO:       L:210
parallelismSelector::VERBO:       L:220
parallelismSelector::VERBO:       L:230
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 23, TC: 4, IL: {1: 8}, IIMem: {1: 2}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 9
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 23, TC: 4, IL: {1: 8}, IIMem: {1: 2}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 36
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 20, TC: 4, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 2
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 20, TC: 4, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 8
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 19, TC: 4, IL: {1: 8}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 8
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 19, TC: 4, IL: {1: 8}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 32
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 22, TC: 4, IL: {1: 3}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 22, TC: 4, IL: {1: 3}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 12
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 21, TC: 4, IL: {1: 12}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 12
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 21, TC: 4, IL: {1: 12}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 48
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 18, TC: 9, IL: {1: 125}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 125
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 18, TC: 9, IL: {1: 125}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 1125
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: AES_ECB_encrypt : 224
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(0 F=231) (106->85)(107->86)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F224_R2_Call : 231
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(13 F=225) (87->107)(88->106)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Cipher : 225
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 18
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(5 F=229) (100->87)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: MixColumns : 229
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 23
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(9 F=230) 
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 100 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: xtime : 230
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(10 F=230) 
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(11 F=230) 
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(12 F=230) 
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {23: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 332 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 108 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 332 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(6 F=226) (91->87)(92->88)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 91 is mapped to the object with value: 86
                             Object with value: 92 is mapped to the object with value: 85
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: AddRoundKey : 226
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 19
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 20
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {20: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 160 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 20 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 228 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 68 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 228 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(7 F=227) (95->87)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 95 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: SubBytes : 227
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 21
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 22
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {22: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 88 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 4 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 22 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 92 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 4 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 92 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(8 F=228) (98->87)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 87 is mapped to the object with value: 86
                             Object with value: 88 is mapped to the object with value: 85
                             Object with value: 98 is mapped to the object with value: 86
                             Object with value: 106 is mapped to the object with value: 85
                             Object with value: 107 is mapped to the object with value: 86
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: ShiftRows : 228
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 336 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 336 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(1 F=226) (91->87)(92->88)
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(2 F=227) (95->87)
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(3 F=228) (98->87)
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(4 F=226) (91->87)(92->88)
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 336 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 336 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 336 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 4
parallelismSelector::VERBO:     Array bits: 2048. Elements: 256. Element bits: 8
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 1 BRAMs according to the partition factor
parallelismSelector::VERBO: Estimated metrics for the application:
parallelismSelector::VERBO: Loop with Id 18:
parallelismSelector::VERBO:     Trip count: 9 - 9
parallelismSelector::VERBO:     II: 125 - 125
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 19:
parallelismSelector::VERBO:     Variable with Id 91 (state):
parallelismSelector::VERBO:         II mem: None
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Variable with Id 92 (RoundKey):
parallelismSelector::VERBO:         II mem: None
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 4 - 4
parallelismSelector::VERBO:     II: 8 - 8
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 20:
parallelismSelector::VERBO:     Variable with Id 91 (state):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Variable with Id 92 (RoundKey):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 4 - 4
parallelismSelector::VERBO:     II: 2 - 2
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 21:
parallelismSelector::VERBO:     Variable with Id 4 (sbox):
parallelismSelector::VERBO:         II mem: None
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 95 (state):
parallelismSelector::VERBO:         II mem: None
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Trip count: 4 - 4
parallelismSelector::VERBO:     II: 12 - 12
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 22:
parallelismSelector::VERBO:     Variable with Id 4 (sbox):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 95 (state):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Trip count: 4 - 4
parallelismSelector::VERBO:     II: 3 - 3
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 23:
parallelismSelector::VERBO:     Variable with Id 100 (state):
parallelismSelector::VERBO:         II mem: 2 - 2
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 8 - 8
parallelismSelector::VERBO:     Trip count: 4 - 4
parallelismSelector::VERBO:     II: 9 - 9
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Function with Id 224:
parallelismSelector::VERBO:     Interval: 1250 - 1250
                                Latency: 1249 - 1249
parallelismSelector::VERBO: Function with Id 225:
parallelismSelector::VERBO:     Interval: 1247 - 1247
                                Latency: 1246 - 1246
parallelismSelector::VERBO: Function with Id 226:
parallelismSelector::VERBO:     Interval: 34 - 34
                                Latency: 33 - 33
parallelismSelector::VERBO: Function with Id 227:
parallelismSelector::VERBO:     Interval: 50 - 50
                                Latency: 49 - 49
parallelismSelector::VERBO: Function with Id 228:
parallelismSelector::VERBO:     Interval: 2 - 2
                                Latency: 1 - 1
parallelismSelector::VERBO: Function with Id 229:
parallelismSelector::VERBO:     Interval: 38 - 38
                                Latency: 37 - 37
parallelismSelector::VERBO: Function with Id 230:
parallelismSelector::VERBO:     Interval: 1 - 1
                                Latency: 0 - 0
parallelismSelector::VERBO: Function with Id 231:
parallelismSelector::VERBO:     Interval: 1248 - 1248
                                Latency: 1247 - 1247
parallelismSelector::VERBO: Adding CallGuidance(SourceRange: /home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/aes.c:473-473:3-28, TI: 1247) for RegionTask 'Task(T3,F224,R2)'
