<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_rom</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>axi_s_rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_s_rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_S_RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_CLK.ASSOCIATED_RESET">axi_s_rst_n</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_CLK.ASSOCIATED_BUSIF">s_axil</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axil</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axil"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axil</spirit:name>
      <spirit:addressBlock>
        <spirit:name>rom_mem</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_rom</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3ea249d1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_rom</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3ea249d1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>20b1c71f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6451c21b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>axi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_s_rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="unsigned">
        <spirit:name>AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="unsigned">
        <spirit:name>AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>INIT_FILE</spirit:name>
        <spirit:displayName>Init File</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INIT_FILE"/>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>RAM_TYPE</spirit:name>
        <spirit:displayName>Ram Type</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RAM_TYPE">block</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_64576f58</spirit:name>
      <spirit:enumeration>block</spirit:enumeration>
      <spirit:enumeration>distributed</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/rtl/platform.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rtl/axi_rom_ctrl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rtl/rom.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rtl/axi_rom.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c6981384</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/rtl/platform.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rtl/axi_rom_ctrl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rtl/rom.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rtl/axi_rom.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axi_rom_v1_0/data/axi_rom.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_rom_v1_0/data/axi_rom.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_rom_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_rom_v1_0/src/axi_rom.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_rom_v1_0/src/axi_rom.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_rom_v1_0/src/axi_rom_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_rom_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6451c21b</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_rom_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INIT_FILE</spirit:name>
      <spirit:displayName>Init File</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.INIT_FILE"/>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RAM_TYPE</spirit:name>
      <spirit:displayName>Ram Type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.RAM_TYPE" spirit:choiceRef="choice_list_64576f58">block</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_rom_v1.0</xilinx:displayName>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-10-27T15:29:18Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b2cfa9_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a71723e_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495ab13_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d98f64e_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f01074_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2236abcb_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a27fb6_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52828333_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae68df1_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4749a_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328384b_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5197f06f_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a45b75_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de9ceca_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22dbde17_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c0df1c0_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66422f50_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2336425f_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2d9ede_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b564139_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8e6df6_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb5fb08_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d88ebe5_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616cb0d6_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5272d293_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a576c3_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc71118_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341d00a4_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a37f588_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6157a9a2_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1145d426_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93747bb_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6ca18_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a6bee0_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7811318e_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472c0c9c_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b65e30c_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5b0953_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62431515_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d2b5a42_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d12eec2_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3042c58a_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a03e619_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6a281e_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687e3567_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c48e3d_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d207777_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d0b920_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0ddf28_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e01dc1c_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445d4650_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19578b18_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc52150_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ceba963_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa2b739_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d73e619_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18549f6b_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760a3be8_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1810778e_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e7faa6_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52fd1c33_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128b7153_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1206f45f_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8cf51d_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79debfe6_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab336b4_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9122a8_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5858b7_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78cbfc1b_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1718455e_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b972c99_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735a1d3a_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21be4542_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcabcfc_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12eccbd_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d5e628_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b93899_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99a5c05_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c116808_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a0e85_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e57ea69_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186e277a_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142117d3_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225aa526_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b88c756_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a0db28_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c50ef61_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fb3be0_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d4af95_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2df0a6_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558054ae_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b370149_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12459306_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8f177c_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337e4b5f_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2888afa9_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53dded3f_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bcea4ad_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3693d677_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8ba38f_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6607e56d_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edd2bf7_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665c1e80_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b67e65_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27619bef_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ecb8935_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4c1078_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e2c12_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d56614b_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528b9b6f_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8bc57d_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53beafbf_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da3c021_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b68cb0f_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0ffc85_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1818710a_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a509bab_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b05796_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633c604a_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1095d968_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ef59e6_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72996a64_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4296a4_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b883568_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6472f74d_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24fd18f7_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85a5cd2_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19994c3c_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d7b3a_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b049f30_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7061d990_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26194177_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae5219b_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f685c99_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3984c384_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2962b6ed_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb4c065_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5280c26_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764c0cf9_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f17cfe_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157c3b46_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54fec830_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fe1093_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0062fb_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1077014d_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280c8070_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b8602_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640f18d1_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32643e47_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2334dbda_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e659f7_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42cfe57c_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73277bf1_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452cf49e_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112485de_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d89a29_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7696d293_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1387168c_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce61b0_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f473352_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf20493_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717ce681_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7787a8e2_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fdecd61_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac96782_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb8ab49_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bce8c3_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b399fa_ARCHIVE_LOCATION">/home/artem/workspace/ip_repo/axi_rom_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="aec5a3f0"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="42e54037"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="dd2ab772"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d0158021"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f22f54c7"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4736c590"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
