-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1.0
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity demod_4x is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ctrl_in_V_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    ctrl_in_V_TVALID : IN STD_LOGIC;
    ctrl_in_V_TREADY : OUT STD_LOGIC;
    chan_data_1_V_TDATA : IN STD_LOGIC_VECTOR (39 downto 0);
    chan_data_1_V_TVALID : IN STD_LOGIC;
    chan_data_1_V_TREADY : OUT STD_LOGIC;
    chan_data_2_V_TDATA : IN STD_LOGIC_VECTOR (39 downto 0);
    chan_data_2_V_TVALID : IN STD_LOGIC;
    chan_data_2_V_TREADY : OUT STD_LOGIC;
    chan_data_3_V_TDATA : IN STD_LOGIC_VECTOR (39 downto 0);
    chan_data_3_V_TVALID : IN STD_LOGIC;
    chan_data_3_V_TREADY : OUT STD_LOGIC;
    chan_data_4_V_TDATA : IN STD_LOGIC_VECTOR (39 downto 0);
    chan_data_4_V_TVALID : IN STD_LOGIC;
    chan_data_4_V_TREADY : OUT STD_LOGIC;
    soft_data_TDATA : OUT STD_LOGIC_VECTOR (191 downto 0);
    soft_data_TVALID : OUT STD_LOGIC;
    soft_data_TREADY : IN STD_LOGIC;
    soft_data_TKEEP : OUT STD_LOGIC_VECTOR (23 downto 0);
    soft_data_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    hard_data_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    hard_data_TVALID : OUT STD_LOGIC;
    hard_data_TREADY : IN STD_LOGIC;
    hard_data_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of demod_4x is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "demod_4x,hls_ip_2018_1_0,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2L-e,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.283625,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=48,HLS_SYN_FF=14669,HLS_SYN_LUT=21203}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv24_F : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001111";
    constant ap_const_lv152_lc_1 : STD_LOGIC_VECTOR (151 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv24_FFFFFF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111111";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv8_81 : STD_LOGIC_VECTOR (7 downto 0) := "10000001";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv8_18 : STD_LOGIC_VECTOR (7 downto 0) := "00011000";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv24_FFF : STD_LOGIC_VECTOR (23 downto 0) := "000000000000111111111111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv24_FF : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000011111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv10_17 : STD_LOGIC_VECTOR (9 downto 0) := "0000010111";
    constant ap_const_lv8_97 : STD_LOGIC_VECTOR (7 downto 0) := "10010111";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv152_lc_2 : STD_LOGIC_VECTOR (151 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ctrl_in_V_0_data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal ctrl_in_V_0_vld_in : STD_LOGIC;
    signal ctrl_in_V_0_vld_out : STD_LOGIC;
    signal ctrl_in_V_0_ack_in : STD_LOGIC;
    signal ctrl_in_V_0_ack_out : STD_LOGIC;
    signal ctrl_in_V_0_payload_A : STD_LOGIC_VECTOR (63 downto 0);
    signal ctrl_in_V_0_payload_B : STD_LOGIC_VECTOR (63 downto 0);
    signal ctrl_in_V_0_sel_rd : STD_LOGIC := '0';
    signal ctrl_in_V_0_sel_wr : STD_LOGIC := '0';
    signal ctrl_in_V_0_sel : STD_LOGIC;
    signal ctrl_in_V_0_load_A : STD_LOGIC;
    signal ctrl_in_V_0_load_B : STD_LOGIC;
    signal ctrl_in_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ctrl_in_V_0_state_cmp_full : STD_LOGIC;
    signal chan_data_1_V_0_data_out : STD_LOGIC_VECTOR (39 downto 0);
    signal chan_data_1_V_0_vld_in : STD_LOGIC;
    signal chan_data_1_V_0_vld_out : STD_LOGIC;
    signal chan_data_1_V_0_ack_in : STD_LOGIC;
    signal chan_data_1_V_0_ack_out : STD_LOGIC;
    signal chan_data_1_V_0_payload_A : STD_LOGIC_VECTOR (39 downto 0);
    signal chan_data_1_V_0_payload_B : STD_LOGIC_VECTOR (39 downto 0);
    signal chan_data_1_V_0_sel_rd : STD_LOGIC := '0';
    signal chan_data_1_V_0_sel_wr : STD_LOGIC := '0';
    signal chan_data_1_V_0_sel : STD_LOGIC;
    signal chan_data_1_V_0_load_A : STD_LOGIC;
    signal chan_data_1_V_0_load_B : STD_LOGIC;
    signal chan_data_1_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal chan_data_1_V_0_state_cmp_full : STD_LOGIC;
    signal chan_data_2_V_0_data_out : STD_LOGIC_VECTOR (39 downto 0);
    signal chan_data_2_V_0_vld_in : STD_LOGIC;
    signal chan_data_2_V_0_vld_out : STD_LOGIC;
    signal chan_data_2_V_0_ack_in : STD_LOGIC;
    signal chan_data_2_V_0_ack_out : STD_LOGIC;
    signal chan_data_2_V_0_payload_A : STD_LOGIC_VECTOR (39 downto 0);
    signal chan_data_2_V_0_payload_B : STD_LOGIC_VECTOR (39 downto 0);
    signal chan_data_2_V_0_sel_rd : STD_LOGIC := '0';
    signal chan_data_2_V_0_sel_wr : STD_LOGIC := '0';
    signal chan_data_2_V_0_sel : STD_LOGIC;
    signal chan_data_2_V_0_load_A : STD_LOGIC;
    signal chan_data_2_V_0_load_B : STD_LOGIC;
    signal chan_data_2_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal chan_data_2_V_0_state_cmp_full : STD_LOGIC;
    signal chan_data_3_V_0_data_out : STD_LOGIC_VECTOR (39 downto 0);
    signal chan_data_3_V_0_vld_in : STD_LOGIC;
    signal chan_data_3_V_0_vld_out : STD_LOGIC;
    signal chan_data_3_V_0_ack_in : STD_LOGIC;
    signal chan_data_3_V_0_ack_out : STD_LOGIC;
    signal chan_data_3_V_0_payload_A : STD_LOGIC_VECTOR (39 downto 0);
    signal chan_data_3_V_0_payload_B : STD_LOGIC_VECTOR (39 downto 0);
    signal chan_data_3_V_0_sel_rd : STD_LOGIC := '0';
    signal chan_data_3_V_0_sel_wr : STD_LOGIC := '0';
    signal chan_data_3_V_0_sel : STD_LOGIC;
    signal chan_data_3_V_0_load_A : STD_LOGIC;
    signal chan_data_3_V_0_load_B : STD_LOGIC;
    signal chan_data_3_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal chan_data_3_V_0_state_cmp_full : STD_LOGIC;
    signal chan_data_4_V_0_data_out : STD_LOGIC_VECTOR (39 downto 0);
    signal chan_data_4_V_0_vld_in : STD_LOGIC;
    signal chan_data_4_V_0_vld_out : STD_LOGIC;
    signal chan_data_4_V_0_ack_in : STD_LOGIC;
    signal chan_data_4_V_0_ack_out : STD_LOGIC;
    signal chan_data_4_V_0_payload_A : STD_LOGIC_VECTOR (39 downto 0);
    signal chan_data_4_V_0_payload_B : STD_LOGIC_VECTOR (39 downto 0);
    signal chan_data_4_V_0_sel_rd : STD_LOGIC := '0';
    signal chan_data_4_V_0_sel_wr : STD_LOGIC := '0';
    signal chan_data_4_V_0_sel : STD_LOGIC;
    signal chan_data_4_V_0_load_A : STD_LOGIC;
    signal chan_data_4_V_0_load_B : STD_LOGIC;
    signal chan_data_4_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal chan_data_4_V_0_state_cmp_full : STD_LOGIC;
    signal soft_data_V_data_V_1_data_out : STD_LOGIC_VECTOR (191 downto 0);
    signal soft_data_V_data_V_1_vld_in : STD_LOGIC;
    signal soft_data_V_data_V_1_vld_out : STD_LOGIC;
    signal soft_data_V_data_V_1_ack_in : STD_LOGIC;
    signal soft_data_V_data_V_1_ack_out : STD_LOGIC;
    signal soft_data_V_data_V_1_payload_A : STD_LOGIC_VECTOR (191 downto 0);
    signal soft_data_V_data_V_1_payload_B : STD_LOGIC_VECTOR (191 downto 0);
    signal soft_data_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal soft_data_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal soft_data_V_data_V_1_sel : STD_LOGIC;
    signal soft_data_V_data_V_1_load_A : STD_LOGIC;
    signal soft_data_V_data_V_1_load_B : STD_LOGIC;
    signal soft_data_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal soft_data_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal soft_data_V_keep_V_1_data_out : STD_LOGIC_VECTOR (23 downto 0);
    signal soft_data_V_keep_V_1_vld_in : STD_LOGIC;
    signal soft_data_V_keep_V_1_vld_out : STD_LOGIC;
    signal soft_data_V_keep_V_1_ack_in : STD_LOGIC;
    signal soft_data_V_keep_V_1_ack_out : STD_LOGIC;
    signal soft_data_V_keep_V_1_payload_A : STD_LOGIC_VECTOR (23 downto 0);
    signal soft_data_V_keep_V_1_payload_B : STD_LOGIC_VECTOR (23 downto 0);
    signal soft_data_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal soft_data_V_keep_V_1_sel_wr : STD_LOGIC := '0';
    signal soft_data_V_keep_V_1_sel : STD_LOGIC;
    signal soft_data_V_keep_V_1_load_A : STD_LOGIC;
    signal soft_data_V_keep_V_1_load_B : STD_LOGIC;
    signal soft_data_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal soft_data_V_keep_V_1_state_cmp_full : STD_LOGIC;
    signal soft_data_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal soft_data_V_last_V_1_vld_in : STD_LOGIC;
    signal soft_data_V_last_V_1_vld_out : STD_LOGIC;
    signal soft_data_V_last_V_1_ack_in : STD_LOGIC;
    signal soft_data_V_last_V_1_ack_out : STD_LOGIC;
    signal soft_data_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal soft_data_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal soft_data_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal soft_data_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal soft_data_V_last_V_1_sel : STD_LOGIC;
    signal soft_data_V_last_V_1_load_A : STD_LOGIC;
    signal soft_data_V_last_V_1_load_B : STD_LOGIC;
    signal soft_data_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal soft_data_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal hard_data_V_data_V_1_data_in : STD_LOGIC_VECTOR (127 downto 0);
    signal hard_data_V_data_V_1_data_out : STD_LOGIC_VECTOR (127 downto 0);
    signal hard_data_V_data_V_1_vld_in : STD_LOGIC;
    signal hard_data_V_data_V_1_vld_out : STD_LOGIC;
    signal hard_data_V_data_V_1_ack_in : STD_LOGIC;
    signal hard_data_V_data_V_1_ack_out : STD_LOGIC;
    signal hard_data_V_data_V_1_payload_A : STD_LOGIC_VECTOR (127 downto 0);
    signal hard_data_V_data_V_1_payload_B : STD_LOGIC_VECTOR (127 downto 0);
    signal hard_data_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal hard_data_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal hard_data_V_data_V_1_sel : STD_LOGIC;
    signal hard_data_V_data_V_1_load_A : STD_LOGIC;
    signal hard_data_V_data_V_1_load_B : STD_LOGIC;
    signal hard_data_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal hard_data_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal hard_data_V_last_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal hard_data_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal hard_data_V_last_V_1_vld_in : STD_LOGIC;
    signal hard_data_V_last_V_1_vld_out : STD_LOGIC;
    signal hard_data_V_last_V_1_ack_in : STD_LOGIC;
    signal hard_data_V_last_V_1_ack_out : STD_LOGIC;
    signal hard_data_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal hard_data_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal hard_data_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal hard_data_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal hard_data_V_last_V_1_sel : STD_LOGIC;
    signal hard_data_V_last_V_1_load_A : STD_LOGIC;
    signal hard_data_V_last_V_1_load_B : STD_LOGIC;
    signal hard_data_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal hard_data_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal ctrl_in_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal chan_data_1_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal chan_data_2_V_TDATA_blk_n : STD_LOGIC;
    signal chan_data_3_V_TDATA_blk_n : STD_LOGIC;
    signal chan_data_4_V_TDATA_blk_n : STD_LOGIC;
    signal soft_data_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal tmp_61_reg_16462 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal tmp_61_reg_16462_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal hard_data_TDATA_blk_n : STD_LOGIC;
    signal brmerge52_reg_19543 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge52_reg_19543_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal tmp_61_reg_16462_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge52_reg_19543_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal tmp_9_fu_16170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal tmp_9_reg_19583 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_2_reg_452 : STD_LOGIC_VECTOR (13 downto 0);
    signal ctrl_fec_type_V_fu_602_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ctrl_fec_type_V_reg_16258 : STD_LOGIC_VECTOR (0 downto 0);
    signal ctrl_mod_type_V_fu_606_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ctrl_mod_type_V_reg_16286 : STD_LOGIC_VECTOR (2 downto 0);
    signal ctrl_block_symbls_V_fu_626_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ctrl_block_symbls_V_reg_16290 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_s_fu_646_p10 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_s_reg_16295 : STD_LOGIC_VECTOR (1 downto 0);
    signal inv_sigma_sq_mod_V_2_fu_692_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal inv_sigma_sq_mod_V_2_reg_16303 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_16311 : STD_LOGIC_VECTOR (0 downto 0);
    signal soft_word_set_V_20_fu_726_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal soft_word_set_V_20_reg_16319 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_fu_738_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_reg_16332 : STD_LOGIC_VECTOR (14 downto 0);
    signal hard_bit_inc_V_fu_744_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hard_bit_inc_V_reg_16350 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_16357 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17 : BOOLEAN;
    signal ap_predicate_op2631_write_state20 : BOOLEAN;
    signal ap_block_state20_io : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter18 : BOOLEAN;
    signal ap_predicate_op2667_write_state21 : BOOLEAN;
    signal ap_predicate_op2685_write_state21 : BOOLEAN;
    signal ap_block_state21_io : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter19 : BOOLEAN;
    signal ap_predicate_op2687_write_state22 : BOOLEAN;
    signal ap_block_state22_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_V_fu_753_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal i_V_reg_16361 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_49_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_16366_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_16381_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_16387_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_16391_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_16395_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_16399_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_16403_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_16407_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_16411_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_16415_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_16419_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_16423_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_16427_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_16433_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_not_reg_16440_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_16445_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_283_not_reg_16453_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge51_reg_16458_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_16462_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_16466_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16470_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_demod_func1_fu_464_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func1_fu_464_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func1_fu_464_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func1_fu_464_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func1_fu_464_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func1_fu_464_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_reg_16477_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_reg_16477_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_reg_16477_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_reg_16477_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_reg_16477_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_reg_16477_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func2_fu_486_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func2_fu_486_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func2_fu_486_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func2_fu_486_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func2_fu_486_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func2_fu_486_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_reg_16487_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_reg_16487_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_reg_16487_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_reg_16487_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_reg_16487_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_reg_16487_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func3_fu_508_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func3_fu_508_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func3_fu_508_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func3_fu_508_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func3_fu_508_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func3_fu_508_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_reg_16497_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_reg_16497_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_reg_16497_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_reg_16497_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_reg_16497_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_reg_16497_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func4_fu_530_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func4_fu_530_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func4_fu_530_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func4_fu_530_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func4_fu_530_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demod_func4_fu_530_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_reg_16507_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_reg_16507_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_reg_16507_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_reg_16507_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_reg_16507_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_reg_16507_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_1_V_fu_1201_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_1_V_reg_16517 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_2_V_fu_1285_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_2_V_reg_16526 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_3_V_fu_1369_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_3_V_reg_16535 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_4_V_fu_1453_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_4_V_reg_16544 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_211_fu_1461_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_211_reg_16553 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_211_reg_16553_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_61_reg_16559 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_s_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_s_reg_16564 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i1_fu_1489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i1_reg_16569 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_reg_16576 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_fu_1515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_reg_16581 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_reg_16586 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_5_reg_16592 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_6_reg_16597 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_222_fu_1551_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_222_reg_16603 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_222_reg_16603_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_16_reg_16609 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_6_fu_1573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_6_reg_16614 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i2_fu_1579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i2_reg_16619 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_reg_16626 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_6_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_6_reg_16631 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_reg_16636 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_9_reg_16642 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_10_reg_16647 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_233_fu_1641_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_233_reg_16653 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_233_reg_16653_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_18_reg_16659 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_7_fu_1663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_7_reg_16664 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i4_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i4_reg_16669 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_reg_16676 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_8_fu_1695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_8_reg_16681 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_12_reg_16686 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_13_reg_16692 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_14_reg_16697 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_244_fu_1731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_244_reg_16703 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_244_reg_16703_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_20_reg_16709 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_1_fu_1753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_1_reg_16714 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i6_fu_1759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i6_reg_16719 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_14_reg_16726 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_10_fu_1785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_10_reg_16731 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_reg_16736 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_17_reg_16742 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_18_reg_16747 : STD_LOGIC_VECTOR (5 downto 0);
    signal neg_llr_1_V_1_fu_1897_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_1_V_1_reg_16753 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_2_V_1_fu_1981_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_2_V_1_reg_16762 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_3_V_1_fu_2065_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_3_V_1_reg_16771 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_4_V_1_fu_2149_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_4_V_1_reg_16780 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_267_fu_2157_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_267_reg_16789 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_267_reg_16789_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_129_1_reg_16795 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_12_1_fu_2179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_12_1_reg_16800 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i1_1_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i1_1_reg_16805 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_1_reg_16812 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_1_fu_2211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_reg_16817 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_540_1_reg_16822 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_523_1_reg_16828 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_524_1_reg_16833 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_278_fu_2247_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_reg_16839 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_278_reg_16839_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_133_1_reg_16845 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_13_1_fu_2269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_13_1_reg_16850 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i2_1_fu_2275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i2_1_reg_16855 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_1_reg_16862 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_6_1_fu_2301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_6_1_reg_16867 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_544_1_reg_16872 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_527_1_reg_16878 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_528_1_reg_16883 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_289_fu_2337_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_289_reg_16889 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_289_reg_16889_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_139_1_reg_16895 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_14_1_fu_2359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_14_1_reg_16900 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i4_1_fu_2365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i4_1_reg_16905 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_1_reg_16912 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_8_1_fu_2391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_8_1_reg_16917 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_548_1_reg_16922 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_531_1_reg_16928 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_532_1_reg_16933 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_300_fu_2427_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_300_reg_16939 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_300_reg_16939_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_145_1_reg_16945 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_15_1_fu_2449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_15_1_reg_16950 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i6_1_fu_2455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i6_1_reg_16955 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_14_1_reg_16962 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_10_1_fu_2481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_10_1_reg_16967 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_552_1_reg_16972 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_535_1_reg_16978 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_536_1_reg_16983 : STD_LOGIC_VECTOR (5 downto 0);
    signal neg_llr_1_V_2_fu_2593_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_1_V_2_reg_16989 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_2_V_2_fu_2677_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_2_V_2_reg_16998 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_3_V_2_fu_2761_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_3_V_2_reg_17007 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_320_reg_17016 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_321_fu_2787_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_321_reg_17023 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_322_reg_17029 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_323_fu_2799_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_323_reg_17036 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_323_reg_17036_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_129_2_reg_17042 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_12_2_fu_2821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_12_2_reg_17047 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i1_2_fu_2827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i1_2_reg_17052 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_2_reg_17059 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_2_fu_2853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_2_reg_17064 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_540_2_reg_17069 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_523_2_reg_17075 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_524_2_reg_17080 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_334_fu_2889_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_334_reg_17086 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_334_reg_17086_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_133_2_reg_17092 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_13_2_fu_2911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_13_2_reg_17097 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i2_2_fu_2917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i2_2_reg_17102 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_2_reg_17109 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_6_2_fu_2943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_6_2_reg_17114 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_544_2_reg_17119 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_527_2_reg_17125 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_528_2_reg_17130 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_345_fu_2979_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_345_reg_17136 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_345_reg_17136_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_139_2_reg_17142 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_14_2_fu_3001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_14_2_reg_17147 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i4_2_fu_3007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i4_2_reg_17152 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_2_reg_17159 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_8_2_fu_3033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_8_2_reg_17164 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_548_2_reg_17169 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_531_2_reg_17175 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_532_2_reg_17180 : STD_LOGIC_VECTOR (5 downto 0);
    signal neg_llr_1_V_3_fu_3145_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_1_V_3_reg_17186 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_2_V_3_fu_3229_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_2_V_3_reg_17195 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_3_V_3_fu_3313_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_3_V_3_reg_17204 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_376_reg_17213 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_377_fu_3339_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_377_reg_17220 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_378_reg_17226 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_379_fu_3351_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_379_reg_17233 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_379_reg_17233_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_129_3_reg_17239 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_12_3_fu_3373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_12_3_reg_17244 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i1_3_fu_3379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i1_3_reg_17249 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_3_reg_17256 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_3_fu_3405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_3_reg_17261 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_540_3_reg_17266 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_523_3_reg_17272 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_524_3_reg_17277 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_390_fu_3441_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_390_reg_17283 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_390_reg_17283_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_133_3_reg_17289 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_13_3_fu_3463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_13_3_reg_17294 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i2_3_fu_3469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i2_3_reg_17299 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_3_reg_17306 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_6_3_fu_3495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_6_3_reg_17311 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_544_3_reg_17316 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_527_3_reg_17322 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_528_3_reg_17327 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_401_fu_3531_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_401_reg_17333 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_401_reg_17333_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_139_3_reg_17339 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_14_3_fu_3553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_14_3_reg_17344 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i4_3_fu_3559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i4_3_reg_17349 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_3_reg_17356 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_8_3_fu_3585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_8_3_reg_17361 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_548_3_reg_17366 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_531_3_reg_17372 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_532_3_reg_17377 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_423_reg_17383 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_424_fu_3639_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_424_reg_17390 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_425_reg_17396 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_426_reg_17403 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_427_fu_3669_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_427_reg_17410 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_428_reg_17416 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_429_reg_17423 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_430_fu_3699_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_430_reg_17430 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_431_reg_17436 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_432_reg_17443 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_433_fu_3729_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_433_reg_17450 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_434_reg_17456 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_479_reg_17463 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_480_fu_3759_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_480_reg_17470 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_481_reg_17476 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_482_reg_17483 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_483_fu_3789_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_483_reg_17490 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_484_reg_17496 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_485_reg_17503 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_fu_3819_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_486_reg_17510 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_487_reg_17516 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_488_reg_17523 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_489_fu_3849_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_489_reg_17530 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_490_reg_17536 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_62_fu_3889_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_62_reg_17543 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_fu_3905_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_9_reg_17549 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_s_fu_3924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_s_reg_17555 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_3937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_reg_17560 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_2_fu_3969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_2_reg_17565 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_fu_3987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_reg_17570 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_fu_4056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_reg_17575 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_8_fu_4085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_8_reg_17581 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_4112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_reg_17587 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_4128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_reg_17592 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_17_fu_4162_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_17_reg_17597 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_fu_4178_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_11_reg_17603 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_3_fu_4197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_3_reg_17609 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_fu_4210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_reg_17614 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_4_fu_4242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_4_reg_17619 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_fu_4260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_reg_17624 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_s_fu_4329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_s_reg_17629 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_4358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_reg_17635 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_4385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_reg_17641 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_4401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_reg_17646 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_19_fu_4435_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_19_reg_17651 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_fu_4451_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_13_reg_17657 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_5_fu_4470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_reg_17663 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_fu_4483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_reg_17668 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_6_fu_4515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_6_reg_17673 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_9_fu_4533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_9_reg_17678 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_4602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_reg_17683 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_4631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_reg_17689 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_4658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_reg_17695 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_4674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_reg_17700 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_21_fu_4708_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_21_reg_17705 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_15_fu_4724_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_15_reg_17711 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_7_fu_4743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_reg_17717 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_fu_4756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_reg_17722 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_8_fu_4788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_8_reg_17727 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_fu_4806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_reg_17732 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_4875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_reg_17737 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_4904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_reg_17743 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_111_fu_4931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_111_reg_17749 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_fu_4947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_reg_17754 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_130_1_fu_4981_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_130_1_reg_17759 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_1_fu_4997_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_9_1_reg_17765 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_14_1_fu_5016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_1_reg_17771 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_5029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_reg_17776 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_1_fu_5061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_1_reg_17781 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_1_fu_5079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_1_reg_17786 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_16_1_fu_5148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_16_1_reg_17791 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_12_1_fu_5177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_12_1_reg_17797 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_367_s_fu_5204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_367_s_reg_17803 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_369_s_fu_5220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_369_s_reg_17808 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_136_1_fu_5254_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_136_1_reg_17813 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_1_fu_5270_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_11_1_reg_17819 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_18_1_fu_5289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_18_1_reg_17825 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_1_fu_5302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_1_reg_17830 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_19_1_fu_5334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_19_1_reg_17835 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_1_fu_5352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_1_reg_17840 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_17_1_fu_5421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_17_1_reg_17845 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_13_1_fu_5450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_13_1_reg_17851 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_395_s_fu_5477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_395_s_reg_17857 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_397_s_fu_5493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_397_s_reg_17862 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_142_1_fu_5527_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_142_1_reg_17867 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_1_fu_5543_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_13_1_reg_17873 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_22_1_fu_5562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_22_1_reg_17879 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_1_fu_5575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_1_reg_17884 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_23_1_fu_5607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_23_1_reg_17889 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_9_1_fu_5625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_9_1_reg_17894 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_18_1_fu_5694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_18_1_reg_17899 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_1_fu_5723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_1_reg_17905 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_421_s_fu_5750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_421_s_reg_17911 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_423_s_fu_5766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_423_s_reg_17916 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_148_1_fu_5800_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_148_1_reg_17921 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_15_1_fu_5816_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_15_1_reg_17927 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_26_1_fu_5835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_26_1_reg_17933 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_1_fu_5848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_1_reg_17938 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_27_1_fu_5880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_27_1_reg_17943 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_1_fu_5898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_1_reg_17948 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_19_1_fu_5967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_19_1_reg_17953 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_1_fu_5996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_1_reg_17959 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_447_s_fu_6023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_447_s_reg_17965 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_449_s_fu_6039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_449_s_reg_17970 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_llr_4_V_2_fu_6083_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_4_V_2_reg_17975 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_130_2_fu_6119_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_130_2_reg_17983 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_2_fu_6135_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_9_2_reg_17989 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_14_2_fu_6154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_2_reg_17995 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_6167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_reg_18000 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_2_fu_6199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_2_reg_18005 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_2_fu_6217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_2_reg_18010 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_16_2_fu_6286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_16_2_reg_18015 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_12_2_fu_6315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_12_2_reg_18021 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_367_1_fu_6342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_367_1_reg_18027 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_369_1_fu_6358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_369_1_reg_18032 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_136_2_fu_6392_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_136_2_reg_18037 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_2_fu_6408_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_11_2_reg_18043 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_18_2_fu_6427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_18_2_reg_18049 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_2_fu_6440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_2_reg_18054 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_19_2_fu_6472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_19_2_reg_18059 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_2_fu_6490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_2_reg_18064 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_17_2_fu_6559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_17_2_reg_18069 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_13_2_fu_6588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_13_2_reg_18075 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_395_1_fu_6615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_395_1_reg_18081 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_397_1_fu_6631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_397_1_reg_18086 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_142_2_fu_6665_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_142_2_reg_18091 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_2_fu_6681_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_13_2_reg_18097 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_22_2_fu_6700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_22_2_reg_18103 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_2_fu_6713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_2_reg_18108 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_23_2_fu_6745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_23_2_reg_18113 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_9_2_fu_6763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_9_2_reg_18118 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_18_2_fu_6832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_18_2_reg_18123 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_2_fu_6861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_2_reg_18129 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_421_1_fu_6888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_421_1_reg_18135 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_423_1_fu_6904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_423_1_reg_18140 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_356_fu_6910_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_356_reg_18145 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_145_2_reg_18151 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_s_i_i6_2_fu_6946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i6_2_reg_18156 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_25_2_fu_6958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_25_2_reg_18162 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_14_2_reg_18168 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_10_2_fu_6984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_10_2_reg_18173 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_2_fu_7000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_2_reg_18178 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_10_2_fu_7006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_10_2_reg_18185 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_11_2_fu_7022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_11_2_reg_18190 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_2_fu_7038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_2_reg_18195 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_11_2_fu_7044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_11_2_reg_18202 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_llr_4_V_3_fu_7088_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_4_V_3_reg_18207 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_130_3_fu_7124_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_130_3_reg_18215 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_3_fu_7140_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_9_3_reg_18221 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_14_3_fu_7159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_3_reg_18227 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_7172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_reg_18232 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_3_fu_7204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_3_reg_18237 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_3_fu_7222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_3_reg_18242 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_16_3_fu_7291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_16_3_reg_18247 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_12_3_fu_7320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_12_3_reg_18253 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_367_2_fu_7347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_367_2_reg_18259 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_369_2_fu_7363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_369_2_reg_18264 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_136_3_fu_7397_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_136_3_reg_18269 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_3_fu_7413_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_11_3_reg_18275 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_18_3_fu_7432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_18_3_reg_18281 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_3_fu_7445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_3_reg_18286 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_19_3_fu_7477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_19_3_reg_18291 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_3_fu_7495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_3_reg_18296 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_17_3_fu_7564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_17_3_reg_18301 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_13_3_fu_7593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_13_3_reg_18307 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_395_2_fu_7620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_395_2_reg_18313 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_397_2_fu_7636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_397_2_reg_18318 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_142_3_fu_7670_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_142_3_reg_18323 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_3_fu_7686_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_13_3_reg_18329 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_22_3_fu_7705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_22_3_reg_18335 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_3_fu_7718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_3_reg_18340 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_23_3_fu_7750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_23_3_reg_18345 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_9_3_fu_7768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_9_3_reg_18350 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_18_3_fu_7837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_18_3_reg_18355 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_3_fu_7866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_3_reg_18361 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_421_2_fu_7893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_421_2_reg_18367 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_423_2_fu_7909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_423_2_reg_18372 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_412_fu_7915_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_412_reg_18377 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_145_3_reg_18383 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_s_i_i6_3_fu_7951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i6_3_reg_18388 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_25_3_fu_7963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_25_3_reg_18394 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_14_3_reg_18400 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_10_3_fu_7989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_10_3_reg_18405 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_3_fu_8005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_3_reg_18410 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_10_3_fu_8011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_10_3_reg_18417 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_11_3_fu_8027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_11_3_reg_18422 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_3_fu_8043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_3_reg_18427 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_11_3_fu_8049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_11_3_reg_18434 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_llr_1_V_4_fu_8093_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_1_V_4_reg_18439 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_2_V_4_fu_8139_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_2_V_4_reg_18447 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_3_V_4_fu_8185_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_3_V_4_reg_18455 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_4_V_4_fu_8231_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_4_V_4_reg_18463 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_435_fu_8239_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_435_reg_18471 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_129_4_reg_18477 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_s_i_i1_4_fu_8275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i1_4_reg_18482 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_13_4_fu_8287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_13_4_reg_18488 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_4_reg_18494 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_4_fu_8313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_4_reg_18499 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_4_fu_8329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_4_reg_18504 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_fu_8335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_reg_18511 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_4_fu_8351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_4_reg_18516 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_4_fu_8367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_4_reg_18521 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_4_fu_8373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_4_reg_18528 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_446_fu_8379_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_446_reg_18533 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_133_4_reg_18539 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_s_i_i2_4_fu_8415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i2_4_reg_18544 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_17_4_fu_8427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_17_4_reg_18550 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_4_reg_18556 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_6_4_fu_8453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_6_4_reg_18561 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_4_fu_8469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_4_reg_18566 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_4_fu_8475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_4_reg_18573 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_7_4_fu_8491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_7_4_reg_18578 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_4_fu_8507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_4_reg_18583 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_4_fu_8513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_4_reg_18590 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_457_fu_8519_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_457_reg_18595 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_139_4_reg_18601 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_s_i_i4_4_fu_8555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i4_4_reg_18606 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_21_4_fu_8567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_21_4_reg_18612 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_4_reg_18618 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_8_4_fu_8593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_8_4_reg_18623 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_4_fu_8609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_4_reg_18628 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_8_4_fu_8615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_8_4_reg_18635 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_9_4_fu_8631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_9_4_reg_18640 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_9_4_fu_8647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_9_4_reg_18645 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_9_4_fu_8653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_9_4_reg_18652 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_fu_8659_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_reg_18657 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_145_4_reg_18663 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_s_i_i6_4_fu_8695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i6_4_reg_18668 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_25_4_fu_8707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_25_4_reg_18674 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_14_4_reg_18680 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_10_4_fu_8733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_10_4_reg_18685 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_4_fu_8749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_4_reg_18690 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_10_4_fu_8755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_10_4_reg_18697 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_11_4_fu_8771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_11_4_reg_18702 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_4_fu_8787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_4_reg_18707 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_11_4_fu_8793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_11_4_reg_18714 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_llr_1_V_5_fu_8837_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_1_V_5_reg_18719 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_2_V_5_fu_8883_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_2_V_5_reg_18727 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_3_V_5_fu_8929_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_3_V_5_reg_18735 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_4_V_5_fu_8975_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal neg_llr_4_V_5_reg_18743 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_491_fu_8983_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_491_reg_18751 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_129_5_reg_18757 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_s_i_i1_5_fu_9019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i1_5_reg_18762 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_13_5_fu_9031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_13_5_reg_18768 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_5_reg_18774 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_s_fu_9057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_s_reg_18779 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_s_fu_9073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_s_reg_18784 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_s_fu_9079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_s_reg_18791 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_5_fu_9095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_5_reg_18796 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_5_fu_9111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_5_reg_18801 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_5_fu_9117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_5_reg_18808 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_502_fu_9123_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_502_reg_18813 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_133_5_reg_18819 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_s_i_i2_5_fu_9159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i2_5_reg_18824 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_17_5_fu_9171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_17_5_reg_18830 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_5_reg_18836 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_6_5_fu_9197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_6_5_reg_18841 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_5_fu_9213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_5_reg_18846 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_5_fu_9219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_5_reg_18853 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_7_5_fu_9235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_7_5_reg_18858 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_5_fu_9251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_5_reg_18863 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_5_fu_9257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_5_reg_18870 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_513_fu_9263_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_513_reg_18875 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_139_5_reg_18881 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_s_i_i4_5_fu_9299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i4_5_reg_18886 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_21_5_fu_9311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_21_5_reg_18892 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_5_reg_18898 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_8_5_fu_9337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_8_5_reg_18903 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_5_fu_9353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_5_reg_18908 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_8_5_fu_9359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_8_5_reg_18915 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_9_5_fu_9375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_9_5_reg_18920 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_9_5_fu_9391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_9_5_reg_18925 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_9_5_fu_9397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_9_5_reg_18932 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_524_fu_9403_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_524_reg_18937 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_145_5_reg_18943 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_s_i_i6_5_fu_9439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i6_5_reg_18948 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_25_5_fu_9451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_25_5_reg_18954 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_14_5_reg_18960 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range2_all_ones_10_5_fu_9477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_10_5_reg_18965 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_5_fu_9493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_5_reg_18970 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_10_5_fu_9499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_10_5_reg_18977 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_11_5_fu_9515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_11_5_reg_18982 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_5_fu_9531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_5_reg_18987 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_11_5_fu_9537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_11_5_reg_18994 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_10023_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_reg_18999 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_10030_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_reg_19010 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_114_fu_10037_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_114_reg_19022 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_fu_10044_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_reg_19034 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_116_fu_10531_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_116_reg_19046 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_117_fu_10538_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_117_reg_19052 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_fu_10545_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_reg_19059 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_119_fu_10552_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_119_reg_19066 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_148_2_fu_10917_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_148_2_reg_19073 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_15_2_fu_10944_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_15_2_reg_19079 : STD_LOGIC_VECTOR (5 downto 0);
    signal overflow_19_2_fu_11074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_19_2_reg_19085 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_2_fu_11114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_2_reg_19091 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_39_2_fu_11153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_39_2_reg_19097 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_2_fu_11180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_2_reg_19104 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_121_fu_11185_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_121_reg_19111 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_122_fu_11192_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_122_reg_19117 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_123_fu_11199_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_123_reg_19123 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_148_3_fu_11564_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_148_3_reg_19129 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_15_3_fu_11591_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_15_3_reg_19135 : STD_LOGIC_VECTOR (5 downto 0);
    signal overflow_19_3_fu_11721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_19_3_reg_19141 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_3_fu_11761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_3_reg_19147 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_39_3_fu_11800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_39_3_reg_19153 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_3_fu_11827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_3_reg_19160 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_fu_11832_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_125_reg_19167 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_fu_11839_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_reg_19173 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_129_fu_11846_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_129_reg_19179 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_130_4_fu_11863_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_130_4_reg_19185 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_4_fu_11878_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_9_4_reg_19191 : STD_LOGIC_VECTOR (5 downto 0);
    signal overflow_16_4_fu_12008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_16_4_reg_19197 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_12_4_fu_12048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_12_4_reg_19203 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_36_4_fu_12087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_36_4_reg_19209 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_32_4_fu_12114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_32_4_reg_19216 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_136_4_fu_12129_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_136_4_reg_19223 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_4_fu_12144_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_11_4_reg_19229 : STD_LOGIC_VECTOR (5 downto 0);
    signal overflow_17_4_fu_12274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_17_4_reg_19235 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_13_4_fu_12314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_13_4_reg_19241 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_37_4_fu_12353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_37_4_reg_19247 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_33_4_fu_12380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_33_4_reg_19254 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_142_4_fu_12395_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_142_4_reg_19261 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_4_fu_12410_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_13_4_reg_19267 : STD_LOGIC_VECTOR (5 downto 0);
    signal overflow_18_4_fu_12540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_18_4_reg_19273 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_4_fu_12580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_4_reg_19279 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_38_4_fu_12619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_38_4_reg_19285 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_34_4_fu_12646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_34_4_reg_19292 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_148_4_fu_12661_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_148_4_reg_19299 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_15_4_fu_12676_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_15_4_reg_19305 : STD_LOGIC_VECTOR (5 downto 0);
    signal overflow_19_4_fu_12806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_19_4_reg_19311 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_4_fu_12846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_4_reg_19317 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_39_4_fu_12885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_39_4_reg_19323 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_4_fu_12912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_4_reg_19330 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_130_5_fu_12927_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_130_5_reg_19337 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_5_fu_12942_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_9_5_reg_19343 : STD_LOGIC_VECTOR (5 downto 0);
    signal overflow_16_5_fu_13072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_16_5_reg_19349 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_12_5_fu_13112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_12_5_reg_19355 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_36_5_fu_13151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_36_5_reg_19361 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_32_5_fu_13178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_32_5_reg_19368 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_136_5_fu_13193_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_136_5_reg_19375 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_5_fu_13208_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_11_5_reg_19381 : STD_LOGIC_VECTOR (5 downto 0);
    signal overflow_17_5_fu_13338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_17_5_reg_19387 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_13_5_fu_13378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_13_5_reg_19393 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_37_5_fu_13417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_37_5_reg_19399 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_33_5_fu_13444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_33_5_reg_19406 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_142_5_fu_13459_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_142_5_reg_19413 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_5_fu_13474_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_13_5_reg_19419 : STD_LOGIC_VECTOR (5 downto 0);
    signal overflow_18_5_fu_13604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_18_5_reg_19425 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_5_fu_13644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_5_reg_19431 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_38_5_fu_13683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_38_5_reg_19437 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_34_5_fu_13710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_34_5_reg_19444 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_148_5_fu_13725_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_148_5_reg_19451 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_15_5_fu_13740_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_15_5_reg_19457 : STD_LOGIC_VECTOR (5 downto 0);
    signal overflow_19_5_fu_13870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_19_5_reg_19463 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_5_fu_13910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_5_reg_19469 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_39_5_fu_13949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_39_5_reg_19475 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_5_fu_13976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_5_reg_19482 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp34_fu_14007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp34_reg_19492 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp28_fu_14046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp28_reg_19498 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp33_fu_14071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp33_reg_19504 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_14076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_19510 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_568_fu_15691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_568_reg_19517 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_568_reg_19517_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_569_fu_15697_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_569_reg_19525 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_569_reg_19525_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_570_fu_15701_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_570_reg_19532 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_570_reg_19532_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_571_fu_15705_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_571_reg_19538 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge52_fu_15733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_15765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_reg_19547 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_575_fu_16052_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_575_reg_19562 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_579_fu_16062_p2 : STD_LOGIC_VECTOR (151 downto 0);
    signal tmp_579_reg_19567 : STD_LOGIC_VECTOR (151 downto 0);
    signal tmp_last_V_1_fu_16068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_1_reg_19573 : STD_LOGIC_VECTOR (0 downto 0);
    signal hard_out_data_V_fu_16146_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_state23_io : BOOLEAN;
    signal hard_out_data_V_1_fu_16176_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal grp_demod_func1_fu_464_ap_start : STD_LOGIC;
    signal grp_demod_func1_fu_464_ap_done : STD_LOGIC;
    signal grp_demod_func1_fu_464_ap_idle : STD_LOGIC;
    signal grp_demod_func1_fu_464_ap_ready : STD_LOGIC;
    signal grp_demod_func1_fu_464_ap_ce : STD_LOGIC;
    signal grp_demod_func1_fu_464_sym_M_real_V : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_demod_func1_fu_464_sym_M_imag_V : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_demod_func2_fu_486_ap_start : STD_LOGIC;
    signal grp_demod_func2_fu_486_ap_done : STD_LOGIC;
    signal grp_demod_func2_fu_486_ap_idle : STD_LOGIC;
    signal grp_demod_func2_fu_486_ap_ready : STD_LOGIC;
    signal grp_demod_func2_fu_486_ap_ce : STD_LOGIC;
    signal grp_demod_func2_fu_486_sym_M_real_V : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_demod_func2_fu_486_sym_M_imag_V : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_demod_func3_fu_508_ap_start : STD_LOGIC;
    signal grp_demod_func3_fu_508_ap_done : STD_LOGIC;
    signal grp_demod_func3_fu_508_ap_idle : STD_LOGIC;
    signal grp_demod_func3_fu_508_ap_ready : STD_LOGIC;
    signal grp_demod_func3_fu_508_ap_ce : STD_LOGIC;
    signal grp_demod_func3_fu_508_sym_M_real_V : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_demod_func3_fu_508_sym_M_imag_V : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_demod_func4_fu_530_ap_start : STD_LOGIC;
    signal grp_demod_func4_fu_530_ap_done : STD_LOGIC;
    signal grp_demod_func4_fu_530_ap_idle : STD_LOGIC;
    signal grp_demod_func4_fu_530_ap_ready : STD_LOGIC;
    signal grp_demod_func4_fu_530_ap_ce : STD_LOGIC;
    signal grp_demod_func4_fu_530_sym_M_real_V : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_demod_func4_fu_530_sym_M_imag_V : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_mux_p_2_phi_fu_456_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_demod_func1_fu_464_ap_start_reg : STD_LOGIC := '0';
    signal grp_demod_func2_fu_486_ap_start_reg : STD_LOGIC := '0';
    signal grp_demod_func3_fu_508_ap_start_reg : STD_LOGIC := '0';
    signal grp_demod_func4_fu_530_ap_start_reg : STD_LOGIC := '0';
    signal word_cnt_V_6_fu_374 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal word_cnt_V_1_fu_770_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal word_cnt_V_3_fu_789_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal word_cnt_V_5_fu_898_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal hard_bit_inc_V_12_fu_378 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge50_fu_13986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_112_fu_13995_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal hard_bit_inc_V_14_fu_14028_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal hard_bit_inc_V_13_fu_14104_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_565_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal hard_bit_inc_V_8_fu_14128_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal hard_bit_cnt_V_2_fu_382 : STD_LOGIC_VECTOR (8 downto 0);
    signal hard_bit_cnt_V_1_fu_15738_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal hard_bit_cnt_V_fu_15759_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_1_fu_386 : STD_LOGIC_VECTOR (23 downto 0);
    signal soft_word_set_V_1_fu_14988_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal soft_word_set_V_8_fu_15127_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal soft_word_set_V_4_fu_15308_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_31_fu_15351_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_30_fu_15371_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_28_fu_15405_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_27_fu_15425_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_25_fu_15467_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_24_fu_15487_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_22_fu_15529_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_21_fu_15549_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_19_fu_15591_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_3_fu_15611_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_1_fu_15661_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_s_fu_390 : STD_LOGIC_VECTOR (151 downto 0);
    signal p_Result_45_fu_16135_p2 : STD_LOGIC_VECTOR (151 downto 0);
    signal r_V_4_fu_16161_p1 : STD_LOGIC_VECTOR (151 downto 0);
    signal p_Val2_2_fu_394 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_43_fu_14950_p25 : STD_LOGIC_VECTOR (191 downto 0);
    signal soft_word_V_6_fu_15104_p3 : STD_LOGIC_VECTOR (191 downto 0);
    signal soft_word_V_3_fu_15258_p3 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_29_fu_15334_p5 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_26_fu_15388_p5 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_23_fu_15450_p5 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_20_fu_15512_p5 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_2_fu_15574_p5 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_s_111_fu_15636_p5 : STD_LOGIC_VECTOR (191 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_state24 : BOOLEAN;
    signal ap_block_state24_io : BOOLEAN;
    signal p_s_fu_646_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_126_fu_674_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inv_sigma_sq_mod_V_fu_684_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal inv_sigma_sq_mod_V_3_fu_616_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ctrl_block_rem_V_fu_636_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_706_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_710_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_183_fu_716_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal soft_word_last_set_V_fu_720_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal lhs_V_16_cast_fu_734_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_557_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_cast_fu_829_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_51_cast_fu_838_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_45_cast_fu_847_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_39_cast_fu_856_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_31_cast_fu_865_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_18_cast_fu_874_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_60_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal word_cnt_V_4_fu_892_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_15_cast_fu_975_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_26_cast_fu_984_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_22_cast_fu_998_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_58_cast_fu_1012_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_298_not_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_cast_fu_1035_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_64_cast_fu_1044_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal OP2_V_cast_fu_1125_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_6_fu_1129_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_188_fu_1135_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_201_fu_1147_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_1155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_1173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_189_fu_1143_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_6_fu_1167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_28_0_not_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_0_mux_fu_1185_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_fu_1193_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_9_cast_fu_1209_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_s_57_fu_1213_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_202_fu_1219_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_204_fu_1231_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_130_fu_1245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_1239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i5_fu_1257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_fu_1227_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_7_fu_1251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_29_0_not_fu_1263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_92_0_mux_fu_1269_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_58_fu_1277_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_cast_59_fu_1293_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_4_fu_1297_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_205_fu_1303_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_207_fu_1315_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_136_fu_1329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_1323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i6_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_206_fu_1311_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_s_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_30_0_not_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_100_0_mux_fu_1353_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_60_fu_1361_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_6_cast_fu_1377_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_3_fu_1381_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_208_fu_1387_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_fu_1399_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_138_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_1407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i7_fu_1425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_209_fu_1395_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_1_fu_1419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_31_0_not_fu_1431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_127_0_mux_fu_1437_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_fu_1445_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_213_fu_1479_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_s_fu_1505_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_224_fu_1569_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_7_fu_1595_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_235_fu_1659_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_11_fu_1685_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_246_fu_1749_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_15_fu_1775_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal OP2_V_1_cast_fu_1821_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_6_1_fu_1825_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_255_fu_1831_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_257_fu_1843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_140_fu_1857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_254_1_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_1_fu_1869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_256_fu_1839_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_28_1_fu_1863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_28_1_not_fu_1875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_1_mux_fu_1881_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_1_fu_1889_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_9_1_cast_fu_1905_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_91_1_fu_1909_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_258_fu_1915_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_260_fu_1927_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_fu_1941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_294_1_fu_1935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i5_1_fu_1953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_259_fu_1923_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_29_1_fu_1947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_29_1_not_fu_1959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_92_1_mux_fu_1965_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_92_1_fu_1973_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_10_1_cast_fu_1989_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_99_1_fu_1993_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_261_fu_1999_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_263_fu_2011_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_fu_2025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_305_1_fu_2019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i6_1_fu_2037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_262_fu_2007_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_30_1_fu_2031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_30_1_not_fu_2043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_100_1_mux_fu_2049_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_100_1_fu_2057_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_11_1_cast_fu_2073_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_126_1_fu_2077_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_264_fu_2083_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_266_fu_2095_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_145_fu_2109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_343_1_fu_2103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i7_1_fu_2121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_265_fu_2091_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_31_1_fu_2115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_31_1_not_fu_2127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_127_1_mux_fu_2133_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_127_1_fu_2141_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_269_fu_2175_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_539_1_fu_2201_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_280_fu_2265_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_543_1_fu_2291_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_291_fu_2355_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_547_1_fu_2381_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_302_fu_2445_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_551_1_fu_2471_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal OP2_V_2_cast_fu_2517_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_6_2_fu_2521_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_311_fu_2527_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_313_fu_2539_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_146_fu_2553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_254_2_fu_2547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_2_fu_2565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_312_fu_2535_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_28_2_fu_2559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_28_2_not_fu_2571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_2_mux_fu_2577_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_2_fu_2585_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_9_2_cast_fu_2601_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_91_2_fu_2605_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_314_fu_2611_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_316_fu_2623_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_147_fu_2637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_294_2_fu_2631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i5_2_fu_2649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_315_fu_2619_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_29_2_fu_2643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_29_2_not_fu_2655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_92_2_mux_fu_2661_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_92_2_fu_2669_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_10_2_cast_fu_2685_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_99_2_fu_2689_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_317_fu_2695_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_319_fu_2707_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_148_fu_2721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_305_2_fu_2715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i6_2_fu_2733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_318_fu_2703_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_30_2_fu_2727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_30_2_not_fu_2739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_100_2_mux_fu_2745_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_100_2_fu_2753_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_11_2_cast_fu_2769_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_126_2_fu_2773_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_325_fu_2817_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_539_2_fu_2843_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_336_fu_2907_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_543_2_fu_2933_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_347_fu_2997_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_547_2_fu_3023_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal OP2_V_3_cast_fu_3069_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_6_3_fu_3073_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_367_fu_3079_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_369_fu_3091_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_150_fu_3105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_254_3_fu_3099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_3_fu_3117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_368_fu_3087_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_28_3_fu_3111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_28_3_not_fu_3123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_3_mux_fu_3129_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_3_fu_3137_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_9_3_cast_fu_3153_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_91_3_fu_3157_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_370_fu_3163_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_372_fu_3175_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_151_fu_3189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_294_3_fu_3183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i5_3_fu_3201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_371_fu_3171_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_29_3_fu_3195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_29_3_not_fu_3207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_92_3_mux_fu_3213_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_92_3_fu_3221_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_10_3_cast_fu_3237_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_99_3_fu_3241_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_373_fu_3247_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_375_fu_3259_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_152_fu_3273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_305_3_fu_3267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i6_3_fu_3285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_374_fu_3255_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal underflow_30_3_fu_3279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_30_3_not_fu_3291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_100_3_mux_fu_3297_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_100_3_fu_3305_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_11_3_cast_fu_3321_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_126_3_fu_3325_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_381_fu_3369_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_539_3_fu_3395_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_392_fu_3459_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_543_3_fu_3485_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_403_fu_3549_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_547_3_fu_3575_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal OP2_V_4_cast_fu_3621_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_6_4_fu_3625_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal OP2_V_9_4_cast_fu_3651_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_91_4_fu_3655_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal OP2_V_10_4_cast_fu_3681_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_99_4_fu_3685_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal OP2_V_11_4_cast_fu_3711_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_126_4_fu_3715_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal OP2_V_5_cast_fu_3741_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_6_5_fu_3745_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal OP2_V_9_5_cast_fu_3771_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_91_5_fu_3775_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal OP2_V_10_5_cast_fu_3801_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_99_5_fu_3805_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal OP2_V_11_5_cast_fu_3831_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_126_5_fu_3835_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_i_i1_fu_3875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_212_fu_3861_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_s_fu_3879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_3885_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_3901_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_216_fu_3910_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_214_fu_3868_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_3918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_3942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_fu_3955_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_215_fu_3894_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_3963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_fu_3992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_217_fu_3930_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_4005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i1_fu_4011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_219_fu_3975_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_fu_3982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_4024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_fu_4030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_3947_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i4_fu_4044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i4_fu_4050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_4016_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_50_fu_4061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_fu_3997_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i5_fu_4073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i5_fu_4079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_fu_4036_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_fu_4090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_220_fu_4102_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_74_fu_4106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i1_fu_4067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_221_fu_4118_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_76_fu_4122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i_fu_4096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i2_fu_4148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_223_fu_4134_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_3_fu_4152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_4158_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_4174_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_227_fu_4183_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_225_fu_4141_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_4191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_fu_4215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_229_fu_4228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_226_fu_4167_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_4236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_fu_4265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_228_fu_4203_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_4278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i2_fu_4284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_230_fu_4248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_7_fu_4255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_fu_4297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i3_fu_4303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_fu_4220_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i6_fu_4317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i6_fu_4323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_fu_4289_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_9_fu_4334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_fu_4270_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i7_fu_4346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i7_fu_4352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_fu_4309_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_10_fu_4363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_231_fu_4375_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_86_fu_4379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i2_fu_4340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_232_fu_4391_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_88_fu_4395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i3_fu_4369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i4_fu_4421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_234_fu_4407_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_5_fu_4425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_4431_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_91_fu_4447_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_238_fu_4456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_236_fu_4414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_4464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_8_fu_4488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_240_fu_4501_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_237_fu_4440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_4509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_9_fu_4538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_239_fu_4476_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_4551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i4_fu_4557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_241_fu_4521_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_9_fu_4528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_4570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i5_fu_4576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_8_fu_4493_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i8_fu_4590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i8_fu_4596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_8_fu_4562_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_11_fu_4607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_9_fu_4543_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i9_fu_4619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i9_fu_4625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_9_fu_4582_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_12_fu_4636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_242_fu_4648_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_98_fu_4652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i4_fu_4613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_243_fu_4664_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_100_fu_4668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i5_fu_4642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i6_fu_4694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_fu_4680_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_7_fu_4698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_fu_4704_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_fu_4720_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_249_fu_4729_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_247_fu_4687_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_4737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_10_fu_4761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_251_fu_4774_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_248_fu_4713_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_4782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_11_fu_4811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_250_fu_4749_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_fu_4824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i6_fu_4830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_252_fu_4794_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_11_fu_4801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_4843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i7_fu_4849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_10_fu_4766_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_fu_4863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_fu_4869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_10_fu_4835_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_13_fu_4880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_11_fu_4816_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i1_fu_4892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i1_fu_4898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_11_fu_4855_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_14_fu_4909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_fu_4921_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_110_fu_4925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i6_fu_4886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_254_fu_4937_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_112_fu_4941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i7_fu_4915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i1_1_fu_4967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_268_fu_4953_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_13_1_fu_4971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_348_1_fu_4977_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_353_1_fu_4993_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_272_fu_5002_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_270_fu_4960_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_355_1_fu_5010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_5034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_274_fu_5047_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_271_fu_4986_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_357_1_fu_5055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_1_fu_5084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_273_fu_5022_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_362_1_fu_5097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i1_1_fu_5103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_275_fu_5067_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_1_fu_5074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_363_1_fu_5116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_1_fu_5122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_5039_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i4_1_fu_5136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i4_1_fu_5142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_5108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_15_fu_5153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_1_fu_5089_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i5_1_fu_5165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i5_1_fu_5171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_1_fu_5128_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_1_fu_5182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_276_fu_5194_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_366_1_fu_5198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i1_1_fu_5159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_277_fu_5210_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_368_1_fu_5214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i_1_fu_5188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i2_1_fu_5240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_279_fu_5226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_17_1_fu_5244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_375_1_fu_5250_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_381_1_fu_5266_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_283_fu_5275_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_281_fu_5233_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_383_1_fu_5283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_1_fu_5307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_285_fu_5320_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_282_fu_5259_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_385_1_fu_5328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_1_fu_5357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_284_fu_5295_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_390_1_fu_5370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i2_1_fu_5376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_286_fu_5340_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_7_1_fu_5347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_391_1_fu_5389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i3_1_fu_5395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_1_fu_5312_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i6_1_fu_5409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i6_1_fu_5415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_1_fu_5381_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_16_fu_5426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_1_fu_5362_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i7_1_fu_5438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i7_1_fu_5444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_1_fu_5401_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_17_fu_5455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_287_fu_5467_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_394_1_fu_5471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i2_1_fu_5432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_288_fu_5483_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_396_1_fu_5487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i3_1_fu_5461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i4_1_fu_5513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_290_fu_5499_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_21_1_fu_5517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_402_1_fu_5523_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_407_1_fu_5539_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_294_fu_5548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_292_fu_5506_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_409_1_fu_5556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_8_1_fu_5580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_296_fu_5593_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_293_fu_5532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_411_1_fu_5601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_9_1_fu_5630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_295_fu_5568_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_416_1_fu_5643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i4_1_fu_5649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_297_fu_5613_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_9_1_fu_5620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_417_1_fu_5662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i5_1_fu_5668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_8_1_fu_5585_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i8_1_fu_5682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i8_1_fu_5688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_8_1_fu_5654_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_18_fu_5699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_9_1_fu_5635_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i9_1_fu_5711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i9_1_fu_5717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_9_1_fu_5674_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_19_fu_5728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_298_fu_5740_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_420_1_fu_5744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i4_1_fu_5705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_299_fu_5756_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_422_1_fu_5760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i5_1_fu_5734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i6_1_fu_5786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_301_fu_5772_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_25_1_fu_5790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_428_1_fu_5796_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_433_1_fu_5812_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_305_fu_5821_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_303_fu_5779_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_435_1_fu_5829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_10_1_fu_5853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_307_fu_5866_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_304_fu_5805_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_437_1_fu_5874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_11_1_fu_5903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_306_fu_5841_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_442_1_fu_5916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i6_1_fu_5922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_308_fu_5886_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_11_1_fu_5893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_443_1_fu_5935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i7_1_fu_5941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_10_1_fu_5858_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i10_1_fu_5955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i10_1_fu_5961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_10_1_fu_5927_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_20_fu_5972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_11_1_fu_5908_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i11_1_fu_5984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i11_1_fu_5990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_11_1_fu_5947_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_21_fu_6001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_309_fu_6013_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_446_1_fu_6017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i6_1_fu_5978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_310_fu_6029_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_448_1_fu_6033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i7_1_fu_6007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_149_fu_6050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_343_2_fu_6045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i7_2_fu_6060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_31_2_fu_6055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_31_2_not_fu_6064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_127_2_mux_fu_6069_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_127_2_fu_6076_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_i_i1_2_fu_6105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_324_fu_6091_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_13_2_fu_6109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_348_2_fu_6115_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_353_2_fu_6131_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_328_fu_6140_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_326_fu_6098_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_355_2_fu_6148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_6172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_fu_6185_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_327_fu_6124_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_357_2_fu_6193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_2_fu_6222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_329_fu_6160_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_362_2_fu_6235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i1_2_fu_6241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_331_fu_6205_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_2_fu_6212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_363_2_fu_6254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_2_fu_6260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_6177_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i4_2_fu_6274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i4_2_fu_6280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_6246_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_22_fu_6291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_2_fu_6227_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i5_2_fu_6303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i5_2_fu_6309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_2_fu_6266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_2_fu_6320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_332_fu_6332_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_366_2_fu_6336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i1_2_fu_6297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_333_fu_6348_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_368_2_fu_6352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i_2_fu_6326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i2_2_fu_6378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_335_fu_6364_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_17_2_fu_6382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_375_2_fu_6388_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_381_2_fu_6404_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_339_fu_6413_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_337_fu_6371_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_383_2_fu_6421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_2_fu_6445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_341_fu_6458_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_338_fu_6397_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_385_2_fu_6466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_2_fu_6495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_340_fu_6433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_390_2_fu_6508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i2_2_fu_6514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_342_fu_6478_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_7_2_fu_6485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_391_2_fu_6527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i3_2_fu_6533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_2_fu_6450_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i6_2_fu_6547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i6_2_fu_6553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_2_fu_6519_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_23_fu_6564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_2_fu_6500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i7_2_fu_6576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i7_2_fu_6582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_2_fu_6539_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_24_fu_6593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_343_fu_6605_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_394_2_fu_6609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i2_2_fu_6570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_344_fu_6621_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_396_2_fu_6625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i3_2_fu_6599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i4_2_fu_6651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_346_fu_6637_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_21_2_fu_6655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_402_2_fu_6661_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_407_2_fu_6677_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_350_fu_6686_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_348_fu_6644_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_409_2_fu_6694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_8_2_fu_6718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_352_fu_6731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_349_fu_6670_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_411_2_fu_6739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_9_2_fu_6768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_351_fu_6706_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_416_2_fu_6781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i4_2_fu_6787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_353_fu_6751_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_9_2_fu_6758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_417_2_fu_6800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i5_2_fu_6806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_8_2_fu_6723_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i8_2_fu_6820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i8_2_fu_6826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_8_2_fu_6792_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_25_fu_6837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_9_2_fu_6773_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i9_2_fu_6849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i9_2_fu_6855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_9_2_fu_6812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_26_fu_6866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_354_fu_6878_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_420_2_fu_6882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i4_2_fu_6843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_355_fu_6894_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_422_2_fu_6898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i5_2_fu_6872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_358_fu_6936_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_15_2_fu_6940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i6_2_fu_6952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_357_fu_6928_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_551_2_fu_6974_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_552_2_fu_6990_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_535_2_fu_7012_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_536_2_fu_7028_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_153_fu_7055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_343_3_fu_7050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i7_3_fu_7065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_31_3_fu_7060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_31_3_not_fu_7069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_127_3_mux_fu_7074_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_127_3_fu_7081_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_i_i1_3_fu_7110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_380_fu_7096_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_13_3_fu_7114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_348_3_fu_7120_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_353_3_fu_7136_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_384_fu_7145_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_382_fu_7103_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_355_3_fu_7153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_7177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_386_fu_7190_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_383_fu_7129_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_357_3_fu_7198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_3_fu_7227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_385_fu_7165_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_362_3_fu_7240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i1_3_fu_7246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_387_fu_7210_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_3_fu_7217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_363_3_fu_7259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_3_fu_7265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_3_fu_7182_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i4_3_fu_7279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i4_3_fu_7285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_3_fu_7251_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_29_fu_7296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_3_fu_7232_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i5_3_fu_7308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i5_3_fu_7314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_3_fu_7271_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_3_fu_7325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_388_fu_7337_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_366_3_fu_7341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i1_3_fu_7302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_389_fu_7353_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_368_3_fu_7357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i_3_fu_7331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i2_3_fu_7383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_391_fu_7369_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_17_3_fu_7387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_375_3_fu_7393_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_381_3_fu_7409_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_395_fu_7418_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_393_fu_7376_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_383_3_fu_7426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_3_fu_7450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_397_fu_7463_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_394_fu_7402_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_385_3_fu_7471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_3_fu_7500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_396_fu_7438_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_390_3_fu_7513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i2_3_fu_7519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_398_fu_7483_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_7_3_fu_7490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_391_3_fu_7532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i3_3_fu_7538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_3_fu_7455_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i6_3_fu_7552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i6_3_fu_7558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_3_fu_7524_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_30_fu_7569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_3_fu_7505_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i7_3_fu_7581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i7_3_fu_7587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_3_fu_7544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_31_fu_7598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_399_fu_7610_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_394_3_fu_7614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i2_3_fu_7575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_400_fu_7626_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_396_3_fu_7630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i3_3_fu_7604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i4_3_fu_7656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_402_fu_7642_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_21_3_fu_7660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_402_3_fu_7666_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_407_3_fu_7682_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_406_fu_7691_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_404_fu_7649_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_409_3_fu_7699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_8_3_fu_7723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_408_fu_7736_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_405_fu_7675_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_411_3_fu_7744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_9_3_fu_7773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_407_fu_7711_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_416_3_fu_7786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i4_3_fu_7792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_409_fu_7756_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_9_3_fu_7763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_417_3_fu_7805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i5_3_fu_7811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_8_3_fu_7728_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i8_3_fu_7825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i8_3_fu_7831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_8_3_fu_7797_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_32_fu_7842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_9_3_fu_7778_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i9_3_fu_7854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i9_3_fu_7860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_9_3_fu_7817_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_33_fu_7871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_410_fu_7883_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_420_3_fu_7887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i4_3_fu_7848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_411_fu_7899_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_422_3_fu_7903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i5_3_fu_7877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_414_fu_7941_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_15_3_fu_7945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i6_3_fu_7957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_413_fu_7933_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_551_3_fu_7979_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_552_3_fu_7995_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_535_3_fu_8017_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_536_3_fu_8033_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_154_fu_8060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_254_4_fu_8055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_4_fu_8070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_28_4_fu_8065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_28_4_not_fu_8074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_4_mux_fu_8079_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_4_fu_8086_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_155_fu_8106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_294_4_fu_8101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i5_4_fu_8116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_29_4_fu_8111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_29_4_not_fu_8120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_92_4_mux_fu_8125_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_92_4_fu_8132_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_156_fu_8152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_305_4_fu_8147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i6_4_fu_8162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_30_4_fu_8157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_30_4_not_fu_8166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_100_4_mux_fu_8171_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_100_4_fu_8178_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_157_fu_8198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_343_4_fu_8193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i7_4_fu_8208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_31_4_fu_8203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_31_4_not_fu_8212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_127_4_mux_fu_8217_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_127_4_fu_8224_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_437_fu_8265_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_12_4_fu_8269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i1_4_fu_8281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_436_fu_8257_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_539_4_fu_8303_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_540_4_fu_8319_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_523_4_fu_8341_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_524_4_fu_8357_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_448_fu_8405_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_13_4_fu_8409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i2_4_fu_8421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_447_fu_8397_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_543_4_fu_8443_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_544_4_fu_8459_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_527_4_fu_8481_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_528_4_fu_8497_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_459_fu_8545_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_14_4_fu_8549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i4_4_fu_8561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_458_fu_8537_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_547_4_fu_8583_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_548_4_fu_8599_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_531_4_fu_8621_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_532_4_fu_8637_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_470_fu_8685_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_15_4_fu_8689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i6_4_fu_8701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_469_fu_8677_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_551_4_fu_8723_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_552_4_fu_8739_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_535_4_fu_8761_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_536_4_fu_8777_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_158_fu_8804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_254_5_fu_8799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_5_fu_8814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_28_5_fu_8809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_28_5_not_fu_8818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_5_mux_fu_8823_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_5_fu_8830_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_159_fu_8850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_294_5_fu_8845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i5_5_fu_8860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_29_5_fu_8855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_29_5_not_fu_8864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_92_5_mux_fu_8869_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_92_5_fu_8876_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_160_fu_8896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_305_5_fu_8891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i6_5_fu_8906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_30_5_fu_8901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_30_5_not_fu_8910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_100_5_mux_fu_8915_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_100_5_fu_8922_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_161_fu_8942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_343_5_fu_8937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i7_5_fu_8952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_31_5_fu_8947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_31_5_not_fu_8956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_127_5_mux_fu_8961_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_127_5_fu_8968_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_493_fu_9009_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_12_5_fu_9013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i1_5_fu_9025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_492_fu_9001_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_539_5_fu_9047_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_540_5_fu_9063_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_523_5_fu_9085_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_524_5_fu_9101_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_504_fu_9149_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_13_5_fu_9153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i2_5_fu_9165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_503_fu_9141_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_543_5_fu_9187_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_544_5_fu_9203_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_527_5_fu_9225_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_528_5_fu_9241_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_515_fu_9289_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_14_5_fu_9293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i4_5_fu_9305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_514_fu_9281_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_547_5_fu_9327_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_548_5_fu_9343_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_531_5_fu_9365_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_532_5_fu_9381_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_526_fu_9429_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_15_5_fu_9433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i6_5_fu_9445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_525_fu_9421_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_551_5_fu_9467_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_552_5_fu_9483_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_535_5_fu_9505_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_536_5_fu_9521_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_38_i1_fu_9543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_fu_9553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_9547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_9563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_9568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_36_0_not_fu_9578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_fu_9573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_9557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp56_fu_9596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_9601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_32_0_not_fu_9611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i9_fu_9606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge4_fu_9584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_130_0_mux_fu_9589_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_63_fu_9629_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge5_fu_9617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_0_mux_fu_9622_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_9_64_fu_9636_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_fu_9651_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_38_i2_fu_9663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i3_fu_9673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_9667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp57_fu_9683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_9688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_37_0_not_fu_9698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i1_fu_9693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_9677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp58_fu_9716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_9721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_33_0_not_fu_9731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i2_fu_9726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge6_fu_9704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_136_0_mux_fu_9709_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_65_fu_9749_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge7_fu_9737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_0_mux_fu_9742_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_1_66_fu_9756_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_1_fu_9771_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_38_i4_fu_9783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i5_fu_9793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_fu_9787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp59_fu_9803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_8_fu_9808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_38_0_not_fu_9818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i3_fu_9813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_fu_9797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp60_fu_9836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_9_fu_9841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_34_0_not_fu_9851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i4_fu_9846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge8_fu_9824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_142_0_mux_fu_9829_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_67_fu_9869_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge9_fu_9857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_13_0_mux_fu_9862_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_3_68_fu_9876_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_2_fu_9891_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_38_i6_fu_9903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i7_fu_9913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_fu_9907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp61_fu_9923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_10_fu_9928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_39_0_not_fu_9938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i10_fu_9933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_fu_9917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp62_fu_9956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_11_fu_9961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_0_not_fu_9971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i11_fu_9966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_9944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_148_0_mux_fu_9949_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_10_69_fu_9989_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge1_fu_9977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_0_mux_fu_9982_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_11_70_fu_9996_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_3_fu_10011_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal turbo_soft_V_3_fu_10003_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_3_fu_10019_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_2_fu_9883_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_2_fu_9899_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_1_fu_9763_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_1_fu_9779_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_fu_9643_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_fu_9659_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_38_i1_1_fu_10051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_1_fu_10061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_364_1_fu_10055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp131_fu_10071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_36_1_fu_10076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_36_1_not_fu_10086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_1_fu_10081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_365_1_fu_10065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp132_fu_10104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_32_1_fu_10109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_32_1_not_fu_10119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i9_1_fu_10114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge2_fu_10092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_130_1_mux_fu_10097_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_130_1_71_fu_10137_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge3_fu_10125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_1_mux_fu_10130_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_9_1_72_fu_10144_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_s_fu_10159_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_38_i2_1_fu_10171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i3_1_fu_10181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_392_1_fu_10175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp133_fu_10191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_37_1_fu_10196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_37_1_not_fu_10206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i1_1_fu_10201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_393_1_fu_10185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp134_fu_10224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_33_1_fu_10229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_33_1_not_fu_10239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i2_1_fu_10234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge10_fu_10212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_136_1_mux_fu_10217_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_136_1_73_fu_10257_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge11_fu_10245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_1_mux_fu_10250_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_11_1_74_fu_10264_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_1_1_fu_10279_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_38_i4_1_fu_10291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i5_1_fu_10301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_418_1_fu_10295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp135_fu_10311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_38_1_fu_10316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_38_1_not_fu_10326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i3_1_fu_10321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_419_1_fu_10305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp136_fu_10344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_34_1_fu_10349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_34_1_not_fu_10359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i4_1_fu_10354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge12_fu_10332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_142_1_mux_fu_10337_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_142_1_75_fu_10377_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge13_fu_10365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_13_1_mux_fu_10370_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_13_1_76_fu_10384_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_2_1_fu_10399_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_38_i6_1_fu_10411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i7_1_fu_10421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_444_1_fu_10415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp137_fu_10431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_39_1_fu_10436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_39_1_not_fu_10446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i10_1_fu_10441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_445_1_fu_10425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp138_fu_10464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_1_fu_10469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_1_not_fu_10479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i11_1_fu_10474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge14_fu_10452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_148_1_mux_fu_10457_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_148_1_77_fu_10497_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge15_fu_10485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_1_mux_fu_10490_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_15_1_78_fu_10504_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_3_1_fu_10519_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal turbo_soft_V_3_1_fu_10511_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_3_1_fu_10527_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_2_1_fu_10391_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_2_1_fu_10407_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_1_1_fu_10271_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_1_1_fu_10287_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_s_fu_10151_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_s_fu_10167_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_38_i1_2_fu_10559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_2_fu_10569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_364_2_fu_10563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp146_fu_10579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_36_2_fu_10584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_36_2_not_fu_10594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_2_fu_10589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_365_2_fu_10573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp147_fu_10612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_32_2_fu_10617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_32_2_not_fu_10627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i9_2_fu_10622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge16_fu_10600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_130_2_mux_fu_10605_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_130_2_79_fu_10645_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge17_fu_10633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_2_mux_fu_10638_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_9_2_80_fu_10652_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_6_fu_10667_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_38_i2_2_fu_10679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i3_2_fu_10689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_392_2_fu_10683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp148_fu_10699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_37_2_fu_10704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_37_2_not_fu_10714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i1_2_fu_10709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_393_2_fu_10693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp149_fu_10732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_33_2_fu_10737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_33_2_not_fu_10747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i2_2_fu_10742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge18_fu_10720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_136_2_mux_fu_10725_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_136_2_81_fu_10765_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge19_fu_10753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_2_mux_fu_10758_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_11_2_82_fu_10772_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_1_2_fu_10787_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_38_i4_2_fu_10799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i5_2_fu_10809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_418_2_fu_10803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp150_fu_10819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_38_2_fu_10824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_38_2_not_fu_10834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i3_2_fu_10829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_419_2_fu_10813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp151_fu_10852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_34_2_fu_10857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_34_2_not_fu_10867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i4_2_fu_10862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge20_fu_10840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_142_2_mux_fu_10845_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_142_2_83_fu_10885_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_428_2_fu_10914_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge21_fu_10873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_13_2_mux_fu_10878_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_13_2_84_fu_10892_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_2_2_fu_10922_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_433_2_fu_10941_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_361_fu_10949_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_359_fu_10907_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_435_2_fu_10957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_26_2_fu_10963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_363_fu_10982_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_360_fu_10934_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_437_2_fu_10990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_27_2_fu_10996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_362_fu_10969_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_442_2_fu_11015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i6_2_fu_11021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_364_fu_11002_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_443_2_fu_11033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i7_2_fu_11039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i6_2_fu_11051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_10_2_fu_10976_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i10_2_fu_11062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i10_2_fu_11068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_10_2_fu_11026_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_27_fu_11079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i7_2_fu_11091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_11_2_fu_11009_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i11_2_fu_11102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i11_2_fu_11108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_11_2_fu_11044_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_28_fu_11119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_365_fu_11131_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_446_2_fu_11135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i6_2_fu_11085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_447_1_fu_11141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_444_2_fu_11056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp152_fu_11147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_366_fu_11158_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_448_2_fu_11162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i7_2_fu_11125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_449_1_fu_11168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_445_2_fu_11096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp153_fu_11174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal turbo_soft_V_2_2_fu_10899_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_2_2_fu_10930_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_1_2_fu_10779_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_1_2_fu_10795_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_6_fu_10659_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_6_fu_10675_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_38_i1_3_fu_11206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_3_fu_11216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_364_3_fu_11210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp154_fu_11226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_36_3_fu_11231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_36_3_not_fu_11241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_3_fu_11236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_365_3_fu_11220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp155_fu_11259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_32_3_fu_11264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_32_3_not_fu_11274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i9_3_fu_11269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge24_fu_11247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_130_3_mux_fu_11252_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_130_3_87_fu_11292_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge25_fu_11280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_3_mux_fu_11285_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_9_3_88_fu_11299_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_7_fu_11314_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_38_i2_3_fu_11326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i3_3_fu_11336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_392_3_fu_11330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp156_fu_11346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_37_3_fu_11351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_37_3_not_fu_11361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i1_3_fu_11356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_393_3_fu_11340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp157_fu_11379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_33_3_fu_11384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_33_3_not_fu_11394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i2_3_fu_11389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge26_fu_11367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_136_3_mux_fu_11372_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_136_3_89_fu_11412_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge27_fu_11400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_3_mux_fu_11405_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_11_3_90_fu_11419_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_1_3_fu_11434_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_38_i4_3_fu_11446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i5_3_fu_11456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_418_3_fu_11450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp158_fu_11466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_38_3_fu_11471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_38_3_not_fu_11481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i3_3_fu_11476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_419_3_fu_11460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp159_fu_11499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_34_3_fu_11504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_34_3_not_fu_11514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i4_3_fu_11509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge28_fu_11487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_142_3_mux_fu_11492_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_142_3_91_fu_11532_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_428_3_fu_11561_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge29_fu_11520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_13_3_mux_fu_11525_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_13_3_92_fu_11539_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_2_3_fu_11569_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_433_3_fu_11588_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_417_fu_11596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_415_fu_11554_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_435_3_fu_11604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_26_3_fu_11610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_419_fu_11629_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_416_fu_11581_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_437_3_fu_11637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_27_3_fu_11643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_418_fu_11616_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_442_3_fu_11662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i6_3_fu_11668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_420_fu_11649_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_443_3_fu_11680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i7_3_fu_11686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i6_3_fu_11698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_10_3_fu_11623_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i10_3_fu_11709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i10_3_fu_11715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_10_3_fu_11673_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_34_fu_11726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i7_3_fu_11738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_11_3_fu_11656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i11_3_fu_11749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i11_3_fu_11755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_11_3_fu_11691_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_35_fu_11766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_421_fu_11778_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_446_3_fu_11782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i6_3_fu_11732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_447_2_fu_11788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_444_3_fu_11703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp160_fu_11794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_422_fu_11805_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_448_3_fu_11809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i7_3_fu_11772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_449_2_fu_11815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_445_3_fu_11743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp161_fu_11821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal turbo_soft_V_2_3_fu_11546_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_2_3_fu_11577_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_1_3_fu_11426_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_1_3_fu_11442_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_7_fu_11306_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_7_fu_11322_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_348_4_fu_11860_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_353_4_fu_11875_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_440_fu_11883_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_438_fu_11853_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_355_4_fu_11891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_4_fu_11897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_442_fu_11916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_439_fu_11868_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_357_4_fu_11924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_4_fu_11930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_441_fu_11903_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_362_4_fu_11949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i1_4_fu_11955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_443_fu_11936_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_363_4_fu_11967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_4_fu_11973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i1_4_fu_11985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_4_fu_11910_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i4_4_fu_11996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i4_4_fu_12002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_4_fu_11960_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_36_fu_12013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_4_fu_12025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_4_fu_11943_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i5_4_fu_12036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i5_4_fu_12042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_4_fu_11978_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_4_fu_12053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_444_fu_12065_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_366_4_fu_12069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i1_4_fu_12019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_367_3_fu_12075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_364_4_fu_11990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp162_fu_12081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_445_fu_12092_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_368_4_fu_12096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i_4_fu_12059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_369_3_fu_12102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_365_4_fu_12030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp163_fu_12108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_375_4_fu_12126_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_381_4_fu_12141_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_451_fu_12149_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_449_fu_12119_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_383_4_fu_12157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_18_4_fu_12163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_453_fu_12182_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_450_fu_12134_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_385_4_fu_12190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_19_4_fu_12196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_452_fu_12169_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_390_4_fu_12215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i2_4_fu_12221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_454_fu_12202_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_391_4_fu_12233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i3_4_fu_12239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i2_4_fu_12251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_4_fu_12176_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i6_4_fu_12262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i6_4_fu_12268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_4_fu_12226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_37_fu_12279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i3_4_fu_12291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_4_fu_12209_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i7_4_fu_12302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i7_4_fu_12308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_4_fu_12244_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_38_fu_12319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_455_fu_12331_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_394_4_fu_12335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i2_4_fu_12285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_395_3_fu_12341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_392_4_fu_12256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp164_fu_12347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_456_fu_12358_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_396_4_fu_12362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i3_4_fu_12325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_397_3_fu_12368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_393_4_fu_12296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp165_fu_12374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_402_4_fu_12392_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_407_4_fu_12407_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_462_fu_12415_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_460_fu_12385_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_409_4_fu_12423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_22_4_fu_12429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_464_fu_12448_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_461_fu_12400_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_411_4_fu_12456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_23_4_fu_12462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_463_fu_12435_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_416_4_fu_12481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i4_4_fu_12487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_465_fu_12468_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_417_4_fu_12499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i5_4_fu_12505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i4_4_fu_12517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_8_4_fu_12442_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i8_4_fu_12528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i8_4_fu_12534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_8_4_fu_12492_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_39_fu_12545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i5_4_fu_12557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_9_4_fu_12475_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i9_4_fu_12568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i9_4_fu_12574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_9_4_fu_12510_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_40_fu_12585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_466_fu_12597_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_420_4_fu_12601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i4_4_fu_12551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_421_3_fu_12607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_418_4_fu_12522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp166_fu_12613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_467_fu_12624_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_422_4_fu_12628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i5_4_fu_12591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_423_3_fu_12634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_419_4_fu_12562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp167_fu_12640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_428_4_fu_12658_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_433_4_fu_12673_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_473_fu_12681_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_471_fu_12651_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_435_4_fu_12689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_26_4_fu_12695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_475_fu_12714_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_472_fu_12666_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_437_4_fu_12722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_27_4_fu_12728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_474_fu_12701_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_442_4_fu_12747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i6_4_fu_12753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_476_fu_12734_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_443_4_fu_12765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i7_4_fu_12771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i6_4_fu_12783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_10_4_fu_12708_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i10_4_fu_12794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i10_4_fu_12800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_10_4_fu_12758_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_41_fu_12811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i7_4_fu_12823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_11_4_fu_12741_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i11_4_fu_12834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i11_4_fu_12840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_11_4_fu_12776_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_42_fu_12851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_477_fu_12863_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_446_4_fu_12867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i6_4_fu_12817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_447_3_fu_12873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_444_4_fu_12788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp168_fu_12879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_478_fu_12890_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_448_4_fu_12894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i7_4_fu_12857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_449_3_fu_12900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_445_4_fu_12828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp169_fu_12906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_348_5_fu_12924_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_353_5_fu_12939_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_496_fu_12947_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_494_fu_12917_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_355_5_fu_12955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_5_fu_12961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_498_fu_12980_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_495_fu_12932_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_357_5_fu_12988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_5_fu_12994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_497_fu_12967_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_362_5_fu_13013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i1_5_fu_13019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_499_fu_13000_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_363_5_fu_13031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_5_fu_13037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i1_5_fu_13049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_s_fu_12974_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i4_5_fu_13060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i4_5_fu_13066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_s_fu_13024_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_43_fu_13077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_5_fu_13089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_5_fu_13007_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i5_5_fu_13100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i5_5_fu_13106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_5_fu_13042_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_5_fu_13117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_500_fu_13129_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_366_5_fu_13133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i1_5_fu_13083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_367_4_fu_13139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_364_5_fu_13054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp170_fu_13145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_501_fu_13156_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_368_5_fu_13160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i_5_fu_13123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_369_4_fu_13166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_365_5_fu_13094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp171_fu_13172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_375_5_fu_13190_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_381_5_fu_13205_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_507_fu_13213_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_505_fu_13183_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_383_5_fu_13221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_18_5_fu_13227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_509_fu_13246_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_506_fu_13198_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_385_5_fu_13254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_19_5_fu_13260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_508_fu_13233_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_390_5_fu_13279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i2_5_fu_13285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_510_fu_13266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_391_5_fu_13297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i3_5_fu_13303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i2_5_fu_13315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_5_fu_13240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i6_5_fu_13326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i6_5_fu_13332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_5_fu_13290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_44_fu_13343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i3_5_fu_13355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_5_fu_13273_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i7_5_fu_13366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i7_5_fu_13372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_5_fu_13308_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_45_fu_13383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_511_fu_13395_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_394_5_fu_13399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i2_5_fu_13349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_395_4_fu_13405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_392_5_fu_13320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp172_fu_13411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_512_fu_13422_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_396_5_fu_13426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i3_5_fu_13389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_397_4_fu_13432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_393_5_fu_13360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp173_fu_13438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_402_5_fu_13456_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_407_5_fu_13471_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_518_fu_13479_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_516_fu_13449_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_409_5_fu_13487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_22_5_fu_13493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_520_fu_13512_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_517_fu_13464_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_411_5_fu_13520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_23_5_fu_13526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_519_fu_13499_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_416_5_fu_13545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i4_5_fu_13551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_521_fu_13532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_417_5_fu_13563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i5_5_fu_13569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i4_5_fu_13581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_8_5_fu_13506_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i8_5_fu_13592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i8_5_fu_13598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_8_5_fu_13556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_46_fu_13609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i5_5_fu_13621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_9_5_fu_13539_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i9_5_fu_13632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i9_5_fu_13638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_9_5_fu_13574_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_47_fu_13649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_522_fu_13661_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_420_5_fu_13665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i4_5_fu_13615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_421_4_fu_13671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_418_5_fu_13586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp174_fu_13677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_523_fu_13688_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_422_5_fu_13692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i5_5_fu_13655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_423_4_fu_13698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_419_5_fu_13626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp175_fu_13704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_428_5_fu_13722_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_433_5_fu_13737_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_529_fu_13745_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_527_fu_13715_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_435_5_fu_13753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_26_5_fu_13759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_531_fu_13778_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_528_fu_13730_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_437_5_fu_13786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_27_5_fu_13792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_530_fu_13765_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_442_5_fu_13811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i6_5_fu_13817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_532_fu_13798_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_443_5_fu_13829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i7_5_fu_13835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i6_5_fu_13847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_10_5_fu_13772_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i10_5_fu_13858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i10_5_fu_13864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_10_5_fu_13822_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_48_fu_13875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i7_5_fu_13887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_11_5_fu_13805_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i11_5_fu_13898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i11_5_fu_13904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_11_5_fu_13840_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_49_fu_13915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_533_fu_13927_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_446_5_fu_13931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i6_5_fu_13881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_447_4_fu_13937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_444_5_fu_13852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp176_fu_13943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_534_fu_13954_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_448_5_fu_13958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i7_5_fu_13921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_449_4_fu_13964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_445_5_fu_13892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp177_fu_13970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_not_fu_13981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal hard_bit_inc_V_1_fu_14015_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge49_fu_14011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal hard_bit_inc_V_2_fu_14021_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp27_fu_14041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp38_demorgan_fu_14056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp31_fu_14060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp29_fu_14051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp32_fu_14066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal hard_bit_inc_V_3_fu_14086_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge48_fu_14082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal hard_bit_inc_V_4_fu_14092_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal hard_bit_inc_V_6_fu_14099_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal hard_bit_inc_V_7_fu_14122_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal underflow_39_2_not_fu_14144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i10_2_fu_14140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_2_not_fu_14165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i11_2_fu_14161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge22_fu_14149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_148_2_mux_fu_14154_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_148_2_85_fu_14182_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge23_fu_14170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_2_mux_fu_14175_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_15_2_86_fu_14188_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_3_2_fu_14202_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal turbo_soft_V_3_2_fu_14194_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_3_2_fu_14210_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal underflow_39_3_not_fu_14225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i10_3_fu_14221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_3_not_fu_14246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i11_3_fu_14242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge30_fu_14230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_148_3_mux_fu_14235_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_148_3_93_fu_14263_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge31_fu_14251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_3_mux_fu_14256_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_15_3_94_fu_14269_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_3_3_fu_14283_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal turbo_soft_V_3_3_fu_14275_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_3_3_fu_14291_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal underflow_36_4_not_fu_14306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_4_fu_14302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_32_4_not_fu_14327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i9_4_fu_14323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge32_fu_14311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_130_4_mux_fu_14316_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_130_4_95_fu_14344_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge33_fu_14332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_4_mux_fu_14337_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_9_4_96_fu_14350_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_4_fu_14364_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal underflow_37_4_not_fu_14380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i1_4_fu_14376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_33_4_not_fu_14401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i2_4_fu_14397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge34_fu_14385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_136_4_mux_fu_14390_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_136_4_97_fu_14418_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge35_fu_14406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_4_mux_fu_14411_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_11_4_98_fu_14424_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_1_4_fu_14438_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal underflow_38_4_not_fu_14454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i3_4_fu_14450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_34_4_not_fu_14475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i4_4_fu_14471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge36_fu_14459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_142_4_mux_fu_14464_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_142_4_99_fu_14492_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge37_fu_14480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_13_4_mux_fu_14485_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_13_4_100_fu_14498_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_2_4_fu_14512_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal underflow_39_4_not_fu_14528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i10_4_fu_14524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_4_not_fu_14549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i11_4_fu_14545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge38_fu_14533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_148_4_mux_fu_14538_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_148_4_101_fu_14566_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge39_fu_14554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_4_mux_fu_14559_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_15_4_102_fu_14572_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_3_4_fu_14586_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal turbo_soft_V_3_4_fu_14578_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_3_4_fu_14594_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_2_4_fu_14504_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_2_4_fu_14520_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_1_4_fu_14430_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_1_4_fu_14446_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_4_fu_14356_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_4_fu_14372_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal underflow_36_5_not_fu_14630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_5_fu_14626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_32_5_not_fu_14651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i9_5_fu_14647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_fu_14635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_130_5_mux_fu_14640_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_130_5_103_fu_14668_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge41_fu_14656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_5_mux_fu_14661_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_9_5_104_fu_14674_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_5_fu_14688_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal underflow_37_5_not_fu_14704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i1_5_fu_14700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_33_5_not_fu_14725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i2_5_fu_14721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge42_fu_14709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_136_5_mux_fu_14714_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_136_5_105_fu_14742_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge43_fu_14730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_5_mux_fu_14735_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_11_5_106_fu_14748_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_1_5_fu_14762_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal underflow_38_5_not_fu_14778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i3_5_fu_14774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_34_5_not_fu_14799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i4_5_fu_14795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge44_fu_14783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_142_5_mux_fu_14788_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_142_5_107_fu_14816_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge45_fu_14804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_13_5_mux_fu_14809_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_13_5_108_fu_14822_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_2_5_fu_14836_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal underflow_39_5_not_fu_14852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i10_5_fu_14848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_35_5_not_fu_14873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i11_5_fu_14869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge46_fu_14857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_148_5_mux_fu_14862_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_148_5_109_fu_14890_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge47_fu_14878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_5_mux_fu_14883_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_15_5_110_fu_14896_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_3_5_fu_14910_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal turbo_soft_V_3_5_fu_14902_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_3_5_fu_14918_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_2_5_fu_14828_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_2_5_fu_14844_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_1_5_fu_14754_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_1_5_fu_14770_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal turbo_soft_V_5_fu_14680_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ldpc_soft_ext_V_5_fu_14696_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_135_fu_14922_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_131_fu_14598_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_fu_14295_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_120_fu_14214_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_137_fu_14929_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_132_fu_14605_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_139_fu_14936_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_133_fu_14612_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_141_fu_14943_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_134_fu_14619_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_15004_p13 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_537_fu_15044_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sel_tmp35_fu_15075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp36_fu_15080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_38_fu_15020_p5 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_39_fu_15032_p5 : STD_LOGIC_VECTOR (191 downto 0);
    signal or_cond4_fu_15093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel9_fu_15085_p3 : STD_LOGIC_VECTOR (191 downto 0);
    signal newSel3_fu_15097_p3 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_41_fu_15051_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_40_fu_15047_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_42_fu_15063_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal newSel8_fu_15112_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal newSel10_fu_15120_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_fu_15145_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_536_fu_15169_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_32_fu_15157_p5 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_35_fu_15188_p5 : STD_LOGIC_VECTOR (191 downto 0);
    signal sel_tmp_fu_15224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_15232_p3 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_34_fu_15176_p5 : STD_LOGIC_VECTOR (191 downto 0);
    signal or_cond1_fu_15254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel2_fu_15247_p3 : STD_LOGIC_VECTOR (191 downto 0);
    signal newSel1_fu_15239_p3 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_36_fu_15200_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal sel_tmp30_fu_15228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_143_fu_15273_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_33_fu_15172_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_37_fu_15212_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal newSel4_fu_15266_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal newSel5_fu_15281_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal newSel7_fu_15301_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal newSel6_fu_15293_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_48_fu_15326_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_543_fu_15368_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_542_fu_15422_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_44_fu_15442_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_541_fu_15484_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_40_fu_15504_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_540_fu_15546_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_32_fu_15566_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_539_fu_15608_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_17_fu_15628_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_538_fu_15658_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal Lo_assign_fu_15673_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Lo_assign_cast_fu_15677_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Lo_assign_cast_fu_15677_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal Hi_assign_fu_15681_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal Lo_assign_fu_15673_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Hi_assign_cast_fu_15687_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_569_fu_15697_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_cast_fu_15711_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal slt_fu_15721_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_1_fu_15715_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal slt_fu_15721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_15727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal hard_bit_cnt_V_1_fu_15738_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp178_fu_15749_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal hard_bit_cnt_V_fu_15759_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp178_cast_fu_15755_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Repl2_23_fu_15968_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_22_fu_15960_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_21_fu_15952_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_20_fu_15944_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_19_fu_15936_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_18_fu_15928_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_17_fu_15920_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_16_fu_15912_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_15_fu_15904_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_14_fu_15896_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_13_fu_15888_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_12_fu_15880_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_11_fu_15872_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_10_fu_15864_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_9_fu_15856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_8_fu_15848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_7_fu_15840_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_6_fu_15832_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_5_fu_15824_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_4_fu_15816_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_3_fu_15808_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_2_fu_15800_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_1_fu_15792_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_fu_15784_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_44_fu_15976_p25 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_66_fu_16028_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_assign_fu_16032_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_572_fu_16042_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_574_fu_16047_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_fu_16038_p1 : STD_LOGIC_VECTOR (151 downto 0);
    signal tmp_576_fu_16058_p1 : STD_LOGIC_VECTOR (151 downto 0);
    signal tmp_573_fu_16072_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_580_fu_16084_p4 : STD_LOGIC_VECTOR (151 downto 0);
    signal tmp_577_fu_16077_p1 : STD_LOGIC_VECTOR (151 downto 0);
    signal tmp_578_fu_16081_p1 : STD_LOGIC_VECTOR (151 downto 0);
    signal tmp_582_fu_16099_p2 : STD_LOGIC_VECTOR (151 downto 0);
    signal tmp_583_fu_16105_p2 : STD_LOGIC_VECTOR (151 downto 0);
    signal p_demorgan_fu_16111_p2 : STD_LOGIC_VECTOR (151 downto 0);
    signal tmp_584_fu_16117_p2 : STD_LOGIC_VECTOR (151 downto 0);
    signal tmp_581_fu_16093_p3 : STD_LOGIC_VECTOR (151 downto 0);
    signal tmp_585_fu_16123_p2 : STD_LOGIC_VECTOR (151 downto 0);
    signal tmp_586_fu_16129_p2 : STD_LOGIC_VECTOR (151 downto 0);
    signal r_V_3_fu_16151_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_3113 : BOOLEAN;
    signal ap_condition_3117 : BOOLEAN;
    signal ap_condition_3123 : BOOLEAN;
    signal ap_condition_3127 : BOOLEAN;
    signal ap_condition_3133 : BOOLEAN;
    signal ap_condition_3137 : BOOLEAN;
    signal ap_condition_3143 : BOOLEAN;
    signal ap_condition_3147 : BOOLEAN;
    signal ap_condition_3153 : BOOLEAN;
    signal ap_condition_3157 : BOOLEAN;
    signal ap_condition_3163 : BOOLEAN;
    signal ap_condition_3167 : BOOLEAN;
    signal ap_condition_3111 : BOOLEAN;
    signal ap_condition_3121 : BOOLEAN;
    signal ap_condition_3131 : BOOLEAN;
    signal ap_condition_3141 : BOOLEAN;
    signal ap_condition_3151 : BOOLEAN;

    component demod_func1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        mod_type_V : IN STD_LOGIC_VECTOR (1 downto 0);
        sym_M_real_V : IN STD_LOGIC_VECTOR (18 downto 0);
        sym_M_imag_V : IN STD_LOGIC_VECTOR (18 downto 0);
        inv_sigma_sq_V : IN STD_LOGIC_VECTOR (16 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component demod_func2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        mod_type_V : IN STD_LOGIC_VECTOR (1 downto 0);
        sym_M_real_V : IN STD_LOGIC_VECTOR (18 downto 0);
        sym_M_imag_V : IN STD_LOGIC_VECTOR (18 downto 0);
        inv_sigma_sq_V : IN STD_LOGIC_VECTOR (16 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component demod_func3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        mod_type_V : IN STD_LOGIC_VECTOR (1 downto 0);
        sym_M_real_V : IN STD_LOGIC_VECTOR (18 downto 0);
        sym_M_imag_V : IN STD_LOGIC_VECTOR (18 downto 0);
        inv_sigma_sq_V : IN STD_LOGIC_VECTOR (16 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component demod_func4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        mod_type_V : IN STD_LOGIC_VECTOR (1 downto 0);
        sym_M_real_V : IN STD_LOGIC_VECTOR (18 downto 0);
        sym_M_imag_V : IN STD_LOGIC_VECTOR (18 downto 0);
        inv_sigma_sq_V : IN STD_LOGIC_VECTOR (16 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component demod_4x_mux_83_2Hfu IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1 downto 0);
        din2 : IN STD_LOGIC_VECTOR (1 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        din5 : IN STD_LOGIC_VECTOR (1 downto 0);
        din6 : IN STD_LOGIC_VECTOR (1 downto 0);
        din7 : IN STD_LOGIC_VECTOR (1 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;



begin
    grp_demod_func1_fu_464 : component demod_func1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_demod_func1_fu_464_ap_start,
        ap_done => grp_demod_func1_fu_464_ap_done,
        ap_idle => grp_demod_func1_fu_464_ap_idle,
        ap_ready => grp_demod_func1_fu_464_ap_ready,
        ap_ce => grp_demod_func1_fu_464_ap_ce,
        mod_type_V => p_s_reg_16295,
        sym_M_real_V => grp_demod_func1_fu_464_sym_M_real_V,
        sym_M_imag_V => grp_demod_func1_fu_464_sym_M_imag_V,
        inv_sigma_sq_V => inv_sigma_sq_mod_V_2_reg_16303,
        ap_return_0 => grp_demod_func1_fu_464_ap_return_0,
        ap_return_1 => grp_demod_func1_fu_464_ap_return_1,
        ap_return_2 => grp_demod_func1_fu_464_ap_return_2,
        ap_return_3 => grp_demod_func1_fu_464_ap_return_3,
        ap_return_4 => grp_demod_func1_fu_464_ap_return_4,
        ap_return_5 => grp_demod_func1_fu_464_ap_return_5);

    grp_demod_func2_fu_486 : component demod_func2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_demod_func2_fu_486_ap_start,
        ap_done => grp_demod_func2_fu_486_ap_done,
        ap_idle => grp_demod_func2_fu_486_ap_idle,
        ap_ready => grp_demod_func2_fu_486_ap_ready,
        ap_ce => grp_demod_func2_fu_486_ap_ce,
        mod_type_V => p_s_reg_16295,
        sym_M_real_V => grp_demod_func2_fu_486_sym_M_real_V,
        sym_M_imag_V => grp_demod_func2_fu_486_sym_M_imag_V,
        inv_sigma_sq_V => inv_sigma_sq_mod_V_2_reg_16303,
        ap_return_0 => grp_demod_func2_fu_486_ap_return_0,
        ap_return_1 => grp_demod_func2_fu_486_ap_return_1,
        ap_return_2 => grp_demod_func2_fu_486_ap_return_2,
        ap_return_3 => grp_demod_func2_fu_486_ap_return_3,
        ap_return_4 => grp_demod_func2_fu_486_ap_return_4,
        ap_return_5 => grp_demod_func2_fu_486_ap_return_5);

    grp_demod_func3_fu_508 : component demod_func3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_demod_func3_fu_508_ap_start,
        ap_done => grp_demod_func3_fu_508_ap_done,
        ap_idle => grp_demod_func3_fu_508_ap_idle,
        ap_ready => grp_demod_func3_fu_508_ap_ready,
        ap_ce => grp_demod_func3_fu_508_ap_ce,
        mod_type_V => p_s_reg_16295,
        sym_M_real_V => grp_demod_func3_fu_508_sym_M_real_V,
        sym_M_imag_V => grp_demod_func3_fu_508_sym_M_imag_V,
        inv_sigma_sq_V => inv_sigma_sq_mod_V_2_reg_16303,
        ap_return_0 => grp_demod_func3_fu_508_ap_return_0,
        ap_return_1 => grp_demod_func3_fu_508_ap_return_1,
        ap_return_2 => grp_demod_func3_fu_508_ap_return_2,
        ap_return_3 => grp_demod_func3_fu_508_ap_return_3,
        ap_return_4 => grp_demod_func3_fu_508_ap_return_4,
        ap_return_5 => grp_demod_func3_fu_508_ap_return_5);

    grp_demod_func4_fu_530 : component demod_func4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_demod_func4_fu_530_ap_start,
        ap_done => grp_demod_func4_fu_530_ap_done,
        ap_idle => grp_demod_func4_fu_530_ap_idle,
        ap_ready => grp_demod_func4_fu_530_ap_ready,
        ap_ce => grp_demod_func4_fu_530_ap_ce,
        mod_type_V => p_s_reg_16295,
        sym_M_real_V => grp_demod_func4_fu_530_sym_M_real_V,
        sym_M_imag_V => grp_demod_func4_fu_530_sym_M_imag_V,
        inv_sigma_sq_V => inv_sigma_sq_mod_V_2_reg_16303,
        ap_return_0 => grp_demod_func4_fu_530_ap_return_0,
        ap_return_1 => grp_demod_func4_fu_530_ap_return_1,
        ap_return_2 => grp_demod_func4_fu_530_ap_return_2,
        ap_return_3 => grp_demod_func4_fu_530_ap_return_3,
        ap_return_4 => grp_demod_func4_fu_530_ap_return_4,
        ap_return_5 => grp_demod_func4_fu_530_ap_return_5);

    demod_4x_mux_83_2Hfu_U76 : component demod_4x_mux_83_2Hfu
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        din2_WIDTH => 2,
        din3_WIDTH => 2,
        din4_WIDTH => 2,
        din5_WIDTH => 2,
        din6_WIDTH => 2,
        din7_WIDTH => 2,
        din8_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        din0 => ap_const_lv2_0,
        din1 => ap_const_lv2_0,
        din2 => ap_const_lv2_1,
        din3 => ap_const_lv2_2,
        din4 => ap_const_lv2_0,
        din5 => ap_const_lv2_0,
        din6 => ap_const_lv2_0,
        din7 => ap_const_lv2_0,
        din8 => p_s_fu_646_p9,
        dout => p_s_fu_646_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ctrl_in_V_0_vld_out = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                elsif (((ctrl_in_V_0_vld_out = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    chan_data_1_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                chan_data_1_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((chan_data_1_V_0_ack_out = ap_const_logic_1) and (chan_data_1_V_0_vld_out = ap_const_logic_1))) then 
                                        chan_data_1_V_0_sel_rd <= not(chan_data_1_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    chan_data_1_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                chan_data_1_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((chan_data_1_V_0_ack_in = ap_const_logic_1) and (chan_data_1_V_0_vld_in = ap_const_logic_1))) then 
                                        chan_data_1_V_0_sel_wr <= not(chan_data_1_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    chan_data_1_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                chan_data_1_V_0_state <= ap_const_lv2_0;
            else
                if ((((chan_data_1_V_0_state = ap_const_lv2_2) and (chan_data_1_V_0_vld_in = ap_const_logic_0)) or ((chan_data_1_V_0_state = ap_const_lv2_3) and (chan_data_1_V_0_vld_in = ap_const_logic_0) and (chan_data_1_V_0_ack_out = ap_const_logic_1)))) then 
                    chan_data_1_V_0_state <= ap_const_lv2_2;
                elsif ((((chan_data_1_V_0_state = ap_const_lv2_1) and (chan_data_1_V_0_ack_out = ap_const_logic_0)) or ((chan_data_1_V_0_state = ap_const_lv2_3) and (chan_data_1_V_0_ack_out = ap_const_logic_0) and (chan_data_1_V_0_vld_in = ap_const_logic_1)))) then 
                    chan_data_1_V_0_state <= ap_const_lv2_1;
                elsif (((not(((chan_data_1_V_0_vld_in = ap_const_logic_0) and (chan_data_1_V_0_ack_out = ap_const_logic_1))) and not(((chan_data_1_V_0_ack_out = ap_const_logic_0) and (chan_data_1_V_0_vld_in = ap_const_logic_1))) and (chan_data_1_V_0_state = ap_const_lv2_3)) or ((chan_data_1_V_0_state = ap_const_lv2_1) and (chan_data_1_V_0_ack_out = ap_const_logic_1)) or ((chan_data_1_V_0_state = ap_const_lv2_2) and (chan_data_1_V_0_vld_in = ap_const_logic_1)))) then 
                    chan_data_1_V_0_state <= ap_const_lv2_3;
                else 
                    chan_data_1_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    chan_data_2_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                chan_data_2_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((chan_data_2_V_0_ack_out = ap_const_logic_1) and (chan_data_2_V_0_vld_out = ap_const_logic_1))) then 
                                        chan_data_2_V_0_sel_rd <= not(chan_data_2_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    chan_data_2_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                chan_data_2_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((chan_data_2_V_0_ack_in = ap_const_logic_1) and (chan_data_2_V_0_vld_in = ap_const_logic_1))) then 
                                        chan_data_2_V_0_sel_wr <= not(chan_data_2_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    chan_data_2_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                chan_data_2_V_0_state <= ap_const_lv2_0;
            else
                if ((((chan_data_2_V_0_state = ap_const_lv2_2) and (chan_data_2_V_0_vld_in = ap_const_logic_0)) or ((chan_data_2_V_0_state = ap_const_lv2_3) and (chan_data_2_V_0_vld_in = ap_const_logic_0) and (chan_data_2_V_0_ack_out = ap_const_logic_1)))) then 
                    chan_data_2_V_0_state <= ap_const_lv2_2;
                elsif ((((chan_data_2_V_0_state = ap_const_lv2_1) and (chan_data_2_V_0_ack_out = ap_const_logic_0)) or ((chan_data_2_V_0_state = ap_const_lv2_3) and (chan_data_2_V_0_ack_out = ap_const_logic_0) and (chan_data_2_V_0_vld_in = ap_const_logic_1)))) then 
                    chan_data_2_V_0_state <= ap_const_lv2_1;
                elsif (((not(((chan_data_2_V_0_vld_in = ap_const_logic_0) and (chan_data_2_V_0_ack_out = ap_const_logic_1))) and not(((chan_data_2_V_0_ack_out = ap_const_logic_0) and (chan_data_2_V_0_vld_in = ap_const_logic_1))) and (chan_data_2_V_0_state = ap_const_lv2_3)) or ((chan_data_2_V_0_state = ap_const_lv2_1) and (chan_data_2_V_0_ack_out = ap_const_logic_1)) or ((chan_data_2_V_0_state = ap_const_lv2_2) and (chan_data_2_V_0_vld_in = ap_const_logic_1)))) then 
                    chan_data_2_V_0_state <= ap_const_lv2_3;
                else 
                    chan_data_2_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    chan_data_3_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                chan_data_3_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((chan_data_3_V_0_ack_out = ap_const_logic_1) and (chan_data_3_V_0_vld_out = ap_const_logic_1))) then 
                                        chan_data_3_V_0_sel_rd <= not(chan_data_3_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    chan_data_3_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                chan_data_3_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((chan_data_3_V_0_ack_in = ap_const_logic_1) and (chan_data_3_V_0_vld_in = ap_const_logic_1))) then 
                                        chan_data_3_V_0_sel_wr <= not(chan_data_3_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    chan_data_3_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                chan_data_3_V_0_state <= ap_const_lv2_0;
            else
                if ((((chan_data_3_V_0_state = ap_const_lv2_2) and (chan_data_3_V_0_vld_in = ap_const_logic_0)) or ((chan_data_3_V_0_state = ap_const_lv2_3) and (chan_data_3_V_0_vld_in = ap_const_logic_0) and (chan_data_3_V_0_ack_out = ap_const_logic_1)))) then 
                    chan_data_3_V_0_state <= ap_const_lv2_2;
                elsif ((((chan_data_3_V_0_state = ap_const_lv2_1) and (chan_data_3_V_0_ack_out = ap_const_logic_0)) or ((chan_data_3_V_0_state = ap_const_lv2_3) and (chan_data_3_V_0_ack_out = ap_const_logic_0) and (chan_data_3_V_0_vld_in = ap_const_logic_1)))) then 
                    chan_data_3_V_0_state <= ap_const_lv2_1;
                elsif (((not(((chan_data_3_V_0_vld_in = ap_const_logic_0) and (chan_data_3_V_0_ack_out = ap_const_logic_1))) and not(((chan_data_3_V_0_ack_out = ap_const_logic_0) and (chan_data_3_V_0_vld_in = ap_const_logic_1))) and (chan_data_3_V_0_state = ap_const_lv2_3)) or ((chan_data_3_V_0_state = ap_const_lv2_1) and (chan_data_3_V_0_ack_out = ap_const_logic_1)) or ((chan_data_3_V_0_state = ap_const_lv2_2) and (chan_data_3_V_0_vld_in = ap_const_logic_1)))) then 
                    chan_data_3_V_0_state <= ap_const_lv2_3;
                else 
                    chan_data_3_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    chan_data_4_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                chan_data_4_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((chan_data_4_V_0_ack_out = ap_const_logic_1) and (chan_data_4_V_0_vld_out = ap_const_logic_1))) then 
                                        chan_data_4_V_0_sel_rd <= not(chan_data_4_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    chan_data_4_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                chan_data_4_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((chan_data_4_V_0_ack_in = ap_const_logic_1) and (chan_data_4_V_0_vld_in = ap_const_logic_1))) then 
                                        chan_data_4_V_0_sel_wr <= not(chan_data_4_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    chan_data_4_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                chan_data_4_V_0_state <= ap_const_lv2_0;
            else
                if ((((chan_data_4_V_0_state = ap_const_lv2_2) and (chan_data_4_V_0_vld_in = ap_const_logic_0)) or ((chan_data_4_V_0_state = ap_const_lv2_3) and (chan_data_4_V_0_vld_in = ap_const_logic_0) and (chan_data_4_V_0_ack_out = ap_const_logic_1)))) then 
                    chan_data_4_V_0_state <= ap_const_lv2_2;
                elsif ((((chan_data_4_V_0_state = ap_const_lv2_1) and (chan_data_4_V_0_ack_out = ap_const_logic_0)) or ((chan_data_4_V_0_state = ap_const_lv2_3) and (chan_data_4_V_0_ack_out = ap_const_logic_0) and (chan_data_4_V_0_vld_in = ap_const_logic_1)))) then 
                    chan_data_4_V_0_state <= ap_const_lv2_1;
                elsif (((not(((chan_data_4_V_0_vld_in = ap_const_logic_0) and (chan_data_4_V_0_ack_out = ap_const_logic_1))) and not(((chan_data_4_V_0_ack_out = ap_const_logic_0) and (chan_data_4_V_0_vld_in = ap_const_logic_1))) and (chan_data_4_V_0_state = ap_const_lv2_3)) or ((chan_data_4_V_0_state = ap_const_lv2_1) and (chan_data_4_V_0_ack_out = ap_const_logic_1)) or ((chan_data_4_V_0_state = ap_const_lv2_2) and (chan_data_4_V_0_vld_in = ap_const_logic_1)))) then 
                    chan_data_4_V_0_state <= ap_const_lv2_3;
                else 
                    chan_data_4_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    ctrl_in_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ctrl_in_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((ctrl_in_V_0_ack_out = ap_const_logic_1) and (ctrl_in_V_0_vld_out = ap_const_logic_1))) then 
                                        ctrl_in_V_0_sel_rd <= not(ctrl_in_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    ctrl_in_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ctrl_in_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((ctrl_in_V_0_ack_in = ap_const_logic_1) and (ctrl_in_V_0_vld_in = ap_const_logic_1))) then 
                                        ctrl_in_V_0_sel_wr <= not(ctrl_in_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    ctrl_in_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ctrl_in_V_0_state <= ap_const_lv2_0;
            else
                if ((((ctrl_in_V_0_state = ap_const_lv2_2) and (ctrl_in_V_0_vld_in = ap_const_logic_0)) or ((ctrl_in_V_0_state = ap_const_lv2_3) and (ctrl_in_V_0_vld_in = ap_const_logic_0) and (ctrl_in_V_0_ack_out = ap_const_logic_1)))) then 
                    ctrl_in_V_0_state <= ap_const_lv2_2;
                elsif ((((ctrl_in_V_0_state = ap_const_lv2_1) and (ctrl_in_V_0_ack_out = ap_const_logic_0)) or ((ctrl_in_V_0_state = ap_const_lv2_3) and (ctrl_in_V_0_ack_out = ap_const_logic_0) and (ctrl_in_V_0_vld_in = ap_const_logic_1)))) then 
                    ctrl_in_V_0_state <= ap_const_lv2_1;
                elsif (((not(((ctrl_in_V_0_vld_in = ap_const_logic_0) and (ctrl_in_V_0_ack_out = ap_const_logic_1))) and not(((ctrl_in_V_0_ack_out = ap_const_logic_0) and (ctrl_in_V_0_vld_in = ap_const_logic_1))) and (ctrl_in_V_0_state = ap_const_lv2_3)) or ((ctrl_in_V_0_state = ap_const_lv2_1) and (ctrl_in_V_0_ack_out = ap_const_logic_1)) or ((ctrl_in_V_0_state = ap_const_lv2_2) and (ctrl_in_V_0_vld_in = ap_const_logic_1)))) then 
                    ctrl_in_V_0_state <= ap_const_lv2_3;
                else 
                    ctrl_in_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    grp_demod_func1_fu_464_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_demod_func1_fu_464_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_demod_func1_fu_464_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_demod_func1_fu_464_ap_ready = ap_const_logic_1)) then 
                    grp_demod_func1_fu_464_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_demod_func2_fu_486_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_demod_func2_fu_486_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_demod_func2_fu_486_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_demod_func2_fu_486_ap_ready = ap_const_logic_1)) then 
                    grp_demod_func2_fu_486_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_demod_func3_fu_508_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_demod_func3_fu_508_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_demod_func3_fu_508_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_demod_func3_fu_508_ap_ready = ap_const_logic_1)) then 
                    grp_demod_func3_fu_508_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_demod_func4_fu_530_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_demod_func4_fu_530_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_demod_func4_fu_530_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_demod_func4_fu_530_ap_ready = ap_const_logic_1)) then 
                    grp_demod_func4_fu_530_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    hard_data_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                hard_data_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((hard_data_V_data_V_1_ack_out = ap_const_logic_1) and (hard_data_V_data_V_1_vld_out = ap_const_logic_1))) then 
                                        hard_data_V_data_V_1_sel_rd <= not(hard_data_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    hard_data_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                hard_data_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((hard_data_V_data_V_1_ack_in = ap_const_logic_1) and (hard_data_V_data_V_1_vld_in = ap_const_logic_1))) then 
                                        hard_data_V_data_V_1_sel_wr <= not(hard_data_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    hard_data_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                hard_data_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((hard_data_V_data_V_1_state = ap_const_lv2_2) and (hard_data_V_data_V_1_vld_in = ap_const_logic_0)) or ((hard_data_V_data_V_1_state = ap_const_lv2_3) and (hard_data_V_data_V_1_vld_in = ap_const_logic_0) and (hard_data_V_data_V_1_ack_out = ap_const_logic_1)))) then 
                    hard_data_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((hard_data_V_data_V_1_state = ap_const_lv2_1) and (hard_data_V_data_V_1_ack_out = ap_const_logic_0)) or ((hard_data_V_data_V_1_state = ap_const_lv2_3) and (hard_data_V_data_V_1_ack_out = ap_const_logic_0) and (hard_data_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    hard_data_V_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((hard_data_V_data_V_1_vld_in = ap_const_logic_0) and (hard_data_V_data_V_1_ack_out = ap_const_logic_1))) and not(((hard_data_V_data_V_1_ack_out = ap_const_logic_0) and (hard_data_V_data_V_1_vld_in = ap_const_logic_1))) and (hard_data_V_data_V_1_state = ap_const_lv2_3)) or ((hard_data_V_data_V_1_state = ap_const_lv2_1) and (hard_data_V_data_V_1_ack_out = ap_const_logic_1)) or ((hard_data_V_data_V_1_state = ap_const_lv2_2) and (hard_data_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    hard_data_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    hard_data_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    hard_data_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                hard_data_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((hard_data_V_last_V_1_ack_out = ap_const_logic_1) and (hard_data_V_last_V_1_vld_out = ap_const_logic_1))) then 
                                        hard_data_V_last_V_1_sel_rd <= not(hard_data_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    hard_data_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                hard_data_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((hard_data_V_last_V_1_ack_in = ap_const_logic_1) and (hard_data_V_last_V_1_vld_in = ap_const_logic_1))) then 
                                        hard_data_V_last_V_1_sel_wr <= not(hard_data_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    hard_data_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                hard_data_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((hard_data_V_last_V_1_state = ap_const_lv2_2) and (hard_data_V_last_V_1_vld_in = ap_const_logic_0)) or ((hard_data_V_last_V_1_state = ap_const_lv2_3) and (hard_data_V_last_V_1_vld_in = ap_const_logic_0) and (hard_data_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    hard_data_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((hard_data_V_last_V_1_state = ap_const_lv2_1) and (hard_data_V_last_V_1_ack_out = ap_const_logic_0)) or ((hard_data_V_last_V_1_state = ap_const_lv2_3) and (hard_data_V_last_V_1_ack_out = ap_const_logic_0) and (hard_data_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    hard_data_V_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((hard_data_V_last_V_1_vld_in = ap_const_logic_0) and (hard_data_V_last_V_1_ack_out = ap_const_logic_1))) and not(((hard_data_V_last_V_1_ack_out = ap_const_logic_0) and (hard_data_V_last_V_1_vld_in = ap_const_logic_1))) and (hard_data_V_last_V_1_state = ap_const_lv2_3)) or ((hard_data_V_last_V_1_state = ap_const_lv2_1) and (hard_data_V_last_V_1_ack_out = ap_const_logic_1)) or ((hard_data_V_last_V_1_state = ap_const_lv2_2) and (hard_data_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    hard_data_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    hard_data_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    soft_data_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                soft_data_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((soft_data_V_data_V_1_ack_out = ap_const_logic_1) and (soft_data_V_data_V_1_vld_out = ap_const_logic_1))) then 
                                        soft_data_V_data_V_1_sel_rd <= not(soft_data_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    soft_data_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                soft_data_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((soft_data_V_data_V_1_ack_in = ap_const_logic_1) and (soft_data_V_data_V_1_vld_in = ap_const_logic_1))) then 
                                        soft_data_V_data_V_1_sel_wr <= not(soft_data_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    soft_data_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                soft_data_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((soft_data_V_data_V_1_state = ap_const_lv2_2) and (soft_data_V_data_V_1_vld_in = ap_const_logic_0)) or ((soft_data_V_data_V_1_state = ap_const_lv2_3) and (soft_data_V_data_V_1_vld_in = ap_const_logic_0) and (soft_data_V_data_V_1_ack_out = ap_const_logic_1)))) then 
                    soft_data_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((soft_data_V_data_V_1_state = ap_const_lv2_1) and (soft_data_V_data_V_1_ack_out = ap_const_logic_0)) or ((soft_data_V_data_V_1_state = ap_const_lv2_3) and (soft_data_V_data_V_1_ack_out = ap_const_logic_0) and (soft_data_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    soft_data_V_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((soft_data_V_data_V_1_vld_in = ap_const_logic_0) and (soft_data_V_data_V_1_ack_out = ap_const_logic_1))) and not(((soft_data_V_data_V_1_ack_out = ap_const_logic_0) and (soft_data_V_data_V_1_vld_in = ap_const_logic_1))) and (soft_data_V_data_V_1_state = ap_const_lv2_3)) or ((soft_data_V_data_V_1_state = ap_const_lv2_1) and (soft_data_V_data_V_1_ack_out = ap_const_logic_1)) or ((soft_data_V_data_V_1_state = ap_const_lv2_2) and (soft_data_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    soft_data_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    soft_data_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    soft_data_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                soft_data_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((soft_data_V_keep_V_1_ack_out = ap_const_logic_1) and (soft_data_V_keep_V_1_vld_out = ap_const_logic_1))) then 
                                        soft_data_V_keep_V_1_sel_rd <= not(soft_data_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    soft_data_V_keep_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                soft_data_V_keep_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((soft_data_V_keep_V_1_ack_in = ap_const_logic_1) and (soft_data_V_keep_V_1_vld_in = ap_const_logic_1))) then 
                                        soft_data_V_keep_V_1_sel_wr <= not(soft_data_V_keep_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    soft_data_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                soft_data_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((soft_data_V_keep_V_1_state = ap_const_lv2_2) and (soft_data_V_keep_V_1_vld_in = ap_const_logic_0)) or ((soft_data_V_keep_V_1_state = ap_const_lv2_3) and (soft_data_V_keep_V_1_vld_in = ap_const_logic_0) and (soft_data_V_keep_V_1_ack_out = ap_const_logic_1)))) then 
                    soft_data_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((soft_data_V_keep_V_1_state = ap_const_lv2_1) and (soft_data_V_keep_V_1_ack_out = ap_const_logic_0)) or ((soft_data_V_keep_V_1_state = ap_const_lv2_3) and (soft_data_V_keep_V_1_ack_out = ap_const_logic_0) and (soft_data_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    soft_data_V_keep_V_1_state <= ap_const_lv2_1;
                elsif (((not(((soft_data_V_keep_V_1_vld_in = ap_const_logic_0) and (soft_data_V_keep_V_1_ack_out = ap_const_logic_1))) and not(((soft_data_V_keep_V_1_ack_out = ap_const_logic_0) and (soft_data_V_keep_V_1_vld_in = ap_const_logic_1))) and (soft_data_V_keep_V_1_state = ap_const_lv2_3)) or ((soft_data_V_keep_V_1_state = ap_const_lv2_1) and (soft_data_V_keep_V_1_ack_out = ap_const_logic_1)) or ((soft_data_V_keep_V_1_state = ap_const_lv2_2) and (soft_data_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    soft_data_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    soft_data_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    soft_data_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                soft_data_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((soft_data_V_last_V_1_ack_out = ap_const_logic_1) and (soft_data_V_last_V_1_vld_out = ap_const_logic_1))) then 
                                        soft_data_V_last_V_1_sel_rd <= not(soft_data_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    soft_data_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                soft_data_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((soft_data_V_last_V_1_ack_in = ap_const_logic_1) and (soft_data_V_last_V_1_vld_in = ap_const_logic_1))) then 
                                        soft_data_V_last_V_1_sel_wr <= not(soft_data_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    soft_data_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                soft_data_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((soft_data_V_last_V_1_state = ap_const_lv2_2) and (soft_data_V_last_V_1_vld_in = ap_const_logic_0)) or ((soft_data_V_last_V_1_state = ap_const_lv2_3) and (soft_data_V_last_V_1_vld_in = ap_const_logic_0) and (soft_data_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    soft_data_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((soft_data_V_last_V_1_state = ap_const_lv2_1) and (soft_data_V_last_V_1_ack_out = ap_const_logic_0)) or ((soft_data_V_last_V_1_state = ap_const_lv2_3) and (soft_data_V_last_V_1_ack_out = ap_const_logic_0) and (soft_data_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    soft_data_V_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((soft_data_V_last_V_1_vld_in = ap_const_logic_0) and (soft_data_V_last_V_1_ack_out = ap_const_logic_1))) and not(((soft_data_V_last_V_1_ack_out = ap_const_logic_0) and (soft_data_V_last_V_1_vld_in = ap_const_logic_1))) and (soft_data_V_last_V_1_state = ap_const_lv2_3)) or ((soft_data_V_last_V_1_state = ap_const_lv2_1) and (soft_data_V_last_V_1_ack_out = ap_const_logic_1)) or ((soft_data_V_last_V_1_state = ap_const_lv2_2) and (soft_data_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    soft_data_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    soft_data_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    hard_bit_cnt_V_2_fu_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (((brmerge52_fu_15733_p2 = ap_const_lv1_1) and (tmp_63_reg_16466_pp0_iter15_reg = ap_const_lv1_1)) or ((brmerge52_fu_15733_p2 = ap_const_lv1_1) and (tmp_61_reg_16462_pp0_iter15_reg = ap_const_lv1_1))))) then 
                hard_bit_cnt_V_2_fu_382 <= hard_bit_cnt_V_fu_15759_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (((tmp_63_reg_16466_pp0_iter15_reg = ap_const_lv1_1) and (brmerge52_fu_15733_p2 = ap_const_lv1_0)) or ((tmp_61_reg_16462_pp0_iter15_reg = ap_const_lv1_1) and (brmerge52_fu_15733_p2 = ap_const_lv1_0))))) then 
                hard_bit_cnt_V_2_fu_382 <= hard_bit_cnt_V_1_fu_15738_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                hard_bit_cnt_V_2_fu_382 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    hard_bit_inc_V_12_fu_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (brmerge51_reg_16458_pp0_iter14_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                hard_bit_inc_V_12_fu_378 <= hard_bit_inc_V_8_fu_14128_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (brmerge51_reg_16458_pp0_iter14_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                hard_bit_inc_V_12_fu_378 <= grp_fu_565_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                hard_bit_inc_V_12_fu_378 <= hard_bit_inc_V_13_fu_14104_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                hard_bit_inc_V_12_fu_378 <= hard_bit_inc_V_14_fu_14028_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_3) and (brmerge50_fu_13986_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                hard_bit_inc_V_12_fu_378 <= p_s_112_fu_13995_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_3) and (brmerge50_fu_13986_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                hard_bit_inc_V_12_fu_378 <= hard_bit_inc_V_reg_16350;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                hard_bit_inc_V_12_fu_378 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    p_2_reg_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_reg_16357 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_2_reg_452 <= i_V_reg_16361;
            elsif (((ctrl_in_V_0_vld_out = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_2_reg_452 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_1_fu_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_3167)) then 
                    p_Val2_1_fu_386 <= p_Result_1_fu_15661_p1;
                elsif ((ap_const_boolean_1 = ap_condition_3163)) then 
                    p_Val2_1_fu_386 <= ap_const_lv24_F;
                elsif ((ap_const_boolean_1 = ap_condition_3157)) then 
                    p_Val2_1_fu_386 <= p_Result_3_fu_15611_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3153)) then 
                    p_Val2_1_fu_386 <= p_Result_19_fu_15591_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3147)) then 
                    p_Val2_1_fu_386 <= p_Result_21_fu_15549_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3143)) then 
                    p_Val2_1_fu_386 <= p_Result_22_fu_15529_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3137)) then 
                    p_Val2_1_fu_386 <= p_Result_24_fu_15487_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3133)) then 
                    p_Val2_1_fu_386 <= p_Result_25_fu_15467_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3127)) then 
                    p_Val2_1_fu_386 <= p_Result_27_fu_15425_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3123)) then 
                    p_Val2_1_fu_386 <= p_Result_28_fu_15405_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3117)) then 
                    p_Val2_1_fu_386 <= p_Result_30_fu_15371_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3113)) then 
                    p_Val2_1_fu_386 <= p_Result_31_fu_15351_p5;
                elsif ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_1)) then 
                    p_Val2_1_fu_386 <= soft_word_set_V_4_fu_15308_p3;
                elsif ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_2)) then 
                    p_Val2_1_fu_386 <= soft_word_set_V_8_fu_15127_p3;
                elsif ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_3)) then 
                    p_Val2_1_fu_386 <= soft_word_set_V_1_fu_14988_p3;
                end if;
            end if; 
        end if;
    end process;

    p_Val2_2_fu_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then
                if (((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_1))) then 
                    p_Val2_2_fu_394 <= p_Result_s_111_fu_15636_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3151)) then 
                    p_Val2_2_fu_394 <= p_Result_2_fu_15574_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3141)) then 
                    p_Val2_2_fu_394 <= p_Result_20_fu_15512_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3131)) then 
                    p_Val2_2_fu_394 <= p_Result_23_fu_15450_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3121)) then 
                    p_Val2_2_fu_394 <= p_Result_26_fu_15388_p5;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    p_Val2_2_fu_394 <= p_Result_29_fu_15334_p5;
                elsif ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_1)) then 
                    p_Val2_2_fu_394 <= soft_word_V_3_fu_15258_p3;
                elsif ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_2)) then 
                    p_Val2_2_fu_394 <= soft_word_V_6_fu_15104_p3;
                elsif ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_3)) then 
                    p_Val2_2_fu_394 <= p_Result_43_fu_14950_p25;
                end if;
            end if; 
        end if;
    end process;

    p_Val2_s_fu_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op2685_write_state21 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1))) then 
                p_Val2_s_fu_390 <= r_V_4_fu_16161_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (((tmp_63_reg_16466_pp0_iter17_reg = ap_const_lv1_1) and (brmerge52_reg_19543_pp0_iter17_reg = ap_const_lv1_0)) or ((tmp_61_reg_16462_pp0_iter17_reg = ap_const_lv1_1) and (brmerge52_reg_19543_pp0_iter17_reg = ap_const_lv1_0))))) then 
                p_Val2_s_fu_390 <= p_Result_45_fu_16135_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                p_Val2_s_fu_390 <= ap_const_lv152_lc_1;
            end if; 
        end if;
    end process;

    word_cnt_V_6_fu_374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                word_cnt_V_6_fu_374 <= word_cnt_V_5_fu_898_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_1) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                word_cnt_V_6_fu_374 <= word_cnt_V_3_fu_789_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_2) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                word_cnt_V_6_fu_374 <= word_cnt_V_1_fu_770_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                word_cnt_V_6_fu_374 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_fec_type_V_reg_16258 = ap_const_lv1_1))) then
                Range1_all_ones_10_1_reg_17938 <= Range1_all_ones_10_1_fu_5848_p2;
                Range1_all_ones_10_2_reg_18178 <= Range1_all_ones_10_2_fu_7000_p2;
                Range1_all_ones_10_3_reg_18410 <= Range1_all_ones_10_3_fu_8005_p2;
                Range1_all_ones_10_4_reg_18690 <= Range1_all_ones_10_4_fu_8749_p2;
                Range1_all_ones_10_5_reg_18970 <= Range1_all_ones_10_5_fu_9493_p2;
                Range1_all_ones_10_reg_17722 <= Range1_all_ones_10_fu_4756_p2;
                Range1_all_ones_1_reg_17776 <= Range1_all_ones_1_fu_5029_p2;
                Range1_all_ones_2_reg_18000 <= Range1_all_ones_2_fu_6167_p2;
                Range1_all_ones_3_reg_18232 <= Range1_all_ones_3_fu_7172_p2;
                Range1_all_ones_4_reg_18504 <= Range1_all_ones_4_fu_8329_p2;
                Range1_all_ones_6_1_reg_17830 <= Range1_all_ones_6_1_fu_5302_p2;
                Range1_all_ones_6_2_reg_18054 <= Range1_all_ones_6_2_fu_6440_p2;
                Range1_all_ones_6_3_reg_18286 <= Range1_all_ones_6_3_fu_7445_p2;
                Range1_all_ones_6_4_reg_18566 <= Range1_all_ones_6_4_fu_8469_p2;
                Range1_all_ones_6_5_reg_18846 <= Range1_all_ones_6_5_fu_9213_p2;
                Range1_all_ones_6_reg_17614 <= Range1_all_ones_6_fu_4210_p2;
                Range1_all_ones_8_1_reg_17884 <= Range1_all_ones_8_1_fu_5575_p2;
                Range1_all_ones_8_2_reg_18108 <= Range1_all_ones_8_2_fu_6713_p2;
                Range1_all_ones_8_3_reg_18340 <= Range1_all_ones_8_3_fu_7718_p2;
                Range1_all_ones_8_4_reg_18628 <= Range1_all_ones_8_4_fu_8609_p2;
                Range1_all_ones_8_5_reg_18908 <= Range1_all_ones_8_5_fu_9353_p2;
                Range1_all_ones_8_reg_17668 <= Range1_all_ones_8_fu_4483_p2;
                Range1_all_ones_reg_17560 <= Range1_all_ones_fu_3937_p2;
                Range1_all_ones_s_reg_18784 <= Range1_all_ones_s_fu_9073_p2;
                Range1_all_zeros_10_2_reg_18185 <= Range1_all_zeros_10_2_fu_7006_p2;
                Range1_all_zeros_10_3_reg_18417 <= Range1_all_zeros_10_3_fu_8011_p2;
                Range1_all_zeros_10_4_reg_18697 <= Range1_all_zeros_10_4_fu_8755_p2;
                Range1_all_zeros_10_5_reg_18977 <= Range1_all_zeros_10_5_fu_9499_p2;
                Range1_all_zeros_4_reg_18511 <= Range1_all_zeros_4_fu_8335_p2;
                Range1_all_zeros_6_4_reg_18573 <= Range1_all_zeros_6_4_fu_8475_p2;
                Range1_all_zeros_6_5_reg_18853 <= Range1_all_zeros_6_5_fu_9219_p2;
                Range1_all_zeros_8_4_reg_18635 <= Range1_all_zeros_8_4_fu_8615_p2;
                Range1_all_zeros_8_5_reg_18915 <= Range1_all_zeros_8_5_fu_9359_p2;
                Range1_all_zeros_s_reg_18791 <= Range1_all_zeros_s_fu_9079_p2;
                Range2_all_ones_10_1_reg_16967 <= Range2_all_ones_10_1_fu_2481_p2;
                Range2_all_ones_10_2_reg_18173 <= Range2_all_ones_10_2_fu_6984_p2;
                Range2_all_ones_10_3_reg_18405 <= Range2_all_ones_10_3_fu_7989_p2;
                Range2_all_ones_10_4_reg_18685 <= Range2_all_ones_10_4_fu_8733_p2;
                Range2_all_ones_10_5_reg_18965 <= Range2_all_ones_10_5_fu_9477_p2;
                Range2_all_ones_10_reg_16731 <= Range2_all_ones_10_fu_1785_p2;
                Range2_all_ones_1_reg_16817 <= Range2_all_ones_1_fu_2211_p2;
                Range2_all_ones_2_reg_17064 <= Range2_all_ones_2_fu_2853_p2;
                Range2_all_ones_3_reg_17261 <= Range2_all_ones_3_fu_3405_p2;
                Range2_all_ones_4_reg_18499 <= Range2_all_ones_4_fu_8313_p2;
                Range2_all_ones_6_1_reg_16867 <= Range2_all_ones_6_1_fu_2301_p2;
                Range2_all_ones_6_2_reg_17114 <= Range2_all_ones_6_2_fu_2943_p2;
                Range2_all_ones_6_3_reg_17311 <= Range2_all_ones_6_3_fu_3495_p2;
                Range2_all_ones_6_4_reg_18561 <= Range2_all_ones_6_4_fu_8453_p2;
                Range2_all_ones_6_5_reg_18841 <= Range2_all_ones_6_5_fu_9197_p2;
                Range2_all_ones_6_reg_16631 <= Range2_all_ones_6_fu_1605_p2;
                Range2_all_ones_8_1_reg_16917 <= Range2_all_ones_8_1_fu_2391_p2;
                Range2_all_ones_8_2_reg_17164 <= Range2_all_ones_8_2_fu_3033_p2;
                Range2_all_ones_8_3_reg_17361 <= Range2_all_ones_8_3_fu_3585_p2;
                Range2_all_ones_8_4_reg_18623 <= Range2_all_ones_8_4_fu_8593_p2;
                Range2_all_ones_8_5_reg_18903 <= Range2_all_ones_8_5_fu_9337_p2;
                Range2_all_ones_8_reg_16681 <= Range2_all_ones_8_fu_1695_p2;
                Range2_all_ones_reg_16581 <= Range2_all_ones_fu_1515_p2;
                Range2_all_ones_s_reg_18779 <= Range2_all_ones_s_fu_9057_p2;
                carry_14_1_reg_17771 <= carry_14_1_fu_5016_p2;
                carry_14_2_reg_17995 <= carry_14_2_fu_6154_p2;
                carry_14_3_reg_18227 <= carry_14_3_fu_7159_p2;
                carry_18_1_reg_17825 <= carry_18_1_fu_5289_p2;
                carry_18_2_reg_18049 <= carry_18_2_fu_6427_p2;
                carry_18_3_reg_18281 <= carry_18_3_fu_7432_p2;
                carry_22_1_reg_17879 <= carry_22_1_fu_5562_p2;
                carry_22_2_reg_18103 <= carry_22_2_fu_6700_p2;
                carry_22_3_reg_18335 <= carry_22_3_fu_7705_p2;
                carry_26_1_reg_17933 <= carry_26_1_fu_5835_p2;
                carry_3_reg_17609 <= carry_3_fu_4197_p2;
                carry_5_reg_17663 <= carry_5_fu_4470_p2;
                carry_7_reg_17717 <= carry_7_fu_4743_p2;
                carry_s_reg_17555 <= carry_s_fu_3924_p2;
                overflow_16_1_reg_17791 <= overflow_16_1_fu_5148_p2;
                overflow_16_2_reg_18015 <= overflow_16_2_fu_6286_p2;
                overflow_16_3_reg_18247 <= overflow_16_3_fu_7291_p2;
                overflow_16_4_reg_19197 <= overflow_16_4_fu_12008_p2;
                overflow_16_5_reg_19349 <= overflow_16_5_fu_13072_p2;
                overflow_17_1_reg_17845 <= overflow_17_1_fu_5421_p2;
                overflow_17_2_reg_18069 <= overflow_17_2_fu_6559_p2;
                overflow_17_3_reg_18301 <= overflow_17_3_fu_7564_p2;
                overflow_17_4_reg_19235 <= overflow_17_4_fu_12274_p2;
                overflow_17_5_reg_19387 <= overflow_17_5_fu_13338_p2;
                overflow_18_1_reg_17899 <= overflow_18_1_fu_5694_p2;
                overflow_18_2_reg_18123 <= overflow_18_2_fu_6832_p2;
                overflow_18_3_reg_18355 <= overflow_18_3_fu_7837_p2;
                overflow_18_4_reg_19273 <= overflow_18_4_fu_12540_p2;
                overflow_18_5_reg_19425 <= overflow_18_5_fu_13604_p2;
                overflow_19_1_reg_17953 <= overflow_19_1_fu_5967_p2;
                overflow_19_2_reg_19085 <= overflow_19_2_fu_11074_p2;
                overflow_19_3_reg_19141 <= overflow_19_3_fu_11721_p2;
                overflow_19_4_reg_19311 <= overflow_19_4_fu_12806_p2;
                overflow_19_5_reg_19463 <= overflow_19_5_fu_13870_p2;
                overflow_2_reg_17683 <= overflow_2_fu_4602_p2;
                overflow_4_reg_17737 <= overflow_4_fu_4875_p2;
                overflow_7_reg_17575 <= overflow_7_fu_4056_p2;
                overflow_s_reg_17629 <= overflow_s_fu_4329_p2;
                p_Result_12_reg_16686 <= neg_llr_3_V_fu_1369_p3(15 downto 12);
                p_Result_16_reg_16736 <= neg_llr_4_V_fu_1453_p3(15 downto 12);
                p_Result_4_reg_16586 <= neg_llr_1_V_fu_1201_p3(15 downto 12);
                p_Result_540_1_reg_16822 <= neg_llr_1_V_1_fu_1897_p3(15 downto 12);
                p_Result_540_2_reg_17069 <= neg_llr_1_V_2_fu_2593_p3(15 downto 12);
                p_Result_540_3_reg_17266 <= neg_llr_1_V_3_fu_3145_p3(15 downto 12);
                p_Result_544_1_reg_16872 <= neg_llr_2_V_1_fu_1981_p3(15 downto 12);
                p_Result_544_2_reg_17119 <= neg_llr_2_V_2_fu_2677_p3(15 downto 12);
                p_Result_544_3_reg_17316 <= neg_llr_2_V_3_fu_3229_p3(15 downto 12);
                p_Result_548_1_reg_16922 <= neg_llr_3_V_1_fu_2065_p3(15 downto 12);
                p_Result_548_2_reg_17169 <= neg_llr_3_V_2_fu_2761_p3(15 downto 12);
                p_Result_548_3_reg_17366 <= neg_llr_3_V_3_fu_3313_p3(15 downto 12);
                p_Result_552_1_reg_16972 <= neg_llr_4_V_1_fu_2149_p3(15 downto 12);
                p_Result_8_reg_16636 <= neg_llr_2_V_fu_1285_p3(15 downto 12);
                p_Val2_129_1_reg_16795 <= neg_llr_1_V_1_fu_1897_p3(11 downto 4);
                p_Val2_129_2_reg_17042 <= neg_llr_1_V_2_fu_2593_p3(11 downto 4);
                p_Val2_129_3_reg_17239 <= neg_llr_1_V_3_fu_3145_p3(11 downto 4);
                p_Val2_129_4_reg_18477 <= neg_llr_1_V_4_fu_8093_p3(11 downto 4);
                p_Val2_129_5_reg_18757 <= neg_llr_1_V_5_fu_8837_p3(11 downto 4);
                p_Val2_130_1_reg_17759 <= p_Val2_130_1_fu_4981_p2;
                p_Val2_130_2_reg_17983 <= p_Val2_130_2_fu_6119_p2;
                p_Val2_130_3_reg_18215 <= p_Val2_130_3_fu_7124_p2;
                p_Val2_130_4_reg_19185 <= p_Val2_130_4_fu_11863_p2;
                p_Val2_130_5_reg_19337 <= p_Val2_130_5_fu_12927_p2;
                p_Val2_133_1_reg_16845 <= neg_llr_2_V_1_fu_1981_p3(11 downto 4);
                p_Val2_133_2_reg_17092 <= neg_llr_2_V_2_fu_2677_p3(11 downto 4);
                p_Val2_133_3_reg_17289 <= neg_llr_2_V_3_fu_3229_p3(11 downto 4);
                p_Val2_133_4_reg_18539 <= neg_llr_2_V_4_fu_8139_p3(11 downto 4);
                p_Val2_133_5_reg_18819 <= neg_llr_2_V_5_fu_8883_p3(11 downto 4);
                p_Val2_136_1_reg_17813 <= p_Val2_136_1_fu_5254_p2;
                p_Val2_136_2_reg_18037 <= p_Val2_136_2_fu_6392_p2;
                p_Val2_136_3_reg_18269 <= p_Val2_136_3_fu_7397_p2;
                p_Val2_136_4_reg_19223 <= p_Val2_136_4_fu_12129_p2;
                p_Val2_136_5_reg_19375 <= p_Val2_136_5_fu_13193_p2;
                p_Val2_139_1_reg_16895 <= neg_llr_3_V_1_fu_2065_p3(11 downto 4);
                p_Val2_139_2_reg_17142 <= neg_llr_3_V_2_fu_2761_p3(11 downto 4);
                p_Val2_139_3_reg_17339 <= neg_llr_3_V_3_fu_3313_p3(11 downto 4);
                p_Val2_139_4_reg_18601 <= neg_llr_3_V_4_fu_8185_p3(11 downto 4);
                p_Val2_139_5_reg_18881 <= neg_llr_3_V_5_fu_8929_p3(11 downto 4);
                p_Val2_142_1_reg_17867 <= p_Val2_142_1_fu_5527_p2;
                p_Val2_142_2_reg_18091 <= p_Val2_142_2_fu_6665_p2;
                p_Val2_142_3_reg_18323 <= p_Val2_142_3_fu_7670_p2;
                p_Val2_142_4_reg_19261 <= p_Val2_142_4_fu_12395_p2;
                p_Val2_142_5_reg_19413 <= p_Val2_142_5_fu_13459_p2;
                p_Val2_145_1_reg_16945 <= neg_llr_4_V_1_fu_2149_p3(11 downto 4);
                p_Val2_145_2_reg_18151 <= neg_llr_4_V_2_fu_6083_p3(11 downto 4);
                p_Val2_145_3_reg_18383 <= neg_llr_4_V_3_fu_7088_p3(11 downto 4);
                p_Val2_145_4_reg_18663 <= neg_llr_4_V_4_fu_8231_p3(11 downto 4);
                p_Val2_145_5_reg_18943 <= neg_llr_4_V_5_fu_8975_p3(11 downto 4);
                p_Val2_148_1_reg_17921 <= p_Val2_148_1_fu_5800_p2;
                p_Val2_148_2_reg_19073 <= p_Val2_148_2_fu_10917_p2;
                p_Val2_148_3_reg_19129 <= p_Val2_148_3_fu_11564_p2;
                p_Val2_148_4_reg_19299 <= p_Val2_148_4_fu_12661_p2;
                p_Val2_148_5_reg_19451 <= p_Val2_148_5_fu_13725_p2;
                p_Val2_16_reg_16609 <= neg_llr_2_V_fu_1285_p3(11 downto 4);
                p_Val2_17_reg_17597 <= p_Val2_17_fu_4162_p2;
                p_Val2_18_reg_16659 <= neg_llr_3_V_fu_1369_p3(11 downto 4);
                p_Val2_19_reg_17651 <= p_Val2_19_fu_4435_p2;
                p_Val2_20_reg_16709 <= neg_llr_4_V_fu_1453_p3(11 downto 4);
                p_Val2_21_reg_17705 <= p_Val2_21_fu_4708_p2;
                p_Val2_5_61_reg_16559 <= neg_llr_1_V_fu_1201_p3(11 downto 4);
                p_Val2_7_62_reg_17543 <= p_Val2_7_62_fu_3889_p2;
                tmp_111_reg_17749 <= tmp_111_fu_4931_p2;
                tmp_367_1_reg_18027 <= tmp_367_1_fu_6342_p2;
                tmp_367_2_reg_18259 <= tmp_367_2_fu_7347_p2;
                tmp_367_s_reg_17803 <= tmp_367_s_fu_5204_p2;
                tmp_395_1_reg_18081 <= tmp_395_1_fu_6615_p2;
                tmp_395_2_reg_18313 <= tmp_395_2_fu_7620_p2;
                tmp_395_s_reg_17857 <= tmp_395_s_fu_5477_p2;
                tmp_421_1_reg_18135 <= tmp_421_1_fu_6888_p2;
                tmp_421_2_reg_18367 <= tmp_421_2_fu_7893_p2;
                tmp_421_s_reg_17911 <= tmp_421_s_fu_5750_p2;
                tmp_447_s_reg_17965 <= tmp_447_s_fu_6023_p2;
                tmp_75_reg_17587 <= tmp_75_fu_4112_p2;
                tmp_87_reg_17641 <= tmp_87_fu_4385_p2;
                tmp_99_reg_17695 <= tmp_99_fu_4658_p2;
                underflow_36_4_reg_19209 <= underflow_36_4_fu_12087_p2;
                underflow_36_5_reg_19361 <= underflow_36_5_fu_13151_p2;
                underflow_37_4_reg_19247 <= underflow_37_4_fu_12353_p2;
                underflow_37_5_reg_19399 <= underflow_37_5_fu_13417_p2;
                underflow_38_4_reg_19285 <= underflow_38_4_fu_12619_p2;
                underflow_38_5_reg_19437 <= underflow_38_5_fu_13683_p2;
                underflow_39_2_reg_19097 <= underflow_39_2_fu_11153_p2;
                underflow_39_3_reg_19153 <= underflow_39_3_fu_11800_p2;
                underflow_39_4_reg_19323 <= underflow_39_4_fu_12885_p2;
                underflow_39_5_reg_19475 <= underflow_39_5_fu_13949_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_fec_type_V_reg_16258 = ap_const_lv1_0))) then
                Range1_all_ones_11_1_reg_17948 <= Range1_all_ones_11_1_fu_5898_p2;
                Range1_all_ones_11_2_reg_18195 <= Range1_all_ones_11_2_fu_7038_p2;
                Range1_all_ones_11_3_reg_18427 <= Range1_all_ones_11_3_fu_8043_p2;
                Range1_all_ones_11_4_reg_18707 <= Range1_all_ones_11_4_fu_8787_p2;
                Range1_all_ones_11_5_reg_18987 <= Range1_all_ones_11_5_fu_9531_p2;
                Range1_all_ones_11_reg_17732 <= Range1_all_ones_11_fu_4806_p2;
                Range1_all_ones_5_1_reg_17786 <= Range1_all_ones_5_1_fu_5079_p2;
                Range1_all_ones_5_2_reg_18010 <= Range1_all_ones_5_2_fu_6217_p2;
                Range1_all_ones_5_3_reg_18242 <= Range1_all_ones_5_3_fu_7222_p2;
                Range1_all_ones_5_4_reg_18521 <= Range1_all_ones_5_4_fu_8367_p2;
                Range1_all_ones_5_5_reg_18801 <= Range1_all_ones_5_5_fu_9111_p2;
                Range1_all_ones_5_reg_17570 <= Range1_all_ones_5_fu_3987_p2;
                Range1_all_ones_7_1_reg_17840 <= Range1_all_ones_7_1_fu_5352_p2;
                Range1_all_ones_7_2_reg_18064 <= Range1_all_ones_7_2_fu_6490_p2;
                Range1_all_ones_7_3_reg_18296 <= Range1_all_ones_7_3_fu_7495_p2;
                Range1_all_ones_7_4_reg_18583 <= Range1_all_ones_7_4_fu_8507_p2;
                Range1_all_ones_7_5_reg_18863 <= Range1_all_ones_7_5_fu_9251_p2;
                Range1_all_ones_7_reg_17624 <= Range1_all_ones_7_fu_4260_p2;
                Range1_all_ones_9_1_reg_17894 <= Range1_all_ones_9_1_fu_5625_p2;
                Range1_all_ones_9_2_reg_18118 <= Range1_all_ones_9_2_fu_6763_p2;
                Range1_all_ones_9_3_reg_18350 <= Range1_all_ones_9_3_fu_7768_p2;
                Range1_all_ones_9_4_reg_18645 <= Range1_all_ones_9_4_fu_8647_p2;
                Range1_all_ones_9_5_reg_18925 <= Range1_all_ones_9_5_fu_9391_p2;
                Range1_all_ones_9_reg_17678 <= Range1_all_ones_9_fu_4533_p2;
                Range1_all_zeros_11_2_reg_18202 <= Range1_all_zeros_11_2_fu_7044_p2;
                Range1_all_zeros_11_3_reg_18434 <= Range1_all_zeros_11_3_fu_8049_p2;
                Range1_all_zeros_11_4_reg_18714 <= Range1_all_zeros_11_4_fu_8793_p2;
                Range1_all_zeros_11_5_reg_18994 <= Range1_all_zeros_11_5_fu_9537_p2;
                Range1_all_zeros_5_4_reg_18528 <= Range1_all_zeros_5_4_fu_8373_p2;
                Range1_all_zeros_5_5_reg_18808 <= Range1_all_zeros_5_5_fu_9117_p2;
                Range1_all_zeros_7_4_reg_18590 <= Range1_all_zeros_7_4_fu_8513_p2;
                Range1_all_zeros_7_5_reg_18870 <= Range1_all_zeros_7_5_fu_9257_p2;
                Range1_all_zeros_9_4_reg_18652 <= Range1_all_zeros_9_4_fu_8653_p2;
                Range1_all_zeros_9_5_reg_18932 <= Range1_all_zeros_9_5_fu_9397_p2;
                Range2_all_ones_11_2_reg_18190 <= Range2_all_ones_11_2_fu_7022_p2;
                Range2_all_ones_11_3_reg_18422 <= Range2_all_ones_11_3_fu_8027_p2;
                Range2_all_ones_11_4_reg_18702 <= Range2_all_ones_11_4_fu_8771_p2;
                Range2_all_ones_11_5_reg_18982 <= Range2_all_ones_11_5_fu_9515_p2;
                Range2_all_ones_5_4_reg_18516 <= Range2_all_ones_5_4_fu_8351_p2;
                Range2_all_ones_5_5_reg_18796 <= Range2_all_ones_5_5_fu_9095_p2;
                Range2_all_ones_7_4_reg_18578 <= Range2_all_ones_7_4_fu_8491_p2;
                Range2_all_ones_7_5_reg_18858 <= Range2_all_ones_7_5_fu_9235_p2;
                Range2_all_ones_9_4_reg_18640 <= Range2_all_ones_9_4_fu_8631_p2;
                Range2_all_ones_9_5_reg_18920 <= Range2_all_ones_9_5_fu_9375_p2;
                carry_15_1_reg_17781 <= carry_15_1_fu_5061_p2;
                carry_15_2_reg_18005 <= carry_15_2_fu_6199_p2;
                carry_15_3_reg_18237 <= carry_15_3_fu_7204_p2;
                carry_19_1_reg_17835 <= carry_19_1_fu_5334_p2;
                carry_19_2_reg_18059 <= carry_19_2_fu_6472_p2;
                carry_19_3_reg_18291 <= carry_19_3_fu_7477_p2;
                carry_23_1_reg_17889 <= carry_23_1_fu_5607_p2;
                carry_23_2_reg_18113 <= carry_23_2_fu_6745_p2;
                carry_23_3_reg_18345 <= carry_23_3_fu_7750_p2;
                carry_27_1_reg_17943 <= carry_27_1_fu_5880_p2;
                carry_2_reg_17565 <= carry_2_fu_3969_p2;
                carry_4_reg_17619 <= carry_4_fu_4242_p2;
                carry_6_reg_17673 <= carry_6_fu_4515_p2;
                carry_8_reg_17727 <= carry_8_fu_4788_p2;
                overflow_12_1_reg_17797 <= overflow_12_1_fu_5177_p2;
                overflow_12_2_reg_18021 <= overflow_12_2_fu_6315_p2;
                overflow_12_3_reg_18253 <= overflow_12_3_fu_7320_p2;
                overflow_12_4_reg_19203 <= overflow_12_4_fu_12048_p2;
                overflow_12_5_reg_19355 <= overflow_12_5_fu_13112_p2;
                overflow_13_1_reg_17851 <= overflow_13_1_fu_5450_p2;
                overflow_13_2_reg_18075 <= overflow_13_2_fu_6588_p2;
                overflow_13_3_reg_18307 <= overflow_13_3_fu_7593_p2;
                overflow_13_4_reg_19241 <= overflow_13_4_fu_12314_p2;
                overflow_13_5_reg_19393 <= overflow_13_5_fu_13378_p2;
                overflow_14_1_reg_17905 <= overflow_14_1_fu_5723_p2;
                overflow_14_2_reg_18129 <= overflow_14_2_fu_6861_p2;
                overflow_14_3_reg_18361 <= overflow_14_3_fu_7866_p2;
                overflow_14_4_reg_19279 <= overflow_14_4_fu_12580_p2;
                overflow_14_5_reg_19431 <= overflow_14_5_fu_13644_p2;
                overflow_15_1_reg_17959 <= overflow_15_1_fu_5996_p2;
                overflow_15_2_reg_19091 <= overflow_15_2_fu_11114_p2;
                overflow_15_3_reg_19147 <= overflow_15_3_fu_11761_p2;
                overflow_15_4_reg_19317 <= overflow_15_4_fu_12846_p2;
                overflow_15_5_reg_19469 <= overflow_15_5_fu_13910_p2;
                overflow_1_reg_17635 <= overflow_1_fu_4358_p2;
                overflow_3_reg_17689 <= overflow_3_fu_4631_p2;
                overflow_5_reg_17743 <= overflow_5_fu_4904_p2;
                overflow_8_reg_17581 <= overflow_8_fu_4085_p2;
                p_Result_10_reg_16647 <= neg_llr_2_V_fu_1285_p3(15 downto 10);
                p_Result_13_reg_16692 <= neg_llr_3_V_fu_1369_p3(15 downto 11);
                p_Result_14_reg_16697 <= neg_llr_3_V_fu_1369_p3(15 downto 10);
                p_Result_17_reg_16742 <= neg_llr_4_V_fu_1453_p3(15 downto 11);
                p_Result_18_reg_16747 <= neg_llr_4_V_fu_1453_p3(15 downto 10);
                p_Result_523_1_reg_16828 <= neg_llr_1_V_1_fu_1897_p3(15 downto 11);
                p_Result_523_2_reg_17075 <= neg_llr_1_V_2_fu_2593_p3(15 downto 11);
                p_Result_523_3_reg_17272 <= neg_llr_1_V_3_fu_3145_p3(15 downto 11);
                p_Result_524_1_reg_16833 <= neg_llr_1_V_1_fu_1897_p3(15 downto 10);
                p_Result_524_2_reg_17080 <= neg_llr_1_V_2_fu_2593_p3(15 downto 10);
                p_Result_524_3_reg_17277 <= neg_llr_1_V_3_fu_3145_p3(15 downto 10);
                p_Result_527_1_reg_16878 <= neg_llr_2_V_1_fu_1981_p3(15 downto 11);
                p_Result_527_2_reg_17125 <= neg_llr_2_V_2_fu_2677_p3(15 downto 11);
                p_Result_527_3_reg_17322 <= neg_llr_2_V_3_fu_3229_p3(15 downto 11);
                p_Result_528_1_reg_16883 <= neg_llr_2_V_1_fu_1981_p3(15 downto 10);
                p_Result_528_2_reg_17130 <= neg_llr_2_V_2_fu_2677_p3(15 downto 10);
                p_Result_528_3_reg_17327 <= neg_llr_2_V_3_fu_3229_p3(15 downto 10);
                p_Result_531_1_reg_16928 <= neg_llr_3_V_1_fu_2065_p3(15 downto 11);
                p_Result_531_2_reg_17175 <= neg_llr_3_V_2_fu_2761_p3(15 downto 11);
                p_Result_531_3_reg_17372 <= neg_llr_3_V_3_fu_3313_p3(15 downto 11);
                p_Result_532_1_reg_16933 <= neg_llr_3_V_1_fu_2065_p3(15 downto 10);
                p_Result_532_2_reg_17180 <= neg_llr_3_V_2_fu_2761_p3(15 downto 10);
                p_Result_532_3_reg_17377 <= neg_llr_3_V_3_fu_3313_p3(15 downto 10);
                p_Result_535_1_reg_16978 <= neg_llr_4_V_1_fu_2149_p3(15 downto 11);
                p_Result_536_1_reg_16983 <= neg_llr_4_V_1_fu_2149_p3(15 downto 10);
                p_Result_5_reg_16592 <= neg_llr_1_V_fu_1201_p3(15 downto 11);
                p_Result_6_reg_16597 <= neg_llr_1_V_fu_1201_p3(15 downto 10);
                p_Result_9_reg_16642 <= neg_llr_2_V_fu_1285_p3(15 downto 11);
                p_Val2_10_1_reg_16862 <= neg_llr_2_V_1_fu_1981_p3(9 downto 4);
                p_Val2_10_2_reg_17109 <= neg_llr_2_V_2_fu_2677_p3(9 downto 4);
                p_Val2_10_3_reg_17306 <= neg_llr_2_V_3_fu_3229_p3(9 downto 4);
                p_Val2_10_4_reg_18556 <= neg_llr_2_V_4_fu_8139_p3(9 downto 4);
                p_Val2_10_5_reg_18836 <= neg_llr_2_V_5_fu_8883_p3(9 downto 4);
                p_Val2_10_reg_16626 <= neg_llr_2_V_fu_1285_p3(9 downto 4);
                p_Val2_11_1_reg_17819 <= p_Val2_11_1_fu_5270_p2;
                p_Val2_11_2_reg_18043 <= p_Val2_11_2_fu_6408_p2;
                p_Val2_11_3_reg_18275 <= p_Val2_11_3_fu_7413_p2;
                p_Val2_11_4_reg_19229 <= p_Val2_11_4_fu_12144_p2;
                p_Val2_11_5_reg_19381 <= p_Val2_11_5_fu_13208_p2;
                p_Val2_11_reg_17603 <= p_Val2_11_fu_4178_p2;
                p_Val2_12_1_reg_16912 <= neg_llr_3_V_1_fu_2065_p3(9 downto 4);
                p_Val2_12_2_reg_17159 <= neg_llr_3_V_2_fu_2761_p3(9 downto 4);
                p_Val2_12_3_reg_17356 <= neg_llr_3_V_3_fu_3313_p3(9 downto 4);
                p_Val2_12_4_reg_18618 <= neg_llr_3_V_4_fu_8185_p3(9 downto 4);
                p_Val2_12_5_reg_18898 <= neg_llr_3_V_5_fu_8929_p3(9 downto 4);
                p_Val2_12_reg_16676 <= neg_llr_3_V_fu_1369_p3(9 downto 4);
                p_Val2_13_1_reg_17873 <= p_Val2_13_1_fu_5543_p2;
                p_Val2_13_2_reg_18097 <= p_Val2_13_2_fu_6681_p2;
                p_Val2_13_3_reg_18329 <= p_Val2_13_3_fu_7686_p2;
                p_Val2_13_4_reg_19267 <= p_Val2_13_4_fu_12410_p2;
                p_Val2_13_5_reg_19419 <= p_Val2_13_5_fu_13474_p2;
                p_Val2_13_reg_17657 <= p_Val2_13_fu_4451_p2;
                p_Val2_14_1_reg_16962 <= neg_llr_4_V_1_fu_2149_p3(9 downto 4);
                p_Val2_14_2_reg_18168 <= neg_llr_4_V_2_fu_6083_p3(9 downto 4);
                p_Val2_14_3_reg_18400 <= neg_llr_4_V_3_fu_7088_p3(9 downto 4);
                p_Val2_14_4_reg_18680 <= neg_llr_4_V_4_fu_8231_p3(9 downto 4);
                p_Val2_14_5_reg_18960 <= neg_llr_4_V_5_fu_8975_p3(9 downto 4);
                p_Val2_14_reg_16726 <= neg_llr_4_V_fu_1453_p3(9 downto 4);
                p_Val2_15_1_reg_17927 <= p_Val2_15_1_fu_5816_p2;
                p_Val2_15_2_reg_19079 <= p_Val2_15_2_fu_10944_p2;
                p_Val2_15_3_reg_19135 <= p_Val2_15_3_fu_11591_p2;
                p_Val2_15_4_reg_19305 <= p_Val2_15_4_fu_12676_p2;
                p_Val2_15_5_reg_19457 <= p_Val2_15_5_fu_13740_p2;
                p_Val2_15_reg_17711 <= p_Val2_15_fu_4724_p2;
                p_Val2_8_1_reg_16812 <= neg_llr_1_V_1_fu_1897_p3(9 downto 4);
                p_Val2_8_2_reg_17059 <= neg_llr_1_V_2_fu_2593_p3(9 downto 4);
                p_Val2_8_3_reg_17256 <= neg_llr_1_V_3_fu_3145_p3(9 downto 4);
                p_Val2_8_4_reg_18494 <= neg_llr_1_V_4_fu_8093_p3(9 downto 4);
                p_Val2_8_5_reg_18774 <= neg_llr_1_V_5_fu_8837_p3(9 downto 4);
                p_Val2_8_reg_16576 <= neg_llr_1_V_fu_1201_p3(9 downto 4);
                p_Val2_9_1_reg_17765 <= p_Val2_9_1_fu_4997_p2;
                p_Val2_9_2_reg_17989 <= p_Val2_9_2_fu_6135_p2;
                p_Val2_9_3_reg_18221 <= p_Val2_9_3_fu_7140_p2;
                p_Val2_9_4_reg_19191 <= p_Val2_9_4_fu_11878_p2;
                p_Val2_9_5_reg_19343 <= p_Val2_9_5_fu_12942_p2;
                p_Val2_9_reg_17549 <= p_Val2_9_fu_3905_p2;
                tmp_101_reg_17700 <= tmp_101_fu_4674_p2;
                tmp_113_reg_17754 <= tmp_113_fu_4947_p2;
                tmp_369_1_reg_18032 <= tmp_369_1_fu_6358_p2;
                tmp_369_2_reg_18264 <= tmp_369_2_fu_7363_p2;
                tmp_369_s_reg_17808 <= tmp_369_s_fu_5220_p2;
                tmp_397_1_reg_18086 <= tmp_397_1_fu_6631_p2;
                tmp_397_2_reg_18318 <= tmp_397_2_fu_7636_p2;
                tmp_397_s_reg_17862 <= tmp_397_s_fu_5493_p2;
                tmp_423_1_reg_18140 <= tmp_423_1_fu_6904_p2;
                tmp_423_2_reg_18372 <= tmp_423_2_fu_7909_p2;
                tmp_423_s_reg_17916 <= tmp_423_s_fu_5766_p2;
                tmp_449_s_reg_17970 <= tmp_449_s_fu_6039_p2;
                tmp_77_reg_17592 <= tmp_77_fu_4128_p2;
                tmp_89_reg_17646 <= tmp_89_fu_4401_p2;
                underflow_32_4_reg_19216 <= underflow_32_4_fu_12114_p2;
                underflow_32_5_reg_19368 <= underflow_32_5_fu_13178_p2;
                underflow_33_4_reg_19254 <= underflow_33_4_fu_12380_p2;
                underflow_33_5_reg_19406 <= underflow_33_5_fu_13444_p2;
                underflow_34_4_reg_19292 <= underflow_34_4_fu_12646_p2;
                underflow_34_5_reg_19444 <= underflow_34_5_fu_13710_p2;
                underflow_35_2_reg_19104 <= underflow_35_2_fu_11180_p2;
                underflow_35_3_reg_19160 <= underflow_35_3_fu_11827_p2;
                underflow_35_4_reg_19330 <= underflow_35_4_fu_12912_p2;
                underflow_35_5_reg_19482 <= underflow_35_5_fu_13976_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge51_reg_16458 <= brmerge51_fu_1021_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                brmerge51_reg_16458_pp0_iter10_reg <= brmerge51_reg_16458_pp0_iter9_reg;
                brmerge51_reg_16458_pp0_iter11_reg <= brmerge51_reg_16458_pp0_iter10_reg;
                brmerge51_reg_16458_pp0_iter12_reg <= brmerge51_reg_16458_pp0_iter11_reg;
                brmerge51_reg_16458_pp0_iter13_reg <= brmerge51_reg_16458_pp0_iter12_reg;
                brmerge51_reg_16458_pp0_iter14_reg <= brmerge51_reg_16458_pp0_iter13_reg;
                brmerge51_reg_16458_pp0_iter2_reg <= brmerge51_reg_16458;
                brmerge51_reg_16458_pp0_iter3_reg <= brmerge51_reg_16458_pp0_iter2_reg;
                brmerge51_reg_16458_pp0_iter4_reg <= brmerge51_reg_16458_pp0_iter3_reg;
                brmerge51_reg_16458_pp0_iter5_reg <= brmerge51_reg_16458_pp0_iter4_reg;
                brmerge51_reg_16458_pp0_iter6_reg <= brmerge51_reg_16458_pp0_iter5_reg;
                brmerge51_reg_16458_pp0_iter7_reg <= brmerge51_reg_16458_pp0_iter6_reg;
                brmerge51_reg_16458_pp0_iter8_reg <= brmerge51_reg_16458_pp0_iter7_reg;
                brmerge51_reg_16458_pp0_iter9_reg <= brmerge51_reg_16458_pp0_iter8_reg;
                brmerge52_reg_19543_pp0_iter17_reg <= brmerge52_reg_19543;
                brmerge52_reg_19543_pp0_iter18_reg <= brmerge52_reg_19543_pp0_iter17_reg;
                call_ret1_reg_16477_0 <= grp_demod_func1_fu_464_ap_return_0;
                call_ret1_reg_16477_1 <= grp_demod_func1_fu_464_ap_return_1;
                call_ret1_reg_16477_2 <= grp_demod_func1_fu_464_ap_return_2;
                call_ret1_reg_16477_3 <= grp_demod_func1_fu_464_ap_return_3;
                call_ret1_reg_16477_4 <= grp_demod_func1_fu_464_ap_return_4;
                call_ret1_reg_16477_5 <= grp_demod_func1_fu_464_ap_return_5;
                call_ret2_reg_16487_0 <= grp_demod_func2_fu_486_ap_return_0;
                call_ret2_reg_16487_1 <= grp_demod_func2_fu_486_ap_return_1;
                call_ret2_reg_16487_2 <= grp_demod_func2_fu_486_ap_return_2;
                call_ret2_reg_16487_3 <= grp_demod_func2_fu_486_ap_return_3;
                call_ret2_reg_16487_4 <= grp_demod_func2_fu_486_ap_return_4;
                call_ret2_reg_16487_5 <= grp_demod_func2_fu_486_ap_return_5;
                call_ret3_reg_16497_0 <= grp_demod_func3_fu_508_ap_return_0;
                call_ret3_reg_16497_1 <= grp_demod_func3_fu_508_ap_return_1;
                call_ret3_reg_16497_2 <= grp_demod_func3_fu_508_ap_return_2;
                call_ret3_reg_16497_3 <= grp_demod_func3_fu_508_ap_return_3;
                call_ret3_reg_16497_4 <= grp_demod_func3_fu_508_ap_return_4;
                call_ret3_reg_16497_5 <= grp_demod_func3_fu_508_ap_return_5;
                call_ret_reg_16507_0 <= grp_demod_func4_fu_530_ap_return_0;
                call_ret_reg_16507_1 <= grp_demod_func4_fu_530_ap_return_1;
                call_ret_reg_16507_2 <= grp_demod_func4_fu_530_ap_return_2;
                call_ret_reg_16507_3 <= grp_demod_func4_fu_530_ap_return_3;
                call_ret_reg_16507_4 <= grp_demod_func4_fu_530_ap_return_4;
                call_ret_reg_16507_5 <= grp_demod_func4_fu_530_ap_return_5;
                neg_llr_1_V_1_reg_16753 <= neg_llr_1_V_1_fu_1897_p3;
                neg_llr_1_V_2_reg_16989 <= neg_llr_1_V_2_fu_2593_p3;
                neg_llr_1_V_3_reg_17186 <= neg_llr_1_V_3_fu_3145_p3;
                neg_llr_1_V_4_reg_18439 <= neg_llr_1_V_4_fu_8093_p3;
                neg_llr_1_V_5_reg_18719 <= neg_llr_1_V_5_fu_8837_p3;
                neg_llr_1_V_reg_16517 <= neg_llr_1_V_fu_1201_p3;
                neg_llr_2_V_1_reg_16762 <= neg_llr_2_V_1_fu_1981_p3;
                neg_llr_2_V_2_reg_16998 <= neg_llr_2_V_2_fu_2677_p3;
                neg_llr_2_V_3_reg_17195 <= neg_llr_2_V_3_fu_3229_p3;
                neg_llr_2_V_4_reg_18447 <= neg_llr_2_V_4_fu_8139_p3;
                neg_llr_2_V_5_reg_18727 <= neg_llr_2_V_5_fu_8883_p3;
                neg_llr_2_V_reg_16526 <= neg_llr_2_V_fu_1285_p3;
                neg_llr_3_V_1_reg_16771 <= neg_llr_3_V_1_fu_2065_p3;
                neg_llr_3_V_2_reg_17007 <= neg_llr_3_V_2_fu_2761_p3;
                neg_llr_3_V_3_reg_17204 <= neg_llr_3_V_3_fu_3313_p3;
                neg_llr_3_V_4_reg_18455 <= neg_llr_3_V_4_fu_8185_p3;
                neg_llr_3_V_5_reg_18735 <= neg_llr_3_V_5_fu_8929_p3;
                neg_llr_3_V_reg_16535 <= neg_llr_3_V_fu_1369_p3;
                neg_llr_4_V_1_reg_16780 <= neg_llr_4_V_1_fu_2149_p3;
                neg_llr_4_V_2_reg_17975 <= neg_llr_4_V_2_fu_6083_p3;
                neg_llr_4_V_3_reg_18207 <= neg_llr_4_V_3_fu_7088_p3;
                neg_llr_4_V_4_reg_18463 <= neg_llr_4_V_4_fu_8231_p3;
                neg_llr_4_V_5_reg_18743 <= neg_llr_4_V_5_fu_8975_p3;
                neg_llr_4_V_reg_16544 <= neg_llr_4_V_fu_1453_p3;
                not_s_i_i1_1_reg_16805 <= not_s_i_i1_1_fu_2185_p2;
                not_s_i_i1_2_reg_17052 <= not_s_i_i1_2_fu_2827_p2;
                not_s_i_i1_3_reg_17249 <= not_s_i_i1_3_fu_3379_p2;
                not_s_i_i1_4_reg_18482 <= not_s_i_i1_4_fu_8275_p2;
                not_s_i_i1_5_reg_18762 <= not_s_i_i1_5_fu_9019_p2;
                not_s_i_i1_reg_16569 <= not_s_i_i1_fu_1489_p2;
                not_s_i_i2_1_reg_16855 <= not_s_i_i2_1_fu_2275_p2;
                not_s_i_i2_2_reg_17102 <= not_s_i_i2_2_fu_2917_p2;
                not_s_i_i2_3_reg_17299 <= not_s_i_i2_3_fu_3469_p2;
                not_s_i_i2_4_reg_18544 <= not_s_i_i2_4_fu_8415_p2;
                not_s_i_i2_5_reg_18824 <= not_s_i_i2_5_fu_9159_p2;
                not_s_i_i2_reg_16619 <= not_s_i_i2_fu_1579_p2;
                not_s_i_i4_1_reg_16905 <= not_s_i_i4_1_fu_2365_p2;
                not_s_i_i4_2_reg_17152 <= not_s_i_i4_2_fu_3007_p2;
                not_s_i_i4_3_reg_17349 <= not_s_i_i4_3_fu_3559_p2;
                not_s_i_i4_4_reg_18606 <= not_s_i_i4_4_fu_8555_p2;
                not_s_i_i4_5_reg_18886 <= not_s_i_i4_5_fu_9299_p2;
                not_s_i_i4_reg_16669 <= not_s_i_i4_fu_1669_p2;
                not_s_i_i6_1_reg_16955 <= not_s_i_i6_1_fu_2455_p2;
                not_s_i_i6_2_reg_18156 <= not_s_i_i6_2_fu_6946_p2;
                not_s_i_i6_3_reg_18388 <= not_s_i_i6_3_fu_7951_p2;
                not_s_i_i6_4_reg_18668 <= not_s_i_i6_4_fu_8695_p2;
                not_s_i_i6_5_reg_18948 <= not_s_i_i6_5_fu_9439_p2;
                not_s_i_i6_reg_16719 <= not_s_i_i6_fu_1759_p2;
                qb_assign_13_4_reg_18488 <= qb_assign_13_4_fu_8287_p2;
                qb_assign_13_5_reg_18768 <= qb_assign_13_5_fu_9031_p2;
                qb_assign_17_4_reg_18550 <= qb_assign_17_4_fu_8427_p2;
                qb_assign_17_5_reg_18830 <= qb_assign_17_5_fu_9171_p2;
                qb_assign_21_4_reg_18612 <= qb_assign_21_4_fu_8567_p2;
                qb_assign_21_5_reg_18892 <= qb_assign_21_5_fu_9311_p2;
                qb_assign_25_2_reg_18162 <= qb_assign_25_2_fu_6958_p2;
                qb_assign_25_3_reg_18394 <= qb_assign_25_3_fu_7963_p2;
                qb_assign_25_4_reg_18674 <= qb_assign_25_4_fu_8707_p2;
                qb_assign_25_5_reg_18954 <= qb_assign_25_5_fu_9451_p2;
                r_12_1_reg_16800 <= r_12_1_fu_2179_p2;
                r_12_2_reg_17047 <= r_12_2_fu_2821_p2;
                r_12_3_reg_17244 <= r_12_3_fu_3373_p2;
                r_13_1_reg_16850 <= r_13_1_fu_2269_p2;
                r_13_2_reg_17097 <= r_13_2_fu_2911_p2;
                r_13_3_reg_17294 <= r_13_3_fu_3463_p2;
                r_14_1_reg_16900 <= r_14_1_fu_2359_p2;
                r_14_2_reg_17147 <= r_14_2_fu_3001_p2;
                r_14_3_reg_17344 <= r_14_3_fu_3553_p2;
                r_15_1_reg_16950 <= r_15_1_fu_2449_p2;
                r_1_reg_16714 <= r_1_fu_1753_p2;
                r_6_reg_16614 <= r_6_fu_1573_p2;
                r_7_reg_16664 <= r_7_fu_1663_p2;
                r_s_reg_16564 <= r_s_fu_1483_p2;
                tmp_114_reg_19022 <= tmp_114_fu_10037_p3;
                tmp_115_reg_19034 <= tmp_115_fu_10044_p3;
                tmp_116_reg_19046 <= tmp_116_fu_10531_p3;
                tmp_117_reg_19052 <= tmp_117_fu_10538_p3;
                tmp_118_reg_19059 <= tmp_118_fu_10545_p3;
                tmp_119_reg_19066 <= tmp_119_fu_10552_p3;
                tmp_121_reg_19111 <= tmp_121_fu_11185_p3;
                tmp_122_reg_19117 <= tmp_122_fu_11192_p3;
                tmp_123_reg_19123 <= tmp_123_fu_11199_p3;
                tmp_125_reg_19167 <= tmp_125_fu_11832_p3;
                tmp_127_reg_19173 <= tmp_127_fu_11839_p3;
                tmp_129_reg_19179 <= tmp_129_fu_11846_p3;
                tmp_16_reg_16427_pp0_iter10_reg <= tmp_16_reg_16427_pp0_iter9_reg;
                tmp_16_reg_16427_pp0_iter11_reg <= tmp_16_reg_16427_pp0_iter10_reg;
                tmp_16_reg_16427_pp0_iter12_reg <= tmp_16_reg_16427_pp0_iter11_reg;
                tmp_16_reg_16427_pp0_iter13_reg <= tmp_16_reg_16427_pp0_iter12_reg;
                tmp_16_reg_16427_pp0_iter14_reg <= tmp_16_reg_16427_pp0_iter13_reg;
                tmp_16_reg_16427_pp0_iter15_reg <= tmp_16_reg_16427_pp0_iter14_reg;
                tmp_16_reg_16427_pp0_iter2_reg <= tmp_16_reg_16427;
                tmp_16_reg_16427_pp0_iter3_reg <= tmp_16_reg_16427_pp0_iter2_reg;
                tmp_16_reg_16427_pp0_iter4_reg <= tmp_16_reg_16427_pp0_iter3_reg;
                tmp_16_reg_16427_pp0_iter5_reg <= tmp_16_reg_16427_pp0_iter4_reg;
                tmp_16_reg_16427_pp0_iter6_reg <= tmp_16_reg_16427_pp0_iter5_reg;
                tmp_16_reg_16427_pp0_iter7_reg <= tmp_16_reg_16427_pp0_iter6_reg;
                tmp_16_reg_16427_pp0_iter8_reg <= tmp_16_reg_16427_pp0_iter7_reg;
                tmp_16_reg_16427_pp0_iter9_reg <= tmp_16_reg_16427_pp0_iter8_reg;
                tmp_19_reg_16423_pp0_iter10_reg <= tmp_19_reg_16423_pp0_iter9_reg;
                tmp_19_reg_16423_pp0_iter11_reg <= tmp_19_reg_16423_pp0_iter10_reg;
                tmp_19_reg_16423_pp0_iter12_reg <= tmp_19_reg_16423_pp0_iter11_reg;
                tmp_19_reg_16423_pp0_iter13_reg <= tmp_19_reg_16423_pp0_iter12_reg;
                tmp_19_reg_16423_pp0_iter14_reg <= tmp_19_reg_16423_pp0_iter13_reg;
                tmp_19_reg_16423_pp0_iter15_reg <= tmp_19_reg_16423_pp0_iter14_reg;
                tmp_19_reg_16423_pp0_iter2_reg <= tmp_19_reg_16423_pp0_iter1_reg;
                tmp_19_reg_16423_pp0_iter3_reg <= tmp_19_reg_16423_pp0_iter2_reg;
                tmp_19_reg_16423_pp0_iter4_reg <= tmp_19_reg_16423_pp0_iter3_reg;
                tmp_19_reg_16423_pp0_iter5_reg <= tmp_19_reg_16423_pp0_iter4_reg;
                tmp_19_reg_16423_pp0_iter6_reg <= tmp_19_reg_16423_pp0_iter5_reg;
                tmp_19_reg_16423_pp0_iter7_reg <= tmp_19_reg_16423_pp0_iter6_reg;
                tmp_19_reg_16423_pp0_iter8_reg <= tmp_19_reg_16423_pp0_iter7_reg;
                tmp_19_reg_16423_pp0_iter9_reg <= tmp_19_reg_16423_pp0_iter8_reg;
                tmp_20_reg_16387_pp0_iter10_reg <= tmp_20_reg_16387_pp0_iter9_reg;
                tmp_20_reg_16387_pp0_iter11_reg <= tmp_20_reg_16387_pp0_iter10_reg;
                tmp_20_reg_16387_pp0_iter12_reg <= tmp_20_reg_16387_pp0_iter11_reg;
                tmp_20_reg_16387_pp0_iter13_reg <= tmp_20_reg_16387_pp0_iter12_reg;
                tmp_20_reg_16387_pp0_iter14_reg <= tmp_20_reg_16387_pp0_iter13_reg;
                tmp_20_reg_16387_pp0_iter15_reg <= tmp_20_reg_16387_pp0_iter14_reg;
                tmp_20_reg_16387_pp0_iter2_reg <= tmp_20_reg_16387_pp0_iter1_reg;
                tmp_20_reg_16387_pp0_iter3_reg <= tmp_20_reg_16387_pp0_iter2_reg;
                tmp_20_reg_16387_pp0_iter4_reg <= tmp_20_reg_16387_pp0_iter3_reg;
                tmp_20_reg_16387_pp0_iter5_reg <= tmp_20_reg_16387_pp0_iter4_reg;
                tmp_20_reg_16387_pp0_iter6_reg <= tmp_20_reg_16387_pp0_iter5_reg;
                tmp_20_reg_16387_pp0_iter7_reg <= tmp_20_reg_16387_pp0_iter6_reg;
                tmp_20_reg_16387_pp0_iter8_reg <= tmp_20_reg_16387_pp0_iter7_reg;
                tmp_20_reg_16387_pp0_iter9_reg <= tmp_20_reg_16387_pp0_iter8_reg;
                tmp_211_reg_16553 <= neg_llr_1_V_fu_1201_p3(15 downto 15);
                tmp_211_reg_16553_pp0_iter14_reg <= tmp_211_reg_16553;
                tmp_222_reg_16603 <= neg_llr_2_V_fu_1285_p3(15 downto 15);
                tmp_222_reg_16603_pp0_iter14_reg <= tmp_222_reg_16603;
                tmp_233_reg_16653 <= neg_llr_3_V_fu_1369_p3(15 downto 15);
                tmp_233_reg_16653_pp0_iter14_reg <= tmp_233_reg_16653;
                tmp_23_reg_16445_pp0_iter10_reg <= tmp_23_reg_16445_pp0_iter9_reg;
                tmp_23_reg_16445_pp0_iter11_reg <= tmp_23_reg_16445_pp0_iter10_reg;
                tmp_23_reg_16445_pp0_iter12_reg <= tmp_23_reg_16445_pp0_iter11_reg;
                tmp_23_reg_16445_pp0_iter13_reg <= tmp_23_reg_16445_pp0_iter12_reg;
                tmp_23_reg_16445_pp0_iter14_reg <= tmp_23_reg_16445_pp0_iter13_reg;
                tmp_23_reg_16445_pp0_iter15_reg <= tmp_23_reg_16445_pp0_iter14_reg;
                tmp_23_reg_16445_pp0_iter2_reg <= tmp_23_reg_16445;
                tmp_23_reg_16445_pp0_iter3_reg <= tmp_23_reg_16445_pp0_iter2_reg;
                tmp_23_reg_16445_pp0_iter4_reg <= tmp_23_reg_16445_pp0_iter3_reg;
                tmp_23_reg_16445_pp0_iter5_reg <= tmp_23_reg_16445_pp0_iter4_reg;
                tmp_23_reg_16445_pp0_iter6_reg <= tmp_23_reg_16445_pp0_iter5_reg;
                tmp_23_reg_16445_pp0_iter7_reg <= tmp_23_reg_16445_pp0_iter6_reg;
                tmp_23_reg_16445_pp0_iter8_reg <= tmp_23_reg_16445_pp0_iter7_reg;
                tmp_23_reg_16445_pp0_iter9_reg <= tmp_23_reg_16445_pp0_iter8_reg;
                tmp_244_reg_16703 <= neg_llr_4_V_fu_1453_p3(15 downto 15);
                tmp_244_reg_16703_pp0_iter14_reg <= tmp_244_reg_16703;
                tmp_24_reg_16381_pp0_iter10_reg <= tmp_24_reg_16381_pp0_iter9_reg;
                tmp_24_reg_16381_pp0_iter11_reg <= tmp_24_reg_16381_pp0_iter10_reg;
                tmp_24_reg_16381_pp0_iter12_reg <= tmp_24_reg_16381_pp0_iter11_reg;
                tmp_24_reg_16381_pp0_iter13_reg <= tmp_24_reg_16381_pp0_iter12_reg;
                tmp_24_reg_16381_pp0_iter14_reg <= tmp_24_reg_16381_pp0_iter13_reg;
                tmp_24_reg_16381_pp0_iter2_reg <= tmp_24_reg_16381_pp0_iter1_reg;
                tmp_24_reg_16381_pp0_iter3_reg <= tmp_24_reg_16381_pp0_iter2_reg;
                tmp_24_reg_16381_pp0_iter4_reg <= tmp_24_reg_16381_pp0_iter3_reg;
                tmp_24_reg_16381_pp0_iter5_reg <= tmp_24_reg_16381_pp0_iter4_reg;
                tmp_24_reg_16381_pp0_iter6_reg <= tmp_24_reg_16381_pp0_iter5_reg;
                tmp_24_reg_16381_pp0_iter7_reg <= tmp_24_reg_16381_pp0_iter6_reg;
                tmp_24_reg_16381_pp0_iter8_reg <= tmp_24_reg_16381_pp0_iter7_reg;
                tmp_24_reg_16381_pp0_iter9_reg <= tmp_24_reg_16381_pp0_iter8_reg;
                tmp_267_reg_16789 <= neg_llr_1_V_1_fu_1897_p3(15 downto 15);
                tmp_267_reg_16789_pp0_iter14_reg <= tmp_267_reg_16789;
                tmp_278_not_reg_16440_pp0_iter10_reg <= tmp_278_not_reg_16440_pp0_iter9_reg;
                tmp_278_not_reg_16440_pp0_iter11_reg <= tmp_278_not_reg_16440_pp0_iter10_reg;
                tmp_278_not_reg_16440_pp0_iter12_reg <= tmp_278_not_reg_16440_pp0_iter11_reg;
                tmp_278_not_reg_16440_pp0_iter13_reg <= tmp_278_not_reg_16440_pp0_iter12_reg;
                tmp_278_not_reg_16440_pp0_iter14_reg <= tmp_278_not_reg_16440_pp0_iter13_reg;
                tmp_278_not_reg_16440_pp0_iter2_reg <= tmp_278_not_reg_16440;
                tmp_278_not_reg_16440_pp0_iter3_reg <= tmp_278_not_reg_16440_pp0_iter2_reg;
                tmp_278_not_reg_16440_pp0_iter4_reg <= tmp_278_not_reg_16440_pp0_iter3_reg;
                tmp_278_not_reg_16440_pp0_iter5_reg <= tmp_278_not_reg_16440_pp0_iter4_reg;
                tmp_278_not_reg_16440_pp0_iter6_reg <= tmp_278_not_reg_16440_pp0_iter5_reg;
                tmp_278_not_reg_16440_pp0_iter7_reg <= tmp_278_not_reg_16440_pp0_iter6_reg;
                tmp_278_not_reg_16440_pp0_iter8_reg <= tmp_278_not_reg_16440_pp0_iter7_reg;
                tmp_278_not_reg_16440_pp0_iter9_reg <= tmp_278_not_reg_16440_pp0_iter8_reg;
                tmp_278_reg_16839 <= neg_llr_2_V_1_fu_1981_p3(15 downto 15);
                tmp_278_reg_16839_pp0_iter14_reg <= tmp_278_reg_16839;
                tmp_27_reg_16433_pp0_iter10_reg <= tmp_27_reg_16433_pp0_iter9_reg;
                tmp_27_reg_16433_pp0_iter11_reg <= tmp_27_reg_16433_pp0_iter10_reg;
                tmp_27_reg_16433_pp0_iter12_reg <= tmp_27_reg_16433_pp0_iter11_reg;
                tmp_27_reg_16433_pp0_iter13_reg <= tmp_27_reg_16433_pp0_iter12_reg;
                tmp_27_reg_16433_pp0_iter14_reg <= tmp_27_reg_16433_pp0_iter13_reg;
                tmp_27_reg_16433_pp0_iter15_reg <= tmp_27_reg_16433_pp0_iter14_reg;
                tmp_27_reg_16433_pp0_iter2_reg <= tmp_27_reg_16433;
                tmp_27_reg_16433_pp0_iter3_reg <= tmp_27_reg_16433_pp0_iter2_reg;
                tmp_27_reg_16433_pp0_iter4_reg <= tmp_27_reg_16433_pp0_iter3_reg;
                tmp_27_reg_16433_pp0_iter5_reg <= tmp_27_reg_16433_pp0_iter4_reg;
                tmp_27_reg_16433_pp0_iter6_reg <= tmp_27_reg_16433_pp0_iter5_reg;
                tmp_27_reg_16433_pp0_iter7_reg <= tmp_27_reg_16433_pp0_iter6_reg;
                tmp_27_reg_16433_pp0_iter8_reg <= tmp_27_reg_16433_pp0_iter7_reg;
                tmp_27_reg_16433_pp0_iter9_reg <= tmp_27_reg_16433_pp0_iter8_reg;
                tmp_283_not_reg_16453_pp0_iter10_reg <= tmp_283_not_reg_16453_pp0_iter9_reg;
                tmp_283_not_reg_16453_pp0_iter11_reg <= tmp_283_not_reg_16453_pp0_iter10_reg;
                tmp_283_not_reg_16453_pp0_iter12_reg <= tmp_283_not_reg_16453_pp0_iter11_reg;
                tmp_283_not_reg_16453_pp0_iter13_reg <= tmp_283_not_reg_16453_pp0_iter12_reg;
                tmp_283_not_reg_16453_pp0_iter14_reg <= tmp_283_not_reg_16453_pp0_iter13_reg;
                tmp_283_not_reg_16453_pp0_iter2_reg <= tmp_283_not_reg_16453;
                tmp_283_not_reg_16453_pp0_iter3_reg <= tmp_283_not_reg_16453_pp0_iter2_reg;
                tmp_283_not_reg_16453_pp0_iter4_reg <= tmp_283_not_reg_16453_pp0_iter3_reg;
                tmp_283_not_reg_16453_pp0_iter5_reg <= tmp_283_not_reg_16453_pp0_iter4_reg;
                tmp_283_not_reg_16453_pp0_iter6_reg <= tmp_283_not_reg_16453_pp0_iter5_reg;
                tmp_283_not_reg_16453_pp0_iter7_reg <= tmp_283_not_reg_16453_pp0_iter6_reg;
                tmp_283_not_reg_16453_pp0_iter8_reg <= tmp_283_not_reg_16453_pp0_iter7_reg;
                tmp_283_not_reg_16453_pp0_iter9_reg <= tmp_283_not_reg_16453_pp0_iter8_reg;
                tmp_289_reg_16889 <= neg_llr_3_V_1_fu_2065_p3(15 downto 15);
                tmp_289_reg_16889_pp0_iter14_reg <= tmp_289_reg_16889;
                tmp_300_reg_16939 <= neg_llr_4_V_1_fu_2149_p3(15 downto 15);
                tmp_300_reg_16939_pp0_iter14_reg <= tmp_300_reg_16939;
                tmp_320_reg_17016 <= p_Val2_126_2_fu_2773_p2(16 downto 16);
                tmp_321_reg_17023 <= tmp_321_fu_2787_p1;
                tmp_322_reg_17029 <= p_Val2_126_2_fu_2773_p2(15 downto 15);
                tmp_323_reg_17036 <= neg_llr_1_V_2_fu_2593_p3(15 downto 15);
                tmp_323_reg_17036_pp0_iter14_reg <= tmp_323_reg_17036;
                tmp_334_reg_17086 <= neg_llr_2_V_2_fu_2677_p3(15 downto 15);
                tmp_334_reg_17086_pp0_iter14_reg <= tmp_334_reg_17086;
                tmp_33_reg_16419_pp0_iter10_reg <= tmp_33_reg_16419_pp0_iter9_reg;
                tmp_33_reg_16419_pp0_iter11_reg <= tmp_33_reg_16419_pp0_iter10_reg;
                tmp_33_reg_16419_pp0_iter12_reg <= tmp_33_reg_16419_pp0_iter11_reg;
                tmp_33_reg_16419_pp0_iter13_reg <= tmp_33_reg_16419_pp0_iter12_reg;
                tmp_33_reg_16419_pp0_iter14_reg <= tmp_33_reg_16419_pp0_iter13_reg;
                tmp_33_reg_16419_pp0_iter15_reg <= tmp_33_reg_16419_pp0_iter14_reg;
                tmp_33_reg_16419_pp0_iter2_reg <= tmp_33_reg_16419_pp0_iter1_reg;
                tmp_33_reg_16419_pp0_iter3_reg <= tmp_33_reg_16419_pp0_iter2_reg;
                tmp_33_reg_16419_pp0_iter4_reg <= tmp_33_reg_16419_pp0_iter3_reg;
                tmp_33_reg_16419_pp0_iter5_reg <= tmp_33_reg_16419_pp0_iter4_reg;
                tmp_33_reg_16419_pp0_iter6_reg <= tmp_33_reg_16419_pp0_iter5_reg;
                tmp_33_reg_16419_pp0_iter7_reg <= tmp_33_reg_16419_pp0_iter6_reg;
                tmp_33_reg_16419_pp0_iter8_reg <= tmp_33_reg_16419_pp0_iter7_reg;
                tmp_33_reg_16419_pp0_iter9_reg <= tmp_33_reg_16419_pp0_iter8_reg;
                tmp_345_reg_17136 <= neg_llr_3_V_2_fu_2761_p3(15 downto 15);
                tmp_345_reg_17136_pp0_iter14_reg <= tmp_345_reg_17136;
                tmp_34_reg_16391_pp0_iter10_reg <= tmp_34_reg_16391_pp0_iter9_reg;
                tmp_34_reg_16391_pp0_iter11_reg <= tmp_34_reg_16391_pp0_iter10_reg;
                tmp_34_reg_16391_pp0_iter12_reg <= tmp_34_reg_16391_pp0_iter11_reg;
                tmp_34_reg_16391_pp0_iter13_reg <= tmp_34_reg_16391_pp0_iter12_reg;
                tmp_34_reg_16391_pp0_iter14_reg <= tmp_34_reg_16391_pp0_iter13_reg;
                tmp_34_reg_16391_pp0_iter15_reg <= tmp_34_reg_16391_pp0_iter14_reg;
                tmp_34_reg_16391_pp0_iter2_reg <= tmp_34_reg_16391_pp0_iter1_reg;
                tmp_34_reg_16391_pp0_iter3_reg <= tmp_34_reg_16391_pp0_iter2_reg;
                tmp_34_reg_16391_pp0_iter4_reg <= tmp_34_reg_16391_pp0_iter3_reg;
                tmp_34_reg_16391_pp0_iter5_reg <= tmp_34_reg_16391_pp0_iter4_reg;
                tmp_34_reg_16391_pp0_iter6_reg <= tmp_34_reg_16391_pp0_iter5_reg;
                tmp_34_reg_16391_pp0_iter7_reg <= tmp_34_reg_16391_pp0_iter6_reg;
                tmp_34_reg_16391_pp0_iter8_reg <= tmp_34_reg_16391_pp0_iter7_reg;
                tmp_34_reg_16391_pp0_iter9_reg <= tmp_34_reg_16391_pp0_iter8_reg;
                tmp_356_reg_18145 <= neg_llr_4_V_2_fu_6083_p3(15 downto 15);
                tmp_376_reg_17213 <= p_Val2_126_3_fu_3325_p2(16 downto 16);
                tmp_377_reg_17220 <= tmp_377_fu_3339_p1;
                tmp_378_reg_17226 <= p_Val2_126_3_fu_3325_p2(15 downto 15);
                tmp_379_reg_17233 <= neg_llr_1_V_3_fu_3145_p3(15 downto 15);
                tmp_379_reg_17233_pp0_iter14_reg <= tmp_379_reg_17233;
                tmp_390_reg_17283 <= neg_llr_2_V_3_fu_3229_p3(15 downto 15);
                tmp_390_reg_17283_pp0_iter14_reg <= tmp_390_reg_17283;
                tmp_401_reg_17333 <= neg_llr_3_V_3_fu_3313_p3(15 downto 15);
                tmp_401_reg_17333_pp0_iter14_reg <= tmp_401_reg_17333;
                tmp_412_reg_18377 <= neg_llr_4_V_3_fu_7088_p3(15 downto 15);
                tmp_41_reg_16415_pp0_iter10_reg <= tmp_41_reg_16415_pp0_iter9_reg;
                tmp_41_reg_16415_pp0_iter11_reg <= tmp_41_reg_16415_pp0_iter10_reg;
                tmp_41_reg_16415_pp0_iter12_reg <= tmp_41_reg_16415_pp0_iter11_reg;
                tmp_41_reg_16415_pp0_iter13_reg <= tmp_41_reg_16415_pp0_iter12_reg;
                tmp_41_reg_16415_pp0_iter14_reg <= tmp_41_reg_16415_pp0_iter13_reg;
                tmp_41_reg_16415_pp0_iter15_reg <= tmp_41_reg_16415_pp0_iter14_reg;
                tmp_41_reg_16415_pp0_iter2_reg <= tmp_41_reg_16415_pp0_iter1_reg;
                tmp_41_reg_16415_pp0_iter3_reg <= tmp_41_reg_16415_pp0_iter2_reg;
                tmp_41_reg_16415_pp0_iter4_reg <= tmp_41_reg_16415_pp0_iter3_reg;
                tmp_41_reg_16415_pp0_iter5_reg <= tmp_41_reg_16415_pp0_iter4_reg;
                tmp_41_reg_16415_pp0_iter6_reg <= tmp_41_reg_16415_pp0_iter5_reg;
                tmp_41_reg_16415_pp0_iter7_reg <= tmp_41_reg_16415_pp0_iter6_reg;
                tmp_41_reg_16415_pp0_iter8_reg <= tmp_41_reg_16415_pp0_iter7_reg;
                tmp_41_reg_16415_pp0_iter9_reg <= tmp_41_reg_16415_pp0_iter8_reg;
                tmp_423_reg_17383 <= p_Val2_6_4_fu_3625_p2(16 downto 16);
                tmp_424_reg_17390 <= tmp_424_fu_3639_p1;
                tmp_425_reg_17396 <= p_Val2_6_4_fu_3625_p2(15 downto 15);
                tmp_426_reg_17403 <= p_Val2_91_4_fu_3655_p2(16 downto 16);
                tmp_427_reg_17410 <= tmp_427_fu_3669_p1;
                tmp_428_reg_17416 <= p_Val2_91_4_fu_3655_p2(15 downto 15);
                tmp_429_reg_17423 <= p_Val2_99_4_fu_3685_p2(16 downto 16);
                tmp_42_reg_16395_pp0_iter10_reg <= tmp_42_reg_16395_pp0_iter9_reg;
                tmp_42_reg_16395_pp0_iter11_reg <= tmp_42_reg_16395_pp0_iter10_reg;
                tmp_42_reg_16395_pp0_iter12_reg <= tmp_42_reg_16395_pp0_iter11_reg;
                tmp_42_reg_16395_pp0_iter13_reg <= tmp_42_reg_16395_pp0_iter12_reg;
                tmp_42_reg_16395_pp0_iter14_reg <= tmp_42_reg_16395_pp0_iter13_reg;
                tmp_42_reg_16395_pp0_iter15_reg <= tmp_42_reg_16395_pp0_iter14_reg;
                tmp_42_reg_16395_pp0_iter2_reg <= tmp_42_reg_16395_pp0_iter1_reg;
                tmp_42_reg_16395_pp0_iter3_reg <= tmp_42_reg_16395_pp0_iter2_reg;
                tmp_42_reg_16395_pp0_iter4_reg <= tmp_42_reg_16395_pp0_iter3_reg;
                tmp_42_reg_16395_pp0_iter5_reg <= tmp_42_reg_16395_pp0_iter4_reg;
                tmp_42_reg_16395_pp0_iter6_reg <= tmp_42_reg_16395_pp0_iter5_reg;
                tmp_42_reg_16395_pp0_iter7_reg <= tmp_42_reg_16395_pp0_iter6_reg;
                tmp_42_reg_16395_pp0_iter8_reg <= tmp_42_reg_16395_pp0_iter7_reg;
                tmp_42_reg_16395_pp0_iter9_reg <= tmp_42_reg_16395_pp0_iter8_reg;
                tmp_430_reg_17430 <= tmp_430_fu_3699_p1;
                tmp_431_reg_17436 <= p_Val2_99_4_fu_3685_p2(15 downto 15);
                tmp_432_reg_17443 <= p_Val2_126_4_fu_3715_p2(16 downto 16);
                tmp_433_reg_17450 <= tmp_433_fu_3729_p1;
                tmp_434_reg_17456 <= p_Val2_126_4_fu_3715_p2(15 downto 15);
                tmp_435_reg_18471 <= neg_llr_1_V_4_fu_8093_p3(15 downto 15);
                tmp_446_reg_18533 <= neg_llr_2_V_4_fu_8139_p3(15 downto 15);
                tmp_457_reg_18595 <= neg_llr_3_V_4_fu_8185_p3(15 downto 15);
                tmp_468_reg_18657 <= neg_llr_4_V_4_fu_8231_p3(15 downto 15);
                tmp_46_reg_16411_pp0_iter10_reg <= tmp_46_reg_16411_pp0_iter9_reg;
                tmp_46_reg_16411_pp0_iter11_reg <= tmp_46_reg_16411_pp0_iter10_reg;
                tmp_46_reg_16411_pp0_iter12_reg <= tmp_46_reg_16411_pp0_iter11_reg;
                tmp_46_reg_16411_pp0_iter13_reg <= tmp_46_reg_16411_pp0_iter12_reg;
                tmp_46_reg_16411_pp0_iter14_reg <= tmp_46_reg_16411_pp0_iter13_reg;
                tmp_46_reg_16411_pp0_iter15_reg <= tmp_46_reg_16411_pp0_iter14_reg;
                tmp_46_reg_16411_pp0_iter2_reg <= tmp_46_reg_16411_pp0_iter1_reg;
                tmp_46_reg_16411_pp0_iter3_reg <= tmp_46_reg_16411_pp0_iter2_reg;
                tmp_46_reg_16411_pp0_iter4_reg <= tmp_46_reg_16411_pp0_iter3_reg;
                tmp_46_reg_16411_pp0_iter5_reg <= tmp_46_reg_16411_pp0_iter4_reg;
                tmp_46_reg_16411_pp0_iter6_reg <= tmp_46_reg_16411_pp0_iter5_reg;
                tmp_46_reg_16411_pp0_iter7_reg <= tmp_46_reg_16411_pp0_iter6_reg;
                tmp_46_reg_16411_pp0_iter8_reg <= tmp_46_reg_16411_pp0_iter7_reg;
                tmp_46_reg_16411_pp0_iter9_reg <= tmp_46_reg_16411_pp0_iter8_reg;
                tmp_479_reg_17463 <= p_Val2_6_5_fu_3745_p2(16 downto 16);
                tmp_47_reg_16399_pp0_iter10_reg <= tmp_47_reg_16399_pp0_iter9_reg;
                tmp_47_reg_16399_pp0_iter11_reg <= tmp_47_reg_16399_pp0_iter10_reg;
                tmp_47_reg_16399_pp0_iter12_reg <= tmp_47_reg_16399_pp0_iter11_reg;
                tmp_47_reg_16399_pp0_iter13_reg <= tmp_47_reg_16399_pp0_iter12_reg;
                tmp_47_reg_16399_pp0_iter14_reg <= tmp_47_reg_16399_pp0_iter13_reg;
                tmp_47_reg_16399_pp0_iter15_reg <= tmp_47_reg_16399_pp0_iter14_reg;
                tmp_47_reg_16399_pp0_iter2_reg <= tmp_47_reg_16399_pp0_iter1_reg;
                tmp_47_reg_16399_pp0_iter3_reg <= tmp_47_reg_16399_pp0_iter2_reg;
                tmp_47_reg_16399_pp0_iter4_reg <= tmp_47_reg_16399_pp0_iter3_reg;
                tmp_47_reg_16399_pp0_iter5_reg <= tmp_47_reg_16399_pp0_iter4_reg;
                tmp_47_reg_16399_pp0_iter6_reg <= tmp_47_reg_16399_pp0_iter5_reg;
                tmp_47_reg_16399_pp0_iter7_reg <= tmp_47_reg_16399_pp0_iter6_reg;
                tmp_47_reg_16399_pp0_iter8_reg <= tmp_47_reg_16399_pp0_iter7_reg;
                tmp_47_reg_16399_pp0_iter9_reg <= tmp_47_reg_16399_pp0_iter8_reg;
                tmp_480_reg_17470 <= tmp_480_fu_3759_p1;
                tmp_481_reg_17476 <= p_Val2_6_5_fu_3745_p2(15 downto 15);
                tmp_482_reg_17483 <= p_Val2_91_5_fu_3775_p2(16 downto 16);
                tmp_483_reg_17490 <= tmp_483_fu_3789_p1;
                tmp_484_reg_17496 <= p_Val2_91_5_fu_3775_p2(15 downto 15);
                tmp_485_reg_17503 <= p_Val2_99_5_fu_3805_p2(16 downto 16);
                tmp_486_reg_17510 <= tmp_486_fu_3819_p1;
                tmp_487_reg_17516 <= p_Val2_99_5_fu_3805_p2(15 downto 15);
                tmp_488_reg_17523 <= p_Val2_126_5_fu_3835_p2(16 downto 16);
                tmp_489_reg_17530 <= tmp_489_fu_3849_p1;
                tmp_490_reg_17536 <= p_Val2_126_5_fu_3835_p2(15 downto 15);
                tmp_491_reg_18751 <= neg_llr_1_V_5_fu_8837_p3(15 downto 15);
                tmp_49_reg_16366_pp0_iter10_reg <= tmp_49_reg_16366_pp0_iter9_reg;
                tmp_49_reg_16366_pp0_iter11_reg <= tmp_49_reg_16366_pp0_iter10_reg;
                tmp_49_reg_16366_pp0_iter12_reg <= tmp_49_reg_16366_pp0_iter11_reg;
                tmp_49_reg_16366_pp0_iter13_reg <= tmp_49_reg_16366_pp0_iter12_reg;
                tmp_49_reg_16366_pp0_iter14_reg <= tmp_49_reg_16366_pp0_iter13_reg;
                tmp_49_reg_16366_pp0_iter15_reg <= tmp_49_reg_16366_pp0_iter14_reg;
                tmp_49_reg_16366_pp0_iter2_reg <= tmp_49_reg_16366_pp0_iter1_reg;
                tmp_49_reg_16366_pp0_iter3_reg <= tmp_49_reg_16366_pp0_iter2_reg;
                tmp_49_reg_16366_pp0_iter4_reg <= tmp_49_reg_16366_pp0_iter3_reg;
                tmp_49_reg_16366_pp0_iter5_reg <= tmp_49_reg_16366_pp0_iter4_reg;
                tmp_49_reg_16366_pp0_iter6_reg <= tmp_49_reg_16366_pp0_iter5_reg;
                tmp_49_reg_16366_pp0_iter7_reg <= tmp_49_reg_16366_pp0_iter6_reg;
                tmp_49_reg_16366_pp0_iter8_reg <= tmp_49_reg_16366_pp0_iter7_reg;
                tmp_49_reg_16366_pp0_iter9_reg <= tmp_49_reg_16366_pp0_iter8_reg;
                tmp_502_reg_18813 <= neg_llr_2_V_5_fu_8883_p3(15 downto 15);
                tmp_513_reg_18875 <= neg_llr_3_V_5_fu_8929_p3(15 downto 15);
                tmp_524_reg_18937 <= neg_llr_4_V_5_fu_8975_p3(15 downto 15);
                tmp_52_reg_16407_pp0_iter10_reg <= tmp_52_reg_16407_pp0_iter9_reg;
                tmp_52_reg_16407_pp0_iter11_reg <= tmp_52_reg_16407_pp0_iter10_reg;
                tmp_52_reg_16407_pp0_iter12_reg <= tmp_52_reg_16407_pp0_iter11_reg;
                tmp_52_reg_16407_pp0_iter13_reg <= tmp_52_reg_16407_pp0_iter12_reg;
                tmp_52_reg_16407_pp0_iter14_reg <= tmp_52_reg_16407_pp0_iter13_reg;
                tmp_52_reg_16407_pp0_iter15_reg <= tmp_52_reg_16407_pp0_iter14_reg;
                tmp_52_reg_16407_pp0_iter2_reg <= tmp_52_reg_16407_pp0_iter1_reg;
                tmp_52_reg_16407_pp0_iter3_reg <= tmp_52_reg_16407_pp0_iter2_reg;
                tmp_52_reg_16407_pp0_iter4_reg <= tmp_52_reg_16407_pp0_iter3_reg;
                tmp_52_reg_16407_pp0_iter5_reg <= tmp_52_reg_16407_pp0_iter4_reg;
                tmp_52_reg_16407_pp0_iter6_reg <= tmp_52_reg_16407_pp0_iter5_reg;
                tmp_52_reg_16407_pp0_iter7_reg <= tmp_52_reg_16407_pp0_iter6_reg;
                tmp_52_reg_16407_pp0_iter8_reg <= tmp_52_reg_16407_pp0_iter7_reg;
                tmp_52_reg_16407_pp0_iter9_reg <= tmp_52_reg_16407_pp0_iter8_reg;
                tmp_54_reg_16403_pp0_iter10_reg <= tmp_54_reg_16403_pp0_iter9_reg;
                tmp_54_reg_16403_pp0_iter11_reg <= tmp_54_reg_16403_pp0_iter10_reg;
                tmp_54_reg_16403_pp0_iter12_reg <= tmp_54_reg_16403_pp0_iter11_reg;
                tmp_54_reg_16403_pp0_iter13_reg <= tmp_54_reg_16403_pp0_iter12_reg;
                tmp_54_reg_16403_pp0_iter14_reg <= tmp_54_reg_16403_pp0_iter13_reg;
                tmp_54_reg_16403_pp0_iter15_reg <= tmp_54_reg_16403_pp0_iter14_reg;
                tmp_54_reg_16403_pp0_iter2_reg <= tmp_54_reg_16403_pp0_iter1_reg;
                tmp_54_reg_16403_pp0_iter3_reg <= tmp_54_reg_16403_pp0_iter2_reg;
                tmp_54_reg_16403_pp0_iter4_reg <= tmp_54_reg_16403_pp0_iter3_reg;
                tmp_54_reg_16403_pp0_iter5_reg <= tmp_54_reg_16403_pp0_iter4_reg;
                tmp_54_reg_16403_pp0_iter6_reg <= tmp_54_reg_16403_pp0_iter5_reg;
                tmp_54_reg_16403_pp0_iter7_reg <= tmp_54_reg_16403_pp0_iter6_reg;
                tmp_54_reg_16403_pp0_iter8_reg <= tmp_54_reg_16403_pp0_iter7_reg;
                tmp_54_reg_16403_pp0_iter9_reg <= tmp_54_reg_16403_pp0_iter8_reg;
                tmp_568_reg_19517_pp0_iter17_reg <= tmp_568_reg_19517;
                tmp_569_reg_19525_pp0_iter17_reg <= tmp_569_reg_19525;
                tmp_570_reg_19532_pp0_iter17_reg <= tmp_570_reg_19532;
                tmp_61_reg_16462_pp0_iter10_reg <= tmp_61_reg_16462_pp0_iter9_reg;
                tmp_61_reg_16462_pp0_iter11_reg <= tmp_61_reg_16462_pp0_iter10_reg;
                tmp_61_reg_16462_pp0_iter12_reg <= tmp_61_reg_16462_pp0_iter11_reg;
                tmp_61_reg_16462_pp0_iter13_reg <= tmp_61_reg_16462_pp0_iter12_reg;
                tmp_61_reg_16462_pp0_iter14_reg <= tmp_61_reg_16462_pp0_iter13_reg;
                tmp_61_reg_16462_pp0_iter15_reg <= tmp_61_reg_16462_pp0_iter14_reg;
                tmp_61_reg_16462_pp0_iter16_reg <= tmp_61_reg_16462_pp0_iter15_reg;
                tmp_61_reg_16462_pp0_iter17_reg <= tmp_61_reg_16462_pp0_iter16_reg;
                tmp_61_reg_16462_pp0_iter18_reg <= tmp_61_reg_16462_pp0_iter17_reg;
                tmp_61_reg_16462_pp0_iter2_reg <= tmp_61_reg_16462;
                tmp_61_reg_16462_pp0_iter3_reg <= tmp_61_reg_16462_pp0_iter2_reg;
                tmp_61_reg_16462_pp0_iter4_reg <= tmp_61_reg_16462_pp0_iter3_reg;
                tmp_61_reg_16462_pp0_iter5_reg <= tmp_61_reg_16462_pp0_iter4_reg;
                tmp_61_reg_16462_pp0_iter6_reg <= tmp_61_reg_16462_pp0_iter5_reg;
                tmp_61_reg_16462_pp0_iter7_reg <= tmp_61_reg_16462_pp0_iter6_reg;
                tmp_61_reg_16462_pp0_iter8_reg <= tmp_61_reg_16462_pp0_iter7_reg;
                tmp_61_reg_16462_pp0_iter9_reg <= tmp_61_reg_16462_pp0_iter8_reg;
                tmp_63_reg_16466_pp0_iter10_reg <= tmp_63_reg_16466_pp0_iter9_reg;
                tmp_63_reg_16466_pp0_iter11_reg <= tmp_63_reg_16466_pp0_iter10_reg;
                tmp_63_reg_16466_pp0_iter12_reg <= tmp_63_reg_16466_pp0_iter11_reg;
                tmp_63_reg_16466_pp0_iter13_reg <= tmp_63_reg_16466_pp0_iter12_reg;
                tmp_63_reg_16466_pp0_iter14_reg <= tmp_63_reg_16466_pp0_iter13_reg;
                tmp_63_reg_16466_pp0_iter15_reg <= tmp_63_reg_16466_pp0_iter14_reg;
                tmp_63_reg_16466_pp0_iter16_reg <= tmp_63_reg_16466_pp0_iter15_reg;
                tmp_63_reg_16466_pp0_iter17_reg <= tmp_63_reg_16466_pp0_iter16_reg;
                tmp_63_reg_16466_pp0_iter18_reg <= tmp_63_reg_16466_pp0_iter17_reg;
                tmp_63_reg_16466_pp0_iter2_reg <= tmp_63_reg_16466;
                tmp_63_reg_16466_pp0_iter3_reg <= tmp_63_reg_16466_pp0_iter2_reg;
                tmp_63_reg_16466_pp0_iter4_reg <= tmp_63_reg_16466_pp0_iter3_reg;
                tmp_63_reg_16466_pp0_iter5_reg <= tmp_63_reg_16466_pp0_iter4_reg;
                tmp_63_reg_16466_pp0_iter6_reg <= tmp_63_reg_16466_pp0_iter5_reg;
                tmp_63_reg_16466_pp0_iter7_reg <= tmp_63_reg_16466_pp0_iter6_reg;
                tmp_63_reg_16466_pp0_iter8_reg <= tmp_63_reg_16466_pp0_iter7_reg;
                tmp_63_reg_16466_pp0_iter9_reg <= tmp_63_reg_16466_pp0_iter8_reg;
                tmp_64_reg_18999 <= tmp_64_fu_10023_p3;
                tmp_65_reg_19010 <= tmp_65_fu_10030_p3;
                tmp_last_V_reg_16470_pp0_iter10_reg <= tmp_last_V_reg_16470_pp0_iter9_reg;
                tmp_last_V_reg_16470_pp0_iter11_reg <= tmp_last_V_reg_16470_pp0_iter10_reg;
                tmp_last_V_reg_16470_pp0_iter12_reg <= tmp_last_V_reg_16470_pp0_iter11_reg;
                tmp_last_V_reg_16470_pp0_iter13_reg <= tmp_last_V_reg_16470_pp0_iter12_reg;
                tmp_last_V_reg_16470_pp0_iter14_reg <= tmp_last_V_reg_16470_pp0_iter13_reg;
                tmp_last_V_reg_16470_pp0_iter15_reg <= tmp_last_V_reg_16470_pp0_iter14_reg;
                tmp_last_V_reg_16470_pp0_iter16_reg <= tmp_last_V_reg_16470_pp0_iter15_reg;
                tmp_last_V_reg_16470_pp0_iter2_reg <= tmp_last_V_reg_16470;
                tmp_last_V_reg_16470_pp0_iter3_reg <= tmp_last_V_reg_16470_pp0_iter2_reg;
                tmp_last_V_reg_16470_pp0_iter4_reg <= tmp_last_V_reg_16470_pp0_iter3_reg;
                tmp_last_V_reg_16470_pp0_iter5_reg <= tmp_last_V_reg_16470_pp0_iter4_reg;
                tmp_last_V_reg_16470_pp0_iter6_reg <= tmp_last_V_reg_16470_pp0_iter5_reg;
                tmp_last_V_reg_16470_pp0_iter7_reg <= tmp_last_V_reg_16470_pp0_iter6_reg;
                tmp_last_V_reg_16470_pp0_iter8_reg <= tmp_last_V_reg_16470_pp0_iter7_reg;
                tmp_last_V_reg_16470_pp0_iter9_reg <= tmp_last_V_reg_16470_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((tmp_63_reg_16466_pp0_iter15_reg = ap_const_lv1_1) or (tmp_61_reg_16462_pp0_iter15_reg = ap_const_lv1_1)))) then
                brmerge52_reg_19543 <= brmerge52_fu_15733_p2;
                tmp_568_reg_19517 <= tmp_568_fu_15691_p2;
                tmp_569_reg_19525 <= tmp_569_fu_15697_p1;
                tmp_570_reg_19532 <= tmp_570_fu_15701_p1;
                tmp_571_reg_19538 <= tmp_571_fu_15705_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((chan_data_1_V_0_load_A = ap_const_logic_1)) then
                chan_data_1_V_0_payload_A <= chan_data_1_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((chan_data_1_V_0_load_B = ap_const_logic_1)) then
                chan_data_1_V_0_payload_B <= chan_data_1_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((chan_data_2_V_0_load_A = ap_const_logic_1)) then
                chan_data_2_V_0_payload_A <= chan_data_2_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((chan_data_2_V_0_load_B = ap_const_logic_1)) then
                chan_data_2_V_0_payload_B <= chan_data_2_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((chan_data_3_V_0_load_A = ap_const_logic_1)) then
                chan_data_3_V_0_payload_A <= chan_data_3_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((chan_data_3_V_0_load_B = ap_const_logic_1)) then
                chan_data_3_V_0_payload_B <= chan_data_3_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((chan_data_4_V_0_load_A = ap_const_logic_1)) then
                chan_data_4_V_0_payload_A <= chan_data_4_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((chan_data_4_V_0_load_B = ap_const_logic_1)) then
                chan_data_4_V_0_payload_B <= chan_data_4_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ctrl_in_V_0_vld_out = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                ctrl_block_symbls_V_reg_16290 <= ctrl_in_V_0_data_out(52 downto 39);
                ctrl_fec_type_V_reg_16258 <= ctrl_fec_type_V_fu_602_p1;
                ctrl_mod_type_V_reg_16286 <= ctrl_in_V_0_data_out(3 downto 1);
                    hard_bit_inc_V_reg_16350(4 downto 0) <= hard_bit_inc_V_fu_744_p1(4 downto 0);
                inv_sigma_sq_mod_V_2_reg_16303 <= inv_sigma_sq_mod_V_2_fu_692_p3;
                p_s_reg_16295 <= p_s_fu_646_p10;
                r_V_reg_16332 <= r_V_fu_738_p2;
                soft_word_set_V_20_reg_16319 <= soft_word_set_V_20_fu_726_p3;
                tmp_5_reg_16311 <= tmp_5_fu_700_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ctrl_in_V_0_load_A = ap_const_logic_1)) then
                ctrl_in_V_0_payload_A <= ctrl_in_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ctrl_in_V_0_load_B = ap_const_logic_1)) then
                ctrl_in_V_0_payload_B <= ctrl_in_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_reg_16357 <= exitcond_fu_748_p2;
                tmp_19_reg_16423_pp0_iter1_reg <= tmp_19_reg_16423;
                tmp_20_reg_16387_pp0_iter1_reg <= tmp_20_reg_16387;
                tmp_24_reg_16381_pp0_iter1_reg <= tmp_24_reg_16381;
                tmp_33_reg_16419_pp0_iter1_reg <= tmp_33_reg_16419;
                tmp_34_reg_16391_pp0_iter1_reg <= tmp_34_reg_16391;
                tmp_41_reg_16415_pp0_iter1_reg <= tmp_41_reg_16415;
                tmp_42_reg_16395_pp0_iter1_reg <= tmp_42_reg_16395;
                tmp_46_reg_16411_pp0_iter1_reg <= tmp_46_reg_16411;
                tmp_47_reg_16399_pp0_iter1_reg <= tmp_47_reg_16399;
                tmp_49_reg_16366_pp0_iter1_reg <= tmp_49_reg_16366;
                tmp_52_reg_16407_pp0_iter1_reg <= tmp_52_reg_16407;
                tmp_54_reg_16403_pp0_iter1_reg <= tmp_54_reg_16403;
                tmp_61_reg_16462 <= tmp_61_fu_1029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((hard_data_V_data_V_1_load_A = ap_const_logic_1)) then
                hard_data_V_data_V_1_payload_A <= hard_data_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((hard_data_V_data_V_1_load_B = ap_const_logic_1)) then
                hard_data_V_data_V_1_payload_B <= hard_data_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((hard_data_V_last_V_1_load_A = ap_const_logic_1)) then
                hard_data_V_last_V_1_payload_A <= hard_data_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((hard_data_V_last_V_1_load_B = ap_const_logic_1)) then
                hard_data_V_last_V_1_payload_B <= hard_data_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_V_reg_16361 <= i_V_fu_753_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_1))) then
                or_cond_reg_19510 <= or_cond_fu_14076_p2;
                sel_tmp28_reg_19498 <= sel_tmp28_fu_14046_p2;
                sel_tmp33_reg_19504 <= sel_tmp33_fu_14071_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_2))) then
                sel_tmp34_reg_19492 <= sel_tmp34_fu_14007_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((soft_data_V_data_V_1_load_A = ap_const_logic_1)) then
                soft_data_V_data_V_1_payload_A <= p_Val2_2_fu_394;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((soft_data_V_data_V_1_load_B = ap_const_logic_1)) then
                soft_data_V_data_V_1_payload_B <= p_Val2_2_fu_394;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((soft_data_V_keep_V_1_load_A = ap_const_logic_1)) then
                soft_data_V_keep_V_1_payload_A <= p_Val2_1_fu_386;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((soft_data_V_keep_V_1_load_B = ap_const_logic_1)) then
                soft_data_V_keep_V_1_payload_B <= p_Val2_1_fu_386;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((soft_data_V_last_V_1_load_A = ap_const_logic_1)) then
                soft_data_V_last_V_1_payload_A <= tmp_last_V_reg_16470_pp0_iter16_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((soft_data_V_last_V_1_load_B = ap_const_logic_1)) then
                soft_data_V_last_V_1_payload_B <= tmp_last_V_reg_16470_pp0_iter16_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_16_reg_16427 <= tmp_16_fu_979_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_49_fu_764_p2 = ap_const_lv1_1) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_19_reg_16423 <= tmp_19_fu_878_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_49_fu_764_p2 = ap_const_lv1_0) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_20_reg_16387 <= tmp_20_fu_805_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_23_reg_16445 <= tmp_23_fu_1002_p2;
                tmp_283_not_reg_16453 <= tmp_283_not_fu_1007_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_1) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_24_reg_16381 <= grp_fu_552_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_278_not_reg_16440 <= tmp_278_not_fu_993_p2;
                tmp_27_reg_16433 <= tmp_27_fu_988_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_20_fu_805_p2 = ap_const_lv1_1) and (tmp_49_fu_764_p2 = ap_const_lv1_0) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_33_reg_16419 <= tmp_33_fu_869_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_20_fu_805_p2 = ap_const_lv1_0) and (tmp_49_fu_764_p2 = ap_const_lv1_0) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_34_reg_16391 <= tmp_34_fu_811_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_34_fu_811_p2 = ap_const_lv1_1) and (tmp_20_fu_805_p2 = ap_const_lv1_0) and (tmp_49_fu_764_p2 = ap_const_lv1_0) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_41_reg_16415 <= tmp_41_fu_860_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_34_fu_811_p2 = ap_const_lv1_0) and (tmp_20_fu_805_p2 = ap_const_lv1_0) and (tmp_49_fu_764_p2 = ap_const_lv1_0) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_42_reg_16395 <= tmp_42_fu_817_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_42_fu_817_p2 = ap_const_lv1_1) and (tmp_34_fu_811_p2 = ap_const_lv1_0) and (tmp_20_fu_805_p2 = ap_const_lv1_0) and (tmp_49_fu_764_p2 = ap_const_lv1_0) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_46_reg_16411 <= tmp_46_fu_851_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_42_fu_817_p2 = ap_const_lv1_0) and (tmp_34_fu_811_p2 = ap_const_lv1_0) and (tmp_20_fu_805_p2 = ap_const_lv1_0) and (tmp_49_fu_764_p2 = ap_const_lv1_0) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_47_reg_16399 <= tmp_47_fu_823_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_49_reg_16366 <= tmp_49_fu_764_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_47_fu_823_p2 = ap_const_lv1_1) and (tmp_42_fu_817_p2 = ap_const_lv1_0) and (tmp_34_fu_811_p2 = ap_const_lv1_0) and (tmp_20_fu_805_p2 = ap_const_lv1_0) and (tmp_49_fu_764_p2 = ap_const_lv1_0) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_52_reg_16407 <= tmp_52_fu_842_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_47_fu_823_p2 = ap_const_lv1_0) and (tmp_42_fu_817_p2 = ap_const_lv1_0) and (tmp_34_fu_811_p2 = ap_const_lv1_0) and (tmp_20_fu_805_p2 = ap_const_lv1_0) and (tmp_49_fu_764_p2 = ap_const_lv1_0) and (exitcond_fu_748_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_54_reg_16403 <= tmp_54_fu_833_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op2631_write_state20 = ap_const_boolean_1))) then
                tmp_575_reg_19562 <= tmp_575_fu_16052_p2;
                tmp_579_reg_19567 <= tmp_579_fu_16062_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_61_fu_1029_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_63_reg_16466 <= tmp_63_fu_1039_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((brmerge52_fu_15733_p2 = ap_const_lv1_1) and (tmp_63_reg_16466_pp0_iter15_reg = ap_const_lv1_1)) or ((brmerge52_fu_15733_p2 = ap_const_lv1_1) and (tmp_61_reg_16462_pp0_iter15_reg = ap_const_lv1_1))))) then
                tmp_70_reg_19547 <= tmp_70_fu_15765_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                tmp_9_reg_19583 <= tmp_9_fu_16170_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((brmerge52_reg_19543 = ap_const_lv1_1) and (tmp_63_reg_16466_pp0_iter16_reg = ap_const_lv1_1)) or ((brmerge52_reg_19543 = ap_const_lv1_1) and (tmp_61_reg_16462_pp0_iter16_reg = ap_const_lv1_1))))) then
                tmp_last_V_1_reg_19573 <= tmp_last_V_1_fu_16068_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((tmp_63_fu_1039_p2 = ap_const_lv1_1) or (tmp_61_fu_1029_p2 = ap_const_lv1_1)))) then
                tmp_last_V_reg_16470 <= tmp_last_V_fu_1048_p2;
            end if;
        end if;
    end process;
    hard_bit_inc_V_reg_16350(7 downto 5) <= "000";

    ap_NS_fsm_assign_proc : process (ctrl_in_V_0_vld_out, soft_data_V_data_V_1_ack_in, soft_data_V_keep_V_1_ack_in, soft_data_V_last_V_1_ack_in, hard_data_V_data_V_1_ack_in, hard_data_V_last_V_1_ack_in, ap_CS_fsm, ap_CS_fsm_state2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_CS_fsm_state23, ap_CS_fsm_state24, exitcond_fu_748_p2, ap_enable_reg_pp0_iter0, ap_block_state23_io, ap_block_pp0_stage0_subdone, ap_block_state24_io)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                if (((ctrl_in_V_0_vld_out = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_fu_748_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_fu_748_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state23 => 
                if (((ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                if ((not(((ap_const_boolean_1 = ap_block_state24_io) or (hard_data_V_last_V_1_ack_in = ap_const_logic_0) or (hard_data_V_data_V_1_ack_in = ap_const_logic_0) or (soft_data_V_last_V_1_ack_in = ap_const_logic_0) or (soft_data_V_keep_V_1_ack_in = ap_const_logic_0) or (soft_data_V_data_V_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
        Hi_assign_cast_fu_15687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Hi_assign_fu_15681_p2),32));

    Hi_assign_fu_15681_p2 <= std_logic_vector(unsigned(ap_const_lv10_17) + unsigned(Lo_assign_cast_fu_15677_p1));
    Lo_assign_cast_fu_15677_p0 <= hard_bit_cnt_V_2_fu_382;
        Lo_assign_cast_fu_15677_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Lo_assign_cast_fu_15677_p0),10));

    Lo_assign_fu_15673_p0 <= hard_bit_cnt_V_2_fu_382;
        Lo_assign_fu_15673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Lo_assign_fu_15673_p0),32));

        OP2_V_10_1_cast_fu_1989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret3_reg_16497_1),17));

        OP2_V_10_2_cast_fu_2685_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret3_reg_16497_2),17));

        OP2_V_10_3_cast_fu_3237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret3_reg_16497_3),17));

        OP2_V_10_4_cast_fu_3681_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret3_reg_16497_4),17));

        OP2_V_10_5_cast_fu_3801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret3_reg_16497_5),17));

        OP2_V_11_1_cast_fu_2073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret_reg_16507_1),17));

        OP2_V_11_2_cast_fu_2769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret_reg_16507_2),17));

        OP2_V_11_3_cast_fu_3321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret_reg_16507_3),17));

        OP2_V_11_4_cast_fu_3711_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret_reg_16507_4),17));

        OP2_V_11_5_cast_fu_3831_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret_reg_16507_5),17));

        OP2_V_1_cast_fu_1821_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_reg_16477_1),17));

        OP2_V_2_cast_fu_2517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_reg_16477_2),17));

        OP2_V_3_cast_fu_3069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_reg_16477_3),17));

        OP2_V_4_cast_fu_3621_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_reg_16477_4),17));

        OP2_V_5_cast_fu_3741_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_reg_16477_5),17));

        OP2_V_6_cast_fu_1377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret_reg_16507_0),17));

        OP2_V_9_1_cast_fu_1905_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret2_reg_16487_1),17));

        OP2_V_9_2_cast_fu_2601_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret2_reg_16487_2),17));

        OP2_V_9_3_cast_fu_3153_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret2_reg_16487_3),17));

        OP2_V_9_4_cast_fu_3651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret2_reg_16487_4),17));

        OP2_V_9_5_cast_fu_3771_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret2_reg_16487_5),17));

        OP2_V_9_cast_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret2_reg_16487_0),17));

        OP2_V_cast_59_fu_1293_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret3_reg_16497_0),17));

        OP2_V_cast_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(call_ret1_reg_16477_0),17));

    Range1_all_ones_10_1_fu_5848_p2 <= "1" when (p_Result_552_1_reg_16972 = ap_const_lv4_F) else "0";
    Range1_all_ones_10_2_fu_7000_p2 <= "1" when (p_Result_552_2_fu_6990_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_10_3_fu_8005_p2 <= "1" when (p_Result_552_3_fu_7995_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_10_4_fu_8749_p2 <= "1" when (p_Result_552_4_fu_8739_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_10_5_fu_9493_p2 <= "1" when (p_Result_552_5_fu_9483_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_10_fu_4756_p2 <= "1" when (p_Result_16_reg_16736 = ap_const_lv4_F) else "0";
    Range1_all_ones_11_1_fu_5898_p2 <= "1" when (p_Result_536_1_reg_16983 = ap_const_lv6_3F) else "0";
    Range1_all_ones_11_2_fu_7038_p2 <= "1" when (p_Result_536_2_fu_7028_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_11_3_fu_8043_p2 <= "1" when (p_Result_536_3_fu_8033_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_11_4_fu_8787_p2 <= "1" when (p_Result_536_4_fu_8777_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_11_5_fu_9531_p2 <= "1" when (p_Result_536_5_fu_9521_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_11_fu_4806_p2 <= "1" when (p_Result_18_reg_16747 = ap_const_lv6_3F) else "0";
    Range1_all_ones_1_fu_5029_p2 <= "1" when (p_Result_540_1_reg_16822 = ap_const_lv4_F) else "0";
    Range1_all_ones_2_fu_6167_p2 <= "1" when (p_Result_540_2_reg_17069 = ap_const_lv4_F) else "0";
    Range1_all_ones_3_fu_7172_p2 <= "1" when (p_Result_540_3_reg_17266 = ap_const_lv4_F) else "0";
    Range1_all_ones_4_fu_8329_p2 <= "1" when (p_Result_540_4_fu_8319_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_5_1_fu_5079_p2 <= "1" when (p_Result_524_1_reg_16833 = ap_const_lv6_3F) else "0";
    Range1_all_ones_5_2_fu_6217_p2 <= "1" when (p_Result_524_2_reg_17080 = ap_const_lv6_3F) else "0";
    Range1_all_ones_5_3_fu_7222_p2 <= "1" when (p_Result_524_3_reg_17277 = ap_const_lv6_3F) else "0";
    Range1_all_ones_5_4_fu_8367_p2 <= "1" when (p_Result_524_4_fu_8357_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_5_5_fu_9111_p2 <= "1" when (p_Result_524_5_fu_9101_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_5_fu_3987_p2 <= "1" when (p_Result_6_reg_16597 = ap_const_lv6_3F) else "0";
    Range1_all_ones_6_1_fu_5302_p2 <= "1" when (p_Result_544_1_reg_16872 = ap_const_lv4_F) else "0";
    Range1_all_ones_6_2_fu_6440_p2 <= "1" when (p_Result_544_2_reg_17119 = ap_const_lv4_F) else "0";
    Range1_all_ones_6_3_fu_7445_p2 <= "1" when (p_Result_544_3_reg_17316 = ap_const_lv4_F) else "0";
    Range1_all_ones_6_4_fu_8469_p2 <= "1" when (p_Result_544_4_fu_8459_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_6_5_fu_9213_p2 <= "1" when (p_Result_544_5_fu_9203_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_6_fu_4210_p2 <= "1" when (p_Result_8_reg_16636 = ap_const_lv4_F) else "0";
    Range1_all_ones_7_1_fu_5352_p2 <= "1" when (p_Result_528_1_reg_16883 = ap_const_lv6_3F) else "0";
    Range1_all_ones_7_2_fu_6490_p2 <= "1" when (p_Result_528_2_reg_17130 = ap_const_lv6_3F) else "0";
    Range1_all_ones_7_3_fu_7495_p2 <= "1" when (p_Result_528_3_reg_17327 = ap_const_lv6_3F) else "0";
    Range1_all_ones_7_4_fu_8507_p2 <= "1" when (p_Result_528_4_fu_8497_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_7_5_fu_9251_p2 <= "1" when (p_Result_528_5_fu_9241_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_7_fu_4260_p2 <= "1" when (p_Result_10_reg_16647 = ap_const_lv6_3F) else "0";
    Range1_all_ones_8_1_fu_5575_p2 <= "1" when (p_Result_548_1_reg_16922 = ap_const_lv4_F) else "0";
    Range1_all_ones_8_2_fu_6713_p2 <= "1" when (p_Result_548_2_reg_17169 = ap_const_lv4_F) else "0";
    Range1_all_ones_8_3_fu_7718_p2 <= "1" when (p_Result_548_3_reg_17366 = ap_const_lv4_F) else "0";
    Range1_all_ones_8_4_fu_8609_p2 <= "1" when (p_Result_548_4_fu_8599_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_8_5_fu_9353_p2 <= "1" when (p_Result_548_5_fu_9343_p4 = ap_const_lv4_F) else "0";
    Range1_all_ones_8_fu_4483_p2 <= "1" when (p_Result_12_reg_16686 = ap_const_lv4_F) else "0";
    Range1_all_ones_9_1_fu_5625_p2 <= "1" when (p_Result_532_1_reg_16933 = ap_const_lv6_3F) else "0";
    Range1_all_ones_9_2_fu_6763_p2 <= "1" when (p_Result_532_2_reg_17180 = ap_const_lv6_3F) else "0";
    Range1_all_ones_9_3_fu_7768_p2 <= "1" when (p_Result_532_3_reg_17377 = ap_const_lv6_3F) else "0";
    Range1_all_ones_9_4_fu_8647_p2 <= "1" when (p_Result_532_4_fu_8637_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_9_5_fu_9391_p2 <= "1" when (p_Result_532_5_fu_9381_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_9_fu_4533_p2 <= "1" when (p_Result_14_reg_16697 = ap_const_lv6_3F) else "0";
    Range1_all_ones_fu_3937_p2 <= "1" when (p_Result_4_reg_16586 = ap_const_lv4_F) else "0";
    Range1_all_ones_s_fu_9073_p2 <= "1" when (p_Result_540_5_fu_9063_p4 = ap_const_lv4_F) else "0";
    Range1_all_zeros_10_1_fu_5853_p2 <= "1" when (p_Result_552_1_reg_16972 = ap_const_lv4_0) else "0";
    Range1_all_zeros_10_2_fu_7006_p2 <= "1" when (p_Result_552_2_fu_6990_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_10_3_fu_8011_p2 <= "1" when (p_Result_552_3_fu_7995_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_10_4_fu_8755_p2 <= "1" when (p_Result_552_4_fu_8739_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_10_5_fu_9499_p2 <= "1" when (p_Result_552_5_fu_9483_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_10_fu_4761_p2 <= "1" when (p_Result_16_reg_16736 = ap_const_lv4_0) else "0";
    Range1_all_zeros_11_1_fu_5903_p2 <= "1" when (p_Result_536_1_reg_16983 = ap_const_lv6_0) else "0";
    Range1_all_zeros_11_2_fu_7044_p2 <= "1" when (p_Result_536_2_fu_7028_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_11_3_fu_8049_p2 <= "1" when (p_Result_536_3_fu_8033_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_11_4_fu_8793_p2 <= "1" when (p_Result_536_4_fu_8777_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_11_5_fu_9537_p2 <= "1" when (p_Result_536_5_fu_9521_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_11_fu_4811_p2 <= "1" when (p_Result_18_reg_16747 = ap_const_lv6_0) else "0";
    Range1_all_zeros_1_fu_5034_p2 <= "1" when (p_Result_540_1_reg_16822 = ap_const_lv4_0) else "0";
    Range1_all_zeros_2_fu_6172_p2 <= "1" when (p_Result_540_2_reg_17069 = ap_const_lv4_0) else "0";
    Range1_all_zeros_3_fu_7177_p2 <= "1" when (p_Result_540_3_reg_17266 = ap_const_lv4_0) else "0";
    Range1_all_zeros_4_fu_8335_p2 <= "1" when (p_Result_540_4_fu_8319_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_5_1_fu_5084_p2 <= "1" when (p_Result_524_1_reg_16833 = ap_const_lv6_0) else "0";
    Range1_all_zeros_5_2_fu_6222_p2 <= "1" when (p_Result_524_2_reg_17080 = ap_const_lv6_0) else "0";
    Range1_all_zeros_5_3_fu_7227_p2 <= "1" when (p_Result_524_3_reg_17277 = ap_const_lv6_0) else "0";
    Range1_all_zeros_5_4_fu_8373_p2 <= "1" when (p_Result_524_4_fu_8357_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_5_5_fu_9117_p2 <= "1" when (p_Result_524_5_fu_9101_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_5_fu_3992_p2 <= "1" when (p_Result_6_reg_16597 = ap_const_lv6_0) else "0";
    Range1_all_zeros_6_1_fu_5307_p2 <= "1" when (p_Result_544_1_reg_16872 = ap_const_lv4_0) else "0";
    Range1_all_zeros_6_2_fu_6445_p2 <= "1" when (p_Result_544_2_reg_17119 = ap_const_lv4_0) else "0";
    Range1_all_zeros_6_3_fu_7450_p2 <= "1" when (p_Result_544_3_reg_17316 = ap_const_lv4_0) else "0";
    Range1_all_zeros_6_4_fu_8475_p2 <= "1" when (p_Result_544_4_fu_8459_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_6_5_fu_9219_p2 <= "1" when (p_Result_544_5_fu_9203_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_6_fu_4215_p2 <= "1" when (p_Result_8_reg_16636 = ap_const_lv4_0) else "0";
    Range1_all_zeros_7_1_fu_5357_p2 <= "1" when (p_Result_528_1_reg_16883 = ap_const_lv6_0) else "0";
    Range1_all_zeros_7_2_fu_6495_p2 <= "1" when (p_Result_528_2_reg_17130 = ap_const_lv6_0) else "0";
    Range1_all_zeros_7_3_fu_7500_p2 <= "1" when (p_Result_528_3_reg_17327 = ap_const_lv6_0) else "0";
    Range1_all_zeros_7_4_fu_8513_p2 <= "1" when (p_Result_528_4_fu_8497_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_7_5_fu_9257_p2 <= "1" when (p_Result_528_5_fu_9241_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_7_fu_4265_p2 <= "1" when (p_Result_10_reg_16647 = ap_const_lv6_0) else "0";
    Range1_all_zeros_8_1_fu_5580_p2 <= "1" when (p_Result_548_1_reg_16922 = ap_const_lv4_0) else "0";
    Range1_all_zeros_8_2_fu_6718_p2 <= "1" when (p_Result_548_2_reg_17169 = ap_const_lv4_0) else "0";
    Range1_all_zeros_8_3_fu_7723_p2 <= "1" when (p_Result_548_3_reg_17366 = ap_const_lv4_0) else "0";
    Range1_all_zeros_8_4_fu_8615_p2 <= "1" when (p_Result_548_4_fu_8599_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_8_5_fu_9359_p2 <= "1" when (p_Result_548_5_fu_9343_p4 = ap_const_lv4_0) else "0";
    Range1_all_zeros_8_fu_4488_p2 <= "1" when (p_Result_12_reg_16686 = ap_const_lv4_0) else "0";
    Range1_all_zeros_9_1_fu_5630_p2 <= "1" when (p_Result_532_1_reg_16933 = ap_const_lv6_0) else "0";
    Range1_all_zeros_9_2_fu_6768_p2 <= "1" when (p_Result_532_2_reg_17180 = ap_const_lv6_0) else "0";
    Range1_all_zeros_9_3_fu_7773_p2 <= "1" when (p_Result_532_3_reg_17377 = ap_const_lv6_0) else "0";
    Range1_all_zeros_9_4_fu_8653_p2 <= "1" when (p_Result_532_4_fu_8637_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_9_5_fu_9397_p2 <= "1" when (p_Result_532_5_fu_9381_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_9_fu_4538_p2 <= "1" when (p_Result_14_reg_16697 = ap_const_lv6_0) else "0";
    Range1_all_zeros_fu_3942_p2 <= "1" when (p_Result_4_reg_16586 = ap_const_lv4_0) else "0";
    Range1_all_zeros_s_fu_9079_p2 <= "1" when (p_Result_540_5_fu_9063_p4 = ap_const_lv4_0) else "0";
    Range2_all_ones_10_1_fu_2481_p2 <= "1" when (p_Result_551_1_fu_2471_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_10_2_fu_6984_p2 <= "1" when (p_Result_551_2_fu_6974_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_10_3_fu_7989_p2 <= "1" when (p_Result_551_3_fu_7979_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_10_4_fu_8733_p2 <= "1" when (p_Result_551_4_fu_8723_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_10_5_fu_9477_p2 <= "1" when (p_Result_551_5_fu_9467_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_10_fu_1785_p2 <= "1" when (p_Result_15_fu_1775_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_11_1_fu_5893_p2 <= "1" when (p_Result_535_1_reg_16978 = ap_const_lv5_1F) else "0";
    Range2_all_ones_11_2_fu_7022_p2 <= "1" when (p_Result_535_2_fu_7012_p4 = ap_const_lv5_1F) else "0";
    Range2_all_ones_11_3_fu_8027_p2 <= "1" when (p_Result_535_3_fu_8017_p4 = ap_const_lv5_1F) else "0";
    Range2_all_ones_11_4_fu_8771_p2 <= "1" when (p_Result_535_4_fu_8761_p4 = ap_const_lv5_1F) else "0";
    Range2_all_ones_11_5_fu_9515_p2 <= "1" when (p_Result_535_5_fu_9505_p4 = ap_const_lv5_1F) else "0";
    Range2_all_ones_11_fu_4801_p2 <= "1" when (p_Result_17_reg_16742 = ap_const_lv5_1F) else "0";
    Range2_all_ones_1_fu_2211_p2 <= "1" when (p_Result_539_1_fu_2201_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_2_fu_2853_p2 <= "1" when (p_Result_539_2_fu_2843_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_3_fu_3405_p2 <= "1" when (p_Result_539_3_fu_3395_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_4_fu_8313_p2 <= "1" when (p_Result_539_4_fu_8303_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_5_1_fu_5074_p2 <= "1" when (p_Result_523_1_reg_16828 = ap_const_lv5_1F) else "0";
    Range2_all_ones_5_2_fu_6212_p2 <= "1" when (p_Result_523_2_reg_17075 = ap_const_lv5_1F) else "0";
    Range2_all_ones_5_3_fu_7217_p2 <= "1" when (p_Result_523_3_reg_17272 = ap_const_lv5_1F) else "0";
    Range2_all_ones_5_4_fu_8351_p2 <= "1" when (p_Result_523_4_fu_8341_p4 = ap_const_lv5_1F) else "0";
    Range2_all_ones_5_5_fu_9095_p2 <= "1" when (p_Result_523_5_fu_9085_p4 = ap_const_lv5_1F) else "0";
    Range2_all_ones_5_fu_3982_p2 <= "1" when (p_Result_5_reg_16592 = ap_const_lv5_1F) else "0";
    Range2_all_ones_6_1_fu_2301_p2 <= "1" when (p_Result_543_1_fu_2291_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_6_2_fu_2943_p2 <= "1" when (p_Result_543_2_fu_2933_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_6_3_fu_3495_p2 <= "1" when (p_Result_543_3_fu_3485_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_6_4_fu_8453_p2 <= "1" when (p_Result_543_4_fu_8443_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_6_5_fu_9197_p2 <= "1" when (p_Result_543_5_fu_9187_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_6_fu_1605_p2 <= "1" when (p_Result_7_fu_1595_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_7_1_fu_5347_p2 <= "1" when (p_Result_527_1_reg_16878 = ap_const_lv5_1F) else "0";
    Range2_all_ones_7_2_fu_6485_p2 <= "1" when (p_Result_527_2_reg_17125 = ap_const_lv5_1F) else "0";
    Range2_all_ones_7_3_fu_7490_p2 <= "1" when (p_Result_527_3_reg_17322 = ap_const_lv5_1F) else "0";
    Range2_all_ones_7_4_fu_8491_p2 <= "1" when (p_Result_527_4_fu_8481_p4 = ap_const_lv5_1F) else "0";
    Range2_all_ones_7_5_fu_9235_p2 <= "1" when (p_Result_527_5_fu_9225_p4 = ap_const_lv5_1F) else "0";
    Range2_all_ones_7_fu_4255_p2 <= "1" when (p_Result_9_reg_16642 = ap_const_lv5_1F) else "0";
    Range2_all_ones_8_1_fu_2391_p2 <= "1" when (p_Result_547_1_fu_2381_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_8_2_fu_3033_p2 <= "1" when (p_Result_547_2_fu_3023_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_8_3_fu_3585_p2 <= "1" when (p_Result_547_3_fu_3575_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_8_4_fu_8593_p2 <= "1" when (p_Result_547_4_fu_8583_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_8_5_fu_9337_p2 <= "1" when (p_Result_547_5_fu_9327_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_8_fu_1695_p2 <= "1" when (p_Result_11_fu_1685_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_9_1_fu_5620_p2 <= "1" when (p_Result_531_1_reg_16928 = ap_const_lv5_1F) else "0";
    Range2_all_ones_9_2_fu_6758_p2 <= "1" when (p_Result_531_2_reg_17175 = ap_const_lv5_1F) else "0";
    Range2_all_ones_9_3_fu_7763_p2 <= "1" when (p_Result_531_3_reg_17372 = ap_const_lv5_1F) else "0";
    Range2_all_ones_9_4_fu_8631_p2 <= "1" when (p_Result_531_4_fu_8621_p4 = ap_const_lv5_1F) else "0";
    Range2_all_ones_9_5_fu_9375_p2 <= "1" when (p_Result_531_5_fu_9365_p4 = ap_const_lv5_1F) else "0";
    Range2_all_ones_9_fu_4528_p2 <= "1" when (p_Result_13_reg_16692 = ap_const_lv5_1F) else "0";
    Range2_all_ones_fu_1515_p2 <= "1" when (p_Result_s_fu_1505_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_s_fu_9057_p2 <= "1" when (p_Result_539_5_fu_9047_p4 = ap_const_lv3_7) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state23 <= ap_CS_fsm(3);
    ap_CS_fsm_state24 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(chan_data_1_V_0_vld_out, chan_data_2_V_0_vld_out, chan_data_3_V_0_vld_out, chan_data_4_V_0_vld_out, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((chan_data_1_V_0_vld_out = ap_const_logic_0) or (chan_data_4_V_0_vld_out = ap_const_logic_0) or (chan_data_3_V_0_vld_out = ap_const_logic_0) or (chan_data_2_V_0_vld_out = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(chan_data_1_V_0_vld_out, chan_data_2_V_0_vld_out, chan_data_3_V_0_vld_out, chan_data_4_V_0_vld_out, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_block_state20_io, ap_block_state21_io, ap_block_state22_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state22_io) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state21_io) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state20_io) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((chan_data_1_V_0_vld_out = ap_const_logic_0) or (chan_data_4_V_0_vld_out = ap_const_logic_0) or (chan_data_3_V_0_vld_out = ap_const_logic_0) or (chan_data_2_V_0_vld_out = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(chan_data_1_V_0_vld_out, chan_data_2_V_0_vld_out, chan_data_3_V_0_vld_out, chan_data_4_V_0_vld_out, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_block_state20_io, ap_block_state21_io, ap_block_state22_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state22_io) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state21_io) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state20_io) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((chan_data_1_V_0_vld_out = ap_const_logic_0) or (chan_data_4_V_0_vld_out = ap_const_logic_0) or (chan_data_3_V_0_vld_out = ap_const_logic_0) or (chan_data_2_V_0_vld_out = ap_const_logic_0))));
    end process;

        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_io_assign_proc : process(soft_data_V_data_V_1_ack_in, ap_predicate_op2631_write_state20)
    begin
                ap_block_state20_io <= ((ap_predicate_op2631_write_state20 = ap_const_boolean_1) and (soft_data_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state20_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state21_io_assign_proc : process(soft_data_V_data_V_1_ack_in, hard_data_V_data_V_1_ack_in, ap_predicate_op2667_write_state21, ap_predicate_op2685_write_state21)
    begin
                ap_block_state21_io <= (((ap_predicate_op2685_write_state21 = ap_const_boolean_1) and (hard_data_V_data_V_1_ack_in = ap_const_logic_0)) or ((ap_predicate_op2667_write_state21 = ap_const_boolean_1) and (soft_data_V_data_V_1_ack_in = ap_const_logic_0)));
    end process;

        ap_block_state21_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state22_io_assign_proc : process(hard_data_V_data_V_1_ack_in, ap_predicate_op2687_write_state22)
    begin
                ap_block_state22_io <= ((ap_predicate_op2687_write_state22 = ap_const_boolean_1) and (hard_data_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state22_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state23_io_assign_proc : process(hard_data_V_data_V_1_ack_in, tmp_9_fu_16170_p2)
    begin
                ap_block_state23_io <= ((tmp_9_fu_16170_p2 = ap_const_lv1_1) and (hard_data_V_data_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_block_state24_assign_proc : process(soft_data_V_data_V_1_ack_in, soft_data_V_keep_V_1_ack_in, soft_data_V_last_V_1_ack_in, hard_data_V_data_V_1_ack_in, hard_data_V_last_V_1_ack_in)
    begin
                ap_block_state24 <= ((hard_data_V_last_V_1_ack_in = ap_const_logic_0) or (hard_data_V_data_V_1_ack_in = ap_const_logic_0) or (soft_data_V_last_V_1_ack_in = ap_const_logic_0) or (soft_data_V_keep_V_1_ack_in = ap_const_logic_0) or (soft_data_V_data_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_block_state24_io_assign_proc : process(hard_data_V_data_V_1_ack_in, tmp_9_reg_19583)
    begin
                ap_block_state24_io <= ((tmp_9_reg_19583 = ap_const_lv1_1) and (hard_data_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(chan_data_1_V_0_vld_out, chan_data_2_V_0_vld_out, chan_data_3_V_0_vld_out, chan_data_4_V_0_vld_out)
    begin
                ap_block_state4_pp0_stage0_iter1 <= ((chan_data_1_V_0_vld_out = ap_const_logic_0) or (chan_data_4_V_0_vld_out = ap_const_logic_0) or (chan_data_3_V_0_vld_out = ap_const_logic_0) or (chan_data_2_V_0_vld_out = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_3111_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_34_reg_16391_pp0_iter15_reg, tmp_42_reg_16395_pp0_iter15_reg, tmp_47_reg_16399_pp0_iter15_reg)
    begin
                ap_condition_3111 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_47_reg_16399_pp0_iter15_reg = ap_const_lv1_0) and (tmp_42_reg_16395_pp0_iter15_reg = ap_const_lv1_0) and (tmp_34_reg_16391_pp0_iter15_reg = ap_const_lv1_0) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3113_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_34_reg_16391_pp0_iter15_reg, tmp_42_reg_16395_pp0_iter15_reg, tmp_47_reg_16399_pp0_iter15_reg, tmp_54_reg_16403_pp0_iter15_reg)
    begin
                ap_condition_3113 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_54_reg_16403_pp0_iter15_reg = ap_const_lv1_0) and (tmp_47_reg_16399_pp0_iter15_reg = ap_const_lv1_0) and (tmp_42_reg_16395_pp0_iter15_reg = ap_const_lv1_0) and (tmp_34_reg_16391_pp0_iter15_reg = ap_const_lv1_0) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3117_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_34_reg_16391_pp0_iter15_reg, tmp_42_reg_16395_pp0_iter15_reg, tmp_47_reg_16399_pp0_iter15_reg, tmp_54_reg_16403_pp0_iter15_reg)
    begin
                ap_condition_3117 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_54_reg_16403_pp0_iter15_reg = ap_const_lv1_1) and (tmp_47_reg_16399_pp0_iter15_reg = ap_const_lv1_0) and (tmp_42_reg_16395_pp0_iter15_reg = ap_const_lv1_0) and (tmp_34_reg_16391_pp0_iter15_reg = ap_const_lv1_0) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3121_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_34_reg_16391_pp0_iter15_reg, tmp_42_reg_16395_pp0_iter15_reg, tmp_47_reg_16399_pp0_iter15_reg)
    begin
                ap_condition_3121 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_47_reg_16399_pp0_iter15_reg = ap_const_lv1_1) and (tmp_42_reg_16395_pp0_iter15_reg = ap_const_lv1_0) and (tmp_34_reg_16391_pp0_iter15_reg = ap_const_lv1_0) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3123_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_34_reg_16391_pp0_iter15_reg, tmp_42_reg_16395_pp0_iter15_reg, tmp_47_reg_16399_pp0_iter15_reg, tmp_52_reg_16407_pp0_iter15_reg)
    begin
                ap_condition_3123 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_47_reg_16399_pp0_iter15_reg = ap_const_lv1_1) and (tmp_52_reg_16407_pp0_iter15_reg = ap_const_lv1_0) and (tmp_42_reg_16395_pp0_iter15_reg = ap_const_lv1_0) and (tmp_34_reg_16391_pp0_iter15_reg = ap_const_lv1_0) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3127_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_34_reg_16391_pp0_iter15_reg, tmp_42_reg_16395_pp0_iter15_reg, tmp_47_reg_16399_pp0_iter15_reg, tmp_52_reg_16407_pp0_iter15_reg)
    begin
                ap_condition_3127 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_52_reg_16407_pp0_iter15_reg = ap_const_lv1_1) and (tmp_47_reg_16399_pp0_iter15_reg = ap_const_lv1_1) and (tmp_42_reg_16395_pp0_iter15_reg = ap_const_lv1_0) and (tmp_34_reg_16391_pp0_iter15_reg = ap_const_lv1_0) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3131_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_34_reg_16391_pp0_iter15_reg, tmp_42_reg_16395_pp0_iter15_reg)
    begin
                ap_condition_3131 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_42_reg_16395_pp0_iter15_reg = ap_const_lv1_1) and (tmp_34_reg_16391_pp0_iter15_reg = ap_const_lv1_0) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3133_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_34_reg_16391_pp0_iter15_reg, tmp_42_reg_16395_pp0_iter15_reg, tmp_46_reg_16411_pp0_iter15_reg)
    begin
                ap_condition_3133 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_42_reg_16395_pp0_iter15_reg = ap_const_lv1_1) and (tmp_46_reg_16411_pp0_iter15_reg = ap_const_lv1_0) and (tmp_34_reg_16391_pp0_iter15_reg = ap_const_lv1_0) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3137_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_34_reg_16391_pp0_iter15_reg, tmp_42_reg_16395_pp0_iter15_reg, tmp_46_reg_16411_pp0_iter15_reg)
    begin
                ap_condition_3137 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_46_reg_16411_pp0_iter15_reg = ap_const_lv1_1) and (tmp_42_reg_16395_pp0_iter15_reg = ap_const_lv1_1) and (tmp_34_reg_16391_pp0_iter15_reg = ap_const_lv1_0) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3141_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_34_reg_16391_pp0_iter15_reg)
    begin
                ap_condition_3141 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_34_reg_16391_pp0_iter15_reg = ap_const_lv1_1) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3143_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_34_reg_16391_pp0_iter15_reg, tmp_41_reg_16415_pp0_iter15_reg)
    begin
                ap_condition_3143 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_34_reg_16391_pp0_iter15_reg = ap_const_lv1_1) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0) and (tmp_41_reg_16415_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3147_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_34_reg_16391_pp0_iter15_reg, tmp_41_reg_16415_pp0_iter15_reg)
    begin
                ap_condition_3147 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_34_reg_16391_pp0_iter15_reg = ap_const_lv1_1) and (tmp_41_reg_16415_pp0_iter15_reg = ap_const_lv1_1) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3151_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg)
    begin
                ap_condition_3151 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_1) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3153_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_33_reg_16419_pp0_iter15_reg)
    begin
                ap_condition_3153 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_1) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0) and (tmp_33_reg_16419_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3157_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_20_reg_16387_pp0_iter15_reg, tmp_33_reg_16419_pp0_iter15_reg)
    begin
                ap_condition_3157 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_20_reg_16387_pp0_iter15_reg = ap_const_lv1_1) and (tmp_33_reg_16419_pp0_iter15_reg = ap_const_lv1_1) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3163_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_19_reg_16423_pp0_iter15_reg)
    begin
                ap_condition_3163 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_1) and (tmp_19_reg_16423_pp0_iter15_reg = ap_const_lv1_0));
    end process;


    ap_condition_3167_assign_proc : process(ctrl_mod_type_V_reg_16286, tmp_49_reg_16366_pp0_iter15_reg, tmp_19_reg_16423_pp0_iter15_reg)
    begin
                ap_condition_3167 <= ((ctrl_mod_type_V_reg_16286 = ap_const_lv3_0) and (tmp_49_reg_16366_pp0_iter15_reg = ap_const_lv1_1) and (tmp_19_reg_16423_pp0_iter15_reg = ap_const_lv1_1));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond_fu_748_p2)
    begin
        if ((exitcond_fu_748_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_2_phi_fu_456_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_2_reg_452, exitcond_reg_16357, i_V_reg_16361)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond_reg_16357 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_2_phi_fu_456_p4 <= i_V_reg_16361;
        else 
            ap_phi_mux_p_2_phi_fu_456_p4 <= p_2_reg_452;
        end if; 
    end process;


    ap_predicate_op2631_write_state20_assign_proc : process(tmp_61_reg_16462_pp0_iter16_reg, tmp_63_reg_16466_pp0_iter16_reg)
    begin
                ap_predicate_op2631_write_state20 <= ((tmp_63_reg_16466_pp0_iter16_reg = ap_const_lv1_1) or (tmp_61_reg_16462_pp0_iter16_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op2667_write_state21_assign_proc : process(tmp_61_reg_16462_pp0_iter17_reg, tmp_63_reg_16466_pp0_iter17_reg)
    begin
                ap_predicate_op2667_write_state21 <= ((tmp_63_reg_16466_pp0_iter17_reg = ap_const_lv1_1) or (tmp_61_reg_16462_pp0_iter17_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op2685_write_state21_assign_proc : process(tmp_61_reg_16462_pp0_iter17_reg, tmp_63_reg_16466_pp0_iter17_reg, brmerge52_reg_19543_pp0_iter17_reg)
    begin
                ap_predicate_op2685_write_state21 <= (((brmerge52_reg_19543_pp0_iter17_reg = ap_const_lv1_1) and (tmp_63_reg_16466_pp0_iter17_reg = ap_const_lv1_1)) or ((brmerge52_reg_19543_pp0_iter17_reg = ap_const_lv1_1) and (tmp_61_reg_16462_pp0_iter17_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op2687_write_state22_assign_proc : process(tmp_61_reg_16462_pp0_iter18_reg, brmerge52_reg_19543_pp0_iter18_reg, tmp_63_reg_16466_pp0_iter18_reg)
    begin
                ap_predicate_op2687_write_state22 <= (((tmp_63_reg_16466_pp0_iter18_reg = ap_const_lv1_1) and (brmerge52_reg_19543_pp0_iter18_reg = ap_const_lv1_1)) or ((brmerge52_reg_19543_pp0_iter18_reg = ap_const_lv1_1) and (tmp_61_reg_16462_pp0_iter18_reg = ap_const_lv1_1)));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    brmerge10_fu_10212_p2 <= (underflow_37_1_not_fu_10206_p2 or overflow_17_1_reg_17845);
    brmerge11_fu_10245_p2 <= (underflow_33_1_not_fu_10239_p2 or overflow_13_1_reg_17851);
    brmerge12_fu_10332_p2 <= (underflow_38_1_not_fu_10326_p2 or overflow_18_1_reg_17899);
    brmerge13_fu_10365_p2 <= (underflow_34_1_not_fu_10359_p2 or overflow_14_1_reg_17905);
    brmerge14_fu_10452_p2 <= (underflow_39_1_not_fu_10446_p2 or overflow_19_1_reg_17953);
    brmerge15_fu_10485_p2 <= (underflow_35_1_not_fu_10479_p2 or overflow_15_1_reg_17959);
    brmerge16_fu_10600_p2 <= (underflow_36_2_not_fu_10594_p2 or overflow_16_2_reg_18015);
    brmerge17_fu_10633_p2 <= (underflow_32_2_not_fu_10627_p2 or overflow_12_2_reg_18021);
    brmerge18_fu_10720_p2 <= (underflow_37_2_not_fu_10714_p2 or overflow_17_2_reg_18069);
    brmerge19_fu_10753_p2 <= (underflow_33_2_not_fu_10747_p2 or overflow_13_2_reg_18075);
    brmerge1_fu_9977_p2 <= (underflow_35_0_not_fu_9971_p2 or overflow_5_reg_17743);
    brmerge20_fu_10840_p2 <= (underflow_38_2_not_fu_10834_p2 or overflow_18_2_reg_18123);
    brmerge21_fu_10873_p2 <= (underflow_34_2_not_fu_10867_p2 or overflow_14_2_reg_18129);
    brmerge22_fu_14149_p2 <= (underflow_39_2_not_fu_14144_p2 or overflow_19_2_reg_19085);
    brmerge23_fu_14170_p2 <= (underflow_35_2_not_fu_14165_p2 or overflow_15_2_reg_19091);
    brmerge24_fu_11247_p2 <= (underflow_36_3_not_fu_11241_p2 or overflow_16_3_reg_18247);
    brmerge25_fu_11280_p2 <= (underflow_32_3_not_fu_11274_p2 or overflow_12_3_reg_18253);
    brmerge26_fu_11367_p2 <= (underflow_37_3_not_fu_11361_p2 or overflow_17_3_reg_18301);
    brmerge27_fu_11400_p2 <= (underflow_33_3_not_fu_11394_p2 or overflow_13_3_reg_18307);
    brmerge28_fu_11487_p2 <= (underflow_38_3_not_fu_11481_p2 or overflow_18_3_reg_18355);
    brmerge29_fu_11520_p2 <= (underflow_34_3_not_fu_11514_p2 or overflow_14_3_reg_18361);
    brmerge2_fu_10092_p2 <= (underflow_36_1_not_fu_10086_p2 or overflow_16_1_reg_17791);
    brmerge30_fu_14230_p2 <= (underflow_39_3_not_fu_14225_p2 or overflow_19_3_reg_19141);
    brmerge31_fu_14251_p2 <= (underflow_35_3_not_fu_14246_p2 or overflow_15_3_reg_19147);
    brmerge32_fu_14311_p2 <= (underflow_36_4_not_fu_14306_p2 or overflow_16_4_reg_19197);
    brmerge33_fu_14332_p2 <= (underflow_32_4_not_fu_14327_p2 or overflow_12_4_reg_19203);
    brmerge34_fu_14385_p2 <= (underflow_37_4_not_fu_14380_p2 or overflow_17_4_reg_19235);
    brmerge35_fu_14406_p2 <= (underflow_33_4_not_fu_14401_p2 or overflow_13_4_reg_19241);
    brmerge36_fu_14459_p2 <= (underflow_38_4_not_fu_14454_p2 or overflow_18_4_reg_19273);
    brmerge37_fu_14480_p2 <= (underflow_34_4_not_fu_14475_p2 or overflow_14_4_reg_19279);
    brmerge38_fu_14533_p2 <= (underflow_39_4_not_fu_14528_p2 or overflow_19_4_reg_19311);
    brmerge39_fu_14554_p2 <= (underflow_35_4_not_fu_14549_p2 or overflow_15_4_reg_19317);
    brmerge3_fu_10125_p2 <= (underflow_32_1_not_fu_10119_p2 or overflow_12_1_reg_17797);
    brmerge40_demorgan_i_10_fu_4363_p2 <= (tmp_229_fu_4228_p3 and deleted_ones_7_fu_4309_p3);
    brmerge40_demorgan_i_11_fu_4607_p2 <= (tmp_238_fu_4456_p3 and deleted_ones_8_fu_4562_p3);
    brmerge40_demorgan_i_12_fu_4636_p2 <= (tmp_240_fu_4501_p3 and deleted_ones_9_fu_4582_p3);
    brmerge40_demorgan_i_13_fu_4880_p2 <= (tmp_249_fu_4729_p3 and deleted_ones_10_fu_4835_p3);
    brmerge40_demorgan_i_14_fu_4909_p2 <= (tmp_251_fu_4774_p3 and deleted_ones_11_fu_4855_p3);
    brmerge40_demorgan_i_15_fu_5153_p2 <= (tmp_272_fu_5002_p3 and deleted_ones_1_fu_5108_p3);
    brmerge40_demorgan_i_16_fu_5426_p2 <= (tmp_283_fu_5275_p3 and deleted_ones_6_1_fu_5381_p3);
    brmerge40_demorgan_i_17_fu_5455_p2 <= (tmp_285_fu_5320_p3 and deleted_ones_7_1_fu_5401_p3);
    brmerge40_demorgan_i_18_fu_5699_p2 <= (tmp_294_fu_5548_p3 and deleted_ones_8_1_fu_5654_p3);
    brmerge40_demorgan_i_19_fu_5728_p2 <= (tmp_296_fu_5593_p3 and deleted_ones_9_1_fu_5674_p3);
    brmerge40_demorgan_i_1_fu_5182_p2 <= (tmp_274_fu_5047_p3 and deleted_ones_5_1_fu_5128_p3);
    brmerge40_demorgan_i_20_fu_5972_p2 <= (tmp_305_fu_5821_p3 and deleted_ones_10_1_fu_5927_p3);
    brmerge40_demorgan_i_21_fu_6001_p2 <= (tmp_307_fu_5866_p3 and deleted_ones_11_1_fu_5947_p3);
    brmerge40_demorgan_i_22_fu_6291_p2 <= (tmp_328_fu_6140_p3 and deleted_ones_2_fu_6246_p3);
    brmerge40_demorgan_i_23_fu_6564_p2 <= (tmp_339_fu_6413_p3 and deleted_ones_6_2_fu_6519_p3);
    brmerge40_demorgan_i_24_fu_6593_p2 <= (tmp_341_fu_6458_p3 and deleted_ones_7_2_fu_6539_p3);
    brmerge40_demorgan_i_25_fu_6837_p2 <= (tmp_350_fu_6686_p3 and deleted_ones_8_2_fu_6792_p3);
    brmerge40_demorgan_i_26_fu_6866_p2 <= (tmp_352_fu_6731_p3 and deleted_ones_9_2_fu_6812_p3);
    brmerge40_demorgan_i_27_fu_11079_p2 <= (tmp_361_fu_10949_p3 and deleted_ones_10_2_fu_11026_p3);
    brmerge40_demorgan_i_28_fu_11119_p2 <= (tmp_363_fu_10982_p3 and deleted_ones_11_2_fu_11044_p3);
    brmerge40_demorgan_i_29_fu_7296_p2 <= (tmp_384_fu_7145_p3 and deleted_ones_3_fu_7251_p3);
    brmerge40_demorgan_i_2_fu_6320_p2 <= (tmp_330_fu_6185_p3 and deleted_ones_5_2_fu_6266_p3);
    brmerge40_demorgan_i_30_fu_7569_p2 <= (tmp_395_fu_7418_p3 and deleted_ones_6_3_fu_7524_p3);
    brmerge40_demorgan_i_31_fu_7598_p2 <= (tmp_397_fu_7463_p3 and deleted_ones_7_3_fu_7544_p3);
    brmerge40_demorgan_i_32_fu_7842_p2 <= (tmp_406_fu_7691_p3 and deleted_ones_8_3_fu_7797_p3);
    brmerge40_demorgan_i_33_fu_7871_p2 <= (tmp_408_fu_7736_p3 and deleted_ones_9_3_fu_7817_p3);
    brmerge40_demorgan_i_34_fu_11726_p2 <= (tmp_417_fu_11596_p3 and deleted_ones_10_3_fu_11673_p3);
    brmerge40_demorgan_i_35_fu_11766_p2 <= (tmp_419_fu_11629_p3 and deleted_ones_11_3_fu_11691_p3);
    brmerge40_demorgan_i_36_fu_12013_p2 <= (tmp_440_fu_11883_p3 and deleted_ones_4_fu_11960_p3);
    brmerge40_demorgan_i_37_fu_12279_p2 <= (tmp_451_fu_12149_p3 and deleted_ones_6_4_fu_12226_p3);
    brmerge40_demorgan_i_38_fu_12319_p2 <= (tmp_453_fu_12182_p3 and deleted_ones_7_4_fu_12244_p3);
    brmerge40_demorgan_i_39_fu_12545_p2 <= (tmp_462_fu_12415_p3 and deleted_ones_8_4_fu_12492_p3);
    brmerge40_demorgan_i_3_fu_7325_p2 <= (tmp_386_fu_7190_p3 and deleted_ones_5_3_fu_7271_p3);
    brmerge40_demorgan_i_40_fu_12585_p2 <= (tmp_464_fu_12448_p3 and deleted_ones_9_4_fu_12510_p3);
    brmerge40_demorgan_i_41_fu_12811_p2 <= (tmp_473_fu_12681_p3 and deleted_ones_10_4_fu_12758_p3);
    brmerge40_demorgan_i_42_fu_12851_p2 <= (tmp_475_fu_12714_p3 and deleted_ones_11_4_fu_12776_p3);
    brmerge40_demorgan_i_43_fu_13077_p2 <= (tmp_496_fu_12947_p3 and deleted_ones_s_fu_13024_p3);
    brmerge40_demorgan_i_44_fu_13343_p2 <= (tmp_507_fu_13213_p3 and deleted_ones_6_5_fu_13290_p3);
    brmerge40_demorgan_i_45_fu_13383_p2 <= (tmp_509_fu_13246_p3 and deleted_ones_7_5_fu_13308_p3);
    brmerge40_demorgan_i_46_fu_13609_p2 <= (tmp_518_fu_13479_p3 and deleted_ones_8_5_fu_13556_p3);
    brmerge40_demorgan_i_47_fu_13649_p2 <= (tmp_520_fu_13512_p3 and deleted_ones_9_5_fu_13574_p3);
    brmerge40_demorgan_i_48_fu_13875_p2 <= (tmp_529_fu_13745_p3 and deleted_ones_10_5_fu_13822_p3);
    brmerge40_demorgan_i_49_fu_13915_p2 <= (tmp_531_fu_13778_p3 and deleted_ones_11_5_fu_13840_p3);
    brmerge40_demorgan_i_4_fu_12053_p2 <= (tmp_442_fu_11916_p3 and deleted_ones_5_4_fu_11978_p3);
    brmerge40_demorgan_i_50_fu_4061_p2 <= (tmp_216_fu_3910_p3 and deleted_ones_fu_4016_p3);
    brmerge40_demorgan_i_5_fu_13117_p2 <= (tmp_498_fu_12980_p3 and deleted_ones_5_5_fu_13042_p3);
    brmerge40_demorgan_i_9_fu_4334_p2 <= (tmp_227_fu_4183_p3 and deleted_ones_6_fu_4289_p3);
    brmerge40_demorgan_i_fu_4090_p2 <= (tmp_218_fu_3955_p3 and deleted_ones_5_fu_4036_p3);
    brmerge40_fu_14635_p2 <= (underflow_36_5_not_fu_14630_p2 or overflow_16_5_reg_19349);
    brmerge40_i1_1_fu_5159_p2 <= (brmerge40_demorgan_i_15_fu_5153_p2 xor ap_const_lv1_1);
    brmerge40_i1_2_fu_6297_p2 <= (brmerge40_demorgan_i_22_fu_6291_p2 xor ap_const_lv1_1);
    brmerge40_i1_3_fu_7302_p2 <= (brmerge40_demorgan_i_29_fu_7296_p2 xor ap_const_lv1_1);
    brmerge40_i1_4_fu_12019_p2 <= (brmerge40_demorgan_i_36_fu_12013_p2 xor ap_const_lv1_1);
    brmerge40_i1_5_fu_13083_p2 <= (brmerge40_demorgan_i_43_fu_13077_p2 xor ap_const_lv1_1);
    brmerge40_i1_fu_4067_p2 <= (brmerge40_demorgan_i_50_fu_4061_p2 xor ap_const_lv1_1);
    brmerge40_i2_1_fu_5432_p2 <= (brmerge40_demorgan_i_16_fu_5426_p2 xor ap_const_lv1_1);
    brmerge40_i2_2_fu_6570_p2 <= (brmerge40_demorgan_i_23_fu_6564_p2 xor ap_const_lv1_1);
    brmerge40_i2_3_fu_7575_p2 <= (brmerge40_demorgan_i_30_fu_7569_p2 xor ap_const_lv1_1);
    brmerge40_i2_4_fu_12285_p2 <= (brmerge40_demorgan_i_37_fu_12279_p2 xor ap_const_lv1_1);
    brmerge40_i2_5_fu_13349_p2 <= (brmerge40_demorgan_i_44_fu_13343_p2 xor ap_const_lv1_1);
    brmerge40_i2_fu_4340_p2 <= (brmerge40_demorgan_i_9_fu_4334_p2 xor ap_const_lv1_1);
    brmerge40_i3_1_fu_5461_p2 <= (brmerge40_demorgan_i_17_fu_5455_p2 xor ap_const_lv1_1);
    brmerge40_i3_2_fu_6599_p2 <= (brmerge40_demorgan_i_24_fu_6593_p2 xor ap_const_lv1_1);
    brmerge40_i3_3_fu_7604_p2 <= (brmerge40_demorgan_i_31_fu_7598_p2 xor ap_const_lv1_1);
    brmerge40_i3_4_fu_12325_p2 <= (brmerge40_demorgan_i_38_fu_12319_p2 xor ap_const_lv1_1);
    brmerge40_i3_5_fu_13389_p2 <= (brmerge40_demorgan_i_45_fu_13383_p2 xor ap_const_lv1_1);
    brmerge40_i3_fu_4369_p2 <= (brmerge40_demorgan_i_10_fu_4363_p2 xor ap_const_lv1_1);
    brmerge40_i4_1_fu_5705_p2 <= (brmerge40_demorgan_i_18_fu_5699_p2 xor ap_const_lv1_1);
    brmerge40_i4_2_fu_6843_p2 <= (brmerge40_demorgan_i_25_fu_6837_p2 xor ap_const_lv1_1);
    brmerge40_i4_3_fu_7848_p2 <= (brmerge40_demorgan_i_32_fu_7842_p2 xor ap_const_lv1_1);
    brmerge40_i4_4_fu_12551_p2 <= (brmerge40_demorgan_i_39_fu_12545_p2 xor ap_const_lv1_1);
    brmerge40_i4_5_fu_13615_p2 <= (brmerge40_demorgan_i_46_fu_13609_p2 xor ap_const_lv1_1);
    brmerge40_i4_fu_4613_p2 <= (brmerge40_demorgan_i_11_fu_4607_p2 xor ap_const_lv1_1);
    brmerge40_i5_1_fu_5734_p2 <= (brmerge40_demorgan_i_19_fu_5728_p2 xor ap_const_lv1_1);
    brmerge40_i5_2_fu_6872_p2 <= (brmerge40_demorgan_i_26_fu_6866_p2 xor ap_const_lv1_1);
    brmerge40_i5_3_fu_7877_p2 <= (brmerge40_demorgan_i_33_fu_7871_p2 xor ap_const_lv1_1);
    brmerge40_i5_4_fu_12591_p2 <= (brmerge40_demorgan_i_40_fu_12585_p2 xor ap_const_lv1_1);
    brmerge40_i5_5_fu_13655_p2 <= (brmerge40_demorgan_i_47_fu_13649_p2 xor ap_const_lv1_1);
    brmerge40_i5_fu_4642_p2 <= (brmerge40_demorgan_i_12_fu_4636_p2 xor ap_const_lv1_1);
    brmerge40_i6_1_fu_5978_p2 <= (brmerge40_demorgan_i_20_fu_5972_p2 xor ap_const_lv1_1);
    brmerge40_i6_2_fu_11085_p2 <= (brmerge40_demorgan_i_27_fu_11079_p2 xor ap_const_lv1_1);
    brmerge40_i6_3_fu_11732_p2 <= (brmerge40_demorgan_i_34_fu_11726_p2 xor ap_const_lv1_1);
    brmerge40_i6_4_fu_12817_p2 <= (brmerge40_demorgan_i_41_fu_12811_p2 xor ap_const_lv1_1);
    brmerge40_i6_5_fu_13881_p2 <= (brmerge40_demorgan_i_48_fu_13875_p2 xor ap_const_lv1_1);
    brmerge40_i6_fu_4886_p2 <= (brmerge40_demorgan_i_13_fu_4880_p2 xor ap_const_lv1_1);
    brmerge40_i7_1_fu_6007_p2 <= (brmerge40_demorgan_i_21_fu_6001_p2 xor ap_const_lv1_1);
    brmerge40_i7_2_fu_11125_p2 <= (brmerge40_demorgan_i_28_fu_11119_p2 xor ap_const_lv1_1);
    brmerge40_i7_3_fu_11772_p2 <= (brmerge40_demorgan_i_35_fu_11766_p2 xor ap_const_lv1_1);
    brmerge40_i7_4_fu_12857_p2 <= (brmerge40_demorgan_i_42_fu_12851_p2 xor ap_const_lv1_1);
    brmerge40_i7_5_fu_13921_p2 <= (brmerge40_demorgan_i_49_fu_13915_p2 xor ap_const_lv1_1);
    brmerge40_i7_fu_4915_p2 <= (brmerge40_demorgan_i_14_fu_4909_p2 xor ap_const_lv1_1);
    brmerge40_i_1_fu_5188_p2 <= (brmerge40_demorgan_i_1_fu_5182_p2 xor ap_const_lv1_1);
    brmerge40_i_2_fu_6326_p2 <= (brmerge40_demorgan_i_2_fu_6320_p2 xor ap_const_lv1_1);
    brmerge40_i_3_fu_7331_p2 <= (brmerge40_demorgan_i_3_fu_7325_p2 xor ap_const_lv1_1);
    brmerge40_i_4_fu_12059_p2 <= (brmerge40_demorgan_i_4_fu_12053_p2 xor ap_const_lv1_1);
    brmerge40_i_5_fu_13123_p2 <= (brmerge40_demorgan_i_5_fu_13117_p2 xor ap_const_lv1_1);
    brmerge40_i_fu_4096_p2 <= (brmerge40_demorgan_i_fu_4090_p2 xor ap_const_lv1_1);
    brmerge41_fu_14656_p2 <= (underflow_32_5_not_fu_14651_p2 or overflow_12_5_reg_19355);
    brmerge42_fu_14709_p2 <= (underflow_37_5_not_fu_14704_p2 or overflow_17_5_reg_19387);
    brmerge43_fu_14730_p2 <= (underflow_33_5_not_fu_14725_p2 or overflow_13_5_reg_19393);
    brmerge44_fu_14783_p2 <= (underflow_38_5_not_fu_14778_p2 or overflow_18_5_reg_19425);
    brmerge45_fu_14804_p2 <= (underflow_34_5_not_fu_14799_p2 or overflow_14_5_reg_19431);
    brmerge46_fu_14857_p2 <= (underflow_39_5_not_fu_14852_p2 or overflow_19_5_reg_19463);
    brmerge47_fu_14878_p2 <= (underflow_35_5_not_fu_14873_p2 or overflow_15_5_reg_19469);
    brmerge48_fu_14082_p2 <= (tmp_5_reg_16311 or tmp_283_not_reg_16453_pp0_iter14_reg);
    brmerge49_fu_14011_p2 <= (tmp_5_reg_16311 or tmp_278_not_reg_16440_pp0_iter14_reg);
    brmerge4_fu_9584_p2 <= (underflow_36_0_not_fu_9578_p2 or overflow_7_reg_17575);
    brmerge50_fu_13986_p2 <= (tmp_5_reg_16311 or tmp_253_not_fu_13981_p2);
    brmerge51_fu_1021_p2 <= (tmp_5_reg_16311 or tmp_298_not_fu_1016_p2);
    brmerge52_fu_15733_p2 <= (tmp_last_V_reg_16470_pp0_iter15_reg or rev_fu_15727_p2);
    brmerge5_fu_9617_p2 <= (underflow_32_0_not_fu_9611_p2 or overflow_8_reg_17581);
    brmerge6_fu_9704_p2 <= (underflow_37_0_not_fu_9698_p2 or overflow_s_reg_17629);
    brmerge7_fu_9737_p2 <= (underflow_33_0_not_fu_9731_p2 or overflow_1_reg_17635);
    brmerge8_fu_9824_p2 <= (underflow_38_0_not_fu_9818_p2 or overflow_2_reg_17683);
    brmerge9_fu_9857_p2 <= (underflow_34_0_not_fu_9851_p2 or overflow_3_reg_17689);
    brmerge_fu_9944_p2 <= (underflow_39_0_not_fu_9938_p2 or overflow_4_reg_17737);
    brmerge_i10_1_fu_5961_p2 <= (tmp_305_fu_5821_p3 or p_not_i10_1_fu_5955_p2);
    brmerge_i10_2_fu_11068_p2 <= (tmp_361_fu_10949_p3 or p_not_i10_2_fu_11062_p2);
    brmerge_i10_3_fu_11715_p2 <= (tmp_417_fu_11596_p3 or p_not_i10_3_fu_11709_p2);
    brmerge_i10_4_fu_12800_p2 <= (tmp_473_fu_12681_p3 or p_not_i10_4_fu_12794_p2);
    brmerge_i10_5_fu_13864_p2 <= (tmp_529_fu_13745_p3 or p_not_i10_5_fu_13858_p2);
    brmerge_i11_1_fu_5990_p2 <= (tmp_307_fu_5866_p3 or p_not_i11_1_fu_5984_p2);
    brmerge_i11_2_fu_11108_p2 <= (tmp_363_fu_10982_p3 or p_not_i11_2_fu_11102_p2);
    brmerge_i11_3_fu_11755_p2 <= (tmp_419_fu_11629_p3 or p_not_i11_3_fu_11749_p2);
    brmerge_i11_4_fu_12840_p2 <= (tmp_475_fu_12714_p3 or p_not_i11_4_fu_12834_p2);
    brmerge_i11_5_fu_13904_p2 <= (tmp_531_fu_13778_p3 or p_not_i11_5_fu_13898_p2);
    brmerge_i1_fu_4898_p2 <= (tmp_251_fu_4774_p3 or p_not_i1_fu_4892_p2);
    brmerge_i4_1_fu_5142_p2 <= (tmp_272_fu_5002_p3 or p_not_i4_1_fu_5136_p2);
    brmerge_i4_2_fu_6280_p2 <= (tmp_328_fu_6140_p3 or p_not_i4_2_fu_6274_p2);
    brmerge_i4_3_fu_7285_p2 <= (tmp_384_fu_7145_p3 or p_not_i4_3_fu_7279_p2);
    brmerge_i4_4_fu_12002_p2 <= (tmp_440_fu_11883_p3 or p_not_i4_4_fu_11996_p2);
    brmerge_i4_5_fu_13066_p2 <= (tmp_496_fu_12947_p3 or p_not_i4_5_fu_13060_p2);
    brmerge_i4_fu_4050_p2 <= (tmp_216_fu_3910_p3 or p_not_i4_fu_4044_p2);
    brmerge_i5_1_fu_5171_p2 <= (tmp_274_fu_5047_p3 or p_not_i5_1_fu_5165_p2);
    brmerge_i5_2_fu_6309_p2 <= (tmp_330_fu_6185_p3 or p_not_i5_2_fu_6303_p2);
    brmerge_i5_3_fu_7314_p2 <= (tmp_386_fu_7190_p3 or p_not_i5_3_fu_7308_p2);
    brmerge_i5_4_fu_12042_p2 <= (tmp_442_fu_11916_p3 or p_not_i5_4_fu_12036_p2);
    brmerge_i5_5_fu_13106_p2 <= (tmp_498_fu_12980_p3 or p_not_i5_5_fu_13100_p2);
    brmerge_i5_fu_4079_p2 <= (tmp_218_fu_3955_p3 or p_not_i5_fu_4073_p2);
    brmerge_i6_1_fu_5415_p2 <= (tmp_283_fu_5275_p3 or p_not_i6_1_fu_5409_p2);
    brmerge_i6_2_fu_6553_p2 <= (tmp_339_fu_6413_p3 or p_not_i6_2_fu_6547_p2);
    brmerge_i6_3_fu_7558_p2 <= (tmp_395_fu_7418_p3 or p_not_i6_3_fu_7552_p2);
    brmerge_i6_4_fu_12268_p2 <= (tmp_451_fu_12149_p3 or p_not_i6_4_fu_12262_p2);
    brmerge_i6_5_fu_13332_p2 <= (tmp_507_fu_13213_p3 or p_not_i6_5_fu_13326_p2);
    brmerge_i6_fu_4323_p2 <= (tmp_227_fu_4183_p3 or p_not_i6_fu_4317_p2);
    brmerge_i7_1_fu_5444_p2 <= (tmp_285_fu_5320_p3 or p_not_i7_1_fu_5438_p2);
    brmerge_i7_2_fu_6582_p2 <= (tmp_341_fu_6458_p3 or p_not_i7_2_fu_6576_p2);
    brmerge_i7_3_fu_7587_p2 <= (tmp_397_fu_7463_p3 or p_not_i7_3_fu_7581_p2);
    brmerge_i7_4_fu_12308_p2 <= (tmp_453_fu_12182_p3 or p_not_i7_4_fu_12302_p2);
    brmerge_i7_5_fu_13372_p2 <= (tmp_509_fu_13246_p3 or p_not_i7_5_fu_13366_p2);
    brmerge_i7_fu_4352_p2 <= (tmp_229_fu_4228_p3 or p_not_i7_fu_4346_p2);
    brmerge_i8_1_fu_5688_p2 <= (tmp_294_fu_5548_p3 or p_not_i8_1_fu_5682_p2);
    brmerge_i8_2_fu_6826_p2 <= (tmp_350_fu_6686_p3 or p_not_i8_2_fu_6820_p2);
    brmerge_i8_3_fu_7831_p2 <= (tmp_406_fu_7691_p3 or p_not_i8_3_fu_7825_p2);
    brmerge_i8_4_fu_12534_p2 <= (tmp_462_fu_12415_p3 or p_not_i8_4_fu_12528_p2);
    brmerge_i8_5_fu_13598_p2 <= (tmp_518_fu_13479_p3 or p_not_i8_5_fu_13592_p2);
    brmerge_i8_fu_4596_p2 <= (tmp_238_fu_4456_p3 or p_not_i8_fu_4590_p2);
    brmerge_i9_1_fu_5717_p2 <= (tmp_296_fu_5593_p3 or p_not_i9_1_fu_5711_p2);
    brmerge_i9_2_fu_6855_p2 <= (tmp_352_fu_6731_p3 or p_not_i9_2_fu_6849_p2);
    brmerge_i9_3_fu_7860_p2 <= (tmp_408_fu_7736_p3 or p_not_i9_3_fu_7854_p2);
    brmerge_i9_4_fu_12574_p2 <= (tmp_464_fu_12448_p3 or p_not_i9_4_fu_12568_p2);
    brmerge_i9_5_fu_13638_p2 <= (tmp_520_fu_13512_p3 or p_not_i9_5_fu_13632_p2);
    brmerge_i9_fu_4625_p2 <= (tmp_240_fu_4501_p3 or p_not_i9_fu_4619_p2);
    brmerge_i_fu_4869_p2 <= (tmp_249_fu_4729_p3 or p_not_i_fu_4863_p2);
    brmerge_i_i10_1_fu_10441_p2 <= (underflow_39_1_fu_10436_p2 or overflow_19_1_reg_17953);
    brmerge_i_i10_2_fu_14140_p2 <= (underflow_39_2_reg_19097 or overflow_19_2_reg_19085);
    brmerge_i_i10_3_fu_14221_p2 <= (underflow_39_3_reg_19153 or overflow_19_3_reg_19141);
    brmerge_i_i10_4_fu_14524_p2 <= (underflow_39_4_reg_19323 or overflow_19_4_reg_19311);
    brmerge_i_i10_5_fu_14848_p2 <= (underflow_39_5_reg_19475 or overflow_19_5_reg_19463);
    brmerge_i_i10_fu_9933_p2 <= (underflow_10_fu_9928_p2 or overflow_4_reg_17737);
    brmerge_i_i11_1_fu_10474_p2 <= (underflow_35_1_fu_10469_p2 or overflow_15_1_reg_17959);
    brmerge_i_i11_2_fu_14161_p2 <= (underflow_35_2_reg_19104 or overflow_15_2_reg_19091);
    brmerge_i_i11_3_fu_14242_p2 <= (underflow_35_3_reg_19160 or overflow_15_3_reg_19147);
    brmerge_i_i11_4_fu_14545_p2 <= (underflow_35_4_reg_19330 or overflow_15_4_reg_19317);
    brmerge_i_i11_5_fu_14869_p2 <= (underflow_35_5_reg_19482 or overflow_15_5_reg_19469);
    brmerge_i_i11_fu_9966_p2 <= (underflow_11_fu_9961_p2 or overflow_5_reg_17743);
    brmerge_i_i1_1_fu_10201_p2 <= (underflow_37_1_fu_10196_p2 or overflow_17_1_reg_17845);
    brmerge_i_i1_2_fu_10709_p2 <= (underflow_37_2_fu_10704_p2 or overflow_17_2_reg_18069);
    brmerge_i_i1_3_fu_11356_p2 <= (underflow_37_3_fu_11351_p2 or overflow_17_3_reg_18301);
    brmerge_i_i1_4_fu_14376_p2 <= (underflow_37_4_reg_19247 or overflow_17_4_reg_19235);
    brmerge_i_i1_5_fu_14700_p2 <= (underflow_37_5_reg_19399 or overflow_17_5_reg_19387);
    brmerge_i_i1_fu_9693_p2 <= (underflow_4_fu_9688_p2 or overflow_s_reg_17629);
    brmerge_i_i2_1_fu_10234_p2 <= (underflow_33_1_fu_10229_p2 or overflow_13_1_reg_17851);
    brmerge_i_i2_2_fu_10742_p2 <= (underflow_33_2_fu_10737_p2 or overflow_13_2_reg_18075);
    brmerge_i_i2_3_fu_11389_p2 <= (underflow_33_3_fu_11384_p2 or overflow_13_3_reg_18307);
    brmerge_i_i2_4_fu_14397_p2 <= (underflow_33_4_reg_19254 or overflow_13_4_reg_19241);
    brmerge_i_i2_5_fu_14721_p2 <= (underflow_33_5_reg_19406 or overflow_13_5_reg_19393);
    brmerge_i_i2_fu_9726_p2 <= (underflow_5_fu_9721_p2 or overflow_1_reg_17635);
    brmerge_i_i3_1_fu_10321_p2 <= (underflow_38_1_fu_10316_p2 or overflow_18_1_reg_17899);
    brmerge_i_i3_2_fu_10829_p2 <= (underflow_38_2_fu_10824_p2 or overflow_18_2_reg_18123);
    brmerge_i_i3_3_fu_11476_p2 <= (underflow_38_3_fu_11471_p2 or overflow_18_3_reg_18355);
    brmerge_i_i3_4_fu_14450_p2 <= (underflow_38_4_reg_19285 or overflow_18_4_reg_19273);
    brmerge_i_i3_5_fu_14774_p2 <= (underflow_38_5_reg_19437 or overflow_18_5_reg_19425);
    brmerge_i_i3_fu_9813_p2 <= (underflow_8_fu_9808_p2 or overflow_2_reg_17683);
    brmerge_i_i4_1_fu_10354_p2 <= (underflow_34_1_fu_10349_p2 or overflow_14_1_reg_17905);
    brmerge_i_i4_2_fu_10862_p2 <= (underflow_34_2_fu_10857_p2 or overflow_14_2_reg_18129);
    brmerge_i_i4_3_fu_11509_p2 <= (underflow_34_3_fu_11504_p2 or overflow_14_3_reg_18361);
    brmerge_i_i4_4_fu_14471_p2 <= (underflow_34_4_reg_19292 or overflow_14_4_reg_19279);
    brmerge_i_i4_5_fu_14795_p2 <= (underflow_34_5_reg_19444 or overflow_14_5_reg_19431);
    brmerge_i_i4_fu_9846_p2 <= (underflow_9_fu_9841_p2 or overflow_3_reg_17689);
    brmerge_i_i5_1_fu_1953_p2 <= (tmp_260_fu_1927_p3 xor tmp_258_fu_1915_p3);
    brmerge_i_i5_2_fu_2649_p2 <= (tmp_316_fu_2623_p3 xor tmp_314_fu_2611_p3);
    brmerge_i_i5_3_fu_3201_p2 <= (tmp_372_fu_3175_p3 xor tmp_370_fu_3163_p3);
    brmerge_i_i5_4_fu_8116_p2 <= (tmp_428_reg_17416 xor tmp_426_reg_17403);
    brmerge_i_i5_5_fu_8860_p2 <= (tmp_484_reg_17496 xor tmp_482_reg_17483);
    brmerge_i_i5_fu_1257_p2 <= (tmp_204_fu_1231_p3 xor tmp_202_fu_1219_p3);
    brmerge_i_i6_1_fu_2037_p2 <= (tmp_263_fu_2011_p3 xor tmp_261_fu_1999_p3);
    brmerge_i_i6_2_fu_2733_p2 <= (tmp_319_fu_2707_p3 xor tmp_317_fu_2695_p3);
    brmerge_i_i6_3_fu_3285_p2 <= (tmp_375_fu_3259_p3 xor tmp_373_fu_3247_p3);
    brmerge_i_i6_4_fu_8162_p2 <= (tmp_431_reg_17436 xor tmp_429_reg_17423);
    brmerge_i_i6_5_fu_8906_p2 <= (tmp_487_reg_17516 xor tmp_485_reg_17503);
    brmerge_i_i6_fu_1341_p2 <= (tmp_207_fu_1315_p3 xor tmp_205_fu_1303_p3);
    brmerge_i_i7_1_fu_2121_p2 <= (tmp_266_fu_2095_p3 xor tmp_264_fu_2083_p3);
    brmerge_i_i7_2_fu_6060_p2 <= (tmp_322_reg_17029 xor tmp_320_reg_17016);
    brmerge_i_i7_3_fu_7065_p2 <= (tmp_378_reg_17226 xor tmp_376_reg_17213);
    brmerge_i_i7_4_fu_8208_p2 <= (tmp_434_reg_17456 xor tmp_432_reg_17443);
    brmerge_i_i7_5_fu_8952_p2 <= (tmp_490_reg_17536 xor tmp_488_reg_17523);
    brmerge_i_i7_fu_1425_p2 <= (tmp_210_fu_1399_p3 xor tmp_208_fu_1387_p3);
    brmerge_i_i8_1_fu_10081_p2 <= (underflow_36_1_fu_10076_p2 or overflow_16_1_reg_17791);
    brmerge_i_i8_2_fu_10589_p2 <= (underflow_36_2_fu_10584_p2 or overflow_16_2_reg_18015);
    brmerge_i_i8_3_fu_11236_p2 <= (underflow_36_3_fu_11231_p2 or overflow_16_3_reg_18247);
    brmerge_i_i8_4_fu_14302_p2 <= (underflow_36_4_reg_19209 or overflow_16_4_reg_19197);
    brmerge_i_i8_5_fu_14626_p2 <= (underflow_36_5_reg_19361 or overflow_16_5_reg_19349);
    brmerge_i_i8_fu_9573_p2 <= (underflow_2_fu_9568_p2 or overflow_7_reg_17575);
    brmerge_i_i9_1_fu_10114_p2 <= (underflow_32_1_fu_10109_p2 or overflow_12_1_reg_17797);
    brmerge_i_i9_2_fu_10622_p2 <= (underflow_32_2_fu_10617_p2 or overflow_12_2_reg_18021);
    brmerge_i_i9_3_fu_11269_p2 <= (underflow_32_3_fu_11264_p2 or overflow_12_3_reg_18253);
    brmerge_i_i9_4_fu_14323_p2 <= (underflow_32_4_reg_19216 or overflow_12_4_reg_19203);
    brmerge_i_i9_5_fu_14647_p2 <= (underflow_32_5_reg_19368 or overflow_12_5_reg_19355);
    brmerge_i_i9_fu_9606_p2 <= (underflow_3_fu_9601_p2 or overflow_8_reg_17581);
    brmerge_i_i_1_fu_1869_p2 <= (tmp_257_fu_1843_p3 xor tmp_255_fu_1831_p3);
    brmerge_i_i_2_fu_2565_p2 <= (tmp_313_fu_2539_p3 xor tmp_311_fu_2527_p3);
    brmerge_i_i_3_fu_3117_p2 <= (tmp_369_fu_3091_p3 xor tmp_367_fu_3079_p3);
    brmerge_i_i_4_fu_8070_p2 <= (tmp_425_reg_17396 xor tmp_423_reg_17383);
    brmerge_i_i_5_fu_8814_p2 <= (tmp_481_reg_17476 xor tmp_479_reg_17463);
    brmerge_i_i_fu_1173_p2 <= (tmp_201_fu_1147_p3 xor tmp_188_fu_1135_p3);
    carry_14_1_fu_5016_p2 <= (tmp_355_1_fu_5010_p2 and tmp_270_fu_4960_p3);
    carry_14_2_fu_6154_p2 <= (tmp_355_2_fu_6148_p2 and tmp_326_fu_6098_p3);
    carry_14_3_fu_7159_p2 <= (tmp_382_fu_7103_p3 and tmp_355_3_fu_7153_p2);
    carry_14_4_fu_11897_p2 <= (tmp_438_fu_11853_p3 and tmp_355_4_fu_11891_p2);
    carry_14_5_fu_12961_p2 <= (tmp_494_fu_12917_p3 and tmp_355_5_fu_12955_p2);
    carry_15_1_fu_5061_p2 <= (tmp_357_1_fu_5055_p2 and tmp_271_fu_4986_p3);
    carry_15_2_fu_6199_p2 <= (tmp_357_2_fu_6193_p2 and tmp_327_fu_6124_p3);
    carry_15_3_fu_7204_p2 <= (tmp_383_fu_7129_p3 and tmp_357_3_fu_7198_p2);
    carry_15_4_fu_11930_p2 <= (tmp_439_fu_11868_p3 and tmp_357_4_fu_11924_p2);
    carry_15_5_fu_12994_p2 <= (tmp_495_fu_12932_p3 and tmp_357_5_fu_12988_p2);
    carry_18_1_fu_5289_p2 <= (tmp_383_1_fu_5283_p2 and tmp_281_fu_5233_p3);
    carry_18_2_fu_6427_p2 <= (tmp_383_2_fu_6421_p2 and tmp_337_fu_6371_p3);
    carry_18_3_fu_7432_p2 <= (tmp_393_fu_7376_p3 and tmp_383_3_fu_7426_p2);
    carry_18_4_fu_12163_p2 <= (tmp_449_fu_12119_p3 and tmp_383_4_fu_12157_p2);
    carry_18_5_fu_13227_p2 <= (tmp_505_fu_13183_p3 and tmp_383_5_fu_13221_p2);
    carry_19_1_fu_5334_p2 <= (tmp_385_1_fu_5328_p2 and tmp_282_fu_5259_p3);
    carry_19_2_fu_6472_p2 <= (tmp_385_2_fu_6466_p2 and tmp_338_fu_6397_p3);
    carry_19_3_fu_7477_p2 <= (tmp_394_fu_7402_p3 and tmp_385_3_fu_7471_p2);
    carry_19_4_fu_12196_p2 <= (tmp_450_fu_12134_p3 and tmp_385_4_fu_12190_p2);
    carry_19_5_fu_13260_p2 <= (tmp_506_fu_13198_p3 and tmp_385_5_fu_13254_p2);
    carry_22_1_fu_5562_p2 <= (tmp_409_1_fu_5556_p2 and tmp_292_fu_5506_p3);
    carry_22_2_fu_6700_p2 <= (tmp_409_2_fu_6694_p2 and tmp_348_fu_6644_p3);
    carry_22_3_fu_7705_p2 <= (tmp_409_3_fu_7699_p2 and tmp_404_fu_7649_p3);
    carry_22_4_fu_12429_p2 <= (tmp_460_fu_12385_p3 and tmp_409_4_fu_12423_p2);
    carry_22_5_fu_13493_p2 <= (tmp_516_fu_13449_p3 and tmp_409_5_fu_13487_p2);
    carry_23_1_fu_5607_p2 <= (tmp_411_1_fu_5601_p2 and tmp_293_fu_5532_p3);
    carry_23_2_fu_6745_p2 <= (tmp_411_2_fu_6739_p2 and tmp_349_fu_6670_p3);
    carry_23_3_fu_7750_p2 <= (tmp_411_3_fu_7744_p2 and tmp_405_fu_7675_p3);
    carry_23_4_fu_12462_p2 <= (tmp_461_fu_12400_p3 and tmp_411_4_fu_12456_p2);
    carry_23_5_fu_13526_p2 <= (tmp_517_fu_13464_p3 and tmp_411_5_fu_13520_p2);
    carry_26_1_fu_5835_p2 <= (tmp_435_1_fu_5829_p2 and tmp_303_fu_5779_p3);
    carry_26_2_fu_10963_p2 <= (tmp_435_2_fu_10957_p2 and tmp_359_fu_10907_p3);
    carry_26_3_fu_11610_p2 <= (tmp_435_3_fu_11604_p2 and tmp_415_fu_11554_p3);
    carry_26_4_fu_12695_p2 <= (tmp_471_fu_12651_p3 and tmp_435_4_fu_12689_p2);
    carry_26_5_fu_13759_p2 <= (tmp_527_fu_13715_p3 and tmp_435_5_fu_13753_p2);
    carry_27_1_fu_5880_p2 <= (tmp_437_1_fu_5874_p2 and tmp_304_fu_5805_p3);
    carry_27_2_fu_10996_p2 <= (tmp_437_2_fu_10990_p2 and tmp_360_fu_10934_p3);
    carry_27_3_fu_11643_p2 <= (tmp_437_3_fu_11637_p2 and tmp_416_fu_11581_p3);
    carry_27_4_fu_12728_p2 <= (tmp_472_fu_12666_p3 and tmp_437_4_fu_12722_p2);
    carry_27_5_fu_13792_p2 <= (tmp_528_fu_13730_p3 and tmp_437_5_fu_13786_p2);
    carry_2_fu_3969_p2 <= (tmp_68_fu_3963_p2 and tmp_215_fu_3894_p3);
    carry_3_fu_4197_p2 <= (tmp_80_fu_4191_p2 and tmp_225_fu_4141_p3);
    carry_4_fu_4242_p2 <= (tmp_81_fu_4236_p2 and tmp_226_fu_4167_p3);
    carry_5_fu_4470_p2 <= (tmp_92_fu_4464_p2 and tmp_236_fu_4414_p3);
    carry_6_fu_4515_p2 <= (tmp_93_fu_4509_p2 and tmp_237_fu_4440_p3);
    carry_7_fu_4743_p2 <= (tmp_247_fu_4687_p3 and tmp_104_fu_4737_p2);
    carry_8_fu_4788_p2 <= (tmp_248_fu_4713_p3 and tmp_105_fu_4782_p2);
    carry_s_fu_3924_p2 <= (tmp_67_fu_3918_p2 and tmp_214_fu_3868_p3);
    chan_data_1_V_0_ack_in <= chan_data_1_V_0_state(1);

    chan_data_1_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            chan_data_1_V_0_ack_out <= ap_const_logic_1;
        else 
            chan_data_1_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    chan_data_1_V_0_data_out_assign_proc : process(chan_data_1_V_0_payload_A, chan_data_1_V_0_payload_B, chan_data_1_V_0_sel)
    begin
        if ((chan_data_1_V_0_sel = ap_const_logic_1)) then 
            chan_data_1_V_0_data_out <= chan_data_1_V_0_payload_B;
        else 
            chan_data_1_V_0_data_out <= chan_data_1_V_0_payload_A;
        end if; 
    end process;

    chan_data_1_V_0_load_A <= (not(chan_data_1_V_0_sel_wr) and chan_data_1_V_0_state_cmp_full);
    chan_data_1_V_0_load_B <= (chan_data_1_V_0_state_cmp_full and chan_data_1_V_0_sel_wr);
    chan_data_1_V_0_sel <= chan_data_1_V_0_sel_rd;
    chan_data_1_V_0_state_cmp_full <= '0' when (chan_data_1_V_0_state = ap_const_lv2_1) else '1';
    chan_data_1_V_0_vld_in <= chan_data_1_V_TVALID;
    chan_data_1_V_0_vld_out <= chan_data_1_V_0_state(0);

    chan_data_1_V_TDATA_blk_n_assign_proc : process(chan_data_1_V_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            chan_data_1_V_TDATA_blk_n <= chan_data_1_V_0_state(0);
        else 
            chan_data_1_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    chan_data_1_V_TREADY <= chan_data_1_V_0_state(1);
    chan_data_2_V_0_ack_in <= chan_data_2_V_0_state(1);

    chan_data_2_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            chan_data_2_V_0_ack_out <= ap_const_logic_1;
        else 
            chan_data_2_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    chan_data_2_V_0_data_out_assign_proc : process(chan_data_2_V_0_payload_A, chan_data_2_V_0_payload_B, chan_data_2_V_0_sel)
    begin
        if ((chan_data_2_V_0_sel = ap_const_logic_1)) then 
            chan_data_2_V_0_data_out <= chan_data_2_V_0_payload_B;
        else 
            chan_data_2_V_0_data_out <= chan_data_2_V_0_payload_A;
        end if; 
    end process;

    chan_data_2_V_0_load_A <= (not(chan_data_2_V_0_sel_wr) and chan_data_2_V_0_state_cmp_full);
    chan_data_2_V_0_load_B <= (chan_data_2_V_0_state_cmp_full and chan_data_2_V_0_sel_wr);
    chan_data_2_V_0_sel <= chan_data_2_V_0_sel_rd;
    chan_data_2_V_0_state_cmp_full <= '0' when (chan_data_2_V_0_state = ap_const_lv2_1) else '1';
    chan_data_2_V_0_vld_in <= chan_data_2_V_TVALID;
    chan_data_2_V_0_vld_out <= chan_data_2_V_0_state(0);

    chan_data_2_V_TDATA_blk_n_assign_proc : process(chan_data_2_V_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            chan_data_2_V_TDATA_blk_n <= chan_data_2_V_0_state(0);
        else 
            chan_data_2_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    chan_data_2_V_TREADY <= chan_data_2_V_0_state(1);
    chan_data_3_V_0_ack_in <= chan_data_3_V_0_state(1);

    chan_data_3_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            chan_data_3_V_0_ack_out <= ap_const_logic_1;
        else 
            chan_data_3_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    chan_data_3_V_0_data_out_assign_proc : process(chan_data_3_V_0_payload_A, chan_data_3_V_0_payload_B, chan_data_3_V_0_sel)
    begin
        if ((chan_data_3_V_0_sel = ap_const_logic_1)) then 
            chan_data_3_V_0_data_out <= chan_data_3_V_0_payload_B;
        else 
            chan_data_3_V_0_data_out <= chan_data_3_V_0_payload_A;
        end if; 
    end process;

    chan_data_3_V_0_load_A <= (not(chan_data_3_V_0_sel_wr) and chan_data_3_V_0_state_cmp_full);
    chan_data_3_V_0_load_B <= (chan_data_3_V_0_state_cmp_full and chan_data_3_V_0_sel_wr);
    chan_data_3_V_0_sel <= chan_data_3_V_0_sel_rd;
    chan_data_3_V_0_state_cmp_full <= '0' when (chan_data_3_V_0_state = ap_const_lv2_1) else '1';
    chan_data_3_V_0_vld_in <= chan_data_3_V_TVALID;
    chan_data_3_V_0_vld_out <= chan_data_3_V_0_state(0);

    chan_data_3_V_TDATA_blk_n_assign_proc : process(chan_data_3_V_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            chan_data_3_V_TDATA_blk_n <= chan_data_3_V_0_state(0);
        else 
            chan_data_3_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    chan_data_3_V_TREADY <= chan_data_3_V_0_state(1);
    chan_data_4_V_0_ack_in <= chan_data_4_V_0_state(1);

    chan_data_4_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            chan_data_4_V_0_ack_out <= ap_const_logic_1;
        else 
            chan_data_4_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    chan_data_4_V_0_data_out_assign_proc : process(chan_data_4_V_0_payload_A, chan_data_4_V_0_payload_B, chan_data_4_V_0_sel)
    begin
        if ((chan_data_4_V_0_sel = ap_const_logic_1)) then 
            chan_data_4_V_0_data_out <= chan_data_4_V_0_payload_B;
        else 
            chan_data_4_V_0_data_out <= chan_data_4_V_0_payload_A;
        end if; 
    end process;

    chan_data_4_V_0_load_A <= (not(chan_data_4_V_0_sel_wr) and chan_data_4_V_0_state_cmp_full);
    chan_data_4_V_0_load_B <= (chan_data_4_V_0_state_cmp_full and chan_data_4_V_0_sel_wr);
    chan_data_4_V_0_sel <= chan_data_4_V_0_sel_rd;
    chan_data_4_V_0_state_cmp_full <= '0' when (chan_data_4_V_0_state = ap_const_lv2_1) else '1';
    chan_data_4_V_0_vld_in <= chan_data_4_V_TVALID;
    chan_data_4_V_0_vld_out <= chan_data_4_V_0_state(0);

    chan_data_4_V_TDATA_blk_n_assign_proc : process(chan_data_4_V_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            chan_data_4_V_TDATA_blk_n <= chan_data_4_V_0_state(0);
        else 
            chan_data_4_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    chan_data_4_V_TREADY <= chan_data_4_V_0_state(1);
    ctrl_block_rem_V_fu_636_p4 <= ctrl_in_V_0_data_out(57 downto 53);
    ctrl_block_symbls_V_fu_626_p4 <= ctrl_in_V_0_data_out(52 downto 39);
    ctrl_fec_type_V_fu_602_p1 <= ctrl_in_V_0_data_out(1 - 1 downto 0);
    ctrl_in_V_0_ack_in <= ctrl_in_V_0_state(1);

    ctrl_in_V_0_ack_out_assign_proc : process(ctrl_in_V_0_vld_out, ap_CS_fsm_state2)
    begin
        if (((ctrl_in_V_0_vld_out = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ctrl_in_V_0_ack_out <= ap_const_logic_1;
        else 
            ctrl_in_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_in_V_0_data_out_assign_proc : process(ctrl_in_V_0_payload_A, ctrl_in_V_0_payload_B, ctrl_in_V_0_sel)
    begin
        if ((ctrl_in_V_0_sel = ap_const_logic_1)) then 
            ctrl_in_V_0_data_out <= ctrl_in_V_0_payload_B;
        else 
            ctrl_in_V_0_data_out <= ctrl_in_V_0_payload_A;
        end if; 
    end process;

    ctrl_in_V_0_load_A <= (not(ctrl_in_V_0_sel_wr) and ctrl_in_V_0_state_cmp_full);
    ctrl_in_V_0_load_B <= (ctrl_in_V_0_state_cmp_full and ctrl_in_V_0_sel_wr);
    ctrl_in_V_0_sel <= ctrl_in_V_0_sel_rd;
    ctrl_in_V_0_state_cmp_full <= '0' when (ctrl_in_V_0_state = ap_const_lv2_1) else '1';
    ctrl_in_V_0_vld_in <= ctrl_in_V_TVALID;
    ctrl_in_V_0_vld_out <= ctrl_in_V_0_state(0);

    ctrl_in_V_TDATA_blk_n_assign_proc : process(ctrl_in_V_0_state, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ctrl_in_V_TDATA_blk_n <= ctrl_in_V_0_state(0);
        else 
            ctrl_in_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ctrl_in_V_TREADY <= ctrl_in_V_0_state(1);
    ctrl_mod_type_V_fu_606_p4 <= ctrl_in_V_0_data_out(3 downto 1);
    deleted_ones_10_1_fu_5927_p3 <= 
        p_41_i6_1_fu_5922_p2 when (carry_26_1_fu_5835_p2(0) = '1') else 
        Range1_all_ones_10_1_fu_5848_p2;
    deleted_ones_10_2_fu_11026_p3 <= 
        p_41_i6_2_fu_11021_p2 when (carry_26_2_fu_10963_p2(0) = '1') else 
        Range1_all_ones_10_2_reg_18178;
    deleted_ones_10_3_fu_11673_p3 <= 
        p_41_i6_3_fu_11668_p2 when (carry_26_3_fu_11610_p2(0) = '1') else 
        Range1_all_ones_10_3_reg_18410;
    deleted_ones_10_4_fu_12758_p3 <= 
        p_41_i6_4_fu_12753_p2 when (carry_26_4_fu_12695_p2(0) = '1') else 
        Range1_all_ones_10_4_reg_18690;
    deleted_ones_10_5_fu_13822_p3 <= 
        p_41_i6_5_fu_13817_p2 when (carry_26_5_fu_13759_p2(0) = '1') else 
        Range1_all_ones_10_5_reg_18970;
    deleted_ones_10_fu_4835_p3 <= 
        p_41_i6_fu_4830_p2 when (carry_7_fu_4743_p2(0) = '1') else 
        Range1_all_ones_10_fu_4756_p2;
    deleted_ones_11_1_fu_5947_p3 <= 
        p_41_i7_1_fu_5941_p2 when (carry_27_1_fu_5880_p2(0) = '1') else 
        Range1_all_ones_11_1_fu_5898_p2;
    deleted_ones_11_2_fu_11044_p3 <= 
        p_41_i7_2_fu_11039_p2 when (carry_27_2_fu_10996_p2(0) = '1') else 
        Range1_all_ones_11_2_reg_18195;
    deleted_ones_11_3_fu_11691_p3 <= 
        p_41_i7_3_fu_11686_p2 when (carry_27_3_fu_11643_p2(0) = '1') else 
        Range1_all_ones_11_3_reg_18427;
    deleted_ones_11_4_fu_12776_p3 <= 
        p_41_i7_4_fu_12771_p2 when (carry_27_4_fu_12728_p2(0) = '1') else 
        Range1_all_ones_11_4_reg_18707;
    deleted_ones_11_5_fu_13840_p3 <= 
        p_41_i7_5_fu_13835_p2 when (carry_27_5_fu_13792_p2(0) = '1') else 
        Range1_all_ones_11_5_reg_18987;
    deleted_ones_11_fu_4855_p3 <= 
        p_41_i7_fu_4849_p2 when (carry_8_fu_4788_p2(0) = '1') else 
        Range1_all_ones_11_fu_4806_p2;
    deleted_ones_1_fu_5108_p3 <= 
        p_41_i1_1_fu_5103_p2 when (carry_14_1_fu_5016_p2(0) = '1') else 
        Range1_all_ones_1_fu_5029_p2;
    deleted_ones_2_fu_6246_p3 <= 
        p_41_i1_2_fu_6241_p2 when (carry_14_2_fu_6154_p2(0) = '1') else 
        Range1_all_ones_2_fu_6167_p2;
    deleted_ones_3_fu_7251_p3 <= 
        p_41_i1_3_fu_7246_p2 when (carry_14_3_fu_7159_p2(0) = '1') else 
        Range1_all_ones_3_fu_7172_p2;
    deleted_ones_4_fu_11960_p3 <= 
        p_41_i1_4_fu_11955_p2 when (carry_14_4_fu_11897_p2(0) = '1') else 
        Range1_all_ones_4_reg_18504;
    deleted_ones_5_1_fu_5128_p3 <= 
        p_41_i_1_fu_5122_p2 when (carry_15_1_fu_5061_p2(0) = '1') else 
        Range1_all_ones_5_1_fu_5079_p2;
    deleted_ones_5_2_fu_6266_p3 <= 
        p_41_i_2_fu_6260_p2 when (carry_15_2_fu_6199_p2(0) = '1') else 
        Range1_all_ones_5_2_fu_6217_p2;
    deleted_ones_5_3_fu_7271_p3 <= 
        p_41_i_3_fu_7265_p2 when (carry_15_3_fu_7204_p2(0) = '1') else 
        Range1_all_ones_5_3_fu_7222_p2;
    deleted_ones_5_4_fu_11978_p3 <= 
        p_41_i_4_fu_11973_p2 when (carry_15_4_fu_11930_p2(0) = '1') else 
        Range1_all_ones_5_4_reg_18521;
    deleted_ones_5_5_fu_13042_p3 <= 
        p_41_i_5_fu_13037_p2 when (carry_15_5_fu_12994_p2(0) = '1') else 
        Range1_all_ones_5_5_reg_18801;
    deleted_ones_5_fu_4036_p3 <= 
        p_41_i_fu_4030_p2 when (carry_2_fu_3969_p2(0) = '1') else 
        Range1_all_ones_5_fu_3987_p2;
    deleted_ones_6_1_fu_5381_p3 <= 
        p_41_i2_1_fu_5376_p2 when (carry_18_1_fu_5289_p2(0) = '1') else 
        Range1_all_ones_6_1_fu_5302_p2;
    deleted_ones_6_2_fu_6519_p3 <= 
        p_41_i2_2_fu_6514_p2 when (carry_18_2_fu_6427_p2(0) = '1') else 
        Range1_all_ones_6_2_fu_6440_p2;
    deleted_ones_6_3_fu_7524_p3 <= 
        p_41_i2_3_fu_7519_p2 when (carry_18_3_fu_7432_p2(0) = '1') else 
        Range1_all_ones_6_3_fu_7445_p2;
    deleted_ones_6_4_fu_12226_p3 <= 
        p_41_i2_4_fu_12221_p2 when (carry_18_4_fu_12163_p2(0) = '1') else 
        Range1_all_ones_6_4_reg_18566;
    deleted_ones_6_5_fu_13290_p3 <= 
        p_41_i2_5_fu_13285_p2 when (carry_18_5_fu_13227_p2(0) = '1') else 
        Range1_all_ones_6_5_reg_18846;
    deleted_ones_6_fu_4289_p3 <= 
        p_41_i2_fu_4284_p2 when (carry_3_fu_4197_p2(0) = '1') else 
        Range1_all_ones_6_fu_4210_p2;
    deleted_ones_7_1_fu_5401_p3 <= 
        p_41_i3_1_fu_5395_p2 when (carry_19_1_fu_5334_p2(0) = '1') else 
        Range1_all_ones_7_1_fu_5352_p2;
    deleted_ones_7_2_fu_6539_p3 <= 
        p_41_i3_2_fu_6533_p2 when (carry_19_2_fu_6472_p2(0) = '1') else 
        Range1_all_ones_7_2_fu_6490_p2;
    deleted_ones_7_3_fu_7544_p3 <= 
        p_41_i3_3_fu_7538_p2 when (carry_19_3_fu_7477_p2(0) = '1') else 
        Range1_all_ones_7_3_fu_7495_p2;
    deleted_ones_7_4_fu_12244_p3 <= 
        p_41_i3_4_fu_12239_p2 when (carry_19_4_fu_12196_p2(0) = '1') else 
        Range1_all_ones_7_4_reg_18583;
    deleted_ones_7_5_fu_13308_p3 <= 
        p_41_i3_5_fu_13303_p2 when (carry_19_5_fu_13260_p2(0) = '1') else 
        Range1_all_ones_7_5_reg_18863;
    deleted_ones_7_fu_4309_p3 <= 
        p_41_i3_fu_4303_p2 when (carry_4_fu_4242_p2(0) = '1') else 
        Range1_all_ones_7_fu_4260_p2;
    deleted_ones_8_1_fu_5654_p3 <= 
        p_41_i4_1_fu_5649_p2 when (carry_22_1_fu_5562_p2(0) = '1') else 
        Range1_all_ones_8_1_fu_5575_p2;
    deleted_ones_8_2_fu_6792_p3 <= 
        p_41_i4_2_fu_6787_p2 when (carry_22_2_fu_6700_p2(0) = '1') else 
        Range1_all_ones_8_2_fu_6713_p2;
    deleted_ones_8_3_fu_7797_p3 <= 
        p_41_i4_3_fu_7792_p2 when (carry_22_3_fu_7705_p2(0) = '1') else 
        Range1_all_ones_8_3_fu_7718_p2;
    deleted_ones_8_4_fu_12492_p3 <= 
        p_41_i4_4_fu_12487_p2 when (carry_22_4_fu_12429_p2(0) = '1') else 
        Range1_all_ones_8_4_reg_18628;
    deleted_ones_8_5_fu_13556_p3 <= 
        p_41_i4_5_fu_13551_p2 when (carry_22_5_fu_13493_p2(0) = '1') else 
        Range1_all_ones_8_5_reg_18908;
    deleted_ones_8_fu_4562_p3 <= 
        p_41_i4_fu_4557_p2 when (carry_5_fu_4470_p2(0) = '1') else 
        Range1_all_ones_8_fu_4483_p2;
    deleted_ones_9_1_fu_5674_p3 <= 
        p_41_i5_1_fu_5668_p2 when (carry_23_1_fu_5607_p2(0) = '1') else 
        Range1_all_ones_9_1_fu_5625_p2;
    deleted_ones_9_2_fu_6812_p3 <= 
        p_41_i5_2_fu_6806_p2 when (carry_23_2_fu_6745_p2(0) = '1') else 
        Range1_all_ones_9_2_fu_6763_p2;
    deleted_ones_9_3_fu_7817_p3 <= 
        p_41_i5_3_fu_7811_p2 when (carry_23_3_fu_7750_p2(0) = '1') else 
        Range1_all_ones_9_3_fu_7768_p2;
    deleted_ones_9_4_fu_12510_p3 <= 
        p_41_i5_4_fu_12505_p2 when (carry_23_4_fu_12462_p2(0) = '1') else 
        Range1_all_ones_9_4_reg_18645;
    deleted_ones_9_5_fu_13574_p3 <= 
        p_41_i5_5_fu_13569_p2 when (carry_23_5_fu_13526_p2(0) = '1') else 
        Range1_all_ones_9_5_reg_18925;
    deleted_ones_9_fu_4582_p3 <= 
        p_41_i5_fu_4576_p2 when (carry_6_fu_4515_p2(0) = '1') else 
        Range1_all_ones_9_fu_4533_p2;
    deleted_ones_fu_4016_p3 <= 
        p_41_i1_fu_4011_p2 when (carry_s_fu_3924_p2(0) = '1') else 
        Range1_all_ones_fu_3937_p2;
    deleted_ones_s_fu_13024_p3 <= 
        p_41_i1_5_fu_13019_p2 when (carry_14_5_fu_12961_p2(0) = '1') else 
        Range1_all_ones_s_reg_18784;
    deleted_zeros_10_1_fu_5858_p3 <= 
        Range1_all_ones_10_1_fu_5848_p2 when (carry_26_1_fu_5835_p2(0) = '1') else 
        Range1_all_zeros_10_1_fu_5853_p2;
    deleted_zeros_10_2_fu_10976_p3 <= 
        Range1_all_ones_10_2_reg_18178 when (carry_26_2_fu_10963_p2(0) = '1') else 
        Range1_all_zeros_10_2_reg_18185;
    deleted_zeros_10_3_fu_11623_p3 <= 
        Range1_all_ones_10_3_reg_18410 when (carry_26_3_fu_11610_p2(0) = '1') else 
        Range1_all_zeros_10_3_reg_18417;
    deleted_zeros_10_4_fu_12708_p3 <= 
        Range1_all_ones_10_4_reg_18690 when (carry_26_4_fu_12695_p2(0) = '1') else 
        Range1_all_zeros_10_4_reg_18697;
    deleted_zeros_10_5_fu_13772_p3 <= 
        Range1_all_ones_10_5_reg_18970 when (carry_26_5_fu_13759_p2(0) = '1') else 
        Range1_all_zeros_10_5_reg_18977;
    deleted_zeros_10_fu_4766_p3 <= 
        Range1_all_ones_10_fu_4756_p2 when (carry_7_fu_4743_p2(0) = '1') else 
        Range1_all_zeros_10_fu_4761_p2;
    deleted_zeros_11_1_fu_5908_p3 <= 
        Range1_all_ones_11_1_fu_5898_p2 when (carry_27_1_fu_5880_p2(0) = '1') else 
        Range1_all_zeros_11_1_fu_5903_p2;
    deleted_zeros_11_2_fu_11009_p3 <= 
        Range1_all_ones_11_2_reg_18195 when (carry_27_2_fu_10996_p2(0) = '1') else 
        Range1_all_zeros_11_2_reg_18202;
    deleted_zeros_11_3_fu_11656_p3 <= 
        Range1_all_ones_11_3_reg_18427 when (carry_27_3_fu_11643_p2(0) = '1') else 
        Range1_all_zeros_11_3_reg_18434;
    deleted_zeros_11_4_fu_12741_p3 <= 
        Range1_all_ones_11_4_reg_18707 when (carry_27_4_fu_12728_p2(0) = '1') else 
        Range1_all_zeros_11_4_reg_18714;
    deleted_zeros_11_5_fu_13805_p3 <= 
        Range1_all_ones_11_5_reg_18987 when (carry_27_5_fu_13792_p2(0) = '1') else 
        Range1_all_zeros_11_5_reg_18994;
    deleted_zeros_11_fu_4816_p3 <= 
        Range1_all_ones_11_fu_4806_p2 when (carry_8_fu_4788_p2(0) = '1') else 
        Range1_all_zeros_11_fu_4811_p2;
    deleted_zeros_1_fu_5039_p3 <= 
        Range1_all_ones_1_fu_5029_p2 when (carry_14_1_fu_5016_p2(0) = '1') else 
        Range1_all_zeros_1_fu_5034_p2;
    deleted_zeros_2_fu_6177_p3 <= 
        Range1_all_ones_2_fu_6167_p2 when (carry_14_2_fu_6154_p2(0) = '1') else 
        Range1_all_zeros_2_fu_6172_p2;
    deleted_zeros_3_fu_7182_p3 <= 
        Range1_all_ones_3_fu_7172_p2 when (carry_14_3_fu_7159_p2(0) = '1') else 
        Range1_all_zeros_3_fu_7177_p2;
    deleted_zeros_4_fu_11910_p3 <= 
        Range1_all_ones_4_reg_18504 when (carry_14_4_fu_11897_p2(0) = '1') else 
        Range1_all_zeros_4_reg_18511;
    deleted_zeros_5_1_fu_5089_p3 <= 
        Range1_all_ones_5_1_fu_5079_p2 when (carry_15_1_fu_5061_p2(0) = '1') else 
        Range1_all_zeros_5_1_fu_5084_p2;
    deleted_zeros_5_2_fu_6227_p3 <= 
        Range1_all_ones_5_2_fu_6217_p2 when (carry_15_2_fu_6199_p2(0) = '1') else 
        Range1_all_zeros_5_2_fu_6222_p2;
    deleted_zeros_5_3_fu_7232_p3 <= 
        Range1_all_ones_5_3_fu_7222_p2 when (carry_15_3_fu_7204_p2(0) = '1') else 
        Range1_all_zeros_5_3_fu_7227_p2;
    deleted_zeros_5_4_fu_11943_p3 <= 
        Range1_all_ones_5_4_reg_18521 when (carry_15_4_fu_11930_p2(0) = '1') else 
        Range1_all_zeros_5_4_reg_18528;
    deleted_zeros_5_5_fu_13007_p3 <= 
        Range1_all_ones_5_5_reg_18801 when (carry_15_5_fu_12994_p2(0) = '1') else 
        Range1_all_zeros_5_5_reg_18808;
    deleted_zeros_5_fu_3997_p3 <= 
        Range1_all_ones_5_fu_3987_p2 when (carry_2_fu_3969_p2(0) = '1') else 
        Range1_all_zeros_5_fu_3992_p2;
    deleted_zeros_6_1_fu_5312_p3 <= 
        Range1_all_ones_6_1_fu_5302_p2 when (carry_18_1_fu_5289_p2(0) = '1') else 
        Range1_all_zeros_6_1_fu_5307_p2;
    deleted_zeros_6_2_fu_6450_p3 <= 
        Range1_all_ones_6_2_fu_6440_p2 when (carry_18_2_fu_6427_p2(0) = '1') else 
        Range1_all_zeros_6_2_fu_6445_p2;
    deleted_zeros_6_3_fu_7455_p3 <= 
        Range1_all_ones_6_3_fu_7445_p2 when (carry_18_3_fu_7432_p2(0) = '1') else 
        Range1_all_zeros_6_3_fu_7450_p2;
    deleted_zeros_6_4_fu_12176_p3 <= 
        Range1_all_ones_6_4_reg_18566 when (carry_18_4_fu_12163_p2(0) = '1') else 
        Range1_all_zeros_6_4_reg_18573;
    deleted_zeros_6_5_fu_13240_p3 <= 
        Range1_all_ones_6_5_reg_18846 when (carry_18_5_fu_13227_p2(0) = '1') else 
        Range1_all_zeros_6_5_reg_18853;
    deleted_zeros_6_fu_4220_p3 <= 
        Range1_all_ones_6_fu_4210_p2 when (carry_3_fu_4197_p2(0) = '1') else 
        Range1_all_zeros_6_fu_4215_p2;
    deleted_zeros_7_1_fu_5362_p3 <= 
        Range1_all_ones_7_1_fu_5352_p2 when (carry_19_1_fu_5334_p2(0) = '1') else 
        Range1_all_zeros_7_1_fu_5357_p2;
    deleted_zeros_7_2_fu_6500_p3 <= 
        Range1_all_ones_7_2_fu_6490_p2 when (carry_19_2_fu_6472_p2(0) = '1') else 
        Range1_all_zeros_7_2_fu_6495_p2;
    deleted_zeros_7_3_fu_7505_p3 <= 
        Range1_all_ones_7_3_fu_7495_p2 when (carry_19_3_fu_7477_p2(0) = '1') else 
        Range1_all_zeros_7_3_fu_7500_p2;
    deleted_zeros_7_4_fu_12209_p3 <= 
        Range1_all_ones_7_4_reg_18583 when (carry_19_4_fu_12196_p2(0) = '1') else 
        Range1_all_zeros_7_4_reg_18590;
    deleted_zeros_7_5_fu_13273_p3 <= 
        Range1_all_ones_7_5_reg_18863 when (carry_19_5_fu_13260_p2(0) = '1') else 
        Range1_all_zeros_7_5_reg_18870;
    deleted_zeros_7_fu_4270_p3 <= 
        Range1_all_ones_7_fu_4260_p2 when (carry_4_fu_4242_p2(0) = '1') else 
        Range1_all_zeros_7_fu_4265_p2;
    deleted_zeros_8_1_fu_5585_p3 <= 
        Range1_all_ones_8_1_fu_5575_p2 when (carry_22_1_fu_5562_p2(0) = '1') else 
        Range1_all_zeros_8_1_fu_5580_p2;
    deleted_zeros_8_2_fu_6723_p3 <= 
        Range1_all_ones_8_2_fu_6713_p2 when (carry_22_2_fu_6700_p2(0) = '1') else 
        Range1_all_zeros_8_2_fu_6718_p2;
    deleted_zeros_8_3_fu_7728_p3 <= 
        Range1_all_ones_8_3_fu_7718_p2 when (carry_22_3_fu_7705_p2(0) = '1') else 
        Range1_all_zeros_8_3_fu_7723_p2;
    deleted_zeros_8_4_fu_12442_p3 <= 
        Range1_all_ones_8_4_reg_18628 when (carry_22_4_fu_12429_p2(0) = '1') else 
        Range1_all_zeros_8_4_reg_18635;
    deleted_zeros_8_5_fu_13506_p3 <= 
        Range1_all_ones_8_5_reg_18908 when (carry_22_5_fu_13493_p2(0) = '1') else 
        Range1_all_zeros_8_5_reg_18915;
    deleted_zeros_8_fu_4493_p3 <= 
        Range1_all_ones_8_fu_4483_p2 when (carry_5_fu_4470_p2(0) = '1') else 
        Range1_all_zeros_8_fu_4488_p2;
    deleted_zeros_9_1_fu_5635_p3 <= 
        Range1_all_ones_9_1_fu_5625_p2 when (carry_23_1_fu_5607_p2(0) = '1') else 
        Range1_all_zeros_9_1_fu_5630_p2;
    deleted_zeros_9_2_fu_6773_p3 <= 
        Range1_all_ones_9_2_fu_6763_p2 when (carry_23_2_fu_6745_p2(0) = '1') else 
        Range1_all_zeros_9_2_fu_6768_p2;
    deleted_zeros_9_3_fu_7778_p3 <= 
        Range1_all_ones_9_3_fu_7768_p2 when (carry_23_3_fu_7750_p2(0) = '1') else 
        Range1_all_zeros_9_3_fu_7773_p2;
    deleted_zeros_9_4_fu_12475_p3 <= 
        Range1_all_ones_9_4_reg_18645 when (carry_23_4_fu_12462_p2(0) = '1') else 
        Range1_all_zeros_9_4_reg_18652;
    deleted_zeros_9_5_fu_13539_p3 <= 
        Range1_all_ones_9_5_reg_18925 when (carry_23_5_fu_13526_p2(0) = '1') else 
        Range1_all_zeros_9_5_reg_18932;
    deleted_zeros_9_fu_4543_p3 <= 
        Range1_all_ones_9_fu_4533_p2 when (carry_6_fu_4515_p2(0) = '1') else 
        Range1_all_zeros_9_fu_4538_p2;
    deleted_zeros_fu_3947_p3 <= 
        Range1_all_ones_fu_3937_p2 when (carry_s_fu_3924_p2(0) = '1') else 
        Range1_all_zeros_fu_3942_p2;
    deleted_zeros_s_fu_12974_p3 <= 
        Range1_all_ones_s_reg_18784 when (carry_14_5_fu_12961_p2(0) = '1') else 
        Range1_all_zeros_s_reg_18791;
    exitcond_fu_748_p2 <= "1" when (ap_phi_mux_p_2_phi_fu_456_p4 = ctrl_block_symbls_V_reg_16290) else "0";

    grp_demod_func1_fu_464_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_demod_func1_fu_464_ap_ce <= ap_const_logic_1;
        else 
            grp_demod_func1_fu_464_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_demod_func1_fu_464_ap_start <= grp_demod_func1_fu_464_ap_start_reg;
    grp_demod_func1_fu_464_sym_M_imag_V <= chan_data_1_V_0_data_out(37 downto 19);
    grp_demod_func1_fu_464_sym_M_real_V <= chan_data_1_V_0_data_out(19 - 1 downto 0);

    grp_demod_func2_fu_486_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_demod_func2_fu_486_ap_ce <= ap_const_logic_1;
        else 
            grp_demod_func2_fu_486_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_demod_func2_fu_486_ap_start <= grp_demod_func2_fu_486_ap_start_reg;
    grp_demod_func2_fu_486_sym_M_imag_V <= chan_data_2_V_0_data_out(37 downto 19);
    grp_demod_func2_fu_486_sym_M_real_V <= chan_data_2_V_0_data_out(19 - 1 downto 0);

    grp_demod_func3_fu_508_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_demod_func3_fu_508_ap_ce <= ap_const_logic_1;
        else 
            grp_demod_func3_fu_508_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_demod_func3_fu_508_ap_start <= grp_demod_func3_fu_508_ap_start_reg;
    grp_demod_func3_fu_508_sym_M_imag_V <= chan_data_3_V_0_data_out(37 downto 19);
    grp_demod_func3_fu_508_sym_M_real_V <= chan_data_3_V_0_data_out(19 - 1 downto 0);

    grp_demod_func4_fu_530_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_demod_func4_fu_530_ap_ce <= ap_const_logic_1;
        else 
            grp_demod_func4_fu_530_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_demod_func4_fu_530_ap_start <= grp_demod_func4_fu_530_ap_start_reg;
    grp_demod_func4_fu_530_sym_M_imag_V <= chan_data_4_V_0_data_out(37 downto 19);
    grp_demod_func4_fu_530_sym_M_real_V <= chan_data_4_V_0_data_out(19 - 1 downto 0);
    grp_fu_552_p2 <= "1" when (word_cnt_V_6_fu_374 = ap_const_lv3_1) else "0";
    grp_fu_557_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(word_cnt_V_6_fu_374));
    grp_fu_565_p2 <= std_logic_vector(unsigned(hard_bit_inc_V_12_fu_378) + unsigned(hard_bit_inc_V_reg_16350));
    hard_bit_cnt_V_1_fu_15738_p0 <= hard_bit_cnt_V_2_fu_382;
    hard_bit_cnt_V_1_fu_15738_p2 <= std_logic_vector(signed(hard_bit_cnt_V_1_fu_15738_p0) + signed(rhs_V_cast_fu_15711_p1));
    hard_bit_cnt_V_fu_15759_p0 <= hard_bit_cnt_V_2_fu_382;
    hard_bit_cnt_V_fu_15759_p2 <= std_logic_vector(signed(hard_bit_cnt_V_fu_15759_p0) + signed(tmp178_cast_fu_15755_p1));
    hard_bit_inc_V_13_fu_14104_p3 <= 
        hard_bit_inc_V_4_fu_14092_p3 when (brmerge48_fu_14082_p2(0) = '1') else 
        hard_bit_inc_V_6_fu_14099_p2;
    hard_bit_inc_V_14_fu_14028_p3 <= 
        hard_bit_inc_V_2_fu_14021_p3 when (brmerge49_fu_14011_p2(0) = '1') else 
        grp_fu_565_p2;
    hard_bit_inc_V_1_fu_14015_p2 <= std_logic_vector(unsigned(ap_const_lv8_C) + unsigned(hard_bit_inc_V_12_fu_378));
    hard_bit_inc_V_2_fu_14021_p3 <= 
        ap_const_lv8_C when (tmp_49_reg_16366_pp0_iter14_reg(0) = '1') else 
        hard_bit_inc_V_1_fu_14015_p2;
    hard_bit_inc_V_3_fu_14086_p2 <= std_logic_vector(unsigned(ap_const_lv8_8) + unsigned(hard_bit_inc_V_12_fu_378));
    hard_bit_inc_V_4_fu_14092_p3 <= 
        ap_const_lv8_8 when (tmp_49_reg_16366_pp0_iter14_reg(0) = '1') else 
        hard_bit_inc_V_3_fu_14086_p2;
    hard_bit_inc_V_6_fu_14099_p2 <= std_logic_vector(unsigned(hard_bit_inc_V_reg_16350) + unsigned(hard_bit_inc_V_12_fu_378));
    hard_bit_inc_V_7_fu_14122_p2 <= std_logic_vector(unsigned(hard_bit_inc_V_12_fu_378) + unsigned(ap_const_lv8_4));
    hard_bit_inc_V_8_fu_14128_p3 <= 
        ap_const_lv8_4 when (tmp_49_reg_16366_pp0_iter14_reg(0) = '1') else 
        hard_bit_inc_V_7_fu_14122_p2;
    hard_bit_inc_V_fu_744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctrl_block_rem_V_fu_636_p4),8));
    hard_data_TDATA <= hard_data_V_data_V_1_data_out;

    hard_data_TDATA_blk_n_assign_proc : process(hard_data_V_data_V_1_state, ap_block_pp0_stage0, ap_enable_reg_pp0_iter18, tmp_61_reg_16462_pp0_iter17_reg, tmp_63_reg_16466_pp0_iter17_reg, brmerge52_reg_19543_pp0_iter17_reg, ap_enable_reg_pp0_iter19, tmp_61_reg_16462_pp0_iter18_reg, brmerge52_reg_19543_pp0_iter18_reg, tmp_63_reg_16466_pp0_iter18_reg, ap_CS_fsm_state23, tmp_9_fu_16170_p2, ap_CS_fsm_state24, tmp_9_reg_19583)
    begin
        if ((((tmp_9_reg_19583 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state24)) or ((tmp_9_fu_16170_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (((tmp_63_reg_16466_pp0_iter18_reg = ap_const_lv1_1) and (brmerge52_reg_19543_pp0_iter18_reg = ap_const_lv1_1)) or ((brmerge52_reg_19543_pp0_iter18_reg = ap_const_lv1_1) and (tmp_61_reg_16462_pp0_iter18_reg = ap_const_lv1_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (((brmerge52_reg_19543_pp0_iter17_reg = ap_const_lv1_1) and (tmp_63_reg_16466_pp0_iter17_reg = ap_const_lv1_1)) or ((brmerge52_reg_19543_pp0_iter17_reg = ap_const_lv1_1) and (tmp_61_reg_16462_pp0_iter17_reg = ap_const_lv1_1)))))) then 
            hard_data_TDATA_blk_n <= hard_data_V_data_V_1_state(1);
        else 
            hard_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    hard_data_TLAST <= hard_data_V_last_V_1_data_out;
    hard_data_TVALID <= hard_data_V_last_V_1_state(0);
    hard_data_V_data_V_1_ack_in <= hard_data_V_data_V_1_state(1);
    hard_data_V_data_V_1_ack_out <= hard_data_TREADY;

    hard_data_V_data_V_1_data_in_assign_proc : process(ap_enable_reg_pp0_iter18, ap_CS_fsm_state23, tmp_9_fu_16170_p2, ap_predicate_op2685_write_state21, hard_out_data_V_fu_16146_p1, hard_out_data_V_1_fu_16176_p1, ap_block_pp0_stage0_01001)
    begin
        if (((tmp_9_fu_16170_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            hard_data_V_data_V_1_data_in <= hard_out_data_V_1_fu_16176_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op2685_write_state21 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1))) then 
            hard_data_V_data_V_1_data_in <= hard_out_data_V_fu_16146_p1;
        else 
            hard_data_V_data_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hard_data_V_data_V_1_data_out_assign_proc : process(hard_data_V_data_V_1_payload_A, hard_data_V_data_V_1_payload_B, hard_data_V_data_V_1_sel)
    begin
        if ((hard_data_V_data_V_1_sel = ap_const_logic_1)) then 
            hard_data_V_data_V_1_data_out <= hard_data_V_data_V_1_payload_B;
        else 
            hard_data_V_data_V_1_data_out <= hard_data_V_data_V_1_payload_A;
        end if; 
    end process;

    hard_data_V_data_V_1_load_A <= (hard_data_V_data_V_1_state_cmp_full and not(hard_data_V_data_V_1_sel_wr));
    hard_data_V_data_V_1_load_B <= (hard_data_V_data_V_1_state_cmp_full and hard_data_V_data_V_1_sel_wr);
    hard_data_V_data_V_1_sel <= hard_data_V_data_V_1_sel_rd;
    hard_data_V_data_V_1_state_cmp_full <= '0' when (hard_data_V_data_V_1_state = ap_const_lv2_1) else '1';

    hard_data_V_data_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter18, ap_CS_fsm_state23, tmp_9_fu_16170_p2, ap_predicate_op2685_write_state21, ap_block_pp0_stage0_11001, ap_block_state23_io)
    begin
        if ((((tmp_9_fu_16170_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op2685_write_state21 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1)))) then 
            hard_data_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            hard_data_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hard_data_V_data_V_1_vld_out <= hard_data_V_data_V_1_state(0);
    hard_data_V_last_V_1_ack_in <= hard_data_V_last_V_1_state(1);
    hard_data_V_last_V_1_ack_out <= hard_data_TREADY;

    hard_data_V_last_V_1_data_in_assign_proc : process(ap_enable_reg_pp0_iter18, ap_CS_fsm_state23, tmp_9_fu_16170_p2, ap_predicate_op2685_write_state21, tmp_last_V_1_reg_19573, ap_block_pp0_stage0_01001)
    begin
        if (((tmp_9_fu_16170_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            hard_data_V_last_V_1_data_in <= ap_const_lv1_1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op2685_write_state21 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1))) then 
            hard_data_V_last_V_1_data_in <= tmp_last_V_1_reg_19573;
        else 
            hard_data_V_last_V_1_data_in <= "X";
        end if; 
    end process;


    hard_data_V_last_V_1_data_out_assign_proc : process(hard_data_V_last_V_1_payload_A, hard_data_V_last_V_1_payload_B, hard_data_V_last_V_1_sel)
    begin
        if ((hard_data_V_last_V_1_sel = ap_const_logic_1)) then 
            hard_data_V_last_V_1_data_out <= hard_data_V_last_V_1_payload_B;
        else 
            hard_data_V_last_V_1_data_out <= hard_data_V_last_V_1_payload_A;
        end if; 
    end process;

    hard_data_V_last_V_1_load_A <= (hard_data_V_last_V_1_state_cmp_full and not(hard_data_V_last_V_1_sel_wr));
    hard_data_V_last_V_1_load_B <= (hard_data_V_last_V_1_state_cmp_full and hard_data_V_last_V_1_sel_wr);
    hard_data_V_last_V_1_sel <= hard_data_V_last_V_1_sel_rd;
    hard_data_V_last_V_1_state_cmp_full <= '0' when (hard_data_V_last_V_1_state = ap_const_lv2_1) else '1';

    hard_data_V_last_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter18, ap_CS_fsm_state23, tmp_9_fu_16170_p2, ap_predicate_op2685_write_state21, ap_block_pp0_stage0_11001, ap_block_state23_io)
    begin
        if ((((tmp_9_fu_16170_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state23_io) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op2685_write_state21 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1)))) then 
            hard_data_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            hard_data_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hard_data_V_last_V_1_vld_out <= hard_data_V_last_V_1_state(0);
    hard_out_data_V_1_fu_16176_p1 <= p_Val2_s_fu_390(128 - 1 downto 0);
    hard_out_data_V_fu_16146_p1 <= p_Result_45_fu_16135_p2(128 - 1 downto 0);
    i_V_fu_753_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_2_phi_fu_456_p4) + unsigned(ap_const_lv14_1));
    inv_sigma_sq_mod_V_2_fu_692_p3 <= 
        inv_sigma_sq_mod_V_fu_684_p3 when (tmp_s_fu_668_p2(0) = '1') else 
        inv_sigma_sq_mod_V_3_fu_616_p4;
    inv_sigma_sq_mod_V_3_fu_616_p4 <= ctrl_in_V_0_data_out(38 downto 22);
    inv_sigma_sq_mod_V_fu_684_p3 <= (tmp_126_fu_674_p4 & ap_const_lv1_0);
    ldpc_soft_V_1_1_fu_10279_p3 <= 
        p_Val2_11_1_mux_fu_10250_p3 when (brmerge11_fu_10245_p2(0) = '1') else 
        p_Val2_11_1_74_fu_10264_p3;
    ldpc_soft_V_1_2_fu_10787_p3 <= 
        p_Val2_11_2_mux_fu_10758_p3 when (brmerge19_fu_10753_p2(0) = '1') else 
        p_Val2_11_2_82_fu_10772_p3;
    ldpc_soft_V_1_3_fu_11434_p3 <= 
        p_Val2_11_3_mux_fu_11405_p3 when (brmerge27_fu_11400_p2(0) = '1') else 
        p_Val2_11_3_90_fu_11419_p3;
    ldpc_soft_V_1_4_fu_14438_p3 <= 
        p_Val2_11_4_mux_fu_14411_p3 when (brmerge35_fu_14406_p2(0) = '1') else 
        p_Val2_11_4_98_fu_14424_p3;
    ldpc_soft_V_1_5_fu_14762_p3 <= 
        p_Val2_11_5_mux_fu_14735_p3 when (brmerge43_fu_14730_p2(0) = '1') else 
        p_Val2_11_5_106_fu_14748_p3;
    ldpc_soft_V_1_fu_9771_p3 <= 
        p_Val2_11_0_mux_fu_9742_p3 when (brmerge7_fu_9737_p2(0) = '1') else 
        p_Val2_1_66_fu_9756_p3;
    ldpc_soft_V_2_1_fu_10399_p3 <= 
        p_Val2_13_1_mux_fu_10370_p3 when (brmerge13_fu_10365_p2(0) = '1') else 
        p_Val2_13_1_76_fu_10384_p3;
    ldpc_soft_V_2_2_fu_10922_p3 <= 
        p_Val2_13_2_mux_fu_10878_p3 when (brmerge21_fu_10873_p2(0) = '1') else 
        p_Val2_13_2_84_fu_10892_p3;
    ldpc_soft_V_2_3_fu_11569_p3 <= 
        p_Val2_13_3_mux_fu_11525_p3 when (brmerge29_fu_11520_p2(0) = '1') else 
        p_Val2_13_3_92_fu_11539_p3;
    ldpc_soft_V_2_4_fu_14512_p3 <= 
        p_Val2_13_4_mux_fu_14485_p3 when (brmerge37_fu_14480_p2(0) = '1') else 
        p_Val2_13_4_100_fu_14498_p3;
    ldpc_soft_V_2_5_fu_14836_p3 <= 
        p_Val2_13_5_mux_fu_14809_p3 when (brmerge45_fu_14804_p2(0) = '1') else 
        p_Val2_13_5_108_fu_14822_p3;
    ldpc_soft_V_2_fu_9891_p3 <= 
        p_Val2_13_0_mux_fu_9862_p3 when (brmerge9_fu_9857_p2(0) = '1') else 
        p_Val2_3_68_fu_9876_p3;
    ldpc_soft_V_3_1_fu_10519_p3 <= 
        p_Val2_15_1_mux_fu_10490_p3 when (brmerge15_fu_10485_p2(0) = '1') else 
        p_Val2_15_1_78_fu_10504_p3;
    ldpc_soft_V_3_2_fu_14202_p3 <= 
        p_Val2_15_2_mux_fu_14175_p3 when (brmerge23_fu_14170_p2(0) = '1') else 
        p_Val2_15_2_86_fu_14188_p3;
    ldpc_soft_V_3_3_fu_14283_p3 <= 
        p_Val2_15_3_mux_fu_14256_p3 when (brmerge31_fu_14251_p2(0) = '1') else 
        p_Val2_15_3_94_fu_14269_p3;
    ldpc_soft_V_3_4_fu_14586_p3 <= 
        p_Val2_15_4_mux_fu_14559_p3 when (brmerge39_fu_14554_p2(0) = '1') else 
        p_Val2_15_4_102_fu_14572_p3;
    ldpc_soft_V_3_5_fu_14910_p3 <= 
        p_Val2_15_5_mux_fu_14883_p3 when (brmerge47_fu_14878_p2(0) = '1') else 
        p_Val2_15_5_110_fu_14896_p3;
    ldpc_soft_V_3_fu_10011_p3 <= 
        p_Val2_15_0_mux_fu_9982_p3 when (brmerge1_fu_9977_p2(0) = '1') else 
        p_Val2_11_70_fu_9996_p3;
    ldpc_soft_V_4_fu_14364_p3 <= 
        p_Val2_9_4_mux_fu_14337_p3 when (brmerge33_fu_14332_p2(0) = '1') else 
        p_Val2_9_4_96_fu_14350_p3;
    ldpc_soft_V_5_fu_14688_p3 <= 
        p_Val2_9_5_mux_fu_14661_p3 when (brmerge41_fu_14656_p2(0) = '1') else 
        p_Val2_9_5_104_fu_14674_p3;
    ldpc_soft_V_6_fu_10667_p3 <= 
        p_Val2_9_2_mux_fu_10638_p3 when (brmerge17_fu_10633_p2(0) = '1') else 
        p_Val2_9_2_80_fu_10652_p3;
    ldpc_soft_V_7_fu_11314_p3 <= 
        p_Val2_9_3_mux_fu_11285_p3 when (brmerge25_fu_11280_p2(0) = '1') else 
        p_Val2_9_3_88_fu_11299_p3;
    ldpc_soft_V_fu_9651_p3 <= 
        p_Val2_9_0_mux_fu_9622_p3 when (brmerge5_fu_9617_p2(0) = '1') else 
        p_Val2_9_64_fu_9636_p3;
    ldpc_soft_V_s_fu_10159_p3 <= 
        p_Val2_9_1_mux_fu_10130_p3 when (brmerge3_fu_10125_p2(0) = '1') else 
        p_Val2_9_1_72_fu_10144_p3;
        ldpc_soft_ext_V_1_1_fu_10287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_1_1_fu_10279_p3),8));

        ldpc_soft_ext_V_1_2_fu_10795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_1_2_fu_10787_p3),8));

        ldpc_soft_ext_V_1_3_fu_11442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_1_3_fu_11434_p3),8));

        ldpc_soft_ext_V_1_4_fu_14446_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_1_4_fu_14438_p3),8));

        ldpc_soft_ext_V_1_5_fu_14770_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_1_5_fu_14762_p3),8));

        ldpc_soft_ext_V_1_fu_9779_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_1_fu_9771_p3),8));

        ldpc_soft_ext_V_2_1_fu_10407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_2_1_fu_10399_p3),8));

        ldpc_soft_ext_V_2_2_fu_10930_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_2_2_fu_10922_p3),8));

        ldpc_soft_ext_V_2_3_fu_11577_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_2_3_fu_11569_p3),8));

        ldpc_soft_ext_V_2_4_fu_14520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_2_4_fu_14512_p3),8));

        ldpc_soft_ext_V_2_5_fu_14844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_2_5_fu_14836_p3),8));

        ldpc_soft_ext_V_2_fu_9899_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_2_fu_9891_p3),8));

        ldpc_soft_ext_V_3_1_fu_10527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_3_1_fu_10519_p3),8));

        ldpc_soft_ext_V_3_2_fu_14210_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_3_2_fu_14202_p3),8));

        ldpc_soft_ext_V_3_3_fu_14291_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_3_3_fu_14283_p3),8));

        ldpc_soft_ext_V_3_4_fu_14594_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_3_4_fu_14586_p3),8));

        ldpc_soft_ext_V_3_5_fu_14918_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_3_5_fu_14910_p3),8));

        ldpc_soft_ext_V_3_fu_10019_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_3_fu_10011_p3),8));

        ldpc_soft_ext_V_4_fu_14372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_4_fu_14364_p3),8));

        ldpc_soft_ext_V_5_fu_14696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_5_fu_14688_p3),8));

        ldpc_soft_ext_V_6_fu_10675_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_6_fu_10667_p3),8));

        ldpc_soft_ext_V_7_fu_11322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_7_fu_11314_p3),8));

        ldpc_soft_ext_V_fu_9659_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_fu_9651_p3),8));

        ldpc_soft_ext_V_s_fu_10167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ldpc_soft_V_s_fu_10159_p3),8));

    lhs_V_16_cast_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctrl_block_symbls_V_fu_626_p4),15));
    loc_V_fu_16038_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_assign_fu_16032_p2),152));
    neg_llr_1_V_1_fu_1897_p3 <= 
        p_Val2_7_1_mux_fu_1881_p3 when (underflow_28_1_not_fu_1875_p2(0) = '1') else 
        p_Val2_7_1_fu_1889_p3;
    neg_llr_1_V_2_fu_2593_p3 <= 
        p_Val2_7_2_mux_fu_2577_p3 when (underflow_28_2_not_fu_2571_p2(0) = '1') else 
        p_Val2_7_2_fu_2585_p3;
    neg_llr_1_V_3_fu_3145_p3 <= 
        p_Val2_7_3_mux_fu_3129_p3 when (underflow_28_3_not_fu_3123_p2(0) = '1') else 
        p_Val2_7_3_fu_3137_p3;
    neg_llr_1_V_4_fu_8093_p3 <= 
        p_Val2_7_4_mux_fu_8079_p3 when (underflow_28_4_not_fu_8074_p2(0) = '1') else 
        p_Val2_7_4_fu_8086_p3;
    neg_llr_1_V_5_fu_8837_p3 <= 
        p_Val2_7_5_mux_fu_8823_p3 when (underflow_28_5_not_fu_8818_p2(0) = '1') else 
        p_Val2_7_5_fu_8830_p3;
    neg_llr_1_V_fu_1201_p3 <= 
        p_Val2_7_0_mux_fu_1185_p3 when (underflow_28_0_not_fu_1179_p2(0) = '1') else 
        p_Val2_7_fu_1193_p3;
    neg_llr_2_V_1_fu_1981_p3 <= 
        p_Val2_92_1_mux_fu_1965_p3 when (underflow_29_1_not_fu_1959_p2(0) = '1') else 
        p_Val2_92_1_fu_1973_p3;
    neg_llr_2_V_2_fu_2677_p3 <= 
        p_Val2_92_2_mux_fu_2661_p3 when (underflow_29_2_not_fu_2655_p2(0) = '1') else 
        p_Val2_92_2_fu_2669_p3;
    neg_llr_2_V_3_fu_3229_p3 <= 
        p_Val2_92_3_mux_fu_3213_p3 when (underflow_29_3_not_fu_3207_p2(0) = '1') else 
        p_Val2_92_3_fu_3221_p3;
    neg_llr_2_V_4_fu_8139_p3 <= 
        p_Val2_92_4_mux_fu_8125_p3 when (underflow_29_4_not_fu_8120_p2(0) = '1') else 
        p_Val2_92_4_fu_8132_p3;
    neg_llr_2_V_5_fu_8883_p3 <= 
        p_Val2_92_5_mux_fu_8869_p3 when (underflow_29_5_not_fu_8864_p2(0) = '1') else 
        p_Val2_92_5_fu_8876_p3;
    neg_llr_2_V_fu_1285_p3 <= 
        p_Val2_92_0_mux_fu_1269_p3 when (underflow_29_0_not_fu_1263_p2(0) = '1') else 
        p_Val2_s_58_fu_1277_p3;
    neg_llr_3_V_1_fu_2065_p3 <= 
        p_Val2_100_1_mux_fu_2049_p3 when (underflow_30_1_not_fu_2043_p2(0) = '1') else 
        p_Val2_100_1_fu_2057_p3;
    neg_llr_3_V_2_fu_2761_p3 <= 
        p_Val2_100_2_mux_fu_2745_p3 when (underflow_30_2_not_fu_2739_p2(0) = '1') else 
        p_Val2_100_2_fu_2753_p3;
    neg_llr_3_V_3_fu_3313_p3 <= 
        p_Val2_100_3_mux_fu_3297_p3 when (underflow_30_3_not_fu_3291_p2(0) = '1') else 
        p_Val2_100_3_fu_3305_p3;
    neg_llr_3_V_4_fu_8185_p3 <= 
        p_Val2_100_4_mux_fu_8171_p3 when (underflow_30_4_not_fu_8166_p2(0) = '1') else 
        p_Val2_100_4_fu_8178_p3;
    neg_llr_3_V_5_fu_8929_p3 <= 
        p_Val2_100_5_mux_fu_8915_p3 when (underflow_30_5_not_fu_8910_p2(0) = '1') else 
        p_Val2_100_5_fu_8922_p3;
    neg_llr_3_V_fu_1369_p3 <= 
        p_Val2_100_0_mux_fu_1353_p3 when (underflow_30_0_not_fu_1347_p2(0) = '1') else 
        p_Val2_4_60_fu_1361_p3;
    neg_llr_4_V_1_fu_2149_p3 <= 
        p_Val2_127_1_mux_fu_2133_p3 when (underflow_31_1_not_fu_2127_p2(0) = '1') else 
        p_Val2_127_1_fu_2141_p3;
    neg_llr_4_V_2_fu_6083_p3 <= 
        p_Val2_127_2_mux_fu_6069_p3 when (underflow_31_2_not_fu_6064_p2(0) = '1') else 
        p_Val2_127_2_fu_6076_p3;
    neg_llr_4_V_3_fu_7088_p3 <= 
        p_Val2_127_3_mux_fu_7074_p3 when (underflow_31_3_not_fu_7069_p2(0) = '1') else 
        p_Val2_127_3_fu_7081_p3;
    neg_llr_4_V_4_fu_8231_p3 <= 
        p_Val2_127_4_mux_fu_8217_p3 when (underflow_31_4_not_fu_8212_p2(0) = '1') else 
        p_Val2_127_4_fu_8224_p3;
    neg_llr_4_V_5_fu_8975_p3 <= 
        p_Val2_127_5_mux_fu_8961_p3 when (underflow_31_5_not_fu_8956_p2(0) = '1') else 
        p_Val2_127_5_fu_8968_p3;
    neg_llr_4_V_fu_1453_p3 <= 
        p_Val2_127_0_mux_fu_1437_p3 when (underflow_31_0_not_fu_1431_p2(0) = '1') else 
        p_Val2_5_fu_1445_p3;
    newSel10_fu_15120_p3 <= 
        p_Result_40_fu_15047_p1 when (sel_tmp34_reg_19492(0) = '1') else 
        p_Result_42_fu_15063_p5;
    newSel1_fu_15239_p3 <= 
        p_Result_32_fu_15157_p5 when (sel_tmp_fu_15224_p2(0) = '1') else 
        p_Result_35_fu_15188_p5;
    newSel2_fu_15247_p3 <= 
        newSel_fu_15232_p3 when (or_cond_reg_19510(0) = '1') else 
        p_Result_34_fu_15176_p5;
    newSel3_fu_15097_p3 <= 
        p_Result_38_fu_15020_p5 when (sel_tmp34_reg_19492(0) = '1') else 
        p_Result_39_fu_15032_p5;
    newSel4_fu_15266_p3 <= 
        ap_const_lv24_FF when (sel_tmp33_reg_19504(0) = '1') else 
        p_Result_36_fu_15200_p5;
    newSel5_fu_15281_p5 <= (p_Val2_1_fu_386(23 downto 16) & tmp_143_fu_15273_p3 & p_Val2_1_fu_386(7 downto 0));
    newSel6_fu_15293_p3 <= 
        p_Result_33_fu_15172_p1 when (sel_tmp_fu_15224_p2(0) = '1') else 
        p_Result_37_fu_15212_p5;
    newSel7_fu_15301_p3 <= 
        newSel4_fu_15266_p3 when (or_cond_reg_19510(0) = '1') else 
        newSel5_fu_15281_p5;
    newSel8_fu_15112_p3 <= 
        ap_const_lv24_FFF when (sel_tmp36_fu_15080_p2(0) = '1') else 
        p_Result_41_fu_15051_p5;
    newSel9_fu_15085_p3 <= 
        p_Result_38_fu_15020_p5 when (sel_tmp36_fu_15080_p2(0) = '1') else 
        p_Result_39_fu_15032_p5;
    newSel_fu_15232_p3 <= 
        p_Result_32_fu_15157_p5 when (sel_tmp33_reg_19504(0) = '1') else 
        p_Result_35_fu_15188_p5;
    not_s_i_i1_1_fu_2185_p2 <= (tmp_267_fu_2157_p3 xor ap_const_lv1_1);
    not_s_i_i1_2_fu_2827_p2 <= (tmp_323_fu_2799_p3 xor ap_const_lv1_1);
    not_s_i_i1_3_fu_3379_p2 <= (tmp_379_fu_3351_p3 xor ap_const_lv1_1);
    not_s_i_i1_4_fu_8275_p2 <= (tmp_435_fu_8239_p3 xor ap_const_lv1_1);
    not_s_i_i1_5_fu_9019_p2 <= (tmp_491_fu_8983_p3 xor ap_const_lv1_1);
    not_s_i_i1_fu_1489_p2 <= (tmp_211_fu_1461_p3 xor ap_const_lv1_1);
    not_s_i_i2_1_fu_2275_p2 <= (tmp_278_fu_2247_p3 xor ap_const_lv1_1);
    not_s_i_i2_2_fu_2917_p2 <= (tmp_334_fu_2889_p3 xor ap_const_lv1_1);
    not_s_i_i2_3_fu_3469_p2 <= (tmp_390_fu_3441_p3 xor ap_const_lv1_1);
    not_s_i_i2_4_fu_8415_p2 <= (tmp_446_fu_8379_p3 xor ap_const_lv1_1);
    not_s_i_i2_5_fu_9159_p2 <= (tmp_502_fu_9123_p3 xor ap_const_lv1_1);
    not_s_i_i2_fu_1579_p2 <= (tmp_222_fu_1551_p3 xor ap_const_lv1_1);
    not_s_i_i4_1_fu_2365_p2 <= (tmp_289_fu_2337_p3 xor ap_const_lv1_1);
    not_s_i_i4_2_fu_3007_p2 <= (tmp_345_fu_2979_p3 xor ap_const_lv1_1);
    not_s_i_i4_3_fu_3559_p2 <= (tmp_401_fu_3531_p3 xor ap_const_lv1_1);
    not_s_i_i4_4_fu_8555_p2 <= (tmp_457_fu_8519_p3 xor ap_const_lv1_1);
    not_s_i_i4_5_fu_9299_p2 <= (tmp_513_fu_9263_p3 xor ap_const_lv1_1);
    not_s_i_i4_fu_1669_p2 <= (tmp_233_fu_1641_p3 xor ap_const_lv1_1);
    not_s_i_i6_1_fu_2455_p2 <= (tmp_300_fu_2427_p3 xor ap_const_lv1_1);
    not_s_i_i6_2_fu_6946_p2 <= (tmp_356_fu_6910_p3 xor ap_const_lv1_1);
    not_s_i_i6_3_fu_7951_p2 <= (tmp_412_fu_7915_p3 xor ap_const_lv1_1);
    not_s_i_i6_4_fu_8695_p2 <= (tmp_468_fu_8659_p3 xor ap_const_lv1_1);
    not_s_i_i6_5_fu_9439_p2 <= (tmp_524_fu_9403_p3 xor ap_const_lv1_1);
    not_s_i_i6_fu_1759_p2 <= (tmp_244_fu_1731_p3 xor ap_const_lv1_1);
    or_cond1_fu_15254_p2 <= (sel_tmp28_reg_19498 or or_cond_reg_19510);
    or_cond4_fu_15093_p2 <= (tmp_49_reg_16366_pp0_iter15_reg xor tmp_27_reg_16433_pp0_iter15_reg);
    or_cond_fu_14076_p2 <= (sel_tmp33_fu_14071_p2 or sel_tmp32_fu_14066_p2);
    overflow_12_1_fu_5177_p2 <= (not_s_i_i1_1_reg_16805 and brmerge_i5_1_fu_5171_p2);
    overflow_12_2_fu_6315_p2 <= (not_s_i_i1_2_reg_17052 and brmerge_i5_2_fu_6309_p2);
    overflow_12_3_fu_7320_p2 <= (not_s_i_i1_3_reg_17249 and brmerge_i5_3_fu_7314_p2);
    overflow_12_4_fu_12048_p2 <= (not_s_i_i1_4_reg_18482 and brmerge_i5_4_fu_12042_p2);
    overflow_12_5_fu_13112_p2 <= (not_s_i_i1_5_reg_18762 and brmerge_i5_5_fu_13106_p2);
    overflow_13_1_fu_5450_p2 <= (not_s_i_i2_1_reg_16855 and brmerge_i7_1_fu_5444_p2);
    overflow_13_2_fu_6588_p2 <= (not_s_i_i2_2_reg_17102 and brmerge_i7_2_fu_6582_p2);
    overflow_13_3_fu_7593_p2 <= (not_s_i_i2_3_reg_17299 and brmerge_i7_3_fu_7587_p2);
    overflow_13_4_fu_12314_p2 <= (not_s_i_i2_4_reg_18544 and brmerge_i7_4_fu_12308_p2);
    overflow_13_5_fu_13378_p2 <= (not_s_i_i2_5_reg_18824 and brmerge_i7_5_fu_13372_p2);
    overflow_14_1_fu_5723_p2 <= (not_s_i_i4_1_reg_16905 and brmerge_i9_1_fu_5717_p2);
    overflow_14_2_fu_6861_p2 <= (not_s_i_i4_2_reg_17152 and brmerge_i9_2_fu_6855_p2);
    overflow_14_3_fu_7866_p2 <= (not_s_i_i4_3_reg_17349 and brmerge_i9_3_fu_7860_p2);
    overflow_14_4_fu_12580_p2 <= (not_s_i_i4_4_reg_18606 and brmerge_i9_4_fu_12574_p2);
    overflow_14_5_fu_13644_p2 <= (not_s_i_i4_5_reg_18886 and brmerge_i9_5_fu_13638_p2);
    overflow_15_1_fu_5996_p2 <= (not_s_i_i6_1_reg_16955 and brmerge_i11_1_fu_5990_p2);
    overflow_15_2_fu_11114_p2 <= (not_s_i_i6_2_reg_18156 and brmerge_i11_2_fu_11108_p2);
    overflow_15_3_fu_11761_p2 <= (not_s_i_i6_3_reg_18388 and brmerge_i11_3_fu_11755_p2);
    overflow_15_4_fu_12846_p2 <= (not_s_i_i6_4_reg_18668 and brmerge_i11_4_fu_12840_p2);
    overflow_15_5_fu_13910_p2 <= (not_s_i_i6_5_reg_18948 and brmerge_i11_5_fu_13904_p2);
    overflow_16_1_fu_5148_p2 <= (not_s_i_i1_1_reg_16805 and brmerge_i4_1_fu_5142_p2);
    overflow_16_2_fu_6286_p2 <= (not_s_i_i1_2_reg_17052 and brmerge_i4_2_fu_6280_p2);
    overflow_16_3_fu_7291_p2 <= (not_s_i_i1_3_reg_17249 and brmerge_i4_3_fu_7285_p2);
    overflow_16_4_fu_12008_p2 <= (not_s_i_i1_4_reg_18482 and brmerge_i4_4_fu_12002_p2);
    overflow_16_5_fu_13072_p2 <= (not_s_i_i1_5_reg_18762 and brmerge_i4_5_fu_13066_p2);
    overflow_17_1_fu_5421_p2 <= (not_s_i_i2_1_reg_16855 and brmerge_i6_1_fu_5415_p2);
    overflow_17_2_fu_6559_p2 <= (not_s_i_i2_2_reg_17102 and brmerge_i6_2_fu_6553_p2);
    overflow_17_3_fu_7564_p2 <= (not_s_i_i2_3_reg_17299 and brmerge_i6_3_fu_7558_p2);
    overflow_17_4_fu_12274_p2 <= (not_s_i_i2_4_reg_18544 and brmerge_i6_4_fu_12268_p2);
    overflow_17_5_fu_13338_p2 <= (not_s_i_i2_5_reg_18824 and brmerge_i6_5_fu_13332_p2);
    overflow_18_1_fu_5694_p2 <= (not_s_i_i4_1_reg_16905 and brmerge_i8_1_fu_5688_p2);
    overflow_18_2_fu_6832_p2 <= (not_s_i_i4_2_reg_17152 and brmerge_i8_2_fu_6826_p2);
    overflow_18_3_fu_7837_p2 <= (not_s_i_i4_3_reg_17349 and brmerge_i8_3_fu_7831_p2);
    overflow_18_4_fu_12540_p2 <= (not_s_i_i4_4_reg_18606 and brmerge_i8_4_fu_12534_p2);
    overflow_18_5_fu_13604_p2 <= (not_s_i_i4_5_reg_18886 and brmerge_i8_5_fu_13598_p2);
    overflow_19_1_fu_5967_p2 <= (not_s_i_i6_1_reg_16955 and brmerge_i10_1_fu_5961_p2);
    overflow_19_2_fu_11074_p2 <= (not_s_i_i6_2_reg_18156 and brmerge_i10_2_fu_11068_p2);
    overflow_19_3_fu_11721_p2 <= (not_s_i_i6_3_reg_18388 and brmerge_i10_3_fu_11715_p2);
    overflow_19_4_fu_12806_p2 <= (not_s_i_i6_4_reg_18668 and brmerge_i10_4_fu_12800_p2);
    overflow_19_5_fu_13870_p2 <= (not_s_i_i6_5_reg_18948 and brmerge_i10_5_fu_13864_p2);
    overflow_1_fu_4358_p2 <= (not_s_i_i2_reg_16619 and brmerge_i7_fu_4352_p2);
    overflow_2_fu_4602_p2 <= (not_s_i_i4_reg_16669 and brmerge_i8_fu_4596_p2);
    overflow_3_fu_4631_p2 <= (not_s_i_i4_reg_16669 and brmerge_i9_fu_4625_p2);
    overflow_4_fu_4875_p2 <= (not_s_i_i6_reg_16719 and brmerge_i_fu_4869_p2);
    overflow_5_fu_4904_p2 <= (not_s_i_i6_reg_16719 and brmerge_i1_fu_4898_p2);
    overflow_7_fu_4056_p2 <= (not_s_i_i1_reg_16569 and brmerge_i4_fu_4050_p2);
    overflow_8_fu_4085_p2 <= (not_s_i_i1_reg_16569 and brmerge_i5_fu_4079_p2);
    overflow_s_fu_4329_p2 <= (not_s_i_i2_reg_16619 and brmerge_i6_fu_4323_p2);
    p_38_i1_1_fu_10051_p2 <= (carry_14_1_reg_17771 and Range1_all_ones_1_reg_17776);
    p_38_i1_2_fu_10559_p2 <= (carry_14_2_reg_17995 and Range1_all_ones_2_reg_18000);
    p_38_i1_3_fu_11206_p2 <= (carry_14_3_reg_18227 and Range1_all_ones_3_reg_18232);
    p_38_i1_4_fu_11985_p2 <= (carry_14_4_fu_11897_p2 and Range1_all_ones_4_reg_18504);
    p_38_i1_5_fu_13049_p2 <= (carry_14_5_fu_12961_p2 and Range1_all_ones_s_reg_18784);
    p_38_i1_fu_9543_p2 <= (carry_s_reg_17555 and Range1_all_ones_reg_17560);
    p_38_i2_1_fu_10171_p2 <= (carry_18_1_reg_17825 and Range1_all_ones_6_1_reg_17830);
    p_38_i2_2_fu_10679_p2 <= (carry_18_2_reg_18049 and Range1_all_ones_6_2_reg_18054);
    p_38_i2_3_fu_11326_p2 <= (carry_18_3_reg_18281 and Range1_all_ones_6_3_reg_18286);
    p_38_i2_4_fu_12251_p2 <= (carry_18_4_fu_12163_p2 and Range1_all_ones_6_4_reg_18566);
    p_38_i2_5_fu_13315_p2 <= (carry_18_5_fu_13227_p2 and Range1_all_ones_6_5_reg_18846);
    p_38_i2_fu_9663_p2 <= (carry_3_reg_17609 and Range1_all_ones_6_reg_17614);
    p_38_i3_1_fu_10181_p2 <= (carry_19_1_reg_17835 and Range1_all_ones_7_1_reg_17840);
    p_38_i3_2_fu_10689_p2 <= (carry_19_2_reg_18059 and Range1_all_ones_7_2_reg_18064);
    p_38_i3_3_fu_11336_p2 <= (carry_19_3_reg_18291 and Range1_all_ones_7_3_reg_18296);
    p_38_i3_4_fu_12291_p2 <= (carry_19_4_fu_12196_p2 and Range1_all_ones_7_4_reg_18583);
    p_38_i3_5_fu_13355_p2 <= (carry_19_5_fu_13260_p2 and Range1_all_ones_7_5_reg_18863);
    p_38_i3_fu_9673_p2 <= (carry_4_reg_17619 and Range1_all_ones_7_reg_17624);
    p_38_i4_1_fu_10291_p2 <= (carry_22_1_reg_17879 and Range1_all_ones_8_1_reg_17884);
    p_38_i4_2_fu_10799_p2 <= (carry_22_2_reg_18103 and Range1_all_ones_8_2_reg_18108);
    p_38_i4_3_fu_11446_p2 <= (carry_22_3_reg_18335 and Range1_all_ones_8_3_reg_18340);
    p_38_i4_4_fu_12517_p2 <= (carry_22_4_fu_12429_p2 and Range1_all_ones_8_4_reg_18628);
    p_38_i4_5_fu_13581_p2 <= (carry_22_5_fu_13493_p2 and Range1_all_ones_8_5_reg_18908);
    p_38_i4_fu_9783_p2 <= (carry_5_reg_17663 and Range1_all_ones_8_reg_17668);
    p_38_i5_1_fu_10301_p2 <= (carry_23_1_reg_17889 and Range1_all_ones_9_1_reg_17894);
    p_38_i5_2_fu_10809_p2 <= (carry_23_2_reg_18113 and Range1_all_ones_9_2_reg_18118);
    p_38_i5_3_fu_11456_p2 <= (carry_23_3_reg_18345 and Range1_all_ones_9_3_reg_18350);
    p_38_i5_4_fu_12557_p2 <= (carry_23_4_fu_12462_p2 and Range1_all_ones_9_4_reg_18645);
    p_38_i5_5_fu_13621_p2 <= (carry_23_5_fu_13526_p2 and Range1_all_ones_9_5_reg_18925);
    p_38_i5_fu_9793_p2 <= (carry_6_reg_17673 and Range1_all_ones_9_reg_17678);
    p_38_i6_1_fu_10411_p2 <= (carry_26_1_reg_17933 and Range1_all_ones_10_1_reg_17938);
    p_38_i6_2_fu_11051_p2 <= (carry_26_2_fu_10963_p2 and Range1_all_ones_10_2_reg_18178);
    p_38_i6_3_fu_11698_p2 <= (carry_26_3_fu_11610_p2 and Range1_all_ones_10_3_reg_18410);
    p_38_i6_4_fu_12783_p2 <= (carry_26_4_fu_12695_p2 and Range1_all_ones_10_4_reg_18690);
    p_38_i6_5_fu_13847_p2 <= (carry_26_5_fu_13759_p2 and Range1_all_ones_10_5_reg_18970);
    p_38_i6_fu_9903_p2 <= (carry_7_reg_17717 and Range1_all_ones_10_reg_17722);
    p_38_i7_1_fu_10421_p2 <= (carry_27_1_reg_17943 and Range1_all_ones_11_1_reg_17948);
    p_38_i7_2_fu_11091_p2 <= (carry_27_2_fu_10996_p2 and Range1_all_ones_11_2_reg_18195);
    p_38_i7_3_fu_11738_p2 <= (carry_27_3_fu_11643_p2 and Range1_all_ones_11_3_reg_18427);
    p_38_i7_4_fu_12823_p2 <= (carry_27_4_fu_12728_p2 and Range1_all_ones_11_4_reg_18707);
    p_38_i7_5_fu_13887_p2 <= (carry_27_5_fu_13792_p2 and Range1_all_ones_11_5_reg_18987);
    p_38_i7_fu_9913_p2 <= (carry_8_reg_17727 and Range1_all_ones_11_reg_17732);
    p_38_i_1_fu_10061_p2 <= (carry_15_1_reg_17781 and Range1_all_ones_5_1_reg_17786);
    p_38_i_2_fu_10569_p2 <= (carry_15_2_reg_18005 and Range1_all_ones_5_2_reg_18010);
    p_38_i_3_fu_11216_p2 <= (carry_15_3_reg_18237 and Range1_all_ones_5_3_reg_18242);
    p_38_i_4_fu_12025_p2 <= (carry_15_4_fu_11930_p2 and Range1_all_ones_5_4_reg_18521);
    p_38_i_5_fu_13089_p2 <= (carry_15_5_fu_12994_p2 and Range1_all_ones_5_5_reg_18801);
    p_38_i_fu_9553_p2 <= (carry_2_reg_17565 and Range1_all_ones_5_reg_17570);
    p_41_i1_1_fu_5103_p2 <= (tmp_362_1_fu_5097_p2 and Range2_all_ones_1_reg_16817);
    p_41_i1_2_fu_6241_p2 <= (tmp_362_2_fu_6235_p2 and Range2_all_ones_2_reg_17064);
    p_41_i1_3_fu_7246_p2 <= (tmp_362_3_fu_7240_p2 and Range2_all_ones_3_reg_17261);
    p_41_i1_4_fu_11955_p2 <= (tmp_362_4_fu_11949_p2 and Range2_all_ones_4_reg_18499);
    p_41_i1_5_fu_13019_p2 <= (tmp_362_5_fu_13013_p2 and Range2_all_ones_s_reg_18779);
    p_41_i1_fu_4011_p2 <= (tmp_69_fu_4005_p2 and Range2_all_ones_reg_16581);
    p_41_i2_1_fu_5376_p2 <= (tmp_390_1_fu_5370_p2 and Range2_all_ones_6_1_reg_16867);
    p_41_i2_2_fu_6514_p2 <= (tmp_390_2_fu_6508_p2 and Range2_all_ones_6_2_reg_17114);
    p_41_i2_3_fu_7519_p2 <= (tmp_390_3_fu_7513_p2 and Range2_all_ones_6_3_reg_17311);
    p_41_i2_4_fu_12221_p2 <= (tmp_390_4_fu_12215_p2 and Range2_all_ones_6_4_reg_18561);
    p_41_i2_5_fu_13285_p2 <= (tmp_390_5_fu_13279_p2 and Range2_all_ones_6_5_reg_18841);
    p_41_i2_fu_4284_p2 <= (tmp_82_fu_4278_p2 and Range2_all_ones_6_reg_16631);
    p_41_i3_1_fu_5395_p2 <= (tmp_391_1_fu_5389_p2 and Range2_all_ones_7_1_fu_5347_p2);
    p_41_i3_2_fu_6533_p2 <= (tmp_391_2_fu_6527_p2 and Range2_all_ones_7_2_fu_6485_p2);
    p_41_i3_3_fu_7538_p2 <= (tmp_391_3_fu_7532_p2 and Range2_all_ones_7_3_fu_7490_p2);
    p_41_i3_4_fu_12239_p2 <= (tmp_391_4_fu_12233_p2 and Range2_all_ones_7_4_reg_18578);
    p_41_i3_5_fu_13303_p2 <= (tmp_391_5_fu_13297_p2 and Range2_all_ones_7_5_reg_18858);
    p_41_i3_fu_4303_p2 <= (tmp_83_fu_4297_p2 and Range2_all_ones_7_fu_4255_p2);
    p_41_i4_1_fu_5649_p2 <= (tmp_416_1_fu_5643_p2 and Range2_all_ones_8_1_reg_16917);
    p_41_i4_2_fu_6787_p2 <= (tmp_416_2_fu_6781_p2 and Range2_all_ones_8_2_reg_17164);
    p_41_i4_3_fu_7792_p2 <= (tmp_416_3_fu_7786_p2 and Range2_all_ones_8_3_reg_17361);
    p_41_i4_4_fu_12487_p2 <= (tmp_416_4_fu_12481_p2 and Range2_all_ones_8_4_reg_18623);
    p_41_i4_5_fu_13551_p2 <= (tmp_416_5_fu_13545_p2 and Range2_all_ones_8_5_reg_18903);
    p_41_i4_fu_4557_p2 <= (tmp_94_fu_4551_p2 and Range2_all_ones_8_reg_16681);
    p_41_i5_1_fu_5668_p2 <= (tmp_417_1_fu_5662_p2 and Range2_all_ones_9_1_fu_5620_p2);
    p_41_i5_2_fu_6806_p2 <= (tmp_417_2_fu_6800_p2 and Range2_all_ones_9_2_fu_6758_p2);
    p_41_i5_3_fu_7811_p2 <= (tmp_417_3_fu_7805_p2 and Range2_all_ones_9_3_fu_7763_p2);
    p_41_i5_4_fu_12505_p2 <= (tmp_417_4_fu_12499_p2 and Range2_all_ones_9_4_reg_18640);
    p_41_i5_5_fu_13569_p2 <= (tmp_417_5_fu_13563_p2 and Range2_all_ones_9_5_reg_18920);
    p_41_i5_fu_4576_p2 <= (tmp_95_fu_4570_p2 and Range2_all_ones_9_fu_4528_p2);
    p_41_i6_1_fu_5922_p2 <= (tmp_442_1_fu_5916_p2 and Range2_all_ones_10_1_reg_16967);
    p_41_i6_2_fu_11021_p2 <= (tmp_442_2_fu_11015_p2 and Range2_all_ones_10_2_reg_18173);
    p_41_i6_3_fu_11668_p2 <= (tmp_442_3_fu_11662_p2 and Range2_all_ones_10_3_reg_18405);
    p_41_i6_4_fu_12753_p2 <= (tmp_442_4_fu_12747_p2 and Range2_all_ones_10_4_reg_18685);
    p_41_i6_5_fu_13817_p2 <= (tmp_442_5_fu_13811_p2 and Range2_all_ones_10_5_reg_18965);
    p_41_i6_fu_4830_p2 <= (tmp_106_fu_4824_p2 and Range2_all_ones_10_reg_16731);
    p_41_i7_1_fu_5941_p2 <= (tmp_443_1_fu_5935_p2 and Range2_all_ones_11_1_fu_5893_p2);
    p_41_i7_2_fu_11039_p2 <= (tmp_443_2_fu_11033_p2 and Range2_all_ones_11_2_reg_18190);
    p_41_i7_3_fu_11686_p2 <= (tmp_443_3_fu_11680_p2 and Range2_all_ones_11_3_reg_18422);
    p_41_i7_4_fu_12771_p2 <= (tmp_443_4_fu_12765_p2 and Range2_all_ones_11_4_reg_18702);
    p_41_i7_5_fu_13835_p2 <= (tmp_443_5_fu_13829_p2 and Range2_all_ones_11_5_reg_18982);
    p_41_i7_fu_4849_p2 <= (tmp_107_fu_4843_p2 and Range2_all_ones_11_fu_4801_p2);
    p_41_i_1_fu_5122_p2 <= (tmp_363_1_fu_5116_p2 and Range2_all_ones_5_1_fu_5074_p2);
    p_41_i_2_fu_6260_p2 <= (tmp_363_2_fu_6254_p2 and Range2_all_ones_5_2_fu_6212_p2);
    p_41_i_3_fu_7265_p2 <= (tmp_363_3_fu_7259_p2 and Range2_all_ones_5_3_fu_7217_p2);
    p_41_i_4_fu_11973_p2 <= (tmp_363_4_fu_11967_p2 and Range2_all_ones_5_4_reg_18516);
    p_41_i_5_fu_13037_p2 <= (tmp_363_5_fu_13031_p2 and Range2_all_ones_5_5_reg_18796);
    p_41_i_fu_4030_p2 <= (tmp_71_fu_4024_p2 and Range2_all_ones_5_fu_3982_p2);
    p_Repl2_10_fu_15864_p3 <= p_Val2_2_fu_394(87 downto 87);
    p_Repl2_11_fu_15872_p3 <= p_Val2_2_fu_394(95 downto 95);
    p_Repl2_12_fu_15880_p3 <= p_Val2_2_fu_394(103 downto 103);
    p_Repl2_13_fu_15888_p3 <= p_Val2_2_fu_394(111 downto 111);
    p_Repl2_14_fu_15896_p3 <= p_Val2_2_fu_394(119 downto 119);
    p_Repl2_15_fu_15904_p3 <= p_Val2_2_fu_394(127 downto 127);
    p_Repl2_16_fu_15912_p3 <= p_Val2_2_fu_394(135 downto 135);
    p_Repl2_17_fu_15920_p3 <= p_Val2_2_fu_394(143 downto 143);
    p_Repl2_18_fu_15928_p3 <= p_Val2_2_fu_394(151 downto 151);
    p_Repl2_19_fu_15936_p3 <= p_Val2_2_fu_394(159 downto 159);
    p_Repl2_1_fu_15792_p3 <= p_Val2_2_fu_394(15 downto 15);
    p_Repl2_20_fu_15944_p3 <= p_Val2_2_fu_394(167 downto 167);
    p_Repl2_21_fu_15952_p3 <= p_Val2_2_fu_394(175 downto 175);
    p_Repl2_22_fu_15960_p3 <= p_Val2_2_fu_394(183 downto 183);
    p_Repl2_23_fu_15968_p3 <= p_Val2_2_fu_394(191 downto 191);
    p_Repl2_2_fu_15800_p3 <= p_Val2_2_fu_394(23 downto 23);
    p_Repl2_3_fu_15808_p3 <= p_Val2_2_fu_394(31 downto 31);
    p_Repl2_4_fu_15816_p3 <= p_Val2_2_fu_394(39 downto 39);
    p_Repl2_5_fu_15824_p3 <= p_Val2_2_fu_394(47 downto 47);
    p_Repl2_6_fu_15832_p3 <= p_Val2_2_fu_394(55 downto 55);
    p_Repl2_7_fu_15840_p3 <= p_Val2_2_fu_394(63 downto 63);
    p_Repl2_8_fu_15848_p3 <= p_Val2_2_fu_394(71 downto 71);
    p_Repl2_9_fu_15856_p3 <= p_Val2_2_fu_394(79 downto 79);
    p_Repl2_s_fu_15784_p3 <= p_Val2_2_fu_394(7 downto 7);
    p_Result_11_fu_1685_p4 <= neg_llr_3_V_fu_1369_p3(15 downto 13);
    p_Result_15_fu_1775_p4 <= neg_llr_4_V_fu_1453_p3(15 downto 13);
    p_Result_19_fu_15591_p5 <= (p_Val2_1_fu_386(23 downto 8) & ap_const_lv4_F & p_Val2_1_fu_386(3 downto 0));
    p_Result_1_fu_15661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_538_fu_15658_p1),24));
    p_Result_20_fu_15512_p5 <= (p_Val2_2_fu_394(191 downto 96) & tmp_40_fu_15504_p5 & p_Val2_2_fu_394(63 downto 0));
    p_Result_21_fu_15549_p5 <= (p_Val2_1_fu_386(23 downto 12) & tmp_540_fu_15546_p1 & p_Val2_1_fu_386(7 downto 0));
    p_Result_22_fu_15529_p5 <= (p_Val2_1_fu_386(23 downto 12) & ap_const_lv4_F & p_Val2_1_fu_386(7 downto 0));
    p_Result_23_fu_15450_p5 <= (p_Val2_2_fu_394(191 downto 128) & tmp_44_fu_15442_p5 & p_Val2_2_fu_394(95 downto 0));
    p_Result_24_fu_15487_p5 <= (p_Val2_1_fu_386(23 downto 16) & tmp_541_fu_15484_p1 & p_Val2_1_fu_386(11 downto 0));
    p_Result_25_fu_15467_p5 <= (p_Val2_1_fu_386(23 downto 16) & ap_const_lv4_F & p_Val2_1_fu_386(11 downto 0));
    p_Result_26_fu_15388_p5 <= (p_Val2_2_fu_394(191 downto 160) & tmp_48_fu_15326_p5 & p_Val2_2_fu_394(127 downto 0));
    p_Result_27_fu_15425_p5 <= (p_Val2_1_fu_386(23 downto 20) & tmp_542_fu_15422_p1 & p_Val2_1_fu_386(15 downto 0));
    p_Result_28_fu_15405_p5 <= (p_Val2_1_fu_386(23 downto 20) & ap_const_lv4_F & p_Val2_1_fu_386(15 downto 0));
    p_Result_29_fu_15334_p5 <= (tmp_48_fu_15326_p5 & p_Val2_2_fu_394(159 downto 0));
    p_Result_2_fu_15574_p5 <= (p_Val2_2_fu_394(191 downto 64) & tmp_32_fu_15566_p5 & p_Val2_2_fu_394(31 downto 0));
    p_Result_30_fu_15371_p5 <= (tmp_543_fu_15368_p1 & p_Val2_1_fu_386(19 downto 0));
    p_Result_31_fu_15351_p5 <= (ap_const_lv4_F & p_Val2_1_fu_386(19 downto 0));
    p_Result_32_fu_15157_p5 <= (p_Val2_2_fu_394(191 downto 64) & tmp_21_fu_15145_p9);
    p_Result_33_fu_15172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_536_fu_15169_p1),24));
    p_Result_34_fu_15176_p5 <= (p_Val2_2_fu_394(191 downto 128) & tmp_21_fu_15145_p9 & p_Val2_2_fu_394(63 downto 0));
    p_Result_35_fu_15188_p5 <= (tmp_21_fu_15145_p9 & p_Val2_2_fu_394(127 downto 0));
    p_Result_36_fu_15200_p5 <= (tmp_536_fu_15169_p1 & p_Val2_1_fu_386(15 downto 0));
    p_Result_37_fu_15212_p5 <= (ap_const_lv8_FF & p_Val2_1_fu_386(15 downto 0));
    p_Result_38_fu_15020_p5 <= (p_Val2_2_fu_394(191 downto 96) & tmp_14_fu_15004_p13);
    p_Result_39_fu_15032_p5 <= (tmp_14_fu_15004_p13 & p_Val2_2_fu_394(95 downto 0));
    p_Result_3_fu_15611_p5 <= (p_Val2_1_fu_386(23 downto 8) & tmp_539_fu_15608_p1 & p_Val2_1_fu_386(3 downto 0));
    p_Result_40_fu_15047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_537_fu_15044_p1),24));
    p_Result_41_fu_15051_p5 <= (tmp_537_fu_15044_p1 & p_Val2_1_fu_386(11 downto 0));
    p_Result_42_fu_15063_p5 <= (ap_const_lv12_FFF & p_Val2_1_fu_386(11 downto 0));
    p_Result_43_fu_14950_p25 <= (((((((((((((((((((((((tmp_135_fu_14922_p3 & tmp_131_fu_14598_p3) & tmp_124_fu_14295_p3) & tmp_120_fu_14214_p3) & tmp_116_reg_19046) & tmp_64_reg_18999) & tmp_137_fu_14929_p3) & tmp_132_fu_14605_p3) & tmp_125_reg_19167) & tmp_121_reg_19111) & tmp_117_reg_19052) & tmp_65_reg_19010) & tmp_139_fu_14936_p3) & tmp_133_fu_14612_p3) & tmp_127_reg_19173) & tmp_122_reg_19117) & tmp_118_reg_19059) & tmp_114_reg_19022) & tmp_141_fu_14943_p3) & tmp_134_fu_14619_p3) & tmp_129_reg_19179) & tmp_123_reg_19123) & tmp_119_reg_19066) & tmp_115_reg_19034);
    p_Result_44_fu_15976_p25 <= (((((((((((((((((((((((p_Repl2_23_fu_15968_p3 & p_Repl2_22_fu_15960_p3) & p_Repl2_21_fu_15952_p3) & p_Repl2_20_fu_15944_p3) & p_Repl2_19_fu_15936_p3) & p_Repl2_18_fu_15928_p3) & p_Repl2_17_fu_15920_p3) & p_Repl2_16_fu_15912_p3) & p_Repl2_15_fu_15904_p3) & p_Repl2_14_fu_15896_p3) & p_Repl2_13_fu_15888_p3) & p_Repl2_12_fu_15880_p3) & p_Repl2_11_fu_15872_p3) & p_Repl2_10_fu_15864_p3) & p_Repl2_9_fu_15856_p3) & p_Repl2_8_fu_15848_p3) & p_Repl2_7_fu_15840_p3) & p_Repl2_6_fu_15832_p3) & p_Repl2_5_fu_15824_p3) & p_Repl2_4_fu_15816_p3) & p_Repl2_3_fu_15808_p3) & p_Repl2_2_fu_15800_p3) & p_Repl2_1_fu_15792_p3) & p_Repl2_s_fu_15784_p3);
    p_Result_45_fu_16135_p2 <= (tmp_586_fu_16129_p2 or tmp_585_fu_16123_p2);
    p_Result_523_4_fu_8341_p4 <= neg_llr_1_V_4_fu_8093_p3(15 downto 11);
    p_Result_523_5_fu_9085_p4 <= neg_llr_1_V_5_fu_8837_p3(15 downto 11);
    p_Result_524_4_fu_8357_p4 <= neg_llr_1_V_4_fu_8093_p3(15 downto 10);
    p_Result_524_5_fu_9101_p4 <= neg_llr_1_V_5_fu_8837_p3(15 downto 10);
    p_Result_527_4_fu_8481_p4 <= neg_llr_2_V_4_fu_8139_p3(15 downto 11);
    p_Result_527_5_fu_9225_p4 <= neg_llr_2_V_5_fu_8883_p3(15 downto 11);
    p_Result_528_4_fu_8497_p4 <= neg_llr_2_V_4_fu_8139_p3(15 downto 10);
    p_Result_528_5_fu_9241_p4 <= neg_llr_2_V_5_fu_8883_p3(15 downto 10);
    p_Result_531_4_fu_8621_p4 <= neg_llr_3_V_4_fu_8185_p3(15 downto 11);
    p_Result_531_5_fu_9365_p4 <= neg_llr_3_V_5_fu_8929_p3(15 downto 11);
    p_Result_532_4_fu_8637_p4 <= neg_llr_3_V_4_fu_8185_p3(15 downto 10);
    p_Result_532_5_fu_9381_p4 <= neg_llr_3_V_5_fu_8929_p3(15 downto 10);
    p_Result_535_2_fu_7012_p4 <= neg_llr_4_V_2_fu_6083_p3(15 downto 11);
    p_Result_535_3_fu_8017_p4 <= neg_llr_4_V_3_fu_7088_p3(15 downto 11);
    p_Result_535_4_fu_8761_p4 <= neg_llr_4_V_4_fu_8231_p3(15 downto 11);
    p_Result_535_5_fu_9505_p4 <= neg_llr_4_V_5_fu_8975_p3(15 downto 11);
    p_Result_536_2_fu_7028_p4 <= neg_llr_4_V_2_fu_6083_p3(15 downto 10);
    p_Result_536_3_fu_8033_p4 <= neg_llr_4_V_3_fu_7088_p3(15 downto 10);
    p_Result_536_4_fu_8777_p4 <= neg_llr_4_V_4_fu_8231_p3(15 downto 10);
    p_Result_536_5_fu_9521_p4 <= neg_llr_4_V_5_fu_8975_p3(15 downto 10);
    p_Result_539_1_fu_2201_p4 <= neg_llr_1_V_1_fu_1897_p3(15 downto 13);
    p_Result_539_2_fu_2843_p4 <= neg_llr_1_V_2_fu_2593_p3(15 downto 13);
    p_Result_539_3_fu_3395_p4 <= neg_llr_1_V_3_fu_3145_p3(15 downto 13);
    p_Result_539_4_fu_8303_p4 <= neg_llr_1_V_4_fu_8093_p3(15 downto 13);
    p_Result_539_5_fu_9047_p4 <= neg_llr_1_V_5_fu_8837_p3(15 downto 13);
    p_Result_540_4_fu_8319_p4 <= neg_llr_1_V_4_fu_8093_p3(15 downto 12);
    p_Result_540_5_fu_9063_p4 <= neg_llr_1_V_5_fu_8837_p3(15 downto 12);
    p_Result_543_1_fu_2291_p4 <= neg_llr_2_V_1_fu_1981_p3(15 downto 13);
    p_Result_543_2_fu_2933_p4 <= neg_llr_2_V_2_fu_2677_p3(15 downto 13);
    p_Result_543_3_fu_3485_p4 <= neg_llr_2_V_3_fu_3229_p3(15 downto 13);
    p_Result_543_4_fu_8443_p4 <= neg_llr_2_V_4_fu_8139_p3(15 downto 13);
    p_Result_543_5_fu_9187_p4 <= neg_llr_2_V_5_fu_8883_p3(15 downto 13);
    p_Result_544_4_fu_8459_p4 <= neg_llr_2_V_4_fu_8139_p3(15 downto 12);
    p_Result_544_5_fu_9203_p4 <= neg_llr_2_V_5_fu_8883_p3(15 downto 12);
    p_Result_547_1_fu_2381_p4 <= neg_llr_3_V_1_fu_2065_p3(15 downto 13);
    p_Result_547_2_fu_3023_p4 <= neg_llr_3_V_2_fu_2761_p3(15 downto 13);
    p_Result_547_3_fu_3575_p4 <= neg_llr_3_V_3_fu_3313_p3(15 downto 13);
    p_Result_547_4_fu_8583_p4 <= neg_llr_3_V_4_fu_8185_p3(15 downto 13);
    p_Result_547_5_fu_9327_p4 <= neg_llr_3_V_5_fu_8929_p3(15 downto 13);
    p_Result_548_4_fu_8599_p4 <= neg_llr_3_V_4_fu_8185_p3(15 downto 12);
    p_Result_548_5_fu_9343_p4 <= neg_llr_3_V_5_fu_8929_p3(15 downto 12);
    p_Result_551_1_fu_2471_p4 <= neg_llr_4_V_1_fu_2149_p3(15 downto 13);
    p_Result_551_2_fu_6974_p4 <= neg_llr_4_V_2_fu_6083_p3(15 downto 13);
    p_Result_551_3_fu_7979_p4 <= neg_llr_4_V_3_fu_7088_p3(15 downto 13);
    p_Result_551_4_fu_8723_p4 <= neg_llr_4_V_4_fu_8231_p3(15 downto 13);
    p_Result_551_5_fu_9467_p4 <= neg_llr_4_V_5_fu_8975_p3(15 downto 13);
    p_Result_552_2_fu_6990_p4 <= neg_llr_4_V_2_fu_6083_p3(15 downto 12);
    p_Result_552_3_fu_7995_p4 <= neg_llr_4_V_3_fu_7088_p3(15 downto 12);
    p_Result_552_4_fu_8739_p4 <= neg_llr_4_V_4_fu_8231_p3(15 downto 12);
    p_Result_552_5_fu_9483_p4 <= neg_llr_4_V_5_fu_8975_p3(15 downto 12);
    p_Result_7_fu_1595_p4 <= neg_llr_2_V_fu_1285_p3(15 downto 13);
    p_Result_s_111_fu_15636_p5 <= (p_Val2_2_fu_394(191 downto 32) & tmp_17_fu_15628_p5);
    p_Result_s_fu_1505_p4 <= neg_llr_1_V_fu_1201_p3(15 downto 13);
    p_Val2_100_0_mux_fu_1353_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i6_fu_1341_p2(0) = '1') else 
        tmp_206_fu_1311_p1;
    p_Val2_100_1_fu_2057_p3 <= 
        ap_const_lv16_8000 when (underflow_30_1_fu_2031_p2(0) = '1') else 
        tmp_262_fu_2007_p1;
    p_Val2_100_1_mux_fu_2049_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i6_1_fu_2037_p2(0) = '1') else 
        tmp_262_fu_2007_p1;
    p_Val2_100_2_fu_2753_p3 <= 
        ap_const_lv16_8000 when (underflow_30_2_fu_2727_p2(0) = '1') else 
        tmp_318_fu_2703_p1;
    p_Val2_100_2_mux_fu_2745_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i6_2_fu_2733_p2(0) = '1') else 
        tmp_318_fu_2703_p1;
    p_Val2_100_3_fu_3305_p3 <= 
        ap_const_lv16_8000 when (underflow_30_3_fu_3279_p2(0) = '1') else 
        tmp_374_fu_3255_p1;
    p_Val2_100_3_mux_fu_3297_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i6_3_fu_3285_p2(0) = '1') else 
        tmp_374_fu_3255_p1;
    p_Val2_100_4_fu_8178_p3 <= 
        ap_const_lv16_8000 when (underflow_30_4_fu_8157_p2(0) = '1') else 
        tmp_430_reg_17430;
    p_Val2_100_4_mux_fu_8171_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i6_4_fu_8162_p2(0) = '1') else 
        tmp_430_reg_17430;
    p_Val2_100_5_fu_8922_p3 <= 
        ap_const_lv16_8000 when (underflow_30_5_fu_8901_p2(0) = '1') else 
        tmp_486_reg_17510;
    p_Val2_100_5_mux_fu_8915_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i6_5_fu_8906_p2(0) = '1') else 
        tmp_486_reg_17510;
    p_Val2_10_69_fu_9989_p3 <= 
        ap_const_lv8_81 when (underflow_10_fu_9928_p2(0) = '1') else 
        p_Val2_21_reg_17705;
    p_Val2_11_0_mux_fu_9742_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i2_fu_9726_p2(0) = '1') else 
        p_Val2_11_reg_17603;
    p_Val2_11_1_74_fu_10264_p3 <= 
        ap_const_lv6_21 when (underflow_33_1_fu_10229_p2(0) = '1') else 
        p_Val2_11_1_reg_17819;
    p_Val2_11_1_fu_5270_p2 <= std_logic_vector(unsigned(tmp_381_1_fu_5266_p1) + unsigned(p_Val2_10_1_reg_16862));
    p_Val2_11_1_mux_fu_10250_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i2_1_fu_10234_p2(0) = '1') else 
        p_Val2_11_1_reg_17819;
    p_Val2_11_2_82_fu_10772_p3 <= 
        ap_const_lv6_21 when (underflow_33_2_fu_10737_p2(0) = '1') else 
        p_Val2_11_2_reg_18043;
    p_Val2_11_2_fu_6408_p2 <= std_logic_vector(unsigned(tmp_381_2_fu_6404_p1) + unsigned(p_Val2_10_2_reg_17109));
    p_Val2_11_2_mux_fu_10758_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i2_2_fu_10742_p2(0) = '1') else 
        p_Val2_11_2_reg_18043;
    p_Val2_11_3_90_fu_11419_p3 <= 
        ap_const_lv6_21 when (underflow_33_3_fu_11384_p2(0) = '1') else 
        p_Val2_11_3_reg_18275;
    p_Val2_11_3_fu_7413_p2 <= std_logic_vector(unsigned(tmp_381_3_fu_7409_p1) + unsigned(p_Val2_10_3_reg_17306));
    p_Val2_11_3_mux_fu_11405_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i2_3_fu_11389_p2(0) = '1') else 
        p_Val2_11_3_reg_18275;
    p_Val2_11_4_98_fu_14424_p3 <= 
        ap_const_lv6_21 when (underflow_33_4_reg_19254(0) = '1') else 
        p_Val2_11_4_reg_19229;
    p_Val2_11_4_fu_12144_p2 <= std_logic_vector(unsigned(tmp_381_4_fu_12141_p1) + unsigned(p_Val2_10_4_reg_18556));
    p_Val2_11_4_mux_fu_14411_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i2_4_fu_14397_p2(0) = '1') else 
        p_Val2_11_4_reg_19229;
    p_Val2_11_5_106_fu_14748_p3 <= 
        ap_const_lv6_21 when (underflow_33_5_reg_19406(0) = '1') else 
        p_Val2_11_5_reg_19381;
    p_Val2_11_5_fu_13208_p2 <= std_logic_vector(unsigned(tmp_381_5_fu_13205_p1) + unsigned(p_Val2_10_5_reg_18836));
    p_Val2_11_5_mux_fu_14735_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i2_5_fu_14721_p2(0) = '1') else 
        p_Val2_11_5_reg_19381;
    p_Val2_11_70_fu_9996_p3 <= 
        ap_const_lv6_21 when (underflow_11_fu_9961_p2(0) = '1') else 
        p_Val2_15_reg_17711;
    p_Val2_11_fu_4178_p2 <= std_logic_vector(unsigned(tmp_79_fu_4174_p1) + unsigned(p_Val2_10_reg_16626));
    p_Val2_126_1_fu_2077_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_11_1_cast_fu_2073_p1));
    p_Val2_126_2_fu_2773_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_11_2_cast_fu_2769_p1));
    p_Val2_126_3_fu_3325_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_11_3_cast_fu_3321_p1));
    p_Val2_126_4_fu_3715_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_11_4_cast_fu_3711_p1));
    p_Val2_126_5_fu_3835_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_11_5_cast_fu_3831_p1));
    p_Val2_127_0_mux_fu_1437_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i7_fu_1425_p2(0) = '1') else 
        tmp_209_fu_1395_p1;
    p_Val2_127_1_fu_2141_p3 <= 
        ap_const_lv16_8000 when (underflow_31_1_fu_2115_p2(0) = '1') else 
        tmp_265_fu_2091_p1;
    p_Val2_127_1_mux_fu_2133_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i7_1_fu_2121_p2(0) = '1') else 
        tmp_265_fu_2091_p1;
    p_Val2_127_2_fu_6076_p3 <= 
        ap_const_lv16_8000 when (underflow_31_2_fu_6055_p2(0) = '1') else 
        tmp_321_reg_17023;
    p_Val2_127_2_mux_fu_6069_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i7_2_fu_6060_p2(0) = '1') else 
        tmp_321_reg_17023;
    p_Val2_127_3_fu_7081_p3 <= 
        ap_const_lv16_8000 when (underflow_31_3_fu_7060_p2(0) = '1') else 
        tmp_377_reg_17220;
    p_Val2_127_3_mux_fu_7074_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i7_3_fu_7065_p2(0) = '1') else 
        tmp_377_reg_17220;
    p_Val2_127_4_fu_8224_p3 <= 
        ap_const_lv16_8000 when (underflow_31_4_fu_8203_p2(0) = '1') else 
        tmp_433_reg_17450;
    p_Val2_127_4_mux_fu_8217_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i7_4_fu_8208_p2(0) = '1') else 
        tmp_433_reg_17450;
    p_Val2_127_5_fu_8968_p3 <= 
        ap_const_lv16_8000 when (underflow_31_5_fu_8947_p2(0) = '1') else 
        tmp_489_reg_17530;
    p_Val2_127_5_mux_fu_8961_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i7_5_fu_8952_p2(0) = '1') else 
        tmp_489_reg_17530;
    p_Val2_130_0_mux_fu_9589_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i8_fu_9573_p2(0) = '1') else 
        p_Val2_7_62_reg_17543;
    p_Val2_130_1_71_fu_10137_p3 <= 
        ap_const_lv8_81 when (underflow_36_1_fu_10076_p2(0) = '1') else 
        p_Val2_130_1_reg_17759;
    p_Val2_130_1_fu_4981_p2 <= std_logic_vector(unsigned(tmp_348_1_fu_4977_p1) + unsigned(p_Val2_129_1_reg_16795));
    p_Val2_130_1_mux_fu_10097_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i8_1_fu_10081_p2(0) = '1') else 
        p_Val2_130_1_reg_17759;
    p_Val2_130_2_79_fu_10645_p3 <= 
        ap_const_lv8_81 when (underflow_36_2_fu_10584_p2(0) = '1') else 
        p_Val2_130_2_reg_17983;
    p_Val2_130_2_fu_6119_p2 <= std_logic_vector(unsigned(tmp_348_2_fu_6115_p1) + unsigned(p_Val2_129_2_reg_17042));
    p_Val2_130_2_mux_fu_10605_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i8_2_fu_10589_p2(0) = '1') else 
        p_Val2_130_2_reg_17983;
    p_Val2_130_3_87_fu_11292_p3 <= 
        ap_const_lv8_81 when (underflow_36_3_fu_11231_p2(0) = '1') else 
        p_Val2_130_3_reg_18215;
    p_Val2_130_3_fu_7124_p2 <= std_logic_vector(unsigned(tmp_348_3_fu_7120_p1) + unsigned(p_Val2_129_3_reg_17239));
    p_Val2_130_3_mux_fu_11252_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i8_3_fu_11236_p2(0) = '1') else 
        p_Val2_130_3_reg_18215;
    p_Val2_130_4_95_fu_14344_p3 <= 
        ap_const_lv8_81 when (underflow_36_4_reg_19209(0) = '1') else 
        p_Val2_130_4_reg_19185;
    p_Val2_130_4_fu_11863_p2 <= std_logic_vector(unsigned(tmp_348_4_fu_11860_p1) + unsigned(p_Val2_129_4_reg_18477));
    p_Val2_130_4_mux_fu_14316_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i8_4_fu_14302_p2(0) = '1') else 
        p_Val2_130_4_reg_19185;
    p_Val2_130_5_103_fu_14668_p3 <= 
        ap_const_lv8_81 when (underflow_36_5_reg_19361(0) = '1') else 
        p_Val2_130_5_reg_19337;
    p_Val2_130_5_fu_12927_p2 <= std_logic_vector(unsigned(tmp_348_5_fu_12924_p1) + unsigned(p_Val2_129_5_reg_18757));
    p_Val2_130_5_mux_fu_14640_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i8_5_fu_14626_p2(0) = '1') else 
        p_Val2_130_5_reg_19337;
    p_Val2_136_0_mux_fu_9709_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i1_fu_9693_p2(0) = '1') else 
        p_Val2_17_reg_17597;
    p_Val2_136_1_73_fu_10257_p3 <= 
        ap_const_lv8_81 when (underflow_37_1_fu_10196_p2(0) = '1') else 
        p_Val2_136_1_reg_17813;
    p_Val2_136_1_fu_5254_p2 <= std_logic_vector(unsigned(tmp_375_1_fu_5250_p1) + unsigned(p_Val2_133_1_reg_16845));
    p_Val2_136_1_mux_fu_10217_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i1_1_fu_10201_p2(0) = '1') else 
        p_Val2_136_1_reg_17813;
    p_Val2_136_2_81_fu_10765_p3 <= 
        ap_const_lv8_81 when (underflow_37_2_fu_10704_p2(0) = '1') else 
        p_Val2_136_2_reg_18037;
    p_Val2_136_2_fu_6392_p2 <= std_logic_vector(unsigned(tmp_375_2_fu_6388_p1) + unsigned(p_Val2_133_2_reg_17092));
    p_Val2_136_2_mux_fu_10725_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i1_2_fu_10709_p2(0) = '1') else 
        p_Val2_136_2_reg_18037;
    p_Val2_136_3_89_fu_11412_p3 <= 
        ap_const_lv8_81 when (underflow_37_3_fu_11351_p2(0) = '1') else 
        p_Val2_136_3_reg_18269;
    p_Val2_136_3_fu_7397_p2 <= std_logic_vector(unsigned(tmp_375_3_fu_7393_p1) + unsigned(p_Val2_133_3_reg_17289));
    p_Val2_136_3_mux_fu_11372_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i1_3_fu_11356_p2(0) = '1') else 
        p_Val2_136_3_reg_18269;
    p_Val2_136_4_97_fu_14418_p3 <= 
        ap_const_lv8_81 when (underflow_37_4_reg_19247(0) = '1') else 
        p_Val2_136_4_reg_19223;
    p_Val2_136_4_fu_12129_p2 <= std_logic_vector(unsigned(tmp_375_4_fu_12126_p1) + unsigned(p_Val2_133_4_reg_18539));
    p_Val2_136_4_mux_fu_14390_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i1_4_fu_14376_p2(0) = '1') else 
        p_Val2_136_4_reg_19223;
    p_Val2_136_5_105_fu_14742_p3 <= 
        ap_const_lv8_81 when (underflow_37_5_reg_19399(0) = '1') else 
        p_Val2_136_5_reg_19375;
    p_Val2_136_5_fu_13193_p2 <= std_logic_vector(unsigned(tmp_375_5_fu_13190_p1) + unsigned(p_Val2_133_5_reg_18819));
    p_Val2_136_5_mux_fu_14714_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i1_5_fu_14700_p2(0) = '1') else 
        p_Val2_136_5_reg_19375;
    p_Val2_13_0_mux_fu_9862_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i4_fu_9846_p2(0) = '1') else 
        p_Val2_13_reg_17657;
    p_Val2_13_1_76_fu_10384_p3 <= 
        ap_const_lv6_21 when (underflow_34_1_fu_10349_p2(0) = '1') else 
        p_Val2_13_1_reg_17873;
    p_Val2_13_1_fu_5543_p2 <= std_logic_vector(unsigned(tmp_407_1_fu_5539_p1) + unsigned(p_Val2_12_1_reg_16912));
    p_Val2_13_1_mux_fu_10370_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i4_1_fu_10354_p2(0) = '1') else 
        p_Val2_13_1_reg_17873;
    p_Val2_13_2_84_fu_10892_p3 <= 
        ap_const_lv6_21 when (underflow_34_2_fu_10857_p2(0) = '1') else 
        p_Val2_13_2_reg_18097;
    p_Val2_13_2_fu_6681_p2 <= std_logic_vector(unsigned(tmp_407_2_fu_6677_p1) + unsigned(p_Val2_12_2_reg_17159));
    p_Val2_13_2_mux_fu_10878_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i4_2_fu_10862_p2(0) = '1') else 
        p_Val2_13_2_reg_18097;
    p_Val2_13_3_92_fu_11539_p3 <= 
        ap_const_lv6_21 when (underflow_34_3_fu_11504_p2(0) = '1') else 
        p_Val2_13_3_reg_18329;
    p_Val2_13_3_fu_7686_p2 <= std_logic_vector(unsigned(tmp_407_3_fu_7682_p1) + unsigned(p_Val2_12_3_reg_17356));
    p_Val2_13_3_mux_fu_11525_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i4_3_fu_11509_p2(0) = '1') else 
        p_Val2_13_3_reg_18329;
    p_Val2_13_4_100_fu_14498_p3 <= 
        ap_const_lv6_21 when (underflow_34_4_reg_19292(0) = '1') else 
        p_Val2_13_4_reg_19267;
    p_Val2_13_4_fu_12410_p2 <= std_logic_vector(unsigned(tmp_407_4_fu_12407_p1) + unsigned(p_Val2_12_4_reg_18618));
    p_Val2_13_4_mux_fu_14485_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i4_4_fu_14471_p2(0) = '1') else 
        p_Val2_13_4_reg_19267;
    p_Val2_13_5_108_fu_14822_p3 <= 
        ap_const_lv6_21 when (underflow_34_5_reg_19444(0) = '1') else 
        p_Val2_13_5_reg_19419;
    p_Val2_13_5_fu_13474_p2 <= std_logic_vector(unsigned(tmp_407_5_fu_13471_p1) + unsigned(p_Val2_12_5_reg_18898));
    p_Val2_13_5_mux_fu_14809_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i4_5_fu_14795_p2(0) = '1') else 
        p_Val2_13_5_reg_19419;
    p_Val2_13_fu_4451_p2 <= std_logic_vector(unsigned(tmp_91_fu_4447_p1) + unsigned(p_Val2_12_reg_16676));
    p_Val2_142_0_mux_fu_9829_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i3_fu_9813_p2(0) = '1') else 
        p_Val2_19_reg_17651;
    p_Val2_142_1_75_fu_10377_p3 <= 
        ap_const_lv8_81 when (underflow_38_1_fu_10316_p2(0) = '1') else 
        p_Val2_142_1_reg_17867;
    p_Val2_142_1_fu_5527_p2 <= std_logic_vector(unsigned(tmp_402_1_fu_5523_p1) + unsigned(p_Val2_139_1_reg_16895));
    p_Val2_142_1_mux_fu_10337_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i3_1_fu_10321_p2(0) = '1') else 
        p_Val2_142_1_reg_17867;
    p_Val2_142_2_83_fu_10885_p3 <= 
        ap_const_lv8_81 when (underflow_38_2_fu_10824_p2(0) = '1') else 
        p_Val2_142_2_reg_18091;
    p_Val2_142_2_fu_6665_p2 <= std_logic_vector(unsigned(tmp_402_2_fu_6661_p1) + unsigned(p_Val2_139_2_reg_17142));
    p_Val2_142_2_mux_fu_10845_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i3_2_fu_10829_p2(0) = '1') else 
        p_Val2_142_2_reg_18091;
    p_Val2_142_3_91_fu_11532_p3 <= 
        ap_const_lv8_81 when (underflow_38_3_fu_11471_p2(0) = '1') else 
        p_Val2_142_3_reg_18323;
    p_Val2_142_3_fu_7670_p2 <= std_logic_vector(unsigned(tmp_402_3_fu_7666_p1) + unsigned(p_Val2_139_3_reg_17339));
    p_Val2_142_3_mux_fu_11492_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i3_3_fu_11476_p2(0) = '1') else 
        p_Val2_142_3_reg_18323;
    p_Val2_142_4_99_fu_14492_p3 <= 
        ap_const_lv8_81 when (underflow_38_4_reg_19285(0) = '1') else 
        p_Val2_142_4_reg_19261;
    p_Val2_142_4_fu_12395_p2 <= std_logic_vector(unsigned(tmp_402_4_fu_12392_p1) + unsigned(p_Val2_139_4_reg_18601));
    p_Val2_142_4_mux_fu_14464_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i3_4_fu_14450_p2(0) = '1') else 
        p_Val2_142_4_reg_19261;
    p_Val2_142_5_107_fu_14816_p3 <= 
        ap_const_lv8_81 when (underflow_38_5_reg_19437(0) = '1') else 
        p_Val2_142_5_reg_19413;
    p_Val2_142_5_fu_13459_p2 <= std_logic_vector(unsigned(tmp_402_5_fu_13456_p1) + unsigned(p_Val2_139_5_reg_18881));
    p_Val2_142_5_mux_fu_14788_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i3_5_fu_14774_p2(0) = '1') else 
        p_Val2_142_5_reg_19413;
    p_Val2_148_0_mux_fu_9949_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i10_fu_9933_p2(0) = '1') else 
        p_Val2_21_reg_17705;
    p_Val2_148_1_77_fu_10497_p3 <= 
        ap_const_lv8_81 when (underflow_39_1_fu_10436_p2(0) = '1') else 
        p_Val2_148_1_reg_17921;
    p_Val2_148_1_fu_5800_p2 <= std_logic_vector(unsigned(tmp_428_1_fu_5796_p1) + unsigned(p_Val2_145_1_reg_16945));
    p_Val2_148_1_mux_fu_10457_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i10_1_fu_10441_p2(0) = '1') else 
        p_Val2_148_1_reg_17921;
    p_Val2_148_2_85_fu_14182_p3 <= 
        ap_const_lv8_81 when (underflow_39_2_reg_19097(0) = '1') else 
        p_Val2_148_2_reg_19073;
    p_Val2_148_2_fu_10917_p2 <= std_logic_vector(unsigned(tmp_428_2_fu_10914_p1) + unsigned(p_Val2_145_2_reg_18151));
    p_Val2_148_2_mux_fu_14154_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i10_2_fu_14140_p2(0) = '1') else 
        p_Val2_148_2_reg_19073;
    p_Val2_148_3_93_fu_14263_p3 <= 
        ap_const_lv8_81 when (underflow_39_3_reg_19153(0) = '1') else 
        p_Val2_148_3_reg_19129;
    p_Val2_148_3_fu_11564_p2 <= std_logic_vector(unsigned(tmp_428_3_fu_11561_p1) + unsigned(p_Val2_145_3_reg_18383));
    p_Val2_148_3_mux_fu_14235_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i10_3_fu_14221_p2(0) = '1') else 
        p_Val2_148_3_reg_19129;
    p_Val2_148_4_101_fu_14566_p3 <= 
        ap_const_lv8_81 when (underflow_39_4_reg_19323(0) = '1') else 
        p_Val2_148_4_reg_19299;
    p_Val2_148_4_fu_12661_p2 <= std_logic_vector(unsigned(tmp_428_4_fu_12658_p1) + unsigned(p_Val2_145_4_reg_18663));
    p_Val2_148_4_mux_fu_14538_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i10_4_fu_14524_p2(0) = '1') else 
        p_Val2_148_4_reg_19299;
    p_Val2_148_5_109_fu_14890_p3 <= 
        ap_const_lv8_81 when (underflow_39_5_reg_19475(0) = '1') else 
        p_Val2_148_5_reg_19451;
    p_Val2_148_5_fu_13725_p2 <= std_logic_vector(unsigned(tmp_428_5_fu_13722_p1) + unsigned(p_Val2_145_5_reg_18943));
    p_Val2_148_5_mux_fu_14862_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i10_5_fu_14848_p2(0) = '1') else 
        p_Val2_148_5_reg_19451;
    p_Val2_15_0_mux_fu_9982_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i11_fu_9966_p2(0) = '1') else 
        p_Val2_15_reg_17711;
    p_Val2_15_1_78_fu_10504_p3 <= 
        ap_const_lv6_21 when (underflow_35_1_fu_10469_p2(0) = '1') else 
        p_Val2_15_1_reg_17927;
    p_Val2_15_1_fu_5816_p2 <= std_logic_vector(unsigned(tmp_433_1_fu_5812_p1) + unsigned(p_Val2_14_1_reg_16962));
    p_Val2_15_1_mux_fu_10490_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i11_1_fu_10474_p2(0) = '1') else 
        p_Val2_15_1_reg_17927;
    p_Val2_15_2_86_fu_14188_p3 <= 
        ap_const_lv6_21 when (underflow_35_2_reg_19104(0) = '1') else 
        p_Val2_15_2_reg_19079;
    p_Val2_15_2_fu_10944_p2 <= std_logic_vector(unsigned(tmp_433_2_fu_10941_p1) + unsigned(p_Val2_14_2_reg_18168));
    p_Val2_15_2_mux_fu_14175_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i11_2_fu_14161_p2(0) = '1') else 
        p_Val2_15_2_reg_19079;
    p_Val2_15_3_94_fu_14269_p3 <= 
        ap_const_lv6_21 when (underflow_35_3_reg_19160(0) = '1') else 
        p_Val2_15_3_reg_19135;
    p_Val2_15_3_fu_11591_p2 <= std_logic_vector(unsigned(tmp_433_3_fu_11588_p1) + unsigned(p_Val2_14_3_reg_18400));
    p_Val2_15_3_mux_fu_14256_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i11_3_fu_14242_p2(0) = '1') else 
        p_Val2_15_3_reg_19135;
    p_Val2_15_4_102_fu_14572_p3 <= 
        ap_const_lv6_21 when (underflow_35_4_reg_19330(0) = '1') else 
        p_Val2_15_4_reg_19305;
    p_Val2_15_4_fu_12676_p2 <= std_logic_vector(unsigned(tmp_433_4_fu_12673_p1) + unsigned(p_Val2_14_4_reg_18680));
    p_Val2_15_4_mux_fu_14559_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i11_4_fu_14545_p2(0) = '1') else 
        p_Val2_15_4_reg_19305;
    p_Val2_15_5_110_fu_14896_p3 <= 
        ap_const_lv6_21 when (underflow_35_5_reg_19482(0) = '1') else 
        p_Val2_15_5_reg_19457;
    p_Val2_15_5_fu_13740_p2 <= std_logic_vector(unsigned(tmp_433_5_fu_13737_p1) + unsigned(p_Val2_14_5_reg_18960));
    p_Val2_15_5_mux_fu_14883_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i11_5_fu_14869_p2(0) = '1') else 
        p_Val2_15_5_reg_19457;
    p_Val2_15_fu_4724_p2 <= std_logic_vector(unsigned(tmp_103_fu_4720_p1) + unsigned(p_Val2_14_reg_16726));
    p_Val2_17_fu_4162_p2 <= std_logic_vector(unsigned(tmp_78_fu_4158_p1) + unsigned(p_Val2_16_reg_16609));
    p_Val2_19_fu_4435_p2 <= std_logic_vector(unsigned(tmp_90_fu_4431_p1) + unsigned(p_Val2_18_reg_16659));
    p_Val2_1_66_fu_9756_p3 <= 
        ap_const_lv6_21 when (underflow_5_fu_9721_p2(0) = '1') else 
        p_Val2_11_reg_17603;
    p_Val2_21_fu_4708_p2 <= std_logic_vector(unsigned(tmp_102_fu_4704_p1) + unsigned(p_Val2_20_reg_16709));
    p_Val2_2_67_fu_9869_p3 <= 
        ap_const_lv8_81 when (underflow_8_fu_9808_p2(0) = '1') else 
        p_Val2_19_reg_17651;
    p_Val2_3_68_fu_9876_p3 <= 
        ap_const_lv6_21 when (underflow_9_fu_9841_p2(0) = '1') else 
        p_Val2_13_reg_17657;
    p_Val2_3_fu_1381_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_6_cast_fu_1377_p1));
    p_Val2_4_60_fu_1361_p3 <= 
        ap_const_lv16_8000 when (underflow_s_fu_1335_p2(0) = '1') else 
        tmp_206_fu_1311_p1;
    p_Val2_4_fu_1297_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_cast_59_fu_1293_p1));
    p_Val2_5_fu_1445_p3 <= 
        ap_const_lv16_8000 when (underflow_1_fu_1419_p2(0) = '1') else 
        tmp_209_fu_1395_p1;
    p_Val2_6_1_fu_1825_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_1_cast_fu_1821_p1));
    p_Val2_6_2_fu_2521_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_2_cast_fu_2517_p1));
    p_Val2_6_3_fu_3073_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_3_cast_fu_3069_p1));
    p_Val2_6_4_fu_3625_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_4_cast_fu_3621_p1));
    p_Val2_6_5_fu_3745_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_5_cast_fu_3741_p1));
    p_Val2_6_63_fu_9629_p3 <= 
        ap_const_lv8_81 when (underflow_2_fu_9568_p2(0) = '1') else 
        p_Val2_7_62_reg_17543;
    p_Val2_6_fu_1129_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_cast_fu_1125_p1));
    p_Val2_7_0_mux_fu_1185_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_fu_1173_p2(0) = '1') else 
        tmp_189_fu_1143_p1;
    p_Val2_7_1_fu_1889_p3 <= 
        ap_const_lv16_8000 when (underflow_28_1_fu_1863_p2(0) = '1') else 
        tmp_256_fu_1839_p1;
    p_Val2_7_1_mux_fu_1881_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_1_fu_1869_p2(0) = '1') else 
        tmp_256_fu_1839_p1;
    p_Val2_7_2_fu_2585_p3 <= 
        ap_const_lv16_8000 when (underflow_28_2_fu_2559_p2(0) = '1') else 
        tmp_312_fu_2535_p1;
    p_Val2_7_2_mux_fu_2577_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_2_fu_2565_p2(0) = '1') else 
        tmp_312_fu_2535_p1;
    p_Val2_7_3_fu_3137_p3 <= 
        ap_const_lv16_8000 when (underflow_28_3_fu_3111_p2(0) = '1') else 
        tmp_368_fu_3087_p1;
    p_Val2_7_3_mux_fu_3129_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_3_fu_3117_p2(0) = '1') else 
        tmp_368_fu_3087_p1;
    p_Val2_7_4_fu_8086_p3 <= 
        ap_const_lv16_8000 when (underflow_28_4_fu_8065_p2(0) = '1') else 
        tmp_424_reg_17390;
    p_Val2_7_4_mux_fu_8079_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_4_fu_8070_p2(0) = '1') else 
        tmp_424_reg_17390;
    p_Val2_7_5_fu_8830_p3 <= 
        ap_const_lv16_8000 when (underflow_28_5_fu_8809_p2(0) = '1') else 
        tmp_480_reg_17470;
    p_Val2_7_5_mux_fu_8823_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_5_fu_8814_p2(0) = '1') else 
        tmp_480_reg_17470;
    p_Val2_7_62_fu_3889_p2 <= std_logic_vector(unsigned(tmp_59_fu_3885_p1) + unsigned(p_Val2_5_61_reg_16559));
    p_Val2_7_fu_1193_p3 <= 
        ap_const_lv16_8000 when (underflow_6_fu_1167_p2(0) = '1') else 
        tmp_189_fu_1143_p1;
    p_Val2_8_65_fu_9749_p3 <= 
        ap_const_lv8_81 when (underflow_4_fu_9688_p2(0) = '1') else 
        p_Val2_17_reg_17597;
    p_Val2_91_1_fu_1909_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_9_1_cast_fu_1905_p1));
    p_Val2_91_2_fu_2605_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_9_2_cast_fu_2601_p1));
    p_Val2_91_3_fu_3157_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_9_3_cast_fu_3153_p1));
    p_Val2_91_4_fu_3655_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_9_4_cast_fu_3651_p1));
    p_Val2_91_5_fu_3775_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_9_5_cast_fu_3771_p1));
    p_Val2_92_0_mux_fu_1269_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i5_fu_1257_p2(0) = '1') else 
        tmp_203_fu_1227_p1;
    p_Val2_92_1_fu_1973_p3 <= 
        ap_const_lv16_8000 when (underflow_29_1_fu_1947_p2(0) = '1') else 
        tmp_259_fu_1923_p1;
    p_Val2_92_1_mux_fu_1965_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i5_1_fu_1953_p2(0) = '1') else 
        tmp_259_fu_1923_p1;
    p_Val2_92_2_fu_2669_p3 <= 
        ap_const_lv16_8000 when (underflow_29_2_fu_2643_p2(0) = '1') else 
        tmp_315_fu_2619_p1;
    p_Val2_92_2_mux_fu_2661_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i5_2_fu_2649_p2(0) = '1') else 
        tmp_315_fu_2619_p1;
    p_Val2_92_3_fu_3221_p3 <= 
        ap_const_lv16_8000 when (underflow_29_3_fu_3195_p2(0) = '1') else 
        tmp_371_fu_3171_p1;
    p_Val2_92_3_mux_fu_3213_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i5_3_fu_3201_p2(0) = '1') else 
        tmp_371_fu_3171_p1;
    p_Val2_92_4_fu_8132_p3 <= 
        ap_const_lv16_8000 when (underflow_29_4_fu_8111_p2(0) = '1') else 
        tmp_427_reg_17410;
    p_Val2_92_4_mux_fu_8125_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i5_4_fu_8116_p2(0) = '1') else 
        tmp_427_reg_17410;
    p_Val2_92_5_fu_8876_p3 <= 
        ap_const_lv16_8000 when (underflow_29_5_fu_8855_p2(0) = '1') else 
        tmp_483_reg_17490;
    p_Val2_92_5_mux_fu_8869_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i5_5_fu_8860_p2(0) = '1') else 
        tmp_483_reg_17490;
    p_Val2_99_1_fu_1993_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_10_1_cast_fu_1989_p1));
    p_Val2_99_2_fu_2689_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_10_2_cast_fu_2685_p1));
    p_Val2_99_3_fu_3241_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_10_3_cast_fu_3237_p1));
    p_Val2_99_4_fu_3685_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_10_4_cast_fu_3681_p1));
    p_Val2_99_5_fu_3805_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_10_5_cast_fu_3801_p1));
    p_Val2_9_0_mux_fu_9622_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i9_fu_9606_p2(0) = '1') else 
        p_Val2_9_reg_17549;
    p_Val2_9_1_72_fu_10144_p3 <= 
        ap_const_lv6_21 when (underflow_32_1_fu_10109_p2(0) = '1') else 
        p_Val2_9_1_reg_17765;
    p_Val2_9_1_fu_4997_p2 <= std_logic_vector(unsigned(tmp_353_1_fu_4993_p1) + unsigned(p_Val2_8_1_reg_16812));
    p_Val2_9_1_mux_fu_10130_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i9_1_fu_10114_p2(0) = '1') else 
        p_Val2_9_1_reg_17765;
    p_Val2_9_2_80_fu_10652_p3 <= 
        ap_const_lv6_21 when (underflow_32_2_fu_10617_p2(0) = '1') else 
        p_Val2_9_2_reg_17989;
    p_Val2_9_2_fu_6135_p2 <= std_logic_vector(unsigned(tmp_353_2_fu_6131_p1) + unsigned(p_Val2_8_2_reg_17059));
    p_Val2_9_2_mux_fu_10638_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i9_2_fu_10622_p2(0) = '1') else 
        p_Val2_9_2_reg_17989;
    p_Val2_9_3_88_fu_11299_p3 <= 
        ap_const_lv6_21 when (underflow_32_3_fu_11264_p2(0) = '1') else 
        p_Val2_9_3_reg_18221;
    p_Val2_9_3_fu_7140_p2 <= std_logic_vector(unsigned(tmp_353_3_fu_7136_p1) + unsigned(p_Val2_8_3_reg_17256));
    p_Val2_9_3_mux_fu_11285_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i9_3_fu_11269_p2(0) = '1') else 
        p_Val2_9_3_reg_18221;
    p_Val2_9_4_96_fu_14350_p3 <= 
        ap_const_lv6_21 when (underflow_32_4_reg_19216(0) = '1') else 
        p_Val2_9_4_reg_19191;
    p_Val2_9_4_fu_11878_p2 <= std_logic_vector(unsigned(tmp_353_4_fu_11875_p1) + unsigned(p_Val2_8_4_reg_18494));
    p_Val2_9_4_mux_fu_14337_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i9_4_fu_14323_p2(0) = '1') else 
        p_Val2_9_4_reg_19191;
    p_Val2_9_5_104_fu_14674_p3 <= 
        ap_const_lv6_21 when (underflow_32_5_reg_19368(0) = '1') else 
        p_Val2_9_5_reg_19343;
    p_Val2_9_5_fu_12942_p2 <= std_logic_vector(unsigned(tmp_353_5_fu_12939_p1) + unsigned(p_Val2_8_5_reg_18774));
    p_Val2_9_5_mux_fu_14661_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i9_5_fu_14647_p2(0) = '1') else 
        p_Val2_9_5_reg_19343;
    p_Val2_9_64_fu_9636_p3 <= 
        ap_const_lv6_21 when (underflow_3_fu_9601_p2(0) = '1') else 
        p_Val2_9_reg_17549;
    p_Val2_9_fu_3905_p2 <= std_logic_vector(unsigned(tmp_62_fu_3901_p1) + unsigned(p_Val2_8_reg_16576));
    p_Val2_s_57_fu_1213_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(OP2_V_9_cast_fu_1209_p1));
    p_Val2_s_58_fu_1277_p3 <= 
        ap_const_lv16_8000 when (underflow_7_fu_1251_p2(0) = '1') else 
        tmp_203_fu_1227_p1;
    p_demorgan_fu_16111_p2 <= (tmp_583_fu_16105_p2 and tmp_582_fu_16099_p2);
    p_not_i10_1_fu_5955_p2 <= (deleted_zeros_10_1_fu_5858_p3 xor ap_const_lv1_1);
    p_not_i10_2_fu_11062_p2 <= (deleted_zeros_10_2_fu_10976_p3 xor ap_const_lv1_1);
    p_not_i10_3_fu_11709_p2 <= (deleted_zeros_10_3_fu_11623_p3 xor ap_const_lv1_1);
    p_not_i10_4_fu_12794_p2 <= (deleted_zeros_10_4_fu_12708_p3 xor ap_const_lv1_1);
    p_not_i10_5_fu_13858_p2 <= (deleted_zeros_10_5_fu_13772_p3 xor ap_const_lv1_1);
    p_not_i11_1_fu_5984_p2 <= (deleted_zeros_11_1_fu_5908_p3 xor ap_const_lv1_1);
    p_not_i11_2_fu_11102_p2 <= (deleted_zeros_11_2_fu_11009_p3 xor ap_const_lv1_1);
    p_not_i11_3_fu_11749_p2 <= (deleted_zeros_11_3_fu_11656_p3 xor ap_const_lv1_1);
    p_not_i11_4_fu_12834_p2 <= (deleted_zeros_11_4_fu_12741_p3 xor ap_const_lv1_1);
    p_not_i11_5_fu_13898_p2 <= (deleted_zeros_11_5_fu_13805_p3 xor ap_const_lv1_1);
    p_not_i1_fu_4892_p2 <= (deleted_zeros_11_fu_4816_p3 xor ap_const_lv1_1);
    p_not_i4_1_fu_5136_p2 <= (deleted_zeros_1_fu_5039_p3 xor ap_const_lv1_1);
    p_not_i4_2_fu_6274_p2 <= (deleted_zeros_2_fu_6177_p3 xor ap_const_lv1_1);
    p_not_i4_3_fu_7279_p2 <= (deleted_zeros_3_fu_7182_p3 xor ap_const_lv1_1);
    p_not_i4_4_fu_11996_p2 <= (deleted_zeros_4_fu_11910_p3 xor ap_const_lv1_1);
    p_not_i4_5_fu_13060_p2 <= (deleted_zeros_s_fu_12974_p3 xor ap_const_lv1_1);
    p_not_i4_fu_4044_p2 <= (deleted_zeros_fu_3947_p3 xor ap_const_lv1_1);
    p_not_i5_1_fu_5165_p2 <= (deleted_zeros_5_1_fu_5089_p3 xor ap_const_lv1_1);
    p_not_i5_2_fu_6303_p2 <= (deleted_zeros_5_2_fu_6227_p3 xor ap_const_lv1_1);
    p_not_i5_3_fu_7308_p2 <= (deleted_zeros_5_3_fu_7232_p3 xor ap_const_lv1_1);
    p_not_i5_4_fu_12036_p2 <= (deleted_zeros_5_4_fu_11943_p3 xor ap_const_lv1_1);
    p_not_i5_5_fu_13100_p2 <= (deleted_zeros_5_5_fu_13007_p3 xor ap_const_lv1_1);
    p_not_i5_fu_4073_p2 <= (deleted_zeros_5_fu_3997_p3 xor ap_const_lv1_1);
    p_not_i6_1_fu_5409_p2 <= (deleted_zeros_6_1_fu_5312_p3 xor ap_const_lv1_1);
    p_not_i6_2_fu_6547_p2 <= (deleted_zeros_6_2_fu_6450_p3 xor ap_const_lv1_1);
    p_not_i6_3_fu_7552_p2 <= (deleted_zeros_6_3_fu_7455_p3 xor ap_const_lv1_1);
    p_not_i6_4_fu_12262_p2 <= (deleted_zeros_6_4_fu_12176_p3 xor ap_const_lv1_1);
    p_not_i6_5_fu_13326_p2 <= (deleted_zeros_6_5_fu_13240_p3 xor ap_const_lv1_1);
    p_not_i6_fu_4317_p2 <= (deleted_zeros_6_fu_4220_p3 xor ap_const_lv1_1);
    p_not_i7_1_fu_5438_p2 <= (deleted_zeros_7_1_fu_5362_p3 xor ap_const_lv1_1);
    p_not_i7_2_fu_6576_p2 <= (deleted_zeros_7_2_fu_6500_p3 xor ap_const_lv1_1);
    p_not_i7_3_fu_7581_p2 <= (deleted_zeros_7_3_fu_7505_p3 xor ap_const_lv1_1);
    p_not_i7_4_fu_12302_p2 <= (deleted_zeros_7_4_fu_12209_p3 xor ap_const_lv1_1);
    p_not_i7_5_fu_13366_p2 <= (deleted_zeros_7_5_fu_13273_p3 xor ap_const_lv1_1);
    p_not_i7_fu_4346_p2 <= (deleted_zeros_7_fu_4270_p3 xor ap_const_lv1_1);
    p_not_i8_1_fu_5682_p2 <= (deleted_zeros_8_1_fu_5585_p3 xor ap_const_lv1_1);
    p_not_i8_2_fu_6820_p2 <= (deleted_zeros_8_2_fu_6723_p3 xor ap_const_lv1_1);
    p_not_i8_3_fu_7825_p2 <= (deleted_zeros_8_3_fu_7728_p3 xor ap_const_lv1_1);
    p_not_i8_4_fu_12528_p2 <= (deleted_zeros_8_4_fu_12442_p3 xor ap_const_lv1_1);
    p_not_i8_5_fu_13592_p2 <= (deleted_zeros_8_5_fu_13506_p3 xor ap_const_lv1_1);
    p_not_i8_fu_4590_p2 <= (deleted_zeros_8_fu_4493_p3 xor ap_const_lv1_1);
    p_not_i9_1_fu_5711_p2 <= (deleted_zeros_9_1_fu_5635_p3 xor ap_const_lv1_1);
    p_not_i9_2_fu_6849_p2 <= (deleted_zeros_9_2_fu_6773_p3 xor ap_const_lv1_1);
    p_not_i9_3_fu_7854_p2 <= (deleted_zeros_9_3_fu_7778_p3 xor ap_const_lv1_1);
    p_not_i9_4_fu_12568_p2 <= (deleted_zeros_9_4_fu_12475_p3 xor ap_const_lv1_1);
    p_not_i9_5_fu_13632_p2 <= (deleted_zeros_9_5_fu_13539_p3 xor ap_const_lv1_1);
    p_not_i9_fu_4619_p2 <= (deleted_zeros_9_fu_4543_p3 xor ap_const_lv1_1);
    p_not_i_fu_4863_p2 <= (deleted_zeros_10_fu_4766_p3 xor ap_const_lv1_1);
    p_s_112_fu_13995_p3 <= 
        ap_const_lv8_18 when (tmp_49_reg_16366_pp0_iter14_reg(0) = '1') else 
        hard_bit_inc_V_12_fu_378;
    p_s_fu_646_p9 <= ctrl_in_V_0_data_out(3 downto 1);
    qb_assign_13_1_fu_4971_p2 <= (tmp_268_fu_4953_p3 and r_i_i1_1_fu_4967_p2);
    qb_assign_13_2_fu_6109_p2 <= (tmp_324_fu_6091_p3 and r_i_i1_2_fu_6105_p2);
    qb_assign_13_3_fu_7114_p2 <= (tmp_380_fu_7096_p3 and r_i_i1_3_fu_7110_p2);
    qb_assign_13_4_fu_8287_p2 <= (tmp_436_fu_8257_p3 and r_i_i1_4_fu_8281_p2);
    qb_assign_13_5_fu_9031_p2 <= (tmp_492_fu_9001_p3 and r_i_i1_5_fu_9025_p2);
    qb_assign_17_1_fu_5244_p2 <= (tmp_279_fu_5226_p3 and r_i_i2_1_fu_5240_p2);
    qb_assign_17_2_fu_6382_p2 <= (tmp_335_fu_6364_p3 and r_i_i2_2_fu_6378_p2);
    qb_assign_17_3_fu_7387_p2 <= (tmp_391_fu_7369_p3 and r_i_i2_3_fu_7383_p2);
    qb_assign_17_4_fu_8427_p2 <= (tmp_447_fu_8397_p3 and r_i_i2_4_fu_8421_p2);
    qb_assign_17_5_fu_9171_p2 <= (tmp_503_fu_9141_p3 and r_i_i2_5_fu_9165_p2);
    qb_assign_21_1_fu_5517_p2 <= (tmp_290_fu_5499_p3 and r_i_i4_1_fu_5513_p2);
    qb_assign_21_2_fu_6655_p2 <= (tmp_346_fu_6637_p3 and r_i_i4_2_fu_6651_p2);
    qb_assign_21_3_fu_7660_p2 <= (tmp_402_fu_7642_p3 and r_i_i4_3_fu_7656_p2);
    qb_assign_21_4_fu_8567_p2 <= (tmp_458_fu_8537_p3 and r_i_i4_4_fu_8561_p2);
    qb_assign_21_5_fu_9311_p2 <= (tmp_514_fu_9281_p3 and r_i_i4_5_fu_9305_p2);
    qb_assign_25_1_fu_5790_p2 <= (tmp_301_fu_5772_p3 and r_i_i6_1_fu_5786_p2);
    qb_assign_25_2_fu_6958_p2 <= (tmp_357_fu_6928_p3 and r_i_i6_2_fu_6952_p2);
    qb_assign_25_3_fu_7963_p2 <= (tmp_413_fu_7933_p3 and r_i_i6_3_fu_7957_p2);
    qb_assign_25_4_fu_8707_p2 <= (tmp_469_fu_8677_p3 and r_i_i6_4_fu_8701_p2);
    qb_assign_25_5_fu_9451_p2 <= (tmp_525_fu_9421_p3 and r_i_i6_5_fu_9445_p2);
    qb_assign_3_fu_4152_p2 <= (tmp_223_fu_4134_p3 and r_i_i2_fu_4148_p2);
    qb_assign_5_fu_4425_p2 <= (tmp_234_fu_4407_p3 and r_i_i4_fu_4421_p2);
    qb_assign_7_fu_4698_p2 <= (tmp_245_fu_4680_p3 and r_i_i6_fu_4694_p2);
    qb_assign_s_fu_3879_p2 <= (tmp_212_fu_3861_p3 and r_i_i1_fu_3875_p2);
    r_12_1_fu_2179_p2 <= "0" when (tmp_269_fu_2175_p1 = ap_const_lv3_0) else "1";
    r_12_2_fu_2821_p2 <= "0" when (tmp_325_fu_2817_p1 = ap_const_lv3_0) else "1";
    r_12_3_fu_3373_p2 <= "0" when (tmp_381_fu_3369_p1 = ap_const_lv3_0) else "1";
    r_12_4_fu_8269_p2 <= "0" when (tmp_437_fu_8265_p1 = ap_const_lv3_0) else "1";
    r_12_5_fu_9013_p2 <= "0" when (tmp_493_fu_9009_p1 = ap_const_lv3_0) else "1";
    r_13_1_fu_2269_p2 <= "0" when (tmp_280_fu_2265_p1 = ap_const_lv3_0) else "1";
    r_13_2_fu_2911_p2 <= "0" when (tmp_336_fu_2907_p1 = ap_const_lv3_0) else "1";
    r_13_3_fu_3463_p2 <= "0" when (tmp_392_fu_3459_p1 = ap_const_lv3_0) else "1";
    r_13_4_fu_8409_p2 <= "0" when (tmp_448_fu_8405_p1 = ap_const_lv3_0) else "1";
    r_13_5_fu_9153_p2 <= "0" when (tmp_504_fu_9149_p1 = ap_const_lv3_0) else "1";
    r_14_1_fu_2359_p2 <= "0" when (tmp_291_fu_2355_p1 = ap_const_lv3_0) else "1";
    r_14_2_fu_3001_p2 <= "0" when (tmp_347_fu_2997_p1 = ap_const_lv3_0) else "1";
    r_14_3_fu_3553_p2 <= "0" when (tmp_403_fu_3549_p1 = ap_const_lv3_0) else "1";
    r_14_4_fu_8549_p2 <= "0" when (tmp_459_fu_8545_p1 = ap_const_lv3_0) else "1";
    r_14_5_fu_9293_p2 <= "0" when (tmp_515_fu_9289_p1 = ap_const_lv3_0) else "1";
    r_15_1_fu_2449_p2 <= "0" when (tmp_302_fu_2445_p1 = ap_const_lv3_0) else "1";
    r_15_2_fu_6940_p2 <= "0" when (tmp_358_fu_6936_p1 = ap_const_lv3_0) else "1";
    r_15_3_fu_7945_p2 <= "0" when (tmp_414_fu_7941_p1 = ap_const_lv3_0) else "1";
    r_15_4_fu_8689_p2 <= "0" when (tmp_470_fu_8685_p1 = ap_const_lv3_0) else "1";
    r_15_5_fu_9433_p2 <= "0" when (tmp_526_fu_9429_p1 = ap_const_lv3_0) else "1";
    r_1_fu_1753_p2 <= "0" when (tmp_246_fu_1749_p1 = ap_const_lv3_0) else "1";
    r_6_fu_1573_p2 <= "0" when (tmp_224_fu_1569_p1 = ap_const_lv3_0) else "1";
    r_7_fu_1663_p2 <= "0" when (tmp_235_fu_1659_p1 = ap_const_lv3_0) else "1";
    r_V_1_fu_15715_p2 <= std_logic_vector(unsigned(ap_const_lv9_80) - unsigned(rhs_V_cast_fu_15711_p1));
    r_V_3_fu_16151_p4 <= p_Result_45_fu_16135_p2(151 downto 128);
    r_V_4_fu_16161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_fu_16151_p4),152));
    r_V_fu_738_p2 <= std_logic_vector(signed(ap_const_lv15_7FFF) + signed(lhs_V_16_cast_fu_734_p1));
    r_i_i1_1_fu_4967_p2 <= (r_12_1_reg_16800 or not_s_i_i1_1_reg_16805);
    r_i_i1_2_fu_6105_p2 <= (r_12_2_reg_17047 or not_s_i_i1_2_reg_17052);
    r_i_i1_3_fu_7110_p2 <= (r_12_3_reg_17244 or not_s_i_i1_3_reg_17249);
    r_i_i1_4_fu_8281_p2 <= (r_12_4_fu_8269_p2 or not_s_i_i1_4_fu_8275_p2);
    r_i_i1_5_fu_9025_p2 <= (r_12_5_fu_9013_p2 or not_s_i_i1_5_fu_9019_p2);
    r_i_i1_fu_3875_p2 <= (r_s_reg_16564 or not_s_i_i1_reg_16569);
    r_i_i2_1_fu_5240_p2 <= (r_13_1_reg_16850 or not_s_i_i2_1_reg_16855);
    r_i_i2_2_fu_6378_p2 <= (r_13_2_reg_17097 or not_s_i_i2_2_reg_17102);
    r_i_i2_3_fu_7383_p2 <= (r_13_3_reg_17294 or not_s_i_i2_3_reg_17299);
    r_i_i2_4_fu_8421_p2 <= (r_13_4_fu_8409_p2 or not_s_i_i2_4_fu_8415_p2);
    r_i_i2_5_fu_9165_p2 <= (r_13_5_fu_9153_p2 or not_s_i_i2_5_fu_9159_p2);
    r_i_i2_fu_4148_p2 <= (r_6_reg_16614 or not_s_i_i2_reg_16619);
    r_i_i4_1_fu_5513_p2 <= (r_14_1_reg_16900 or not_s_i_i4_1_reg_16905);
    r_i_i4_2_fu_6651_p2 <= (r_14_2_reg_17147 or not_s_i_i4_2_reg_17152);
    r_i_i4_3_fu_7656_p2 <= (r_14_3_reg_17344 or not_s_i_i4_3_reg_17349);
    r_i_i4_4_fu_8561_p2 <= (r_14_4_fu_8549_p2 or not_s_i_i4_4_fu_8555_p2);
    r_i_i4_5_fu_9305_p2 <= (r_14_5_fu_9293_p2 or not_s_i_i4_5_fu_9299_p2);
    r_i_i4_fu_4421_p2 <= (r_7_reg_16664 or not_s_i_i4_reg_16669);
    r_i_i6_1_fu_5786_p2 <= (r_15_1_reg_16950 or not_s_i_i6_1_reg_16955);
    r_i_i6_2_fu_6952_p2 <= (r_15_2_fu_6940_p2 or not_s_i_i6_2_fu_6946_p2);
    r_i_i6_3_fu_7957_p2 <= (r_15_3_fu_7945_p2 or not_s_i_i6_3_fu_7951_p2);
    r_i_i6_4_fu_8701_p2 <= (r_15_4_fu_8689_p2 or not_s_i_i6_4_fu_8695_p2);
    r_i_i6_5_fu_9445_p2 <= (r_15_5_fu_9433_p2 or not_s_i_i6_5_fu_9439_p2);
    r_i_i6_fu_4694_p2 <= (r_1_reg_16714 or not_s_i_i6_reg_16719);
    r_s_fu_1483_p2 <= "0" when (tmp_213_fu_1479_p1 = ap_const_lv3_0) else "1";
    rev_fu_15727_p2 <= (slt_fu_15721_p2 xor ap_const_lv1_1);
    rhs_V_cast_fu_15711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hard_bit_inc_V_12_fu_378),9));
    sel_tmp27_fu_14041_p2 <= (tmp_49_reg_16366_pp0_iter14_reg xor ap_const_lv1_1);
    sel_tmp28_fu_14046_p2 <= (tmp_24_reg_16381_pp0_iter14_reg and sel_tmp27_fu_14041_p2);
    sel_tmp29_fu_14051_p2 <= (tmp_23_reg_16445_pp0_iter14_reg xor ap_const_lv1_1);
    sel_tmp30_fu_15228_p2 <= (tmp_23_reg_16445_pp0_iter15_reg and sel_tmp28_reg_19498);
    sel_tmp31_fu_14060_p2 <= (sel_tmp38_demorgan_fu_14056_p2 xor ap_const_lv1_1);
    sel_tmp32_fu_14066_p2 <= (tmp_23_reg_16445_pp0_iter14_reg and sel_tmp31_fu_14060_p2);
    sel_tmp33_fu_14071_p2 <= (tmp_49_reg_16366_pp0_iter14_reg and sel_tmp29_fu_14051_p2);
    sel_tmp34_fu_14007_p2 <= (tmp_49_reg_16366_pp0_iter14_reg and tmp_27_reg_16433_pp0_iter14_reg);
    sel_tmp35_fu_15075_p2 <= (tmp_27_reg_16433_pp0_iter15_reg xor ap_const_lv1_1);
    sel_tmp36_fu_15080_p2 <= (tmp_49_reg_16366_pp0_iter15_reg and sel_tmp35_fu_15075_p2);
    sel_tmp38_demorgan_fu_14056_p2 <= (tmp_49_reg_16366_pp0_iter14_reg or tmp_24_reg_16381_pp0_iter14_reg);
    sel_tmp_fu_15224_p2 <= (tmp_49_reg_16366_pp0_iter15_reg and tmp_23_reg_16445_pp0_iter15_reg);
    slt_fu_15721_p0 <= hard_bit_cnt_V_2_fu_382;
    slt_fu_15721_p2 <= "1" when (signed(slt_fu_15721_p0) < signed(r_V_1_fu_15715_p2)) else "0";
    soft_data_TDATA <= soft_data_V_data_V_1_data_out;

    soft_data_TDATA_blk_n_assign_proc : process(soft_data_V_data_V_1_state, ap_block_pp0_stage0, ap_enable_reg_pp0_iter17, tmp_61_reg_16462_pp0_iter16_reg, tmp_63_reg_16466_pp0_iter16_reg, ap_enable_reg_pp0_iter18, tmp_61_reg_16462_pp0_iter17_reg, tmp_63_reg_16466_pp0_iter17_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and ((tmp_63_reg_16466_pp0_iter17_reg = ap_const_lv1_1) or (tmp_61_reg_16462_pp0_iter17_reg = ap_const_lv1_1))) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and ((tmp_63_reg_16466_pp0_iter16_reg = ap_const_lv1_1) or (tmp_61_reg_16462_pp0_iter16_reg = ap_const_lv1_1))))) then 
            soft_data_TDATA_blk_n <= soft_data_V_data_V_1_state(1);
        else 
            soft_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    soft_data_TKEEP <= soft_data_V_keep_V_1_data_out;
    soft_data_TLAST <= soft_data_V_last_V_1_data_out;
    soft_data_TVALID <= soft_data_V_last_V_1_state(0);
    soft_data_V_data_V_1_ack_in <= soft_data_V_data_V_1_state(1);
    soft_data_V_data_V_1_ack_out <= soft_data_TREADY;

    soft_data_V_data_V_1_data_out_assign_proc : process(soft_data_V_data_V_1_payload_A, soft_data_V_data_V_1_payload_B, soft_data_V_data_V_1_sel)
    begin
        if ((soft_data_V_data_V_1_sel = ap_const_logic_1)) then 
            soft_data_V_data_V_1_data_out <= soft_data_V_data_V_1_payload_B;
        else 
            soft_data_V_data_V_1_data_out <= soft_data_V_data_V_1_payload_A;
        end if; 
    end process;

    soft_data_V_data_V_1_load_A <= (soft_data_V_data_V_1_state_cmp_full and not(soft_data_V_data_V_1_sel_wr));
    soft_data_V_data_V_1_load_B <= (soft_data_V_data_V_1_state_cmp_full and soft_data_V_data_V_1_sel_wr);
    soft_data_V_data_V_1_sel <= soft_data_V_data_V_1_sel_rd;
    soft_data_V_data_V_1_state_cmp_full <= '0' when (soft_data_V_data_V_1_state = ap_const_lv2_1) else '1';

    soft_data_V_data_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter17, ap_predicate_op2631_write_state20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op2631_write_state20 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
            soft_data_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            soft_data_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    soft_data_V_data_V_1_vld_out <= soft_data_V_data_V_1_state(0);
    soft_data_V_keep_V_1_ack_in <= soft_data_V_keep_V_1_state(1);
    soft_data_V_keep_V_1_ack_out <= soft_data_TREADY;

    soft_data_V_keep_V_1_data_out_assign_proc : process(soft_data_V_keep_V_1_payload_A, soft_data_V_keep_V_1_payload_B, soft_data_V_keep_V_1_sel)
    begin
        if ((soft_data_V_keep_V_1_sel = ap_const_logic_1)) then 
            soft_data_V_keep_V_1_data_out <= soft_data_V_keep_V_1_payload_B;
        else 
            soft_data_V_keep_V_1_data_out <= soft_data_V_keep_V_1_payload_A;
        end if; 
    end process;

    soft_data_V_keep_V_1_load_A <= (soft_data_V_keep_V_1_state_cmp_full and not(soft_data_V_keep_V_1_sel_wr));
    soft_data_V_keep_V_1_load_B <= (soft_data_V_keep_V_1_state_cmp_full and soft_data_V_keep_V_1_sel_wr);
    soft_data_V_keep_V_1_sel <= soft_data_V_keep_V_1_sel_rd;
    soft_data_V_keep_V_1_state_cmp_full <= '0' when (soft_data_V_keep_V_1_state = ap_const_lv2_1) else '1';

    soft_data_V_keep_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter17, ap_predicate_op2631_write_state20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op2631_write_state20 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
            soft_data_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            soft_data_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    soft_data_V_keep_V_1_vld_out <= soft_data_V_keep_V_1_state(0);
    soft_data_V_last_V_1_ack_in <= soft_data_V_last_V_1_state(1);
    soft_data_V_last_V_1_ack_out <= soft_data_TREADY;

    soft_data_V_last_V_1_data_out_assign_proc : process(soft_data_V_last_V_1_payload_A, soft_data_V_last_V_1_payload_B, soft_data_V_last_V_1_sel)
    begin
        if ((soft_data_V_last_V_1_sel = ap_const_logic_1)) then 
            soft_data_V_last_V_1_data_out <= soft_data_V_last_V_1_payload_B;
        else 
            soft_data_V_last_V_1_data_out <= soft_data_V_last_V_1_payload_A;
        end if; 
    end process;

    soft_data_V_last_V_1_load_A <= (soft_data_V_last_V_1_state_cmp_full and not(soft_data_V_last_V_1_sel_wr));
    soft_data_V_last_V_1_load_B <= (soft_data_V_last_V_1_state_cmp_full and soft_data_V_last_V_1_sel_wr);
    soft_data_V_last_V_1_sel <= soft_data_V_last_V_1_sel_rd;
    soft_data_V_last_V_1_state_cmp_full <= '0' when (soft_data_V_last_V_1_state = ap_const_lv2_1) else '1';

    soft_data_V_last_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter17, ap_predicate_op2631_write_state20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op2631_write_state20 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
            soft_data_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            soft_data_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    soft_data_V_last_V_1_vld_out <= soft_data_V_last_V_1_state(0);
    soft_word_V_3_fu_15258_p3 <= 
        newSel2_fu_15247_p3 when (or_cond1_fu_15254_p2(0) = '1') else 
        newSel1_fu_15239_p3;
    soft_word_V_6_fu_15104_p3 <= 
        newSel9_fu_15085_p3 when (or_cond4_fu_15093_p2(0) = '1') else 
        newSel3_fu_15097_p3;
    soft_word_last_set_V_fu_720_p2 <= std_logic_vector(signed(ap_const_lv24_FFFFFF) + signed(tmp_183_fu_716_p1));
    soft_word_set_V_1_fu_14988_p3 <= 
        soft_word_set_V_20_reg_16319 when (tmp_16_reg_16427_pp0_iter15_reg(0) = '1') else 
        ap_const_lv24_FFFFFF;
    soft_word_set_V_20_fu_726_p3 <= 
        ap_const_lv24_FFFFFF when (tmp_5_fu_700_p2(0) = '1') else 
        soft_word_last_set_V_fu_720_p2;
    soft_word_set_V_4_fu_15308_p3 <= 
        newSel7_fu_15301_p3 when (or_cond1_fu_15254_p2(0) = '1') else 
        newSel6_fu_15293_p3;
    soft_word_set_V_8_fu_15127_p3 <= 
        newSel8_fu_15112_p3 when (or_cond4_fu_15093_p2(0) = '1') else 
        newSel10_fu_15120_p3;
    tmp131_fu_10071_p2 <= (tmp_367_s_reg_17803 and tmp_364_1_fu_10055_p2);
    tmp132_fu_10104_p2 <= (tmp_369_s_reg_17808 and tmp_365_1_fu_10065_p2);
    tmp133_fu_10191_p2 <= (tmp_395_s_reg_17857 and tmp_392_1_fu_10175_p2);
    tmp134_fu_10224_p2 <= (tmp_397_s_reg_17862 and tmp_393_1_fu_10185_p2);
    tmp135_fu_10311_p2 <= (tmp_421_s_reg_17911 and tmp_418_1_fu_10295_p2);
    tmp136_fu_10344_p2 <= (tmp_423_s_reg_17916 and tmp_419_1_fu_10305_p2);
    tmp137_fu_10431_p2 <= (tmp_447_s_reg_17965 and tmp_444_1_fu_10415_p2);
    tmp138_fu_10464_p2 <= (tmp_449_s_reg_17970 and tmp_445_1_fu_10425_p2);
    tmp146_fu_10579_p2 <= (tmp_367_1_reg_18027 and tmp_364_2_fu_10563_p2);
    tmp147_fu_10612_p2 <= (tmp_369_1_reg_18032 and tmp_365_2_fu_10573_p2);
    tmp148_fu_10699_p2 <= (tmp_395_1_reg_18081 and tmp_392_2_fu_10683_p2);
    tmp149_fu_10732_p2 <= (tmp_397_1_reg_18086 and tmp_393_2_fu_10693_p2);
    tmp150_fu_10819_p2 <= (tmp_421_1_reg_18135 and tmp_418_2_fu_10803_p2);
    tmp151_fu_10852_p2 <= (tmp_423_1_reg_18140 and tmp_419_2_fu_10813_p2);
    tmp152_fu_11147_p2 <= (tmp_447_1_fu_11141_p2 and tmp_444_2_fu_11056_p2);
    tmp153_fu_11174_p2 <= (tmp_449_1_fu_11168_p2 and tmp_445_2_fu_11096_p2);
    tmp154_fu_11226_p2 <= (tmp_367_2_reg_18259 and tmp_364_3_fu_11210_p2);
    tmp155_fu_11259_p2 <= (tmp_369_2_reg_18264 and tmp_365_3_fu_11220_p2);
    tmp156_fu_11346_p2 <= (tmp_395_2_reg_18313 and tmp_392_3_fu_11330_p2);
    tmp157_fu_11379_p2 <= (tmp_397_2_reg_18318 and tmp_393_3_fu_11340_p2);
    tmp158_fu_11466_p2 <= (tmp_421_2_reg_18367 and tmp_418_3_fu_11450_p2);
    tmp159_fu_11499_p2 <= (tmp_423_2_reg_18372 and tmp_419_3_fu_11460_p2);
    tmp160_fu_11794_p2 <= (tmp_447_2_fu_11788_p2 and tmp_444_3_fu_11703_p2);
    tmp161_fu_11821_p2 <= (tmp_449_2_fu_11815_p2 and tmp_445_3_fu_11743_p2);
    tmp162_fu_12081_p2 <= (tmp_367_3_fu_12075_p2 and tmp_364_4_fu_11990_p2);
    tmp163_fu_12108_p2 <= (tmp_369_3_fu_12102_p2 and tmp_365_4_fu_12030_p2);
    tmp164_fu_12347_p2 <= (tmp_395_3_fu_12341_p2 and tmp_392_4_fu_12256_p2);
    tmp165_fu_12374_p2 <= (tmp_397_3_fu_12368_p2 and tmp_393_4_fu_12296_p2);
    tmp166_fu_12613_p2 <= (tmp_421_3_fu_12607_p2 and tmp_418_4_fu_12522_p2);
    tmp167_fu_12640_p2 <= (tmp_423_3_fu_12634_p2 and tmp_419_4_fu_12562_p2);
    tmp168_fu_12879_p2 <= (tmp_447_3_fu_12873_p2 and tmp_444_4_fu_12788_p2);
    tmp169_fu_12906_p2 <= (tmp_449_3_fu_12900_p2 and tmp_445_4_fu_12828_p2);
    tmp170_fu_13145_p2 <= (tmp_367_4_fu_13139_p2 and tmp_364_5_fu_13054_p2);
    tmp171_fu_13172_p2 <= (tmp_369_4_fu_13166_p2 and tmp_365_5_fu_13094_p2);
    tmp172_fu_13411_p2 <= (tmp_395_4_fu_13405_p2 and tmp_392_5_fu_13320_p2);
    tmp173_fu_13438_p2 <= (tmp_397_4_fu_13432_p2 and tmp_393_5_fu_13360_p2);
    tmp174_fu_13677_p2 <= (tmp_421_4_fu_13671_p2 and tmp_418_5_fu_13586_p2);
    tmp175_fu_13704_p2 <= (tmp_423_4_fu_13698_p2 and tmp_419_5_fu_13626_p2);
    tmp176_fu_13943_p2 <= (tmp_447_4_fu_13937_p2 and tmp_444_5_fu_13852_p2);
    tmp177_fu_13970_p2 <= (tmp_449_4_fu_13964_p2 and tmp_445_5_fu_13892_p2);
        tmp178_cast_fu_15755_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp178_fu_15749_p2),9));

    tmp178_fu_15749_p2 <= (hard_bit_inc_V_12_fu_378 xor ap_const_lv8_80);
    tmp56_fu_9596_p2 <= (tmp_77_reg_17592 and tmp_73_fu_9557_p2);
    tmp57_fu_9683_p2 <= (tmp_87_reg_17641 and tmp_84_fu_9667_p2);
    tmp58_fu_9716_p2 <= (tmp_89_reg_17646 and tmp_85_fu_9677_p2);
    tmp59_fu_9803_p2 <= (tmp_99_reg_17695 and tmp_96_fu_9787_p2);
    tmp60_fu_9836_p2 <= (tmp_97_fu_9797_p2 and tmp_101_reg_17700);
    tmp61_fu_9923_p2 <= (tmp_111_reg_17749 and tmp_108_fu_9907_p2);
    tmp62_fu_9956_p2 <= (tmp_113_reg_17754 and tmp_109_fu_9917_p2);
    tmp_100_fu_4668_p2 <= "1" when (tmp_243_fu_4664_p1 = ap_const_lv5_0) else "0";
    tmp_101_fu_4674_p2 <= (tmp_100_fu_4668_p2 or brmerge40_i5_fu_4642_p2);
    tmp_102_fu_4704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_7_fu_4698_p2),8));
    tmp_103_fu_4720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_7_fu_4698_p2),6));
    tmp_104_fu_4737_p2 <= (tmp_249_fu_4729_p3 xor ap_const_lv1_1);
    tmp_105_fu_4782_p2 <= (tmp_251_fu_4774_p3 xor ap_const_lv1_1);
    tmp_106_fu_4824_p2 <= (tmp_250_fu_4749_p3 xor ap_const_lv1_1);
    tmp_107_fu_4843_p2 <= (tmp_252_fu_4794_p3 xor ap_const_lv1_1);
    tmp_108_fu_9907_p2 <= (p_38_i6_fu_9903_p2 xor ap_const_lv1_1);
    tmp_109_fu_9917_p2 <= (p_38_i7_fu_9913_p2 xor ap_const_lv1_1);
    tmp_110_fu_4925_p2 <= "1" when (tmp_253_fu_4921_p1 = ap_const_lv7_0) else "0";
    tmp_111_fu_4931_p2 <= (tmp_110_fu_4925_p2 or brmerge40_i6_fu_4886_p2);
    tmp_112_fu_4941_p2 <= "1" when (tmp_254_fu_4937_p1 = ap_const_lv5_0) else "0";
    tmp_113_fu_4947_p2 <= (tmp_112_fu_4941_p2 or brmerge40_i7_fu_4915_p2);
    tmp_114_fu_10037_p3 <= 
        turbo_soft_V_1_fu_9763_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_1_fu_9779_p1;
    tmp_115_fu_10044_p3 <= 
        turbo_soft_V_fu_9643_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_fu_9659_p1;
    tmp_116_fu_10531_p3 <= 
        turbo_soft_V_3_1_fu_10511_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_3_1_fu_10527_p1;
    tmp_117_fu_10538_p3 <= 
        turbo_soft_V_2_1_fu_10391_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_2_1_fu_10407_p1;
    tmp_118_fu_10545_p3 <= 
        turbo_soft_V_1_1_fu_10271_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_1_1_fu_10287_p1;
    tmp_119_fu_10552_p3 <= 
        turbo_soft_V_s_fu_10151_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_s_fu_10167_p1;
    tmp_120_fu_14214_p3 <= 
        turbo_soft_V_3_2_fu_14194_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_3_2_fu_14210_p1;
    tmp_121_fu_11185_p3 <= 
        turbo_soft_V_2_2_fu_10899_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_2_2_fu_10930_p1;
    tmp_122_fu_11192_p3 <= 
        turbo_soft_V_1_2_fu_10779_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_1_2_fu_10795_p1;
    tmp_123_fu_11199_p3 <= 
        turbo_soft_V_6_fu_10659_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_6_fu_10675_p1;
    tmp_124_fu_14295_p3 <= 
        turbo_soft_V_3_3_fu_14275_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_3_3_fu_14291_p1;
    tmp_125_fu_11832_p3 <= 
        turbo_soft_V_2_3_fu_11546_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_2_3_fu_11577_p1;
    tmp_126_fu_674_p4 <= ctrl_in_V_0_data_out(37 downto 22);
    tmp_127_fu_11839_p3 <= 
        turbo_soft_V_1_3_fu_11426_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_1_3_fu_11442_p1;
    tmp_128_fu_1161_p2 <= (tmp_201_fu_1147_p3 xor ap_const_lv1_1);
    tmp_129_fu_11846_p3 <= 
        turbo_soft_V_7_fu_11306_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_7_fu_11322_p1;
    tmp_130_fu_1245_p2 <= (tmp_204_fu_1231_p3 xor ap_const_lv1_1);
    tmp_131_fu_14598_p3 <= 
        turbo_soft_V_3_4_fu_14578_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_3_4_fu_14594_p1;
    tmp_132_fu_14605_p3 <= 
        turbo_soft_V_2_4_fu_14504_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_2_4_fu_14520_p1;
    tmp_133_fu_14612_p3 <= 
        turbo_soft_V_1_4_fu_14430_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_1_4_fu_14446_p1;
    tmp_134_fu_14619_p3 <= 
        turbo_soft_V_4_fu_14356_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_4_fu_14372_p1;
    tmp_135_fu_14922_p3 <= 
        turbo_soft_V_3_5_fu_14902_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_3_5_fu_14918_p1;
    tmp_136_fu_1329_p2 <= (tmp_207_fu_1315_p3 xor ap_const_lv1_1);
    tmp_137_fu_14929_p3 <= 
        turbo_soft_V_2_5_fu_14828_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_2_5_fu_14844_p1;
    tmp_138_fu_1413_p2 <= (tmp_210_fu_1399_p3 xor ap_const_lv1_1);
    tmp_139_fu_14936_p3 <= 
        turbo_soft_V_1_5_fu_14754_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_1_5_fu_14770_p1;
    tmp_140_fu_1857_p2 <= (tmp_257_fu_1843_p3 xor ap_const_lv1_1);
    tmp_141_fu_14943_p3 <= 
        turbo_soft_V_5_fu_14680_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_5_fu_14696_p1;
    tmp_142_fu_1941_p2 <= (tmp_260_fu_1927_p3 xor ap_const_lv1_1);
    tmp_143_fu_15273_p3 <= 
        tmp_536_fu_15169_p1 when (sel_tmp30_fu_15228_p2(0) = '1') else 
        ap_const_lv8_FF;
    tmp_144_fu_2025_p2 <= (tmp_263_fu_2011_p3 xor ap_const_lv1_1);
    tmp_145_fu_2109_p2 <= (tmp_266_fu_2095_p3 xor ap_const_lv1_1);
    tmp_146_fu_2553_p2 <= (tmp_313_fu_2539_p3 xor ap_const_lv1_1);
    tmp_147_fu_2637_p2 <= (tmp_316_fu_2623_p3 xor ap_const_lv1_1);
    tmp_148_fu_2721_p2 <= (tmp_319_fu_2707_p3 xor ap_const_lv1_1);
    tmp_149_fu_6050_p2 <= (tmp_322_reg_17029 xor ap_const_lv1_1);
    tmp_14_fu_15004_p13 <= (((((((((((tmp_125_reg_19167 & tmp_121_reg_19111) & tmp_117_reg_19052) & tmp_65_reg_19010) & tmp_127_reg_19173) & tmp_122_reg_19117) & tmp_118_reg_19059) & tmp_114_reg_19022) & tmp_129_reg_19179) & tmp_123_reg_19123) & tmp_119_reg_19066) & tmp_115_reg_19034);
    tmp_150_fu_3105_p2 <= (tmp_369_fu_3091_p3 xor ap_const_lv1_1);
    tmp_151_fu_3189_p2 <= (tmp_372_fu_3175_p3 xor ap_const_lv1_1);
    tmp_152_fu_3273_p2 <= (tmp_375_fu_3259_p3 xor ap_const_lv1_1);
    tmp_153_fu_7055_p2 <= (tmp_378_reg_17226 xor ap_const_lv1_1);
    tmp_154_fu_8060_p2 <= (tmp_425_reg_17396 xor ap_const_lv1_1);
    tmp_155_fu_8106_p2 <= (tmp_428_reg_17416 xor ap_const_lv1_1);
    tmp_156_fu_8152_p2 <= (tmp_431_reg_17436 xor ap_const_lv1_1);
    tmp_157_fu_8198_p2 <= (tmp_434_reg_17456 xor ap_const_lv1_1);
    tmp_158_fu_8804_p2 <= (tmp_481_reg_17476 xor ap_const_lv1_1);
    tmp_159_fu_8850_p2 <= (tmp_484_reg_17496 xor ap_const_lv1_1);
    tmp_15_cast_fu_975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_2_reg_452),15));
    tmp_160_fu_8896_p2 <= (tmp_487_reg_17516 xor ap_const_lv1_1);
    tmp_161_fu_8942_p2 <= (tmp_490_reg_17536 xor ap_const_lv1_1);
    tmp_16_fu_979_p2 <= "1" when (tmp_15_cast_fu_975_p1 = r_V_reg_16332) else "0";
    tmp_17_fu_15628_p5 <= (((tmp_64_reg_18999 & tmp_65_reg_19010) & tmp_114_reg_19022) & tmp_115_reg_19034);
    tmp_183_fu_716_p1 <= tmp_7_fu_710_p2(24 - 1 downto 0);
    tmp_188_fu_1135_p3 <= p_Val2_6_fu_1129_p2(16 downto 16);
    tmp_189_fu_1143_p1 <= p_Val2_6_fu_1129_p2(16 - 1 downto 0);
    tmp_18_cast_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_2_phi_fu_456_p4),15));
    tmp_19_fu_878_p2 <= "1" when (tmp_18_cast_fu_874_p1 = r_V_reg_16332) else "0";
    tmp_201_fu_1147_p3 <= p_Val2_6_fu_1129_p2(15 downto 15);
    tmp_202_fu_1219_p3 <= p_Val2_s_57_fu_1213_p2(16 downto 16);
    tmp_203_fu_1227_p1 <= p_Val2_s_57_fu_1213_p2(16 - 1 downto 0);
    tmp_204_fu_1231_p3 <= p_Val2_s_57_fu_1213_p2(15 downto 15);
    tmp_205_fu_1303_p3 <= p_Val2_4_fu_1297_p2(16 downto 16);
    tmp_206_fu_1311_p1 <= p_Val2_4_fu_1297_p2(16 - 1 downto 0);
    tmp_207_fu_1315_p3 <= p_Val2_4_fu_1297_p2(15 downto 15);
    tmp_208_fu_1387_p3 <= p_Val2_3_fu_1381_p2(16 downto 16);
    tmp_209_fu_1395_p1 <= p_Val2_3_fu_1381_p2(16 - 1 downto 0);
    tmp_20_fu_805_p2 <= "1" when (word_cnt_V_6_fu_374 = ap_const_lv3_1) else "0";
    tmp_210_fu_1399_p3 <= p_Val2_3_fu_1381_p2(15 downto 15);
    tmp_211_fu_1461_p3 <= neg_llr_1_V_fu_1201_p3(15 downto 15);
    tmp_212_fu_3861_p3 <= neg_llr_1_V_reg_16517(3 downto 3);
    tmp_213_fu_1479_p1 <= neg_llr_1_V_fu_1201_p3(3 - 1 downto 0);
    tmp_214_fu_3868_p3 <= neg_llr_1_V_reg_16517(11 downto 11);
    tmp_215_fu_3894_p3 <= neg_llr_1_V_reg_16517(9 downto 9);
    tmp_216_fu_3910_p3 <= p_Val2_7_62_fu_3889_p2(7 downto 7);
    tmp_217_fu_3930_p3 <= neg_llr_1_V_reg_16517(12 downto 12);
    tmp_218_fu_3955_p3 <= p_Val2_9_fu_3905_p2(5 downto 5);
    tmp_219_fu_3975_p3 <= neg_llr_1_V_reg_16517(10 downto 10);
    tmp_21_fu_15145_p9 <= (((((((tmp_116_reg_19046 & tmp_64_reg_18999) & tmp_117_reg_19052) & tmp_65_reg_19010) & tmp_118_reg_19059) & tmp_114_reg_19022) & tmp_119_reg_19066) & tmp_115_reg_19034);
    tmp_220_fu_4102_p1 <= p_Val2_7_62_fu_3889_p2(7 - 1 downto 0);
    tmp_221_fu_4118_p1 <= p_Val2_9_fu_3905_p2(5 - 1 downto 0);
    tmp_222_fu_1551_p3 <= neg_llr_2_V_fu_1285_p3(15 downto 15);
    tmp_223_fu_4134_p3 <= neg_llr_2_V_reg_16526(3 downto 3);
    tmp_224_fu_1569_p1 <= neg_llr_2_V_fu_1285_p3(3 - 1 downto 0);
    tmp_225_fu_4141_p3 <= neg_llr_2_V_reg_16526(11 downto 11);
    tmp_226_fu_4167_p3 <= neg_llr_2_V_reg_16526(9 downto 9);
    tmp_227_fu_4183_p3 <= p_Val2_17_fu_4162_p2(7 downto 7);
    tmp_228_fu_4203_p3 <= neg_llr_2_V_reg_16526(12 downto 12);
    tmp_229_fu_4228_p3 <= p_Val2_11_fu_4178_p2(5 downto 5);
    tmp_22_cast_fu_998_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_2_reg_452),15));
    tmp_230_fu_4248_p3 <= neg_llr_2_V_reg_16526(10 downto 10);
    tmp_231_fu_4375_p1 <= p_Val2_17_fu_4162_p2(7 - 1 downto 0);
    tmp_232_fu_4391_p1 <= p_Val2_11_fu_4178_p2(5 - 1 downto 0);
    tmp_233_fu_1641_p3 <= neg_llr_3_V_fu_1369_p3(15 downto 15);
    tmp_234_fu_4407_p3 <= neg_llr_3_V_reg_16535(3 downto 3);
    tmp_235_fu_1659_p1 <= neg_llr_3_V_fu_1369_p3(3 - 1 downto 0);
    tmp_236_fu_4414_p3 <= neg_llr_3_V_reg_16535(11 downto 11);
    tmp_237_fu_4440_p3 <= neg_llr_3_V_reg_16535(9 downto 9);
    tmp_238_fu_4456_p3 <= p_Val2_19_fu_4435_p2(7 downto 7);
    tmp_239_fu_4476_p3 <= neg_llr_3_V_reg_16535(12 downto 12);
    tmp_23_fu_1002_p2 <= "1" when (tmp_22_cast_fu_998_p1 = r_V_reg_16332) else "0";
    tmp_240_fu_4501_p3 <= p_Val2_13_fu_4451_p2(5 downto 5);
    tmp_241_fu_4521_p3 <= neg_llr_3_V_reg_16535(10 downto 10);
    tmp_242_fu_4648_p1 <= p_Val2_19_fu_4435_p2(7 - 1 downto 0);
    tmp_243_fu_4664_p1 <= p_Val2_13_fu_4451_p2(5 - 1 downto 0);
    tmp_244_fu_1731_p3 <= neg_llr_4_V_fu_1453_p3(15 downto 15);
    tmp_245_fu_4680_p3 <= neg_llr_4_V_reg_16544(3 downto 3);
    tmp_246_fu_1749_p1 <= neg_llr_4_V_fu_1453_p3(3 - 1 downto 0);
    tmp_247_fu_4687_p3 <= neg_llr_4_V_reg_16544(11 downto 11);
    tmp_248_fu_4713_p3 <= neg_llr_4_V_reg_16544(9 downto 9);
    tmp_249_fu_4729_p3 <= p_Val2_21_fu_4708_p2(7 downto 7);
    tmp_250_fu_4749_p3 <= neg_llr_4_V_reg_16544(12 downto 12);
    tmp_251_fu_4774_p3 <= p_Val2_15_fu_4724_p2(5 downto 5);
    tmp_252_fu_4794_p3 <= neg_llr_4_V_reg_16544(10 downto 10);
    tmp_253_fu_4921_p1 <= p_Val2_21_fu_4708_p2(7 - 1 downto 0);
    tmp_253_not_fu_13981_p2 <= (tmp_16_reg_16427_pp0_iter14_reg xor ap_const_lv1_1);
    tmp_254_1_fu_1851_p2 <= (tmp_255_fu_1831_p3 xor ap_const_lv1_1);
    tmp_254_2_fu_2547_p2 <= (tmp_311_fu_2527_p3 xor ap_const_lv1_1);
    tmp_254_3_fu_3099_p2 <= (tmp_367_fu_3079_p3 xor ap_const_lv1_1);
    tmp_254_4_fu_8055_p2 <= (tmp_423_reg_17383 xor ap_const_lv1_1);
    tmp_254_5_fu_8799_p2 <= (tmp_479_reg_17463 xor ap_const_lv1_1);
    tmp_254_fu_4937_p1 <= p_Val2_15_fu_4724_p2(5 - 1 downto 0);
    tmp_255_fu_1831_p3 <= p_Val2_6_1_fu_1825_p2(16 downto 16);
    tmp_256_fu_1839_p1 <= p_Val2_6_1_fu_1825_p2(16 - 1 downto 0);
    tmp_257_fu_1843_p3 <= p_Val2_6_1_fu_1825_p2(15 downto 15);
    tmp_258_fu_1915_p3 <= p_Val2_91_1_fu_1909_p2(16 downto 16);
    tmp_259_fu_1923_p1 <= p_Val2_91_1_fu_1909_p2(16 - 1 downto 0);
    tmp_260_fu_1927_p3 <= p_Val2_91_1_fu_1909_p2(15 downto 15);
    tmp_261_fu_1999_p3 <= p_Val2_99_1_fu_1993_p2(16 downto 16);
    tmp_262_fu_2007_p1 <= p_Val2_99_1_fu_1993_p2(16 - 1 downto 0);
    tmp_263_fu_2011_p3 <= p_Val2_99_1_fu_1993_p2(15 downto 15);
    tmp_264_fu_2083_p3 <= p_Val2_126_1_fu_2077_p2(16 downto 16);
    tmp_265_fu_2091_p1 <= p_Val2_126_1_fu_2077_p2(16 - 1 downto 0);
    tmp_266_fu_2095_p3 <= p_Val2_126_1_fu_2077_p2(15 downto 15);
    tmp_267_fu_2157_p3 <= neg_llr_1_V_1_fu_1897_p3(15 downto 15);
    tmp_268_fu_4953_p3 <= neg_llr_1_V_1_reg_16753(3 downto 3);
    tmp_269_fu_2175_p1 <= neg_llr_1_V_1_fu_1897_p3(3 - 1 downto 0);
    tmp_26_cast_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_2_reg_452),15));
    tmp_270_fu_4960_p3 <= neg_llr_1_V_1_reg_16753(11 downto 11);
    tmp_271_fu_4986_p3 <= neg_llr_1_V_1_reg_16753(9 downto 9);
    tmp_272_fu_5002_p3 <= p_Val2_130_1_fu_4981_p2(7 downto 7);
    tmp_273_fu_5022_p3 <= neg_llr_1_V_1_reg_16753(12 downto 12);
    tmp_274_fu_5047_p3 <= p_Val2_9_1_fu_4997_p2(5 downto 5);
    tmp_275_fu_5067_p3 <= neg_llr_1_V_1_reg_16753(10 downto 10);
    tmp_276_fu_5194_p1 <= p_Val2_130_1_fu_4981_p2(7 - 1 downto 0);
    tmp_277_fu_5210_p1 <= p_Val2_9_1_fu_4997_p2(5 - 1 downto 0);
    tmp_278_fu_2247_p3 <= neg_llr_2_V_1_fu_1981_p3(15 downto 15);
    tmp_278_not_fu_993_p2 <= "0" when (tmp_26_cast_fu_984_p1 = r_V_reg_16332) else "1";
    tmp_279_fu_5226_p3 <= neg_llr_2_V_1_reg_16762(3 downto 3);
    tmp_27_fu_988_p2 <= "1" when (tmp_26_cast_fu_984_p1 = r_V_reg_16332) else "0";
    tmp_280_fu_2265_p1 <= neg_llr_2_V_1_fu_1981_p3(3 - 1 downto 0);
    tmp_281_fu_5233_p3 <= neg_llr_2_V_1_reg_16762(11 downto 11);
    tmp_282_fu_5259_p3 <= neg_llr_2_V_1_reg_16762(9 downto 9);
    tmp_283_fu_5275_p3 <= p_Val2_136_1_fu_5254_p2(7 downto 7);
    tmp_283_not_fu_1007_p2 <= "0" when (tmp_22_cast_fu_998_p1 = r_V_reg_16332) else "1";
    tmp_284_fu_5295_p3 <= neg_llr_2_V_1_reg_16762(12 downto 12);
    tmp_285_fu_5320_p3 <= p_Val2_11_1_fu_5270_p2(5 downto 5);
    tmp_286_fu_5340_p3 <= neg_llr_2_V_1_reg_16762(10 downto 10);
    tmp_287_fu_5467_p1 <= p_Val2_136_1_fu_5254_p2(7 - 1 downto 0);
    tmp_288_fu_5483_p1 <= p_Val2_11_1_fu_5270_p2(5 - 1 downto 0);
    tmp_289_fu_2337_p3 <= neg_llr_3_V_1_fu_2065_p3(15 downto 15);
    tmp_290_fu_5499_p3 <= neg_llr_3_V_1_reg_16771(3 downto 3);
    tmp_291_fu_2355_p1 <= neg_llr_3_V_1_fu_2065_p3(3 - 1 downto 0);
    tmp_292_fu_5506_p3 <= neg_llr_3_V_1_reg_16771(11 downto 11);
    tmp_293_fu_5532_p3 <= neg_llr_3_V_1_reg_16771(9 downto 9);
    tmp_294_1_fu_1935_p2 <= (tmp_258_fu_1915_p3 xor ap_const_lv1_1);
    tmp_294_2_fu_2631_p2 <= (tmp_314_fu_2611_p3 xor ap_const_lv1_1);
    tmp_294_3_fu_3183_p2 <= (tmp_370_fu_3163_p3 xor ap_const_lv1_1);
    tmp_294_4_fu_8101_p2 <= (tmp_426_reg_17403 xor ap_const_lv1_1);
    tmp_294_5_fu_8845_p2 <= (tmp_482_reg_17483 xor ap_const_lv1_1);
    tmp_294_fu_5548_p3 <= p_Val2_142_1_fu_5527_p2(7 downto 7);
    tmp_295_fu_5568_p3 <= neg_llr_3_V_1_reg_16771(12 downto 12);
    tmp_296_fu_5593_p3 <= p_Val2_13_1_fu_5543_p2(5 downto 5);
    tmp_297_fu_5613_p3 <= neg_llr_3_V_1_reg_16771(10 downto 10);
    tmp_298_fu_5740_p1 <= p_Val2_142_1_fu_5527_p2(7 - 1 downto 0);
    tmp_298_not_fu_1016_p2 <= "0" when (tmp_58_cast_fu_1012_p1 = r_V_reg_16332) else "1";
    tmp_299_fu_5756_p1 <= p_Val2_13_1_fu_5543_p2(5 - 1 downto 0);
    tmp_300_fu_2427_p3 <= neg_llr_4_V_1_fu_2149_p3(15 downto 15);
    tmp_301_fu_5772_p3 <= neg_llr_4_V_1_reg_16780(3 downto 3);
    tmp_302_fu_2445_p1 <= neg_llr_4_V_1_fu_2149_p3(3 - 1 downto 0);
    tmp_303_fu_5779_p3 <= neg_llr_4_V_1_reg_16780(11 downto 11);
    tmp_304_fu_5805_p3 <= neg_llr_4_V_1_reg_16780(9 downto 9);
    tmp_305_1_fu_2019_p2 <= (tmp_261_fu_1999_p3 xor ap_const_lv1_1);
    tmp_305_2_fu_2715_p2 <= (tmp_317_fu_2695_p3 xor ap_const_lv1_1);
    tmp_305_3_fu_3267_p2 <= (tmp_373_fu_3247_p3 xor ap_const_lv1_1);
    tmp_305_4_fu_8147_p2 <= (tmp_429_reg_17423 xor ap_const_lv1_1);
    tmp_305_5_fu_8891_p2 <= (tmp_485_reg_17503 xor ap_const_lv1_1);
    tmp_305_fu_5821_p3 <= p_Val2_148_1_fu_5800_p2(7 downto 7);
    tmp_306_fu_5841_p3 <= neg_llr_4_V_1_reg_16780(12 downto 12);
    tmp_307_fu_5866_p3 <= p_Val2_15_1_fu_5816_p2(5 downto 5);
    tmp_308_fu_5886_p3 <= neg_llr_4_V_1_reg_16780(10 downto 10);
    tmp_309_fu_6013_p1 <= p_Val2_148_1_fu_5800_p2(7 - 1 downto 0);
    tmp_310_fu_6029_p1 <= p_Val2_15_1_fu_5816_p2(5 - 1 downto 0);
    tmp_311_fu_2527_p3 <= p_Val2_6_2_fu_2521_p2(16 downto 16);
    tmp_312_fu_2535_p1 <= p_Val2_6_2_fu_2521_p2(16 - 1 downto 0);
    tmp_313_fu_2539_p3 <= p_Val2_6_2_fu_2521_p2(15 downto 15);
    tmp_314_fu_2611_p3 <= p_Val2_91_2_fu_2605_p2(16 downto 16);
    tmp_315_fu_2619_p1 <= p_Val2_91_2_fu_2605_p2(16 - 1 downto 0);
    tmp_316_fu_2623_p3 <= p_Val2_91_2_fu_2605_p2(15 downto 15);
    tmp_317_fu_2695_p3 <= p_Val2_99_2_fu_2689_p2(16 downto 16);
    tmp_318_fu_2703_p1 <= p_Val2_99_2_fu_2689_p2(16 - 1 downto 0);
    tmp_319_fu_2707_p3 <= p_Val2_99_2_fu_2689_p2(15 downto 15);
    tmp_31_cast_fu_865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_2_phi_fu_456_p4),15));
    tmp_321_fu_2787_p1 <= p_Val2_126_2_fu_2773_p2(16 - 1 downto 0);
    tmp_323_fu_2799_p3 <= neg_llr_1_V_2_fu_2593_p3(15 downto 15);
    tmp_324_fu_6091_p3 <= neg_llr_1_V_2_reg_16989(3 downto 3);
    tmp_325_fu_2817_p1 <= neg_llr_1_V_2_fu_2593_p3(3 - 1 downto 0);
    tmp_326_fu_6098_p3 <= neg_llr_1_V_2_reg_16989(11 downto 11);
    tmp_327_fu_6124_p3 <= neg_llr_1_V_2_reg_16989(9 downto 9);
    tmp_328_fu_6140_p3 <= p_Val2_130_2_fu_6119_p2(7 downto 7);
    tmp_329_fu_6160_p3 <= neg_llr_1_V_2_reg_16989(12 downto 12);
    tmp_32_fu_15566_p5 <= (((tmp_64_reg_18999 & tmp_65_reg_19010) & tmp_114_reg_19022) & tmp_115_reg_19034);
    tmp_330_fu_6185_p3 <= p_Val2_9_2_fu_6135_p2(5 downto 5);
    tmp_331_fu_6205_p3 <= neg_llr_1_V_2_reg_16989(10 downto 10);
    tmp_332_fu_6332_p1 <= p_Val2_130_2_fu_6119_p2(7 - 1 downto 0);
    tmp_333_fu_6348_p1 <= p_Val2_9_2_fu_6135_p2(5 - 1 downto 0);
    tmp_334_fu_2889_p3 <= neg_llr_2_V_2_fu_2677_p3(15 downto 15);
    tmp_335_fu_6364_p3 <= neg_llr_2_V_2_reg_16998(3 downto 3);
    tmp_336_fu_2907_p1 <= neg_llr_2_V_2_fu_2677_p3(3 - 1 downto 0);
    tmp_337_fu_6371_p3 <= neg_llr_2_V_2_reg_16998(11 downto 11);
    tmp_338_fu_6397_p3 <= neg_llr_2_V_2_reg_16998(9 downto 9);
    tmp_339_fu_6413_p3 <= p_Val2_136_2_fu_6392_p2(7 downto 7);
    tmp_33_fu_869_p2 <= "1" when (tmp_31_cast_fu_865_p1 = r_V_reg_16332) else "0";
    tmp_340_fu_6433_p3 <= neg_llr_2_V_2_reg_16998(12 downto 12);
    tmp_341_fu_6458_p3 <= p_Val2_11_2_fu_6408_p2(5 downto 5);
    tmp_342_fu_6478_p3 <= neg_llr_2_V_2_reg_16998(10 downto 10);
    tmp_343_1_fu_2103_p2 <= (tmp_264_fu_2083_p3 xor ap_const_lv1_1);
    tmp_343_2_fu_6045_p2 <= (tmp_320_reg_17016 xor ap_const_lv1_1);
    tmp_343_3_fu_7050_p2 <= (tmp_376_reg_17213 xor ap_const_lv1_1);
    tmp_343_4_fu_8193_p2 <= (tmp_432_reg_17443 xor ap_const_lv1_1);
    tmp_343_5_fu_8937_p2 <= (tmp_488_reg_17523 xor ap_const_lv1_1);
    tmp_343_fu_6605_p1 <= p_Val2_136_2_fu_6392_p2(7 - 1 downto 0);
    tmp_344_fu_6621_p1 <= p_Val2_11_2_fu_6408_p2(5 - 1 downto 0);
    tmp_345_fu_2979_p3 <= neg_llr_3_V_2_fu_2761_p3(15 downto 15);
    tmp_346_fu_6637_p3 <= neg_llr_3_V_2_reg_17007(3 downto 3);
    tmp_347_fu_2997_p1 <= neg_llr_3_V_2_fu_2761_p3(3 - 1 downto 0);
    tmp_348_1_fu_4977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_13_1_fu_4971_p2),8));
    tmp_348_2_fu_6115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_13_2_fu_6109_p2),8));
    tmp_348_3_fu_7120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_13_3_fu_7114_p2),8));
    tmp_348_4_fu_11860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_13_4_reg_18488),8));
    tmp_348_5_fu_12924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_13_5_reg_18768),8));
    tmp_348_fu_6644_p3 <= neg_llr_3_V_2_reg_17007(11 downto 11);
    tmp_349_fu_6670_p3 <= neg_llr_3_V_2_reg_17007(9 downto 9);
    tmp_34_fu_811_p2 <= "1" when (word_cnt_V_6_fu_374 = ap_const_lv3_2) else "0";
    tmp_350_fu_6686_p3 <= p_Val2_142_2_fu_6665_p2(7 downto 7);
    tmp_351_fu_6706_p3 <= neg_llr_3_V_2_reg_17007(12 downto 12);
    tmp_352_fu_6731_p3 <= p_Val2_13_2_fu_6681_p2(5 downto 5);
    tmp_353_1_fu_4993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_13_1_fu_4971_p2),6));
    tmp_353_2_fu_6131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_13_2_fu_6109_p2),6));
    tmp_353_3_fu_7136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_13_3_fu_7114_p2),6));
    tmp_353_4_fu_11875_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_13_4_reg_18488),6));
    tmp_353_5_fu_12939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_13_5_reg_18768),6));
    tmp_353_fu_6751_p3 <= neg_llr_3_V_2_reg_17007(10 downto 10);
    tmp_354_fu_6878_p1 <= p_Val2_142_2_fu_6665_p2(7 - 1 downto 0);
    tmp_355_1_fu_5010_p2 <= (tmp_272_fu_5002_p3 xor ap_const_lv1_1);
    tmp_355_2_fu_6148_p2 <= (tmp_328_fu_6140_p3 xor ap_const_lv1_1);
    tmp_355_3_fu_7153_p2 <= (tmp_384_fu_7145_p3 xor ap_const_lv1_1);
    tmp_355_4_fu_11891_p2 <= (tmp_440_fu_11883_p3 xor ap_const_lv1_1);
    tmp_355_5_fu_12955_p2 <= (tmp_496_fu_12947_p3 xor ap_const_lv1_1);
    tmp_355_fu_6894_p1 <= p_Val2_13_2_fu_6681_p2(5 - 1 downto 0);
    tmp_356_fu_6910_p3 <= neg_llr_4_V_2_fu_6083_p3(15 downto 15);
    tmp_357_1_fu_5055_p2 <= (tmp_274_fu_5047_p3 xor ap_const_lv1_1);
    tmp_357_2_fu_6193_p2 <= (tmp_330_fu_6185_p3 xor ap_const_lv1_1);
    tmp_357_3_fu_7198_p2 <= (tmp_386_fu_7190_p3 xor ap_const_lv1_1);
    tmp_357_4_fu_11924_p2 <= (tmp_442_fu_11916_p3 xor ap_const_lv1_1);
    tmp_357_5_fu_12988_p2 <= (tmp_498_fu_12980_p3 xor ap_const_lv1_1);
    tmp_357_fu_6928_p3 <= neg_llr_4_V_2_fu_6083_p3(3 downto 3);
    tmp_358_fu_6936_p1 <= neg_llr_4_V_2_fu_6083_p3(3 - 1 downto 0);
    tmp_359_fu_10907_p3 <= neg_llr_4_V_2_reg_17975(11 downto 11);
    tmp_360_fu_10934_p3 <= neg_llr_4_V_2_reg_17975(9 downto 9);
    tmp_361_fu_10949_p3 <= p_Val2_148_2_fu_10917_p2(7 downto 7);
    tmp_362_1_fu_5097_p2 <= (tmp_273_fu_5022_p3 xor ap_const_lv1_1);
    tmp_362_2_fu_6235_p2 <= (tmp_329_fu_6160_p3 xor ap_const_lv1_1);
    tmp_362_3_fu_7240_p2 <= (tmp_385_fu_7165_p3 xor ap_const_lv1_1);
    tmp_362_4_fu_11949_p2 <= (tmp_441_fu_11903_p3 xor ap_const_lv1_1);
    tmp_362_5_fu_13013_p2 <= (tmp_497_fu_12967_p3 xor ap_const_lv1_1);
    tmp_362_fu_10969_p3 <= neg_llr_4_V_2_reg_17975(12 downto 12);
    tmp_363_1_fu_5116_p2 <= (tmp_275_fu_5067_p3 xor ap_const_lv1_1);
    tmp_363_2_fu_6254_p2 <= (tmp_331_fu_6205_p3 xor ap_const_lv1_1);
    tmp_363_3_fu_7259_p2 <= (tmp_387_fu_7210_p3 xor ap_const_lv1_1);
    tmp_363_4_fu_11967_p2 <= (tmp_443_fu_11936_p3 xor ap_const_lv1_1);
    tmp_363_5_fu_13031_p2 <= (tmp_499_fu_13000_p3 xor ap_const_lv1_1);
    tmp_363_fu_10982_p3 <= p_Val2_15_2_fu_10944_p2(5 downto 5);
    tmp_364_1_fu_10055_p2 <= (p_38_i1_1_fu_10051_p2 xor ap_const_lv1_1);
    tmp_364_2_fu_10563_p2 <= (p_38_i1_2_fu_10559_p2 xor ap_const_lv1_1);
    tmp_364_3_fu_11210_p2 <= (p_38_i1_3_fu_11206_p2 xor ap_const_lv1_1);
    tmp_364_4_fu_11990_p2 <= (p_38_i1_4_fu_11985_p2 xor ap_const_lv1_1);
    tmp_364_5_fu_13054_p2 <= (p_38_i1_5_fu_13049_p2 xor ap_const_lv1_1);
    tmp_364_fu_11002_p3 <= neg_llr_4_V_2_reg_17975(10 downto 10);
    tmp_365_1_fu_10065_p2 <= (p_38_i_1_fu_10061_p2 xor ap_const_lv1_1);
    tmp_365_2_fu_10573_p2 <= (p_38_i_2_fu_10569_p2 xor ap_const_lv1_1);
    tmp_365_3_fu_11220_p2 <= (p_38_i_3_fu_11216_p2 xor ap_const_lv1_1);
    tmp_365_4_fu_12030_p2 <= (p_38_i_4_fu_12025_p2 xor ap_const_lv1_1);
    tmp_365_5_fu_13094_p2 <= (p_38_i_5_fu_13089_p2 xor ap_const_lv1_1);
    tmp_365_fu_11131_p1 <= p_Val2_148_2_fu_10917_p2(7 - 1 downto 0);
    tmp_366_1_fu_5198_p2 <= "1" when (tmp_276_fu_5194_p1 = ap_const_lv7_0) else "0";
    tmp_366_2_fu_6336_p2 <= "1" when (tmp_332_fu_6332_p1 = ap_const_lv7_0) else "0";
    tmp_366_3_fu_7341_p2 <= "1" when (tmp_388_fu_7337_p1 = ap_const_lv7_0) else "0";
    tmp_366_4_fu_12069_p2 <= "1" when (tmp_444_fu_12065_p1 = ap_const_lv7_0) else "0";
    tmp_366_5_fu_13133_p2 <= "1" when (tmp_500_fu_13129_p1 = ap_const_lv7_0) else "0";
    tmp_366_fu_11158_p1 <= p_Val2_15_2_fu_10944_p2(5 - 1 downto 0);
    tmp_367_1_fu_6342_p2 <= (tmp_366_2_fu_6336_p2 or brmerge40_i1_2_fu_6297_p2);
    tmp_367_2_fu_7347_p2 <= (tmp_366_3_fu_7341_p2 or brmerge40_i1_3_fu_7302_p2);
    tmp_367_3_fu_12075_p2 <= (tmp_366_4_fu_12069_p2 or brmerge40_i1_4_fu_12019_p2);
    tmp_367_4_fu_13139_p2 <= (tmp_366_5_fu_13133_p2 or brmerge40_i1_5_fu_13083_p2);
    tmp_367_fu_3079_p3 <= p_Val2_6_3_fu_3073_p2(16 downto 16);
    tmp_367_s_fu_5204_p2 <= (tmp_366_1_fu_5198_p2 or brmerge40_i1_1_fu_5159_p2);
    tmp_368_1_fu_5214_p2 <= "1" when (tmp_277_fu_5210_p1 = ap_const_lv5_0) else "0";
    tmp_368_2_fu_6352_p2 <= "1" when (tmp_333_fu_6348_p1 = ap_const_lv5_0) else "0";
    tmp_368_3_fu_7357_p2 <= "1" when (tmp_389_fu_7353_p1 = ap_const_lv5_0) else "0";
    tmp_368_4_fu_12096_p2 <= "1" when (tmp_445_fu_12092_p1 = ap_const_lv5_0) else "0";
    tmp_368_5_fu_13160_p2 <= "1" when (tmp_501_fu_13156_p1 = ap_const_lv5_0) else "0";
    tmp_368_fu_3087_p1 <= p_Val2_6_3_fu_3073_p2(16 - 1 downto 0);
    tmp_369_1_fu_6358_p2 <= (tmp_368_2_fu_6352_p2 or brmerge40_i_2_fu_6326_p2);
    tmp_369_2_fu_7363_p2 <= (tmp_368_3_fu_7357_p2 or brmerge40_i_3_fu_7331_p2);
    tmp_369_3_fu_12102_p2 <= (tmp_368_4_fu_12096_p2 or brmerge40_i_4_fu_12059_p2);
    tmp_369_4_fu_13166_p2 <= (tmp_368_5_fu_13160_p2 or brmerge40_i_5_fu_13123_p2);
    tmp_369_fu_3091_p3 <= p_Val2_6_3_fu_3073_p2(15 downto 15);
    tmp_369_s_fu_5220_p2 <= (tmp_368_1_fu_5214_p2 or brmerge40_i_1_fu_5188_p2);
    tmp_370_fu_3163_p3 <= p_Val2_91_3_fu_3157_p2(16 downto 16);
    tmp_371_fu_3171_p1 <= p_Val2_91_3_fu_3157_p2(16 - 1 downto 0);
    tmp_372_fu_3175_p3 <= p_Val2_91_3_fu_3157_p2(15 downto 15);
    tmp_373_fu_3247_p3 <= p_Val2_99_3_fu_3241_p2(16 downto 16);
    tmp_374_fu_3255_p1 <= p_Val2_99_3_fu_3241_p2(16 - 1 downto 0);
    tmp_375_1_fu_5250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_17_1_fu_5244_p2),8));
    tmp_375_2_fu_6388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_17_2_fu_6382_p2),8));
    tmp_375_3_fu_7393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_17_3_fu_7387_p2),8));
    tmp_375_4_fu_12126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_17_4_reg_18550),8));
    tmp_375_5_fu_13190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_17_5_reg_18830),8));
    tmp_375_fu_3259_p3 <= p_Val2_99_3_fu_3241_p2(15 downto 15);
    tmp_377_fu_3339_p1 <= p_Val2_126_3_fu_3325_p2(16 - 1 downto 0);
    tmp_379_fu_3351_p3 <= neg_llr_1_V_3_fu_3145_p3(15 downto 15);
    tmp_380_fu_7096_p3 <= neg_llr_1_V_3_reg_17186(3 downto 3);
    tmp_381_1_fu_5266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_17_1_fu_5244_p2),6));
    tmp_381_2_fu_6404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_17_2_fu_6382_p2),6));
    tmp_381_3_fu_7409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_17_3_fu_7387_p2),6));
    tmp_381_4_fu_12141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_17_4_reg_18550),6));
    tmp_381_5_fu_13205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_17_5_reg_18830),6));
    tmp_381_fu_3369_p1 <= neg_llr_1_V_3_fu_3145_p3(3 - 1 downto 0);
    tmp_382_fu_7103_p3 <= neg_llr_1_V_3_reg_17186(11 downto 11);
    tmp_383_1_fu_5283_p2 <= (tmp_283_fu_5275_p3 xor ap_const_lv1_1);
    tmp_383_2_fu_6421_p2 <= (tmp_339_fu_6413_p3 xor ap_const_lv1_1);
    tmp_383_3_fu_7426_p2 <= (tmp_395_fu_7418_p3 xor ap_const_lv1_1);
    tmp_383_4_fu_12157_p2 <= (tmp_451_fu_12149_p3 xor ap_const_lv1_1);
    tmp_383_5_fu_13221_p2 <= (tmp_507_fu_13213_p3 xor ap_const_lv1_1);
    tmp_383_fu_7129_p3 <= neg_llr_1_V_3_reg_17186(9 downto 9);
    tmp_384_fu_7145_p3 <= p_Val2_130_3_fu_7124_p2(7 downto 7);
    tmp_385_1_fu_5328_p2 <= (tmp_285_fu_5320_p3 xor ap_const_lv1_1);
    tmp_385_2_fu_6466_p2 <= (tmp_341_fu_6458_p3 xor ap_const_lv1_1);
    tmp_385_3_fu_7471_p2 <= (tmp_397_fu_7463_p3 xor ap_const_lv1_1);
    tmp_385_4_fu_12190_p2 <= (tmp_453_fu_12182_p3 xor ap_const_lv1_1);
    tmp_385_5_fu_13254_p2 <= (tmp_509_fu_13246_p3 xor ap_const_lv1_1);
    tmp_385_fu_7165_p3 <= neg_llr_1_V_3_reg_17186(12 downto 12);
    tmp_386_fu_7190_p3 <= p_Val2_9_3_fu_7140_p2(5 downto 5);
    tmp_387_fu_7210_p3 <= neg_llr_1_V_3_reg_17186(10 downto 10);
    tmp_388_fu_7337_p1 <= p_Val2_130_3_fu_7124_p2(7 - 1 downto 0);
    tmp_389_fu_7353_p1 <= p_Val2_9_3_fu_7140_p2(5 - 1 downto 0);
    tmp_390_1_fu_5370_p2 <= (tmp_284_fu_5295_p3 xor ap_const_lv1_1);
    tmp_390_2_fu_6508_p2 <= (tmp_340_fu_6433_p3 xor ap_const_lv1_1);
    tmp_390_3_fu_7513_p2 <= (tmp_396_fu_7438_p3 xor ap_const_lv1_1);
    tmp_390_4_fu_12215_p2 <= (tmp_452_fu_12169_p3 xor ap_const_lv1_1);
    tmp_390_5_fu_13279_p2 <= (tmp_508_fu_13233_p3 xor ap_const_lv1_1);
    tmp_390_fu_3441_p3 <= neg_llr_2_V_3_fu_3229_p3(15 downto 15);
    tmp_391_1_fu_5389_p2 <= (tmp_286_fu_5340_p3 xor ap_const_lv1_1);
    tmp_391_2_fu_6527_p2 <= (tmp_342_fu_6478_p3 xor ap_const_lv1_1);
    tmp_391_3_fu_7532_p2 <= (tmp_398_fu_7483_p3 xor ap_const_lv1_1);
    tmp_391_4_fu_12233_p2 <= (tmp_454_fu_12202_p3 xor ap_const_lv1_1);
    tmp_391_5_fu_13297_p2 <= (tmp_510_fu_13266_p3 xor ap_const_lv1_1);
    tmp_391_fu_7369_p3 <= neg_llr_2_V_3_reg_17195(3 downto 3);
    tmp_392_1_fu_10175_p2 <= (p_38_i2_1_fu_10171_p2 xor ap_const_lv1_1);
    tmp_392_2_fu_10683_p2 <= (p_38_i2_2_fu_10679_p2 xor ap_const_lv1_1);
    tmp_392_3_fu_11330_p2 <= (p_38_i2_3_fu_11326_p2 xor ap_const_lv1_1);
    tmp_392_4_fu_12256_p2 <= (p_38_i2_4_fu_12251_p2 xor ap_const_lv1_1);
    tmp_392_5_fu_13320_p2 <= (p_38_i2_5_fu_13315_p2 xor ap_const_lv1_1);
    tmp_392_fu_3459_p1 <= neg_llr_2_V_3_fu_3229_p3(3 - 1 downto 0);
    tmp_393_1_fu_10185_p2 <= (p_38_i3_1_fu_10181_p2 xor ap_const_lv1_1);
    tmp_393_2_fu_10693_p2 <= (p_38_i3_2_fu_10689_p2 xor ap_const_lv1_1);
    tmp_393_3_fu_11340_p2 <= (p_38_i3_3_fu_11336_p2 xor ap_const_lv1_1);
    tmp_393_4_fu_12296_p2 <= (p_38_i3_4_fu_12291_p2 xor ap_const_lv1_1);
    tmp_393_5_fu_13360_p2 <= (p_38_i3_5_fu_13355_p2 xor ap_const_lv1_1);
    tmp_393_fu_7376_p3 <= neg_llr_2_V_3_reg_17195(11 downto 11);
    tmp_394_1_fu_5471_p2 <= "1" when (tmp_287_fu_5467_p1 = ap_const_lv7_0) else "0";
    tmp_394_2_fu_6609_p2 <= "1" when (tmp_343_fu_6605_p1 = ap_const_lv7_0) else "0";
    tmp_394_3_fu_7614_p2 <= "1" when (tmp_399_fu_7610_p1 = ap_const_lv7_0) else "0";
    tmp_394_4_fu_12335_p2 <= "1" when (tmp_455_fu_12331_p1 = ap_const_lv7_0) else "0";
    tmp_394_5_fu_13399_p2 <= "1" when (tmp_511_fu_13395_p1 = ap_const_lv7_0) else "0";
    tmp_394_fu_7402_p3 <= neg_llr_2_V_3_reg_17195(9 downto 9);
    tmp_395_1_fu_6615_p2 <= (tmp_394_2_fu_6609_p2 or brmerge40_i2_2_fu_6570_p2);
    tmp_395_2_fu_7620_p2 <= (tmp_394_3_fu_7614_p2 or brmerge40_i2_3_fu_7575_p2);
    tmp_395_3_fu_12341_p2 <= (tmp_394_4_fu_12335_p2 or brmerge40_i2_4_fu_12285_p2);
    tmp_395_4_fu_13405_p2 <= (tmp_394_5_fu_13399_p2 or brmerge40_i2_5_fu_13349_p2);
    tmp_395_fu_7418_p3 <= p_Val2_136_3_fu_7397_p2(7 downto 7);
    tmp_395_s_fu_5477_p2 <= (tmp_394_1_fu_5471_p2 or brmerge40_i2_1_fu_5432_p2);
    tmp_396_1_fu_5487_p2 <= "1" when (tmp_288_fu_5483_p1 = ap_const_lv5_0) else "0";
    tmp_396_2_fu_6625_p2 <= "1" when (tmp_344_fu_6621_p1 = ap_const_lv5_0) else "0";
    tmp_396_3_fu_7630_p2 <= "1" when (tmp_400_fu_7626_p1 = ap_const_lv5_0) else "0";
    tmp_396_4_fu_12362_p2 <= "1" when (tmp_456_fu_12358_p1 = ap_const_lv5_0) else "0";
    tmp_396_5_fu_13426_p2 <= "1" when (tmp_512_fu_13422_p1 = ap_const_lv5_0) else "0";
    tmp_396_fu_7438_p3 <= neg_llr_2_V_3_reg_17195(12 downto 12);
    tmp_397_1_fu_6631_p2 <= (tmp_396_2_fu_6625_p2 or brmerge40_i3_2_fu_6599_p2);
    tmp_397_2_fu_7636_p2 <= (tmp_396_3_fu_7630_p2 or brmerge40_i3_3_fu_7604_p2);
    tmp_397_3_fu_12368_p2 <= (tmp_396_4_fu_12362_p2 or brmerge40_i3_4_fu_12325_p2);
    tmp_397_4_fu_13432_p2 <= (tmp_396_5_fu_13426_p2 or brmerge40_i3_5_fu_13389_p2);
    tmp_397_fu_7463_p3 <= p_Val2_11_3_fu_7413_p2(5 downto 5);
    tmp_397_s_fu_5493_p2 <= (tmp_396_1_fu_5487_p2 or brmerge40_i3_1_fu_5461_p2);
    tmp_398_fu_7483_p3 <= neg_llr_2_V_3_reg_17195(10 downto 10);
    tmp_399_fu_7610_p1 <= p_Val2_136_3_fu_7397_p2(7 - 1 downto 0);
    tmp_39_cast_fu_856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_2_phi_fu_456_p4),15));
    tmp_400_fu_7626_p1 <= p_Val2_11_3_fu_7413_p2(5 - 1 downto 0);
    tmp_401_fu_3531_p3 <= neg_llr_3_V_3_fu_3313_p3(15 downto 15);
    tmp_402_1_fu_5523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_21_1_fu_5517_p2),8));
    tmp_402_2_fu_6661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_21_2_fu_6655_p2),8));
    tmp_402_3_fu_7666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_21_3_fu_7660_p2),8));
    tmp_402_4_fu_12392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_21_4_reg_18612),8));
    tmp_402_5_fu_13456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_21_5_reg_18892),8));
    tmp_402_fu_7642_p3 <= neg_llr_3_V_3_reg_17204(3 downto 3);
    tmp_403_fu_3549_p1 <= neg_llr_3_V_3_fu_3313_p3(3 - 1 downto 0);
    tmp_404_fu_7649_p3 <= neg_llr_3_V_3_reg_17204(11 downto 11);
    tmp_405_fu_7675_p3 <= neg_llr_3_V_3_reg_17204(9 downto 9);
    tmp_406_fu_7691_p3 <= p_Val2_142_3_fu_7670_p2(7 downto 7);
    tmp_407_1_fu_5539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_21_1_fu_5517_p2),6));
    tmp_407_2_fu_6677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_21_2_fu_6655_p2),6));
    tmp_407_3_fu_7682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_21_3_fu_7660_p2),6));
    tmp_407_4_fu_12407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_21_4_reg_18612),6));
    tmp_407_5_fu_13471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_21_5_reg_18892),6));
    tmp_407_fu_7711_p3 <= neg_llr_3_V_3_reg_17204(12 downto 12);
    tmp_408_fu_7736_p3 <= p_Val2_13_3_fu_7686_p2(5 downto 5);
    tmp_409_1_fu_5556_p2 <= (tmp_294_fu_5548_p3 xor ap_const_lv1_1);
    tmp_409_2_fu_6694_p2 <= (tmp_350_fu_6686_p3 xor ap_const_lv1_1);
    tmp_409_3_fu_7699_p2 <= (tmp_406_fu_7691_p3 xor ap_const_lv1_1);
    tmp_409_4_fu_12423_p2 <= (tmp_462_fu_12415_p3 xor ap_const_lv1_1);
    tmp_409_5_fu_13487_p2 <= (tmp_518_fu_13479_p3 xor ap_const_lv1_1);
    tmp_409_fu_7756_p3 <= neg_llr_3_V_3_reg_17204(10 downto 10);
    tmp_40_fu_15504_p5 <= (((tmp_64_reg_18999 & tmp_65_reg_19010) & tmp_114_reg_19022) & tmp_115_reg_19034);
    tmp_410_fu_7883_p1 <= p_Val2_142_3_fu_7670_p2(7 - 1 downto 0);
    tmp_411_1_fu_5601_p2 <= (tmp_296_fu_5593_p3 xor ap_const_lv1_1);
    tmp_411_2_fu_6739_p2 <= (tmp_352_fu_6731_p3 xor ap_const_lv1_1);
    tmp_411_3_fu_7744_p2 <= (tmp_408_fu_7736_p3 xor ap_const_lv1_1);
    tmp_411_4_fu_12456_p2 <= (tmp_464_fu_12448_p3 xor ap_const_lv1_1);
    tmp_411_5_fu_13520_p2 <= (tmp_520_fu_13512_p3 xor ap_const_lv1_1);
    tmp_411_fu_7899_p1 <= p_Val2_13_3_fu_7686_p2(5 - 1 downto 0);
    tmp_412_fu_7915_p3 <= neg_llr_4_V_3_fu_7088_p3(15 downto 15);
    tmp_413_fu_7933_p3 <= neg_llr_4_V_3_fu_7088_p3(3 downto 3);
    tmp_414_fu_7941_p1 <= neg_llr_4_V_3_fu_7088_p3(3 - 1 downto 0);
    tmp_415_fu_11554_p3 <= neg_llr_4_V_3_reg_18207(11 downto 11);
    tmp_416_1_fu_5643_p2 <= (tmp_295_fu_5568_p3 xor ap_const_lv1_1);
    tmp_416_2_fu_6781_p2 <= (tmp_351_fu_6706_p3 xor ap_const_lv1_1);
    tmp_416_3_fu_7786_p2 <= (tmp_407_fu_7711_p3 xor ap_const_lv1_1);
    tmp_416_4_fu_12481_p2 <= (tmp_463_fu_12435_p3 xor ap_const_lv1_1);
    tmp_416_5_fu_13545_p2 <= (tmp_519_fu_13499_p3 xor ap_const_lv1_1);
    tmp_416_fu_11581_p3 <= neg_llr_4_V_3_reg_18207(9 downto 9);
    tmp_417_1_fu_5662_p2 <= (tmp_297_fu_5613_p3 xor ap_const_lv1_1);
    tmp_417_2_fu_6800_p2 <= (tmp_353_fu_6751_p3 xor ap_const_lv1_1);
    tmp_417_3_fu_7805_p2 <= (tmp_409_fu_7756_p3 xor ap_const_lv1_1);
    tmp_417_4_fu_12499_p2 <= (tmp_465_fu_12468_p3 xor ap_const_lv1_1);
    tmp_417_5_fu_13563_p2 <= (tmp_521_fu_13532_p3 xor ap_const_lv1_1);
    tmp_417_fu_11596_p3 <= p_Val2_148_3_fu_11564_p2(7 downto 7);
    tmp_418_1_fu_10295_p2 <= (p_38_i4_1_fu_10291_p2 xor ap_const_lv1_1);
    tmp_418_2_fu_10803_p2 <= (p_38_i4_2_fu_10799_p2 xor ap_const_lv1_1);
    tmp_418_3_fu_11450_p2 <= (p_38_i4_3_fu_11446_p2 xor ap_const_lv1_1);
    tmp_418_4_fu_12522_p2 <= (p_38_i4_4_fu_12517_p2 xor ap_const_lv1_1);
    tmp_418_5_fu_13586_p2 <= (p_38_i4_5_fu_13581_p2 xor ap_const_lv1_1);
    tmp_418_fu_11616_p3 <= neg_llr_4_V_3_reg_18207(12 downto 12);
    tmp_419_1_fu_10305_p2 <= (p_38_i5_1_fu_10301_p2 xor ap_const_lv1_1);
    tmp_419_2_fu_10813_p2 <= (p_38_i5_2_fu_10809_p2 xor ap_const_lv1_1);
    tmp_419_3_fu_11460_p2 <= (p_38_i5_3_fu_11456_p2 xor ap_const_lv1_1);
    tmp_419_4_fu_12562_p2 <= (p_38_i5_4_fu_12557_p2 xor ap_const_lv1_1);
    tmp_419_5_fu_13626_p2 <= (p_38_i5_5_fu_13621_p2 xor ap_const_lv1_1);
    tmp_419_fu_11629_p3 <= p_Val2_15_3_fu_11591_p2(5 downto 5);
    tmp_41_fu_860_p2 <= "1" when (tmp_39_cast_fu_856_p1 = r_V_reg_16332) else "0";
    tmp_420_1_fu_5744_p2 <= "1" when (tmp_298_fu_5740_p1 = ap_const_lv7_0) else "0";
    tmp_420_2_fu_6882_p2 <= "1" when (tmp_354_fu_6878_p1 = ap_const_lv7_0) else "0";
    tmp_420_3_fu_7887_p2 <= "1" when (tmp_410_fu_7883_p1 = ap_const_lv7_0) else "0";
    tmp_420_4_fu_12601_p2 <= "1" when (tmp_466_fu_12597_p1 = ap_const_lv7_0) else "0";
    tmp_420_5_fu_13665_p2 <= "1" when (tmp_522_fu_13661_p1 = ap_const_lv7_0) else "0";
    tmp_420_fu_11649_p3 <= neg_llr_4_V_3_reg_18207(10 downto 10);
    tmp_421_1_fu_6888_p2 <= (tmp_420_2_fu_6882_p2 or brmerge40_i4_2_fu_6843_p2);
    tmp_421_2_fu_7893_p2 <= (tmp_420_3_fu_7887_p2 or brmerge40_i4_3_fu_7848_p2);
    tmp_421_3_fu_12607_p2 <= (tmp_420_4_fu_12601_p2 or brmerge40_i4_4_fu_12551_p2);
    tmp_421_4_fu_13671_p2 <= (tmp_420_5_fu_13665_p2 or brmerge40_i4_5_fu_13615_p2);
    tmp_421_fu_11778_p1 <= p_Val2_148_3_fu_11564_p2(7 - 1 downto 0);
    tmp_421_s_fu_5750_p2 <= (tmp_420_1_fu_5744_p2 or brmerge40_i4_1_fu_5705_p2);
    tmp_422_1_fu_5760_p2 <= "1" when (tmp_299_fu_5756_p1 = ap_const_lv5_0) else "0";
    tmp_422_2_fu_6898_p2 <= "1" when (tmp_355_fu_6894_p1 = ap_const_lv5_0) else "0";
    tmp_422_3_fu_7903_p2 <= "1" when (tmp_411_fu_7899_p1 = ap_const_lv5_0) else "0";
    tmp_422_4_fu_12628_p2 <= "1" when (tmp_467_fu_12624_p1 = ap_const_lv5_0) else "0";
    tmp_422_5_fu_13692_p2 <= "1" when (tmp_523_fu_13688_p1 = ap_const_lv5_0) else "0";
    tmp_422_fu_11805_p1 <= p_Val2_15_3_fu_11591_p2(5 - 1 downto 0);
    tmp_423_1_fu_6904_p2 <= (tmp_422_2_fu_6898_p2 or brmerge40_i5_2_fu_6872_p2);
    tmp_423_2_fu_7909_p2 <= (tmp_422_3_fu_7903_p2 or brmerge40_i5_3_fu_7877_p2);
    tmp_423_3_fu_12634_p2 <= (tmp_422_4_fu_12628_p2 or brmerge40_i5_4_fu_12591_p2);
    tmp_423_4_fu_13698_p2 <= (tmp_422_5_fu_13692_p2 or brmerge40_i5_5_fu_13655_p2);
    tmp_423_s_fu_5766_p2 <= (tmp_422_1_fu_5760_p2 or brmerge40_i5_1_fu_5734_p2);
    tmp_424_fu_3639_p1 <= p_Val2_6_4_fu_3625_p2(16 - 1 downto 0);
    tmp_427_fu_3669_p1 <= p_Val2_91_4_fu_3655_p2(16 - 1 downto 0);
    tmp_428_1_fu_5796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_25_1_fu_5790_p2),8));
    tmp_428_2_fu_10914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_25_2_reg_18162),8));
    tmp_428_3_fu_11561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_25_3_reg_18394),8));
    tmp_428_4_fu_12658_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_25_4_reg_18674),8));
    tmp_428_5_fu_13722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_25_5_reg_18954),8));
    tmp_42_fu_817_p2 <= "1" when (word_cnt_V_6_fu_374 = ap_const_lv3_3) else "0";
    tmp_430_fu_3699_p1 <= p_Val2_99_4_fu_3685_p2(16 - 1 downto 0);
    tmp_433_1_fu_5812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_25_1_fu_5790_p2),6));
    tmp_433_2_fu_10941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_25_2_reg_18162),6));
    tmp_433_3_fu_11588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_25_3_reg_18394),6));
    tmp_433_4_fu_12673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_25_4_reg_18674),6));
    tmp_433_5_fu_13737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_25_5_reg_18954),6));
    tmp_433_fu_3729_p1 <= p_Val2_126_4_fu_3715_p2(16 - 1 downto 0);
    tmp_435_1_fu_5829_p2 <= (tmp_305_fu_5821_p3 xor ap_const_lv1_1);
    tmp_435_2_fu_10957_p2 <= (tmp_361_fu_10949_p3 xor ap_const_lv1_1);
    tmp_435_3_fu_11604_p2 <= (tmp_417_fu_11596_p3 xor ap_const_lv1_1);
    tmp_435_4_fu_12689_p2 <= (tmp_473_fu_12681_p3 xor ap_const_lv1_1);
    tmp_435_5_fu_13753_p2 <= (tmp_529_fu_13745_p3 xor ap_const_lv1_1);
    tmp_435_fu_8239_p3 <= neg_llr_1_V_4_fu_8093_p3(15 downto 15);
    tmp_436_fu_8257_p3 <= neg_llr_1_V_4_fu_8093_p3(3 downto 3);
    tmp_437_1_fu_5874_p2 <= (tmp_307_fu_5866_p3 xor ap_const_lv1_1);
    tmp_437_2_fu_10990_p2 <= (tmp_363_fu_10982_p3 xor ap_const_lv1_1);
    tmp_437_3_fu_11637_p2 <= (tmp_419_fu_11629_p3 xor ap_const_lv1_1);
    tmp_437_4_fu_12722_p2 <= (tmp_475_fu_12714_p3 xor ap_const_lv1_1);
    tmp_437_5_fu_13786_p2 <= (tmp_531_fu_13778_p3 xor ap_const_lv1_1);
    tmp_437_fu_8265_p1 <= neg_llr_1_V_4_fu_8093_p3(3 - 1 downto 0);
    tmp_438_fu_11853_p3 <= neg_llr_1_V_4_reg_18439(11 downto 11);
    tmp_439_fu_11868_p3 <= neg_llr_1_V_4_reg_18439(9 downto 9);
    tmp_440_fu_11883_p3 <= p_Val2_130_4_fu_11863_p2(7 downto 7);
    tmp_441_fu_11903_p3 <= neg_llr_1_V_4_reg_18439(12 downto 12);
    tmp_442_1_fu_5916_p2 <= (tmp_306_fu_5841_p3 xor ap_const_lv1_1);
    tmp_442_2_fu_11015_p2 <= (tmp_362_fu_10969_p3 xor ap_const_lv1_1);
    tmp_442_3_fu_11662_p2 <= (tmp_418_fu_11616_p3 xor ap_const_lv1_1);
    tmp_442_4_fu_12747_p2 <= (tmp_474_fu_12701_p3 xor ap_const_lv1_1);
    tmp_442_5_fu_13811_p2 <= (tmp_530_fu_13765_p3 xor ap_const_lv1_1);
    tmp_442_fu_11916_p3 <= p_Val2_9_4_fu_11878_p2(5 downto 5);
    tmp_443_1_fu_5935_p2 <= (tmp_308_fu_5886_p3 xor ap_const_lv1_1);
    tmp_443_2_fu_11033_p2 <= (tmp_364_fu_11002_p3 xor ap_const_lv1_1);
    tmp_443_3_fu_11680_p2 <= (tmp_420_fu_11649_p3 xor ap_const_lv1_1);
    tmp_443_4_fu_12765_p2 <= (tmp_476_fu_12734_p3 xor ap_const_lv1_1);
    tmp_443_5_fu_13829_p2 <= (tmp_532_fu_13798_p3 xor ap_const_lv1_1);
    tmp_443_fu_11936_p3 <= neg_llr_1_V_4_reg_18439(10 downto 10);
    tmp_444_1_fu_10415_p2 <= (p_38_i6_1_fu_10411_p2 xor ap_const_lv1_1);
    tmp_444_2_fu_11056_p2 <= (p_38_i6_2_fu_11051_p2 xor ap_const_lv1_1);
    tmp_444_3_fu_11703_p2 <= (p_38_i6_3_fu_11698_p2 xor ap_const_lv1_1);
    tmp_444_4_fu_12788_p2 <= (p_38_i6_4_fu_12783_p2 xor ap_const_lv1_1);
    tmp_444_5_fu_13852_p2 <= (p_38_i6_5_fu_13847_p2 xor ap_const_lv1_1);
    tmp_444_fu_12065_p1 <= p_Val2_130_4_fu_11863_p2(7 - 1 downto 0);
    tmp_445_1_fu_10425_p2 <= (p_38_i7_1_fu_10421_p2 xor ap_const_lv1_1);
    tmp_445_2_fu_11096_p2 <= (p_38_i7_2_fu_11091_p2 xor ap_const_lv1_1);
    tmp_445_3_fu_11743_p2 <= (p_38_i7_3_fu_11738_p2 xor ap_const_lv1_1);
    tmp_445_4_fu_12828_p2 <= (p_38_i7_4_fu_12823_p2 xor ap_const_lv1_1);
    tmp_445_5_fu_13892_p2 <= (p_38_i7_5_fu_13887_p2 xor ap_const_lv1_1);
    tmp_445_fu_12092_p1 <= p_Val2_9_4_fu_11878_p2(5 - 1 downto 0);
    tmp_446_1_fu_6017_p2 <= "1" when (tmp_309_fu_6013_p1 = ap_const_lv7_0) else "0";
    tmp_446_2_fu_11135_p2 <= "1" when (tmp_365_fu_11131_p1 = ap_const_lv7_0) else "0";
    tmp_446_3_fu_11782_p2 <= "1" when (tmp_421_fu_11778_p1 = ap_const_lv7_0) else "0";
    tmp_446_4_fu_12867_p2 <= "1" when (tmp_477_fu_12863_p1 = ap_const_lv7_0) else "0";
    tmp_446_5_fu_13931_p2 <= "1" when (tmp_533_fu_13927_p1 = ap_const_lv7_0) else "0";
    tmp_446_fu_8379_p3 <= neg_llr_2_V_4_fu_8139_p3(15 downto 15);
    tmp_447_1_fu_11141_p2 <= (tmp_446_2_fu_11135_p2 or brmerge40_i6_2_fu_11085_p2);
    tmp_447_2_fu_11788_p2 <= (tmp_446_3_fu_11782_p2 or brmerge40_i6_3_fu_11732_p2);
    tmp_447_3_fu_12873_p2 <= (tmp_446_4_fu_12867_p2 or brmerge40_i6_4_fu_12817_p2);
    tmp_447_4_fu_13937_p2 <= (tmp_446_5_fu_13931_p2 or brmerge40_i6_5_fu_13881_p2);
    tmp_447_fu_8397_p3 <= neg_llr_2_V_4_fu_8139_p3(3 downto 3);
    tmp_447_s_fu_6023_p2 <= (tmp_446_1_fu_6017_p2 or brmerge40_i6_1_fu_5978_p2);
    tmp_448_1_fu_6033_p2 <= "1" when (tmp_310_fu_6029_p1 = ap_const_lv5_0) else "0";
    tmp_448_2_fu_11162_p2 <= "1" when (tmp_366_fu_11158_p1 = ap_const_lv5_0) else "0";
    tmp_448_3_fu_11809_p2 <= "1" when (tmp_422_fu_11805_p1 = ap_const_lv5_0) else "0";
    tmp_448_4_fu_12894_p2 <= "1" when (tmp_478_fu_12890_p1 = ap_const_lv5_0) else "0";
    tmp_448_5_fu_13958_p2 <= "1" when (tmp_534_fu_13954_p1 = ap_const_lv5_0) else "0";
    tmp_448_fu_8405_p1 <= neg_llr_2_V_4_fu_8139_p3(3 - 1 downto 0);
    tmp_449_1_fu_11168_p2 <= (tmp_448_2_fu_11162_p2 or brmerge40_i7_2_fu_11125_p2);
    tmp_449_2_fu_11815_p2 <= (tmp_448_3_fu_11809_p2 or brmerge40_i7_3_fu_11772_p2);
    tmp_449_3_fu_12900_p2 <= (tmp_448_4_fu_12894_p2 or brmerge40_i7_4_fu_12857_p2);
    tmp_449_4_fu_13964_p2 <= (tmp_448_5_fu_13958_p2 or brmerge40_i7_5_fu_13921_p2);
    tmp_449_fu_12119_p3 <= neg_llr_2_V_4_reg_18447(11 downto 11);
    tmp_449_s_fu_6039_p2 <= (tmp_448_1_fu_6033_p2 or brmerge40_i7_1_fu_6007_p2);
    tmp_44_fu_15442_p5 <= (((tmp_64_reg_18999 & tmp_65_reg_19010) & tmp_114_reg_19022) & tmp_115_reg_19034);
    tmp_450_fu_12134_p3 <= neg_llr_2_V_4_reg_18447(9 downto 9);
    tmp_451_fu_12149_p3 <= p_Val2_136_4_fu_12129_p2(7 downto 7);
    tmp_452_fu_12169_p3 <= neg_llr_2_V_4_reg_18447(12 downto 12);
    tmp_453_fu_12182_p3 <= p_Val2_11_4_fu_12144_p2(5 downto 5);
    tmp_454_fu_12202_p3 <= neg_llr_2_V_4_reg_18447(10 downto 10);
    tmp_455_fu_12331_p1 <= p_Val2_136_4_fu_12129_p2(7 - 1 downto 0);
    tmp_456_fu_12358_p1 <= p_Val2_11_4_fu_12144_p2(5 - 1 downto 0);
    tmp_457_fu_8519_p3 <= neg_llr_3_V_4_fu_8185_p3(15 downto 15);
    tmp_458_fu_8537_p3 <= neg_llr_3_V_4_fu_8185_p3(3 downto 3);
    tmp_459_fu_8545_p1 <= neg_llr_3_V_4_fu_8185_p3(3 - 1 downto 0);
    tmp_45_cast_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_2_phi_fu_456_p4),15));
    tmp_460_fu_12385_p3 <= neg_llr_3_V_4_reg_18455(11 downto 11);
    tmp_461_fu_12400_p3 <= neg_llr_3_V_4_reg_18455(9 downto 9);
    tmp_462_fu_12415_p3 <= p_Val2_142_4_fu_12395_p2(7 downto 7);
    tmp_463_fu_12435_p3 <= neg_llr_3_V_4_reg_18455(12 downto 12);
    tmp_464_fu_12448_p3 <= p_Val2_13_4_fu_12410_p2(5 downto 5);
    tmp_465_fu_12468_p3 <= neg_llr_3_V_4_reg_18455(10 downto 10);
    tmp_466_fu_12597_p1 <= p_Val2_142_4_fu_12395_p2(7 - 1 downto 0);
    tmp_467_fu_12624_p1 <= p_Val2_13_4_fu_12410_p2(5 - 1 downto 0);
    tmp_468_fu_8659_p3 <= neg_llr_4_V_4_fu_8231_p3(15 downto 15);
    tmp_469_fu_8677_p3 <= neg_llr_4_V_4_fu_8231_p3(3 downto 3);
    tmp_46_fu_851_p2 <= "1" when (tmp_45_cast_fu_847_p1 = r_V_reg_16332) else "0";
    tmp_470_fu_8685_p1 <= neg_llr_4_V_4_fu_8231_p3(3 - 1 downto 0);
    tmp_471_fu_12651_p3 <= neg_llr_4_V_4_reg_18463(11 downto 11);
    tmp_472_fu_12666_p3 <= neg_llr_4_V_4_reg_18463(9 downto 9);
    tmp_473_fu_12681_p3 <= p_Val2_148_4_fu_12661_p2(7 downto 7);
    tmp_474_fu_12701_p3 <= neg_llr_4_V_4_reg_18463(12 downto 12);
    tmp_475_fu_12714_p3 <= p_Val2_15_4_fu_12676_p2(5 downto 5);
    tmp_476_fu_12734_p3 <= neg_llr_4_V_4_reg_18463(10 downto 10);
    tmp_477_fu_12863_p1 <= p_Val2_148_4_fu_12661_p2(7 - 1 downto 0);
    tmp_478_fu_12890_p1 <= p_Val2_15_4_fu_12676_p2(5 - 1 downto 0);
    tmp_47_fu_823_p2 <= "1" when (word_cnt_V_6_fu_374 = ap_const_lv3_4) else "0";
    tmp_480_fu_3759_p1 <= p_Val2_6_5_fu_3745_p2(16 - 1 downto 0);
    tmp_483_fu_3789_p1 <= p_Val2_91_5_fu_3775_p2(16 - 1 downto 0);
    tmp_486_fu_3819_p1 <= p_Val2_99_5_fu_3805_p2(16 - 1 downto 0);
    tmp_489_fu_3849_p1 <= p_Val2_126_5_fu_3835_p2(16 - 1 downto 0);
    tmp_48_fu_15326_p5 <= (((tmp_64_reg_18999 & tmp_65_reg_19010) & tmp_114_reg_19022) & tmp_115_reg_19034);
    tmp_491_fu_8983_p3 <= neg_llr_1_V_5_fu_8837_p3(15 downto 15);
    tmp_492_fu_9001_p3 <= neg_llr_1_V_5_fu_8837_p3(3 downto 3);
    tmp_493_fu_9009_p1 <= neg_llr_1_V_5_fu_8837_p3(3 - 1 downto 0);
    tmp_494_fu_12917_p3 <= neg_llr_1_V_5_reg_18719(11 downto 11);
    tmp_495_fu_12932_p3 <= neg_llr_1_V_5_reg_18719(9 downto 9);
    tmp_496_fu_12947_p3 <= p_Val2_130_5_fu_12927_p2(7 downto 7);
    tmp_497_fu_12967_p3 <= neg_llr_1_V_5_reg_18719(12 downto 12);
    tmp_498_fu_12980_p3 <= p_Val2_9_5_fu_12942_p2(5 downto 5);
    tmp_499_fu_13000_p3 <= neg_llr_1_V_5_reg_18719(10 downto 10);
    tmp_49_fu_764_p2 <= "1" when (word_cnt_V_6_fu_374 = ap_const_lv3_0) else "0";
    tmp_500_fu_13129_p1 <= p_Val2_130_5_fu_12927_p2(7 - 1 downto 0);
    tmp_501_fu_13156_p1 <= p_Val2_9_5_fu_12942_p2(5 - 1 downto 0);
    tmp_502_fu_9123_p3 <= neg_llr_2_V_5_fu_8883_p3(15 downto 15);
    tmp_503_fu_9141_p3 <= neg_llr_2_V_5_fu_8883_p3(3 downto 3);
    tmp_504_fu_9149_p1 <= neg_llr_2_V_5_fu_8883_p3(3 - 1 downto 0);
    tmp_505_fu_13183_p3 <= neg_llr_2_V_5_reg_18727(11 downto 11);
    tmp_506_fu_13198_p3 <= neg_llr_2_V_5_reg_18727(9 downto 9);
    tmp_507_fu_13213_p3 <= p_Val2_136_5_fu_13193_p2(7 downto 7);
    tmp_508_fu_13233_p3 <= neg_llr_2_V_5_reg_18727(12 downto 12);
    tmp_509_fu_13246_p3 <= p_Val2_11_5_fu_13208_p2(5 downto 5);
    tmp_510_fu_13266_p3 <= neg_llr_2_V_5_reg_18727(10 downto 10);
    tmp_511_fu_13395_p1 <= p_Val2_136_5_fu_13193_p2(7 - 1 downto 0);
    tmp_512_fu_13422_p1 <= p_Val2_11_5_fu_13208_p2(5 - 1 downto 0);
    tmp_513_fu_9263_p3 <= neg_llr_3_V_5_fu_8929_p3(15 downto 15);
    tmp_514_fu_9281_p3 <= neg_llr_3_V_5_fu_8929_p3(3 downto 3);
    tmp_515_fu_9289_p1 <= neg_llr_3_V_5_fu_8929_p3(3 - 1 downto 0);
    tmp_516_fu_13449_p3 <= neg_llr_3_V_5_reg_18735(11 downto 11);
    tmp_517_fu_13464_p3 <= neg_llr_3_V_5_reg_18735(9 downto 9);
    tmp_518_fu_13479_p3 <= p_Val2_142_5_fu_13459_p2(7 downto 7);
    tmp_519_fu_13499_p3 <= neg_llr_3_V_5_reg_18735(12 downto 12);
    tmp_51_cast_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_2_phi_fu_456_p4),15));
    tmp_51_fu_1155_p2 <= (tmp_188_fu_1135_p3 xor ap_const_lv1_1);
    tmp_520_fu_13512_p3 <= p_Val2_13_5_fu_13474_p2(5 downto 5);
    tmp_521_fu_13532_p3 <= neg_llr_3_V_5_reg_18735(10 downto 10);
    tmp_522_fu_13661_p1 <= p_Val2_142_5_fu_13459_p2(7 - 1 downto 0);
    tmp_523_fu_13688_p1 <= p_Val2_13_5_fu_13474_p2(5 - 1 downto 0);
    tmp_524_fu_9403_p3 <= neg_llr_4_V_5_fu_8975_p3(15 downto 15);
    tmp_525_fu_9421_p3 <= neg_llr_4_V_5_fu_8975_p3(3 downto 3);
    tmp_526_fu_9429_p1 <= neg_llr_4_V_5_fu_8975_p3(3 - 1 downto 0);
    tmp_527_fu_13715_p3 <= neg_llr_4_V_5_reg_18743(11 downto 11);
    tmp_528_fu_13730_p3 <= neg_llr_4_V_5_reg_18743(9 downto 9);
    tmp_529_fu_13745_p3 <= p_Val2_148_5_fu_13725_p2(7 downto 7);
    tmp_52_fu_842_p2 <= "1" when (tmp_51_cast_fu_838_p1 = r_V_reg_16332) else "0";
    tmp_530_fu_13765_p3 <= neg_llr_4_V_5_reg_18743(12 downto 12);
    tmp_531_fu_13778_p3 <= p_Val2_15_5_fu_13740_p2(5 downto 5);
    tmp_532_fu_13798_p3 <= neg_llr_4_V_5_reg_18743(10 downto 10);
    tmp_533_fu_13927_p1 <= p_Val2_148_5_fu_13725_p2(7 - 1 downto 0);
    tmp_534_fu_13954_p1 <= p_Val2_15_5_fu_13740_p2(5 - 1 downto 0);
    tmp_536_fu_15169_p1 <= soft_word_set_V_20_reg_16319(8 - 1 downto 0);
    tmp_537_fu_15044_p1 <= soft_word_set_V_20_reg_16319(12 - 1 downto 0);
    tmp_538_fu_15658_p1 <= soft_word_set_V_20_reg_16319(4 - 1 downto 0);
    tmp_539_fu_15608_p1 <= soft_word_set_V_20_reg_16319(4 - 1 downto 0);
    tmp_53_cast_fu_829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_2_phi_fu_456_p4),15));
    tmp_53_fu_1239_p2 <= (tmp_202_fu_1219_p3 xor ap_const_lv1_1);
    tmp_540_fu_15546_p1 <= soft_word_set_V_20_reg_16319(4 - 1 downto 0);
    tmp_541_fu_15484_p1 <= soft_word_set_V_20_reg_16319(4 - 1 downto 0);
    tmp_542_fu_15422_p1 <= soft_word_set_V_20_reg_16319(4 - 1 downto 0);
    tmp_543_fu_15368_p1 <= soft_word_set_V_20_reg_16319(4 - 1 downto 0);
    tmp_54_fu_833_p2 <= "1" when (tmp_53_cast_fu_829_p1 = r_V_reg_16332) else "0";
    tmp_55_fu_1323_p2 <= (tmp_205_fu_1303_p3 xor ap_const_lv1_1);
    tmp_568_fu_15691_p2 <= "1" when (unsigned(Lo_assign_fu_15673_p1) > unsigned(Hi_assign_cast_fu_15687_p1)) else "0";
    tmp_569_fu_15697_p0 <= hard_bit_cnt_V_2_fu_382;
    tmp_569_fu_15697_p1 <= tmp_569_fu_15697_p0(8 - 1 downto 0);
    tmp_570_fu_15701_p1 <= Hi_assign_fu_15681_p2(8 - 1 downto 0);
    tmp_571_fu_15705_p2 <= std_logic_vector(signed(ap_const_lv8_97) - signed(tmp_569_fu_15697_p1));
    tmp_572_fu_16042_p3 <= 
        tmp_569_reg_19525 when (tmp_568_reg_19517(0) = '1') else 
        tmp_570_reg_19532;
    tmp_573_fu_16072_p3 <= 
        tmp_570_reg_19532_pp0_iter17_reg when (tmp_568_reg_19517_pp0_iter17_reg(0) = '1') else 
        tmp_569_reg_19525_pp0_iter17_reg;
    tmp_574_fu_16047_p3 <= 
        tmp_571_reg_19538 when (tmp_568_reg_19517(0) = '1') else 
        tmp_569_reg_19525;
    tmp_575_fu_16052_p2 <= std_logic_vector(signed(ap_const_lv8_97) - signed(tmp_572_fu_16042_p3));
    tmp_576_fu_16058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_574_fu_16047_p3),152));
    tmp_577_fu_16077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_573_fu_16072_p3),152));
    tmp_578_fu_16081_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_575_reg_19562),152));
    tmp_579_fu_16062_p2 <= std_logic_vector(shift_left(unsigned(loc_V_fu_16038_p1),to_integer(unsigned('0' & tmp_576_fu_16058_p1(31-1 downto 0)))));
    tmp_57_fu_783_p2 <= "1" when (word_cnt_V_6_fu_374 = ap_const_lv3_2) else "0";
    
    tmp_580_fu_16084_p4_proc : process(tmp_579_reg_19567)
    variable vlo_cpy : STD_LOGIC_VECTOR(152+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(152+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(152 - 1 downto 0);
    variable tmp_580_fu_16084_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(152 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(152 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(152 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(8 - 1 downto 0) := ap_const_lv32_97(8 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(8 - 1 downto 0) := ap_const_lv32_0(8 - 1 downto 0);
        v0_cpy := tmp_579_reg_19567;
        if (vlo_cpy(8 - 1 downto 0) > vhi_cpy(8 - 1 downto 0)) then
            vhi_cpy(8-1 downto 0) := std_logic_vector(152-1-unsigned(ap_const_lv32_0(8-1 downto 0)));
            vlo_cpy(8-1 downto 0) := std_logic_vector(152-1-unsigned(ap_const_lv32_97(8-1 downto 0)));
            for tmp_580_fu_16084_p4_i in 0 to 152-1 loop
                v0_cpy(tmp_580_fu_16084_p4_i) := tmp_579_reg_19567(152-1-tmp_580_fu_16084_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(8-1 downto 0)))));

        section := (others=>'0');
        section(8-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(8-1 downto 0)) - unsigned(vlo_cpy(8-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(152-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_580_fu_16084_p4 <= resvalue(152-1 downto 0);
    end process;

    tmp_581_fu_16093_p3 <= 
        tmp_580_fu_16084_p4 when (tmp_568_reg_19517_pp0_iter17_reg(0) = '1') else 
        tmp_579_reg_19567;
    tmp_582_fu_16099_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv152_lc_2),to_integer(unsigned('0' & tmp_577_fu_16077_p1(31-1 downto 0)))));
    tmp_583_fu_16105_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv152_lc_2),to_integer(unsigned('0' & tmp_578_fu_16081_p1(31-1 downto 0)))));
    tmp_584_fu_16117_p2 <= (p_demorgan_fu_16111_p2 xor ap_const_lv152_lc_2);
    tmp_585_fu_16123_p2 <= (tmp_584_fu_16117_p2 and p_Val2_s_fu_390);
    tmp_586_fu_16129_p2 <= (tmp_581_fu_16093_p3 and p_demorgan_fu_16111_p2);
    tmp_58_cast_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_2_reg_452),15));
    tmp_58_fu_1407_p2 <= (tmp_208_fu_1387_p3 xor ap_const_lv1_1);
    tmp_59_fu_3885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_s_fu_3879_p2),8));
    tmp_5_fu_700_p2 <= "1" when (ctrl_block_rem_V_fu_636_p4 = ap_const_lv5_0) else "0";
    tmp_60_fu_886_p2 <= "1" when (word_cnt_V_6_fu_374 = ap_const_lv3_5) else "0";
    tmp_61_fu_1029_p2 <= "1" when (word_cnt_V_6_fu_374 = ap_const_lv3_0) else "0";
    tmp_62_cast_fu_1035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_2_reg_452),15));
    tmp_62_fu_3901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_s_fu_3879_p2),6));
    tmp_63_fu_1039_p2 <= "1" when (tmp_62_cast_fu_1035_p1 = r_V_reg_16332) else "0";
    tmp_64_cast_fu_1044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_2_reg_452),15));
    tmp_64_fu_10023_p3 <= 
        turbo_soft_V_3_fu_10003_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_3_fu_10019_p1;
    tmp_65_fu_10030_p3 <= 
        turbo_soft_V_2_fu_9883_p3 when (ctrl_fec_type_V_reg_16258(0) = '1') else 
        ldpc_soft_ext_V_2_fu_9899_p1;
    tmp_66_fu_16028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_44_fu_15976_p25),64));
    tmp_67_fu_3918_p2 <= (tmp_216_fu_3910_p3 xor ap_const_lv1_1);
    tmp_68_fu_3963_p2 <= (tmp_218_fu_3955_p3 xor ap_const_lv1_1);
    tmp_69_fu_4005_p2 <= (tmp_217_fu_3930_p3 xor ap_const_lv1_1);
    tmp_6_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctrl_block_rem_V_fu_636_p4),32));
    tmp_70_fu_15765_p2 <= "1" when (hard_bit_cnt_V_fu_15759_p2 = ap_const_lv9_0) else "0";
    tmp_71_fu_4024_p2 <= (tmp_219_fu_3975_p3 xor ap_const_lv1_1);
    tmp_72_fu_9547_p2 <= (p_38_i1_fu_9543_p2 xor ap_const_lv1_1);
    tmp_73_fu_9557_p2 <= (p_38_i_fu_9553_p2 xor ap_const_lv1_1);
    tmp_74_fu_4106_p2 <= "1" when (tmp_220_fu_4102_p1 = ap_const_lv7_0) else "0";
    tmp_75_fu_4112_p2 <= (tmp_74_fu_4106_p2 or brmerge40_i1_fu_4067_p2);
    tmp_76_fu_4122_p2 <= "1" when (tmp_221_fu_4118_p1 = ap_const_lv5_0) else "0";
    tmp_77_fu_4128_p2 <= (tmp_76_fu_4122_p2 or brmerge40_i_fu_4096_p2);
    tmp_78_fu_4158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_3_fu_4152_p2),8));
    tmp_79_fu_4174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_3_fu_4152_p2),6));
    tmp_7_fu_710_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & tmp_6_fu_706_p1(31-1 downto 0)))));
    tmp_80_fu_4191_p2 <= (tmp_227_fu_4183_p3 xor ap_const_lv1_1);
    tmp_81_fu_4236_p2 <= (tmp_229_fu_4228_p3 xor ap_const_lv1_1);
    tmp_82_fu_4278_p2 <= (tmp_228_fu_4203_p3 xor ap_const_lv1_1);
    tmp_83_fu_4297_p2 <= (tmp_230_fu_4248_p3 xor ap_const_lv1_1);
    tmp_84_fu_9667_p2 <= (p_38_i2_fu_9663_p2 xor ap_const_lv1_1);
    tmp_85_fu_9677_p2 <= (p_38_i3_fu_9673_p2 xor ap_const_lv1_1);
    tmp_86_fu_4379_p2 <= "1" when (tmp_231_fu_4375_p1 = ap_const_lv7_0) else "0";
    tmp_87_fu_4385_p2 <= (tmp_86_fu_4379_p2 or brmerge40_i2_fu_4340_p2);
    tmp_88_fu_4395_p2 <= "1" when (tmp_232_fu_4391_p1 = ap_const_lv5_0) else "0";
    tmp_89_fu_4401_p2 <= (tmp_88_fu_4395_p2 or brmerge40_i3_fu_4369_p2);
    tmp_90_fu_4431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_5_fu_4425_p2),8));
    tmp_91_fu_4447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_5_fu_4425_p2),6));
    tmp_92_fu_4464_p2 <= (tmp_238_fu_4456_p3 xor ap_const_lv1_1);
    tmp_93_fu_4509_p2 <= (tmp_240_fu_4501_p3 xor ap_const_lv1_1);
    tmp_94_fu_4551_p2 <= (tmp_239_fu_4476_p3 xor ap_const_lv1_1);
    tmp_95_fu_4570_p2 <= (tmp_241_fu_4521_p3 xor ap_const_lv1_1);
    tmp_96_fu_9787_p2 <= (p_38_i4_fu_9783_p2 xor ap_const_lv1_1);
    tmp_97_fu_9797_p2 <= (p_38_i5_fu_9793_p2 xor ap_const_lv1_1);
    tmp_98_fu_4652_p2 <= "1" when (tmp_242_fu_4648_p1 = ap_const_lv7_0) else "0";
    tmp_99_fu_4658_p2 <= (tmp_98_fu_4652_p2 or brmerge40_i4_fu_4613_p2);
    tmp_9_fu_16170_p2 <= "1" when (signed(hard_bit_cnt_V_2_fu_382) > signed(ap_const_lv9_0)) else "0";
    tmp_fu_9563_p2 <= (tmp_75_reg_17587 and tmp_72_fu_9547_p2);
    tmp_last_V_1_fu_16068_p2 <= (tmp_last_V_reg_16470_pp0_iter16_reg and tmp_70_reg_19547);
    tmp_last_V_fu_1048_p2 <= "1" when (tmp_64_cast_fu_1044_p1 = r_V_reg_16332) else "0";
    tmp_s_fu_668_p2 <= "1" when (ctrl_mod_type_V_fu_606_p4 = ap_const_lv3_0) else "0";
    turbo_soft_V_1_1_fu_10271_p3 <= 
        p_Val2_136_1_mux_fu_10217_p3 when (brmerge10_fu_10212_p2(0) = '1') else 
        p_Val2_136_1_73_fu_10257_p3;
    turbo_soft_V_1_2_fu_10779_p3 <= 
        p_Val2_136_2_mux_fu_10725_p3 when (brmerge18_fu_10720_p2(0) = '1') else 
        p_Val2_136_2_81_fu_10765_p3;
    turbo_soft_V_1_3_fu_11426_p3 <= 
        p_Val2_136_3_mux_fu_11372_p3 when (brmerge26_fu_11367_p2(0) = '1') else 
        p_Val2_136_3_89_fu_11412_p3;
    turbo_soft_V_1_4_fu_14430_p3 <= 
        p_Val2_136_4_mux_fu_14390_p3 when (brmerge34_fu_14385_p2(0) = '1') else 
        p_Val2_136_4_97_fu_14418_p3;
    turbo_soft_V_1_5_fu_14754_p3 <= 
        p_Val2_136_5_mux_fu_14714_p3 when (brmerge42_fu_14709_p2(0) = '1') else 
        p_Val2_136_5_105_fu_14742_p3;
    turbo_soft_V_1_fu_9763_p3 <= 
        p_Val2_136_0_mux_fu_9709_p3 when (brmerge6_fu_9704_p2(0) = '1') else 
        p_Val2_8_65_fu_9749_p3;
    turbo_soft_V_2_1_fu_10391_p3 <= 
        p_Val2_142_1_mux_fu_10337_p3 when (brmerge12_fu_10332_p2(0) = '1') else 
        p_Val2_142_1_75_fu_10377_p3;
    turbo_soft_V_2_2_fu_10899_p3 <= 
        p_Val2_142_2_mux_fu_10845_p3 when (brmerge20_fu_10840_p2(0) = '1') else 
        p_Val2_142_2_83_fu_10885_p3;
    turbo_soft_V_2_3_fu_11546_p3 <= 
        p_Val2_142_3_mux_fu_11492_p3 when (brmerge28_fu_11487_p2(0) = '1') else 
        p_Val2_142_3_91_fu_11532_p3;
    turbo_soft_V_2_4_fu_14504_p3 <= 
        p_Val2_142_4_mux_fu_14464_p3 when (brmerge36_fu_14459_p2(0) = '1') else 
        p_Val2_142_4_99_fu_14492_p3;
    turbo_soft_V_2_5_fu_14828_p3 <= 
        p_Val2_142_5_mux_fu_14788_p3 when (brmerge44_fu_14783_p2(0) = '1') else 
        p_Val2_142_5_107_fu_14816_p3;
    turbo_soft_V_2_fu_9883_p3 <= 
        p_Val2_142_0_mux_fu_9829_p3 when (brmerge8_fu_9824_p2(0) = '1') else 
        p_Val2_2_67_fu_9869_p3;
    turbo_soft_V_3_1_fu_10511_p3 <= 
        p_Val2_148_1_mux_fu_10457_p3 when (brmerge14_fu_10452_p2(0) = '1') else 
        p_Val2_148_1_77_fu_10497_p3;
    turbo_soft_V_3_2_fu_14194_p3 <= 
        p_Val2_148_2_mux_fu_14154_p3 when (brmerge22_fu_14149_p2(0) = '1') else 
        p_Val2_148_2_85_fu_14182_p3;
    turbo_soft_V_3_3_fu_14275_p3 <= 
        p_Val2_148_3_mux_fu_14235_p3 when (brmerge30_fu_14230_p2(0) = '1') else 
        p_Val2_148_3_93_fu_14263_p3;
    turbo_soft_V_3_4_fu_14578_p3 <= 
        p_Val2_148_4_mux_fu_14538_p3 when (brmerge38_fu_14533_p2(0) = '1') else 
        p_Val2_148_4_101_fu_14566_p3;
    turbo_soft_V_3_5_fu_14902_p3 <= 
        p_Val2_148_5_mux_fu_14862_p3 when (brmerge46_fu_14857_p2(0) = '1') else 
        p_Val2_148_5_109_fu_14890_p3;
    turbo_soft_V_3_fu_10003_p3 <= 
        p_Val2_148_0_mux_fu_9949_p3 when (brmerge_fu_9944_p2(0) = '1') else 
        p_Val2_10_69_fu_9989_p3;
    turbo_soft_V_4_fu_14356_p3 <= 
        p_Val2_130_4_mux_fu_14316_p3 when (brmerge32_fu_14311_p2(0) = '1') else 
        p_Val2_130_4_95_fu_14344_p3;
    turbo_soft_V_5_fu_14680_p3 <= 
        p_Val2_130_5_mux_fu_14640_p3 when (brmerge40_fu_14635_p2(0) = '1') else 
        p_Val2_130_5_103_fu_14668_p3;
    turbo_soft_V_6_fu_10659_p3 <= 
        p_Val2_130_2_mux_fu_10605_p3 when (brmerge16_fu_10600_p2(0) = '1') else 
        p_Val2_130_2_79_fu_10645_p3;
    turbo_soft_V_7_fu_11306_p3 <= 
        p_Val2_130_3_mux_fu_11252_p3 when (brmerge24_fu_11247_p2(0) = '1') else 
        p_Val2_130_3_87_fu_11292_p3;
    turbo_soft_V_fu_9643_p3 <= 
        p_Val2_130_0_mux_fu_9589_p3 when (brmerge4_fu_9584_p2(0) = '1') else 
        p_Val2_6_63_fu_9629_p3;
    turbo_soft_V_s_fu_10151_p3 <= 
        p_Val2_130_1_mux_fu_10097_p3 when (brmerge2_fu_10092_p2(0) = '1') else 
        p_Val2_130_1_71_fu_10137_p3;
    underflow_10_fu_9928_p2 <= (tmp_244_reg_16703_pp0_iter14_reg and tmp61_fu_9923_p2);
    underflow_11_fu_9961_p2 <= (tmp_244_reg_16703_pp0_iter14_reg and tmp62_fu_9956_p2);
    underflow_1_fu_1419_p2 <= (tmp_208_fu_1387_p3 and tmp_138_fu_1413_p2);
    underflow_28_0_not_fu_1179_p2 <= (tmp_51_fu_1155_p2 or tmp_201_fu_1147_p3);
    underflow_28_1_fu_1863_p2 <= (tmp_255_fu_1831_p3 and tmp_140_fu_1857_p2);
    underflow_28_1_not_fu_1875_p2 <= (tmp_257_fu_1843_p3 or tmp_254_1_fu_1851_p2);
    underflow_28_2_fu_2559_p2 <= (tmp_311_fu_2527_p3 and tmp_146_fu_2553_p2);
    underflow_28_2_not_fu_2571_p2 <= (tmp_313_fu_2539_p3 or tmp_254_2_fu_2547_p2);
    underflow_28_3_fu_3111_p2 <= (tmp_367_fu_3079_p3 and tmp_150_fu_3105_p2);
    underflow_28_3_not_fu_3123_p2 <= (tmp_369_fu_3091_p3 or tmp_254_3_fu_3099_p2);
    underflow_28_4_fu_8065_p2 <= (tmp_423_reg_17383 and tmp_154_fu_8060_p2);
    underflow_28_4_not_fu_8074_p2 <= (tmp_425_reg_17396 or tmp_254_4_fu_8055_p2);
    underflow_28_5_fu_8809_p2 <= (tmp_479_reg_17463 and tmp_158_fu_8804_p2);
    underflow_28_5_not_fu_8818_p2 <= (tmp_481_reg_17476 or tmp_254_5_fu_8799_p2);
    underflow_29_0_not_fu_1263_p2 <= (tmp_53_fu_1239_p2 or tmp_204_fu_1231_p3);
    underflow_29_1_fu_1947_p2 <= (tmp_258_fu_1915_p3 and tmp_142_fu_1941_p2);
    underflow_29_1_not_fu_1959_p2 <= (tmp_294_1_fu_1935_p2 or tmp_260_fu_1927_p3);
    underflow_29_2_fu_2643_p2 <= (tmp_314_fu_2611_p3 and tmp_147_fu_2637_p2);
    underflow_29_2_not_fu_2655_p2 <= (tmp_316_fu_2623_p3 or tmp_294_2_fu_2631_p2);
    underflow_29_3_fu_3195_p2 <= (tmp_370_fu_3163_p3 and tmp_151_fu_3189_p2);
    underflow_29_3_not_fu_3207_p2 <= (tmp_372_fu_3175_p3 or tmp_294_3_fu_3183_p2);
    underflow_29_4_fu_8111_p2 <= (tmp_426_reg_17403 and tmp_155_fu_8106_p2);
    underflow_29_4_not_fu_8120_p2 <= (tmp_428_reg_17416 or tmp_294_4_fu_8101_p2);
    underflow_29_5_fu_8855_p2 <= (tmp_482_reg_17483 and tmp_159_fu_8850_p2);
    underflow_29_5_not_fu_8864_p2 <= (tmp_484_reg_17496 or tmp_294_5_fu_8845_p2);
    underflow_2_fu_9568_p2 <= (tmp_fu_9563_p2 and tmp_211_reg_16553_pp0_iter14_reg);
    underflow_30_0_not_fu_1347_p2 <= (tmp_55_fu_1323_p2 or tmp_207_fu_1315_p3);
    underflow_30_1_fu_2031_p2 <= (tmp_261_fu_1999_p3 and tmp_144_fu_2025_p2);
    underflow_30_1_not_fu_2043_p2 <= (tmp_305_1_fu_2019_p2 or tmp_263_fu_2011_p3);
    underflow_30_2_fu_2727_p2 <= (tmp_317_fu_2695_p3 and tmp_148_fu_2721_p2);
    underflow_30_2_not_fu_2739_p2 <= (tmp_319_fu_2707_p3 or tmp_305_2_fu_2715_p2);
    underflow_30_3_fu_3279_p2 <= (tmp_373_fu_3247_p3 and tmp_152_fu_3273_p2);
    underflow_30_3_not_fu_3291_p2 <= (tmp_375_fu_3259_p3 or tmp_305_3_fu_3267_p2);
    underflow_30_4_fu_8157_p2 <= (tmp_429_reg_17423 and tmp_156_fu_8152_p2);
    underflow_30_4_not_fu_8166_p2 <= (tmp_431_reg_17436 or tmp_305_4_fu_8147_p2);
    underflow_30_5_fu_8901_p2 <= (tmp_485_reg_17503 and tmp_160_fu_8896_p2);
    underflow_30_5_not_fu_8910_p2 <= (tmp_487_reg_17516 or tmp_305_5_fu_8891_p2);
    underflow_31_0_not_fu_1431_p2 <= (tmp_58_fu_1407_p2 or tmp_210_fu_1399_p3);
    underflow_31_1_fu_2115_p2 <= (tmp_264_fu_2083_p3 and tmp_145_fu_2109_p2);
    underflow_31_1_not_fu_2127_p2 <= (tmp_343_1_fu_2103_p2 or tmp_266_fu_2095_p3);
    underflow_31_2_fu_6055_p2 <= (tmp_320_reg_17016 and tmp_149_fu_6050_p2);
    underflow_31_2_not_fu_6064_p2 <= (tmp_343_2_fu_6045_p2 or tmp_322_reg_17029);
    underflow_31_3_fu_7060_p2 <= (tmp_376_reg_17213 and tmp_153_fu_7055_p2);
    underflow_31_3_not_fu_7069_p2 <= (tmp_378_reg_17226 or tmp_343_3_fu_7050_p2);
    underflow_31_4_fu_8203_p2 <= (tmp_432_reg_17443 and tmp_157_fu_8198_p2);
    underflow_31_4_not_fu_8212_p2 <= (tmp_434_reg_17456 or tmp_343_4_fu_8193_p2);
    underflow_31_5_fu_8947_p2 <= (tmp_488_reg_17523 and tmp_161_fu_8942_p2);
    underflow_31_5_not_fu_8956_p2 <= (tmp_490_reg_17536 or tmp_343_5_fu_8937_p2);
    underflow_32_0_not_fu_9611_p2 <= (underflow_3_fu_9601_p2 xor ap_const_lv1_1);
    underflow_32_1_fu_10109_p2 <= (tmp_267_reg_16789_pp0_iter14_reg and tmp132_fu_10104_p2);
    underflow_32_1_not_fu_10119_p2 <= (underflow_32_1_fu_10109_p2 xor ap_const_lv1_1);
    underflow_32_2_fu_10617_p2 <= (tmp_323_reg_17036_pp0_iter14_reg and tmp147_fu_10612_p2);
    underflow_32_2_not_fu_10627_p2 <= (underflow_32_2_fu_10617_p2 xor ap_const_lv1_1);
    underflow_32_3_fu_11264_p2 <= (tmp_379_reg_17233_pp0_iter14_reg and tmp155_fu_11259_p2);
    underflow_32_3_not_fu_11274_p2 <= (underflow_32_3_fu_11264_p2 xor ap_const_lv1_1);
    underflow_32_4_fu_12114_p2 <= (tmp_435_reg_18471 and tmp163_fu_12108_p2);
    underflow_32_4_not_fu_14327_p2 <= (underflow_32_4_reg_19216 xor ap_const_lv1_1);
    underflow_32_5_fu_13178_p2 <= (tmp_491_reg_18751 and tmp171_fu_13172_p2);
    underflow_32_5_not_fu_14651_p2 <= (underflow_32_5_reg_19368 xor ap_const_lv1_1);
    underflow_33_0_not_fu_9731_p2 <= (underflow_5_fu_9721_p2 xor ap_const_lv1_1);
    underflow_33_1_fu_10229_p2 <= (tmp_278_reg_16839_pp0_iter14_reg and tmp134_fu_10224_p2);
    underflow_33_1_not_fu_10239_p2 <= (underflow_33_1_fu_10229_p2 xor ap_const_lv1_1);
    underflow_33_2_fu_10737_p2 <= (tmp_334_reg_17086_pp0_iter14_reg and tmp149_fu_10732_p2);
    underflow_33_2_not_fu_10747_p2 <= (underflow_33_2_fu_10737_p2 xor ap_const_lv1_1);
    underflow_33_3_fu_11384_p2 <= (tmp_390_reg_17283_pp0_iter14_reg and tmp157_fu_11379_p2);
    underflow_33_3_not_fu_11394_p2 <= (underflow_33_3_fu_11384_p2 xor ap_const_lv1_1);
    underflow_33_4_fu_12380_p2 <= (tmp_446_reg_18533 and tmp165_fu_12374_p2);
    underflow_33_4_not_fu_14401_p2 <= (underflow_33_4_reg_19254 xor ap_const_lv1_1);
    underflow_33_5_fu_13444_p2 <= (tmp_502_reg_18813 and tmp173_fu_13438_p2);
    underflow_33_5_not_fu_14725_p2 <= (underflow_33_5_reg_19406 xor ap_const_lv1_1);
    underflow_34_0_not_fu_9851_p2 <= (underflow_9_fu_9841_p2 xor ap_const_lv1_1);
    underflow_34_1_fu_10349_p2 <= (tmp_289_reg_16889_pp0_iter14_reg and tmp136_fu_10344_p2);
    underflow_34_1_not_fu_10359_p2 <= (underflow_34_1_fu_10349_p2 xor ap_const_lv1_1);
    underflow_34_2_fu_10857_p2 <= (tmp_345_reg_17136_pp0_iter14_reg and tmp151_fu_10852_p2);
    underflow_34_2_not_fu_10867_p2 <= (underflow_34_2_fu_10857_p2 xor ap_const_lv1_1);
    underflow_34_3_fu_11504_p2 <= (tmp_401_reg_17333_pp0_iter14_reg and tmp159_fu_11499_p2);
    underflow_34_3_not_fu_11514_p2 <= (underflow_34_3_fu_11504_p2 xor ap_const_lv1_1);
    underflow_34_4_fu_12646_p2 <= (tmp_457_reg_18595 and tmp167_fu_12640_p2);
    underflow_34_4_not_fu_14475_p2 <= (underflow_34_4_reg_19292 xor ap_const_lv1_1);
    underflow_34_5_fu_13710_p2 <= (tmp_513_reg_18875 and tmp175_fu_13704_p2);
    underflow_34_5_not_fu_14799_p2 <= (underflow_34_5_reg_19444 xor ap_const_lv1_1);
    underflow_35_0_not_fu_9971_p2 <= (underflow_11_fu_9961_p2 xor ap_const_lv1_1);
    underflow_35_1_fu_10469_p2 <= (tmp_300_reg_16939_pp0_iter14_reg and tmp138_fu_10464_p2);
    underflow_35_1_not_fu_10479_p2 <= (underflow_35_1_fu_10469_p2 xor ap_const_lv1_1);
    underflow_35_2_fu_11180_p2 <= (tmp_356_reg_18145 and tmp153_fu_11174_p2);
    underflow_35_2_not_fu_14165_p2 <= (underflow_35_2_reg_19104 xor ap_const_lv1_1);
    underflow_35_3_fu_11827_p2 <= (tmp_412_reg_18377 and tmp161_fu_11821_p2);
    underflow_35_3_not_fu_14246_p2 <= (underflow_35_3_reg_19160 xor ap_const_lv1_1);
    underflow_35_4_fu_12912_p2 <= (tmp_468_reg_18657 and tmp169_fu_12906_p2);
    underflow_35_4_not_fu_14549_p2 <= (underflow_35_4_reg_19330 xor ap_const_lv1_1);
    underflow_35_5_fu_13976_p2 <= (tmp_524_reg_18937 and tmp177_fu_13970_p2);
    underflow_35_5_not_fu_14873_p2 <= (underflow_35_5_reg_19482 xor ap_const_lv1_1);
    underflow_36_0_not_fu_9578_p2 <= (underflow_2_fu_9568_p2 xor ap_const_lv1_1);
    underflow_36_1_fu_10076_p2 <= (tmp_267_reg_16789_pp0_iter14_reg and tmp131_fu_10071_p2);
    underflow_36_1_not_fu_10086_p2 <= (underflow_36_1_fu_10076_p2 xor ap_const_lv1_1);
    underflow_36_2_fu_10584_p2 <= (tmp_323_reg_17036_pp0_iter14_reg and tmp146_fu_10579_p2);
    underflow_36_2_not_fu_10594_p2 <= (underflow_36_2_fu_10584_p2 xor ap_const_lv1_1);
    underflow_36_3_fu_11231_p2 <= (tmp_379_reg_17233_pp0_iter14_reg and tmp154_fu_11226_p2);
    underflow_36_3_not_fu_11241_p2 <= (underflow_36_3_fu_11231_p2 xor ap_const_lv1_1);
    underflow_36_4_fu_12087_p2 <= (tmp_435_reg_18471 and tmp162_fu_12081_p2);
    underflow_36_4_not_fu_14306_p2 <= (underflow_36_4_reg_19209 xor ap_const_lv1_1);
    underflow_36_5_fu_13151_p2 <= (tmp_491_reg_18751 and tmp170_fu_13145_p2);
    underflow_36_5_not_fu_14630_p2 <= (underflow_36_5_reg_19361 xor ap_const_lv1_1);
    underflow_37_0_not_fu_9698_p2 <= (underflow_4_fu_9688_p2 xor ap_const_lv1_1);
    underflow_37_1_fu_10196_p2 <= (tmp_278_reg_16839_pp0_iter14_reg and tmp133_fu_10191_p2);
    underflow_37_1_not_fu_10206_p2 <= (underflow_37_1_fu_10196_p2 xor ap_const_lv1_1);
    underflow_37_2_fu_10704_p2 <= (tmp_334_reg_17086_pp0_iter14_reg and tmp148_fu_10699_p2);
    underflow_37_2_not_fu_10714_p2 <= (underflow_37_2_fu_10704_p2 xor ap_const_lv1_1);
    underflow_37_3_fu_11351_p2 <= (tmp_390_reg_17283_pp0_iter14_reg and tmp156_fu_11346_p2);
    underflow_37_3_not_fu_11361_p2 <= (underflow_37_3_fu_11351_p2 xor ap_const_lv1_1);
    underflow_37_4_fu_12353_p2 <= (tmp_446_reg_18533 and tmp164_fu_12347_p2);
    underflow_37_4_not_fu_14380_p2 <= (underflow_37_4_reg_19247 xor ap_const_lv1_1);
    underflow_37_5_fu_13417_p2 <= (tmp_502_reg_18813 and tmp172_fu_13411_p2);
    underflow_37_5_not_fu_14704_p2 <= (underflow_37_5_reg_19399 xor ap_const_lv1_1);
    underflow_38_0_not_fu_9818_p2 <= (underflow_8_fu_9808_p2 xor ap_const_lv1_1);
    underflow_38_1_fu_10316_p2 <= (tmp_289_reg_16889_pp0_iter14_reg and tmp135_fu_10311_p2);
    underflow_38_1_not_fu_10326_p2 <= (underflow_38_1_fu_10316_p2 xor ap_const_lv1_1);
    underflow_38_2_fu_10824_p2 <= (tmp_345_reg_17136_pp0_iter14_reg and tmp150_fu_10819_p2);
    underflow_38_2_not_fu_10834_p2 <= (underflow_38_2_fu_10824_p2 xor ap_const_lv1_1);
    underflow_38_3_fu_11471_p2 <= (tmp_401_reg_17333_pp0_iter14_reg and tmp158_fu_11466_p2);
    underflow_38_3_not_fu_11481_p2 <= (underflow_38_3_fu_11471_p2 xor ap_const_lv1_1);
    underflow_38_4_fu_12619_p2 <= (tmp_457_reg_18595 and tmp166_fu_12613_p2);
    underflow_38_4_not_fu_14454_p2 <= (underflow_38_4_reg_19285 xor ap_const_lv1_1);
    underflow_38_5_fu_13683_p2 <= (tmp_513_reg_18875 and tmp174_fu_13677_p2);
    underflow_38_5_not_fu_14778_p2 <= (underflow_38_5_reg_19437 xor ap_const_lv1_1);
    underflow_39_0_not_fu_9938_p2 <= (underflow_10_fu_9928_p2 xor ap_const_lv1_1);
    underflow_39_1_fu_10436_p2 <= (tmp_300_reg_16939_pp0_iter14_reg and tmp137_fu_10431_p2);
    underflow_39_1_not_fu_10446_p2 <= (underflow_39_1_fu_10436_p2 xor ap_const_lv1_1);
    underflow_39_2_fu_11153_p2 <= (tmp_356_reg_18145 and tmp152_fu_11147_p2);
    underflow_39_2_not_fu_14144_p2 <= (underflow_39_2_reg_19097 xor ap_const_lv1_1);
    underflow_39_3_fu_11800_p2 <= (tmp_412_reg_18377 and tmp160_fu_11794_p2);
    underflow_39_3_not_fu_14225_p2 <= (underflow_39_3_reg_19153 xor ap_const_lv1_1);
    underflow_39_4_fu_12885_p2 <= (tmp_468_reg_18657 and tmp168_fu_12879_p2);
    underflow_39_4_not_fu_14528_p2 <= (underflow_39_4_reg_19323 xor ap_const_lv1_1);
    underflow_39_5_fu_13949_p2 <= (tmp_524_reg_18937 and tmp176_fu_13943_p2);
    underflow_39_5_not_fu_14852_p2 <= (underflow_39_5_reg_19475 xor ap_const_lv1_1);
    underflow_3_fu_9601_p2 <= (tmp_211_reg_16553_pp0_iter14_reg and tmp56_fu_9596_p2);
    underflow_4_fu_9688_p2 <= (tmp_222_reg_16603_pp0_iter14_reg and tmp57_fu_9683_p2);
    underflow_5_fu_9721_p2 <= (tmp_222_reg_16603_pp0_iter14_reg and tmp58_fu_9716_p2);
    underflow_6_fu_1167_p2 <= (tmp_188_fu_1135_p3 and tmp_128_fu_1161_p2);
    underflow_7_fu_1251_p2 <= (tmp_202_fu_1219_p3 and tmp_130_fu_1245_p2);
    underflow_8_fu_9808_p2 <= (tmp_233_reg_16653_pp0_iter14_reg and tmp59_fu_9803_p2);
    underflow_9_fu_9841_p2 <= (tmp_233_reg_16653_pp0_iter14_reg and tmp60_fu_9836_p2);
    underflow_s_fu_1335_p2 <= (tmp_205_fu_1303_p3 and tmp_136_fu_1329_p2);
    val_assign_fu_16032_p2 <= (tmp_66_fu_16028_p1 xor ap_const_lv64_FFFFFFFFFFFFFFFF);
    word_cnt_V_1_fu_770_p3 <= 
        ap_const_lv3_0 when (grp_fu_552_p2(0) = '1') else 
        grp_fu_557_p2;
    word_cnt_V_3_fu_789_p3 <= 
        ap_const_lv3_0 when (tmp_57_fu_783_p2(0) = '1') else 
        grp_fu_557_p2;
    word_cnt_V_4_fu_892_p2 <= std_logic_vector(unsigned(word_cnt_V_6_fu_374) + unsigned(ap_const_lv3_1));
    word_cnt_V_5_fu_898_p3 <= 
        ap_const_lv3_0 when (tmp_60_fu_886_p2(0) = '1') else 
        word_cnt_V_4_fu_892_p2;
end behav;
