# 7. Interrupt Assignments

```
Last Version: 2025/11/18
```

## 7.1 Introduction

K1 contains

- One Processor Core Local Interrupt Controller (**CLINT**)
- One Platform Level Interrupt Controller (**PLIC**)

**CLINT** is a single functional module embedded in the **SpacemiT®X60™ RISC-V Main CPU**. It is responsible for centralizing all Main CPU interrupt sources before dispatching them to **each individual Main CPU hart.**

**PLIC**, instead, is a single functional module embedded in the **Sensor-Hub Subsystem**. It is responsible for centralizing all Sensor-Hub Subsystem interrupt sources before dispatching them to the **RISC-V Real-Time CPU**.

## 7.2 Main CPU Interrupts

<table>
<tbody>
<tr>
<td><strong>Interrupt </strong><strong>ID</strong></td>
<td><strong>Interrupt Source</strong></td>
</tr>
<tr>
<td>sys_int_ap[16]  </td>
<td>CAN_0_INT</td>
</tr>
<tr>
<td>sys_int_ap[17]  </td>
<td>CAN_1_INT</td>
</tr>
<tr>
<td>sys_int_ap[18]  </td>
<td>I2C_7_int</td>
</tr>
<tr>
<td>sys_int_ap[19]  </td>
<td>I2C_8_int</td>
</tr>
<tr>
<td><strong>sys_int_ap[20]  </strong></td>
<td><strong>Reserved         </strong></td>
</tr>
<tr>
<td>sys_int_ap[21]  </td>
<td>rtc_hzclk_int_ndr</td>
</tr>
<tr>
<td>sys_int_ap[22]  </td>
<td>rtc_slp_alarm_ndr           </td>
</tr>
<tr>
<td>sys_int_ap[23]  </td>
<td>timer0_1_irq                 </td>
</tr>
<tr>
<td>sys_int_ap[24]  </td>
<td>timer0_2_irq                 </td>
</tr>
<tr>
<td>sys_int_ap[25]  </td>
<td>timer0_3_irq                 </td>
</tr>
<tr>
<td>sys_int_ap[26] </td>
<td>timer1_1_irq                </td>
</tr>
<tr>
<td>sys_int_ap[27] </td>
<td>timer1_2_irq                </td>
</tr>
<tr>
<td>sys_int_ap[28] </td>
<td>timer1_3_irq                </td>
</tr>
<tr>
<td>sys_int_ap[29] </td>
<td>new_timer_1_irq             </td>
</tr>
<tr>
<td>sys_int_ap[30] </td>
<td>new_timer_2_irq             </td>
</tr>
<tr>
<td>sys_int_ap[31] </td>
<td>new_timer_3_irq             </td>
</tr>
<tr>
<td>sys_int_ap[32] </td>
<td>ndr_timer_1_irq             </td>
</tr>
<tr>
<td>sys_int_ap[33] </td>
<td>ndr_timer_2_irq             </td>
</tr>
<tr>
<td>sys_int_ap[34] </td>
<td>ndr_timer_3_irq             </td>
</tr>
<tr>
<td>sys_int_ap[35] </td>
<td>wdt_irq                        </td>
</tr>
<tr>
<td>sys_int_ap[36] </td>
<td>I2C_0_int</td>
</tr>
<tr>
<td>sys_int_ap[37] </td>
<td>I2C_1_int</td>
</tr>
<tr>
<td>sys_int_ap[38] </td>
<td>I2C_2_int</td>
</tr>
<tr>
<td>sys_int_ap[39] </td>
<td>I2C_3_int                </td>
</tr>
<tr>
<td>sys_int_ap[40] </td>
<td>I2C_4_int</td>
</tr>
<tr>
<td>sys_int_ap[41] </td>
<td>I2C_5_int</td>
</tr>
<tr>
<td>sys_int_ap[42] </td>
<td>UART0_int</td>
</tr>
<tr>
<td>sys_int_ap[43] </td>
<td>UART1_int</td>
</tr>
<tr>
<td>sys_int_ap[44] </td>
<td>UART2_int</td>
</tr>
<tr>
<td>sys_int_ap[45] </td>
<td>UART3_int</td>
</tr>
<tr>
<td>sys_int_ap[46] </td>
<td>UART4_int</td>
</tr>
<tr>
<td>sys_int_ap[47] </td>
<td>UART5_int</td>
</tr>
<tr>
<td>sys_int_ap[48] </td>
<td>UART6_int</td>
</tr>
<tr>
<td>sys_int_ap[49] </td>
<td>UART7_int</td>
</tr>
<tr>
<td>sys_int_ap[50] </td>
<td>UART8_int</td>
</tr>
<tr>
<td>sys_int_ap[51] </td>
<td>UART9_int</td>
</tr>
<tr>
<td>sys_int_ap[52] </td>
<td>ipc_adsp2ap_int_comb</td>
</tr>
<tr>
<td>sys_int_ap[53] </td>
<td>ripc0_int0</td>
</tr>
<tr>
<td>sys_int_ap[54] </td>
<td>ssp2_int_req(SSP2(0xF0613000))</td>
</tr>
<tr>
<td>sys_int_ap[55] </td>
<td>ssp3_int_req(SSP3(0xD401C000))</td>
</tr>
<tr>
<td>sys_int_ap[56] </td>
<td>ssp4_int_req(SSPA0(0xD4026000))</td>
</tr>
<tr>
<td>sys_int_ap[57] </td>
<td>ssp5_int_req(SSPA1(0xD4026800))</td>
</tr>
<tr>
<td>sys_int_ap[58] </td>
<td>GPIO_INT_AP</td>
</tr>
<tr>
<td>sys_int_ap[59] </td>
<td>GPIO_INT_AP_SEC</td>
</tr>
<tr>
<td>sys_int_ap[60] </td>
<td>gpio_edge_det_wakeup</td>
</tr>
<tr>
<td>sys_int_ap[61]  </td>
<td>tsen_int</td>
</tr>
<tr>
<td>sys_int_ap[62]  </td>
<td>onewire_int</td>
</tr>
<tr>
<td>sys_int_ap[63] </td>
<td>m1_kp_int | m1_keypad_wakeup      </td>
</tr>
<tr>
<td>sys_int_ap[64] </td>
<td>PMIC_INT_edge_detected    </td>
</tr>
<tr>
<td>sys_int_ap[65] </td>
<td>pm_xsc_wakeup_int_mux   </td>
</tr>
<tr>
<td>sys_int_ap[66] </td>
<td>sec_rtc_hzclk_int_ndr           </td>
</tr>
<tr>
<td>sys_int_ap[67] </td>
<td>sec_rtc_slp_alarm_ndr           </td>
</tr>
<tr>
<td>sys_int_ap[68] </td>
<td>dro_int</td>
</tr>
<tr>
<td>sys_int_ap[69] </td>
<td>irc_int</td>
</tr>
<tr>
<td>sys_int_ap[70] </td>
<td>I2C_6_int</td>
</tr>
<tr>
<td><strong>sys_int_ap[71] </strong></td>
<td><strong>Reserved</strong></td>
</tr>
<tr>
<td>sys_int_ap[72] </td>
<td>dma_int_ap_non_sec</td>
</tr>
<tr>
<td>sys_int_ap[73] </td>
<td>dma_int_ap_sec</td>
</tr>
<tr>
<td>sys_int_ap[74] </td>
<td>vpu_irq                        </td>
</tr>
<tr>
<td>sys_int_ap[75] </td>
<td>gpu_irqgpu                     </td>
</tr>
<tr>
<td>sys_int_ap[76] </td>
<td>gpu_irqjob                     </td>
</tr>
<tr>
<td>sys_int_ap[77] </td>
<td>gpu_irqevent                   </td>
</tr>
<tr>
<td>sys_int_ap[78] </td>
<td>gpu_irqmmu                     </td>
</tr>
<tr>
<td>sys_int_ap[79] </td>
<td>isp_irq                        </td>
</tr>
<tr>
<td>sys_int_ap[80] </td>
<td>isp_mmu_irq                    </td>
</tr>
<tr>
<td>sys_int_ap[81] </td>
<td>ipe_irq                        </td>
</tr>
<tr>
<td>sys_int_ap[82] </td>
<td>ipe2_irq                       </td>
</tr>
<tr>
<td>sys_int_ap[83] </td>
<td>ipe3_irq                       </td>
</tr>
<tr>
<td>sys_int_ap[84] </td>
<td>cpp_irq                   </td>
</tr>
<tr>
<td>sys_int_ap[85] </td>
<td>isp_dma_irq                   </td>
</tr>
<tr>
<td>sys_int_ap[86] </td>
<td>v2d_irq</td>
</tr>
<tr>
<td>sys_int_ap[87] </td>
<td>jpg_irq</td>
</tr>
<tr>
<td>sys_int_ap[88] </td>
<td>dpu_offl1_int_sat</td>
</tr>
<tr>
<td>sys_int_ap[89] </td>
<td>dpu_offl0_int_sat</td>
</tr>
<tr>
<td>sys_int_ap[90] </td>
<td>dpu_onl2_int_sat</td>
</tr>
<tr>
<td>sys_int_ap[91] </td>
<td>lcd_de_irq</td>
</tr>
<tr>
<td>sys_int_ap[92] </td>
<td>RSVD for future AP         </td>
</tr>
<tr>
<td>sys_int_ap[93] </td>
<td>lcd_sec_irq    </td>
</tr>
<tr>
<td>sys_int_ap[94] </td>
<td>dmmu_irq</td>
</tr>
<tr>
<td>sys_int_ap[95] </td>
<td>dsi_irq_a                      </td>
</tr>
<tr>
<td>sys_int_ap[96] </td>
<td>ad_irq</td>
</tr>
<tr>
<td>sys_int_ap[97] </td>
<td>aud_wakeup             </td>
</tr>
<tr>
<td>sys_int_ap[98] </td>
<td>RSVD for future AP         </td>
</tr>
<tr>
<td>sys_int_ap[99] </td>
<td>mmc1_int                       </td>
</tr>
<tr>
<td>sys_int_ap[100] </td>
<td>mmc2_int                       </td>
</tr>
<tr>
<td>sys_int_ap[101] </td>
<td>mmc3_int                       </td>
</tr>
<tr>
<td>sys_int_ap[102] </td>
<td>sdh2icu_wakeup_int1            </td>
</tr>
<tr>
<td>sys_int_ap[103] </td>
<td>sdh2icu_wakeup_int2            </td>
</tr>
<tr>
<td>sys_int_ap[104] </td>
<td>sdh2icu_wakeup_int3            </td>
</tr>
<tr>
<td>sys_int_ap[105] </td>
<td>usb_int </td>
</tr>
<tr>
<td>sys_int_ap[106] </td>
<td>usb_vbus_id_wakeup</td>
</tr>
<tr>
<td>sys_int_ap[107] </td>
<td>aeu_int                        </td>
</tr>
<tr>
<td>sys_int_ap[108] </td>
<td>fabric0_timeout                </td>
</tr>
<tr>
<td>sys_int_ap[109] </td>
<td>ddr_arm_int                    </td>
</tr>
<tr>
<td>sys_int_ap[110] </td>
<td>wtm_hst_int_out                </td>
</tr>
<tr>
<td>sys_int_ap[111] </td>
<td>wtm_sp_int_out                 </td>
</tr>
<tr>
<td>sys_int_ap[112] </td>
<td>pmu_irq2                       </td>
</tr>
<tr>
<td>sys_int_ap[113]</td>
<td>bcm0_sp_int_out|bcm0_hst_int_out   </td>
</tr>
<tr>
<td>sys_int_ap[114] </td>
<td>aud_wdt_irq</td>
</tr>
<tr>
<td>sys_int_ap[115] </td>
<td>mc_irq</td>
</tr>
<tr>
<td>sys_int_ap[116]</td>
<td>ddrphy_irq</td>
</tr>
<tr>
<td>sys_int_ap[117]</td>
<td>qspi_int</td>
</tr>
<tr>
<td>sys_int_ap[118]</td>
<td>usbp1_int</td>
</tr>
<tr>
<td>sys_int_ap[119]</td>
<td>RSVD for future AP             </td>
</tr>
<tr>
<td>sys_int_ap[120]</td>
<td>arb_timeout1_int_level</td>
</tr>
<tr>
<td>sys_int_ap[121]</td>
<td>apb_mon_int</td>
</tr>
<tr>
<td>sys_int_ap[122]</td>
<td>mc_irq_scy            </td>
</tr>
<tr>
<td>sys_int_ap[123]</td>
<td>aclk_off_fab_int</td>
</tr>
<tr>
<td><strong>sys_int_ap[124]</strong></td>
<td><strong>Reserved </strong></td>
</tr>
<tr>
<td>sys_int_ap[125]</td>
<td>usb3_interrupt</td>
</tr>
<tr>
<td>sys_int_ap[126]</td>
<td>hook_key_int          </td>
</tr>
<tr>
<td>sys_int_ap[127]</td>
<td>aud_plug_int          </td>
</tr>
<tr>
<td>sys_int_ap[128]</td>
<td>sm2_pmdone_int</td>
</tr>
<tr>
<td>sys_int_ap[129]</td>
<td>sm2_padone_int</td>
</tr>
<tr>
<td>sys_int_ap[130]</td>
<td>lcd_spi_irq</td>
</tr>
<tr>
<td>sys_int_ap[131]</td>
<td>emac0_intr</td>
</tr>
<tr>
<td>sys_int_ap[132]</td>
<td>emac0_wkuprcvd|emac0_phy_int</td>
</tr>
<tr>
<td>sys_int_ap[133]</td>
<td>emac1_intr</td>
</tr>
<tr>
<td>sys_int_ap[134]</td>
<td>emac1_wkuprcvd|emac1_phy_int</td>
</tr>
<tr>
<td>sys_int_ap[135]</td>
<td>hdmi_irq[0]</td>
</tr>
<tr>
<td>sys_int_ap[136]</td>
<td>hdmi_irq[1]</td>
</tr>
<tr>
<td>sys_int_ap[137]</td>
<td>hdmi_dpu_offl1_int_sat</td>
</tr>
<tr>
<td>sys_int_ap[138]</td>
<td>hdmi_dpu_offl0_int_sat</td>
</tr>
<tr>
<td>sys_int_ap[139]</td>
<td>hdmi_dpu_onl2_int_sat</td>
</tr>
<tr>
<td>sys_int_ap[140]</td>
<td>hdmi_sec_irq</td>
</tr>
<tr>
<td>sys_int_ap[141]</td>
<td>pcie_porta_interrupt</td>
</tr>
<tr>
<td>sys_int_ap[142]</td>
<td>pcie_portb_interrupt</td>
</tr>
<tr>
<td>sys_int_ap[143]</td>
<td>pcie_portc_interrupt</td>
</tr>
<tr>
<td>sys_int_ap[144]</td>
<td>CCI_nERRORIRQ_ap</td>
</tr>
<tr>
<td>sys_int_ap[145]</td>
<td>pcie_porta_wakeup</td>
</tr>
<tr>
<td>sys_int_ap[146]</td>
<td>pcie_portb_wakeup</td>
</tr>
<tr>
<td>sys_int_ap[147]</td>
<td>pcie_portc_wakeup</td>
</tr>
<tr>
<td>sys_int_ap[148]</td>
<td>usbp1_vbus_id_wakeup</td>
</tr>
<tr>
<td>sys_int_ap[149]</td>
<td>usb3_vbus_id_wakeup</td>
</tr>
<tr>
<td>sys_int_ap[150]</td>
<td>dma2_int_ap_non_sec</td>
</tr>
<tr>
<td>sys_int_ap[151]</td>
<td>dma2_int_ap_sec</td>
</tr>
</tbody>
</table>

## 7.3 Sensor-Hub Subsystem Interrupts

<table>
<tbody>
<tr>
<td><strong>Interrupt</strong><strong> ID</strong></td>
<td><strong>Interrupt Source</strong></td>
</tr>
<tr>
<td>rcpu_int[0]  </td>
<td>Dmac_int</td>
</tr>
<tr>
<td><strong>rcpu_int[1]  </strong></td>
<td><strong>R</strong><strong>eserved</strong></td>
</tr>
<tr>
<td>rcpu_int[2]  </td>
<td>ap_wakeup_audio_int</td>
</tr>
<tr>
<td>rcpu_int[3]</td>
<td>voice_dection_int</td>
</tr>
<tr>
<td>rcpu_int[4]  </td>
<td>rsm_irq           </td>
</tr>
<tr>
<td>rcpu_int[5]</td>
<td>adma_ch0_int       </td>
</tr>
<tr>
<td>rcpu_int[6]  </td>
<td>adma_ch1_int            </td>
</tr>
<tr>
<td>rcpu_int[7]  </td>
<td>dfe_int | sspa_int                 </td>
</tr>
<tr>
<td>rcpu_int[8]  </td>
<td>timer_1_irq                 </td>
</tr>
<tr>
<td>rcpu_int[9]  </td>
<td>timer_2_irq                 </td>
</tr>
<tr>
<td>rcpu_int[10] </td>
<td>timer_3_irq                </td>
</tr>
<tr>
<td>rcpu_int[11]</td>
<td>ipc_ap2aud_int            </td>
</tr>
<tr>
<td><strong>rcpu_int[12] </strong></td>
<td><strong>Reserved</strong><strong>          </strong></td>
</tr>
<tr>
<td>rcpu_int[13] </td>
<td>shubi2c0_int                       </td>
</tr>
<tr>
<td>rcpu_int[14] </td>
<td>shubi2c1_int                        </td>
</tr>
<tr>
<td>rcpu_int[15] </td>
<td>shubssp0_int          </td>
</tr>
<tr>
<td>rcpu_int[16] </td>
<td>shubssp1_int          </td>
</tr>
<tr>
<td>rcpu_int[17] </td>
<td>uart_int_req             </td>
</tr>
<tr>
<td>rcpu_int[18] </td>
<td>aud_ocp_int | classg_shortpwr_int            </td>
</tr>
<tr>
<td>rcpu_int[19] </td>
<td>hook_key_int                       </td>
</tr>
<tr>
<td>rcpu_int[20] </td>
<td>aud_plug_int                   </td>
</tr>
<tr>
<td>rcpu_int[21] </td>
<td>IPC_MSA2AUD         </td>
</tr>
<tr>
<td>rcpu_int[22] </td>
<td>aud_ap_wakeup                    </td>
</tr>
<tr>
<td>rcpu_int[23] </td>
<td>sensor_hub_irpc_int                  </td>
</tr>
<tr>
<td>rcpu_int[24] </td>
<td>GPIO_0_INT or pmic_int                   </td>
</tr>
<tr>
<td>rcpu_int[25]</td>
<td>GPIO_1_INT                </td>
</tr>
<tr>
<td>rcpu_int[26] </td>
<td>GPIO_2_INT</td>
</tr>
<tr>
<td>rcpu_int[27] </td>
<td>GPIO_3_INT</td>
</tr>
<tr>
<td>rcpu_int[28] </td>
<td>GPIO_4_INT</td>
</tr>
<tr>
<td>rcpu_int[29] </td>
<td>GPIO_5_INT</td>
</tr>
<tr>
<td>rcpu_int[30] </td>
<td>GPIO_6_INT</td>
</tr>
<tr>
<td>rcpu_int[31] </td>
<td>GPIO_7_INT</td>
</tr>
<tr>
<td><strong>rcpu_int[32] </strong></td>
<td><strong>Reserved</strong></td>
</tr>
<tr>
<td>rcpu_int[33] </td>
<td>adma1_ch1_int</td>
</tr>
<tr>
<td>rcpu_int[34] </td>
<td>Adma1_ch0_int</td>
</tr>
<tr>
<td>rcpu_int[35] </td>
<td>sspa1_int</td>
</tr>
<tr>
<td>rcpu_int[36] </td>
<td>hdmi_adma_ch_int</td>
</tr>
<tr>
<td><strong>rcpu_int[37] </strong></td>
<td><strong>Reserved</strong></td>
</tr>
<tr>
<td>rcpu_int[38] </td>
<td>adma0_ch1_int</td>
</tr>
<tr>
<td>rcpu_int[39] </td>
<td>adma0_ch0_int </td>
</tr>
<tr>
<td>rcpu_int[40] </td>
<td>sspa0_int     </td>
</tr>
<tr>
<td>rcpu_int[41] </td>
<td>can0_int0      </td>
</tr>
<tr>
<td>rcpu_int[42] </td>
<td>can0_int1    </td>
</tr>
<tr>
<td>rcpu_int[43] </td>
<td>irc_int  </td>
</tr>
<tr>
<td>rcpu_int[44] </td>
<td>uart1_int_req</td>
</tr>
<tr>
<td>rcpu_int[45] </td>
<td>shub_edge_det_int </td>
</tr>
</tbody>
</table>
