Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_top_behav xil_defaultlib.top_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/fetch_top.v:18]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/fetch_top.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
