
seis_ADS131M04_DMA_MicroSD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ed98  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000023c  0800ef78  0800ef78  0000ff78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f1b4  0800f1b4  00011188  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f1b4  0800f1b4  000101b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f1bc  0800f1bc  00011188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f1bc  0800f1bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f1c0  0800f1c0  000101c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  20000000  0800f1c4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013b70  20000188  0800f34c  00011188  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20013cf8  0800f34c  00011cf8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011188  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d861  00000000  00000000  000111b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e93  00000000  00000000  0002ea19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001af0  00000000  00000000  000338b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000147b  00000000  00000000  000353a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029221  00000000  00000000  0003681b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026495  00000000  00000000  0005fa3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2bc4  00000000  00000000  00085ed1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00168a95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000076ac  00000000  00000000  00168ad8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009c  00000000  00000000  00170184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000188 	.word	0x20000188
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ef60 	.word	0x0800ef60

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000018c 	.word	0x2000018c
 800021c:	0800ef60 	.word	0x0800ef60

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <delay_us>:
  return ((int32_t) (((int32_t) dataBytes[0] << 24) | ((int32_t) dataBytes[1] << 16) | ((int32_t) dataBytes[2] << 8))) >> 8;
  #endif
}
*/

static void delay_us(uint32_t us) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  uint32_t startTicks = SysTick->VAL;
 80005f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000670 <delay_us+0x84>)
 80005f6:	689b      	ldr	r3, [r3, #8]
 80005f8:	617b      	str	r3, [r7, #20]
  uint32_t tick = HAL_GetTick();
 80005fa:	f001 f9f9 	bl	80019f0 <HAL_GetTick>
 80005fe:	6138      	str	r0, [r7, #16]
  uint32_t delayTicks = us * (SystemCoreClock / 1000000);
 8000600:	4b1c      	ldr	r3, [pc, #112]	@ (8000674 <delay_us+0x88>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a1c      	ldr	r2, [pc, #112]	@ (8000678 <delay_us+0x8c>)
 8000606:	fba2 2303 	umull	r2, r3, r2, r3
 800060a:	0c9a      	lsrs	r2, r3, #18
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	fb02 f303 	mul.w	r3, r2, r3
 8000612:	60fb      	str	r3, [r7, #12]
  if(startTicks < delayTicks) {
 8000614:	697a      	ldr	r2, [r7, #20]
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	429a      	cmp	r2, r3
 800061a:	d216      	bcs.n	800064a <delay_us+0x5e>
    while(HAL_GetTick() == tick);
 800061c:	bf00      	nop
 800061e:	f001 f9e7 	bl	80019f0 <HAL_GetTick>
 8000622:	4602      	mov	r2, r0
 8000624:	693b      	ldr	r3, [r7, #16]
 8000626:	4293      	cmp	r3, r2
 8000628:	d0f9      	beq.n	800061e <delay_us+0x32>
    while((SystemCoreClock / 1000) + startTicks - delayTicks < SysTick->VAL);
 800062a:	bf00      	nop
 800062c:	4b11      	ldr	r3, [pc, #68]	@ (8000674 <delay_us+0x88>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a12      	ldr	r2, [pc, #72]	@ (800067c <delay_us+0x90>)
 8000632:	fba2 2303 	umull	r2, r3, r2, r3
 8000636:	099a      	lsrs	r2, r3, #6
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	441a      	add	r2, r3
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	1ad2      	subs	r2, r2, r3
 8000640:	4b0b      	ldr	r3, [pc, #44]	@ (8000670 <delay_us+0x84>)
 8000642:	689b      	ldr	r3, [r3, #8]
 8000644:	429a      	cmp	r2, r3
 8000646:	d3f1      	bcc.n	800062c <delay_us+0x40>
  } else {
    while (HAL_GetTick() == tick && startTicks - delayTicks < SysTick->VAL);
  }
}
 8000648:	e00d      	b.n	8000666 <delay_us+0x7a>
    while (HAL_GetTick() == tick && startTicks - delayTicks < SysTick->VAL);
 800064a:	bf00      	nop
 800064c:	f001 f9d0 	bl	80019f0 <HAL_GetTick>
 8000650:	4602      	mov	r2, r0
 8000652:	693b      	ldr	r3, [r7, #16]
 8000654:	4293      	cmp	r3, r2
 8000656:	d106      	bne.n	8000666 <delay_us+0x7a>
 8000658:	697a      	ldr	r2, [r7, #20]
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	1ad2      	subs	r2, r2, r3
 800065e:	4b04      	ldr	r3, [pc, #16]	@ (8000670 <delay_us+0x84>)
 8000660:	689b      	ldr	r3, [r3, #8]
 8000662:	429a      	cmp	r2, r3
 8000664:	d3f2      	bcc.n	800064c <delay_us+0x60>
}
 8000666:	bf00      	nop
 8000668:	3718      	adds	r7, #24
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	e000e010 	.word	0xe000e010
 8000674:	20000008 	.word	0x20000008
 8000678:	431bde83 	.word	0x431bde83
 800067c:	10624dd3 	.word	0x10624dd3

08000680 <ADS_RST_LOW>:

void ADS_RST_LOW(void) {
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, ADS_SYNC_RST_Pin, GPIO_PIN_RESET);
 8000684:	2200      	movs	r2, #0
 8000686:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800068a:	4802      	ldr	r0, [pc, #8]	@ (8000694 <ADS_RST_LOW+0x14>)
 800068c:	f002 f81e 	bl	80026cc <HAL_GPIO_WritePin>
}
 8000690:	bf00      	nop
 8000692:	bd80      	pop	{r7, pc}
 8000694:	40020400 	.word	0x40020400

08000698 <ADS_RST_HIGH>:

void ADS_RST_HIGH(void) {
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, ADS_SYNC_RST_Pin, GPIO_PIN_SET);
 800069c:	2201      	movs	r2, #1
 800069e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006a2:	4802      	ldr	r0, [pc, #8]	@ (80006ac <ADS_RST_HIGH+0x14>)
 80006a4:	f002 f812 	bl	80026cc <HAL_GPIO_WritePin>
}
 80006a8:	bf00      	nop
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	40020400 	.word	0x40020400

080006b0 <ADS_CS_LOW>:

void ADS_CS_LOW(void) {
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin, GPIO_PIN_RESET);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2101      	movs	r1, #1
 80006b8:	4802      	ldr	r0, [pc, #8]	@ (80006c4 <ADS_CS_LOW+0x14>)
 80006ba:	f002 f807 	bl	80026cc <HAL_GPIO_WritePin>
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40020800 	.word	0x40020800

080006c8 <ADS_CS_HIGH>:

void ADS_CS_HIGH(void) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin, GPIO_PIN_SET);
 80006cc:	2201      	movs	r2, #1
 80006ce:	2101      	movs	r1, #1
 80006d0:	4802      	ldr	r0, [pc, #8]	@ (80006dc <ADS_CS_HIGH+0x14>)
 80006d2:	f001 fffb 	bl	80026cc <HAL_GPIO_WritePin>
}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40020800 	.word	0x40020800

080006e0 <ADS_PWR_ON>:

void ADS_PWR_ON(void) {
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(FE_EN_GPIO_Port, FE_EN_Pin, GPIO_PIN_SET);
 80006e4:	2201      	movs	r2, #1
 80006e6:	2104      	movs	r1, #4
 80006e8:	4802      	ldr	r0, [pc, #8]	@ (80006f4 <ADS_PWR_ON+0x14>)
 80006ea:	f001 ffef 	bl	80026cc <HAL_GPIO_WritePin>
}
 80006ee:	bf00      	nop
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	40020c00 	.word	0x40020c00

080006f8 <ADS_READ_DRDY>:

GPIO_PinState ADS_READ_DRDY(void) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(ADS_DRDY_GPIO_Port, ADS_DRDY_Pin);
 80006fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000700:	4802      	ldr	r0, [pc, #8]	@ (800070c <ADS_READ_DRDY+0x14>)
 8000702:	f001 ffcb 	bl	800269c <HAL_GPIO_ReadPin>
 8000706:	4603      	mov	r3, r0
}
 8000708:	4618      	mov	r0, r3
 800070a:	bd80      	pop	{r7, pc}
 800070c:	40020400 	.word	0x40020400

08000710 <spiTransmitReceiveBytes>:

  return rx;
}
*/

static void spiTransmitReceiveBytes(const uint8_t txBytes[], uint8_t rxBytes[], uint8_t byteCount) {
 8000710:	b580      	push	{r7, lr}
 8000712:	b086      	sub	sp, #24
 8000714:	af02      	add	r7, sp, #8
 8000716:	60f8      	str	r0, [r7, #12]
 8000718:	60b9      	str	r1, [r7, #8]
 800071a:	4613      	mov	r3, r2
 800071c:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_TransmitReceive(&ADS131M04_SPI_HANDLE, txBytes, rxBytes, byteCount, 0xFFFF);
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	b29b      	uxth	r3, r3
 8000722:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000726:	9200      	str	r2, [sp, #0]
 8000728:	68ba      	ldr	r2, [r7, #8]
 800072a:	68f9      	ldr	r1, [r7, #12]
 800072c:	4803      	ldr	r0, [pc, #12]	@ (800073c <spiTransmitReceiveBytes+0x2c>)
 800072e:	f004 fcf6 	bl	800511e <HAL_SPI_TransmitReceive>
}
 8000732:	bf00      	nop
 8000734:	3710      	adds	r7, #16
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	20011bc4 	.word	0x20011bc4

08000740 <ADS131M04_Transmitdummyword>:

void ADS131M04_Transmitdummyword(uint8_t *rxBytes) {
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  uint8_t txBytes[ADS131M04_WORD_LENGTH] = {0};
 8000748:	f107 030c 	add.w	r3, r7, #12
 800074c:	2100      	movs	r1, #0
 800074e:	460a      	mov	r2, r1
 8000750:	801a      	strh	r2, [r3, #0]
 8000752:	460a      	mov	r2, r1
 8000754:	709a      	strb	r2, [r3, #2]

  memset(rxBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 8000756:	2203      	movs	r2, #3
 8000758:	2100      	movs	r1, #0
 800075a:	6878      	ldr	r0, [r7, #4]
 800075c:	f00d fe54 	bl	800e408 <memset>

  spiTransmitReceiveBytes(txBytes, rxBytes, ADS131M04_WORD_LENGTH);
 8000760:	f107 030c 	add.w	r3, r7, #12
 8000764:	2203      	movs	r2, #3
 8000766:	6879      	ldr	r1, [r7, #4]
 8000768:	4618      	mov	r0, r3
 800076a:	f7ff ffd1 	bl	8000710 <spiTransmitReceiveBytes>
}
 800076e:	bf00      	nop
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <ADS131M04_Transmitword>:

void ADS131M04_Transmitword(uint16_t word, uint8_t *rxBytes) {
 8000776:	b580      	push	{r7, lr}
 8000778:	b084      	sub	sp, #16
 800077a:	af00      	add	r7, sp, #0
 800077c:	4603      	mov	r3, r0
 800077e:	6039      	str	r1, [r7, #0]
 8000780:	80fb      	strh	r3, [r7, #6]
  uint8_t txBytes[ADS131M04_WORD_LENGTH];

  memset(txBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 8000782:	f107 030c 	add.w	r3, r7, #12
 8000786:	2203      	movs	r2, #3
 8000788:	2100      	movs	r1, #0
 800078a:	4618      	mov	r0, r3
 800078c:	f00d fe3c 	bl	800e408 <memset>
  memset(rxBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 8000790:	2203      	movs	r2, #3
 8000792:	2100      	movs	r1, #0
 8000794:	6838      	ldr	r0, [r7, #0]
 8000796:	f00d fe37 	bl	800e408 <memset>

  txBytes[0] = (uint8_t)(word >> 8);
 800079a:	88fb      	ldrh	r3, [r7, #6]
 800079c:	0a1b      	lsrs	r3, r3, #8
 800079e:	b29b      	uxth	r3, r3
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	733b      	strb	r3, [r7, #12]
  txBytes[1] = (uint8_t)(word & 0xFF);
 80007a4:	88fb      	ldrh	r3, [r7, #6]
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	737b      	strb	r3, [r7, #13]

  spiTransmitReceiveBytes(txBytes, rxBytes, ADS131M04_WORD_LENGTH);
 80007aa:	f107 030c 	add.w	r3, r7, #12
 80007ae:	2203      	movs	r2, #3
 80007b0:	6839      	ldr	r1, [r7, #0]
 80007b2:	4618      	mov	r0, r3
 80007b4:	f7ff ffac 	bl	8000710 <spiTransmitReceiveBytes>
}
 80007b8:	bf00      	nop
 80007ba:	3710      	adds	r7, #16
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}

080007c0 <ADS131M04_TransmitCommand>:

uint16_t ADS131M04_TransmitCommand(const uint16_t opcode) {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	80fb      	strh	r3, [r7, #6]
  uint8_t reply[ADS131M04_WORD_LENGTH]       = {0};
 80007ca:	f107 0310 	add.w	r3, r7, #16
 80007ce:	2100      	movs	r1, #0
 80007d0:	460a      	mov	r2, r1
 80007d2:	801a      	strh	r2, [r3, #0]
 80007d4:	460a      	mov	r2, r1
 80007d6:	709a      	strb	r2, [r3, #2]
  uint8_t dummy_reply[ADS131M04_WORD_LENGTH] = {0};
 80007d8:	f107 030c 	add.w	r3, r7, #12
 80007dc:	2100      	movs	r1, #0
 80007de:	460a      	mov	r2, r1
 80007e0:	801a      	strh	r2, [r3, #0]
 80007e2:	460a      	mov	r2, r1
 80007e4:	709a      	strb	r2, [r3, #2]

  ADS131M04_Transmitword(opcode, reply);
 80007e6:	f107 0210 	add.w	r2, r7, #16
 80007ea:	88fb      	ldrh	r3, [r7, #6]
 80007ec:	4611      	mov	r1, r2
 80007ee:	4618      	mov	r0, r3
 80007f0:	f7ff ffc1 	bl	8000776 <ADS131M04_Transmitword>
  for (uint8_t i = 0; i < FRAME_LEN - 1; i++) {
 80007f4:	2300      	movs	r3, #0
 80007f6:	75fb      	strb	r3, [r7, #23]
 80007f8:	e007      	b.n	800080a <ADS131M04_TransmitCommand+0x4a>
    ADS131M04_Transmitdummyword(dummy_reply); // dummy read
 80007fa:	f107 030c 	add.w	r3, r7, #12
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff ff9e 	bl	8000740 <ADS131M04_Transmitdummyword>
  for (uint8_t i = 0; i < FRAME_LEN - 1; i++) {
 8000804:	7dfb      	ldrb	r3, [r7, #23]
 8000806:	3301      	adds	r3, #1
 8000808:	75fb      	strb	r3, [r7, #23]
 800080a:	7dfb      	ldrb	r3, [r7, #23]
 800080c:	2b04      	cmp	r3, #4
 800080e:	d9f4      	bls.n	80007fa <ADS131M04_TransmitCommand+0x3a>
  }

  uint16_t response = (reply[0] << 8) | reply[1];
 8000810:	7c3b      	ldrb	r3, [r7, #16]
 8000812:	b21b      	sxth	r3, r3
 8000814:	021b      	lsls	r3, r3, #8
 8000816:	b21a      	sxth	r2, r3
 8000818:	7c7b      	ldrb	r3, [r7, #17]
 800081a:	b21b      	sxth	r3, r3
 800081c:	4313      	orrs	r3, r2
 800081e:	b21b      	sxth	r3, r3
 8000820:	82bb      	strh	r3, [r7, #20]

  return response;
 8000822:	8abb      	ldrh	r3, [r7, #20]
}
 8000824:	4618      	mov	r0, r3
 8000826:	3718      	adds	r7, #24
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}

0800082c <ADS131M04_ReadRegister>:

uint16_t ADS131M04_ReadRegister(uint8_t addr) {
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	71fb      	strb	r3, [r7, #7]
  uint16_t data;
  uint16_t opcode = ADS131M04_OPCODE_RREG | (addr << 7);
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	b21b      	sxth	r3, r3
 800083a:	01db      	lsls	r3, r3, #7
 800083c:	b21a      	sxth	r2, r3
 800083e:	4b0e      	ldr	r3, [pc, #56]	@ (8000878 <ADS131M04_ReadRegister+0x4c>)
 8000840:	4313      	orrs	r3, r2
 8000842:	b21b      	sxth	r3, r3
 8000844:	81fb      	strh	r3, [r7, #14]

  ADS_CS_LOW();
 8000846:	f7ff ff33 	bl	80006b0 <ADS_CS_LOW>
  ADS131M04_TransmitCommand(opcode);
 800084a:	89fb      	ldrh	r3, [r7, #14]
 800084c:	4618      	mov	r0, r3
 800084e:	f7ff ffb7 	bl	80007c0 <ADS131M04_TransmitCommand>
  ADS_CS_HIGH();
 8000852:	f7ff ff39 	bl	80006c8 <ADS_CS_HIGH>

  delay_us(5);
 8000856:	2005      	movs	r0, #5
 8000858:	f7ff fec8 	bl	80005ec <delay_us>

  ADS_CS_LOW();
 800085c:	f7ff ff28 	bl	80006b0 <ADS_CS_LOW>
  data = ADS131M04_TransmitCommand(ADS131M04_OPCODE_NULL);
 8000860:	2000      	movs	r0, #0
 8000862:	f7ff ffad 	bl	80007c0 <ADS131M04_TransmitCommand>
 8000866:	4603      	mov	r3, r0
 8000868:	81bb      	strh	r3, [r7, #12]
  ADS_CS_HIGH();
 800086a:	f7ff ff2d 	bl	80006c8 <ADS_CS_HIGH>

  return data;
 800086e:	89bb      	ldrh	r3, [r7, #12]
}
 8000870:	4618      	mov	r0, r3
 8000872:	3710      	adds	r7, #16
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	ffffa000 	.word	0xffffa000

0800087c <ADS131M04_WriteRegister>:

uint16_t ADS131M04_WriteRegister(uint8_t addr, uint16_t value, bool with_reply) {
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
 8000882:	4603      	mov	r3, r0
 8000884:	71fb      	strb	r3, [r7, #7]
 8000886:	460b      	mov	r3, r1
 8000888:	80bb      	strh	r3, [r7, #4]
 800088a:	4613      	mov	r3, r2
 800088c:	71bb      	strb	r3, [r7, #6]
  uint16_t res;
  uint16_t cmd = 0;
 800088e:	2300      	movs	r3, #0
 8000890:	81fb      	strh	r3, [r7, #14]

  ADS_CS_LOW();
 8000892:	f7ff ff0d 	bl	80006b0 <ADS_CS_LOW>
  delay_us(1);
 8000896:	2001      	movs	r0, #1
 8000898:	f7ff fea8 	bl	80005ec <delay_us>

  cmd = (CMD_WRITE_REG) | (addr << 7) | 0;
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	b21b      	sxth	r3, r3
 80008a0:	01db      	lsls	r3, r3, #7
 80008a2:	b21b      	sxth	r3, r3
 80008a4:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 80008a8:	b21b      	sxth	r3, r3
 80008aa:	81fb      	strh	r3, [r7, #14]
  uint8_t temp_byte[ADS131M04_WORD_LENGTH] = {0};
 80008ac:	f107 0308 	add.w	r3, r7, #8
 80008b0:	2100      	movs	r1, #0
 80008b2:	460a      	mov	r2, r1
 80008b4:	801a      	strh	r2, [r3, #0]
 80008b6:	460a      	mov	r2, r1
 80008b8:	709a      	strb	r2, [r3, #2]

  ADS131M04_Transmitword(cmd, temp_byte);
 80008ba:	f107 0208 	add.w	r2, r7, #8
 80008be:	89fb      	ldrh	r3, [r7, #14]
 80008c0:	4611      	mov	r1, r2
 80008c2:	4618      	mov	r0, r3
 80008c4:	f7ff ff57 	bl	8000776 <ADS131M04_Transmitword>
  ADS131M04_Transmitword(value, temp_byte);
 80008c8:	f107 0208 	add.w	r2, r7, #8
 80008cc:	88bb      	ldrh	r3, [r7, #4]
 80008ce:	4611      	mov	r1, r2
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff50 	bl	8000776 <ADS131M04_Transmitword>
  ADS131M04_Transmitdummyword(temp_byte);
 80008d6:	f107 0308 	add.w	r3, r7, #8
 80008da:	4618      	mov	r0, r3
 80008dc:	f7ff ff30 	bl	8000740 <ADS131M04_Transmitdummyword>
  ADS131M04_Transmitdummyword(temp_byte);
 80008e0:	f107 0308 	add.w	r3, r7, #8
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff ff2b 	bl	8000740 <ADS131M04_Transmitdummyword>
  ADS131M04_Transmitdummyword(temp_byte);
 80008ea:	f107 0308 	add.w	r3, r7, #8
 80008ee:	4618      	mov	r0, r3
 80008f0:	f7ff ff26 	bl	8000740 <ADS131M04_Transmitdummyword>
  ADS131M04_Transmitdummyword(temp_byte);
 80008f4:	f107 0308 	add.w	r3, r7, #8
 80008f8:	4618      	mov	r0, r3
 80008fa:	f7ff ff21 	bl	8000740 <ADS131M04_Transmitdummyword>

  ADS_CS_HIGH();
 80008fe:	f7ff fee3 	bl	80006c8 <ADS_CS_HIGH>
  if (with_reply) {
 8000902:	79bb      	ldrb	r3, [r7, #6]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d013      	beq.n	8000930 <ADS131M04_WriteRegister+0xb4>
    delay_us(100);
 8000908:	2064      	movs	r0, #100	@ 0x64
 800090a:	f7ff fe6f 	bl	80005ec <delay_us>
    ADS_CS_LOW();
 800090e:	f7ff fecf 	bl	80006b0 <ADS_CS_LOW>
    delay_us(1);
 8000912:	2001      	movs	r0, #1
 8000914:	f7ff fe6a 	bl	80005ec <delay_us>

    res = ADS131M04_TransmitCommand(CMD_NULL);
 8000918:	2000      	movs	r0, #0
 800091a:	f7ff ff51 	bl	80007c0 <ADS131M04_TransmitCommand>
 800091e:	4603      	mov	r3, r0
 8000920:	81bb      	strh	r3, [r7, #12]

    delay_us(1);
 8000922:	2001      	movs	r0, #1
 8000924:	f7ff fe62 	bl	80005ec <delay_us>
    ADS_CS_HIGH();
 8000928:	f7ff fece 	bl	80006c8 <ADS_CS_HIGH>

    return res;
 800092c:	89bb      	ldrh	r3, [r7, #12]
 800092e:	e000      	b.n	8000932 <ADS131M04_WriteRegister+0xb6>
  } else {
    return 0;
 8000930:	2300      	movs	r3, #0
  }
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <ADS131M04_writeRegisterMasked>:

void ADS131M04_writeRegisterMasked(uint8_t address, uint16_t value, uint16_t mask) {
 800093a:	b580      	push	{r7, lr}
 800093c:	b084      	sub	sp, #16
 800093e:	af00      	add	r7, sp, #0
 8000940:	4603      	mov	r3, r0
 8000942:	71fb      	strb	r3, [r7, #7]
 8000944:	460b      	mov	r3, r1
 8000946:	80bb      	strh	r3, [r7, #4]
 8000948:	4613      	mov	r3, r2
 800094a:	807b      	strh	r3, [r7, #2]
  uint16_t register_contents = ADS131M04_ReadRegister(address);
 800094c:	79fb      	ldrb	r3, [r7, #7]
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff ff6c 	bl	800082c <ADS131M04_ReadRegister>
 8000954:	4603      	mov	r3, r0
 8000956:	81fb      	strh	r3, [r7, #14]
  register_contents = register_contents & ~mask;
 8000958:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800095c:	43db      	mvns	r3, r3
 800095e:	b21a      	sxth	r2, r3
 8000960:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000964:	4013      	ands	r3, r2
 8000966:	b21b      	sxth	r3, r3
 8000968:	81fb      	strh	r3, [r7, #14]
  register_contents = register_contents | value;
 800096a:	89fa      	ldrh	r2, [r7, #14]
 800096c:	88bb      	ldrh	r3, [r7, #4]
 800096e:	4313      	orrs	r3, r2
 8000970:	81fb      	strh	r3, [r7, #14]
  delay_us(10);
 8000972:	200a      	movs	r0, #10
 8000974:	f7ff fe3a 	bl	80005ec <delay_us>
  ADS131M04_WriteRegister(address, register_contents, false);
 8000978:	89f9      	ldrh	r1, [r7, #14]
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	2200      	movs	r2, #0
 800097e:	4618      	mov	r0, r3
 8000980:	f7ff ff7c 	bl	800087c <ADS131M04_WriteRegister>
}
 8000984:	bf00      	nop
 8000986:	3710      	adds	r7, #16
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}

0800098c <ADS131M04_Init>:

void ADS131M04_Init(void) {
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  ADS_CS_HIGH();
 8000990:	f7ff fe9a 	bl	80006c8 <ADS_CS_HIGH>
   * However, both slots of the FIFO are full if a sample is missed or if data are
   * not read for a period of time. Either strobe the SYNC/RESET pin to re-synchronize conversions and clear the
   * FIFOs, or quickly read two data packets when data are read for the first time or after a gap in reading data.
   * This process ensures predictable DRDY pin behavior.
   */
  ADS_RST_HIGH();
 8000994:	f7ff fe80 	bl	8000698 <ADS_RST_HIGH>
  HAL_Delay(20); // Reset
 8000998:	2014      	movs	r0, #20
 800099a:	f001 f835 	bl	8001a08 <HAL_Delay>
  ADS_RST_LOW();
 800099e:	f7ff fe6f 	bl	8000680 <ADS_RST_LOW>
  HAL_Delay(20); // Reset
 80009a2:	2014      	movs	r0, #20
 80009a4:	f001 f830 	bl	8001a08 <HAL_Delay>
  ADS_RST_HIGH();
 80009a8:	f7ff fe76 	bl	8000698 <ADS_RST_HIGH>
  HAL_Delay(20); // Wait for reset to complete
 80009ac:	2014      	movs	r0, #20
 80009ae:	f001 f82b 	bl	8001a08 <HAL_Delay>

  ADS131M04_ReadRegister(REG_ID);
 80009b2:	2000      	movs	r0, #0
 80009b4:	f7ff ff3a 	bl	800082c <ADS131M04_ReadRegister>
  ADS131M04_setOsr(OSR_512);
 80009b8:	2002      	movs	r0, #2
 80009ba:	f000 f817 	bl	80009ec <ADS131M04_setOsr>
  // ADS131M04_ReadRegister(REG_GAIN);
  // ADS131M04_ReadRegister(REG_CFG);
  // ADS131M04_ReadRegister(REG_MODE);

  // // Wait for SPI ready to make sure the ADS131M04 is ready
  while (!ADS_READ_DRDY()) {
 80009be:	e002      	b.n	80009c6 <ADS131M04_Init+0x3a>
    HAL_Delay(1);
 80009c0:	2001      	movs	r0, #1
 80009c2:	f001 f821 	bl	8001a08 <HAL_Delay>
  while (!ADS_READ_DRDY()) {
 80009c6:	f7ff fe97 	bl	80006f8 <ADS_READ_DRDY>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d0f7      	beq.n	80009c0 <ADS131M04_Init+0x34>
  }

  TIM3->CCR1 = 15; // Set the PWM duty cycle to 50%
 80009d0:	4b04      	ldr	r3, [pc, #16]	@ (80009e4 <ADS131M04_Init+0x58>)
 80009d2:	220f      	movs	r2, #15
 80009d4:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_TIM_PWM_Start(&ADS131M04_CLKIN_TIM, TIM_CHANNEL_1);
 80009d6:	2100      	movs	r1, #0
 80009d8:	4803      	ldr	r0, [pc, #12]	@ (80009e8 <ADS131M04_Init+0x5c>)
 80009da:	f005 fb03 	bl	8005fe4 <HAL_TIM_PWM_Start>
}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40000400 	.word	0x40000400
 80009e8:	20011ce8 	.word	0x20011ce8

080009ec <ADS131M04_setOsr>:
    ADS131M04_writeRegisterMasked(REG_CLOCK, powerMode, REGMASK_CLOCK_PWR);
    return true;
  }
}

bool ADS131M04_setOsr(uint16_t osr) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4603      	mov	r3, r0
 80009f4:	80fb      	strh	r3, [r7, #6]
  if (osr > 7) {
 80009f6:	88fb      	ldrh	r3, [r7, #6]
 80009f8:	2b07      	cmp	r3, #7
 80009fa:	d901      	bls.n	8000a00 <ADS131M04_setOsr+0x14>
    return false;
 80009fc:	2300      	movs	r3, #0
 80009fe:	e008      	b.n	8000a12 <ADS131M04_setOsr+0x26>
  } else {
    ADS131M04_writeRegisterMasked(REG_CLOCK, osr << 2 , REGMASK_CLOCK_OSR);
 8000a00:	88fb      	ldrh	r3, [r7, #6]
 8000a02:	009b      	lsls	r3, r3, #2
 8000a04:	b29b      	uxth	r3, r3
 8000a06:	221c      	movs	r2, #28
 8000a08:	4619      	mov	r1, r3
 8000a0a:	2003      	movs	r0, #3
 8000a0c:	f7ff ff95 	bl	800093a <ADS131M04_writeRegisterMasked>
    return true;
 8000a10:	2301      	movs	r3, #1
  }
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
	...

08000a1c <HAL_GPIO_EXTI_Callback>:

  return crcWord == crcWordReceived; // Verify CRC
}
*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4603      	mov	r3, r0
 8000a24:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == ADS_DRDY_Pin) {
 8000a26:	88fb      	ldrh	r3, [r7, #6]
 8000a28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a2c:	d10c      	bne.n	8000a48 <HAL_GPIO_EXTI_Callback+0x2c>
	  ADS_data_ready = true;
 8000a2e:	4b08      	ldr	r3, [pc, #32]	@ (8000a50 <HAL_GPIO_EXTI_Callback+0x34>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	701a      	strb	r2, [r3, #0]
//	if (HAL_SPI_GetState(&ADS131M04_SPI_HANDLE) == HAL_SPI_STATE_READY) {
	  HAL_SPI_TransmitReceive_DMA(&ADS131M04_SPI_HANDLE, dummy_tx, ADS_data_buffer + rec_i, 18);
 8000a34:	4b07      	ldr	r3, [pc, #28]	@ (8000a54 <HAL_GPIO_EXTI_Callback+0x38>)
 8000a36:	681a      	ldr	r2, [r3, #0]
 8000a38:	4b07      	ldr	r3, [pc, #28]	@ (8000a58 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	441a      	add	r2, r3
 8000a3e:	2312      	movs	r3, #18
 8000a40:	4906      	ldr	r1, [pc, #24]	@ (8000a5c <HAL_GPIO_EXTI_Callback+0x40>)
 8000a42:	4807      	ldr	r0, [pc, #28]	@ (8000a60 <HAL_GPIO_EXTI_Callback+0x44>)
 8000a44:	f004 fd8a 	bl	800555c <HAL_SPI_TransmitReceive_DMA>
//    }
  }
}
 8000a48:	bf00      	nop
 8000a4a:	3708      	adds	r7, #8
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	200001a4 	.word	0x200001a4
 8000a54:	20000000 	.word	0x20000000
 8000a58:	20011d34 	.word	0x20011d34
 8000a5c:	20011ae8 	.word	0x20011ae8
 8000a60:	20011bc4 	.word	0x20011bc4

08000a64 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
	ADS_data_ready = true;
 8000a6c:	4b04      	ldr	r3, [pc, #16]	@ (8000a80 <HAL_SPI_RxCpltCallback+0x1c>)
 8000a6e:	2201      	movs	r2, #1
 8000a70:	701a      	strb	r2, [r3, #0]

  // if (rec_i >= BYTES_PER_FRAME * 1000) {
  //   rec_i = 0; // Reset the index if it exceeds the buffer size
  //   ADS_data_buffer = (ADS_data_buffer == ADS_data_buffer_1) ? ADS_data_buffer_2 : ADS_data_buffer_1; // Switch buffers
  // }
}
 8000a72:	bf00      	nop
 8000a74:	370c      	adds	r7, #12
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	200001a4 	.word	0x200001a4

08000a84 <SD_ON>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void SD_ON(void) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_EN_GPIO_Port, SD_EN_Pin, GPIO_PIN_SET);
 8000a88:	2201      	movs	r2, #1
 8000a8a:	2104      	movs	r1, #4
 8000a8c:	4802      	ldr	r0, [pc, #8]	@ (8000a98 <SD_ON+0x14>)
 8000a8e:	f001 fe1d 	bl	80026cc <HAL_GPIO_WritePin>
}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40020400 	.word	0x40020400

08000a9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
 8000aa0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aa2:	f000 ff54 	bl	800194e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aa6:	f000 f8d3 	bl	8000c50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aaa:	f000 fa95 	bl	8000fd8 <MX_GPIO_Init>
  if (HAL_GPIO_ReadPin(SD_CD_GPIO_Port, SD_CD_Pin) == GPIO_PIN_SET) {
 8000aae:	2102      	movs	r1, #2
 8000ab0:	4856      	ldr	r0, [pc, #344]	@ (8000c0c <main+0x170>)
 8000ab2:	f001 fdf3 	bl	800269c <HAL_GPIO_ReadPin>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d104      	bne.n	8000ac6 <main+0x2a>
    printf("SD card not detected!\n");
 8000abc:	4854      	ldr	r0, [pc, #336]	@ (8000c10 <main+0x174>)
 8000abe:	f00d fc9b 	bl	800e3f8 <puts>
    while (1) {;}
 8000ac2:	bf00      	nop
 8000ac4:	e7fd      	b.n	8000ac2 <main+0x26>
  }
  SD_ON(); // Turn on the SD card
 8000ac6:	f7ff ffdd 	bl	8000a84 <SD_ON>
  HAL_Delay(1000); // Delay for stability
 8000aca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ace:	f000 ff9b 	bl	8001a08 <HAL_Delay>
  MX_DMA_Init();
 8000ad2:	f000 fa5b 	bl	8000f8c <MX_DMA_Init>
  MX_SPI1_Init();
 8000ad6:	f000 f929 	bl	8000d2c <MX_SPI1_Init>
  MX_SPI2_Init();
 8000ada:	f000 f965 	bl	8000da8 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000ade:	f000 f9a1 	bl	8000e24 <MX_SPI3_Init>
  MX_FATFS_Init();
 8000ae2:	f007 fd33 	bl	800854c <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8000ae6:	f00c fcfd 	bl	800d4e4 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8000aea:	f000 f9d9 	bl	8000ea0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  ADS_PWR_ON(); // Power on the ADC
 8000aee:	f7ff fdf7 	bl	80006e0 <ADS_PWR_ON>
  HAL_Delay(1000); // Delay for stability
 8000af2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000af6:	f000 ff87 	bl	8001a08 <HAL_Delay>

  if (mount_sd_card() == FR_OK) {
 8000afa:	f000 fb8b 	bl	8001214 <mount_sd_card>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d115      	bne.n	8000b30 <main+0x94>
    HAL_GPIO_WritePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin, GPIO_PIN_SET); // Indicate success with LED
 8000b04:	2201      	movs	r2, #1
 8000b06:	2110      	movs	r1, #16
 8000b08:	4842      	ldr	r0, [pc, #264]	@ (8000c14 <main+0x178>)
 8000b0a:	f001 fddf 	bl	80026cc <HAL_GPIO_WritePin>
    printf("SD card mounted!\n");
 8000b0e:	4842      	ldr	r0, [pc, #264]	@ (8000c18 <main+0x17c>)
 8000b10:	f00d fc72 	bl	800e3f8 <puts>
     HAL_GPIO_WritePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin, GPIO_PIN_RESET); // Indicate error with LED
    printf("SD card mount failed!\n");
    while (1) {;}
  }

  DWORD free_clusters, free_sectors, total_sectors = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	607b      	str	r3, [r7, #4]

  if (get_statistics(&free_clusters, &free_sectors, &total_sectors) == FR_OK) {
 8000b18:	1d3a      	adds	r2, r7, #4
 8000b1a:	f107 0108 	add.w	r1, r7, #8
 8000b1e:	f107 030c 	add.w	r3, r7, #12
 8000b22:	4618      	mov	r0, r3
 8000b24:	f000 fb9c 	bl	8001260 <get_statistics>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d111      	bne.n	8000b52 <main+0xb6>
 8000b2e:	e009      	b.n	8000b44 <main+0xa8>
     HAL_GPIO_WritePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin, GPIO_PIN_RESET); // Indicate error with LED
 8000b30:	2200      	movs	r2, #0
 8000b32:	2110      	movs	r1, #16
 8000b34:	4837      	ldr	r0, [pc, #220]	@ (8000c14 <main+0x178>)
 8000b36:	f001 fdc9 	bl	80026cc <HAL_GPIO_WritePin>
    printf("SD card mount failed!\n");
 8000b3a:	4838      	ldr	r0, [pc, #224]	@ (8000c1c <main+0x180>)
 8000b3c:	f00d fc5c 	bl	800e3f8 <puts>
    while (1) {;}
 8000b40:	bf00      	nop
 8000b42:	e7fd      	b.n	8000b40 <main+0xa4>
    printf("Free clusters: %lu, Free sectors: %lu, Total sectors: %lu\n",
 8000b44:	68f9      	ldr	r1, [r7, #12]
 8000b46:	68ba      	ldr	r2, [r7, #8]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4835      	ldr	r0, [pc, #212]	@ (8000c20 <main+0x184>)
 8000b4c:	f00d fbec 	bl	800e328 <iprintf>
 8000b50:	e002      	b.n	8000b58 <main+0xbc>
          free_clusters, free_sectors, total_sectors);
  } else {
    printf("Failed to get SD card statistics!\n");
 8000b52:	4834      	ldr	r0, [pc, #208]	@ (8000c24 <main+0x188>)
 8000b54:	f00d fc50 	bl	800e3f8 <puts>
  }

  // file name needs to be 8 + 3 format, e.g., "hexsense.txt"
  if (open_file("HS1.txt") == FR_OK) {
 8000b58:	4833      	ldr	r0, [pc, #204]	@ (8000c28 <main+0x18c>)
 8000b5a:	f000 fbb3 	bl	80012c4 <open_file>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d103      	bne.n	8000b6c <main+0xd0>
    printf("File opened successfully!\n");
 8000b64:	4831      	ldr	r0, [pc, #196]	@ (8000c2c <main+0x190>)
 8000b66:	f00d fc47 	bl	800e3f8 <puts>
 8000b6a:	e002      	b.n	8000b72 <main+0xd6>
  } else {
    printf("Failed to open file!\n");
 8000b6c:	4830      	ldr	r0, [pc, #192]	@ (8000c30 <main+0x194>)
 8000b6e:	f00d fc43 	bl	800e3f8 <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ADS131M04_Init();
 8000b72:	f7ff ff0b 	bl	800098c <ADS131M04_Init>
  HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin, GPIO_PIN_SET); // Set the reset pin high to exit reset state
 8000b76:	2201      	movs	r2, #1
 8000b78:	2101      	movs	r1, #1
 8000b7a:	4824      	ldr	r0, [pc, #144]	@ (8000c0c <main+0x170>)
 8000b7c:	f001 fda6 	bl	80026cc <HAL_GPIO_WritePin>

//  uint32_t i = 0;

  ADS_CS_LOW();
 8000b80:	f7ff fd96 	bl	80006b0 <ADS_CS_LOW>

  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (i < TIMES2REC) {
 8000b84:	4b2b      	ldr	r3, [pc, #172]	@ (8000c34 <main+0x198>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2b13      	cmp	r3, #19
 8000b8a:	d8fb      	bhi.n	8000b84 <main+0xe8>
      if (ADS_data_ready) {
 8000b8c:	4b2a      	ldr	r3, [pc, #168]	@ (8000c38 <main+0x19c>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d0f7      	beq.n	8000b84 <main+0xe8>
        ADS_data_ready = false;
 8000b94:	4b28      	ldr	r3, [pc, #160]	@ (8000c38 <main+0x19c>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	701a      	strb	r2, [r3, #0]
        rec_i += BYTES_PER_FRAME;
 8000b9a:	4b28      	ldr	r3, [pc, #160]	@ (8000c3c <main+0x1a0>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	3312      	adds	r3, #18
 8000ba0:	4a26      	ldr	r2, [pc, #152]	@ (8000c3c <main+0x1a0>)
 8000ba2:	6013      	str	r3, [r2, #0]

        if (rec_i == BYTES_PER_FRAME * 1000) {
 8000ba4:	4b25      	ldr	r3, [pc, #148]	@ (8000c3c <main+0x1a0>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f244 6250 	movw	r2, #18000	@ 0x4650
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d1e9      	bne.n	8000b84 <main+0xe8>
          rec_i = 0; // Reset the index if it exceeds the buffer size
 8000bb0:	4b22      	ldr	r3, [pc, #136]	@ (8000c3c <main+0x1a0>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
          ADS_data_buffer2rec = ADS_data_buffer;
 8000bb6:	4b22      	ldr	r3, [pc, #136]	@ (8000c40 <main+0x1a4>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a22      	ldr	r2, [pc, #136]	@ (8000c44 <main+0x1a8>)
 8000bbc:	6013      	str	r3, [r2, #0]
          ADS_data_buffer = (ADS_data_buffer == ADS_data_buffer_1) ? ADS_data_buffer_2 : ADS_data_buffer_1; // Switch buffers
 8000bbe:	4b20      	ldr	r3, [pc, #128]	@ (8000c40 <main+0x1a4>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4a21      	ldr	r2, [pc, #132]	@ (8000c48 <main+0x1ac>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d101      	bne.n	8000bcc <main+0x130>
 8000bc8:	4b20      	ldr	r3, [pc, #128]	@ (8000c4c <main+0x1b0>)
 8000bca:	e000      	b.n	8000bce <main+0x132>
 8000bcc:	4b1e      	ldr	r3, [pc, #120]	@ (8000c48 <main+0x1ac>)
 8000bce:	4a1c      	ldr	r2, [pc, #112]	@ (8000c40 <main+0x1a4>)
 8000bd0:	6013      	str	r3, [r2, #0]

          write_data_to_file(ADS_data_buffer2rec, BYTES_PER_FRAME * 1000);
 8000bd2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c44 <main+0x1a8>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f244 6150 	movw	r1, #18000	@ 0x4650
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f000 fb94 	bl	8001308 <write_data_to_file>

          i++;
 8000be0:	4b14      	ldr	r3, [pc, #80]	@ (8000c34 <main+0x198>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	3301      	adds	r3, #1
 8000be6:	4a13      	ldr	r2, [pc, #76]	@ (8000c34 <main+0x198>)
 8000be8:	6013      	str	r3, [r2, #0]

          if (i == TIMES2REC) {
 8000bea:	4b12      	ldr	r3, [pc, #72]	@ (8000c34 <main+0x198>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2b14      	cmp	r3, #20
 8000bf0:	d1c8      	bne.n	8000b84 <main+0xe8>
            ADS_CS_HIGH(); // Set CS high to stop communication
 8000bf2:	f7ff fd69 	bl	80006c8 <ADS_CS_HIGH>
            close_file();
 8000bf6:	f000 fb5b 	bl	80012b0 <close_file>
            eject_sd_card();
 8000bfa:	f000 fb1f 	bl	800123c <eject_sd_card>
            HAL_GPIO_WritePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin, GPIO_PIN_RESET);
 8000bfe:	2200      	movs	r2, #0
 8000c00:	2110      	movs	r1, #16
 8000c02:	4804      	ldr	r0, [pc, #16]	@ (8000c14 <main+0x178>)
 8000c04:	f001 fd62 	bl	80026cc <HAL_GPIO_WritePin>
    if (i < TIMES2REC) {
 8000c08:	e7bc      	b.n	8000b84 <main+0xe8>
 8000c0a:	bf00      	nop
 8000c0c:	40020400 	.word	0x40020400
 8000c10:	0800ef80 	.word	0x0800ef80
 8000c14:	40020800 	.word	0x40020800
 8000c18:	0800ef98 	.word	0x0800ef98
 8000c1c:	0800efac 	.word	0x0800efac
 8000c20:	0800efc4 	.word	0x0800efc4
 8000c24:	0800f000 	.word	0x0800f000
 8000c28:	0800ef78 	.word	0x0800ef78
 8000c2c:	0800f024 	.word	0x0800f024
 8000c30:	0800f040 	.word	0x0800f040
 8000c34:	20011d38 	.word	0x20011d38
 8000c38:	200001a4 	.word	0x200001a4
 8000c3c:	20011d34 	.word	0x20011d34
 8000c40:	20000000 	.word	0x20000000
 8000c44:	20000004 	.word	0x20000004
 8000c48:	200001a8 	.word	0x200001a8
 8000c4c:	20008e48 	.word	0x20008e48

08000c50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b094      	sub	sp, #80	@ 0x50
 8000c54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c56:	f107 0320 	add.w	r3, r7, #32
 8000c5a:	2230      	movs	r2, #48	@ 0x30
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f00d fbd2 	bl	800e408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c64:	f107 030c 	add.w	r3, r7, #12
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
 8000c72:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c74:	f002 ffe8 	bl	8003c48 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c78:	4b2a      	ldr	r3, [pc, #168]	@ (8000d24 <SystemClock_Config+0xd4>)
 8000c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c7c:	4a29      	ldr	r2, [pc, #164]	@ (8000d24 <SystemClock_Config+0xd4>)
 8000c7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c82:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c84:	4b27      	ldr	r3, [pc, #156]	@ (8000d24 <SystemClock_Config+0xd4>)
 8000c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c90:	4b25      	ldr	r3, [pc, #148]	@ (8000d28 <SystemClock_Config+0xd8>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a24      	ldr	r2, [pc, #144]	@ (8000d28 <SystemClock_Config+0xd8>)
 8000c96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c9a:	6013      	str	r3, [r2, #0]
 8000c9c:	4b22      	ldr	r3, [pc, #136]	@ (8000d28 <SystemClock_Config+0xd8>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ca4:	607b      	str	r3, [r7, #4]
 8000ca6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cb0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cb6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000cbc:	2308      	movs	r3, #8
 8000cbe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000cc0:	2360      	movs	r3, #96	@ 0x60
 8000cc2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000cc8:	2304      	movs	r3, #4
 8000cca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ccc:	f107 0320 	add.w	r3, r7, #32
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f003 f819 	bl	8003d08 <HAL_RCC_OscConfig>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000cdc:	f000 fa94 	bl	8001208 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000ce0:	f002 ffc2 	bl	8003c68 <HAL_PWREx_EnableOverDrive>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000cea:	f000 fa8d 	bl	8001208 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cee:	230f      	movs	r3, #15
 8000cf0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cfa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cfe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d04:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000d06:	f107 030c 	add.w	r3, r7, #12
 8000d0a:	2103      	movs	r1, #3
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f003 fa9f 	bl	8004250 <HAL_RCC_ClockConfig>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000d18:	f000 fa76 	bl	8001208 <Error_Handler>
  }
}
 8000d1c:	bf00      	nop
 8000d1e:	3750      	adds	r7, #80	@ 0x50
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	40023800 	.word	0x40023800
 8000d28:	40007000 	.word	0x40007000

08000d2c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d30:	4b1b      	ldr	r3, [pc, #108]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d32:	4a1c      	ldr	r2, [pc, #112]	@ (8000da4 <MX_SPI1_Init+0x78>)
 8000d34:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d36:	4b1a      	ldr	r3, [pc, #104]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d38:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d3c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d3e:	4b18      	ldr	r3, [pc, #96]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d44:	4b16      	ldr	r3, [pc, #88]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d46:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000d4a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d4c:	4b14      	ldr	r3, [pc, #80]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d52:	4b13      	ldr	r3, [pc, #76]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d58:	4b11      	ldr	r3, [pc, #68]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d5e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000d60:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d62:	2220      	movs	r2, #32
 8000d64:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d66:	4b0e      	ldr	r3, [pc, #56]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d72:	4b0b      	ldr	r3, [pc, #44]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000d78:	4b09      	ldr	r3, [pc, #36]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d7a:	2207      	movs	r2, #7
 8000d7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d7e:	4b08      	ldr	r3, [pc, #32]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d84:	4b06      	ldr	r3, [pc, #24]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d86:	2208      	movs	r2, #8
 8000d88:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d8a:	4805      	ldr	r0, [pc, #20]	@ (8000da0 <MX_SPI1_Init+0x74>)
 8000d8c:	f003 ffa6 	bl	8004cdc <HAL_SPI_Init>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000d96:	f000 fa37 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	20011afc 	.word	0x20011afc
 8000da4:	40013000 	.word	0x40013000

08000da8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000dac:	4b1b      	ldr	r3, [pc, #108]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000dae:	4a1c      	ldr	r2, [pc, #112]	@ (8000e20 <MX_SPI2_Init+0x78>)
 8000db0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000db2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000db4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000db8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000dba:	4b18      	ldr	r3, [pc, #96]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000dc0:	4b16      	ldr	r3, [pc, #88]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000dc2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000dc6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dc8:	4b14      	ldr	r3, [pc, #80]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000dce:	4b13      	ldr	r3, [pc, #76]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000dd4:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000dd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dda:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000dde:	2220      	movs	r2, #32
 8000de0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000de2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000de8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dee:	4b0b      	ldr	r3, [pc, #44]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000df4:	4b09      	ldr	r3, [pc, #36]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000df6:	2207      	movs	r2, #7
 8000df8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000dfa:	4b08      	ldr	r3, [pc, #32]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e00:	4b06      	ldr	r3, [pc, #24]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000e02:	2208      	movs	r2, #8
 8000e04:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e06:	4805      	ldr	r0, [pc, #20]	@ (8000e1c <MX_SPI2_Init+0x74>)
 8000e08:	f003 ff68 	bl	8004cdc <HAL_SPI_Init>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000e12:	f000 f9f9 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20011b60 	.word	0x20011b60
 8000e20:	40003800 	.word	0x40003800

08000e24 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000e28:	4b1b      	ldr	r3, [pc, #108]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e2a:	4a1c      	ldr	r2, [pc, #112]	@ (8000e9c <MX_SPI3_Init+0x78>)
 8000e2c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e30:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e34:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000e36:	4b18      	ldr	r3, [pc, #96]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e3c:	4b16      	ldr	r3, [pc, #88]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e3e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000e42:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e44:	4b14      	ldr	r3, [pc, #80]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000e4a:	4b13      	ldr	r3, [pc, #76]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000e50:	4b11      	ldr	r3, [pc, #68]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e56:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000e58:	4b0f      	ldr	r3, [pc, #60]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e5a:	2208      	movs	r2, #8
 8000e5c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e64:	4b0c      	ldr	r3, [pc, #48]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000e70:	4b09      	ldr	r3, [pc, #36]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e72:	2207      	movs	r2, #7
 8000e74:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e76:	4b08      	ldr	r3, [pc, #32]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000e7c:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000e82:	4805      	ldr	r0, [pc, #20]	@ (8000e98 <MX_SPI3_Init+0x74>)
 8000e84:	f003 ff2a 	bl	8004cdc <HAL_SPI_Init>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000e8e:	f000 f9bb 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	20011bc4 	.word	0x20011bc4
 8000e9c:	40003c00 	.word	0x40003c00

08000ea0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08e      	sub	sp, #56	@ 0x38
 8000ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ea6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
 8000eb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eb4:	f107 031c 	add.w	r3, r7, #28
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	605a      	str	r2, [r3, #4]
 8000ebe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ec0:	463b      	mov	r3, r7
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	605a      	str	r2, [r3, #4]
 8000ec8:	609a      	str	r2, [r3, #8]
 8000eca:	60da      	str	r2, [r3, #12]
 8000ecc:	611a      	str	r2, [r3, #16]
 8000ece:	615a      	str	r2, [r3, #20]
 8000ed0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ed2:	4b2c      	ldr	r3, [pc, #176]	@ (8000f84 <MX_TIM3_Init+0xe4>)
 8000ed4:	4a2c      	ldr	r2, [pc, #176]	@ (8000f88 <MX_TIM3_Init+0xe8>)
 8000ed6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000ed8:	4b2a      	ldr	r3, [pc, #168]	@ (8000f84 <MX_TIM3_Init+0xe4>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ede:	4b29      	ldr	r3, [pc, #164]	@ (8000f84 <MX_TIM3_Init+0xe4>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32;
 8000ee4:	4b27      	ldr	r3, [pc, #156]	@ (8000f84 <MX_TIM3_Init+0xe4>)
 8000ee6:	2220      	movs	r2, #32
 8000ee8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eea:	4b26      	ldr	r3, [pc, #152]	@ (8000f84 <MX_TIM3_Init+0xe4>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ef0:	4b24      	ldr	r3, [pc, #144]	@ (8000f84 <MX_TIM3_Init+0xe4>)
 8000ef2:	2280      	movs	r2, #128	@ 0x80
 8000ef4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ef6:	4823      	ldr	r0, [pc, #140]	@ (8000f84 <MX_TIM3_Init+0xe4>)
 8000ef8:	f004 ffbc 	bl	8005e74 <HAL_TIM_Base_Init>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000f02:	f000 f981 	bl	8001208 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000f0c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f10:	4619      	mov	r1, r3
 8000f12:	481c      	ldr	r0, [pc, #112]	@ (8000f84 <MX_TIM3_Init+0xe4>)
 8000f14:	f005 fa74 	bl	8006400 <HAL_TIM_ConfigClockSource>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000f1e:	f000 f973 	bl	8001208 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000f22:	4818      	ldr	r0, [pc, #96]	@ (8000f84 <MX_TIM3_Init+0xe4>)
 8000f24:	f004 fffd 	bl	8005f22 <HAL_TIM_PWM_Init>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000f2e:	f000 f96b 	bl	8001208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f36:	2300      	movs	r3, #0
 8000f38:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f3a:	f107 031c 	add.w	r3, r7, #28
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4810      	ldr	r0, [pc, #64]	@ (8000f84 <MX_TIM3_Init+0xe4>)
 8000f42:	f005 feeb 	bl	8006d1c <HAL_TIMEx_MasterConfigSynchronization>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000f4c:	f000 f95c 	bl	8001208 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f50:	2360      	movs	r3, #96	@ 0x60
 8000f52:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f60:	463b      	mov	r3, r7
 8000f62:	2200      	movs	r2, #0
 8000f64:	4619      	mov	r1, r3
 8000f66:	4807      	ldr	r0, [pc, #28]	@ (8000f84 <MX_TIM3_Init+0xe4>)
 8000f68:	f005 f936 	bl	80061d8 <HAL_TIM_PWM_ConfigChannel>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000f72:	f000 f949 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f76:	4803      	ldr	r0, [pc, #12]	@ (8000f84 <MX_TIM3_Init+0xe4>)
 8000f78:	f000 fb6e 	bl	8001658 <HAL_TIM_MspPostInit>

}
 8000f7c:	bf00      	nop
 8000f7e:	3738      	adds	r7, #56	@ 0x38
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20011ce8 	.word	0x20011ce8
 8000f88:	40000400 	.word	0x40000400

08000f8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f92:	4b10      	ldr	r3, [pc, #64]	@ (8000fd4 <MX_DMA_Init+0x48>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f96:	4a0f      	ldr	r2, [pc, #60]	@ (8000fd4 <MX_DMA_Init+0x48>)
 8000f98:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd4 <MX_DMA_Init+0x48>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fa6:	607b      	str	r3, [r7, #4]
 8000fa8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2100      	movs	r1, #0
 8000fae:	200b      	movs	r0, #11
 8000fb0:	f000 fe29 	bl	8001c06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000fb4:	200b      	movs	r0, #11
 8000fb6:	f000 fe42 	bl	8001c3e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	2010      	movs	r0, #16
 8000fc0:	f000 fe21 	bl	8001c06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000fc4:	2010      	movs	r0, #16
 8000fc6:	f000 fe3a 	bl	8001c3e <HAL_NVIC_EnableIRQ>

}
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40023800 	.word	0x40023800

08000fd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b08a      	sub	sp, #40	@ 0x28
 8000fdc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fde:	f107 0314 	add.w	r3, r7, #20
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	605a      	str	r2, [r3, #4]
 8000fe8:	609a      	str	r2, [r3, #8]
 8000fea:	60da      	str	r2, [r3, #12]
 8000fec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fee:	4b81      	ldr	r3, [pc, #516]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a80      	ldr	r2, [pc, #512]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 8000ff4:	f043 0304 	orr.w	r3, r3, #4
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b7e      	ldr	r3, [pc, #504]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f003 0304 	and.w	r3, r3, #4
 8001002:	613b      	str	r3, [r7, #16]
 8001004:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001006:	4b7b      	ldr	r3, [pc, #492]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	4a7a      	ldr	r2, [pc, #488]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 800100c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001010:	6313      	str	r3, [r2, #48]	@ 0x30
 8001012:	4b78      	ldr	r3, [pc, #480]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800101e:	4b75      	ldr	r3, [pc, #468]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	4a74      	ldr	r2, [pc, #464]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	6313      	str	r3, [r2, #48]	@ 0x30
 800102a:	4b72      	ldr	r3, [pc, #456]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	60bb      	str	r3, [r7, #8]
 8001034:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001036:	4b6f      	ldr	r3, [pc, #444]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103a:	4a6e      	ldr	r2, [pc, #440]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 800103c:	f043 0302 	orr.w	r3, r3, #2
 8001040:	6313      	str	r3, [r2, #48]	@ 0x30
 8001042:	4b6c      	ldr	r3, [pc, #432]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001046:	f003 0302 	and.w	r3, r3, #2
 800104a:	607b      	str	r3, [r7, #4]
 800104c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800104e:	4b69      	ldr	r3, [pc, #420]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	4a68      	ldr	r2, [pc, #416]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 8001054:	f043 0308 	orr.w	r3, r3, #8
 8001058:	6313      	str	r3, [r2, #48]	@ 0x30
 800105a:	4b66      	ldr	r3, [pc, #408]	@ (80011f4 <MX_GPIO_Init+0x21c>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105e:	f003 0308 	and.w	r3, r3, #8
 8001062:	603b      	str	r3, [r7, #0]
 8001064:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin|LORA_RESET_Pin|PIN_LED2_Pin, GPIO_PIN_RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	2119      	movs	r1, #25
 800106a:	4863      	ldr	r0, [pc, #396]	@ (80011f8 <MX_GPIO_Init+0x220>)
 800106c:	f001 fb2e 	bl	80026cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LORA_CS_Pin|UWB_CS_Pin, GPIO_PIN_SET);
 8001070:	2201      	movs	r2, #1
 8001072:	f240 2101 	movw	r1, #513	@ 0x201
 8001076:	4861      	ldr	r0, [pc, #388]	@ (80011fc <MX_GPIO_Init+0x224>)
 8001078:	f001 fb28 	bl	80026cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 800107c:	2200      	movs	r2, #0
 800107e:	2108      	movs	r1, #8
 8001080:	485e      	ldr	r0, [pc, #376]	@ (80011fc <MX_GPIO_Init+0x224>)
 8001082:	f001 fb23 	bl	80026cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin|SD_EN_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin, GPIO_PIN_RESET);
 8001086:	2200      	movs	r2, #0
 8001088:	f240 1125 	movw	r1, #293	@ 0x125
 800108c:	485c      	ldr	r0, [pc, #368]	@ (8001200 <MX_GPIO_Init+0x228>)
 800108e:	f001 fb1d 	bl	80026cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8001092:	2201      	movs	r2, #1
 8001094:	2140      	movs	r1, #64	@ 0x40
 8001096:	4858      	ldr	r0, [pc, #352]	@ (80011f8 <MX_GPIO_Init+0x220>)
 8001098:	f001 fb18 	bl	80026cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FE_EN_GPIO_Port, FE_EN_Pin, GPIO_PIN_RESET);
 800109c:	2200      	movs	r2, #0
 800109e:	2104      	movs	r1, #4
 80010a0:	4858      	ldr	r0, [pc, #352]	@ (8001204 <MX_GPIO_Init+0x22c>)
 80010a2:	f001 fb13 	bl	80026cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADS_CS_Pin LORA_RESET_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = ADS_CS_Pin|LORA_RESET_Pin|SD_CS_Pin;
 80010a6:	2349      	movs	r3, #73	@ 0x49
 80010a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010aa:	2301      	movs	r3, #1
 80010ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010ae:	2301      	movs	r3, #1
 80010b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b2:	2300      	movs	r3, #0
 80010b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010b6:	f107 0314 	add.w	r3, r7, #20
 80010ba:	4619      	mov	r1, r3
 80010bc:	484e      	ldr	r0, [pc, #312]	@ (80011f8 <MX_GPIO_Init+0x220>)
 80010be:	f001 f951 	bl	8002364 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin|UWB_CS_Pin;
 80010c2:	f240 2301 	movw	r3, #513	@ 0x201
 80010c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c8:	2301      	movs	r3, #1
 80010ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010cc:	2301      	movs	r3, #1
 80010ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d0:	2300      	movs	r3, #0
 80010d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d4:	f107 0314 	add.w	r3, r7, #20
 80010d8:	4619      	mov	r1, r3
 80010da:	4848      	ldr	r0, [pc, #288]	@ (80011fc <MX_GPIO_Init+0x224>)
 80010dc:	f001 f942 	bl	8002364 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 80010e0:	2304      	movs	r3, #4
 80010e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010e4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	2300      	movs	r3, #0
 80010ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 80010ee:	f107 0314 	add.w	r3, r7, #20
 80010f2:	4619      	mov	r1, r3
 80010f4:	4841      	ldr	r0, [pc, #260]	@ (80011fc <MX_GPIO_Init+0x224>)
 80010f6:	f001 f935 	bl	8002364 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_RST_Pin;
 80010fa:	2308      	movs	r3, #8
 80010fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010fe:	2301      	movs	r3, #1
 8001100:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001106:	2300      	movs	r3, #0
 8001108:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UWB_RST_GPIO_Port, &GPIO_InitStruct);
 800110a:	f107 0314 	add.w	r3, r7, #20
 800110e:	4619      	mov	r1, r3
 8001110:	483a      	ldr	r0, [pc, #232]	@ (80011fc <MX_GPIO_Init+0x224>)
 8001112:	f001 f927 	bl	8002364 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 8001116:	2310      	movs	r3, #16
 8001118:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800111a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800111e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001120:	2302      	movs	r3, #2
 8001122:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001124:	f107 0314 	add.w	r3, r7, #20
 8001128:	4619      	mov	r1, r3
 800112a:	4834      	ldr	r0, [pc, #208]	@ (80011fc <MX_GPIO_Init+0x224>)
 800112c:	f001 f91a 	bl	8002364 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 8001130:	2310      	movs	r3, #16
 8001132:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001134:	2301      	movs	r3, #1
 8001136:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113c:	2300      	movs	r3, #0
 800113e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 8001140:	f107 0314 	add.w	r3, r7, #20
 8001144:	4619      	mov	r1, r3
 8001146:	482c      	ldr	r0, [pc, #176]	@ (80011f8 <MX_GPIO_Init+0x220>)
 8001148:	f001 f90c 	bl	8002364 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_LED1_Pin SD_EN_Pin ADS_CLK_Pin ADS_SYNC_RST_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin|SD_EN_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin;
 800114c:	f240 1325 	movw	r3, #293	@ 0x125
 8001150:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001152:	2301      	movs	r3, #1
 8001154:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115a:	2300      	movs	r3, #0
 800115c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800115e:	f107 0314 	add.w	r3, r7, #20
 8001162:	4619      	mov	r1, r3
 8001164:	4826      	ldr	r0, [pc, #152]	@ (8001200 <MX_GPIO_Init+0x228>)
 8001166:	f001 f8fd 	bl	8002364 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CD_Pin */
  GPIO_InitStruct.Pin = SD_CD_Pin;
 800116a:	2302      	movs	r3, #2
 800116c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800116e:	2300      	movs	r3, #0
 8001170:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_CD_GPIO_Port, &GPIO_InitStruct);
 8001176:	f107 0314 	add.w	r3, r7, #20
 800117a:	4619      	mov	r1, r3
 800117c:	4820      	ldr	r0, [pc, #128]	@ (8001200 <MX_GPIO_Init+0x228>)
 800117e:	f001 f8f1 	bl	8002364 <HAL_GPIO_Init>

  /*Configure GPIO pin : FE_EN_Pin */
  GPIO_InitStruct.Pin = FE_EN_Pin;
 8001182:	2304      	movs	r3, #4
 8001184:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001186:	2301      	movs	r3, #1
 8001188:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
 800118c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118e:	2300      	movs	r3, #0
 8001190:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FE_EN_GPIO_Port, &GPIO_InitStruct);
 8001192:	f107 0314 	add.w	r3, r7, #20
 8001196:	4619      	mov	r1, r3
 8001198:	481a      	ldr	r0, [pc, #104]	@ (8001204 <MX_GPIO_Init+0x22c>)
 800119a:	f001 f8e3 	bl	8002364 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADS_DRDY_Pin */
  GPIO_InitStruct.Pin = ADS_DRDY_Pin;
 800119e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011a4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADS_DRDY_GPIO_Port, &GPIO_InitStruct);
 80011ae:	f107 0314 	add.w	r3, r7, #20
 80011b2:	4619      	mov	r1, r3
 80011b4:	4812      	ldr	r0, [pc, #72]	@ (8001200 <MX_GPIO_Init+0x228>)
 80011b6:	f001 f8d5 	bl	8002364 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2101      	movs	r1, #1
 80011be:	2008      	movs	r0, #8
 80011c0:	f000 fd21 	bl	8001c06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80011c4:	2008      	movs	r0, #8
 80011c6:	f000 fd3a 	bl	8001c3e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 2, 0);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2102      	movs	r1, #2
 80011ce:	200a      	movs	r0, #10
 80011d0:	f000 fd19 	bl	8001c06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80011d4:	200a      	movs	r0, #10
 80011d6:	f000 fd32 	bl	8001c3e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80011da:	2200      	movs	r2, #0
 80011dc:	2100      	movs	r1, #0
 80011de:	2017      	movs	r0, #23
 80011e0:	f000 fd11 	bl	8001c06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80011e4:	2017      	movs	r0, #23
 80011e6:	f000 fd2a 	bl	8001c3e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011ea:	bf00      	nop
 80011ec:	3728      	adds	r7, #40	@ 0x28
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40023800 	.word	0x40023800
 80011f8:	40020800 	.word	0x40020800
 80011fc:	40020000 	.word	0x40020000
 8001200:	40020400 	.word	0x40020400
 8001204:	40020c00 	.word	0x40020c00

08001208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800120c:	b672      	cpsid	i
}
 800120e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <Error_Handler+0x8>

08001214 <mount_sd_card>:
#include "microsd_fz.h"

FATFS   FatFs; //Fatfs handle
FIL     fil;   //File handle

FRESULT mount_sd_card(void) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
  // Mount the SD card
  FRESULT fres = f_mount(&FatFs, "", 1); //1 = mount now
 800121a:	2201      	movs	r2, #1
 800121c:	4905      	ldr	r1, [pc, #20]	@ (8001234 <mount_sd_card+0x20>)
 800121e:	4806      	ldr	r0, [pc, #24]	@ (8001238 <mount_sd_card+0x24>)
 8001220:	f009 fc18 	bl	800aa54 <f_mount>
 8001224:	4603      	mov	r3, r0
 8001226:	71fb      	strb	r3, [r7, #7]
  return fres;
 8001228:	79fb      	ldrb	r3, [r7, #7]
}
 800122a:	4618      	mov	r0, r3
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	0800f058 	.word	0x0800f058
 8001238:	20011d3c 	.word	0x20011d3c

0800123c <eject_sd_card>:

FRESULT eject_sd_card(void) {
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
  // Unmount the SD card
  FRESULT fres = f_mount(NULL, "", 1); //1 = unmount now
 8001242:	2201      	movs	r2, #1
 8001244:	4905      	ldr	r1, [pc, #20]	@ (800125c <eject_sd_card+0x20>)
 8001246:	2000      	movs	r0, #0
 8001248:	f009 fc04 	bl	800aa54 <f_mount>
 800124c:	4603      	mov	r3, r0
 800124e:	71fb      	strb	r3, [r7, #7]
  return fres;
 8001250:	79fb      	ldrb	r3, [r7, #7]
}
 8001252:	4618      	mov	r0, r3
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	0800f058 	.word	0x0800f058

08001260 <get_statistics>:
 */
FRESULT get_statistics (
  DWORD *free_clusters,
  DWORD *free_sectors, 
  DWORD *total_sectors
) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
  FATFS* getFreeFs;
  FRESULT fres = f_getfree("", free_clusters, &getFreeFs);
 800126c:	f107 0310 	add.w	r3, r7, #16
 8001270:	461a      	mov	r2, r3
 8001272:	68f9      	ldr	r1, [r7, #12]
 8001274:	480d      	ldr	r0, [pc, #52]	@ (80012ac <get_statistics+0x4c>)
 8001276:	f00a f80a 	bl	800b28e <f_getfree>
 800127a:	4603      	mov	r3, r0
 800127c:	75fb      	strb	r3, [r7, #23]
  *total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize; // Total sectors = total clusters - reserved clusters
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	695b      	ldr	r3, [r3, #20]
 8001282:	3b02      	subs	r3, #2
 8001284:	693a      	ldr	r2, [r7, #16]
 8001286:	8952      	ldrh	r2, [r2, #10]
 8001288:	fb03 f202 	mul.w	r2, r3, r2
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	601a      	str	r2, [r3, #0]
  *free_sectors = *free_clusters * getFreeFs->csize; // Free
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	693a      	ldr	r2, [r7, #16]
 8001296:	8952      	ldrh	r2, [r2, #10]
 8001298:	fb03 f202 	mul.w	r2, r3, r2
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	601a      	str	r2, [r3, #0]

  return fres;
 80012a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3718      	adds	r7, #24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	0800f058 	.word	0x0800f058

080012b0 <close_file>:

FRESULT close_file(void) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  return f_close(&fil); // Close the file after reading
 80012b4:	4802      	ldr	r0, [pc, #8]	@ (80012c0 <close_file+0x10>)
 80012b6:	f009 ffc0 	bl	800b23a <f_close>
 80012ba:	4603      	mov	r3, r0
}
 80012bc:	4618      	mov	r0, r3
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20011f6c 	.word	0x20011f6c

080012c4 <open_file>:
 * @param buffer_size 
 * @return FRESULT 
 */
FRESULT open_file (
  const char *filename
) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  // Open the file for writing
  FRESULT fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS);
 80012cc:	2212      	movs	r2, #18
 80012ce:	6879      	ldr	r1, [r7, #4]
 80012d0:	480c      	ldr	r0, [pc, #48]	@ (8001304 <open_file+0x40>)
 80012d2:	f009 fc05 	bl	800aae0 <f_open>
 80012d6:	4603      	mov	r3, r0
 80012d8:	73fb      	strb	r3, [r7, #15]

  // FA_CREATE_ALWAYS is used to create a new file, overwriting any existing file with the same name.
  // FA_CREATE_NEW is used to create a new file, but it will fail if the file already exists.
  if (fres != FR_OK) { // If the file does not exist, create it
 80012da:	7bfb      	ldrb	r3, [r7, #15]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d00b      	beq.n	80012f8 <open_file+0x34>
    fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 80012e0:	221a      	movs	r2, #26
 80012e2:	6879      	ldr	r1, [r7, #4]
 80012e4:	4807      	ldr	r0, [pc, #28]	@ (8001304 <open_file+0x40>)
 80012e6:	f009 fbfb 	bl	800aae0 <f_open>
 80012ea:	4603      	mov	r3, r0
 80012ec:	73fb      	strb	r3, [r7, #15]
    if (fres != FR_OK) {
 80012ee:	7bfb      	ldrb	r3, [r7, #15]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <open_file+0x34>
      return fres; // Return error if file creation fails
 80012f4:	7bfb      	ldrb	r3, [r7, #15]
 80012f6:	e000      	b.n	80012fa <open_file+0x36>
    }
  }

  return FR_OK; // Return success
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20011f6c 	.word	0x20011f6c

08001308 <write_data_to_file>:
 */
FRESULT write_data_to_file
(
  uint8_t    *data,
  UINT       data_len
) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
  // Write data to the file
  UINT bytes_written;
  FRESULT fres = f_write(&fil, data, data_len, &bytes_written);
 8001312:	f107 0308 	add.w	r3, r7, #8
 8001316:	683a      	ldr	r2, [r7, #0]
 8001318:	6879      	ldr	r1, [r7, #4]
 800131a:	4809      	ldr	r0, [pc, #36]	@ (8001340 <write_data_to_file+0x38>)
 800131c:	f009 fd9a 	bl	800ae54 <f_write>
 8001320:	4603      	mov	r3, r0
 8001322:	73fb      	strb	r3, [r7, #15]

  if (fres != FR_OK || bytes_written < data_len) {
 8001324:	7bfb      	ldrb	r3, [r7, #15]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d103      	bne.n	8001332 <write_data_to_file+0x2a>
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	429a      	cmp	r2, r3
 8001330:	d901      	bls.n	8001336 <write_data_to_file+0x2e>
    return fres; // Return error if write fails
 8001332:	7bfb      	ldrb	r3, [r7, #15]
 8001334:	e000      	b.n	8001338 <write_data_to_file+0x30>
  }

  return FR_OK; // Return success
 8001336:	2300      	movs	r3, #0
}
 8001338:	4618      	mov	r0, r3
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	20011f6c 	.word	0x20011f6c

08001344 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800134a:	4b0f      	ldr	r3, [pc, #60]	@ (8001388 <HAL_MspInit+0x44>)
 800134c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134e:	4a0e      	ldr	r2, [pc, #56]	@ (8001388 <HAL_MspInit+0x44>)
 8001350:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001354:	6413      	str	r3, [r2, #64]	@ 0x40
 8001356:	4b0c      	ldr	r3, [pc, #48]	@ (8001388 <HAL_MspInit+0x44>)
 8001358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001362:	4b09      	ldr	r3, [pc, #36]	@ (8001388 <HAL_MspInit+0x44>)
 8001364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001366:	4a08      	ldr	r2, [pc, #32]	@ (8001388 <HAL_MspInit+0x44>)
 8001368:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800136c:	6453      	str	r3, [r2, #68]	@ 0x44
 800136e:	4b06      	ldr	r3, [pc, #24]	@ (8001388 <HAL_MspInit+0x44>)
 8001370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001372:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001376:	603b      	str	r3, [r7, #0]
 8001378:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800137a:	bf00      	nop
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	40023800 	.word	0x40023800

0800138c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b090      	sub	sp, #64	@ 0x40
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001394:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a90      	ldr	r2, [pc, #576]	@ (80015ec <HAL_SPI_MspInit+0x260>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d128      	bne.n	8001400 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013ae:	4b90      	ldr	r3, [pc, #576]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80013b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b2:	4a8f      	ldr	r2, [pc, #572]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80013b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ba:	4b8d      	ldr	r3, [pc, #564]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80013bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c6:	4b8a      	ldr	r3, [pc, #552]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	4a89      	ldr	r2, [pc, #548]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d2:	4b87      	ldr	r3, [pc, #540]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	627b      	str	r3, [r7, #36]	@ 0x24
 80013dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80013de:	23e0      	movs	r3, #224	@ 0xe0
 80013e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e2:	2302      	movs	r3, #2
 80013e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ea:	2303      	movs	r3, #3
 80013ec:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80013ee:	2305      	movs	r3, #5
 80013f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80013f6:	4619      	mov	r1, r3
 80013f8:	487e      	ldr	r0, [pc, #504]	@ (80015f4 <HAL_SPI_MspInit+0x268>)
 80013fa:	f000 ffb3 	bl	8002364 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 80013fe:	e0f1      	b.n	80015e4 <HAL_SPI_MspInit+0x258>
  else if(hspi->Instance==SPI2)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a7c      	ldr	r2, [pc, #496]	@ (80015f8 <HAL_SPI_MspInit+0x26c>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d145      	bne.n	8001496 <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800140a:	4b79      	ldr	r3, [pc, #484]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 800140c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140e:	4a78      	ldr	r2, [pc, #480]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 8001410:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001414:	6413      	str	r3, [r2, #64]	@ 0x40
 8001416:	4b76      	ldr	r3, [pc, #472]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 8001418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800141e:	623b      	str	r3, [r7, #32]
 8001420:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001422:	4b73      	ldr	r3, [pc, #460]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	4a72      	ldr	r2, [pc, #456]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 8001428:	f043 0304 	orr.w	r3, r3, #4
 800142c:	6313      	str	r3, [r2, #48]	@ 0x30
 800142e:	4b70      	ldr	r3, [pc, #448]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	f003 0304 	and.w	r3, r3, #4
 8001436:	61fb      	str	r3, [r7, #28]
 8001438:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800143a:	4b6d      	ldr	r3, [pc, #436]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	4a6c      	ldr	r2, [pc, #432]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 8001440:	f043 0302 	orr.w	r3, r3, #2
 8001444:	6313      	str	r3, [r2, #48]	@ 0x30
 8001446:	4b6a      	ldr	r3, [pc, #424]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	61bb      	str	r3, [r7, #24]
 8001450:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001452:	2306      	movs	r3, #6
 8001454:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001456:	2302      	movs	r3, #2
 8001458:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145e:	2303      	movs	r3, #3
 8001460:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001462:	2305      	movs	r3, #5
 8001464:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001466:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800146a:	4619      	mov	r1, r3
 800146c:	4863      	ldr	r0, [pc, #396]	@ (80015fc <HAL_SPI_MspInit+0x270>)
 800146e:	f000 ff79 	bl	8002364 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001472:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001476:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001478:	2302      	movs	r3, #2
 800147a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001480:	2303      	movs	r3, #3
 8001482:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001484:	2305      	movs	r3, #5
 8001486:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001488:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800148c:	4619      	mov	r1, r3
 800148e:	485c      	ldr	r0, [pc, #368]	@ (8001600 <HAL_SPI_MspInit+0x274>)
 8001490:	f000 ff68 	bl	8002364 <HAL_GPIO_Init>
}
 8001494:	e0a6      	b.n	80015e4 <HAL_SPI_MspInit+0x258>
  else if(hspi->Instance==SPI3)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a5a      	ldr	r2, [pc, #360]	@ (8001604 <HAL_SPI_MspInit+0x278>)
 800149c:	4293      	cmp	r3, r2
 800149e:	f040 80a1 	bne.w	80015e4 <HAL_SPI_MspInit+0x258>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014a2:	4b53      	ldr	r3, [pc, #332]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80014a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a6:	4a52      	ldr	r2, [pc, #328]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80014a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ae:	4b50      	ldr	r3, [pc, #320]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014b6:	617b      	str	r3, [r7, #20]
 80014b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ba:	4b4d      	ldr	r3, [pc, #308]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	4a4c      	ldr	r2, [pc, #304]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80014c0:	f043 0304 	orr.w	r3, r3, #4
 80014c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c6:	4b4a      	ldr	r3, [pc, #296]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	f003 0304 	and.w	r3, r3, #4
 80014ce:	613b      	str	r3, [r7, #16]
 80014d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d2:	4b47      	ldr	r3, [pc, #284]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	4a46      	ldr	r2, [pc, #280]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80014d8:	f043 0302 	orr.w	r3, r3, #2
 80014dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014de:	4b44      	ldr	r3, [pc, #272]	@ (80015f0 <HAL_SPI_MspInit+0x264>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80014ea:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80014ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f0:	2302      	movs	r3, #2
 80014f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f8:	2303      	movs	r3, #3
 80014fa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014fc:	2306      	movs	r3, #6
 80014fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001500:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001504:	4619      	mov	r1, r3
 8001506:	483d      	ldr	r0, [pc, #244]	@ (80015fc <HAL_SPI_MspInit+0x270>)
 8001508:	f000 ff2c 	bl	8002364 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800150c:	2308      	movs	r3, #8
 800150e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001510:	2302      	movs	r3, #2
 8001512:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001514:	2300      	movs	r3, #0
 8001516:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001518:	2303      	movs	r3, #3
 800151a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800151c:	2306      	movs	r3, #6
 800151e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001520:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001524:	4619      	mov	r1, r3
 8001526:	4836      	ldr	r0, [pc, #216]	@ (8001600 <HAL_SPI_MspInit+0x274>)
 8001528:	f000 ff1c 	bl	8002364 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 800152c:	4b36      	ldr	r3, [pc, #216]	@ (8001608 <HAL_SPI_MspInit+0x27c>)
 800152e:	4a37      	ldr	r2, [pc, #220]	@ (800160c <HAL_SPI_MspInit+0x280>)
 8001530:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 8001532:	4b35      	ldr	r3, [pc, #212]	@ (8001608 <HAL_SPI_MspInit+0x27c>)
 8001534:	2200      	movs	r2, #0
 8001536:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001538:	4b33      	ldr	r3, [pc, #204]	@ (8001608 <HAL_SPI_MspInit+0x27c>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800153e:	4b32      	ldr	r3, [pc, #200]	@ (8001608 <HAL_SPI_MspInit+0x27c>)
 8001540:	2200      	movs	r2, #0
 8001542:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001544:	4b30      	ldr	r3, [pc, #192]	@ (8001608 <HAL_SPI_MspInit+0x27c>)
 8001546:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800154a:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800154c:	4b2e      	ldr	r3, [pc, #184]	@ (8001608 <HAL_SPI_MspInit+0x27c>)
 800154e:	2200      	movs	r2, #0
 8001550:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001552:	4b2d      	ldr	r3, [pc, #180]	@ (8001608 <HAL_SPI_MspInit+0x27c>)
 8001554:	2200      	movs	r2, #0
 8001556:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 8001558:	4b2b      	ldr	r3, [pc, #172]	@ (8001608 <HAL_SPI_MspInit+0x27c>)
 800155a:	2200      	movs	r2, #0
 800155c:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800155e:	4b2a      	ldr	r3, [pc, #168]	@ (8001608 <HAL_SPI_MspInit+0x27c>)
 8001560:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001564:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001566:	4b28      	ldr	r3, [pc, #160]	@ (8001608 <HAL_SPI_MspInit+0x27c>)
 8001568:	2200      	movs	r2, #0
 800156a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800156c:	4826      	ldr	r0, [pc, #152]	@ (8001608 <HAL_SPI_MspInit+0x27c>)
 800156e:	f000 fb81 	bl	8001c74 <HAL_DMA_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <HAL_SPI_MspInit+0x1f0>
      Error_Handler();
 8001578:	f7ff fe46 	bl	8001208 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	4a22      	ldr	r2, [pc, #136]	@ (8001608 <HAL_SPI_MspInit+0x27c>)
 8001580:	659a      	str	r2, [r3, #88]	@ 0x58
 8001582:	4a21      	ldr	r2, [pc, #132]	@ (8001608 <HAL_SPI_MspInit+0x27c>)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001588:	4b21      	ldr	r3, [pc, #132]	@ (8001610 <HAL_SPI_MspInit+0x284>)
 800158a:	4a22      	ldr	r2, [pc, #136]	@ (8001614 <HAL_SPI_MspInit+0x288>)
 800158c:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800158e:	4b20      	ldr	r3, [pc, #128]	@ (8001610 <HAL_SPI_MspInit+0x284>)
 8001590:	2200      	movs	r2, #0
 8001592:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001594:	4b1e      	ldr	r3, [pc, #120]	@ (8001610 <HAL_SPI_MspInit+0x284>)
 8001596:	2240      	movs	r2, #64	@ 0x40
 8001598:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800159a:	4b1d      	ldr	r3, [pc, #116]	@ (8001610 <HAL_SPI_MspInit+0x284>)
 800159c:	2200      	movs	r2, #0
 800159e:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001610 <HAL_SPI_MspInit+0x284>)
 80015a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015a6:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015a8:	4b19      	ldr	r3, [pc, #100]	@ (8001610 <HAL_SPI_MspInit+0x284>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015ae:	4b18      	ldr	r3, [pc, #96]	@ (8001610 <HAL_SPI_MspInit+0x284>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 80015b4:	4b16      	ldr	r3, [pc, #88]	@ (8001610 <HAL_SPI_MspInit+0x284>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80015ba:	4b15      	ldr	r3, [pc, #84]	@ (8001610 <HAL_SPI_MspInit+0x284>)
 80015bc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80015c0:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015c2:	4b13      	ldr	r3, [pc, #76]	@ (8001610 <HAL_SPI_MspInit+0x284>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80015c8:	4811      	ldr	r0, [pc, #68]	@ (8001610 <HAL_SPI_MspInit+0x284>)
 80015ca:	f000 fb53 	bl	8001c74 <HAL_DMA_Init>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <HAL_SPI_MspInit+0x24c>
      Error_Handler();
 80015d4:	f7ff fe18 	bl	8001208 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4a0d      	ldr	r2, [pc, #52]	@ (8001610 <HAL_SPI_MspInit+0x284>)
 80015dc:	655a      	str	r2, [r3, #84]	@ 0x54
 80015de:	4a0c      	ldr	r2, [pc, #48]	@ (8001610 <HAL_SPI_MspInit+0x284>)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80015e4:	bf00      	nop
 80015e6:	3740      	adds	r7, #64	@ 0x40
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40013000 	.word	0x40013000
 80015f0:	40023800 	.word	0x40023800
 80015f4:	40020000 	.word	0x40020000
 80015f8:	40003800 	.word	0x40003800
 80015fc:	40020800 	.word	0x40020800
 8001600:	40020400 	.word	0x40020400
 8001604:	40003c00 	.word	0x40003c00
 8001608:	20011c28 	.word	0x20011c28
 800160c:	40026010 	.word	0x40026010
 8001610:	20011c88 	.word	0x20011c88
 8001614:	40026088 	.word	0x40026088

08001618 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a0a      	ldr	r2, [pc, #40]	@ (8001650 <HAL_TIM_Base_MspInit+0x38>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d10b      	bne.n	8001642 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800162a:	4b0a      	ldr	r3, [pc, #40]	@ (8001654 <HAL_TIM_Base_MspInit+0x3c>)
 800162c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162e:	4a09      	ldr	r2, [pc, #36]	@ (8001654 <HAL_TIM_Base_MspInit+0x3c>)
 8001630:	f043 0302 	orr.w	r3, r3, #2
 8001634:	6413      	str	r3, [r2, #64]	@ 0x40
 8001636:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <HAL_TIM_Base_MspInit+0x3c>)
 8001638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163a:	f003 0302 	and.w	r3, r3, #2
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001642:	bf00      	nop
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	40000400 	.word	0x40000400
 8001654:	40023800 	.word	0x40023800

08001658 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b088      	sub	sp, #32
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001660:	f107 030c 	add.w	r3, r7, #12
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
 800166e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a11      	ldr	r2, [pc, #68]	@ (80016bc <HAL_TIM_MspPostInit+0x64>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d11b      	bne.n	80016b2 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800167a:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <HAL_TIM_MspPostInit+0x68>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	4a10      	ldr	r2, [pc, #64]	@ (80016c0 <HAL_TIM_MspPostInit+0x68>)
 8001680:	f043 0302 	orr.w	r3, r3, #2
 8001684:	6313      	str	r3, [r2, #48]	@ 0x30
 8001686:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <HAL_TIM_MspPostInit+0x68>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	60bb      	str	r3, [r7, #8]
 8001690:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001692:	2310      	movs	r3, #16
 8001694:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001696:	2302      	movs	r3, #2
 8001698:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80016a2:	2302      	movs	r3, #2
 80016a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a6:	f107 030c 	add.w	r3, r7, #12
 80016aa:	4619      	mov	r1, r3
 80016ac:	4805      	ldr	r0, [pc, #20]	@ (80016c4 <HAL_TIM_MspPostInit+0x6c>)
 80016ae:	f000 fe59 	bl	8002364 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80016b2:	bf00      	nop
 80016b4:	3720      	adds	r7, #32
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40000400 	.word	0x40000400
 80016c0:	40023800 	.word	0x40023800
 80016c4:	40020400 	.word	0x40020400

080016c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016cc:	bf00      	nop
 80016ce:	e7fd      	b.n	80016cc <NMI_Handler+0x4>

080016d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016d4:	bf00      	nop
 80016d6:	e7fd      	b.n	80016d4 <HardFault_Handler+0x4>

080016d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016dc:	bf00      	nop
 80016de:	e7fd      	b.n	80016dc <MemManage_Handler+0x4>

080016e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016e4:	bf00      	nop
 80016e6:	e7fd      	b.n	80016e4 <BusFault_Handler+0x4>

080016e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <UsageFault_Handler+0x4>

080016f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr

080016fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016fe:	b480      	push	{r7}
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800171e:	f000 f953 	bl	80019c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}

08001726 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 800172a:	2004      	movs	r0, #4
 800172c:	f000 ffe8 	bl	8002700 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}

08001734 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 8001738:	2010      	movs	r0, #16
 800173a:	f000 ffe1 	bl	8002700 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
	...

08001744 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8001748:	4802      	ldr	r0, [pc, #8]	@ (8001754 <DMA1_Stream0_IRQHandler+0x10>)
 800174a:	f000 fba1 	bl	8001e90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	20011c28 	.word	0x20011c28

08001758 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800175c:	4802      	ldr	r0, [pc, #8]	@ (8001768 <DMA1_Stream5_IRQHandler+0x10>)
 800175e:	f000 fb97 	bl	8001e90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20011c88 	.word	0x20011c88

0800176c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADS_DRDY_Pin);
 8001770:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001774:	f000 ffc4 	bl	8002700 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}

0800177c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001780:	4802      	ldr	r0, [pc, #8]	@ (800178c <OTG_FS_IRQHandler+0x10>)
 8001782:	f001 f90d 	bl	80029a0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	200136cc 	.word	0x200136cc

08001790 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
 80017a0:	e00a      	b.n	80017b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017a2:	f3af 8000 	nop.w
 80017a6:	4601      	mov	r1, r0
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	1c5a      	adds	r2, r3, #1
 80017ac:	60ba      	str	r2, [r7, #8]
 80017ae:	b2ca      	uxtb	r2, r1
 80017b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	3301      	adds	r3, #1
 80017b6:	617b      	str	r3, [r7, #20]
 80017b8:	697a      	ldr	r2, [r7, #20]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	429a      	cmp	r2, r3
 80017be:	dbf0      	blt.n	80017a2 <_read+0x12>
  }

  return len;
 80017c0:	687b      	ldr	r3, [r7, #4]
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3718      	adds	r7, #24
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b086      	sub	sp, #24
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	60f8      	str	r0, [r7, #12]
 80017d2:	60b9      	str	r1, [r7, #8]
 80017d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]
 80017da:	e009      	b.n	80017f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	1c5a      	adds	r2, r3, #1
 80017e0:	60ba      	str	r2, [r7, #8]
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f00b ff72 	bl	800d6ce <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	3301      	adds	r3, #1
 80017ee:	617b      	str	r3, [r7, #20]
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	dbf1      	blt.n	80017dc <_write+0x12>
  }
  return len;
 80017f8:	687b      	ldr	r3, [r7, #4]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3718      	adds	r7, #24
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <_close>:

int _close(int file)
{
 8001802:	b480      	push	{r7}
 8001804:	b083      	sub	sp, #12
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800180a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800180e:	4618      	mov	r0, r3
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
 8001822:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800182a:	605a      	str	r2, [r3, #4]
  return 0;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <_isatty>:

int _isatty(int file)
{
 800183a:	b480      	push	{r7}
 800183c:	b083      	sub	sp, #12
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001842:	2301      	movs	r3, #1
}
 8001844:	4618      	mov	r0, r3
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3714      	adds	r7, #20
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
	...

0800186c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001874:	4a14      	ldr	r2, [pc, #80]	@ (80018c8 <_sbrk+0x5c>)
 8001876:	4b15      	ldr	r3, [pc, #84]	@ (80018cc <_sbrk+0x60>)
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001880:	4b13      	ldr	r3, [pc, #76]	@ (80018d0 <_sbrk+0x64>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d102      	bne.n	800188e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001888:	4b11      	ldr	r3, [pc, #68]	@ (80018d0 <_sbrk+0x64>)
 800188a:	4a12      	ldr	r2, [pc, #72]	@ (80018d4 <_sbrk+0x68>)
 800188c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800188e:	4b10      	ldr	r3, [pc, #64]	@ (80018d0 <_sbrk+0x64>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4413      	add	r3, r2
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	429a      	cmp	r2, r3
 800189a:	d207      	bcs.n	80018ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800189c:	f00c fdcc 	bl	800e438 <__errno>
 80018a0:	4603      	mov	r3, r0
 80018a2:	220c      	movs	r2, #12
 80018a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018aa:	e009      	b.n	80018c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018ac:	4b08      	ldr	r3, [pc, #32]	@ (80018d0 <_sbrk+0x64>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018b2:	4b07      	ldr	r3, [pc, #28]	@ (80018d0 <_sbrk+0x64>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4413      	add	r3, r2
 80018ba:	4a05      	ldr	r2, [pc, #20]	@ (80018d0 <_sbrk+0x64>)
 80018bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018be:	68fb      	ldr	r3, [r7, #12]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3718      	adds	r7, #24
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20040000 	.word	0x20040000
 80018cc:	00000400 	.word	0x00000400
 80018d0:	2001219c 	.word	0x2001219c
 80018d4:	20013cf8 	.word	0x20013cf8

080018d8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018dc:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <SystemInit+0x20>)
 80018de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018e2:	4a05      	ldr	r2, [pc, #20]	@ (80018f8 <SystemInit+0x20>)
 80018e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018ec:	bf00      	nop
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001934 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8001900:	f7ff ffea 	bl	80018d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001904:	480c      	ldr	r0, [pc, #48]	@ (8001938 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001906:	490d      	ldr	r1, [pc, #52]	@ (800193c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001908:	4a0d      	ldr	r2, [pc, #52]	@ (8001940 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800190a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800190c:	e002      	b.n	8001914 <LoopCopyDataInit>

0800190e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800190e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001910:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001912:	3304      	adds	r3, #4

08001914 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001914:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001916:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001918:	d3f9      	bcc.n	800190e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800191a:	4a0a      	ldr	r2, [pc, #40]	@ (8001944 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800191c:	4c0a      	ldr	r4, [pc, #40]	@ (8001948 <LoopFillZerobss+0x22>)
  movs r3, #0
 800191e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001920:	e001      	b.n	8001926 <LoopFillZerobss>

08001922 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001922:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001924:	3204      	adds	r2, #4

08001926 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001926:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001928:	d3fb      	bcc.n	8001922 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800192a:	f00c fd8b 	bl	800e444 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800192e:	f7ff f8b5 	bl	8000a9c <main>
  bx  lr    
 8001932:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001934:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001938:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800193c:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 8001940:	0800f1c4 	.word	0x0800f1c4
  ldr r2, =_sbss
 8001944:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 8001948:	20013cf8 	.word	0x20013cf8

0800194c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800194c:	e7fe      	b.n	800194c <ADC_IRQHandler>

0800194e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001952:	2003      	movs	r0, #3
 8001954:	f000 f94c 	bl	8001bf0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001958:	200f      	movs	r0, #15
 800195a:	f000 f805 	bl	8001968 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800195e:	f7ff fcf1 	bl	8001344 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001962:	2300      	movs	r3, #0
}
 8001964:	4618      	mov	r0, r3
 8001966:	bd80      	pop	{r7, pc}

08001968 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001970:	4b12      	ldr	r3, [pc, #72]	@ (80019bc <HAL_InitTick+0x54>)
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	4b12      	ldr	r3, [pc, #72]	@ (80019c0 <HAL_InitTick+0x58>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	4619      	mov	r1, r3
 800197a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800197e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001982:	fbb2 f3f3 	udiv	r3, r2, r3
 8001986:	4618      	mov	r0, r3
 8001988:	f000 f967 	bl	8001c5a <HAL_SYSTICK_Config>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	e00e      	b.n	80019b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2b0f      	cmp	r3, #15
 800199a:	d80a      	bhi.n	80019b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800199c:	2200      	movs	r2, #0
 800199e:	6879      	ldr	r1, [r7, #4]
 80019a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019a4:	f000 f92f 	bl	8001c06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019a8:	4a06      	ldr	r2, [pc, #24]	@ (80019c4 <HAL_InitTick+0x5c>)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ae:	2300      	movs	r3, #0
 80019b0:	e000      	b.n	80019b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	20000008 	.word	0x20000008
 80019c0:	20000010 	.word	0x20000010
 80019c4:	2000000c 	.word	0x2000000c

080019c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019cc:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <HAL_IncTick+0x20>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	461a      	mov	r2, r3
 80019d2:	4b06      	ldr	r3, [pc, #24]	@ (80019ec <HAL_IncTick+0x24>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4413      	add	r3, r2
 80019d8:	4a04      	ldr	r2, [pc, #16]	@ (80019ec <HAL_IncTick+0x24>)
 80019da:	6013      	str	r3, [r2, #0]
}
 80019dc:	bf00      	nop
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	20000010 	.word	0x20000010
 80019ec:	200121a0 	.word	0x200121a0

080019f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  return uwTick;
 80019f4:	4b03      	ldr	r3, [pc, #12]	@ (8001a04 <HAL_GetTick+0x14>)
 80019f6:	681b      	ldr	r3, [r3, #0]
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	200121a0 	.word	0x200121a0

08001a08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a10:	f7ff ffee 	bl	80019f0 <HAL_GetTick>
 8001a14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a20:	d005      	beq.n	8001a2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a22:	4b0a      	ldr	r3, [pc, #40]	@ (8001a4c <HAL_Delay+0x44>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	461a      	mov	r2, r3
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a2e:	bf00      	nop
 8001a30:	f7ff ffde 	bl	80019f0 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	68fa      	ldr	r2, [r7, #12]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d8f7      	bhi.n	8001a30 <HAL_Delay+0x28>
  {
  }
}
 8001a40:	bf00      	nop
 8001a42:	bf00      	nop
 8001a44:	3710      	adds	r7, #16
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000010 	.word	0x20000010

08001a50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a60:	4b0b      	ldr	r3, [pc, #44]	@ (8001a90 <__NVIC_SetPriorityGrouping+0x40>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a66:	68ba      	ldr	r2, [r7, #8]
 8001a68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a78:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <__NVIC_SetPriorityGrouping+0x44>)
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a7e:	4a04      	ldr	r2, [pc, #16]	@ (8001a90 <__NVIC_SetPriorityGrouping+0x40>)
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	60d3      	str	r3, [r2, #12]
}
 8001a84:	bf00      	nop
 8001a86:	3714      	adds	r7, #20
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	e000ed00 	.word	0xe000ed00
 8001a94:	05fa0000 	.word	0x05fa0000

08001a98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a9c:	4b04      	ldr	r3, [pc, #16]	@ (8001ab0 <__NVIC_GetPriorityGrouping+0x18>)
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	0a1b      	lsrs	r3, r3, #8
 8001aa2:	f003 0307 	and.w	r3, r3, #7
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr
 8001ab0:	e000ed00 	.word	0xe000ed00

08001ab4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	db0b      	blt.n	8001ade <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	f003 021f 	and.w	r2, r3, #31
 8001acc:	4907      	ldr	r1, [pc, #28]	@ (8001aec <__NVIC_EnableIRQ+0x38>)
 8001ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad2:	095b      	lsrs	r3, r3, #5
 8001ad4:	2001      	movs	r0, #1
 8001ad6:	fa00 f202 	lsl.w	r2, r0, r2
 8001ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ade:	bf00      	nop
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	e000e100 	.word	0xe000e100

08001af0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	4603      	mov	r3, r0
 8001af8:	6039      	str	r1, [r7, #0]
 8001afa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	db0a      	blt.n	8001b1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	b2da      	uxtb	r2, r3
 8001b08:	490c      	ldr	r1, [pc, #48]	@ (8001b3c <__NVIC_SetPriority+0x4c>)
 8001b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0e:	0112      	lsls	r2, r2, #4
 8001b10:	b2d2      	uxtb	r2, r2
 8001b12:	440b      	add	r3, r1
 8001b14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b18:	e00a      	b.n	8001b30 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	b2da      	uxtb	r2, r3
 8001b1e:	4908      	ldr	r1, [pc, #32]	@ (8001b40 <__NVIC_SetPriority+0x50>)
 8001b20:	79fb      	ldrb	r3, [r7, #7]
 8001b22:	f003 030f 	and.w	r3, r3, #15
 8001b26:	3b04      	subs	r3, #4
 8001b28:	0112      	lsls	r2, r2, #4
 8001b2a:	b2d2      	uxtb	r2, r2
 8001b2c:	440b      	add	r3, r1
 8001b2e:	761a      	strb	r2, [r3, #24]
}
 8001b30:	bf00      	nop
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr
 8001b3c:	e000e100 	.word	0xe000e100
 8001b40:	e000ed00 	.word	0xe000ed00

08001b44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b089      	sub	sp, #36	@ 0x24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	60b9      	str	r1, [r7, #8]
 8001b4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f003 0307 	and.w	r3, r3, #7
 8001b56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	f1c3 0307 	rsb	r3, r3, #7
 8001b5e:	2b04      	cmp	r3, #4
 8001b60:	bf28      	it	cs
 8001b62:	2304      	movcs	r3, #4
 8001b64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	3304      	adds	r3, #4
 8001b6a:	2b06      	cmp	r3, #6
 8001b6c:	d902      	bls.n	8001b74 <NVIC_EncodePriority+0x30>
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	3b03      	subs	r3, #3
 8001b72:	e000      	b.n	8001b76 <NVIC_EncodePriority+0x32>
 8001b74:	2300      	movs	r3, #0
 8001b76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b78:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b82:	43da      	mvns	r2, r3
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	401a      	ands	r2, r3
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b8c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	fa01 f303 	lsl.w	r3, r1, r3
 8001b96:	43d9      	mvns	r1, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	4313      	orrs	r3, r2
         );
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3724      	adds	r7, #36	@ 0x24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
	...

08001bac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bbc:	d301      	bcc.n	8001bc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e00f      	b.n	8001be2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bc2:	4a0a      	ldr	r2, [pc, #40]	@ (8001bec <SysTick_Config+0x40>)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bca:	210f      	movs	r1, #15
 8001bcc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001bd0:	f7ff ff8e 	bl	8001af0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bd4:	4b05      	ldr	r3, [pc, #20]	@ (8001bec <SysTick_Config+0x40>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bda:	4b04      	ldr	r3, [pc, #16]	@ (8001bec <SysTick_Config+0x40>)
 8001bdc:	2207      	movs	r2, #7
 8001bde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	e000e010 	.word	0xe000e010

08001bf0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f7ff ff29 	bl	8001a50 <__NVIC_SetPriorityGrouping>
}
 8001bfe:	bf00      	nop
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c06:	b580      	push	{r7, lr}
 8001c08:	b086      	sub	sp, #24
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	60b9      	str	r1, [r7, #8]
 8001c10:	607a      	str	r2, [r7, #4]
 8001c12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c14:	2300      	movs	r3, #0
 8001c16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c18:	f7ff ff3e 	bl	8001a98 <__NVIC_GetPriorityGrouping>
 8001c1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	68b9      	ldr	r1, [r7, #8]
 8001c22:	6978      	ldr	r0, [r7, #20]
 8001c24:	f7ff ff8e 	bl	8001b44 <NVIC_EncodePriority>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c2e:	4611      	mov	r1, r2
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff ff5d 	bl	8001af0 <__NVIC_SetPriority>
}
 8001c36:	bf00      	nop
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	b082      	sub	sp, #8
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	4603      	mov	r3, r0
 8001c46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff ff31 	bl	8001ab4 <__NVIC_EnableIRQ>
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b082      	sub	sp, #8
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f7ff ffa2 	bl	8001bac <SysTick_Config>
 8001c68:	4603      	mov	r3, r0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
	...

08001c74 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001c80:	f7ff feb6 	bl	80019f0 <HAL_GetTick>
 8001c84:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d101      	bne.n	8001c90 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e099      	b.n	8001dc4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2202      	movs	r2, #2
 8001c94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f022 0201 	bic.w	r2, r2, #1
 8001cae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cb0:	e00f      	b.n	8001cd2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001cb2:	f7ff fe9d 	bl	80019f0 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b05      	cmp	r3, #5
 8001cbe:	d908      	bls.n	8001cd2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2220      	movs	r2, #32
 8001cc4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2203      	movs	r2, #3
 8001cca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e078      	b.n	8001dc4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 0301 	and.w	r3, r3, #1
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d1e8      	bne.n	8001cb2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ce8:	697a      	ldr	r2, [r7, #20]
 8001cea:	4b38      	ldr	r3, [pc, #224]	@ (8001dcc <HAL_DMA_Init+0x158>)
 8001cec:	4013      	ands	r3, r2
 8001cee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	685a      	ldr	r2, [r3, #4]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	691b      	ldr	r3, [r3, #16]
 8001d04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a1b      	ldr	r3, [r3, #32]
 8001d1c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d1e:	697a      	ldr	r2, [r7, #20]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d28:	2b04      	cmp	r3, #4
 8001d2a:	d107      	bne.n	8001d3c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d34:	4313      	orrs	r3, r2
 8001d36:	697a      	ldr	r2, [r7, #20]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	697a      	ldr	r2, [r7, #20]
 8001d42:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	695b      	ldr	r3, [r3, #20]
 8001d4a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	f023 0307 	bic.w	r3, r3, #7
 8001d52:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d58:	697a      	ldr	r2, [r7, #20]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d62:	2b04      	cmp	r3, #4
 8001d64:	d117      	bne.n	8001d96 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d6a:	697a      	ldr	r2, [r7, #20]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d00e      	beq.n	8001d96 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f000 fa77 	bl	800226c <DMA_CheckFifoParam>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d008      	beq.n	8001d96 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2240      	movs	r2, #64	@ 0x40
 8001d88:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001d92:	2301      	movs	r3, #1
 8001d94:	e016      	b.n	8001dc4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	697a      	ldr	r2, [r7, #20]
 8001d9c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 fa2e 	bl	8002200 <DMA_CalcBaseAndBitshift>
 8001da4:	4603      	mov	r3, r0
 8001da6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dac:	223f      	movs	r2, #63	@ 0x3f
 8001dae:	409a      	lsls	r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3718      	adds	r7, #24
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	e010803f 	.word	0xe010803f

08001dd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	60f8      	str	r0, [r7, #12]
 8001dd8:	60b9      	str	r1, [r7, #8]
 8001dda:	607a      	str	r2, [r7, #4]
 8001ddc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001dde:	2300      	movs	r3, #0
 8001de0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d101      	bne.n	8001df6 <HAL_DMA_Start_IT+0x26>
 8001df2:	2302      	movs	r3, #2
 8001df4:	e048      	b.n	8001e88 <HAL_DMA_Start_IT+0xb8>
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2201      	movs	r2, #1
 8001dfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d137      	bne.n	8001e7a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2202      	movs	r2, #2
 8001e0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2200      	movs	r2, #0
 8001e16:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	68b9      	ldr	r1, [r7, #8]
 8001e1e:	68f8      	ldr	r0, [r7, #12]
 8001e20:	f000 f9c0 	bl	80021a4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e28:	223f      	movs	r2, #63	@ 0x3f
 8001e2a:	409a      	lsls	r2, r3
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f042 0216 	orr.w	r2, r2, #22
 8001e3e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	695a      	ldr	r2, [r3, #20]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001e4e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d007      	beq.n	8001e68 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f042 0208 	orr.w	r2, r2, #8
 8001e66:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f042 0201 	orr.w	r2, r2, #1
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	e005      	b.n	8001e86 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001e82:	2302      	movs	r3, #2
 8001e84:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001e86:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3718      	adds	r7, #24
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b086      	sub	sp, #24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001e9c:	4b8e      	ldr	r3, [pc, #568]	@ (80020d8 <HAL_DMA_IRQHandler+0x248>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a8e      	ldr	r2, [pc, #568]	@ (80020dc <HAL_DMA_IRQHandler+0x24c>)
 8001ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ea6:	0a9b      	lsrs	r3, r3, #10
 8001ea8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eba:	2208      	movs	r2, #8
 8001ebc:	409a      	lsls	r2, r3
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d01a      	beq.n	8001efc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0304 	and.w	r3, r3, #4
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d013      	beq.n	8001efc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 0204 	bic.w	r2, r2, #4
 8001ee2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ee8:	2208      	movs	r2, #8
 8001eea:	409a      	lsls	r2, r3
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ef4:	f043 0201 	orr.w	r2, r3, #1
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f00:	2201      	movs	r2, #1
 8001f02:	409a      	lsls	r2, r3
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	4013      	ands	r3, r2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d012      	beq.n	8001f32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d00b      	beq.n	8001f32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f1e:	2201      	movs	r2, #1
 8001f20:	409a      	lsls	r2, r3
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f2a:	f043 0202 	orr.w	r2, r3, #2
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f36:	2204      	movs	r2, #4
 8001f38:	409a      	lsls	r2, r3
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d012      	beq.n	8001f68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0302 	and.w	r3, r3, #2
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d00b      	beq.n	8001f68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f54:	2204      	movs	r2, #4
 8001f56:	409a      	lsls	r2, r3
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f60:	f043 0204 	orr.w	r2, r3, #4
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f6c:	2210      	movs	r2, #16
 8001f6e:	409a      	lsls	r2, r3
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	4013      	ands	r3, r2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d043      	beq.n	8002000 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0308 	and.w	r3, r3, #8
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d03c      	beq.n	8002000 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f8a:	2210      	movs	r2, #16
 8001f8c:	409a      	lsls	r2, r3
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d018      	beq.n	8001fd2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d108      	bne.n	8001fc0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d024      	beq.n	8002000 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	4798      	blx	r3
 8001fbe:	e01f      	b.n	8002000 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d01b      	beq.n	8002000 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	4798      	blx	r3
 8001fd0:	e016      	b.n	8002000 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d107      	bne.n	8001ff0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 0208 	bic.w	r2, r2, #8
 8001fee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d003      	beq.n	8002000 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002004:	2220      	movs	r2, #32
 8002006:	409a      	lsls	r2, r3
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	4013      	ands	r3, r2
 800200c:	2b00      	cmp	r3, #0
 800200e:	f000 808f 	beq.w	8002130 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0310 	and.w	r3, r3, #16
 800201c:	2b00      	cmp	r3, #0
 800201e:	f000 8087 	beq.w	8002130 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002026:	2220      	movs	r2, #32
 8002028:	409a      	lsls	r2, r3
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002034:	b2db      	uxtb	r3, r3
 8002036:	2b05      	cmp	r3, #5
 8002038:	d136      	bne.n	80020a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f022 0216 	bic.w	r2, r2, #22
 8002048:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	695a      	ldr	r2, [r3, #20]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002058:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	2b00      	cmp	r3, #0
 8002060:	d103      	bne.n	800206a <HAL_DMA_IRQHandler+0x1da>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002066:	2b00      	cmp	r3, #0
 8002068:	d007      	beq.n	800207a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f022 0208 	bic.w	r2, r2, #8
 8002078:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800207e:	223f      	movs	r2, #63	@ 0x3f
 8002080:	409a      	lsls	r2, r3
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2201      	movs	r2, #1
 800208a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2200      	movs	r2, #0
 8002092:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800209a:	2b00      	cmp	r3, #0
 800209c:	d07e      	beq.n	800219c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	4798      	blx	r3
        }
        return;
 80020a6:	e079      	b.n	800219c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d01d      	beq.n	80020f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d10d      	bne.n	80020e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d031      	beq.n	8002130 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	4798      	blx	r3
 80020d4:	e02c      	b.n	8002130 <HAL_DMA_IRQHandler+0x2a0>
 80020d6:	bf00      	nop
 80020d8:	20000008 	.word	0x20000008
 80020dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d023      	beq.n	8002130 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	4798      	blx	r3
 80020f0:	e01e      	b.n	8002130 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d10f      	bne.n	8002120 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f022 0210 	bic.w	r2, r2, #16
 800210e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002124:	2b00      	cmp	r3, #0
 8002126:	d003      	beq.n	8002130 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002134:	2b00      	cmp	r3, #0
 8002136:	d032      	beq.n	800219e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800213c:	f003 0301 	and.w	r3, r3, #1
 8002140:	2b00      	cmp	r3, #0
 8002142:	d022      	beq.n	800218a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2205      	movs	r2, #5
 8002148:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f022 0201 	bic.w	r2, r2, #1
 800215a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	3301      	adds	r3, #1
 8002160:	60bb      	str	r3, [r7, #8]
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	429a      	cmp	r2, r3
 8002166:	d307      	bcc.n	8002178 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1f2      	bne.n	800215c <HAL_DMA_IRQHandler+0x2cc>
 8002176:	e000      	b.n	800217a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002178:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2201      	movs	r2, #1
 800217e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218e:	2b00      	cmp	r3, #0
 8002190:	d005      	beq.n	800219e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	4798      	blx	r3
 800219a:	e000      	b.n	800219e <HAL_DMA_IRQHandler+0x30e>
        return;
 800219c:	bf00      	nop
    }
  }
}
 800219e:	3718      	adds	r7, #24
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
 80021b0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80021c0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	2b40      	cmp	r3, #64	@ 0x40
 80021d0:	d108      	bne.n	80021e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80021e2:	e007      	b.n	80021f4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	687a      	ldr	r2, [r7, #4]
 80021f2:	60da      	str	r2, [r3, #12]
}
 80021f4:	bf00      	nop
 80021f6:	3714      	adds	r7, #20
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	b2db      	uxtb	r3, r3
 800220e:	3b10      	subs	r3, #16
 8002210:	4a13      	ldr	r2, [pc, #76]	@ (8002260 <DMA_CalcBaseAndBitshift+0x60>)
 8002212:	fba2 2303 	umull	r2, r3, r2, r3
 8002216:	091b      	lsrs	r3, r3, #4
 8002218:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800221a:	4a12      	ldr	r2, [pc, #72]	@ (8002264 <DMA_CalcBaseAndBitshift+0x64>)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	4413      	add	r3, r2
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	461a      	mov	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2b03      	cmp	r3, #3
 800222c:	d908      	bls.n	8002240 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	461a      	mov	r2, r3
 8002234:	4b0c      	ldr	r3, [pc, #48]	@ (8002268 <DMA_CalcBaseAndBitshift+0x68>)
 8002236:	4013      	ands	r3, r2
 8002238:	1d1a      	adds	r2, r3, #4
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	659a      	str	r2, [r3, #88]	@ 0x58
 800223e:	e006      	b.n	800224e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	461a      	mov	r2, r3
 8002246:	4b08      	ldr	r3, [pc, #32]	@ (8002268 <DMA_CalcBaseAndBitshift+0x68>)
 8002248:	4013      	ands	r3, r2
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002252:	4618      	mov	r0, r3
 8002254:	3714      	adds	r7, #20
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	aaaaaaab 	.word	0xaaaaaaab
 8002264:	0800f0f8 	.word	0x0800f0f8
 8002268:	fffffc00 	.word	0xfffffc00

0800226c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002274:	2300      	movs	r3, #0
 8002276:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800227c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	699b      	ldr	r3, [r3, #24]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d11f      	bne.n	80022c6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	2b03      	cmp	r3, #3
 800228a:	d856      	bhi.n	800233a <DMA_CheckFifoParam+0xce>
 800228c:	a201      	add	r2, pc, #4	@ (adr r2, 8002294 <DMA_CheckFifoParam+0x28>)
 800228e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002292:	bf00      	nop
 8002294:	080022a5 	.word	0x080022a5
 8002298:	080022b7 	.word	0x080022b7
 800229c:	080022a5 	.word	0x080022a5
 80022a0:	0800233b 	.word	0x0800233b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d046      	beq.n	800233e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022b4:	e043      	b.n	800233e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80022be:	d140      	bne.n	8002342 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022c4:	e03d      	b.n	8002342 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022ce:	d121      	bne.n	8002314 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	2b03      	cmp	r3, #3
 80022d4:	d837      	bhi.n	8002346 <DMA_CheckFifoParam+0xda>
 80022d6:	a201      	add	r2, pc, #4	@ (adr r2, 80022dc <DMA_CheckFifoParam+0x70>)
 80022d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022dc:	080022ed 	.word	0x080022ed
 80022e0:	080022f3 	.word	0x080022f3
 80022e4:	080022ed 	.word	0x080022ed
 80022e8:	08002305 	.word	0x08002305
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	73fb      	strb	r3, [r7, #15]
      break;
 80022f0:	e030      	b.n	8002354 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d025      	beq.n	800234a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002302:	e022      	b.n	800234a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002308:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800230c:	d11f      	bne.n	800234e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002312:	e01c      	b.n	800234e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	2b02      	cmp	r3, #2
 8002318:	d903      	bls.n	8002322 <DMA_CheckFifoParam+0xb6>
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	2b03      	cmp	r3, #3
 800231e:	d003      	beq.n	8002328 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002320:	e018      	b.n	8002354 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	73fb      	strb	r3, [r7, #15]
      break;
 8002326:	e015      	b.n	8002354 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800232c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d00e      	beq.n	8002352 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	73fb      	strb	r3, [r7, #15]
      break;
 8002338:	e00b      	b.n	8002352 <DMA_CheckFifoParam+0xe6>
      break;
 800233a:	bf00      	nop
 800233c:	e00a      	b.n	8002354 <DMA_CheckFifoParam+0xe8>
      break;
 800233e:	bf00      	nop
 8002340:	e008      	b.n	8002354 <DMA_CheckFifoParam+0xe8>
      break;
 8002342:	bf00      	nop
 8002344:	e006      	b.n	8002354 <DMA_CheckFifoParam+0xe8>
      break;
 8002346:	bf00      	nop
 8002348:	e004      	b.n	8002354 <DMA_CheckFifoParam+0xe8>
      break;
 800234a:	bf00      	nop
 800234c:	e002      	b.n	8002354 <DMA_CheckFifoParam+0xe8>
      break;   
 800234e:	bf00      	nop
 8002350:	e000      	b.n	8002354 <DMA_CheckFifoParam+0xe8>
      break;
 8002352:	bf00      	nop
    }
  } 
  
  return status; 
 8002354:	7bfb      	ldrb	r3, [r7, #15]
}
 8002356:	4618      	mov	r0, r3
 8002358:	3714      	adds	r7, #20
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop

08002364 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002364:	b480      	push	{r7}
 8002366:	b089      	sub	sp, #36	@ 0x24
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800236e:	2300      	movs	r3, #0
 8002370:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002372:	2300      	movs	r3, #0
 8002374:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002376:	2300      	movs	r3, #0
 8002378:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800237a:	2300      	movs	r3, #0
 800237c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800237e:	2300      	movs	r3, #0
 8002380:	61fb      	str	r3, [r7, #28]
 8002382:	e169      	b.n	8002658 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002384:	2201      	movs	r2, #1
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	4013      	ands	r3, r2
 8002396:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	429a      	cmp	r2, r3
 800239e:	f040 8158 	bne.w	8002652 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f003 0303 	and.w	r3, r3, #3
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d005      	beq.n	80023ba <HAL_GPIO_Init+0x56>
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f003 0303 	and.w	r3, r3, #3
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d130      	bne.n	800241c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	2203      	movs	r2, #3
 80023c6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ca:	43db      	mvns	r3, r3
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	4013      	ands	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	68da      	ldr	r2, [r3, #12]
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	fa02 f303 	lsl.w	r3, r2, r3
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023f0:	2201      	movs	r2, #1
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	43db      	mvns	r3, r3
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	4013      	ands	r3, r2
 80023fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	091b      	lsrs	r3, r3, #4
 8002406:	f003 0201 	and.w	r2, r3, #1
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	4313      	orrs	r3, r2
 8002414:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f003 0303 	and.w	r3, r3, #3
 8002424:	2b03      	cmp	r3, #3
 8002426:	d017      	beq.n	8002458 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	2203      	movs	r2, #3
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	43db      	mvns	r3, r3
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	4013      	ands	r3, r2
 800243e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	689a      	ldr	r2, [r3, #8]
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	4313      	orrs	r3, r2
 8002450:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f003 0303 	and.w	r3, r3, #3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d123      	bne.n	80024ac <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	08da      	lsrs	r2, r3, #3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3208      	adds	r2, #8
 800246c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002470:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	f003 0307 	and.w	r3, r3, #7
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	220f      	movs	r2, #15
 800247c:	fa02 f303 	lsl.w	r3, r2, r3
 8002480:	43db      	mvns	r3, r3
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	4013      	ands	r3, r2
 8002486:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	691a      	ldr	r2, [r3, #16]
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	f003 0307 	and.w	r3, r3, #7
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	fa02 f303 	lsl.w	r3, r2, r3
 8002498:	69ba      	ldr	r2, [r7, #24]
 800249a:	4313      	orrs	r3, r2
 800249c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	08da      	lsrs	r2, r3, #3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	3208      	adds	r2, #8
 80024a6:	69b9      	ldr	r1, [r7, #24]
 80024a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	2203      	movs	r2, #3
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	43db      	mvns	r3, r3
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	4013      	ands	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f003 0203 	and.w	r2, r3, #3
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	69ba      	ldr	r2, [r7, #24]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	69ba      	ldr	r2, [r7, #24]
 80024de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	f000 80b2 	beq.w	8002652 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ee:	4b60      	ldr	r3, [pc, #384]	@ (8002670 <HAL_GPIO_Init+0x30c>)
 80024f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f2:	4a5f      	ldr	r2, [pc, #380]	@ (8002670 <HAL_GPIO_Init+0x30c>)
 80024f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80024fa:	4b5d      	ldr	r3, [pc, #372]	@ (8002670 <HAL_GPIO_Init+0x30c>)
 80024fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002502:	60fb      	str	r3, [r7, #12]
 8002504:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002506:	4a5b      	ldr	r2, [pc, #364]	@ (8002674 <HAL_GPIO_Init+0x310>)
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	089b      	lsrs	r3, r3, #2
 800250c:	3302      	adds	r3, #2
 800250e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002512:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	f003 0303 	and.w	r3, r3, #3
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	220f      	movs	r2, #15
 800251e:	fa02 f303 	lsl.w	r3, r2, r3
 8002522:	43db      	mvns	r3, r3
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	4013      	ands	r3, r2
 8002528:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a52      	ldr	r2, [pc, #328]	@ (8002678 <HAL_GPIO_Init+0x314>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d02b      	beq.n	800258a <HAL_GPIO_Init+0x226>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a51      	ldr	r2, [pc, #324]	@ (800267c <HAL_GPIO_Init+0x318>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d025      	beq.n	8002586 <HAL_GPIO_Init+0x222>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a50      	ldr	r2, [pc, #320]	@ (8002680 <HAL_GPIO_Init+0x31c>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d01f      	beq.n	8002582 <HAL_GPIO_Init+0x21e>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a4f      	ldr	r2, [pc, #316]	@ (8002684 <HAL_GPIO_Init+0x320>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d019      	beq.n	800257e <HAL_GPIO_Init+0x21a>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a4e      	ldr	r2, [pc, #312]	@ (8002688 <HAL_GPIO_Init+0x324>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d013      	beq.n	800257a <HAL_GPIO_Init+0x216>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a4d      	ldr	r2, [pc, #308]	@ (800268c <HAL_GPIO_Init+0x328>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d00d      	beq.n	8002576 <HAL_GPIO_Init+0x212>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a4c      	ldr	r2, [pc, #304]	@ (8002690 <HAL_GPIO_Init+0x32c>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d007      	beq.n	8002572 <HAL_GPIO_Init+0x20e>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a4b      	ldr	r2, [pc, #300]	@ (8002694 <HAL_GPIO_Init+0x330>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d101      	bne.n	800256e <HAL_GPIO_Init+0x20a>
 800256a:	2307      	movs	r3, #7
 800256c:	e00e      	b.n	800258c <HAL_GPIO_Init+0x228>
 800256e:	2308      	movs	r3, #8
 8002570:	e00c      	b.n	800258c <HAL_GPIO_Init+0x228>
 8002572:	2306      	movs	r3, #6
 8002574:	e00a      	b.n	800258c <HAL_GPIO_Init+0x228>
 8002576:	2305      	movs	r3, #5
 8002578:	e008      	b.n	800258c <HAL_GPIO_Init+0x228>
 800257a:	2304      	movs	r3, #4
 800257c:	e006      	b.n	800258c <HAL_GPIO_Init+0x228>
 800257e:	2303      	movs	r3, #3
 8002580:	e004      	b.n	800258c <HAL_GPIO_Init+0x228>
 8002582:	2302      	movs	r3, #2
 8002584:	e002      	b.n	800258c <HAL_GPIO_Init+0x228>
 8002586:	2301      	movs	r3, #1
 8002588:	e000      	b.n	800258c <HAL_GPIO_Init+0x228>
 800258a:	2300      	movs	r3, #0
 800258c:	69fa      	ldr	r2, [r7, #28]
 800258e:	f002 0203 	and.w	r2, r2, #3
 8002592:	0092      	lsls	r2, r2, #2
 8002594:	4093      	lsls	r3, r2
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	4313      	orrs	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800259c:	4935      	ldr	r1, [pc, #212]	@ (8002674 <HAL_GPIO_Init+0x310>)
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	089b      	lsrs	r3, r3, #2
 80025a2:	3302      	adds	r3, #2
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002698 <HAL_GPIO_Init+0x334>)
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	43db      	mvns	r3, r3
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80025c6:	69ba      	ldr	r2, [r7, #24]
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025ce:	4a32      	ldr	r2, [pc, #200]	@ (8002698 <HAL_GPIO_Init+0x334>)
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025d4:	4b30      	ldr	r3, [pc, #192]	@ (8002698 <HAL_GPIO_Init+0x334>)
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	43db      	mvns	r3, r3
 80025de:	69ba      	ldr	r2, [r7, #24]
 80025e0:	4013      	ands	r3, r2
 80025e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025f8:	4a27      	ldr	r2, [pc, #156]	@ (8002698 <HAL_GPIO_Init+0x334>)
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025fe:	4b26      	ldr	r3, [pc, #152]	@ (8002698 <HAL_GPIO_Init+0x334>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	43db      	mvns	r3, r3
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	4013      	ands	r3, r2
 800260c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800261a:	69ba      	ldr	r2, [r7, #24]
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	4313      	orrs	r3, r2
 8002620:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002622:	4a1d      	ldr	r2, [pc, #116]	@ (8002698 <HAL_GPIO_Init+0x334>)
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002628:	4b1b      	ldr	r3, [pc, #108]	@ (8002698 <HAL_GPIO_Init+0x334>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	43db      	mvns	r3, r3
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	4013      	ands	r3, r2
 8002636:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d003      	beq.n	800264c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	4313      	orrs	r3, r2
 800264a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800264c:	4a12      	ldr	r2, [pc, #72]	@ (8002698 <HAL_GPIO_Init+0x334>)
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	3301      	adds	r3, #1
 8002656:	61fb      	str	r3, [r7, #28]
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	2b0f      	cmp	r3, #15
 800265c:	f67f ae92 	bls.w	8002384 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002660:	bf00      	nop
 8002662:	bf00      	nop
 8002664:	3724      	adds	r7, #36	@ 0x24
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40023800 	.word	0x40023800
 8002674:	40013800 	.word	0x40013800
 8002678:	40020000 	.word	0x40020000
 800267c:	40020400 	.word	0x40020400
 8002680:	40020800 	.word	0x40020800
 8002684:	40020c00 	.word	0x40020c00
 8002688:	40021000 	.word	0x40021000
 800268c:	40021400 	.word	0x40021400
 8002690:	40021800 	.word	0x40021800
 8002694:	40021c00 	.word	0x40021c00
 8002698:	40013c00 	.word	0x40013c00

0800269c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800269c:	b480      	push	{r7}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	460b      	mov	r3, r1
 80026a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	691a      	ldr	r2, [r3, #16]
 80026ac:	887b      	ldrh	r3, [r7, #2]
 80026ae:	4013      	ands	r3, r2
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d002      	beq.n	80026ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026b4:	2301      	movs	r3, #1
 80026b6:	73fb      	strb	r3, [r7, #15]
 80026b8:	e001      	b.n	80026be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026ba:	2300      	movs	r3, #0
 80026bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026be:	7bfb      	ldrb	r3, [r7, #15]
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	460b      	mov	r3, r1
 80026d6:	807b      	strh	r3, [r7, #2]
 80026d8:	4613      	mov	r3, r2
 80026da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026dc:	787b      	ldrb	r3, [r7, #1]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d003      	beq.n	80026ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026e2:	887a      	ldrh	r2, [r7, #2]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80026e8:	e003      	b.n	80026f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80026ea:	887b      	ldrh	r3, [r7, #2]
 80026ec:	041a      	lsls	r2, r3, #16
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	619a      	str	r2, [r3, #24]
}
 80026f2:	bf00      	nop
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
	...

08002700 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800270a:	4b08      	ldr	r3, [pc, #32]	@ (800272c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800270c:	695a      	ldr	r2, [r3, #20]
 800270e:	88fb      	ldrh	r3, [r7, #6]
 8002710:	4013      	ands	r3, r2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d006      	beq.n	8002724 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002716:	4a05      	ldr	r2, [pc, #20]	@ (800272c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002718:	88fb      	ldrh	r3, [r7, #6]
 800271a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800271c:	88fb      	ldrh	r3, [r7, #6]
 800271e:	4618      	mov	r0, r3
 8002720:	f7fe f97c 	bl	8000a1c <HAL_GPIO_EXTI_Callback>
  }
}
 8002724:	bf00      	nop
 8002726:	3708      	adds	r7, #8
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	40013c00 	.word	0x40013c00

08002730 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af02      	add	r7, sp, #8
 8002736:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e108      	b.n	8002954 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b00      	cmp	r3, #0
 8002752:	d106      	bne.n	8002762 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f00b f8f1 	bl	800d944 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2203      	movs	r2, #3
 8002766:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002770:	d102      	bne.n	8002778 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4618      	mov	r0, r3
 800277e:	f004 fc9a 	bl	80070b6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6818      	ldr	r0, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	7c1a      	ldrb	r2, [r3, #16]
 800278a:	f88d 2000 	strb.w	r2, [sp]
 800278e:	3304      	adds	r3, #4
 8002790:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002792:	f004 fb51 	bl	8006e38 <USB_CoreInit>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d005      	beq.n	80027a8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2202      	movs	r2, #2
 80027a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e0d5      	b.n	8002954 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2100      	movs	r1, #0
 80027ae:	4618      	mov	r0, r3
 80027b0:	f004 fc92 	bl	80070d8 <USB_SetCurrentMode>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d005      	beq.n	80027c6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2202      	movs	r2, #2
 80027be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e0c6      	b.n	8002954 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027c6:	2300      	movs	r3, #0
 80027c8:	73fb      	strb	r3, [r7, #15]
 80027ca:	e04a      	b.n	8002862 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80027cc:	7bfa      	ldrb	r2, [r7, #15]
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	4613      	mov	r3, r2
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	4413      	add	r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	440b      	add	r3, r1
 80027da:	3315      	adds	r3, #21
 80027dc:	2201      	movs	r2, #1
 80027de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80027e0:	7bfa      	ldrb	r2, [r7, #15]
 80027e2:	6879      	ldr	r1, [r7, #4]
 80027e4:	4613      	mov	r3, r2
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	4413      	add	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	440b      	add	r3, r1
 80027ee:	3314      	adds	r3, #20
 80027f0:	7bfa      	ldrb	r2, [r7, #15]
 80027f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80027f4:	7bfa      	ldrb	r2, [r7, #15]
 80027f6:	7bfb      	ldrb	r3, [r7, #15]
 80027f8:	b298      	uxth	r0, r3
 80027fa:	6879      	ldr	r1, [r7, #4]
 80027fc:	4613      	mov	r3, r2
 80027fe:	00db      	lsls	r3, r3, #3
 8002800:	4413      	add	r3, r2
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	440b      	add	r3, r1
 8002806:	332e      	adds	r3, #46	@ 0x2e
 8002808:	4602      	mov	r2, r0
 800280a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800280c:	7bfa      	ldrb	r2, [r7, #15]
 800280e:	6879      	ldr	r1, [r7, #4]
 8002810:	4613      	mov	r3, r2
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	4413      	add	r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	440b      	add	r3, r1
 800281a:	3318      	adds	r3, #24
 800281c:	2200      	movs	r2, #0
 800281e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002820:	7bfa      	ldrb	r2, [r7, #15]
 8002822:	6879      	ldr	r1, [r7, #4]
 8002824:	4613      	mov	r3, r2
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	4413      	add	r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	440b      	add	r3, r1
 800282e:	331c      	adds	r3, #28
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002834:	7bfa      	ldrb	r2, [r7, #15]
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	4613      	mov	r3, r2
 800283a:	00db      	lsls	r3, r3, #3
 800283c:	4413      	add	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	440b      	add	r3, r1
 8002842:	3320      	adds	r3, #32
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002848:	7bfa      	ldrb	r2, [r7, #15]
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	4613      	mov	r3, r2
 800284e:	00db      	lsls	r3, r3, #3
 8002850:	4413      	add	r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	3324      	adds	r3, #36	@ 0x24
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800285c:	7bfb      	ldrb	r3, [r7, #15]
 800285e:	3301      	adds	r3, #1
 8002860:	73fb      	strb	r3, [r7, #15]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	791b      	ldrb	r3, [r3, #4]
 8002866:	7bfa      	ldrb	r2, [r7, #15]
 8002868:	429a      	cmp	r2, r3
 800286a:	d3af      	bcc.n	80027cc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800286c:	2300      	movs	r3, #0
 800286e:	73fb      	strb	r3, [r7, #15]
 8002870:	e044      	b.n	80028fc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002872:	7bfa      	ldrb	r2, [r7, #15]
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	4613      	mov	r3, r2
 8002878:	00db      	lsls	r3, r3, #3
 800287a:	4413      	add	r3, r2
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	440b      	add	r3, r1
 8002880:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002884:	2200      	movs	r2, #0
 8002886:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002888:	7bfa      	ldrb	r2, [r7, #15]
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	4613      	mov	r3, r2
 800288e:	00db      	lsls	r3, r3, #3
 8002890:	4413      	add	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	440b      	add	r3, r1
 8002896:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800289a:	7bfa      	ldrb	r2, [r7, #15]
 800289c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800289e:	7bfa      	ldrb	r2, [r7, #15]
 80028a0:	6879      	ldr	r1, [r7, #4]
 80028a2:	4613      	mov	r3, r2
 80028a4:	00db      	lsls	r3, r3, #3
 80028a6:	4413      	add	r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	440b      	add	r3, r1
 80028ac:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80028b0:	2200      	movs	r2, #0
 80028b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80028b4:	7bfa      	ldrb	r2, [r7, #15]
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	4613      	mov	r3, r2
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	4413      	add	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	440b      	add	r3, r1
 80028c2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80028c6:	2200      	movs	r2, #0
 80028c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80028ca:	7bfa      	ldrb	r2, [r7, #15]
 80028cc:	6879      	ldr	r1, [r7, #4]
 80028ce:	4613      	mov	r3, r2
 80028d0:	00db      	lsls	r3, r3, #3
 80028d2:	4413      	add	r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	440b      	add	r3, r1
 80028d8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80028e0:	7bfa      	ldrb	r2, [r7, #15]
 80028e2:	6879      	ldr	r1, [r7, #4]
 80028e4:	4613      	mov	r3, r2
 80028e6:	00db      	lsls	r3, r3, #3
 80028e8:	4413      	add	r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	440b      	add	r3, r1
 80028ee:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028f6:	7bfb      	ldrb	r3, [r7, #15]
 80028f8:	3301      	adds	r3, #1
 80028fa:	73fb      	strb	r3, [r7, #15]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	791b      	ldrb	r3, [r3, #4]
 8002900:	7bfa      	ldrb	r2, [r7, #15]
 8002902:	429a      	cmp	r2, r3
 8002904:	d3b5      	bcc.n	8002872 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6818      	ldr	r0, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	7c1a      	ldrb	r2, [r3, #16]
 800290e:	f88d 2000 	strb.w	r2, [sp]
 8002912:	3304      	adds	r3, #4
 8002914:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002916:	f004 fc2b 	bl	8007170 <USB_DevInit>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d005      	beq.n	800292c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2202      	movs	r2, #2
 8002924:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e013      	b.n	8002954 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2201      	movs	r2, #1
 8002936:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	7b1b      	ldrb	r3, [r3, #12]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d102      	bne.n	8002948 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f001 f95c 	bl	8003c00 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4618      	mov	r0, r3
 800294e:	f005 fc80 	bl	8008252 <USB_DevDisconnect>

  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	4618      	mov	r0, r3
 8002956:	3710      	adds	r7, #16
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800296a:	2b01      	cmp	r3, #1
 800296c:	d101      	bne.n	8002972 <HAL_PCD_Start+0x16>
 800296e:	2302      	movs	r3, #2
 8002970:	e012      	b.n	8002998 <HAL_PCD_Start+0x3c>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4618      	mov	r0, r3
 8002980:	f004 fb88 	bl	8007094 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4618      	mov	r0, r3
 800298a:	f005 fc41 	bl	8008210 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80029a0:	b590      	push	{r4, r7, lr}
 80029a2:	b08d      	sub	sp, #52	@ 0x34
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80029ae:	6a3b      	ldr	r3, [r7, #32]
 80029b0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f005 fcff 	bl	80083ba <USB_GetMode>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f040 84b9 	bne.w	8003336 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4618      	mov	r0, r3
 80029ca:	f005 fc63 	bl	8008294 <USB_ReadInterrupts>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f000 84af 	beq.w	8003334 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	0a1b      	lsrs	r3, r3, #8
 80029e0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f005 fc50 	bl	8008294 <USB_ReadInterrupts>
 80029f4:	4603      	mov	r3, r0
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d107      	bne.n	8002a0e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	695a      	ldr	r2, [r3, #20]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f002 0202 	and.w	r2, r2, #2
 8002a0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f005 fc3e 	bl	8008294 <USB_ReadInterrupts>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	f003 0310 	and.w	r3, r3, #16
 8002a1e:	2b10      	cmp	r3, #16
 8002a20:	d161      	bne.n	8002ae6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	699a      	ldr	r2, [r3, #24]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 0210 	bic.w	r2, r2, #16
 8002a30:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002a32:	6a3b      	ldr	r3, [r7, #32]
 8002a34:	6a1b      	ldr	r3, [r3, #32]
 8002a36:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	f003 020f 	and.w	r2, r3, #15
 8002a3e:	4613      	mov	r3, r2
 8002a40:	00db      	lsls	r3, r3, #3
 8002a42:	4413      	add	r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	3304      	adds	r3, #4
 8002a50:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002a58:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a5c:	d124      	bne.n	8002aa8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002a5e:	69ba      	ldr	r2, [r7, #24]
 8002a60:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002a64:	4013      	ands	r3, r2
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d035      	beq.n	8002ad6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002a6e:	69bb      	ldr	r3, [r7, #24]
 8002a70:	091b      	lsrs	r3, r3, #4
 8002a72:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002a74:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	6a38      	ldr	r0, [r7, #32]
 8002a7e:	f005 fa75 	bl	8007f6c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	68da      	ldr	r2, [r3, #12]
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	091b      	lsrs	r3, r3, #4
 8002a8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a8e:	441a      	add	r2, r3
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	695a      	ldr	r2, [r3, #20]
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	091b      	lsrs	r3, r3, #4
 8002a9c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002aa0:	441a      	add	r2, r3
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	615a      	str	r2, [r3, #20]
 8002aa6:	e016      	b.n	8002ad6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002aae:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002ab2:	d110      	bne.n	8002ad6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002aba:	2208      	movs	r2, #8
 8002abc:	4619      	mov	r1, r3
 8002abe:	6a38      	ldr	r0, [r7, #32]
 8002ac0:	f005 fa54 	bl	8007f6c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	695a      	ldr	r2, [r3, #20]
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	091b      	lsrs	r3, r3, #4
 8002acc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ad0:	441a      	add	r2, r3
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	699a      	ldr	r2, [r3, #24]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f042 0210 	orr.w	r2, r2, #16
 8002ae4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f005 fbd2 	bl	8008294 <USB_ReadInterrupts>
 8002af0:	4603      	mov	r3, r0
 8002af2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002af6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002afa:	f040 80a7 	bne.w	8002c4c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002afe:	2300      	movs	r3, #0
 8002b00:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f005 fbd7 	bl	80082ba <USB_ReadDevAllOutEpInterrupt>
 8002b0c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002b0e:	e099      	b.n	8002c44 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f000 808e 	beq.w	8002c38 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b22:	b2d2      	uxtb	r2, r2
 8002b24:	4611      	mov	r1, r2
 8002b26:	4618      	mov	r0, r3
 8002b28:	f005 fbfb 	bl	8008322 <USB_ReadDevOutEPInterrupt>
 8002b2c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	f003 0301 	and.w	r3, r3, #1
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d00c      	beq.n	8002b52 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3a:	015a      	lsls	r2, r3, #5
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	4413      	add	r3, r2
 8002b40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b44:	461a      	mov	r2, r3
 8002b46:	2301      	movs	r3, #1
 8002b48:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002b4a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f000 fed1 	bl	80038f4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	f003 0308 	and.w	r3, r3, #8
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d00c      	beq.n	8002b76 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5e:	015a      	lsls	r2, r3, #5
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	4413      	add	r3, r2
 8002b64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b68:	461a      	mov	r2, r3
 8002b6a:	2308      	movs	r3, #8
 8002b6c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002b6e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f000 ffa7 	bl	8003ac4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	f003 0310 	and.w	r3, r3, #16
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d008      	beq.n	8002b92 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b82:	015a      	lsls	r2, r3, #5
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	4413      	add	r3, r2
 8002b88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	2310      	movs	r3, #16
 8002b90:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	f003 0302 	and.w	r3, r3, #2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d030      	beq.n	8002bfe <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002b9c:	6a3b      	ldr	r3, [r7, #32]
 8002b9e:	695b      	ldr	r3, [r3, #20]
 8002ba0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ba4:	2b80      	cmp	r3, #128	@ 0x80
 8002ba6:	d109      	bne.n	8002bbc <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	69fa      	ldr	r2, [r7, #28]
 8002bb2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002bb6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bba:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002bbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	00db      	lsls	r3, r3, #3
 8002bc2:	4413      	add	r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	4413      	add	r3, r2
 8002bce:	3304      	adds	r3, #4
 8002bd0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	78db      	ldrb	r3, [r3, #3]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d108      	bne.n	8002bec <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	4619      	mov	r1, r3
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f00a ffd0 	bl	800db8c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bee:	015a      	lsls	r2, r3, #5
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	4413      	add	r3, r2
 8002bf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	f003 0320 	and.w	r3, r3, #32
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d008      	beq.n	8002c1a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0a:	015a      	lsls	r2, r3, #5
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	4413      	add	r3, r2
 8002c10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c14:	461a      	mov	r2, r3
 8002c16:	2320      	movs	r3, #32
 8002c18:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d009      	beq.n	8002c38 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c26:	015a      	lsls	r2, r3, #5
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c30:	461a      	mov	r2, r3
 8002c32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c36:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c40:	085b      	lsrs	r3, r3, #1
 8002c42:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	f47f af62 	bne.w	8002b10 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f005 fb1f 	bl	8008294 <USB_ReadInterrupts>
 8002c56:	4603      	mov	r3, r0
 8002c58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c5c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c60:	f040 80db 	bne.w	8002e1a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f005 fb40 	bl	80082ee <USB_ReadDevAllInEpInterrupt>
 8002c6e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002c70:	2300      	movs	r3, #0
 8002c72:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002c74:	e0cd      	b.n	8002e12 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c78:	f003 0301 	and.w	r3, r3, #1
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	f000 80c2 	beq.w	8002e06 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c88:	b2d2      	uxtb	r2, r2
 8002c8a:	4611      	mov	r1, r2
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f005 fb66 	bl	800835e <USB_ReadDevInEPInterrupt>
 8002c92:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d057      	beq.n	8002d4e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca0:	f003 030f 	and.w	r3, r3, #15
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8002caa:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002cb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	43db      	mvns	r3, r3
 8002cb8:	69f9      	ldr	r1, [r7, #28]
 8002cba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc4:	015a      	lsls	r2, r3, #5
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	4413      	add	r3, r2
 8002cca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002cce:	461a      	mov	r2, r3
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	799b      	ldrb	r3, [r3, #6]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d132      	bne.n	8002d42 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002cdc:	6879      	ldr	r1, [r7, #4]
 8002cde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	4413      	add	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	440b      	add	r3, r1
 8002cea:	3320      	adds	r3, #32
 8002cec:	6819      	ldr	r1, [r3, #0]
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	00db      	lsls	r3, r3, #3
 8002cf6:	4413      	add	r3, r2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	4403      	add	r3, r0
 8002cfc:	331c      	adds	r3, #28
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4419      	add	r1, r3
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d06:	4613      	mov	r3, r2
 8002d08:	00db      	lsls	r3, r3, #3
 8002d0a:	4413      	add	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	4403      	add	r3, r0
 8002d10:	3320      	adds	r3, #32
 8002d12:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d113      	bne.n	8002d42 <HAL_PCD_IRQHandler+0x3a2>
 8002d1a:	6879      	ldr	r1, [r7, #4]
 8002d1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d1e:	4613      	mov	r3, r2
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	4413      	add	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	440b      	add	r3, r1
 8002d28:	3324      	adds	r3, #36	@ 0x24
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d108      	bne.n	8002d42 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6818      	ldr	r0, [r3, #0]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	2101      	movs	r1, #1
 8002d3e:	f005 fb6f 	bl	8008420 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	4619      	mov	r1, r3
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f00a fe9a 	bl	800da82 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	f003 0308 	and.w	r3, r3, #8
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d008      	beq.n	8002d6a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5a:	015a      	lsls	r2, r3, #5
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	4413      	add	r3, r2
 8002d60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d64:	461a      	mov	r2, r3
 8002d66:	2308      	movs	r3, #8
 8002d68:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	f003 0310 	and.w	r3, r3, #16
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d008      	beq.n	8002d86 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d76:	015a      	lsls	r2, r3, #5
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	4413      	add	r3, r2
 8002d7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d80:	461a      	mov	r2, r3
 8002d82:	2310      	movs	r3, #16
 8002d84:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d008      	beq.n	8002da2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d92:	015a      	lsls	r2, r3, #5
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	4413      	add	r3, r2
 8002d98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	2340      	movs	r3, #64	@ 0x40
 8002da0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	f003 0302 	and.w	r3, r3, #2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d023      	beq.n	8002df4 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002dac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002dae:	6a38      	ldr	r0, [r7, #32]
 8002db0:	f004 fb4e 	bl	8007450 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002db4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002db6:	4613      	mov	r3, r2
 8002db8:	00db      	lsls	r3, r3, #3
 8002dba:	4413      	add	r3, r2
 8002dbc:	009b      	lsls	r3, r3, #2
 8002dbe:	3310      	adds	r3, #16
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	3304      	adds	r3, #4
 8002dc6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	78db      	ldrb	r3, [r3, #3]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d108      	bne.n	8002de2 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	4619      	mov	r1, r3
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f00a fee7 	bl	800dbb0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de4:	015a      	lsls	r2, r3, #5
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	4413      	add	r3, r2
 8002dea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002dee:	461a      	mov	r2, r3
 8002df0:	2302      	movs	r3, #2
 8002df2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d003      	beq.n	8002e06 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002dfe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f000 fcea 	bl	80037da <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e08:	3301      	adds	r3, #1
 8002e0a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e0e:	085b      	lsrs	r3, r3, #1
 8002e10:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f47f af2e 	bne.w	8002c76 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f005 fa38 	bl	8008294 <USB_ReadInterrupts>
 8002e24:	4603      	mov	r3, r0
 8002e26:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002e2a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002e2e:	d122      	bne.n	8002e76 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	69fa      	ldr	r2, [r7, #28]
 8002e3a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e3e:	f023 0301 	bic.w	r3, r3, #1
 8002e42:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d108      	bne.n	8002e60 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002e56:	2100      	movs	r1, #0
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f00b f865 	bl	800df28 <HAL_PCDEx_LPM_Callback>
 8002e5e:	e002      	b.n	8002e66 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f00a fe85 	bl	800db70 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	695a      	ldr	r2, [r3, #20]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002e74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f005 fa0a 	bl	8008294 <USB_ReadInterrupts>
 8002e80:	4603      	mov	r3, r0
 8002e82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e8a:	d112      	bne.n	8002eb2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f003 0301 	and.w	r3, r3, #1
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d102      	bne.n	8002ea2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f00a fe41 	bl	800db24 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	695a      	ldr	r2, [r3, #20]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002eb0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f005 f9ec 	bl	8008294 <USB_ReadInterrupts>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ec2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ec6:	d121      	bne.n	8002f0c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	695a      	ldr	r2, [r3, #20]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002ed6:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d111      	bne.n	8002f06 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ef0:	089b      	lsrs	r3, r3, #2
 8002ef2:	f003 020f 	and.w	r2, r3, #15
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002efc:	2101      	movs	r1, #1
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f00b f812 	bl	800df28 <HAL_PCDEx_LPM_Callback>
 8002f04:	e002      	b.n	8002f0c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f00a fe0c 	bl	800db24 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4618      	mov	r0, r3
 8002f12:	f005 f9bf 	bl	8008294 <USB_ReadInterrupts>
 8002f16:	4603      	mov	r3, r0
 8002f18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f20:	f040 80b7 	bne.w	8003092 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	69fa      	ldr	r2, [r7, #28]
 8002f2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f32:	f023 0301 	bic.w	r3, r3, #1
 8002f36:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2110      	movs	r1, #16
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f004 fa86 	bl	8007450 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f44:	2300      	movs	r3, #0
 8002f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f48:	e046      	b.n	8002fd8 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f4c:	015a      	lsls	r2, r3, #5
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	4413      	add	r3, r2
 8002f52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002f56:	461a      	mov	r2, r3
 8002f58:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002f5c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f60:	015a      	lsls	r2, r3, #5
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	4413      	add	r3, r2
 8002f66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f6e:	0151      	lsls	r1, r2, #5
 8002f70:	69fa      	ldr	r2, [r7, #28]
 8002f72:	440a      	add	r2, r1
 8002f74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002f78:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002f7c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002f7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f80:	015a      	lsls	r2, r3, #5
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	4413      	add	r3, r2
 8002f86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002f90:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f94:	015a      	lsls	r2, r3, #5
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	4413      	add	r3, r2
 8002f9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fa2:	0151      	lsls	r1, r2, #5
 8002fa4:	69fa      	ldr	r2, [r7, #28]
 8002fa6:	440a      	add	r2, r1
 8002fa8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002fac:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002fb0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fb4:	015a      	lsls	r2, r3, #5
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	4413      	add	r3, r2
 8002fba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fc2:	0151      	lsls	r1, r2, #5
 8002fc4:	69fa      	ldr	r2, [r7, #28]
 8002fc6:	440a      	add	r2, r1
 8002fc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002fcc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002fd0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	791b      	ldrb	r3, [r3, #4]
 8002fdc:	461a      	mov	r2, r3
 8002fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d3b2      	bcc.n	8002f4a <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	69fa      	ldr	r2, [r7, #28]
 8002fee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ff2:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002ff6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	7bdb      	ldrb	r3, [r3, #15]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d016      	beq.n	800302e <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003006:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800300a:	69fa      	ldr	r2, [r7, #28]
 800300c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003010:	f043 030b 	orr.w	r3, r3, #11
 8003014:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800301e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003020:	69fa      	ldr	r2, [r7, #28]
 8003022:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003026:	f043 030b 	orr.w	r3, r3, #11
 800302a:	6453      	str	r3, [r2, #68]	@ 0x44
 800302c:	e015      	b.n	800305a <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003034:	695a      	ldr	r2, [r3, #20]
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800303c:	4619      	mov	r1, r3
 800303e:	f242 032b 	movw	r3, #8235	@ 0x202b
 8003042:	4313      	orrs	r3, r2
 8003044:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	69fa      	ldr	r2, [r7, #28]
 8003050:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003054:	f043 030b 	orr.w	r3, r3, #11
 8003058:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	69fa      	ldr	r2, [r7, #28]
 8003064:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003068:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800306c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6818      	ldr	r0, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800307c:	461a      	mov	r2, r3
 800307e:	f005 f9cf 	bl	8008420 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	695a      	ldr	r2, [r3, #20]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003090:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4618      	mov	r0, r3
 8003098:	f005 f8fc 	bl	8008294 <USB_ReadInterrupts>
 800309c:	4603      	mov	r3, r0
 800309e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030a6:	d123      	bne.n	80030f0 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f005 f993 	bl	80083d8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f004 fa43 	bl	8007542 <USB_GetDevSpeed>
 80030bc:	4603      	mov	r3, r0
 80030be:	461a      	mov	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681c      	ldr	r4, [r3, #0]
 80030c8:	f001 fab2 	bl	8004630 <HAL_RCC_GetHCLKFreq>
 80030cc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80030d2:	461a      	mov	r2, r3
 80030d4:	4620      	mov	r0, r4
 80030d6:	f003 ff3b 	bl	8006f50 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f00a fcf9 	bl	800dad2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	695a      	ldr	r2, [r3, #20]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80030ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f005 f8cd 	bl	8008294 <USB_ReadInterrupts>
 80030fa:	4603      	mov	r3, r0
 80030fc:	f003 0308 	and.w	r3, r3, #8
 8003100:	2b08      	cmp	r3, #8
 8003102:	d10a      	bne.n	800311a <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f00a fcd6 	bl	800dab6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	695a      	ldr	r2, [r3, #20]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f002 0208 	and.w	r2, r2, #8
 8003118:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f005 f8b8 	bl	8008294 <USB_ReadInterrupts>
 8003124:	4603      	mov	r3, r0
 8003126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800312a:	2b80      	cmp	r3, #128	@ 0x80
 800312c:	d123      	bne.n	8003176 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800312e:	6a3b      	ldr	r3, [r7, #32]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003136:	6a3b      	ldr	r3, [r7, #32]
 8003138:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800313a:	2301      	movs	r3, #1
 800313c:	627b      	str	r3, [r7, #36]	@ 0x24
 800313e:	e014      	b.n	800316a <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003140:	6879      	ldr	r1, [r7, #4]
 8003142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003144:	4613      	mov	r3, r2
 8003146:	00db      	lsls	r3, r3, #3
 8003148:	4413      	add	r3, r2
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	440b      	add	r3, r1
 800314e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d105      	bne.n	8003164 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315a:	b2db      	uxtb	r3, r3
 800315c:	4619      	mov	r1, r3
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 fb0a 	bl	8003778 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003166:	3301      	adds	r3, #1
 8003168:	627b      	str	r3, [r7, #36]	@ 0x24
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	791b      	ldrb	r3, [r3, #4]
 800316e:	461a      	mov	r2, r3
 8003170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003172:	4293      	cmp	r3, r2
 8003174:	d3e4      	bcc.n	8003140 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4618      	mov	r0, r3
 800317c:	f005 f88a 	bl	8008294 <USB_ReadInterrupts>
 8003180:	4603      	mov	r3, r0
 8003182:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003186:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800318a:	d13c      	bne.n	8003206 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800318c:	2301      	movs	r3, #1
 800318e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003190:	e02b      	b.n	80031ea <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003194:	015a      	lsls	r2, r3, #5
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	4413      	add	r3, r2
 800319a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80031a2:	6879      	ldr	r1, [r7, #4]
 80031a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031a6:	4613      	mov	r3, r2
 80031a8:	00db      	lsls	r3, r3, #3
 80031aa:	4413      	add	r3, r2
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	440b      	add	r3, r1
 80031b0:	3318      	adds	r3, #24
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d115      	bne.n	80031e4 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80031b8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	da12      	bge.n	80031e4 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80031be:	6879      	ldr	r1, [r7, #4]
 80031c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031c2:	4613      	mov	r3, r2
 80031c4:	00db      	lsls	r3, r3, #3
 80031c6:	4413      	add	r3, r2
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	440b      	add	r3, r1
 80031cc:	3317      	adds	r3, #23
 80031ce:	2201      	movs	r2, #1
 80031d0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80031d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	4619      	mov	r1, r3
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f000 faca 	bl	8003778 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80031e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e6:	3301      	adds	r3, #1
 80031e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	791b      	ldrb	r3, [r3, #4]
 80031ee:	461a      	mov	r2, r3
 80031f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d3cd      	bcc.n	8003192 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	695a      	ldr	r2, [r3, #20]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003204:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4618      	mov	r0, r3
 800320c:	f005 f842 	bl	8008294 <USB_ReadInterrupts>
 8003210:	4603      	mov	r3, r0
 8003212:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003216:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800321a:	d156      	bne.n	80032ca <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800321c:	2301      	movs	r3, #1
 800321e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003220:	e045      	b.n	80032ae <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003224:	015a      	lsls	r2, r3, #5
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	4413      	add	r3, r2
 800322a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003232:	6879      	ldr	r1, [r7, #4]
 8003234:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003236:	4613      	mov	r3, r2
 8003238:	00db      	lsls	r3, r3, #3
 800323a:	4413      	add	r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	440b      	add	r3, r1
 8003240:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d12e      	bne.n	80032a8 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800324a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800324c:	2b00      	cmp	r3, #0
 800324e:	da2b      	bge.n	80032a8 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	0c1a      	lsrs	r2, r3, #16
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800325a:	4053      	eors	r3, r2
 800325c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003260:	2b00      	cmp	r3, #0
 8003262:	d121      	bne.n	80032a8 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003264:	6879      	ldr	r1, [r7, #4]
 8003266:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003268:	4613      	mov	r3, r2
 800326a:	00db      	lsls	r3, r3, #3
 800326c:	4413      	add	r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	440b      	add	r3, r1
 8003272:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003276:	2201      	movs	r2, #1
 8003278:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800327a:	6a3b      	ldr	r3, [r7, #32]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003282:	6a3b      	ldr	r3, [r7, #32]
 8003284:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003286:	6a3b      	ldr	r3, [r7, #32]
 8003288:	695b      	ldr	r3, [r3, #20]
 800328a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800328e:	2b00      	cmp	r3, #0
 8003290:	d10a      	bne.n	80032a8 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	69fa      	ldr	r2, [r7, #28]
 800329c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80032a0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032a4:	6053      	str	r3, [r2, #4]
            break;
 80032a6:	e008      	b.n	80032ba <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80032a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032aa:	3301      	adds	r3, #1
 80032ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	791b      	ldrb	r3, [r3, #4]
 80032b2:	461a      	mov	r2, r3
 80032b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d3b3      	bcc.n	8003222 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	695a      	ldr	r2, [r3, #20]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80032c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f004 ffe0 	bl	8008294 <USB_ReadInterrupts>
 80032d4:	4603      	mov	r3, r0
 80032d6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80032da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032de:	d10a      	bne.n	80032f6 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f00a fc77 	bl	800dbd4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	695a      	ldr	r2, [r3, #20]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80032f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4618      	mov	r0, r3
 80032fc:	f004 ffca 	bl	8008294 <USB_ReadInterrupts>
 8003300:	4603      	mov	r3, r0
 8003302:	f003 0304 	and.w	r3, r3, #4
 8003306:	2b04      	cmp	r3, #4
 8003308:	d115      	bne.n	8003336 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	f003 0304 	and.w	r3, r3, #4
 8003318:	2b00      	cmp	r3, #0
 800331a:	d002      	beq.n	8003322 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f00a fc67 	bl	800dbf0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	6859      	ldr	r1, [r3, #4]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	430a      	orrs	r2, r1
 8003330:	605a      	str	r2, [r3, #4]
 8003332:	e000      	b.n	8003336 <HAL_PCD_IRQHandler+0x996>
      return;
 8003334:	bf00      	nop
    }
  }
}
 8003336:	3734      	adds	r7, #52	@ 0x34
 8003338:	46bd      	mov	sp, r7
 800333a:	bd90      	pop	{r4, r7, pc}

0800333c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	460b      	mov	r3, r1
 8003346:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800334e:	2b01      	cmp	r3, #1
 8003350:	d101      	bne.n	8003356 <HAL_PCD_SetAddress+0x1a>
 8003352:	2302      	movs	r3, #2
 8003354:	e012      	b.n	800337c <HAL_PCD_SetAddress+0x40>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	78fa      	ldrb	r2, [r7, #3]
 8003362:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	78fa      	ldrb	r2, [r7, #3]
 800336a:	4611      	mov	r1, r2
 800336c:	4618      	mov	r0, r3
 800336e:	f004 ff29 	bl	80081c4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3708      	adds	r7, #8
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	4608      	mov	r0, r1
 800338e:	4611      	mov	r1, r2
 8003390:	461a      	mov	r2, r3
 8003392:	4603      	mov	r3, r0
 8003394:	70fb      	strb	r3, [r7, #3]
 8003396:	460b      	mov	r3, r1
 8003398:	803b      	strh	r3, [r7, #0]
 800339a:	4613      	mov	r3, r2
 800339c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800339e:	2300      	movs	r3, #0
 80033a0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80033a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	da0f      	bge.n	80033ca <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033aa:	78fb      	ldrb	r3, [r7, #3]
 80033ac:	f003 020f 	and.w	r2, r3, #15
 80033b0:	4613      	mov	r3, r2
 80033b2:	00db      	lsls	r3, r3, #3
 80033b4:	4413      	add	r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	3310      	adds	r3, #16
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	4413      	add	r3, r2
 80033be:	3304      	adds	r3, #4
 80033c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2201      	movs	r2, #1
 80033c6:	705a      	strb	r2, [r3, #1]
 80033c8:	e00f      	b.n	80033ea <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033ca:	78fb      	ldrb	r3, [r7, #3]
 80033cc:	f003 020f 	and.w	r2, r3, #15
 80033d0:	4613      	mov	r3, r2
 80033d2:	00db      	lsls	r3, r3, #3
 80033d4:	4413      	add	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	4413      	add	r3, r2
 80033e0:	3304      	adds	r3, #4
 80033e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80033ea:	78fb      	ldrb	r3, [r7, #3]
 80033ec:	f003 030f 	and.w	r3, r3, #15
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80033f6:	883b      	ldrh	r3, [r7, #0]
 80033f8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	78ba      	ldrb	r2, [r7, #2]
 8003404:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	785b      	ldrb	r3, [r3, #1]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d004      	beq.n	8003418 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	461a      	mov	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003418:	78bb      	ldrb	r3, [r7, #2]
 800341a:	2b02      	cmp	r3, #2
 800341c:	d102      	bne.n	8003424 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800342a:	2b01      	cmp	r3, #1
 800342c:	d101      	bne.n	8003432 <HAL_PCD_EP_Open+0xae>
 800342e:	2302      	movs	r3, #2
 8003430:	e00e      	b.n	8003450 <HAL_PCD_EP_Open+0xcc>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	68f9      	ldr	r1, [r7, #12]
 8003440:	4618      	mov	r0, r3
 8003442:	f004 f8a3 	bl	800758c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800344e:	7afb      	ldrb	r3, [r7, #11]
}
 8003450:	4618      	mov	r0, r3
 8003452:	3710      	adds	r7, #16
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	460b      	mov	r3, r1
 8003462:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003464:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003468:	2b00      	cmp	r3, #0
 800346a:	da0f      	bge.n	800348c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800346c:	78fb      	ldrb	r3, [r7, #3]
 800346e:	f003 020f 	and.w	r2, r3, #15
 8003472:	4613      	mov	r3, r2
 8003474:	00db      	lsls	r3, r3, #3
 8003476:	4413      	add	r3, r2
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	3310      	adds	r3, #16
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	4413      	add	r3, r2
 8003480:	3304      	adds	r3, #4
 8003482:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2201      	movs	r2, #1
 8003488:	705a      	strb	r2, [r3, #1]
 800348a:	e00f      	b.n	80034ac <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800348c:	78fb      	ldrb	r3, [r7, #3]
 800348e:	f003 020f 	and.w	r2, r3, #15
 8003492:	4613      	mov	r3, r2
 8003494:	00db      	lsls	r3, r3, #3
 8003496:	4413      	add	r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	4413      	add	r3, r2
 80034a2:	3304      	adds	r3, #4
 80034a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80034ac:	78fb      	ldrb	r3, [r7, #3]
 80034ae:	f003 030f 	and.w	r3, r3, #15
 80034b2:	b2da      	uxtb	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d101      	bne.n	80034c6 <HAL_PCD_EP_Close+0x6e>
 80034c2:	2302      	movs	r3, #2
 80034c4:	e00e      	b.n	80034e4 <HAL_PCD_EP_Close+0x8c>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2201      	movs	r2, #1
 80034ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	68f9      	ldr	r1, [r7, #12]
 80034d4:	4618      	mov	r0, r3
 80034d6:	f004 f8e1 	bl	800769c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b086      	sub	sp, #24
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	607a      	str	r2, [r7, #4]
 80034f6:	603b      	str	r3, [r7, #0]
 80034f8:	460b      	mov	r3, r1
 80034fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80034fc:	7afb      	ldrb	r3, [r7, #11]
 80034fe:	f003 020f 	and.w	r2, r3, #15
 8003502:	4613      	mov	r3, r2
 8003504:	00db      	lsls	r3, r3, #3
 8003506:	4413      	add	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	4413      	add	r3, r2
 8003512:	3304      	adds	r3, #4
 8003514:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	683a      	ldr	r2, [r7, #0]
 8003520:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	2200      	movs	r2, #0
 8003526:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	2200      	movs	r2, #0
 800352c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800352e:	7afb      	ldrb	r3, [r7, #11]
 8003530:	f003 030f 	and.w	r3, r3, #15
 8003534:	b2da      	uxtb	r2, r3
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	799b      	ldrb	r3, [r3, #6]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d102      	bne.n	8003548 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6818      	ldr	r0, [r3, #0]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	799b      	ldrb	r3, [r3, #6]
 8003550:	461a      	mov	r2, r3
 8003552:	6979      	ldr	r1, [r7, #20]
 8003554:	f004 f97e 	bl	8007854 <USB_EPStartXfer>

  return HAL_OK;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3718      	adds	r7, #24
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003562:	b480      	push	{r7}
 8003564:	b083      	sub	sp, #12
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
 800356a:	460b      	mov	r3, r1
 800356c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800356e:	78fb      	ldrb	r3, [r7, #3]
 8003570:	f003 020f 	and.w	r2, r3, #15
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	4613      	mov	r3, r2
 8003578:	00db      	lsls	r3, r3, #3
 800357a:	4413      	add	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	440b      	add	r3, r1
 8003580:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003584:	681b      	ldr	r3, [r3, #0]
}
 8003586:	4618      	mov	r0, r3
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b086      	sub	sp, #24
 8003596:	af00      	add	r7, sp, #0
 8003598:	60f8      	str	r0, [r7, #12]
 800359a:	607a      	str	r2, [r7, #4]
 800359c:	603b      	str	r3, [r7, #0]
 800359e:	460b      	mov	r3, r1
 80035a0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035a2:	7afb      	ldrb	r3, [r7, #11]
 80035a4:	f003 020f 	and.w	r2, r3, #15
 80035a8:	4613      	mov	r3, r2
 80035aa:	00db      	lsls	r3, r3, #3
 80035ac:	4413      	add	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	3310      	adds	r3, #16
 80035b2:	68fa      	ldr	r2, [r7, #12]
 80035b4:	4413      	add	r3, r2
 80035b6:	3304      	adds	r3, #4
 80035b8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	683a      	ldr	r2, [r7, #0]
 80035c4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	2200      	movs	r2, #0
 80035ca:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	2201      	movs	r2, #1
 80035d0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035d2:	7afb      	ldrb	r3, [r7, #11]
 80035d4:	f003 030f 	and.w	r3, r3, #15
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	799b      	ldrb	r3, [r3, #6]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d102      	bne.n	80035ec <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6818      	ldr	r0, [r3, #0]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	799b      	ldrb	r3, [r3, #6]
 80035f4:	461a      	mov	r2, r3
 80035f6:	6979      	ldr	r1, [r7, #20]
 80035f8:	f004 f92c 	bl	8007854 <USB_EPStartXfer>

  return HAL_OK;
 80035fc:	2300      	movs	r3, #0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3718      	adds	r7, #24
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	b084      	sub	sp, #16
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
 800360e:	460b      	mov	r3, r1
 8003610:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003612:	78fb      	ldrb	r3, [r7, #3]
 8003614:	f003 030f 	and.w	r3, r3, #15
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	7912      	ldrb	r2, [r2, #4]
 800361c:	4293      	cmp	r3, r2
 800361e:	d901      	bls.n	8003624 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e04f      	b.n	80036c4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003624:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003628:	2b00      	cmp	r3, #0
 800362a:	da0f      	bge.n	800364c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800362c:	78fb      	ldrb	r3, [r7, #3]
 800362e:	f003 020f 	and.w	r2, r3, #15
 8003632:	4613      	mov	r3, r2
 8003634:	00db      	lsls	r3, r3, #3
 8003636:	4413      	add	r3, r2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	3310      	adds	r3, #16
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	4413      	add	r3, r2
 8003640:	3304      	adds	r3, #4
 8003642:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2201      	movs	r2, #1
 8003648:	705a      	strb	r2, [r3, #1]
 800364a:	e00d      	b.n	8003668 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800364c:	78fa      	ldrb	r2, [r7, #3]
 800364e:	4613      	mov	r3, r2
 8003650:	00db      	lsls	r3, r3, #3
 8003652:	4413      	add	r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	4413      	add	r3, r2
 800365e:	3304      	adds	r3, #4
 8003660:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2200      	movs	r2, #0
 8003666:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2201      	movs	r2, #1
 800366c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800366e:	78fb      	ldrb	r3, [r7, #3]
 8003670:	f003 030f 	and.w	r3, r3, #15
 8003674:	b2da      	uxtb	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <HAL_PCD_EP_SetStall+0x82>
 8003684:	2302      	movs	r3, #2
 8003686:	e01d      	b.n	80036c4 <HAL_PCD_EP_SetStall+0xbe>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68f9      	ldr	r1, [r7, #12]
 8003696:	4618      	mov	r0, r3
 8003698:	f004 fcc0 	bl	800801c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800369c:	78fb      	ldrb	r3, [r7, #3]
 800369e:	f003 030f 	and.w	r3, r3, #15
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d109      	bne.n	80036ba <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6818      	ldr	r0, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	7999      	ldrb	r1, [r3, #6]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80036b4:	461a      	mov	r2, r3
 80036b6:	f004 feb3 	bl	8008420 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80036c2:	2300      	movs	r3, #0
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3710      	adds	r7, #16
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	460b      	mov	r3, r1
 80036d6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80036d8:	78fb      	ldrb	r3, [r7, #3]
 80036da:	f003 030f 	and.w	r3, r3, #15
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	7912      	ldrb	r2, [r2, #4]
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d901      	bls.n	80036ea <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e042      	b.n	8003770 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80036ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	da0f      	bge.n	8003712 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036f2:	78fb      	ldrb	r3, [r7, #3]
 80036f4:	f003 020f 	and.w	r2, r3, #15
 80036f8:	4613      	mov	r3, r2
 80036fa:	00db      	lsls	r3, r3, #3
 80036fc:	4413      	add	r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	3310      	adds	r3, #16
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	4413      	add	r3, r2
 8003706:	3304      	adds	r3, #4
 8003708:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2201      	movs	r2, #1
 800370e:	705a      	strb	r2, [r3, #1]
 8003710:	e00f      	b.n	8003732 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003712:	78fb      	ldrb	r3, [r7, #3]
 8003714:	f003 020f 	and.w	r2, r3, #15
 8003718:	4613      	mov	r3, r2
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	4413      	add	r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	4413      	add	r3, r2
 8003728:	3304      	adds	r3, #4
 800372a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003738:	78fb      	ldrb	r3, [r7, #3]
 800373a:	f003 030f 	and.w	r3, r3, #15
 800373e:	b2da      	uxtb	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800374a:	2b01      	cmp	r3, #1
 800374c:	d101      	bne.n	8003752 <HAL_PCD_EP_ClrStall+0x86>
 800374e:	2302      	movs	r3, #2
 8003750:	e00e      	b.n	8003770 <HAL_PCD_EP_ClrStall+0xa4>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2201      	movs	r2, #1
 8003756:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68f9      	ldr	r1, [r7, #12]
 8003760:	4618      	mov	r0, r3
 8003762:	f004 fcc9 	bl	80080f8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800376e:	2300      	movs	r3, #0
}
 8003770:	4618      	mov	r0, r3
 8003772:	3710      	adds	r7, #16
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	460b      	mov	r3, r1
 8003782:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003784:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003788:	2b00      	cmp	r3, #0
 800378a:	da0c      	bge.n	80037a6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800378c:	78fb      	ldrb	r3, [r7, #3]
 800378e:	f003 020f 	and.w	r2, r3, #15
 8003792:	4613      	mov	r3, r2
 8003794:	00db      	lsls	r3, r3, #3
 8003796:	4413      	add	r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	3310      	adds	r3, #16
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	4413      	add	r3, r2
 80037a0:	3304      	adds	r3, #4
 80037a2:	60fb      	str	r3, [r7, #12]
 80037a4:	e00c      	b.n	80037c0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80037a6:	78fb      	ldrb	r3, [r7, #3]
 80037a8:	f003 020f 	and.w	r2, r3, #15
 80037ac:	4613      	mov	r3, r2
 80037ae:	00db      	lsls	r3, r3, #3
 80037b0:	4413      	add	r3, r2
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	4413      	add	r3, r2
 80037bc:	3304      	adds	r3, #4
 80037be:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68f9      	ldr	r1, [r7, #12]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f004 fae8 	bl	8007d9c <USB_EPStopXfer>
 80037cc:	4603      	mov	r3, r0
 80037ce:	72fb      	strb	r3, [r7, #11]

  return ret;
 80037d0:	7afb      	ldrb	r3, [r7, #11]
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b08a      	sub	sp, #40	@ 0x28
 80037de:	af02      	add	r7, sp, #8
 80037e0:	6078      	str	r0, [r7, #4]
 80037e2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80037ee:	683a      	ldr	r2, [r7, #0]
 80037f0:	4613      	mov	r3, r2
 80037f2:	00db      	lsls	r3, r3, #3
 80037f4:	4413      	add	r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	3310      	adds	r3, #16
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	4413      	add	r3, r2
 80037fe:	3304      	adds	r3, #4
 8003800:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	695a      	ldr	r2, [r3, #20]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	429a      	cmp	r2, r3
 800380c:	d901      	bls.n	8003812 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e06b      	b.n	80038ea <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	691a      	ldr	r2, [r3, #16]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	69fa      	ldr	r2, [r7, #28]
 8003824:	429a      	cmp	r2, r3
 8003826:	d902      	bls.n	800382e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	3303      	adds	r3, #3
 8003832:	089b      	lsrs	r3, r3, #2
 8003834:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003836:	e02a      	b.n	800388e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	691a      	ldr	r2, [r3, #16]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	695b      	ldr	r3, [r3, #20]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	69fa      	ldr	r2, [r7, #28]
 800384a:	429a      	cmp	r2, r3
 800384c:	d902      	bls.n	8003854 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	3303      	adds	r3, #3
 8003858:	089b      	lsrs	r3, r3, #2
 800385a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	68d9      	ldr	r1, [r3, #12]
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	b2da      	uxtb	r2, r3
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800386c:	9300      	str	r3, [sp, #0]
 800386e:	4603      	mov	r3, r0
 8003870:	6978      	ldr	r0, [r7, #20]
 8003872:	f004 fb3d 	bl	8007ef0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	68da      	ldr	r2, [r3, #12]
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	441a      	add	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	695a      	ldr	r2, [r3, #20]
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	441a      	add	r2, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	015a      	lsls	r2, r3, #5
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	4413      	add	r3, r2
 8003896:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800389e:	69ba      	ldr	r2, [r7, #24]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d809      	bhi.n	80038b8 <PCD_WriteEmptyTxFifo+0xde>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	695a      	ldr	r2, [r3, #20]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d203      	bcs.n	80038b8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1bf      	bne.n	8003838 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	691a      	ldr	r2, [r3, #16]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	695b      	ldr	r3, [r3, #20]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d811      	bhi.n	80038e8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	f003 030f 	and.w	r3, r3, #15
 80038ca:	2201      	movs	r2, #1
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	43db      	mvns	r3, r3
 80038de:	6939      	ldr	r1, [r7, #16]
 80038e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80038e4:	4013      	ands	r3, r2
 80038e6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3720      	adds	r7, #32
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
	...

080038f4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b088      	sub	sp, #32
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	333c      	adds	r3, #60	@ 0x3c
 800390c:	3304      	adds	r3, #4
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	015a      	lsls	r2, r3, #5
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	4413      	add	r3, r2
 800391a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	799b      	ldrb	r3, [r3, #6]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d17b      	bne.n	8003a22 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	f003 0308 	and.w	r3, r3, #8
 8003930:	2b00      	cmp	r3, #0
 8003932:	d015      	beq.n	8003960 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	4a61      	ldr	r2, [pc, #388]	@ (8003abc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003938:	4293      	cmp	r3, r2
 800393a:	f240 80b9 	bls.w	8003ab0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003944:	2b00      	cmp	r3, #0
 8003946:	f000 80b3 	beq.w	8003ab0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	015a      	lsls	r2, r3, #5
 800394e:	69bb      	ldr	r3, [r7, #24]
 8003950:	4413      	add	r3, r2
 8003952:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003956:	461a      	mov	r2, r3
 8003958:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800395c:	6093      	str	r3, [r2, #8]
 800395e:	e0a7      	b.n	8003ab0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	f003 0320 	and.w	r3, r3, #32
 8003966:	2b00      	cmp	r3, #0
 8003968:	d009      	beq.n	800397e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	015a      	lsls	r2, r3, #5
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	4413      	add	r3, r2
 8003972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003976:	461a      	mov	r2, r3
 8003978:	2320      	movs	r3, #32
 800397a:	6093      	str	r3, [r2, #8]
 800397c:	e098      	b.n	8003ab0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003984:	2b00      	cmp	r3, #0
 8003986:	f040 8093 	bne.w	8003ab0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	4a4b      	ldr	r2, [pc, #300]	@ (8003abc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d90f      	bls.n	80039b2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00a      	beq.n	80039b2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	015a      	lsls	r2, r3, #5
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	4413      	add	r3, r2
 80039a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039a8:	461a      	mov	r2, r3
 80039aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039ae:	6093      	str	r3, [r2, #8]
 80039b0:	e07e      	b.n	8003ab0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	4613      	mov	r3, r2
 80039b6:	00db      	lsls	r3, r3, #3
 80039b8:	4413      	add	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	4413      	add	r3, r2
 80039c4:	3304      	adds	r3, #4
 80039c6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6a1a      	ldr	r2, [r3, #32]
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	0159      	lsls	r1, r3, #5
 80039d0:	69bb      	ldr	r3, [r7, #24]
 80039d2:	440b      	add	r3, r1
 80039d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039d8:	691b      	ldr	r3, [r3, #16]
 80039da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039de:	1ad2      	subs	r2, r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d114      	bne.n	8003a14 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d109      	bne.n	8003a06 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6818      	ldr	r0, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80039fc:	461a      	mov	r2, r3
 80039fe:	2101      	movs	r1, #1
 8003a00:	f004 fd0e 	bl	8008420 <USB_EP0_OutStart>
 8003a04:	e006      	b.n	8003a14 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	68da      	ldr	r2, [r3, #12]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	441a      	add	r2, r3
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	4619      	mov	r1, r3
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f00a f816 	bl	800da4c <HAL_PCD_DataOutStageCallback>
 8003a20:	e046      	b.n	8003ab0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	4a26      	ldr	r2, [pc, #152]	@ (8003ac0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d124      	bne.n	8003a74 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d00a      	beq.n	8003a4a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	015a      	lsls	r2, r3, #5
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	4413      	add	r3, r2
 8003a3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a40:	461a      	mov	r2, r3
 8003a42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a46:	6093      	str	r3, [r2, #8]
 8003a48:	e032      	b.n	8003ab0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	f003 0320 	and.w	r3, r3, #32
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d008      	beq.n	8003a66 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	015a      	lsls	r2, r3, #5
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	4413      	add	r3, r2
 8003a5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a60:	461a      	mov	r2, r3
 8003a62:	2320      	movs	r3, #32
 8003a64:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f009 ffed 	bl	800da4c <HAL_PCD_DataOutStageCallback>
 8003a72:	e01d      	b.n	8003ab0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d114      	bne.n	8003aa4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	683a      	ldr	r2, [r7, #0]
 8003a7e:	4613      	mov	r3, r2
 8003a80:	00db      	lsls	r3, r3, #3
 8003a82:	4413      	add	r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	440b      	add	r3, r1
 8003a88:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d108      	bne.n	8003aa4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6818      	ldr	r0, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	2100      	movs	r1, #0
 8003aa0:	f004 fcbe 	bl	8008420 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f009 ffce 	bl	800da4c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3720      	adds	r7, #32
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	4f54300a 	.word	0x4f54300a
 8003ac0:	4f54310a 	.word	0x4f54310a

08003ac4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b086      	sub	sp, #24
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	333c      	adds	r3, #60	@ 0x3c
 8003adc:	3304      	adds	r3, #4
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	015a      	lsls	r2, r3, #5
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	4413      	add	r3, r2
 8003aea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	4a15      	ldr	r2, [pc, #84]	@ (8003b4c <PCD_EP_OutSetupPacket_int+0x88>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d90e      	bls.n	8003b18 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d009      	beq.n	8003b18 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	015a      	lsls	r2, r3, #5
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b10:	461a      	mov	r2, r3
 8003b12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b16:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f009 ff85 	bl	800da28 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	4a0a      	ldr	r2, [pc, #40]	@ (8003b4c <PCD_EP_OutSetupPacket_int+0x88>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d90c      	bls.n	8003b40 <PCD_EP_OutSetupPacket_int+0x7c>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	799b      	ldrb	r3, [r3, #6]
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d108      	bne.n	8003b40 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6818      	ldr	r0, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003b38:	461a      	mov	r2, r3
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	f004 fc70 	bl	8008420 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3718      	adds	r7, #24
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	4f54300a 	.word	0x4f54300a

08003b50 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b085      	sub	sp, #20
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	460b      	mov	r3, r1
 8003b5a:	70fb      	strb	r3, [r7, #3]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b66:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003b68:	78fb      	ldrb	r3, [r7, #3]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d107      	bne.n	8003b7e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003b6e:	883b      	ldrh	r3, [r7, #0]
 8003b70:	0419      	lsls	r1, r3, #16
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	629a      	str	r2, [r3, #40]	@ 0x28
 8003b7c:	e028      	b.n	8003bd0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b84:	0c1b      	lsrs	r3, r3, #16
 8003b86:	68ba      	ldr	r2, [r7, #8]
 8003b88:	4413      	add	r3, r2
 8003b8a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	73fb      	strb	r3, [r7, #15]
 8003b90:	e00d      	b.n	8003bae <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	7bfb      	ldrb	r3, [r7, #15]
 8003b98:	3340      	adds	r3, #64	@ 0x40
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	4413      	add	r3, r2
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	0c1b      	lsrs	r3, r3, #16
 8003ba2:	68ba      	ldr	r2, [r7, #8]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
 8003baa:	3301      	adds	r3, #1
 8003bac:	73fb      	strb	r3, [r7, #15]
 8003bae:	7bfa      	ldrb	r2, [r7, #15]
 8003bb0:	78fb      	ldrb	r3, [r7, #3]
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d3ec      	bcc.n	8003b92 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003bb8:	883b      	ldrh	r3, [r7, #0]
 8003bba:	0418      	lsls	r0, r3, #16
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6819      	ldr	r1, [r3, #0]
 8003bc0:	78fb      	ldrb	r3, [r7, #3]
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	68ba      	ldr	r2, [r7, #8]
 8003bc6:	4302      	orrs	r2, r0
 8003bc8:	3340      	adds	r3, #64	@ 0x40
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	440b      	add	r3, r1
 8003bce:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3714      	adds	r7, #20
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr

08003bde <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b083      	sub	sp, #12
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
 8003be6:	460b      	mov	r3, r1
 8003be8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	887a      	ldrh	r2, [r7, #2]
 8003bf0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003bf2:	2300      	movs	r3, #0
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	370c      	adds	r7, #12
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr

08003c00 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b085      	sub	sp, #20
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2201      	movs	r2, #1
 8003c12:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	699b      	ldr	r3, [r3, #24]
 8003c22:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c2e:	4b05      	ldr	r3, [pc, #20]	@ (8003c44 <HAL_PCDEx_ActivateLPM+0x44>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3714      	adds	r7, #20
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr
 8003c44:	10000003 	.word	0x10000003

08003c48 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c4c:	4b05      	ldr	r3, [pc, #20]	@ (8003c64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a04      	ldr	r2, [pc, #16]	@ (8003c64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c56:	6013      	str	r3, [r2, #0]
}
 8003c58:	bf00      	nop
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop
 8003c64:	40007000 	.word	0x40007000

08003c68 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003c72:	4b23      	ldr	r3, [pc, #140]	@ (8003d00 <HAL_PWREx_EnableOverDrive+0x98>)
 8003c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c76:	4a22      	ldr	r2, [pc, #136]	@ (8003d00 <HAL_PWREx_EnableOverDrive+0x98>)
 8003c78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c7e:	4b20      	ldr	r3, [pc, #128]	@ (8003d00 <HAL_PWREx_EnableOverDrive+0x98>)
 8003c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c86:	603b      	str	r3, [r7, #0]
 8003c88:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a1d      	ldr	r2, [pc, #116]	@ (8003d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c94:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c96:	f7fd feab 	bl	80019f0 <HAL_GetTick>
 8003c9a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003c9c:	e009      	b.n	8003cb2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003c9e:	f7fd fea7 	bl	80019f0 <HAL_GetTick>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	1ad3      	subs	r3, r2, r3
 8003ca8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003cac:	d901      	bls.n	8003cb2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e022      	b.n	8003cf8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003cb2:	4b14      	ldr	r3, [pc, #80]	@ (8003d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cbe:	d1ee      	bne.n	8003c9e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003cc0:	4b10      	ldr	r3, [pc, #64]	@ (8003d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a0f      	ldr	r2, [pc, #60]	@ (8003d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ccc:	f7fd fe90 	bl	80019f0 <HAL_GetTick>
 8003cd0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003cd2:	e009      	b.n	8003ce8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003cd4:	f7fd fe8c 	bl	80019f0 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ce2:	d901      	bls.n	8003ce8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e007      	b.n	8003cf8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003ce8:	4b06      	ldr	r3, [pc, #24]	@ (8003d04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cf0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cf4:	d1ee      	bne.n	8003cd4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3708      	adds	r7, #8
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	40023800 	.word	0x40023800
 8003d04:	40007000 	.word	0x40007000

08003d08 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003d10:	2300      	movs	r3, #0
 8003d12:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e291      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	f000 8087 	beq.w	8003e3a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d2c:	4b96      	ldr	r3, [pc, #600]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f003 030c 	and.w	r3, r3, #12
 8003d34:	2b04      	cmp	r3, #4
 8003d36:	d00c      	beq.n	8003d52 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d38:	4b93      	ldr	r3, [pc, #588]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f003 030c 	and.w	r3, r3, #12
 8003d40:	2b08      	cmp	r3, #8
 8003d42:	d112      	bne.n	8003d6a <HAL_RCC_OscConfig+0x62>
 8003d44:	4b90      	ldr	r3, [pc, #576]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d50:	d10b      	bne.n	8003d6a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d52:	4b8d      	ldr	r3, [pc, #564]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d06c      	beq.n	8003e38 <HAL_RCC_OscConfig+0x130>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d168      	bne.n	8003e38 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e26b      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d72:	d106      	bne.n	8003d82 <HAL_RCC_OscConfig+0x7a>
 8003d74:	4b84      	ldr	r3, [pc, #528]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a83      	ldr	r2, [pc, #524]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003d7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d7e:	6013      	str	r3, [r2, #0]
 8003d80:	e02e      	b.n	8003de0 <HAL_RCC_OscConfig+0xd8>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10c      	bne.n	8003da4 <HAL_RCC_OscConfig+0x9c>
 8003d8a:	4b7f      	ldr	r3, [pc, #508]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a7e      	ldr	r2, [pc, #504]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003d90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d94:	6013      	str	r3, [r2, #0]
 8003d96:	4b7c      	ldr	r3, [pc, #496]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a7b      	ldr	r2, [pc, #492]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003d9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003da0:	6013      	str	r3, [r2, #0]
 8003da2:	e01d      	b.n	8003de0 <HAL_RCC_OscConfig+0xd8>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dac:	d10c      	bne.n	8003dc8 <HAL_RCC_OscConfig+0xc0>
 8003dae:	4b76      	ldr	r3, [pc, #472]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a75      	ldr	r2, [pc, #468]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003db4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003db8:	6013      	str	r3, [r2, #0]
 8003dba:	4b73      	ldr	r3, [pc, #460]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a72      	ldr	r2, [pc, #456]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003dc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dc4:	6013      	str	r3, [r2, #0]
 8003dc6:	e00b      	b.n	8003de0 <HAL_RCC_OscConfig+0xd8>
 8003dc8:	4b6f      	ldr	r3, [pc, #444]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a6e      	ldr	r2, [pc, #440]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003dce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dd2:	6013      	str	r3, [r2, #0]
 8003dd4:	4b6c      	ldr	r3, [pc, #432]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a6b      	ldr	r2, [pc, #428]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003dda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d013      	beq.n	8003e10 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de8:	f7fd fe02 	bl	80019f0 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dee:	e008      	b.n	8003e02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003df0:	f7fd fdfe 	bl	80019f0 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b64      	cmp	r3, #100	@ 0x64
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e21f      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e02:	4b61      	ldr	r3, [pc, #388]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d0f0      	beq.n	8003df0 <HAL_RCC_OscConfig+0xe8>
 8003e0e:	e014      	b.n	8003e3a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e10:	f7fd fdee 	bl	80019f0 <HAL_GetTick>
 8003e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e16:	e008      	b.n	8003e2a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e18:	f7fd fdea 	bl	80019f0 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b64      	cmp	r3, #100	@ 0x64
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e20b      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e2a:	4b57      	ldr	r3, [pc, #348]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1f0      	bne.n	8003e18 <HAL_RCC_OscConfig+0x110>
 8003e36:	e000      	b.n	8003e3a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d069      	beq.n	8003f1a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e46:	4b50      	ldr	r3, [pc, #320]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f003 030c 	and.w	r3, r3, #12
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00b      	beq.n	8003e6a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e52:	4b4d      	ldr	r3, [pc, #308]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f003 030c 	and.w	r3, r3, #12
 8003e5a:	2b08      	cmp	r3, #8
 8003e5c:	d11c      	bne.n	8003e98 <HAL_RCC_OscConfig+0x190>
 8003e5e:	4b4a      	ldr	r3, [pc, #296]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d116      	bne.n	8003e98 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e6a:	4b47      	ldr	r3, [pc, #284]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d005      	beq.n	8003e82 <HAL_RCC_OscConfig+0x17a>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d001      	beq.n	8003e82 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e1df      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e82:	4b41      	ldr	r3, [pc, #260]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	00db      	lsls	r3, r3, #3
 8003e90:	493d      	ldr	r1, [pc, #244]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e96:	e040      	b.n	8003f1a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d023      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ea0:	4b39      	ldr	r3, [pc, #228]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a38      	ldr	r2, [pc, #224]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003ea6:	f043 0301 	orr.w	r3, r3, #1
 8003eaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eac:	f7fd fda0 	bl	80019f0 <HAL_GetTick>
 8003eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eb2:	e008      	b.n	8003ec6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eb4:	f7fd fd9c 	bl	80019f0 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d901      	bls.n	8003ec6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e1bd      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ec6:	4b30      	ldr	r3, [pc, #192]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d0f0      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ed2:	4b2d      	ldr	r3, [pc, #180]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	00db      	lsls	r3, r3, #3
 8003ee0:	4929      	ldr	r1, [pc, #164]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	600b      	str	r3, [r1, #0]
 8003ee6:	e018      	b.n	8003f1a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ee8:	4b27      	ldr	r3, [pc, #156]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a26      	ldr	r2, [pc, #152]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003eee:	f023 0301 	bic.w	r3, r3, #1
 8003ef2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef4:	f7fd fd7c 	bl	80019f0 <HAL_GetTick>
 8003ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003efa:	e008      	b.n	8003f0e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003efc:	f7fd fd78 	bl	80019f0 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d901      	bls.n	8003f0e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e199      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d1f0      	bne.n	8003efc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0308 	and.w	r3, r3, #8
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d038      	beq.n	8003f98 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	695b      	ldr	r3, [r3, #20]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d019      	beq.n	8003f62 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f2e:	4b16      	ldr	r3, [pc, #88]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003f30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f32:	4a15      	ldr	r2, [pc, #84]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003f34:	f043 0301 	orr.w	r3, r3, #1
 8003f38:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f3a:	f7fd fd59 	bl	80019f0 <HAL_GetTick>
 8003f3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f40:	e008      	b.n	8003f54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f42:	f7fd fd55 	bl	80019f0 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e176      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f54:	4b0c      	ldr	r3, [pc, #48]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003f56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0f0      	beq.n	8003f42 <HAL_RCC_OscConfig+0x23a>
 8003f60:	e01a      	b.n	8003f98 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f62:	4b09      	ldr	r3, [pc, #36]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003f64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f66:	4a08      	ldr	r2, [pc, #32]	@ (8003f88 <HAL_RCC_OscConfig+0x280>)
 8003f68:	f023 0301 	bic.w	r3, r3, #1
 8003f6c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f6e:	f7fd fd3f 	bl	80019f0 <HAL_GetTick>
 8003f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f74:	e00a      	b.n	8003f8c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f76:	f7fd fd3b 	bl	80019f0 <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d903      	bls.n	8003f8c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e15c      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
 8003f88:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f8c:	4b91      	ldr	r3, [pc, #580]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8003f8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f90:	f003 0302 	and.w	r3, r3, #2
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1ee      	bne.n	8003f76 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0304 	and.w	r3, r3, #4
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	f000 80a4 	beq.w	80040ee <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fa6:	4b8b      	ldr	r3, [pc, #556]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003faa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d10d      	bne.n	8003fce <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fb2:	4b88      	ldr	r3, [pc, #544]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8003fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb6:	4a87      	ldr	r2, [pc, #540]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8003fb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fbe:	4b85      	ldr	r3, [pc, #532]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fc6:	60bb      	str	r3, [r7, #8]
 8003fc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fce:	4b82      	ldr	r3, [pc, #520]	@ (80041d8 <HAL_RCC_OscConfig+0x4d0>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d118      	bne.n	800400c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003fda:	4b7f      	ldr	r3, [pc, #508]	@ (80041d8 <HAL_RCC_OscConfig+0x4d0>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a7e      	ldr	r2, [pc, #504]	@ (80041d8 <HAL_RCC_OscConfig+0x4d0>)
 8003fe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fe4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fe6:	f7fd fd03 	bl	80019f0 <HAL_GetTick>
 8003fea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fec:	e008      	b.n	8004000 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fee:	f7fd fcff 	bl	80019f0 <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b64      	cmp	r3, #100	@ 0x64
 8003ffa:	d901      	bls.n	8004000 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e120      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004000:	4b75      	ldr	r3, [pc, #468]	@ (80041d8 <HAL_RCC_OscConfig+0x4d0>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004008:	2b00      	cmp	r3, #0
 800400a:	d0f0      	beq.n	8003fee <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d106      	bne.n	8004022 <HAL_RCC_OscConfig+0x31a>
 8004014:	4b6f      	ldr	r3, [pc, #444]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8004016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004018:	4a6e      	ldr	r2, [pc, #440]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 800401a:	f043 0301 	orr.w	r3, r3, #1
 800401e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004020:	e02d      	b.n	800407e <HAL_RCC_OscConfig+0x376>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d10c      	bne.n	8004044 <HAL_RCC_OscConfig+0x33c>
 800402a:	4b6a      	ldr	r3, [pc, #424]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 800402c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800402e:	4a69      	ldr	r2, [pc, #420]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8004030:	f023 0301 	bic.w	r3, r3, #1
 8004034:	6713      	str	r3, [r2, #112]	@ 0x70
 8004036:	4b67      	ldr	r3, [pc, #412]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8004038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800403a:	4a66      	ldr	r2, [pc, #408]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 800403c:	f023 0304 	bic.w	r3, r3, #4
 8004040:	6713      	str	r3, [r2, #112]	@ 0x70
 8004042:	e01c      	b.n	800407e <HAL_RCC_OscConfig+0x376>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	2b05      	cmp	r3, #5
 800404a:	d10c      	bne.n	8004066 <HAL_RCC_OscConfig+0x35e>
 800404c:	4b61      	ldr	r3, [pc, #388]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 800404e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004050:	4a60      	ldr	r2, [pc, #384]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8004052:	f043 0304 	orr.w	r3, r3, #4
 8004056:	6713      	str	r3, [r2, #112]	@ 0x70
 8004058:	4b5e      	ldr	r3, [pc, #376]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 800405a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800405c:	4a5d      	ldr	r2, [pc, #372]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 800405e:	f043 0301 	orr.w	r3, r3, #1
 8004062:	6713      	str	r3, [r2, #112]	@ 0x70
 8004064:	e00b      	b.n	800407e <HAL_RCC_OscConfig+0x376>
 8004066:	4b5b      	ldr	r3, [pc, #364]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8004068:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800406a:	4a5a      	ldr	r2, [pc, #360]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 800406c:	f023 0301 	bic.w	r3, r3, #1
 8004070:	6713      	str	r3, [r2, #112]	@ 0x70
 8004072:	4b58      	ldr	r3, [pc, #352]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8004074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004076:	4a57      	ldr	r2, [pc, #348]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8004078:	f023 0304 	bic.w	r3, r3, #4
 800407c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d015      	beq.n	80040b2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004086:	f7fd fcb3 	bl	80019f0 <HAL_GetTick>
 800408a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800408c:	e00a      	b.n	80040a4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800408e:	f7fd fcaf 	bl	80019f0 <HAL_GetTick>
 8004092:	4602      	mov	r2, r0
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	f241 3288 	movw	r2, #5000	@ 0x1388
 800409c:	4293      	cmp	r3, r2
 800409e:	d901      	bls.n	80040a4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e0ce      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040a4:	4b4b      	ldr	r3, [pc, #300]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 80040a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040a8:	f003 0302 	and.w	r3, r3, #2
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d0ee      	beq.n	800408e <HAL_RCC_OscConfig+0x386>
 80040b0:	e014      	b.n	80040dc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040b2:	f7fd fc9d 	bl	80019f0 <HAL_GetTick>
 80040b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040b8:	e00a      	b.n	80040d0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ba:	f7fd fc99 	bl	80019f0 <HAL_GetTick>
 80040be:	4602      	mov	r2, r0
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d901      	bls.n	80040d0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80040cc:	2303      	movs	r3, #3
 80040ce:	e0b8      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040d0:	4b40      	ldr	r3, [pc, #256]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 80040d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040d4:	f003 0302 	and.w	r3, r3, #2
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d1ee      	bne.n	80040ba <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80040dc:	7dfb      	ldrb	r3, [r7, #23]
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d105      	bne.n	80040ee <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040e2:	4b3c      	ldr	r3, [pc, #240]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 80040e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e6:	4a3b      	ldr	r2, [pc, #236]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 80040e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040ec:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	f000 80a4 	beq.w	8004240 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040f8:	4b36      	ldr	r3, [pc, #216]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f003 030c 	and.w	r3, r3, #12
 8004100:	2b08      	cmp	r3, #8
 8004102:	d06b      	beq.n	80041dc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	699b      	ldr	r3, [r3, #24]
 8004108:	2b02      	cmp	r3, #2
 800410a:	d149      	bne.n	80041a0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800410c:	4b31      	ldr	r3, [pc, #196]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a30      	ldr	r2, [pc, #192]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8004112:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004116:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004118:	f7fd fc6a 	bl	80019f0 <HAL_GetTick>
 800411c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800411e:	e008      	b.n	8004132 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004120:	f7fd fc66 	bl	80019f0 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	2b02      	cmp	r3, #2
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e087      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004132:	4b28      	ldr	r3, [pc, #160]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d1f0      	bne.n	8004120 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	69da      	ldr	r2, [r3, #28]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	431a      	orrs	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800414c:	019b      	lsls	r3, r3, #6
 800414e:	431a      	orrs	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004154:	085b      	lsrs	r3, r3, #1
 8004156:	3b01      	subs	r3, #1
 8004158:	041b      	lsls	r3, r3, #16
 800415a:	431a      	orrs	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004160:	061b      	lsls	r3, r3, #24
 8004162:	4313      	orrs	r3, r2
 8004164:	4a1b      	ldr	r2, [pc, #108]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8004166:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800416a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800416c:	4b19      	ldr	r3, [pc, #100]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a18      	ldr	r2, [pc, #96]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8004172:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004176:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004178:	f7fd fc3a 	bl	80019f0 <HAL_GetTick>
 800417c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800417e:	e008      	b.n	8004192 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004180:	f7fd fc36 	bl	80019f0 <HAL_GetTick>
 8004184:	4602      	mov	r2, r0
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	2b02      	cmp	r3, #2
 800418c:	d901      	bls.n	8004192 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e057      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004192:	4b10      	ldr	r3, [pc, #64]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800419a:	2b00      	cmp	r3, #0
 800419c:	d0f0      	beq.n	8004180 <HAL_RCC_OscConfig+0x478>
 800419e:	e04f      	b.n	8004240 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041a0:	4b0c      	ldr	r3, [pc, #48]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a0b      	ldr	r2, [pc, #44]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 80041a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ac:	f7fd fc20 	bl	80019f0 <HAL_GetTick>
 80041b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041b2:	e008      	b.n	80041c6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b4:	f7fd fc1c 	bl	80019f0 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e03d      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041c6:	4b03      	ldr	r3, [pc, #12]	@ (80041d4 <HAL_RCC_OscConfig+0x4cc>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1f0      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4ac>
 80041d2:	e035      	b.n	8004240 <HAL_RCC_OscConfig+0x538>
 80041d4:	40023800 	.word	0x40023800
 80041d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80041dc:	4b1b      	ldr	r3, [pc, #108]	@ (800424c <HAL_RCC_OscConfig+0x544>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d028      	beq.n	800423c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d121      	bne.n	800423c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004202:	429a      	cmp	r2, r3
 8004204:	d11a      	bne.n	800423c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800420c:	4013      	ands	r3, r2
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004212:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004214:	4293      	cmp	r3, r2
 8004216:	d111      	bne.n	800423c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004222:	085b      	lsrs	r3, r3, #1
 8004224:	3b01      	subs	r3, #1
 8004226:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004228:	429a      	cmp	r2, r3
 800422a:	d107      	bne.n	800423c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004236:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004238:	429a      	cmp	r2, r3
 800423a:	d001      	beq.n	8004240 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e000      	b.n	8004242 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004240:	2300      	movs	r3, #0
}
 8004242:	4618      	mov	r0, r3
 8004244:	3718      	adds	r7, #24
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	40023800 	.word	0x40023800

08004250 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800425a:	2300      	movs	r3, #0
 800425c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d101      	bne.n	8004268 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e0d0      	b.n	800440a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004268:	4b6a      	ldr	r3, [pc, #424]	@ (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 030f 	and.w	r3, r3, #15
 8004270:	683a      	ldr	r2, [r7, #0]
 8004272:	429a      	cmp	r2, r3
 8004274:	d910      	bls.n	8004298 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004276:	4b67      	ldr	r3, [pc, #412]	@ (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f023 020f 	bic.w	r2, r3, #15
 800427e:	4965      	ldr	r1, [pc, #404]	@ (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	4313      	orrs	r3, r2
 8004284:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004286:	4b63      	ldr	r3, [pc, #396]	@ (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 030f 	and.w	r3, r3, #15
 800428e:	683a      	ldr	r2, [r7, #0]
 8004290:	429a      	cmp	r2, r3
 8004292:	d001      	beq.n	8004298 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e0b8      	b.n	800440a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d020      	beq.n	80042e6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0304 	and.w	r3, r3, #4
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d005      	beq.n	80042bc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042b0:	4b59      	ldr	r3, [pc, #356]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	4a58      	ldr	r2, [pc, #352]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 80042b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80042ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0308 	and.w	r3, r3, #8
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d005      	beq.n	80042d4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042c8:	4b53      	ldr	r3, [pc, #332]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	4a52      	ldr	r2, [pc, #328]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 80042ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80042d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042d4:	4b50      	ldr	r3, [pc, #320]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	494d      	ldr	r1, [pc, #308]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d040      	beq.n	8004374 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d107      	bne.n	800430a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042fa:	4b47      	ldr	r3, [pc, #284]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d115      	bne.n	8004332 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e07f      	b.n	800440a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	2b02      	cmp	r3, #2
 8004310:	d107      	bne.n	8004322 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004312:	4b41      	ldr	r3, [pc, #260]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d109      	bne.n	8004332 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e073      	b.n	800440a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004322:	4b3d      	ldr	r3, [pc, #244]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d101      	bne.n	8004332 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e06b      	b.n	800440a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004332:	4b39      	ldr	r3, [pc, #228]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	f023 0203 	bic.w	r2, r3, #3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	4936      	ldr	r1, [pc, #216]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 8004340:	4313      	orrs	r3, r2
 8004342:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004344:	f7fd fb54 	bl	80019f0 <HAL_GetTick>
 8004348:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800434a:	e00a      	b.n	8004362 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800434c:	f7fd fb50 	bl	80019f0 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	f241 3288 	movw	r2, #5000	@ 0x1388
 800435a:	4293      	cmp	r3, r2
 800435c:	d901      	bls.n	8004362 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e053      	b.n	800440a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004362:	4b2d      	ldr	r3, [pc, #180]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f003 020c 	and.w	r2, r3, #12
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	429a      	cmp	r2, r3
 8004372:	d1eb      	bne.n	800434c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004374:	4b27      	ldr	r3, [pc, #156]	@ (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 030f 	and.w	r3, r3, #15
 800437c:	683a      	ldr	r2, [r7, #0]
 800437e:	429a      	cmp	r2, r3
 8004380:	d210      	bcs.n	80043a4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004382:	4b24      	ldr	r3, [pc, #144]	@ (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f023 020f 	bic.w	r2, r3, #15
 800438a:	4922      	ldr	r1, [pc, #136]	@ (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	4313      	orrs	r3, r2
 8004390:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004392:	4b20      	ldr	r3, [pc, #128]	@ (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 030f 	and.w	r3, r3, #15
 800439a:	683a      	ldr	r2, [r7, #0]
 800439c:	429a      	cmp	r2, r3
 800439e:	d001      	beq.n	80043a4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e032      	b.n	800440a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0304 	and.w	r3, r3, #4
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d008      	beq.n	80043c2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043b0:	4b19      	ldr	r3, [pc, #100]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	4916      	ldr	r1, [pc, #88]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0308 	and.w	r3, r3, #8
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d009      	beq.n	80043e2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043ce:	4b12      	ldr	r3, [pc, #72]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	490e      	ldr	r1, [pc, #56]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80043e2:	f000 f821 	bl	8004428 <HAL_RCC_GetSysClockFreq>
 80043e6:	4602      	mov	r2, r0
 80043e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	091b      	lsrs	r3, r3, #4
 80043ee:	f003 030f 	and.w	r3, r3, #15
 80043f2:	490a      	ldr	r1, [pc, #40]	@ (800441c <HAL_RCC_ClockConfig+0x1cc>)
 80043f4:	5ccb      	ldrb	r3, [r1, r3]
 80043f6:	fa22 f303 	lsr.w	r3, r2, r3
 80043fa:	4a09      	ldr	r2, [pc, #36]	@ (8004420 <HAL_RCC_ClockConfig+0x1d0>)
 80043fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80043fe:	4b09      	ldr	r3, [pc, #36]	@ (8004424 <HAL_RCC_ClockConfig+0x1d4>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4618      	mov	r0, r3
 8004404:	f7fd fab0 	bl	8001968 <HAL_InitTick>

  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	3710      	adds	r7, #16
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	40023c00 	.word	0x40023c00
 8004418:	40023800 	.word	0x40023800
 800441c:	0800f0e8 	.word	0x0800f0e8
 8004420:	20000008 	.word	0x20000008
 8004424:	2000000c 	.word	0x2000000c

08004428 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004428:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800442c:	b094      	sub	sp, #80	@ 0x50
 800442e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004430:	2300      	movs	r3, #0
 8004432:	647b      	str	r3, [r7, #68]	@ 0x44
 8004434:	2300      	movs	r3, #0
 8004436:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004438:	2300      	movs	r3, #0
 800443a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 800443c:	2300      	movs	r3, #0
 800443e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004440:	4b79      	ldr	r3, [pc, #484]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x200>)
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f003 030c 	and.w	r3, r3, #12
 8004448:	2b08      	cmp	r3, #8
 800444a:	d00d      	beq.n	8004468 <HAL_RCC_GetSysClockFreq+0x40>
 800444c:	2b08      	cmp	r3, #8
 800444e:	f200 80e1 	bhi.w	8004614 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004452:	2b00      	cmp	r3, #0
 8004454:	d002      	beq.n	800445c <HAL_RCC_GetSysClockFreq+0x34>
 8004456:	2b04      	cmp	r3, #4
 8004458:	d003      	beq.n	8004462 <HAL_RCC_GetSysClockFreq+0x3a>
 800445a:	e0db      	b.n	8004614 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800445c:	4b73      	ldr	r3, [pc, #460]	@ (800462c <HAL_RCC_GetSysClockFreq+0x204>)
 800445e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004460:	e0db      	b.n	800461a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004462:	4b72      	ldr	r3, [pc, #456]	@ (800462c <HAL_RCC_GetSysClockFreq+0x204>)
 8004464:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004466:	e0d8      	b.n	800461a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004468:	4b6f      	ldr	r3, [pc, #444]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x200>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004470:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004472:	4b6d      	ldr	r3, [pc, #436]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x200>)
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d063      	beq.n	8004546 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800447e:	4b6a      	ldr	r3, [pc, #424]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x200>)
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	099b      	lsrs	r3, r3, #6
 8004484:	2200      	movs	r2, #0
 8004486:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004488:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800448a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800448c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004490:	633b      	str	r3, [r7, #48]	@ 0x30
 8004492:	2300      	movs	r3, #0
 8004494:	637b      	str	r3, [r7, #52]	@ 0x34
 8004496:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800449a:	4622      	mov	r2, r4
 800449c:	462b      	mov	r3, r5
 800449e:	f04f 0000 	mov.w	r0, #0
 80044a2:	f04f 0100 	mov.w	r1, #0
 80044a6:	0159      	lsls	r1, r3, #5
 80044a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044ac:	0150      	lsls	r0, r2, #5
 80044ae:	4602      	mov	r2, r0
 80044b0:	460b      	mov	r3, r1
 80044b2:	4621      	mov	r1, r4
 80044b4:	1a51      	subs	r1, r2, r1
 80044b6:	6139      	str	r1, [r7, #16]
 80044b8:	4629      	mov	r1, r5
 80044ba:	eb63 0301 	sbc.w	r3, r3, r1
 80044be:	617b      	str	r3, [r7, #20]
 80044c0:	f04f 0200 	mov.w	r2, #0
 80044c4:	f04f 0300 	mov.w	r3, #0
 80044c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80044cc:	4659      	mov	r1, fp
 80044ce:	018b      	lsls	r3, r1, #6
 80044d0:	4651      	mov	r1, sl
 80044d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80044d6:	4651      	mov	r1, sl
 80044d8:	018a      	lsls	r2, r1, #6
 80044da:	4651      	mov	r1, sl
 80044dc:	ebb2 0801 	subs.w	r8, r2, r1
 80044e0:	4659      	mov	r1, fp
 80044e2:	eb63 0901 	sbc.w	r9, r3, r1
 80044e6:	f04f 0200 	mov.w	r2, #0
 80044ea:	f04f 0300 	mov.w	r3, #0
 80044ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80044f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80044f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80044fa:	4690      	mov	r8, r2
 80044fc:	4699      	mov	r9, r3
 80044fe:	4623      	mov	r3, r4
 8004500:	eb18 0303 	adds.w	r3, r8, r3
 8004504:	60bb      	str	r3, [r7, #8]
 8004506:	462b      	mov	r3, r5
 8004508:	eb49 0303 	adc.w	r3, r9, r3
 800450c:	60fb      	str	r3, [r7, #12]
 800450e:	f04f 0200 	mov.w	r2, #0
 8004512:	f04f 0300 	mov.w	r3, #0
 8004516:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800451a:	4629      	mov	r1, r5
 800451c:	028b      	lsls	r3, r1, #10
 800451e:	4621      	mov	r1, r4
 8004520:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004524:	4621      	mov	r1, r4
 8004526:	028a      	lsls	r2, r1, #10
 8004528:	4610      	mov	r0, r2
 800452a:	4619      	mov	r1, r3
 800452c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800452e:	2200      	movs	r2, #0
 8004530:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004532:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004534:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004538:	f7fb fec2 	bl	80002c0 <__aeabi_uldivmod>
 800453c:	4602      	mov	r2, r0
 800453e:	460b      	mov	r3, r1
 8004540:	4613      	mov	r3, r2
 8004542:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004544:	e058      	b.n	80045f8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004546:	4b38      	ldr	r3, [pc, #224]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x200>)
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	099b      	lsrs	r3, r3, #6
 800454c:	2200      	movs	r2, #0
 800454e:	4618      	mov	r0, r3
 8004550:	4611      	mov	r1, r2
 8004552:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004556:	623b      	str	r3, [r7, #32]
 8004558:	2300      	movs	r3, #0
 800455a:	627b      	str	r3, [r7, #36]	@ 0x24
 800455c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004560:	4642      	mov	r2, r8
 8004562:	464b      	mov	r3, r9
 8004564:	f04f 0000 	mov.w	r0, #0
 8004568:	f04f 0100 	mov.w	r1, #0
 800456c:	0159      	lsls	r1, r3, #5
 800456e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004572:	0150      	lsls	r0, r2, #5
 8004574:	4602      	mov	r2, r0
 8004576:	460b      	mov	r3, r1
 8004578:	4641      	mov	r1, r8
 800457a:	ebb2 0a01 	subs.w	sl, r2, r1
 800457e:	4649      	mov	r1, r9
 8004580:	eb63 0b01 	sbc.w	fp, r3, r1
 8004584:	f04f 0200 	mov.w	r2, #0
 8004588:	f04f 0300 	mov.w	r3, #0
 800458c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004590:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004594:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004598:	ebb2 040a 	subs.w	r4, r2, sl
 800459c:	eb63 050b 	sbc.w	r5, r3, fp
 80045a0:	f04f 0200 	mov.w	r2, #0
 80045a4:	f04f 0300 	mov.w	r3, #0
 80045a8:	00eb      	lsls	r3, r5, #3
 80045aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045ae:	00e2      	lsls	r2, r4, #3
 80045b0:	4614      	mov	r4, r2
 80045b2:	461d      	mov	r5, r3
 80045b4:	4643      	mov	r3, r8
 80045b6:	18e3      	adds	r3, r4, r3
 80045b8:	603b      	str	r3, [r7, #0]
 80045ba:	464b      	mov	r3, r9
 80045bc:	eb45 0303 	adc.w	r3, r5, r3
 80045c0:	607b      	str	r3, [r7, #4]
 80045c2:	f04f 0200 	mov.w	r2, #0
 80045c6:	f04f 0300 	mov.w	r3, #0
 80045ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80045ce:	4629      	mov	r1, r5
 80045d0:	028b      	lsls	r3, r1, #10
 80045d2:	4621      	mov	r1, r4
 80045d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80045d8:	4621      	mov	r1, r4
 80045da:	028a      	lsls	r2, r1, #10
 80045dc:	4610      	mov	r0, r2
 80045de:	4619      	mov	r1, r3
 80045e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045e2:	2200      	movs	r2, #0
 80045e4:	61bb      	str	r3, [r7, #24]
 80045e6:	61fa      	str	r2, [r7, #28]
 80045e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045ec:	f7fb fe68 	bl	80002c0 <__aeabi_uldivmod>
 80045f0:	4602      	mov	r2, r0
 80045f2:	460b      	mov	r3, r1
 80045f4:	4613      	mov	r3, r2
 80045f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80045f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x200>)
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	0c1b      	lsrs	r3, r3, #16
 80045fe:	f003 0303 	and.w	r3, r3, #3
 8004602:	3301      	adds	r3, #1
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004608:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800460a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800460c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004610:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004612:	e002      	b.n	800461a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004614:	4b05      	ldr	r3, [pc, #20]	@ (800462c <HAL_RCC_GetSysClockFreq+0x204>)
 8004616:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004618:	bf00      	nop
    }
  }
  return sysclockfreq;
 800461a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800461c:	4618      	mov	r0, r3
 800461e:	3750      	adds	r7, #80	@ 0x50
 8004620:	46bd      	mov	sp, r7
 8004622:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004626:	bf00      	nop
 8004628:	40023800 	.word	0x40023800
 800462c:	00f42400 	.word	0x00f42400

08004630 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004634:	4b03      	ldr	r3, [pc, #12]	@ (8004644 <HAL_RCC_GetHCLKFreq+0x14>)
 8004636:	681b      	ldr	r3, [r3, #0]
}
 8004638:	4618      	mov	r0, r3
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr
 8004642:	bf00      	nop
 8004644:	20000008 	.word	0x20000008

08004648 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b088      	sub	sp, #32
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004650:	2300      	movs	r3, #0
 8004652:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004654:	2300      	movs	r3, #0
 8004656:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8004658:	2300      	movs	r3, #0
 800465a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800465c:	2300      	movs	r3, #0
 800465e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0301 	and.w	r3, r3, #1
 8004668:	2b00      	cmp	r3, #0
 800466a:	d012      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800466c:	4b65      	ldr	r3, [pc, #404]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	4a64      	ldr	r2, [pc, #400]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004672:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004676:	6093      	str	r3, [r2, #8]
 8004678:	4b62      	ldr	r3, [pc, #392]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800467a:	689a      	ldr	r2, [r3, #8]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004680:	4960      	ldr	r1, [pc, #384]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004682:	4313      	orrs	r3, r2
 8004684:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800468a:	2b00      	cmp	r3, #0
 800468c:	d101      	bne.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 800468e:	2301      	movs	r3, #1
 8004690:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d017      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800469e:	4b59      	ldr	r3, [pc, #356]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80046a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046a4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046ac:	4955      	ldr	r1, [pc, #340]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80046ae:	4313      	orrs	r3, r2
 80046b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046bc:	d101      	bne.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 80046be:	2301      	movs	r3, #1
 80046c0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 80046ca:	2301      	movs	r3, #1
 80046cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d017      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80046da:	4b4a      	ldr	r3, [pc, #296]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80046dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046e0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e8:	4946      	ldr	r1, [pc, #280]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80046ea:	4313      	orrs	r3, r2
 80046ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046f8:	d101      	bne.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 80046fa:	2301      	movs	r3, #1
 80046fc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004702:	2b00      	cmp	r3, #0
 8004704:	d101      	bne.n	800470a <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8004706:	2301      	movs	r3, #1
 8004708:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0320 	and.w	r3, r3, #32
 8004712:	2b00      	cmp	r3, #0
 8004714:	f000 808b 	beq.w	800482e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004718:	4b3a      	ldr	r3, [pc, #232]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800471a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471c:	4a39      	ldr	r2, [pc, #228]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800471e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004722:	6413      	str	r3, [r2, #64]	@ 0x40
 8004724:	4b37      	ldr	r3, [pc, #220]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004728:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800472c:	60fb      	str	r3, [r7, #12]
 800472e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004730:	4b35      	ldr	r3, [pc, #212]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a34      	ldr	r2, [pc, #208]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004736:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800473a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800473c:	f7fd f958 	bl	80019f0 <HAL_GetTick>
 8004740:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004742:	e008      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004744:	f7fd f954 	bl	80019f0 <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	2b64      	cmp	r3, #100	@ 0x64
 8004750:	d901      	bls.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e2bc      	b.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004756:	4b2c      	ldr	r3, [pc, #176]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800475e:	2b00      	cmp	r3, #0
 8004760:	d0f0      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004762:	4b28      	ldr	r3, [pc, #160]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004766:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800476a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d035      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004776:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	429a      	cmp	r2, r3
 800477e:	d02e      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004780:	4b20      	ldr	r3, [pc, #128]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004782:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004784:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004788:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800478a:	4b1e      	ldr	r3, [pc, #120]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800478c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800478e:	4a1d      	ldr	r2, [pc, #116]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004790:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004794:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004796:	4b1b      	ldr	r3, [pc, #108]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800479a:	4a1a      	ldr	r2, [pc, #104]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800479c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047a0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80047a2:	4a18      	ldr	r2, [pc, #96]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80047a8:	4b16      	ldr	r3, [pc, #88]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80047aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ac:	f003 0301 	and.w	r3, r3, #1
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d114      	bne.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047b4:	f7fd f91c 	bl	80019f0 <HAL_GetTick>
 80047b8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047ba:	e00a      	b.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047bc:	f7fd f918 	bl	80019f0 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d901      	bls.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e27e      	b.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80047d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d6:	f003 0302 	and.w	r3, r3, #2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d0ee      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047ea:	d111      	bne.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 80047ec:	4b05      	ldr	r3, [pc, #20]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80047f8:	4b04      	ldr	r3, [pc, #16]	@ (800480c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80047fa:	400b      	ands	r3, r1
 80047fc:	4901      	ldr	r1, [pc, #4]	@ (8004804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	608b      	str	r3, [r1, #8]
 8004802:	e00b      	b.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004804:	40023800 	.word	0x40023800
 8004808:	40007000 	.word	0x40007000
 800480c:	0ffffcff 	.word	0x0ffffcff
 8004810:	4ba4      	ldr	r3, [pc, #656]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	4aa3      	ldr	r2, [pc, #652]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004816:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800481a:	6093      	str	r3, [r2, #8]
 800481c:	4ba1      	ldr	r3, [pc, #644]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800481e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004824:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004828:	499e      	ldr	r1, [pc, #632]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800482a:	4313      	orrs	r3, r2
 800482c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0310 	and.w	r3, r3, #16
 8004836:	2b00      	cmp	r3, #0
 8004838:	d010      	beq.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800483a:	4b9a      	ldr	r3, [pc, #616]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800483c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004840:	4a98      	ldr	r2, [pc, #608]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004842:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004846:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800484a:	4b96      	ldr	r3, [pc, #600]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800484c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004854:	4993      	ldr	r1, [pc, #588]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004856:	4313      	orrs	r3, r2
 8004858:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00a      	beq.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004868:	4b8e      	ldr	r3, [pc, #568]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800486a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800486e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004876:	498b      	ldr	r1, [pc, #556]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004878:	4313      	orrs	r3, r2
 800487a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d00a      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800488a:	4b86      	ldr	r3, [pc, #536]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800488c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004890:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004898:	4982      	ldr	r1, [pc, #520]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800489a:	4313      	orrs	r3, r2
 800489c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d00a      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80048ac:	4b7d      	ldr	r3, [pc, #500]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80048ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048ba:	497a      	ldr	r1, [pc, #488]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80048bc:	4313      	orrs	r3, r2
 80048be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d00a      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048ce:	4b75      	ldr	r3, [pc, #468]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80048d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048d4:	f023 0203 	bic.w	r2, r3, #3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048dc:	4971      	ldr	r1, [pc, #452]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80048de:	4313      	orrs	r3, r2
 80048e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d00a      	beq.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048f0:	4b6c      	ldr	r3, [pc, #432]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80048f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048f6:	f023 020c 	bic.w	r2, r3, #12
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048fe:	4969      	ldr	r1, [pc, #420]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004900:	4313      	orrs	r3, r2
 8004902:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00a      	beq.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004912:	4b64      	ldr	r3, [pc, #400]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004914:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004918:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004920:	4960      	ldr	r1, [pc, #384]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004922:	4313      	orrs	r3, r2
 8004924:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004930:	2b00      	cmp	r3, #0
 8004932:	d00a      	beq.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004934:	4b5b      	ldr	r3, [pc, #364]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800493a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004942:	4958      	ldr	r1, [pc, #352]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004944:	4313      	orrs	r3, r2
 8004946:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00a      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004956:	4b53      	ldr	r3, [pc, #332]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004958:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800495c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004964:	494f      	ldr	r1, [pc, #316]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004966:	4313      	orrs	r3, r2
 8004968:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004974:	2b00      	cmp	r3, #0
 8004976:	d00a      	beq.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004978:	4b4a      	ldr	r3, [pc, #296]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800497a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800497e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004986:	4947      	ldr	r1, [pc, #284]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004988:	4313      	orrs	r3, r2
 800498a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d00a      	beq.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800499a:	4b42      	ldr	r3, [pc, #264]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800499c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049a8:	493e      	ldr	r1, [pc, #248]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d00a      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80049bc:	4b39      	ldr	r3, [pc, #228]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80049be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ca:	4936      	ldr	r1, [pc, #216]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80049cc:	4313      	orrs	r3, r2
 80049ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d011      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80049de:	4b31      	ldr	r3, [pc, #196]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80049e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049ec:	492d      	ldr	r1, [pc, #180]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049fc:	d101      	bne.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 80049fe:	2301      	movs	r3, #1
 8004a00:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00a      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a0e:	4b25      	ldr	r3, [pc, #148]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a14:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a1c:	4921      	ldr	r1, [pc, #132]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d00a      	beq.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a30:	4b1c      	ldr	r3, [pc, #112]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a36:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a3e:	4919      	ldr	r1, [pc, #100]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00a      	beq.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004a52:	4b14      	ldr	r3, [pc, #80]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a58:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a60:	4910      	ldr	r1, [pc, #64]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004a62:	4313      	orrs	r3, r2
 8004a64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d006      	beq.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x434>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	f000 809d 	beq.w	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004a7c:	4b09      	ldr	r3, [pc, #36]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a08      	ldr	r2, [pc, #32]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004a82:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004a86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a88:	f7fc ffb2 	bl	80019f0 <HAL_GetTick>
 8004a8c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004a8e:	e00b      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004a90:	f7fc ffae 	bl	80019f0 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	2b64      	cmp	r3, #100	@ 0x64
 8004a9c:	d904      	bls.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e116      	b.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8004aa2:	bf00      	nop
 8004aa4:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004aa8:	4b8b      	ldr	r3, [pc, #556]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d1ed      	bne.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0301 	and.w	r3, r3, #1
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d017      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d113      	bne.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004ac8:	4b83      	ldr	r3, [pc, #524]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004aca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ace:	0e1b      	lsrs	r3, r3, #24
 8004ad0:	f003 030f 	and.w	r3, r3, #15
 8004ad4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	019a      	lsls	r2, r3, #6
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	061b      	lsls	r3, r3, #24
 8004ae0:	431a      	orrs	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	071b      	lsls	r3, r3, #28
 8004ae8:	497b      	ldr	r1, [pc, #492]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d004      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b00:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b04:	d00a      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d024      	beq.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b1a:	d11f      	bne.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004b1c:	4b6e      	ldr	r3, [pc, #440]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004b1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b22:	0f1b      	lsrs	r3, r3, #28
 8004b24:	f003 0307 	and.w	r3, r3, #7
 8004b28:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	019a      	lsls	r2, r3, #6
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	061b      	lsls	r3, r3, #24
 8004b36:	431a      	orrs	r2, r3
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	071b      	lsls	r3, r3, #28
 8004b3c:	4966      	ldr	r1, [pc, #408]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004b44:	4b64      	ldr	r3, [pc, #400]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004b46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b4a:	f023 021f 	bic.w	r2, r3, #31
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	3b01      	subs	r3, #1
 8004b54:	4960      	ldr	r1, [pc, #384]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004b56:	4313      	orrs	r3, r2
 8004b58:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d00d      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	019a      	lsls	r2, r3, #6
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	061b      	lsls	r3, r3, #24
 8004b74:	431a      	orrs	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	071b      	lsls	r3, r3, #28
 8004b7c:	4956      	ldr	r1, [pc, #344]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004b84:	4b54      	ldr	r3, [pc, #336]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a53      	ldr	r2, [pc, #332]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004b8a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004b8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b90:	f7fc ff2e 	bl	80019f0 <HAL_GetTick>
 8004b94:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b96:	e008      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004b98:	f7fc ff2a 	bl	80019f0 <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	2b64      	cmp	r3, #100	@ 0x64
 8004ba4:	d901      	bls.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e092      	b.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004baa:	4b4b      	ldr	r3, [pc, #300]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d0f0      	beq.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	f040 8088 	bne.w	8004cce <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004bbe:	4b46      	ldr	r3, [pc, #280]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a45      	ldr	r2, [pc, #276]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004bc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bc8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bca:	f7fc ff11 	bl	80019f0 <HAL_GetTick>
 8004bce:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004bd0:	e008      	b.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004bd2:	f7fc ff0d 	bl	80019f0 <HAL_GetTick>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	2b64      	cmp	r3, #100	@ 0x64
 8004bde:	d901      	bls.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004be0:	2303      	movs	r3, #3
 8004be2:	e075      	b.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004be4:	4b3c      	ldr	r3, [pc, #240]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004bec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bf0:	d0ef      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d009      	beq.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d024      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d120      	bne.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004c1a:	4b2f      	ldr	r3, [pc, #188]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c20:	0c1b      	lsrs	r3, r3, #16
 8004c22:	f003 0303 	and.w	r3, r3, #3
 8004c26:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	019a      	lsls	r2, r3, #6
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	041b      	lsls	r3, r3, #16
 8004c32:	431a      	orrs	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	695b      	ldr	r3, [r3, #20]
 8004c38:	061b      	lsls	r3, r3, #24
 8004c3a:	4927      	ldr	r1, [pc, #156]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004c42:	4b25      	ldr	r3, [pc, #148]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004c44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c48:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a1b      	ldr	r3, [r3, #32]
 8004c50:	3b01      	subs	r3, #1
 8004c52:	021b      	lsls	r3, r3, #8
 8004c54:	4920      	ldr	r1, [pc, #128]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004c56:	4313      	orrs	r3, r2
 8004c58:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d018      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x652>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c70:	d113      	bne.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004c72:	4b19      	ldr	r3, [pc, #100]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c78:	0e1b      	lsrs	r3, r3, #24
 8004c7a:	f003 030f 	and.w	r3, r3, #15
 8004c7e:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	691b      	ldr	r3, [r3, #16]
 8004c84:	019a      	lsls	r2, r3, #6
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	699b      	ldr	r3, [r3, #24]
 8004c8a:	041b      	lsls	r3, r3, #16
 8004c8c:	431a      	orrs	r2, r3
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	061b      	lsls	r3, r3, #24
 8004c92:	4911      	ldr	r1, [pc, #68]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004c94:	4313      	orrs	r3, r2
 8004c96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a0e      	ldr	r2, [pc, #56]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004ca0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ca4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ca6:	f7fc fea3 	bl	80019f0 <HAL_GetTick>
 8004caa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004cac:	e008      	b.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004cae:	f7fc fe9f 	bl	80019f0 <HAL_GetTick>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	1ad3      	subs	r3, r2, r3
 8004cb8:	2b64      	cmp	r3, #100	@ 0x64
 8004cba:	d901      	bls.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cbc:	2303      	movs	r3, #3
 8004cbe:	e007      	b.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004cc0:	4b05      	ldr	r3, [pc, #20]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ccc:	d1ef      	bne.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3720      	adds	r7, #32
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	40023800 	.word	0x40023800

08004cdc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d101      	bne.n	8004cee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e09d      	b.n	8004e2a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d108      	bne.n	8004d08 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cfe:	d009      	beq.n	8004d14 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	61da      	str	r2, [r3, #28]
 8004d06:	e005      	b.n	8004d14 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d106      	bne.n	8004d34 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f7fc fb2c 	bl	800138c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2202      	movs	r2, #2
 8004d38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d4a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d54:	d902      	bls.n	8004d5c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004d56:	2300      	movs	r3, #0
 8004d58:	60fb      	str	r3, [r7, #12]
 8004d5a:	e002      	b.n	8004d62 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004d5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d60:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004d6a:	d007      	beq.n	8004d7c <HAL_SPI_Init+0xa0>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d74:	d002      	beq.n	8004d7c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004d8c:	431a      	orrs	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	691b      	ldr	r3, [r3, #16]
 8004d92:	f003 0302 	and.w	r3, r3, #2
 8004d96:	431a      	orrs	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	695b      	ldr	r3, [r3, #20]
 8004d9c:	f003 0301 	and.w	r3, r3, #1
 8004da0:	431a      	orrs	r2, r3
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004daa:	431a      	orrs	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	69db      	ldr	r3, [r3, #28]
 8004db0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004db4:	431a      	orrs	r2, r3
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a1b      	ldr	r3, [r3, #32]
 8004dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dbe:	ea42 0103 	orr.w	r1, r2, r3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	699b      	ldr	r3, [r3, #24]
 8004dd6:	0c1b      	lsrs	r3, r3, #16
 8004dd8:	f003 0204 	and.w	r2, r3, #4
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de0:	f003 0310 	and.w	r3, r3, #16
 8004de4:	431a      	orrs	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dea:	f003 0308 	and.w	r3, r3, #8
 8004dee:	431a      	orrs	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004df8:	ea42 0103 	orr.w	r1, r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	430a      	orrs	r2, r1
 8004e08:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	69da      	ldr	r2, [r3, #28]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e18:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3710      	adds	r7, #16
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}

08004e32 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e32:	b580      	push	{r7, lr}
 8004e34:	b088      	sub	sp, #32
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	60f8      	str	r0, [r7, #12]
 8004e3a:	60b9      	str	r1, [r7, #8]
 8004e3c:	603b      	str	r3, [r7, #0]
 8004e3e:	4613      	mov	r3, r2
 8004e40:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e42:	f7fc fdd5 	bl	80019f0 <HAL_GetTick>
 8004e46:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004e48:	88fb      	ldrh	r3, [r7, #6]
 8004e4a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d001      	beq.n	8004e5c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004e58:	2302      	movs	r3, #2
 8004e5a:	e15c      	b.n	8005116 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d002      	beq.n	8004e68 <HAL_SPI_Transmit+0x36>
 8004e62:	88fb      	ldrh	r3, [r7, #6]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d101      	bne.n	8004e6c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e154      	b.n	8005116 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d101      	bne.n	8004e7a <HAL_SPI_Transmit+0x48>
 8004e76:	2302      	movs	r3, #2
 8004e78:	e14d      	b.n	8005116 <HAL_SPI_Transmit+0x2e4>
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2203      	movs	r2, #3
 8004e86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	68ba      	ldr	r2, [r7, #8]
 8004e94:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	88fa      	ldrh	r2, [r7, #6]
 8004e9a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	88fa      	ldrh	r2, [r7, #6]
 8004ea0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ecc:	d10f      	bne.n	8004eee <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004edc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004eec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ef8:	2b40      	cmp	r3, #64	@ 0x40
 8004efa:	d007      	beq.n	8004f0c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004f14:	d952      	bls.n	8004fbc <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d002      	beq.n	8004f24 <HAL_SPI_Transmit+0xf2>
 8004f1e:	8b7b      	ldrh	r3, [r7, #26]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d145      	bne.n	8004fb0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f28:	881a      	ldrh	r2, [r3, #0]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f34:	1c9a      	adds	r2, r3, #2
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	3b01      	subs	r3, #1
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004f48:	e032      	b.n	8004fb0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	f003 0302 	and.w	r3, r3, #2
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d112      	bne.n	8004f7e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f5c:	881a      	ldrh	r2, [r3, #0]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f68:	1c9a      	adds	r2, r3, #2
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	3b01      	subs	r3, #1
 8004f76:	b29a      	uxth	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f7c:	e018      	b.n	8004fb0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f7e:	f7fc fd37 	bl	80019f0 <HAL_GetTick>
 8004f82:	4602      	mov	r2, r0
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	683a      	ldr	r2, [r7, #0]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d803      	bhi.n	8004f96 <HAL_SPI_Transmit+0x164>
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f94:	d102      	bne.n	8004f9c <HAL_SPI_Transmit+0x16a>
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d109      	bne.n	8004fb0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	e0b2      	b.n	8005116 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d1c7      	bne.n	8004f4a <HAL_SPI_Transmit+0x118>
 8004fba:	e083      	b.n	80050c4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d002      	beq.n	8004fca <HAL_SPI_Transmit+0x198>
 8004fc4:	8b7b      	ldrh	r3, [r7, #26]
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d177      	bne.n	80050ba <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d912      	bls.n	8004ffa <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd8:	881a      	ldrh	r2, [r3, #0]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe4:	1c9a      	adds	r2, r3, #2
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	3b02      	subs	r3, #2
 8004ff2:	b29a      	uxth	r2, r3
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ff8:	e05f      	b.n	80050ba <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	330c      	adds	r3, #12
 8005004:	7812      	ldrb	r2, [r2, #0]
 8005006:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800500c:	1c5a      	adds	r2, r3, #1
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005016:	b29b      	uxth	r3, r3
 8005018:	3b01      	subs	r3, #1
 800501a:	b29a      	uxth	r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005020:	e04b      	b.n	80050ba <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f003 0302 	and.w	r3, r3, #2
 800502c:	2b02      	cmp	r3, #2
 800502e:	d12b      	bne.n	8005088 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005034:	b29b      	uxth	r3, r3
 8005036:	2b01      	cmp	r3, #1
 8005038:	d912      	bls.n	8005060 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800503e:	881a      	ldrh	r2, [r3, #0]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800504a:	1c9a      	adds	r2, r3, #2
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005054:	b29b      	uxth	r3, r3
 8005056:	3b02      	subs	r3, #2
 8005058:	b29a      	uxth	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800505e:	e02c      	b.n	80050ba <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	330c      	adds	r3, #12
 800506a:	7812      	ldrb	r2, [r2, #0]
 800506c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005072:	1c5a      	adds	r2, r3, #1
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800507c:	b29b      	uxth	r3, r3
 800507e:	3b01      	subs	r3, #1
 8005080:	b29a      	uxth	r2, r3
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005086:	e018      	b.n	80050ba <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005088:	f7fc fcb2 	bl	80019f0 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	683a      	ldr	r2, [r7, #0]
 8005094:	429a      	cmp	r2, r3
 8005096:	d803      	bhi.n	80050a0 <HAL_SPI_Transmit+0x26e>
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800509e:	d102      	bne.n	80050a6 <HAL_SPI_Transmit+0x274>
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d109      	bne.n	80050ba <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2201      	movs	r2, #1
 80050aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e02d      	b.n	8005116 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050be:	b29b      	uxth	r3, r3
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d1ae      	bne.n	8005022 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050c4:	69fa      	ldr	r2, [r7, #28]
 80050c6:	6839      	ldr	r1, [r7, #0]
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	f000 fe69 	bl	8005da0 <SPI_EndRxTxTransaction>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d002      	beq.n	80050da <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2220      	movs	r2, #32
 80050d8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d10a      	bne.n	80050f8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050e2:	2300      	movs	r3, #0
 80050e4:	617b      	str	r3, [r7, #20]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	617b      	str	r3, [r7, #20]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	617b      	str	r3, [r7, #20]
 80050f6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800510c:	2b00      	cmp	r3, #0
 800510e:	d001      	beq.n	8005114 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e000      	b.n	8005116 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005114:	2300      	movs	r3, #0
  }
}
 8005116:	4618      	mov	r0, r3
 8005118:	3720      	adds	r7, #32
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}

0800511e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800511e:	b580      	push	{r7, lr}
 8005120:	b08a      	sub	sp, #40	@ 0x28
 8005122:	af00      	add	r7, sp, #0
 8005124:	60f8      	str	r0, [r7, #12]
 8005126:	60b9      	str	r1, [r7, #8]
 8005128:	607a      	str	r2, [r7, #4]
 800512a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800512c:	2301      	movs	r3, #1
 800512e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005130:	f7fc fc5e 	bl	80019f0 <HAL_GetTick>
 8005134:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800513c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005144:	887b      	ldrh	r3, [r7, #2]
 8005146:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005148:	887b      	ldrh	r3, [r7, #2]
 800514a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800514c:	7ffb      	ldrb	r3, [r7, #31]
 800514e:	2b01      	cmp	r3, #1
 8005150:	d00c      	beq.n	800516c <HAL_SPI_TransmitReceive+0x4e>
 8005152:	69bb      	ldr	r3, [r7, #24]
 8005154:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005158:	d106      	bne.n	8005168 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d102      	bne.n	8005168 <HAL_SPI_TransmitReceive+0x4a>
 8005162:	7ffb      	ldrb	r3, [r7, #31]
 8005164:	2b04      	cmp	r3, #4
 8005166:	d001      	beq.n	800516c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005168:	2302      	movs	r3, #2
 800516a:	e1f3      	b.n	8005554 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d005      	beq.n	800517e <HAL_SPI_TransmitReceive+0x60>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d002      	beq.n	800517e <HAL_SPI_TransmitReceive+0x60>
 8005178:	887b      	ldrh	r3, [r7, #2]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d101      	bne.n	8005182 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e1e8      	b.n	8005554 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005188:	2b01      	cmp	r3, #1
 800518a:	d101      	bne.n	8005190 <HAL_SPI_TransmitReceive+0x72>
 800518c:	2302      	movs	r3, #2
 800518e:	e1e1      	b.n	8005554 <HAL_SPI_TransmitReceive+0x436>
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	2b04      	cmp	r3, #4
 80051a2:	d003      	beq.n	80051ac <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2205      	movs	r2, #5
 80051a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	887a      	ldrh	r2, [r7, #2]
 80051bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	887a      	ldrh	r2, [r7, #2]
 80051c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	68ba      	ldr	r2, [r7, #8]
 80051cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	887a      	ldrh	r2, [r7, #2]
 80051d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	887a      	ldrh	r2, [r7, #2]
 80051d8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2200      	movs	r2, #0
 80051de:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2200      	movs	r2, #0
 80051e4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80051ee:	d802      	bhi.n	80051f6 <HAL_SPI_TransmitReceive+0xd8>
 80051f0:	8abb      	ldrh	r3, [r7, #20]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d908      	bls.n	8005208 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	685a      	ldr	r2, [r3, #4]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005204:	605a      	str	r2, [r3, #4]
 8005206:	e007      	b.n	8005218 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	685a      	ldr	r2, [r3, #4]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005216:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005222:	2b40      	cmp	r3, #64	@ 0x40
 8005224:	d007      	beq.n	8005236 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005234:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800523e:	f240 8083 	bls.w	8005348 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d002      	beq.n	8005250 <HAL_SPI_TransmitReceive+0x132>
 800524a:	8afb      	ldrh	r3, [r7, #22]
 800524c:	2b01      	cmp	r3, #1
 800524e:	d16f      	bne.n	8005330 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005254:	881a      	ldrh	r2, [r3, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005260:	1c9a      	adds	r2, r3, #2
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800526a:	b29b      	uxth	r3, r3
 800526c:	3b01      	subs	r3, #1
 800526e:	b29a      	uxth	r2, r3
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005274:	e05c      	b.n	8005330 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	f003 0302 	and.w	r3, r3, #2
 8005280:	2b02      	cmp	r3, #2
 8005282:	d11b      	bne.n	80052bc <HAL_SPI_TransmitReceive+0x19e>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005288:	b29b      	uxth	r3, r3
 800528a:	2b00      	cmp	r3, #0
 800528c:	d016      	beq.n	80052bc <HAL_SPI_TransmitReceive+0x19e>
 800528e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005290:	2b01      	cmp	r3, #1
 8005292:	d113      	bne.n	80052bc <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005298:	881a      	ldrh	r2, [r3, #0]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052a4:	1c9a      	adds	r2, r3, #2
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	3b01      	subs	r3, #1
 80052b2:	b29a      	uxth	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80052b8:	2300      	movs	r3, #0
 80052ba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	f003 0301 	and.w	r3, r3, #1
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d11c      	bne.n	8005304 <HAL_SPI_TransmitReceive+0x1e6>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d016      	beq.n	8005304 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68da      	ldr	r2, [r3, #12]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e0:	b292      	uxth	r2, r2
 80052e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e8:	1c9a      	adds	r2, r3, #2
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	3b01      	subs	r3, #1
 80052f8:	b29a      	uxth	r2, r3
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005300:	2301      	movs	r3, #1
 8005302:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005304:	f7fc fb74 	bl	80019f0 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	6a3b      	ldr	r3, [r7, #32]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005310:	429a      	cmp	r2, r3
 8005312:	d80d      	bhi.n	8005330 <HAL_SPI_TransmitReceive+0x212>
 8005314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005316:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800531a:	d009      	beq.n	8005330 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e111      	b.n	8005554 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005334:	b29b      	uxth	r3, r3
 8005336:	2b00      	cmp	r3, #0
 8005338:	d19d      	bne.n	8005276 <HAL_SPI_TransmitReceive+0x158>
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005340:	b29b      	uxth	r3, r3
 8005342:	2b00      	cmp	r3, #0
 8005344:	d197      	bne.n	8005276 <HAL_SPI_TransmitReceive+0x158>
 8005346:	e0e5      	b.n	8005514 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d003      	beq.n	8005358 <HAL_SPI_TransmitReceive+0x23a>
 8005350:	8afb      	ldrh	r3, [r7, #22]
 8005352:	2b01      	cmp	r3, #1
 8005354:	f040 80d1 	bne.w	80054fa <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800535c:	b29b      	uxth	r3, r3
 800535e:	2b01      	cmp	r3, #1
 8005360:	d912      	bls.n	8005388 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005366:	881a      	ldrh	r2, [r3, #0]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005372:	1c9a      	adds	r2, r3, #2
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800537c:	b29b      	uxth	r3, r3
 800537e:	3b02      	subs	r3, #2
 8005380:	b29a      	uxth	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005386:	e0b8      	b.n	80054fa <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	330c      	adds	r3, #12
 8005392:	7812      	ldrb	r2, [r2, #0]
 8005394:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800539a:	1c5a      	adds	r2, r3, #1
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	3b01      	subs	r3, #1
 80053a8:	b29a      	uxth	r2, r3
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053ae:	e0a4      	b.n	80054fa <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f003 0302 	and.w	r3, r3, #2
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d134      	bne.n	8005428 <HAL_SPI_TransmitReceive+0x30a>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d02f      	beq.n	8005428 <HAL_SPI_TransmitReceive+0x30a>
 80053c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d12c      	bne.n	8005428 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053d2:	b29b      	uxth	r3, r3
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d912      	bls.n	80053fe <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053dc:	881a      	ldrh	r2, [r3, #0]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053e8:	1c9a      	adds	r2, r3, #2
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	3b02      	subs	r3, #2
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80053fc:	e012      	b.n	8005424 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	330c      	adds	r3, #12
 8005408:	7812      	ldrb	r2, [r2, #0]
 800540a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005410:	1c5a      	adds	r2, r3, #1
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800541a:	b29b      	uxth	r3, r3
 800541c:	3b01      	subs	r3, #1
 800541e:	b29a      	uxth	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005424:	2300      	movs	r3, #0
 8005426:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	2b01      	cmp	r3, #1
 8005434:	d148      	bne.n	80054c8 <HAL_SPI_TransmitReceive+0x3aa>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800543c:	b29b      	uxth	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d042      	beq.n	80054c8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005448:	b29b      	uxth	r3, r3
 800544a:	2b01      	cmp	r3, #1
 800544c:	d923      	bls.n	8005496 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	68da      	ldr	r2, [r3, #12]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005458:	b292      	uxth	r2, r2
 800545a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005460:	1c9a      	adds	r2, r3, #2
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800546c:	b29b      	uxth	r3, r3
 800546e:	3b02      	subs	r3, #2
 8005470:	b29a      	uxth	r2, r3
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800547e:	b29b      	uxth	r3, r3
 8005480:	2b01      	cmp	r3, #1
 8005482:	d81f      	bhi.n	80054c4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005492:	605a      	str	r2, [r3, #4]
 8005494:	e016      	b.n	80054c4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f103 020c 	add.w	r2, r3, #12
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a2:	7812      	ldrb	r2, [r2, #0]
 80054a4:	b2d2      	uxtb	r2, r2
 80054a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ac:	1c5a      	adds	r2, r3, #1
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	3b01      	subs	r3, #1
 80054bc:	b29a      	uxth	r2, r3
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80054c4:	2301      	movs	r3, #1
 80054c6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80054c8:	f7fc fa92 	bl	80019f0 <HAL_GetTick>
 80054cc:	4602      	mov	r2, r0
 80054ce:	6a3b      	ldr	r3, [r7, #32]
 80054d0:	1ad3      	subs	r3, r2, r3
 80054d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d803      	bhi.n	80054e0 <HAL_SPI_TransmitReceive+0x3c2>
 80054d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054de:	d102      	bne.n	80054e6 <HAL_SPI_TransmitReceive+0x3c8>
 80054e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d109      	bne.n	80054fa <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e02c      	b.n	8005554 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054fe:	b29b      	uxth	r3, r3
 8005500:	2b00      	cmp	r3, #0
 8005502:	f47f af55 	bne.w	80053b0 <HAL_SPI_TransmitReceive+0x292>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800550c:	b29b      	uxth	r3, r3
 800550e:	2b00      	cmp	r3, #0
 8005510:	f47f af4e 	bne.w	80053b0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005514:	6a3a      	ldr	r2, [r7, #32]
 8005516:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005518:	68f8      	ldr	r0, [r7, #12]
 800551a:	f000 fc41 	bl	8005da0 <SPI_EndRxTxTransaction>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d008      	beq.n	8005536 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2220      	movs	r2, #32
 8005528:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e00e      	b.n	8005554 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2201      	movs	r2, #1
 800553a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800554a:	2b00      	cmp	r3, #0
 800554c:	d001      	beq.n	8005552 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e000      	b.n	8005554 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005552:	2300      	movs	r3, #0
  }
}
 8005554:	4618      	mov	r0, r3
 8005556:	3728      	adds	r7, #40	@ 0x28
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
 8005568:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005570:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005578:	7dfb      	ldrb	r3, [r7, #23]
 800557a:	2b01      	cmp	r3, #1
 800557c:	d00c      	beq.n	8005598 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005584:	d106      	bne.n	8005594 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d102      	bne.n	8005594 <HAL_SPI_TransmitReceive_DMA+0x38>
 800558e:	7dfb      	ldrb	r3, [r7, #23]
 8005590:	2b04      	cmp	r3, #4
 8005592:	d001      	beq.n	8005598 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005594:	2302      	movs	r3, #2
 8005596:	e158      	b.n	800584a <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d005      	beq.n	80055aa <HAL_SPI_TransmitReceive_DMA+0x4e>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d002      	beq.n	80055aa <HAL_SPI_TransmitReceive_DMA+0x4e>
 80055a4:	887b      	ldrh	r3, [r7, #2]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e14d      	b.n	800584a <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d101      	bne.n	80055bc <HAL_SPI_TransmitReceive_DMA+0x60>
 80055b8:	2302      	movs	r3, #2
 80055ba:	e146      	b.n	800584a <HAL_SPI_TransmitReceive_DMA+0x2ee>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	2b04      	cmp	r3, #4
 80055ce:	d003      	beq.n	80055d8 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2205      	movs	r2, #5
 80055d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	68ba      	ldr	r2, [r7, #8]
 80055e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	887a      	ldrh	r2, [r7, #2]
 80055e8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	887a      	ldrh	r2, [r7, #2]
 80055ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	887a      	ldrh	r2, [r7, #2]
 80055fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	887a      	ldrh	r2, [r7, #2]
 8005602:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	685a      	ldr	r2, [r3, #4]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8005620:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800562a:	d908      	bls.n	800563e <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	685a      	ldr	r2, [r3, #4]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800563a:	605a      	str	r2, [r3, #4]
 800563c:	e06f      	b.n	800571e <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800564c:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005652:	699b      	ldr	r3, [r3, #24]
 8005654:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005658:	d126      	bne.n	80056a8 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800565e:	f003 0301 	and.w	r3, r3, #1
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10f      	bne.n	8005686 <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	685a      	ldr	r2, [r3, #4]
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005674:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800567a:	b29b      	uxth	r3, r3
 800567c:	085b      	lsrs	r3, r3, #1
 800567e:	b29a      	uxth	r2, r3
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005684:	e010      	b.n	80056a8 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	685a      	ldr	r2, [r3, #4]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005694:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800569a:	b29b      	uxth	r3, r3
 800569c:	085b      	lsrs	r3, r3, #1
 800569e:	b29b      	uxth	r3, r3
 80056a0:	3301      	adds	r3, #1
 80056a2:	b29a      	uxth	r2, r3
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056ac:	699b      	ldr	r3, [r3, #24]
 80056ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056b2:	d134      	bne.n	800571e <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	685a      	ldr	r2, [r3, #4]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80056c2:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	f003 0301 	and.w	r3, r3, #1
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d111      	bne.n	80056f8 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	685a      	ldr	r2, [r3, #4]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056e2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	085b      	lsrs	r3, r3, #1
 80056ee:	b29a      	uxth	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80056f6:	e012      	b.n	800571e <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	685a      	ldr	r2, [r3, #4]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005706:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800570e:	b29b      	uxth	r3, r3
 8005710:	085b      	lsrs	r3, r3, #1
 8005712:	b29b      	uxth	r3, r3
 8005714:	3301      	adds	r3, #1
 8005716:	b29a      	uxth	r2, r3
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005724:	b2db      	uxtb	r3, r3
 8005726:	2b04      	cmp	r3, #4
 8005728:	d108      	bne.n	800573c <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800572e:	4a49      	ldr	r2, [pc, #292]	@ (8005854 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 8005730:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005736:	4a48      	ldr	r2, [pc, #288]	@ (8005858 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8005738:	63da      	str	r2, [r3, #60]	@ 0x3c
 800573a:	e007      	b.n	800574c <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005740:	4a46      	ldr	r2, [pc, #280]	@ (800585c <HAL_SPI_TransmitReceive_DMA+0x300>)
 8005742:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005748:	4a45      	ldr	r2, [pc, #276]	@ (8005860 <HAL_SPI_TransmitReceive_DMA+0x304>)
 800574a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005750:	4a44      	ldr	r2, [pc, #272]	@ (8005864 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8005752:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005758:	2200      	movs	r2, #0
 800575a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	330c      	adds	r3, #12
 8005766:	4619      	mov	r1, r3
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800576c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005774:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005776:	f7fc fb2b 	bl	8001dd0 <HAL_DMA_Start_IT>
 800577a:	4603      	mov	r3, r0
 800577c:	2b00      	cmp	r3, #0
 800577e:	d00b      	beq.n	8005798 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005784:	f043 0210 	orr.w	r2, r3, #16
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e058      	b.n	800584a <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	685a      	ldr	r2, [r3, #4]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f042 0201 	orr.w	r2, r2, #1
 80057a6:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057ac:	2200      	movs	r2, #0
 80057ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057b4:	2200      	movs	r2, #0
 80057b6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057bc:	2200      	movs	r2, #0
 80057be:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057c4:	2200      	movs	r2, #0
 80057c6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057d0:	4619      	mov	r1, r3
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	330c      	adds	r3, #12
 80057d8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057de:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80057e0:	f7fc faf6 	bl	8001dd0 <HAL_DMA_Start_IT>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00b      	beq.n	8005802 <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057ee:	f043 0210 	orr.w	r2, r3, #16
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e023      	b.n	800584a <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800580c:	2b40      	cmp	r3, #64	@ 0x40
 800580e:	d007      	beq.n	8005820 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800581e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	685a      	ldr	r2, [r3, #4]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f042 0220 	orr.w	r2, r2, #32
 8005836:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	685a      	ldr	r2, [r3, #4]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f042 0202 	orr.w	r2, r2, #2
 8005846:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3718      	adds	r7, #24
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	080059f5 	.word	0x080059f5
 8005858:	080058b9 	.word	0x080058b9
 800585c:	08005a11 	.word	0x08005a11
 8005860:	08005963 	.word	0x08005963
 8005864:	08005a2d 	.word	0x08005a2d

08005868 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005868:	b480      	push	{r7}
 800586a:	b083      	sub	sp, #12
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8005870:	bf00      	nop
 8005872:	370c      	adds	r7, #12
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005884:	bf00      	nop
 8005886:	370c      	adds	r7, #12
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr

08005890 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80058ac:	bf00      	nop
 80058ae:	370c      	adds	r7, #12
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr

080058b8 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c4:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058c6:	f7fc f893 	bl	80019f0 <HAL_GetTick>
 80058ca:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058da:	d03c      	beq.n	8005956 <SPI_DMAReceiveCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	685a      	ldr	r2, [r3, #4]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f022 0220 	bic.w	r2, r2, #32
 80058ea:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d10d      	bne.n	8005910 <SPI_DMAReceiveCplt+0x58>
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058fc:	d108      	bne.n	8005910 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	685a      	ldr	r2, [r3, #4]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f022 0203 	bic.w	r2, r2, #3
 800590c:	605a      	str	r2, [r3, #4]
 800590e:	e007      	b.n	8005920 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	685a      	ldr	r2, [r3, #4]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f022 0201 	bic.w	r2, r2, #1
 800591e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005920:	68ba      	ldr	r2, [r7, #8]
 8005922:	2164      	movs	r1, #100	@ 0x64
 8005924:	68f8      	ldr	r0, [r7, #12]
 8005926:	f000 f9bf 	bl	8005ca8 <SPI_EndRxTransaction>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d002      	beq.n	8005936 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2220      	movs	r2, #32
 8005934:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2200      	movs	r2, #0
 800593a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800594a:	2b00      	cmp	r3, #0
 800594c:	d003      	beq.n	8005956 <SPI_DMAReceiveCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800594e:	68f8      	ldr	r0, [r7, #12]
 8005950:	f7ff ffa8 	bl	80058a4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005954:	e002      	b.n	800595c <SPI_DMAReceiveCplt+0xa4>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005956:	68f8      	ldr	r0, [r7, #12]
 8005958:	f7fb f884 	bl	8000a64 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800595c:	3710      	adds	r7, #16
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}

08005962 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005962:	b580      	push	{r7, lr}
 8005964:	b084      	sub	sp, #16
 8005966:	af00      	add	r7, sp, #0
 8005968:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800596e:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005970:	f7fc f83e 	bl	80019f0 <HAL_GetTick>
 8005974:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005980:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005984:	d030      	beq.n	80059e8 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f022 0220 	bic.w	r2, r2, #32
 8005994:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005996:	68ba      	ldr	r2, [r7, #8]
 8005998:	2164      	movs	r1, #100	@ 0x64
 800599a:	68f8      	ldr	r0, [r7, #12]
 800599c:	f000 fa00 	bl	8005da0 <SPI_EndRxTxTransaction>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d005      	beq.n	80059b2 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059aa:	f043 0220 	orr.w	r2, r3, #32
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	685a      	ldr	r2, [r3, #4]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f022 0203 	bic.w	r2, r2, #3
 80059c0:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2200      	movs	r2, #0
 80059c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d003      	beq.n	80059e8 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f7ff ff5f 	bl	80058a4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80059e6:	e002      	b.n	80059ee <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80059e8:	68f8      	ldr	r0, [r7, #12]
 80059ea:	f7ff ff3d 	bl	8005868 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80059ee:	3710      	adds	r7, #16
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}

080059f4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a00:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005a02:	68f8      	ldr	r0, [r7, #12]
 8005a04:	f7ff ff3a 	bl	800587c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a08:	bf00      	nop
 8005a0a:	3710      	adds	r7, #16
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a1c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f7ff ff36 	bl	8005890 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a24:	bf00      	nop
 8005a26:	3710      	adds	r7, #16
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a38:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	685a      	ldr	r2, [r3, #4]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0203 	bic.w	r2, r2, #3
 8005a48:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a4e:	f043 0210 	orr.w	r2, r3, #16
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2201      	movs	r2, #1
 8005a5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005a5e:	68f8      	ldr	r0, [r7, #12]
 8005a60:	f7ff ff20 	bl	80058a4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a64:	bf00      	nop
 8005a66:	3710      	adds	r7, #16
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b088      	sub	sp, #32
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	603b      	str	r3, [r7, #0]
 8005a78:	4613      	mov	r3, r2
 8005a7a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a7c:	f7fb ffb8 	bl	80019f0 <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a84:	1a9b      	subs	r3, r3, r2
 8005a86:	683a      	ldr	r2, [r7, #0]
 8005a88:	4413      	add	r3, r2
 8005a8a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005a8c:	f7fb ffb0 	bl	80019f0 <HAL_GetTick>
 8005a90:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a92:	4b39      	ldr	r3, [pc, #228]	@ (8005b78 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	015b      	lsls	r3, r3, #5
 8005a98:	0d1b      	lsrs	r3, r3, #20
 8005a9a:	69fa      	ldr	r2, [r7, #28]
 8005a9c:	fb02 f303 	mul.w	r3, r2, r3
 8005aa0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005aa2:	e055      	b.n	8005b50 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005aaa:	d051      	beq.n	8005b50 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005aac:	f7fb ffa0 	bl	80019f0 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	69fa      	ldr	r2, [r7, #28]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d902      	bls.n	8005ac2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d13d      	bne.n	8005b3e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	685a      	ldr	r2, [r3, #4]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ad0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ada:	d111      	bne.n	8005b00 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ae4:	d004      	beq.n	8005af0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005aee:	d107      	bne.n	8005b00 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005afe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b08:	d10f      	bne.n	8005b2a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b18:	601a      	str	r2, [r3, #0]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e018      	b.n	8005b70 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d102      	bne.n	8005b4a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005b44:	2300      	movs	r3, #0
 8005b46:	61fb      	str	r3, [r7, #28]
 8005b48:	e002      	b.n	8005b50 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	689a      	ldr	r2, [r3, #8]
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	4013      	ands	r3, r2
 8005b5a:	68ba      	ldr	r2, [r7, #8]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	bf0c      	ite	eq
 8005b60:	2301      	moveq	r3, #1
 8005b62:	2300      	movne	r3, #0
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	461a      	mov	r2, r3
 8005b68:	79fb      	ldrb	r3, [r7, #7]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d19a      	bne.n	8005aa4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3720      	adds	r7, #32
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	20000008 	.word	0x20000008

08005b7c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b08a      	sub	sp, #40	@ 0x28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]
 8005b88:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005b8e:	f7fb ff2f 	bl	80019f0 <HAL_GetTick>
 8005b92:	4602      	mov	r2, r0
 8005b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b96:	1a9b      	subs	r3, r3, r2
 8005b98:	683a      	ldr	r2, [r7, #0]
 8005b9a:	4413      	add	r3, r2
 8005b9c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005b9e:	f7fb ff27 	bl	80019f0 <HAL_GetTick>
 8005ba2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	330c      	adds	r3, #12
 8005baa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005bac:	4b3d      	ldr	r3, [pc, #244]	@ (8005ca4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	4613      	mov	r3, r2
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	4413      	add	r3, r2
 8005bb6:	00da      	lsls	r2, r3, #3
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	0d1b      	lsrs	r3, r3, #20
 8005bbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bbe:	fb02 f303 	mul.w	r3, r2, r3
 8005bc2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005bc4:	e061      	b.n	8005c8a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005bcc:	d107      	bne.n	8005bde <SPI_WaitFifoStateUntilTimeout+0x62>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d104      	bne.n	8005bde <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	781b      	ldrb	r3, [r3, #0]
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005bdc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005be4:	d051      	beq.n	8005c8a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005be6:	f7fb ff03 	bl	80019f0 <HAL_GetTick>
 8005bea:	4602      	mov	r2, r0
 8005bec:	6a3b      	ldr	r3, [r7, #32]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d902      	bls.n	8005bfc <SPI_WaitFifoStateUntilTimeout+0x80>
 8005bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d13d      	bne.n	8005c78 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005c0a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c14:	d111      	bne.n	8005c3a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c1e:	d004      	beq.n	8005c2a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c28:	d107      	bne.n	8005c3a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c38:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c42:	d10f      	bne.n	8005c64 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c52:	601a      	str	r2, [r3, #0]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c62:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	e011      	b.n	8005c9c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d102      	bne.n	8005c84 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c82:	e002      	b.n	8005c8a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	3b01      	subs	r3, #1
 8005c88:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	689a      	ldr	r2, [r3, #8]
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	4013      	ands	r3, r2
 8005c94:	687a      	ldr	r2, [r7, #4]
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d195      	bne.n	8005bc6 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3728      	adds	r7, #40	@ 0x28
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	20000008 	.word	0x20000008

08005ca8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b088      	sub	sp, #32
 8005cac:	af02      	add	r7, sp, #8
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cbc:	d111      	bne.n	8005ce2 <SPI_EndRxTransaction+0x3a>
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cc6:	d004      	beq.n	8005cd2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cd0:	d107      	bne.n	8005ce2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ce0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cea:	d112      	bne.n	8005d12 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	9300      	str	r3, [sp, #0]
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	2180      	movs	r1, #128	@ 0x80
 8005cf6:	68f8      	ldr	r0, [r7, #12]
 8005cf8:	f7ff feb8 	bl	8005a6c <SPI_WaitFlagStateUntilTimeout>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d021      	beq.n	8005d46 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d06:	f043 0220 	orr.w	r2, r3, #32
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e03d      	b.n	8005d8e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005d12:	4b21      	ldr	r3, [pc, #132]	@ (8005d98 <SPI_EndRxTransaction+0xf0>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a21      	ldr	r2, [pc, #132]	@ (8005d9c <SPI_EndRxTransaction+0xf4>)
 8005d18:	fba2 2303 	umull	r2, r3, r2, r3
 8005d1c:	0d5b      	lsrs	r3, r3, #21
 8005d1e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005d22:	fb02 f303 	mul.w	r3, r2, r3
 8005d26:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00a      	beq.n	8005d44 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	3b01      	subs	r3, #1
 8005d32:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d3e:	2b80      	cmp	r3, #128	@ 0x80
 8005d40:	d0f2      	beq.n	8005d28 <SPI_EndRxTransaction+0x80>
 8005d42:	e000      	b.n	8005d46 <SPI_EndRxTransaction+0x9e>
        break;
 8005d44:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d4e:	d11d      	bne.n	8005d8c <SPI_EndRxTransaction+0xe4>
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d58:	d004      	beq.n	8005d64 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d62:	d113      	bne.n	8005d8c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	9300      	str	r3, [sp, #0]
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005d70:	68f8      	ldr	r0, [r7, #12]
 8005d72:	f7ff ff03 	bl	8005b7c <SPI_WaitFifoStateUntilTimeout>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d007      	beq.n	8005d8c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d80:	f043 0220 	orr.w	r2, r3, #32
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005d88:	2303      	movs	r3, #3
 8005d8a:	e000      	b.n	8005d8e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3718      	adds	r7, #24
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	20000008 	.word	0x20000008
 8005d9c:	165e9f81 	.word	0x165e9f81

08005da0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b088      	sub	sp, #32
 8005da4:	af02      	add	r7, sp, #8
 8005da6:	60f8      	str	r0, [r7, #12]
 8005da8:	60b9      	str	r1, [r7, #8]
 8005daa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	9300      	str	r3, [sp, #0]
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005db8:	68f8      	ldr	r0, [r7, #12]
 8005dba:	f7ff fedf 	bl	8005b7c <SPI_WaitFifoStateUntilTimeout>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d007      	beq.n	8005dd4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dc8:	f043 0220 	orr.w	r2, r3, #32
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	e046      	b.n	8005e62 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005dd4:	4b25      	ldr	r3, [pc, #148]	@ (8005e6c <SPI_EndRxTxTransaction+0xcc>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a25      	ldr	r2, [pc, #148]	@ (8005e70 <SPI_EndRxTxTransaction+0xd0>)
 8005dda:	fba2 2303 	umull	r2, r3, r2, r3
 8005dde:	0d5b      	lsrs	r3, r3, #21
 8005de0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005de4:	fb02 f303 	mul.w	r3, r2, r3
 8005de8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005df2:	d112      	bne.n	8005e1a <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	9300      	str	r3, [sp, #0]
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	2180      	movs	r1, #128	@ 0x80
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f7ff fe34 	bl	8005a6c <SPI_WaitFlagStateUntilTimeout>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d016      	beq.n	8005e38 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e0e:	f043 0220 	orr.w	r2, r3, #32
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e023      	b.n	8005e62 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d00a      	beq.n	8005e36 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	3b01      	subs	r3, #1
 8005e24:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e30:	2b80      	cmp	r3, #128	@ 0x80
 8005e32:	d0f2      	beq.n	8005e1a <SPI_EndRxTxTransaction+0x7a>
 8005e34:	e000      	b.n	8005e38 <SPI_EndRxTxTransaction+0x98>
        break;
 8005e36:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	9300      	str	r3, [sp, #0]
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f7ff fe99 	bl	8005b7c <SPI_WaitFifoStateUntilTimeout>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d007      	beq.n	8005e60 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e54:	f043 0220 	orr.w	r2, r3, #32
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e5c:	2303      	movs	r3, #3
 8005e5e:	e000      	b.n	8005e62 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005e60:	2300      	movs	r3, #0
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3718      	adds	r7, #24
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop
 8005e6c:	20000008 	.word	0x20000008
 8005e70:	165e9f81 	.word	0x165e9f81

08005e74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b082      	sub	sp, #8
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d101      	bne.n	8005e86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e049      	b.n	8005f1a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d106      	bne.n	8005ea0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f7fb fbbc 	bl	8001618 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2202      	movs	r2, #2
 8005ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	3304      	adds	r3, #4
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	4610      	mov	r0, r2
 8005eb4:	f000 fb6e 	bl	8006594 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f18:	2300      	movs	r3, #0
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3708      	adds	r7, #8
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b082      	sub	sp, #8
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d101      	bne.n	8005f34 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e049      	b.n	8005fc8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d106      	bne.n	8005f4e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f000 f841 	bl	8005fd0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2202      	movs	r2, #2
 8005f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	3304      	adds	r3, #4
 8005f5e:	4619      	mov	r1, r3
 8005f60:	4610      	mov	r0, r2
 8005f62:	f000 fb17 	bl	8006594 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2201      	movs	r2, #1
 8005f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2201      	movs	r2, #1
 8005f92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2201      	movs	r2, #1
 8005faa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2201      	movs	r2, #1
 8005fba:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005fc6:	2300      	movs	r3, #0
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3708      	adds	r7, #8
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005fd8:	bf00      	nop
 8005fda:	370c      	adds	r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b084      	sub	sp, #16
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d109      	bne.n	8006008 <HAL_TIM_PWM_Start+0x24>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	bf14      	ite	ne
 8006000:	2301      	movne	r3, #1
 8006002:	2300      	moveq	r3, #0
 8006004:	b2db      	uxtb	r3, r3
 8006006:	e03c      	b.n	8006082 <HAL_TIM_PWM_Start+0x9e>
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	2b04      	cmp	r3, #4
 800600c:	d109      	bne.n	8006022 <HAL_TIM_PWM_Start+0x3e>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006014:	b2db      	uxtb	r3, r3
 8006016:	2b01      	cmp	r3, #1
 8006018:	bf14      	ite	ne
 800601a:	2301      	movne	r3, #1
 800601c:	2300      	moveq	r3, #0
 800601e:	b2db      	uxtb	r3, r3
 8006020:	e02f      	b.n	8006082 <HAL_TIM_PWM_Start+0x9e>
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	2b08      	cmp	r3, #8
 8006026:	d109      	bne.n	800603c <HAL_TIM_PWM_Start+0x58>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800602e:	b2db      	uxtb	r3, r3
 8006030:	2b01      	cmp	r3, #1
 8006032:	bf14      	ite	ne
 8006034:	2301      	movne	r3, #1
 8006036:	2300      	moveq	r3, #0
 8006038:	b2db      	uxtb	r3, r3
 800603a:	e022      	b.n	8006082 <HAL_TIM_PWM_Start+0x9e>
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	2b0c      	cmp	r3, #12
 8006040:	d109      	bne.n	8006056 <HAL_TIM_PWM_Start+0x72>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006048:	b2db      	uxtb	r3, r3
 800604a:	2b01      	cmp	r3, #1
 800604c:	bf14      	ite	ne
 800604e:	2301      	movne	r3, #1
 8006050:	2300      	moveq	r3, #0
 8006052:	b2db      	uxtb	r3, r3
 8006054:	e015      	b.n	8006082 <HAL_TIM_PWM_Start+0x9e>
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	2b10      	cmp	r3, #16
 800605a:	d109      	bne.n	8006070 <HAL_TIM_PWM_Start+0x8c>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006062:	b2db      	uxtb	r3, r3
 8006064:	2b01      	cmp	r3, #1
 8006066:	bf14      	ite	ne
 8006068:	2301      	movne	r3, #1
 800606a:	2300      	moveq	r3, #0
 800606c:	b2db      	uxtb	r3, r3
 800606e:	e008      	b.n	8006082 <HAL_TIM_PWM_Start+0x9e>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006076:	b2db      	uxtb	r3, r3
 8006078:	2b01      	cmp	r3, #1
 800607a:	bf14      	ite	ne
 800607c:	2301      	movne	r3, #1
 800607e:	2300      	moveq	r3, #0
 8006080:	b2db      	uxtb	r3, r3
 8006082:	2b00      	cmp	r3, #0
 8006084:	d001      	beq.n	800608a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e092      	b.n	80061b0 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d104      	bne.n	800609a <HAL_TIM_PWM_Start+0xb6>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2202      	movs	r2, #2
 8006094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006098:	e023      	b.n	80060e2 <HAL_TIM_PWM_Start+0xfe>
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	2b04      	cmp	r3, #4
 800609e:	d104      	bne.n	80060aa <HAL_TIM_PWM_Start+0xc6>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2202      	movs	r2, #2
 80060a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060a8:	e01b      	b.n	80060e2 <HAL_TIM_PWM_Start+0xfe>
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	2b08      	cmp	r3, #8
 80060ae:	d104      	bne.n	80060ba <HAL_TIM_PWM_Start+0xd6>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2202      	movs	r2, #2
 80060b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060b8:	e013      	b.n	80060e2 <HAL_TIM_PWM_Start+0xfe>
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	2b0c      	cmp	r3, #12
 80060be:	d104      	bne.n	80060ca <HAL_TIM_PWM_Start+0xe6>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2202      	movs	r2, #2
 80060c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80060c8:	e00b      	b.n	80060e2 <HAL_TIM_PWM_Start+0xfe>
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	2b10      	cmp	r3, #16
 80060ce:	d104      	bne.n	80060da <HAL_TIM_PWM_Start+0xf6>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2202      	movs	r2, #2
 80060d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80060d8:	e003      	b.n	80060e2 <HAL_TIM_PWM_Start+0xfe>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2202      	movs	r2, #2
 80060de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2201      	movs	r2, #1
 80060e8:	6839      	ldr	r1, [r7, #0]
 80060ea:	4618      	mov	r0, r3
 80060ec:	f000 fdf0 	bl	8006cd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a30      	ldr	r2, [pc, #192]	@ (80061b8 <HAL_TIM_PWM_Start+0x1d4>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d004      	beq.n	8006104 <HAL_TIM_PWM_Start+0x120>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a2f      	ldr	r2, [pc, #188]	@ (80061bc <HAL_TIM_PWM_Start+0x1d8>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d101      	bne.n	8006108 <HAL_TIM_PWM_Start+0x124>
 8006104:	2301      	movs	r3, #1
 8006106:	e000      	b.n	800610a <HAL_TIM_PWM_Start+0x126>
 8006108:	2300      	movs	r3, #0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d007      	beq.n	800611e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800611c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a25      	ldr	r2, [pc, #148]	@ (80061b8 <HAL_TIM_PWM_Start+0x1d4>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d022      	beq.n	800616e <HAL_TIM_PWM_Start+0x18a>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006130:	d01d      	beq.n	800616e <HAL_TIM_PWM_Start+0x18a>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a22      	ldr	r2, [pc, #136]	@ (80061c0 <HAL_TIM_PWM_Start+0x1dc>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d018      	beq.n	800616e <HAL_TIM_PWM_Start+0x18a>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a20      	ldr	r2, [pc, #128]	@ (80061c4 <HAL_TIM_PWM_Start+0x1e0>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d013      	beq.n	800616e <HAL_TIM_PWM_Start+0x18a>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a1f      	ldr	r2, [pc, #124]	@ (80061c8 <HAL_TIM_PWM_Start+0x1e4>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d00e      	beq.n	800616e <HAL_TIM_PWM_Start+0x18a>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a19      	ldr	r2, [pc, #100]	@ (80061bc <HAL_TIM_PWM_Start+0x1d8>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d009      	beq.n	800616e <HAL_TIM_PWM_Start+0x18a>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a1b      	ldr	r2, [pc, #108]	@ (80061cc <HAL_TIM_PWM_Start+0x1e8>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d004      	beq.n	800616e <HAL_TIM_PWM_Start+0x18a>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a19      	ldr	r2, [pc, #100]	@ (80061d0 <HAL_TIM_PWM_Start+0x1ec>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d115      	bne.n	800619a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	689a      	ldr	r2, [r3, #8]
 8006174:	4b17      	ldr	r3, [pc, #92]	@ (80061d4 <HAL_TIM_PWM_Start+0x1f0>)
 8006176:	4013      	ands	r3, r2
 8006178:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2b06      	cmp	r3, #6
 800617e:	d015      	beq.n	80061ac <HAL_TIM_PWM_Start+0x1c8>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006186:	d011      	beq.n	80061ac <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f042 0201 	orr.w	r2, r2, #1
 8006196:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006198:	e008      	b.n	80061ac <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f042 0201 	orr.w	r2, r2, #1
 80061a8:	601a      	str	r2, [r3, #0]
 80061aa:	e000      	b.n	80061ae <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80061ae:	2300      	movs	r3, #0
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	3710      	adds	r7, #16
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	40010000 	.word	0x40010000
 80061bc:	40010400 	.word	0x40010400
 80061c0:	40000400 	.word	0x40000400
 80061c4:	40000800 	.word	0x40000800
 80061c8:	40000c00 	.word	0x40000c00
 80061cc:	40014000 	.word	0x40014000
 80061d0:	40001800 	.word	0x40001800
 80061d4:	00010007 	.word	0x00010007

080061d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b086      	sub	sp, #24
 80061dc:	af00      	add	r7, sp, #0
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	60b9      	str	r1, [r7, #8]
 80061e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061e4:	2300      	movs	r3, #0
 80061e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d101      	bne.n	80061f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80061f2:	2302      	movs	r3, #2
 80061f4:	e0ff      	b.n	80063f6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2201      	movs	r2, #1
 80061fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2b14      	cmp	r3, #20
 8006202:	f200 80f0 	bhi.w	80063e6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006206:	a201      	add	r2, pc, #4	@ (adr r2, 800620c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620c:	08006261 	.word	0x08006261
 8006210:	080063e7 	.word	0x080063e7
 8006214:	080063e7 	.word	0x080063e7
 8006218:	080063e7 	.word	0x080063e7
 800621c:	080062a1 	.word	0x080062a1
 8006220:	080063e7 	.word	0x080063e7
 8006224:	080063e7 	.word	0x080063e7
 8006228:	080063e7 	.word	0x080063e7
 800622c:	080062e3 	.word	0x080062e3
 8006230:	080063e7 	.word	0x080063e7
 8006234:	080063e7 	.word	0x080063e7
 8006238:	080063e7 	.word	0x080063e7
 800623c:	08006323 	.word	0x08006323
 8006240:	080063e7 	.word	0x080063e7
 8006244:	080063e7 	.word	0x080063e7
 8006248:	080063e7 	.word	0x080063e7
 800624c:	08006365 	.word	0x08006365
 8006250:	080063e7 	.word	0x080063e7
 8006254:	080063e7 	.word	0x080063e7
 8006258:	080063e7 	.word	0x080063e7
 800625c:	080063a5 	.word	0x080063a5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68b9      	ldr	r1, [r7, #8]
 8006266:	4618      	mov	r0, r3
 8006268:	f000 fa3a 	bl	80066e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	699a      	ldr	r2, [r3, #24]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f042 0208 	orr.w	r2, r2, #8
 800627a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	699a      	ldr	r2, [r3, #24]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f022 0204 	bic.w	r2, r2, #4
 800628a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	6999      	ldr	r1, [r3, #24]
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	691a      	ldr	r2, [r3, #16]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	430a      	orrs	r2, r1
 800629c:	619a      	str	r2, [r3, #24]
      break;
 800629e:	e0a5      	b.n	80063ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68b9      	ldr	r1, [r7, #8]
 80062a6:	4618      	mov	r0, r3
 80062a8:	f000 fa8c 	bl	80067c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	699a      	ldr	r2, [r3, #24]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	699a      	ldr	r2, [r3, #24]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	6999      	ldr	r1, [r3, #24]
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	021a      	lsls	r2, r3, #8
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	430a      	orrs	r2, r1
 80062de:	619a      	str	r2, [r3, #24]
      break;
 80062e0:	e084      	b.n	80063ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	68b9      	ldr	r1, [r7, #8]
 80062e8:	4618      	mov	r0, r3
 80062ea:	f000 fae3 	bl	80068b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	69da      	ldr	r2, [r3, #28]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f042 0208 	orr.w	r2, r2, #8
 80062fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	69da      	ldr	r2, [r3, #28]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f022 0204 	bic.w	r2, r2, #4
 800630c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	69d9      	ldr	r1, [r3, #28]
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	691a      	ldr	r2, [r3, #16]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	430a      	orrs	r2, r1
 800631e:	61da      	str	r2, [r3, #28]
      break;
 8006320:	e064      	b.n	80063ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	68b9      	ldr	r1, [r7, #8]
 8006328:	4618      	mov	r0, r3
 800632a:	f000 fb39 	bl	80069a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	69da      	ldr	r2, [r3, #28]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800633c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	69da      	ldr	r2, [r3, #28]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800634c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	69d9      	ldr	r1, [r3, #28]
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	691b      	ldr	r3, [r3, #16]
 8006358:	021a      	lsls	r2, r3, #8
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	430a      	orrs	r2, r1
 8006360:	61da      	str	r2, [r3, #28]
      break;
 8006362:	e043      	b.n	80063ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68b9      	ldr	r1, [r7, #8]
 800636a:	4618      	mov	r0, r3
 800636c:	f000 fb70 	bl	8006a50 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f042 0208 	orr.w	r2, r2, #8
 800637e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f022 0204 	bic.w	r2, r2, #4
 800638e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	691a      	ldr	r2, [r3, #16]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	430a      	orrs	r2, r1
 80063a0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80063a2:	e023      	b.n	80063ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	68b9      	ldr	r1, [r7, #8]
 80063aa:	4618      	mov	r0, r3
 80063ac:	f000 fba2 	bl	8006af4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	021a      	lsls	r2, r3, #8
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	430a      	orrs	r2, r1
 80063e2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80063e4:	e002      	b.n	80063ec <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	75fb      	strb	r3, [r7, #23]
      break;
 80063ea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80063f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3718      	adds	r7, #24
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}
 80063fe:	bf00      	nop

08006400 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b084      	sub	sp, #16
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
 8006408:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800640a:	2300      	movs	r3, #0
 800640c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006414:	2b01      	cmp	r3, #1
 8006416:	d101      	bne.n	800641c <HAL_TIM_ConfigClockSource+0x1c>
 8006418:	2302      	movs	r3, #2
 800641a:	e0b4      	b.n	8006586 <HAL_TIM_ConfigClockSource+0x186>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2202      	movs	r2, #2
 8006428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006434:	68ba      	ldr	r2, [r7, #8]
 8006436:	4b56      	ldr	r3, [pc, #344]	@ (8006590 <HAL_TIM_ConfigClockSource+0x190>)
 8006438:	4013      	ands	r3, r2
 800643a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006442:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68ba      	ldr	r2, [r7, #8]
 800644a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006454:	d03e      	beq.n	80064d4 <HAL_TIM_ConfigClockSource+0xd4>
 8006456:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800645a:	f200 8087 	bhi.w	800656c <HAL_TIM_ConfigClockSource+0x16c>
 800645e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006462:	f000 8086 	beq.w	8006572 <HAL_TIM_ConfigClockSource+0x172>
 8006466:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800646a:	d87f      	bhi.n	800656c <HAL_TIM_ConfigClockSource+0x16c>
 800646c:	2b70      	cmp	r3, #112	@ 0x70
 800646e:	d01a      	beq.n	80064a6 <HAL_TIM_ConfigClockSource+0xa6>
 8006470:	2b70      	cmp	r3, #112	@ 0x70
 8006472:	d87b      	bhi.n	800656c <HAL_TIM_ConfigClockSource+0x16c>
 8006474:	2b60      	cmp	r3, #96	@ 0x60
 8006476:	d050      	beq.n	800651a <HAL_TIM_ConfigClockSource+0x11a>
 8006478:	2b60      	cmp	r3, #96	@ 0x60
 800647a:	d877      	bhi.n	800656c <HAL_TIM_ConfigClockSource+0x16c>
 800647c:	2b50      	cmp	r3, #80	@ 0x50
 800647e:	d03c      	beq.n	80064fa <HAL_TIM_ConfigClockSource+0xfa>
 8006480:	2b50      	cmp	r3, #80	@ 0x50
 8006482:	d873      	bhi.n	800656c <HAL_TIM_ConfigClockSource+0x16c>
 8006484:	2b40      	cmp	r3, #64	@ 0x40
 8006486:	d058      	beq.n	800653a <HAL_TIM_ConfigClockSource+0x13a>
 8006488:	2b40      	cmp	r3, #64	@ 0x40
 800648a:	d86f      	bhi.n	800656c <HAL_TIM_ConfigClockSource+0x16c>
 800648c:	2b30      	cmp	r3, #48	@ 0x30
 800648e:	d064      	beq.n	800655a <HAL_TIM_ConfigClockSource+0x15a>
 8006490:	2b30      	cmp	r3, #48	@ 0x30
 8006492:	d86b      	bhi.n	800656c <HAL_TIM_ConfigClockSource+0x16c>
 8006494:	2b20      	cmp	r3, #32
 8006496:	d060      	beq.n	800655a <HAL_TIM_ConfigClockSource+0x15a>
 8006498:	2b20      	cmp	r3, #32
 800649a:	d867      	bhi.n	800656c <HAL_TIM_ConfigClockSource+0x16c>
 800649c:	2b00      	cmp	r3, #0
 800649e:	d05c      	beq.n	800655a <HAL_TIM_ConfigClockSource+0x15a>
 80064a0:	2b10      	cmp	r3, #16
 80064a2:	d05a      	beq.n	800655a <HAL_TIM_ConfigClockSource+0x15a>
 80064a4:	e062      	b.n	800656c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80064b6:	f000 fbeb 	bl	8006c90 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80064c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	68ba      	ldr	r2, [r7, #8]
 80064d0:	609a      	str	r2, [r3, #8]
      break;
 80064d2:	e04f      	b.n	8006574 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80064e4:	f000 fbd4 	bl	8006c90 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	689a      	ldr	r2, [r3, #8]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80064f6:	609a      	str	r2, [r3, #8]
      break;
 80064f8:	e03c      	b.n	8006574 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006506:	461a      	mov	r2, r3
 8006508:	f000 fb48 	bl	8006b9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2150      	movs	r1, #80	@ 0x50
 8006512:	4618      	mov	r0, r3
 8006514:	f000 fba1 	bl	8006c5a <TIM_ITRx_SetConfig>
      break;
 8006518:	e02c      	b.n	8006574 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006526:	461a      	mov	r2, r3
 8006528:	f000 fb67 	bl	8006bfa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2160      	movs	r1, #96	@ 0x60
 8006532:	4618      	mov	r0, r3
 8006534:	f000 fb91 	bl	8006c5a <TIM_ITRx_SetConfig>
      break;
 8006538:	e01c      	b.n	8006574 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006546:	461a      	mov	r2, r3
 8006548:	f000 fb28 	bl	8006b9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2140      	movs	r1, #64	@ 0x40
 8006552:	4618      	mov	r0, r3
 8006554:	f000 fb81 	bl	8006c5a <TIM_ITRx_SetConfig>
      break;
 8006558:	e00c      	b.n	8006574 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4619      	mov	r1, r3
 8006564:	4610      	mov	r0, r2
 8006566:	f000 fb78 	bl	8006c5a <TIM_ITRx_SetConfig>
      break;
 800656a:	e003      	b.n	8006574 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	73fb      	strb	r3, [r7, #15]
      break;
 8006570:	e000      	b.n	8006574 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006572:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2201      	movs	r2, #1
 8006578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006584:	7bfb      	ldrb	r3, [r7, #15]
}
 8006586:	4618      	mov	r0, r3
 8006588:	3710      	adds	r7, #16
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	fffeff88 	.word	0xfffeff88

08006594 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006594:	b480      	push	{r7}
 8006596:	b085      	sub	sp, #20
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a43      	ldr	r2, [pc, #268]	@ (80066b4 <TIM_Base_SetConfig+0x120>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d013      	beq.n	80065d4 <TIM_Base_SetConfig+0x40>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065b2:	d00f      	beq.n	80065d4 <TIM_Base_SetConfig+0x40>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	4a40      	ldr	r2, [pc, #256]	@ (80066b8 <TIM_Base_SetConfig+0x124>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d00b      	beq.n	80065d4 <TIM_Base_SetConfig+0x40>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	4a3f      	ldr	r2, [pc, #252]	@ (80066bc <TIM_Base_SetConfig+0x128>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d007      	beq.n	80065d4 <TIM_Base_SetConfig+0x40>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	4a3e      	ldr	r2, [pc, #248]	@ (80066c0 <TIM_Base_SetConfig+0x12c>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d003      	beq.n	80065d4 <TIM_Base_SetConfig+0x40>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	4a3d      	ldr	r2, [pc, #244]	@ (80066c4 <TIM_Base_SetConfig+0x130>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d108      	bne.n	80065e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	68fa      	ldr	r2, [r7, #12]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a32      	ldr	r2, [pc, #200]	@ (80066b4 <TIM_Base_SetConfig+0x120>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d02b      	beq.n	8006646 <TIM_Base_SetConfig+0xb2>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065f4:	d027      	beq.n	8006646 <TIM_Base_SetConfig+0xb2>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4a2f      	ldr	r2, [pc, #188]	@ (80066b8 <TIM_Base_SetConfig+0x124>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d023      	beq.n	8006646 <TIM_Base_SetConfig+0xb2>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	4a2e      	ldr	r2, [pc, #184]	@ (80066bc <TIM_Base_SetConfig+0x128>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d01f      	beq.n	8006646 <TIM_Base_SetConfig+0xb2>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	4a2d      	ldr	r2, [pc, #180]	@ (80066c0 <TIM_Base_SetConfig+0x12c>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d01b      	beq.n	8006646 <TIM_Base_SetConfig+0xb2>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	4a2c      	ldr	r2, [pc, #176]	@ (80066c4 <TIM_Base_SetConfig+0x130>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d017      	beq.n	8006646 <TIM_Base_SetConfig+0xb2>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	4a2b      	ldr	r2, [pc, #172]	@ (80066c8 <TIM_Base_SetConfig+0x134>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d013      	beq.n	8006646 <TIM_Base_SetConfig+0xb2>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	4a2a      	ldr	r2, [pc, #168]	@ (80066cc <TIM_Base_SetConfig+0x138>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d00f      	beq.n	8006646 <TIM_Base_SetConfig+0xb2>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	4a29      	ldr	r2, [pc, #164]	@ (80066d0 <TIM_Base_SetConfig+0x13c>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d00b      	beq.n	8006646 <TIM_Base_SetConfig+0xb2>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4a28      	ldr	r2, [pc, #160]	@ (80066d4 <TIM_Base_SetConfig+0x140>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d007      	beq.n	8006646 <TIM_Base_SetConfig+0xb2>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4a27      	ldr	r2, [pc, #156]	@ (80066d8 <TIM_Base_SetConfig+0x144>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d003      	beq.n	8006646 <TIM_Base_SetConfig+0xb2>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a26      	ldr	r2, [pc, #152]	@ (80066dc <TIM_Base_SetConfig+0x148>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d108      	bne.n	8006658 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800664c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	68db      	ldr	r3, [r3, #12]
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	4313      	orrs	r3, r2
 8006656:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	695b      	ldr	r3, [r3, #20]
 8006662:	4313      	orrs	r3, r2
 8006664:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	689a      	ldr	r2, [r3, #8]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a0e      	ldr	r2, [pc, #56]	@ (80066b4 <TIM_Base_SetConfig+0x120>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d003      	beq.n	8006686 <TIM_Base_SetConfig+0xf2>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	4a10      	ldr	r2, [pc, #64]	@ (80066c4 <TIM_Base_SetConfig+0x130>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d103      	bne.n	800668e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	691a      	ldr	r2, [r3, #16]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f043 0204 	orr.w	r2, r3, #4
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2201      	movs	r2, #1
 800669e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	68fa      	ldr	r2, [r7, #12]
 80066a4:	601a      	str	r2, [r3, #0]
}
 80066a6:	bf00      	nop
 80066a8:	3714      	adds	r7, #20
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop
 80066b4:	40010000 	.word	0x40010000
 80066b8:	40000400 	.word	0x40000400
 80066bc:	40000800 	.word	0x40000800
 80066c0:	40000c00 	.word	0x40000c00
 80066c4:	40010400 	.word	0x40010400
 80066c8:	40014000 	.word	0x40014000
 80066cc:	40014400 	.word	0x40014400
 80066d0:	40014800 	.word	0x40014800
 80066d4:	40001800 	.word	0x40001800
 80066d8:	40001c00 	.word	0x40001c00
 80066dc:	40002000 	.word	0x40002000

080066e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b087      	sub	sp, #28
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6a1b      	ldr	r3, [r3, #32]
 80066ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a1b      	ldr	r3, [r3, #32]
 80066f4:	f023 0201 	bic.w	r2, r3, #1
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006708:	68fa      	ldr	r2, [r7, #12]
 800670a:	4b2b      	ldr	r3, [pc, #172]	@ (80067b8 <TIM_OC1_SetConfig+0xd8>)
 800670c:	4013      	ands	r3, r2
 800670e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f023 0303 	bic.w	r3, r3, #3
 8006716:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68fa      	ldr	r2, [r7, #12]
 800671e:	4313      	orrs	r3, r2
 8006720:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	f023 0302 	bic.w	r3, r3, #2
 8006728:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	697a      	ldr	r2, [r7, #20]
 8006730:	4313      	orrs	r3, r2
 8006732:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a21      	ldr	r2, [pc, #132]	@ (80067bc <TIM_OC1_SetConfig+0xdc>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d003      	beq.n	8006744 <TIM_OC1_SetConfig+0x64>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a20      	ldr	r2, [pc, #128]	@ (80067c0 <TIM_OC1_SetConfig+0xe0>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d10c      	bne.n	800675e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	f023 0308 	bic.w	r3, r3, #8
 800674a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	697a      	ldr	r2, [r7, #20]
 8006752:	4313      	orrs	r3, r2
 8006754:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	f023 0304 	bic.w	r3, r3, #4
 800675c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a16      	ldr	r2, [pc, #88]	@ (80067bc <TIM_OC1_SetConfig+0xdc>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d003      	beq.n	800676e <TIM_OC1_SetConfig+0x8e>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a15      	ldr	r2, [pc, #84]	@ (80067c0 <TIM_OC1_SetConfig+0xe0>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d111      	bne.n	8006792 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006774:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800677c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	693a      	ldr	r2, [r7, #16]
 8006784:	4313      	orrs	r3, r2
 8006786:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	693a      	ldr	r2, [r7, #16]
 800678e:	4313      	orrs	r3, r2
 8006790:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	693a      	ldr	r2, [r7, #16]
 8006796:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	685a      	ldr	r2, [r3, #4]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	697a      	ldr	r2, [r7, #20]
 80067aa:	621a      	str	r2, [r3, #32]
}
 80067ac:	bf00      	nop
 80067ae:	371c      	adds	r7, #28
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr
 80067b8:	fffeff8f 	.word	0xfffeff8f
 80067bc:	40010000 	.word	0x40010000
 80067c0:	40010400 	.word	0x40010400

080067c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b087      	sub	sp, #28
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6a1b      	ldr	r3, [r3, #32]
 80067d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6a1b      	ldr	r3, [r3, #32]
 80067d8:	f023 0210 	bic.w	r2, r3, #16
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	4b2e      	ldr	r3, [pc, #184]	@ (80068a8 <TIM_OC2_SetConfig+0xe4>)
 80067f0:	4013      	ands	r3, r2
 80067f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	021b      	lsls	r3, r3, #8
 8006802:	68fa      	ldr	r2, [r7, #12]
 8006804:	4313      	orrs	r3, r2
 8006806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	f023 0320 	bic.w	r3, r3, #32
 800680e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	011b      	lsls	r3, r3, #4
 8006816:	697a      	ldr	r2, [r7, #20]
 8006818:	4313      	orrs	r3, r2
 800681a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a23      	ldr	r2, [pc, #140]	@ (80068ac <TIM_OC2_SetConfig+0xe8>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d003      	beq.n	800682c <TIM_OC2_SetConfig+0x68>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4a22      	ldr	r2, [pc, #136]	@ (80068b0 <TIM_OC2_SetConfig+0xec>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d10d      	bne.n	8006848 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006832:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	011b      	lsls	r3, r3, #4
 800683a:	697a      	ldr	r2, [r7, #20]
 800683c:	4313      	orrs	r3, r2
 800683e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006846:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a18      	ldr	r2, [pc, #96]	@ (80068ac <TIM_OC2_SetConfig+0xe8>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d003      	beq.n	8006858 <TIM_OC2_SetConfig+0x94>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a17      	ldr	r2, [pc, #92]	@ (80068b0 <TIM_OC2_SetConfig+0xec>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d113      	bne.n	8006880 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800685e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006866:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	695b      	ldr	r3, [r3, #20]
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	693a      	ldr	r2, [r7, #16]
 8006870:	4313      	orrs	r3, r2
 8006872:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	699b      	ldr	r3, [r3, #24]
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	693a      	ldr	r2, [r7, #16]
 800687c:	4313      	orrs	r3, r2
 800687e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	693a      	ldr	r2, [r7, #16]
 8006884:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	68fa      	ldr	r2, [r7, #12]
 800688a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	685a      	ldr	r2, [r3, #4]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	697a      	ldr	r2, [r7, #20]
 8006898:	621a      	str	r2, [r3, #32]
}
 800689a:	bf00      	nop
 800689c:	371c      	adds	r7, #28
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
 80068a6:	bf00      	nop
 80068a8:	feff8fff 	.word	0xfeff8fff
 80068ac:	40010000 	.word	0x40010000
 80068b0:	40010400 	.word	0x40010400

080068b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b087      	sub	sp, #28
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a1b      	ldr	r3, [r3, #32]
 80068c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6a1b      	ldr	r3, [r3, #32]
 80068c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	69db      	ldr	r3, [r3, #28]
 80068da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	4b2d      	ldr	r3, [pc, #180]	@ (8006994 <TIM_OC3_SetConfig+0xe0>)
 80068e0:	4013      	ands	r3, r2
 80068e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f023 0303 	bic.w	r3, r3, #3
 80068ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68fa      	ldr	r2, [r7, #12]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80068fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	021b      	lsls	r3, r3, #8
 8006904:	697a      	ldr	r2, [r7, #20]
 8006906:	4313      	orrs	r3, r2
 8006908:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a22      	ldr	r2, [pc, #136]	@ (8006998 <TIM_OC3_SetConfig+0xe4>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d003      	beq.n	800691a <TIM_OC3_SetConfig+0x66>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a21      	ldr	r2, [pc, #132]	@ (800699c <TIM_OC3_SetConfig+0xe8>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d10d      	bne.n	8006936 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006920:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	021b      	lsls	r3, r3, #8
 8006928:	697a      	ldr	r2, [r7, #20]
 800692a:	4313      	orrs	r3, r2
 800692c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006934:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a17      	ldr	r2, [pc, #92]	@ (8006998 <TIM_OC3_SetConfig+0xe4>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d003      	beq.n	8006946 <TIM_OC3_SetConfig+0x92>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a16      	ldr	r2, [pc, #88]	@ (800699c <TIM_OC3_SetConfig+0xe8>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d113      	bne.n	800696e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800694c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006954:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	695b      	ldr	r3, [r3, #20]
 800695a:	011b      	lsls	r3, r3, #4
 800695c:	693a      	ldr	r2, [r7, #16]
 800695e:	4313      	orrs	r3, r2
 8006960:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	699b      	ldr	r3, [r3, #24]
 8006966:	011b      	lsls	r3, r3, #4
 8006968:	693a      	ldr	r2, [r7, #16]
 800696a:	4313      	orrs	r3, r2
 800696c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	693a      	ldr	r2, [r7, #16]
 8006972:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	68fa      	ldr	r2, [r7, #12]
 8006978:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	685a      	ldr	r2, [r3, #4]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	697a      	ldr	r2, [r7, #20]
 8006986:	621a      	str	r2, [r3, #32]
}
 8006988:	bf00      	nop
 800698a:	371c      	adds	r7, #28
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr
 8006994:	fffeff8f 	.word	0xfffeff8f
 8006998:	40010000 	.word	0x40010000
 800699c:	40010400 	.word	0x40010400

080069a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b087      	sub	sp, #28
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6a1b      	ldr	r3, [r3, #32]
 80069ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6a1b      	ldr	r3, [r3, #32]
 80069b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	69db      	ldr	r3, [r3, #28]
 80069c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80069c8:	68fa      	ldr	r2, [r7, #12]
 80069ca:	4b1e      	ldr	r3, [pc, #120]	@ (8006a44 <TIM_OC4_SetConfig+0xa4>)
 80069cc:	4013      	ands	r3, r2
 80069ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	021b      	lsls	r3, r3, #8
 80069de:	68fa      	ldr	r2, [r7, #12]
 80069e0:	4313      	orrs	r3, r2
 80069e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80069ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	031b      	lsls	r3, r3, #12
 80069f2:	693a      	ldr	r2, [r7, #16]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a13      	ldr	r2, [pc, #76]	@ (8006a48 <TIM_OC4_SetConfig+0xa8>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d003      	beq.n	8006a08 <TIM_OC4_SetConfig+0x68>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	4a12      	ldr	r2, [pc, #72]	@ (8006a4c <TIM_OC4_SetConfig+0xac>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d109      	bne.n	8006a1c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	695b      	ldr	r3, [r3, #20]
 8006a14:	019b      	lsls	r3, r3, #6
 8006a16:	697a      	ldr	r2, [r7, #20]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	697a      	ldr	r2, [r7, #20]
 8006a20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	68fa      	ldr	r2, [r7, #12]
 8006a26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	685a      	ldr	r2, [r3, #4]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	693a      	ldr	r2, [r7, #16]
 8006a34:	621a      	str	r2, [r3, #32]
}
 8006a36:	bf00      	nop
 8006a38:	371c      	adds	r7, #28
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr
 8006a42:	bf00      	nop
 8006a44:	feff8fff 	.word	0xfeff8fff
 8006a48:	40010000 	.word	0x40010000
 8006a4c:	40010400 	.word	0x40010400

08006a50 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b087      	sub	sp, #28
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a1b      	ldr	r3, [r3, #32]
 8006a5e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6a1b      	ldr	r3, [r3, #32]
 8006a64:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006a78:	68fa      	ldr	r2, [r7, #12]
 8006a7a:	4b1b      	ldr	r3, [pc, #108]	@ (8006ae8 <TIM_OC5_SetConfig+0x98>)
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006a90:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	041b      	lsls	r3, r3, #16
 8006a98:	693a      	ldr	r2, [r7, #16]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a12      	ldr	r2, [pc, #72]	@ (8006aec <TIM_OC5_SetConfig+0x9c>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d003      	beq.n	8006aae <TIM_OC5_SetConfig+0x5e>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4a11      	ldr	r2, [pc, #68]	@ (8006af0 <TIM_OC5_SetConfig+0xa0>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d109      	bne.n	8006ac2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ab4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	695b      	ldr	r3, [r3, #20]
 8006aba:	021b      	lsls	r3, r3, #8
 8006abc:	697a      	ldr	r2, [r7, #20]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	697a      	ldr	r2, [r7, #20]
 8006ac6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	685a      	ldr	r2, [r3, #4]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	693a      	ldr	r2, [r7, #16]
 8006ada:	621a      	str	r2, [r3, #32]
}
 8006adc:	bf00      	nop
 8006ade:	371c      	adds	r7, #28
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr
 8006ae8:	fffeff8f 	.word	0xfffeff8f
 8006aec:	40010000 	.word	0x40010000
 8006af0:	40010400 	.word	0x40010400

08006af4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b087      	sub	sp, #28
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6a1b      	ldr	r3, [r3, #32]
 8006b08:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006b1c:	68fa      	ldr	r2, [r7, #12]
 8006b1e:	4b1c      	ldr	r3, [pc, #112]	@ (8006b90 <TIM_OC6_SetConfig+0x9c>)
 8006b20:	4013      	ands	r3, r2
 8006b22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	021b      	lsls	r3, r3, #8
 8006b2a:	68fa      	ldr	r2, [r7, #12]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	051b      	lsls	r3, r3, #20
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a13      	ldr	r2, [pc, #76]	@ (8006b94 <TIM_OC6_SetConfig+0xa0>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d003      	beq.n	8006b54 <TIM_OC6_SetConfig+0x60>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a12      	ldr	r2, [pc, #72]	@ (8006b98 <TIM_OC6_SetConfig+0xa4>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d109      	bne.n	8006b68 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006b5a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	695b      	ldr	r3, [r3, #20]
 8006b60:	029b      	lsls	r3, r3, #10
 8006b62:	697a      	ldr	r2, [r7, #20]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	697a      	ldr	r2, [r7, #20]
 8006b6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	68fa      	ldr	r2, [r7, #12]
 8006b72:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	685a      	ldr	r2, [r3, #4]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	693a      	ldr	r2, [r7, #16]
 8006b80:	621a      	str	r2, [r3, #32]
}
 8006b82:	bf00      	nop
 8006b84:	371c      	adds	r7, #28
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr
 8006b8e:	bf00      	nop
 8006b90:	feff8fff 	.word	0xfeff8fff
 8006b94:	40010000 	.word	0x40010000
 8006b98:	40010400 	.word	0x40010400

08006b9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b087      	sub	sp, #28
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6a1b      	ldr	r3, [r3, #32]
 8006bac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	6a1b      	ldr	r3, [r3, #32]
 8006bb2:	f023 0201 	bic.w	r2, r3, #1
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	699b      	ldr	r3, [r3, #24]
 8006bbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006bc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	011b      	lsls	r3, r3, #4
 8006bcc:	693a      	ldr	r2, [r7, #16]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	f023 030a 	bic.w	r3, r3, #10
 8006bd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006bda:	697a      	ldr	r2, [r7, #20]
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	693a      	ldr	r2, [r7, #16]
 8006be6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	621a      	str	r2, [r3, #32]
}
 8006bee:	bf00      	nop
 8006bf0:	371c      	adds	r7, #28
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr

08006bfa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bfa:	b480      	push	{r7}
 8006bfc:	b087      	sub	sp, #28
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	60f8      	str	r0, [r7, #12]
 8006c02:	60b9      	str	r1, [r7, #8]
 8006c04:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	6a1b      	ldr	r3, [r3, #32]
 8006c0a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6a1b      	ldr	r3, [r3, #32]
 8006c10:	f023 0210 	bic.w	r2, r3, #16
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	699b      	ldr	r3, [r3, #24]
 8006c1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	031b      	lsls	r3, r3, #12
 8006c2a:	693a      	ldr	r2, [r7, #16]
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006c36:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	011b      	lsls	r3, r3, #4
 8006c3c:	697a      	ldr	r2, [r7, #20]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	697a      	ldr	r2, [r7, #20]
 8006c4c:	621a      	str	r2, [r3, #32]
}
 8006c4e:	bf00      	nop
 8006c50:	371c      	adds	r7, #28
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr

08006c5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c5a:	b480      	push	{r7}
 8006c5c:	b085      	sub	sp, #20
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	6078      	str	r0, [r7, #4]
 8006c62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c72:	683a      	ldr	r2, [r7, #0]
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	4313      	orrs	r3, r2
 8006c78:	f043 0307 	orr.w	r3, r3, #7
 8006c7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	68fa      	ldr	r2, [r7, #12]
 8006c82:	609a      	str	r2, [r3, #8]
}
 8006c84:	bf00      	nop
 8006c86:	3714      	adds	r7, #20
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b087      	sub	sp, #28
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	60b9      	str	r1, [r7, #8]
 8006c9a:	607a      	str	r2, [r7, #4]
 8006c9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006caa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	021a      	lsls	r2, r3, #8
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	431a      	orrs	r2, r3
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	697a      	ldr	r2, [r7, #20]
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	697a      	ldr	r2, [r7, #20]
 8006cc2:	609a      	str	r2, [r3, #8]
}
 8006cc4:	bf00      	nop
 8006cc6:	371c      	adds	r7, #28
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr

08006cd0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b087      	sub	sp, #28
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	60b9      	str	r1, [r7, #8]
 8006cda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	f003 031f 	and.w	r3, r3, #31
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ce8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	6a1a      	ldr	r2, [r3, #32]
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	43db      	mvns	r3, r3
 8006cf2:	401a      	ands	r2, r3
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6a1a      	ldr	r2, [r3, #32]
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	f003 031f 	and.w	r3, r3, #31
 8006d02:	6879      	ldr	r1, [r7, #4]
 8006d04:	fa01 f303 	lsl.w	r3, r1, r3
 8006d08:	431a      	orrs	r2, r3
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	621a      	str	r2, [r3, #32]
}
 8006d0e:	bf00      	nop
 8006d10:	371c      	adds	r7, #28
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr
	...

08006d1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b085      	sub	sp, #20
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	d101      	bne.n	8006d34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d30:	2302      	movs	r3, #2
 8006d32:	e06d      	b.n	8006e10 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2201      	movs	r2, #1
 8006d38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2202      	movs	r2, #2
 8006d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a30      	ldr	r2, [pc, #192]	@ (8006e1c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d004      	beq.n	8006d68 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4a2f      	ldr	r2, [pc, #188]	@ (8006e20 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d108      	bne.n	8006d7a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006d6e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	68fa      	ldr	r2, [r7, #12]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d80:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	68fa      	ldr	r2, [r7, #12]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	68fa      	ldr	r2, [r7, #12]
 8006d92:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a20      	ldr	r2, [pc, #128]	@ (8006e1c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d022      	beq.n	8006de4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006da6:	d01d      	beq.n	8006de4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a1d      	ldr	r2, [pc, #116]	@ (8006e24 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d018      	beq.n	8006de4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a1c      	ldr	r2, [pc, #112]	@ (8006e28 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d013      	beq.n	8006de4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a1a      	ldr	r2, [pc, #104]	@ (8006e2c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d00e      	beq.n	8006de4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a15      	ldr	r2, [pc, #84]	@ (8006e20 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d009      	beq.n	8006de4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a16      	ldr	r2, [pc, #88]	@ (8006e30 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d004      	beq.n	8006de4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a15      	ldr	r2, [pc, #84]	@ (8006e34 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d10c      	bne.n	8006dfe <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006dea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	68ba      	ldr	r2, [r7, #8]
 8006df2:	4313      	orrs	r3, r2
 8006df4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	68ba      	ldr	r2, [r7, #8]
 8006dfc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2201      	movs	r2, #1
 8006e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e0e:	2300      	movs	r3, #0
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr
 8006e1c:	40010000 	.word	0x40010000
 8006e20:	40010400 	.word	0x40010400
 8006e24:	40000400 	.word	0x40000400
 8006e28:	40000800 	.word	0x40000800
 8006e2c:	40000c00 	.word	0x40000c00
 8006e30:	40014000 	.word	0x40014000
 8006e34:	40001800 	.word	0x40001800

08006e38 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e38:	b084      	sub	sp, #16
 8006e3a:	b580      	push	{r7, lr}
 8006e3c:	b084      	sub	sp, #16
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
 8006e42:	f107 001c 	add.w	r0, r7, #28
 8006e46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e4a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d127      	bne.n	8006ea2 <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e56:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	68da      	ldr	r2, [r3, #12]
 8006e62:	4b3a      	ldr	r3, [pc, #232]	@ (8006f4c <USB_CoreInit+0x114>)
 8006e64:	4013      	ands	r3, r2
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	f043 0210 	orr.w	r2, r3, #16
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e82:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d105      	bne.n	8006e96 <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f001 fb20 	bl	80084dc <USB_CoreReset>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	73fb      	strb	r3, [r7, #15]
 8006ea0:	e03c      	b.n	8006f1c <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8006ea2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006ea6:	2b03      	cmp	r3, #3
 8006ea8:	d127      	bne.n	8006efa <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	68da      	ldr	r2, [r3, #12]
 8006eba:	4b24      	ldr	r3, [pc, #144]	@ (8006f4c <USB_CoreInit+0x114>)
 8006ebc:	4013      	ands	r3, r2
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	68db      	ldr	r3, [r3, #12]
 8006ec6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	f023 0210 	bic.w	r2, r3, #16
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 8006eda:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d105      	bne.n	8006eee <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f001 faf4 	bl	80084dc <USB_CoreReset>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	73fb      	strb	r3, [r7, #15]
 8006ef8:	e010      	b.n	8006f1c <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f001 fae8 	bl	80084dc <USB_CoreReset>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f14:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006f1c:	7fbb      	ldrb	r3, [r7, #30]
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d10b      	bne.n	8006f3a <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	f043 0206 	orr.w	r2, r3, #6
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	f043 0220 	orr.w	r2, r3, #32
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3710      	adds	r7, #16
 8006f40:	46bd      	mov	sp, r7
 8006f42:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f46:	b004      	add	sp, #16
 8006f48:	4770      	bx	lr
 8006f4a:	bf00      	nop
 8006f4c:	ffbdffbf 	.word	0xffbdffbf

08006f50 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b087      	sub	sp, #28
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006f5e:	79fb      	ldrb	r3, [r7, #7]
 8006f60:	2b02      	cmp	r3, #2
 8006f62:	d165      	bne.n	8007030 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	4a41      	ldr	r2, [pc, #260]	@ (800706c <USB_SetTurnaroundTime+0x11c>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d906      	bls.n	8006f7a <USB_SetTurnaroundTime+0x2a>
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	4a40      	ldr	r2, [pc, #256]	@ (8007070 <USB_SetTurnaroundTime+0x120>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d202      	bcs.n	8006f7a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006f74:	230f      	movs	r3, #15
 8006f76:	617b      	str	r3, [r7, #20]
 8006f78:	e062      	b.n	8007040 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	4a3c      	ldr	r2, [pc, #240]	@ (8007070 <USB_SetTurnaroundTime+0x120>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d306      	bcc.n	8006f90 <USB_SetTurnaroundTime+0x40>
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	4a3b      	ldr	r2, [pc, #236]	@ (8007074 <USB_SetTurnaroundTime+0x124>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d202      	bcs.n	8006f90 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006f8a:	230e      	movs	r3, #14
 8006f8c:	617b      	str	r3, [r7, #20]
 8006f8e:	e057      	b.n	8007040 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	4a38      	ldr	r2, [pc, #224]	@ (8007074 <USB_SetTurnaroundTime+0x124>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d306      	bcc.n	8006fa6 <USB_SetTurnaroundTime+0x56>
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	4a37      	ldr	r2, [pc, #220]	@ (8007078 <USB_SetTurnaroundTime+0x128>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d202      	bcs.n	8006fa6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006fa0:	230d      	movs	r3, #13
 8006fa2:	617b      	str	r3, [r7, #20]
 8006fa4:	e04c      	b.n	8007040 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	4a33      	ldr	r2, [pc, #204]	@ (8007078 <USB_SetTurnaroundTime+0x128>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d306      	bcc.n	8006fbc <USB_SetTurnaroundTime+0x6c>
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	4a32      	ldr	r2, [pc, #200]	@ (800707c <USB_SetTurnaroundTime+0x12c>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d802      	bhi.n	8006fbc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006fb6:	230c      	movs	r3, #12
 8006fb8:	617b      	str	r3, [r7, #20]
 8006fba:	e041      	b.n	8007040 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	4a2f      	ldr	r2, [pc, #188]	@ (800707c <USB_SetTurnaroundTime+0x12c>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d906      	bls.n	8006fd2 <USB_SetTurnaroundTime+0x82>
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	4a2e      	ldr	r2, [pc, #184]	@ (8007080 <USB_SetTurnaroundTime+0x130>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d802      	bhi.n	8006fd2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006fcc:	230b      	movs	r3, #11
 8006fce:	617b      	str	r3, [r7, #20]
 8006fd0:	e036      	b.n	8007040 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	4a2a      	ldr	r2, [pc, #168]	@ (8007080 <USB_SetTurnaroundTime+0x130>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d906      	bls.n	8006fe8 <USB_SetTurnaroundTime+0x98>
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	4a29      	ldr	r2, [pc, #164]	@ (8007084 <USB_SetTurnaroundTime+0x134>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d802      	bhi.n	8006fe8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006fe2:	230a      	movs	r3, #10
 8006fe4:	617b      	str	r3, [r7, #20]
 8006fe6:	e02b      	b.n	8007040 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	4a26      	ldr	r2, [pc, #152]	@ (8007084 <USB_SetTurnaroundTime+0x134>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d906      	bls.n	8006ffe <USB_SetTurnaroundTime+0xae>
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	4a25      	ldr	r2, [pc, #148]	@ (8007088 <USB_SetTurnaroundTime+0x138>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d202      	bcs.n	8006ffe <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006ff8:	2309      	movs	r3, #9
 8006ffa:	617b      	str	r3, [r7, #20]
 8006ffc:	e020      	b.n	8007040 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	4a21      	ldr	r2, [pc, #132]	@ (8007088 <USB_SetTurnaroundTime+0x138>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d306      	bcc.n	8007014 <USB_SetTurnaroundTime+0xc4>
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	4a20      	ldr	r2, [pc, #128]	@ (800708c <USB_SetTurnaroundTime+0x13c>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d802      	bhi.n	8007014 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800700e:	2308      	movs	r3, #8
 8007010:	617b      	str	r3, [r7, #20]
 8007012:	e015      	b.n	8007040 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	4a1d      	ldr	r2, [pc, #116]	@ (800708c <USB_SetTurnaroundTime+0x13c>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d906      	bls.n	800702a <USB_SetTurnaroundTime+0xda>
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	4a1c      	ldr	r2, [pc, #112]	@ (8007090 <USB_SetTurnaroundTime+0x140>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d202      	bcs.n	800702a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007024:	2307      	movs	r3, #7
 8007026:	617b      	str	r3, [r7, #20]
 8007028:	e00a      	b.n	8007040 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800702a:	2306      	movs	r3, #6
 800702c:	617b      	str	r3, [r7, #20]
 800702e:	e007      	b.n	8007040 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007030:	79fb      	ldrb	r3, [r7, #7]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d102      	bne.n	800703c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007036:	2309      	movs	r3, #9
 8007038:	617b      	str	r3, [r7, #20]
 800703a:	e001      	b.n	8007040 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800703c:	2309      	movs	r3, #9
 800703e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	68db      	ldr	r3, [r3, #12]
 8007044:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	68da      	ldr	r2, [r3, #12]
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	029b      	lsls	r3, r3, #10
 8007054:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007058:	431a      	orrs	r2, r3
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800705e:	2300      	movs	r3, #0
}
 8007060:	4618      	mov	r0, r3
 8007062:	371c      	adds	r7, #28
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr
 800706c:	00d8acbf 	.word	0x00d8acbf
 8007070:	00e4e1c0 	.word	0x00e4e1c0
 8007074:	00f42400 	.word	0x00f42400
 8007078:	01067380 	.word	0x01067380
 800707c:	011a499f 	.word	0x011a499f
 8007080:	01312cff 	.word	0x01312cff
 8007084:	014ca43f 	.word	0x014ca43f
 8007088:	016e3600 	.word	0x016e3600
 800708c:	01a6ab1f 	.word	0x01a6ab1f
 8007090:	01e84800 	.word	0x01e84800

08007094 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	689b      	ldr	r3, [r3, #8]
 80070a0:	f043 0201 	orr.w	r2, r3, #1
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80070a8:	2300      	movs	r3, #0
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	370c      	adds	r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr

080070b6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80070b6:	b480      	push	{r7}
 80070b8:	b083      	sub	sp, #12
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f023 0201 	bic.w	r2, r3, #1
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80070ca:	2300      	movs	r3, #0
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	370c      	adds	r7, #12
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	460b      	mov	r3, r1
 80070e2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80070e4:	2300      	movs	r3, #0
 80070e6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	68db      	ldr	r3, [r3, #12]
 80070ec:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80070f4:	78fb      	ldrb	r3, [r7, #3]
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d115      	bne.n	8007126 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	68db      	ldr	r3, [r3, #12]
 80070fe:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007106:	200a      	movs	r0, #10
 8007108:	f7fa fc7e 	bl	8001a08 <HAL_Delay>
      ms += 10U;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	330a      	adds	r3, #10
 8007110:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f001 f951 	bl	80083ba <USB_GetMode>
 8007118:	4603      	mov	r3, r0
 800711a:	2b01      	cmp	r3, #1
 800711c:	d01e      	beq.n	800715c <USB_SetCurrentMode+0x84>
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2bc7      	cmp	r3, #199	@ 0xc7
 8007122:	d9f0      	bls.n	8007106 <USB_SetCurrentMode+0x2e>
 8007124:	e01a      	b.n	800715c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007126:	78fb      	ldrb	r3, [r7, #3]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d115      	bne.n	8007158 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	68db      	ldr	r3, [r3, #12]
 8007130:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007138:	200a      	movs	r0, #10
 800713a:	f7fa fc65 	bl	8001a08 <HAL_Delay>
      ms += 10U;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	330a      	adds	r3, #10
 8007142:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f001 f938 	bl	80083ba <USB_GetMode>
 800714a:	4603      	mov	r3, r0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d005      	beq.n	800715c <USB_SetCurrentMode+0x84>
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2bc7      	cmp	r3, #199	@ 0xc7
 8007154:	d9f0      	bls.n	8007138 <USB_SetCurrentMode+0x60>
 8007156:	e001      	b.n	800715c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007158:	2301      	movs	r3, #1
 800715a:	e005      	b.n	8007168 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2bc8      	cmp	r3, #200	@ 0xc8
 8007160:	d101      	bne.n	8007166 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	e000      	b.n	8007168 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007166:	2300      	movs	r3, #0
}
 8007168:	4618      	mov	r0, r3
 800716a:	3710      	adds	r7, #16
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}

08007170 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007170:	b084      	sub	sp, #16
 8007172:	b580      	push	{r7, lr}
 8007174:	b086      	sub	sp, #24
 8007176:	af00      	add	r7, sp, #0
 8007178:	6078      	str	r0, [r7, #4]
 800717a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800717e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007182:	2300      	movs	r3, #0
 8007184:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800718a:	2300      	movs	r3, #0
 800718c:	613b      	str	r3, [r7, #16]
 800718e:	e009      	b.n	80071a4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	3340      	adds	r3, #64	@ 0x40
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	4413      	add	r3, r2
 800719a:	2200      	movs	r2, #0
 800719c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	3301      	adds	r3, #1
 80071a2:	613b      	str	r3, [r7, #16]
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	2b0e      	cmp	r3, #14
 80071a8:	d9f2      	bls.n	8007190 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80071aa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d11c      	bne.n	80071ec <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	68fa      	ldr	r2, [r7, #12]
 80071bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80071c0:	f043 0302 	orr.w	r3, r3, #2
 80071c4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071ca:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	601a      	str	r2, [r3, #0]
 80071ea:	e005      	b.n	80071f8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071f0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80071fe:	461a      	mov	r2, r3
 8007200:	2300      	movs	r3, #0
 8007202:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007204:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007208:	2b01      	cmp	r3, #1
 800720a:	d10d      	bne.n	8007228 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800720c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007210:	2b00      	cmp	r3, #0
 8007212:	d104      	bne.n	800721e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007214:	2100      	movs	r1, #0
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 f97a 	bl	8007510 <USB_SetDevSpeed>
 800721c:	e01a      	b.n	8007254 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800721e:	2101      	movs	r1, #1
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f000 f975 	bl	8007510 <USB_SetDevSpeed>
 8007226:	e015      	b.n	8007254 <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8007228:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800722c:	2b03      	cmp	r3, #3
 800722e:	d10d      	bne.n	800724c <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007230:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007234:	2b00      	cmp	r3, #0
 8007236:	d104      	bne.n	8007242 <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007238:	2100      	movs	r1, #0
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 f968 	bl	8007510 <USB_SetDevSpeed>
 8007240:	e008      	b.n	8007254 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007242:	2101      	movs	r1, #1
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f000 f963 	bl	8007510 <USB_SetDevSpeed>
 800724a:	e003      	b.n	8007254 <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800724c:	2103      	movs	r1, #3
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 f95e 	bl	8007510 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007254:	2110      	movs	r1, #16
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 f8fa 	bl	8007450 <USB_FlushTxFifo>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d001      	beq.n	8007266 <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 f924 	bl	80074b4 <USB_FlushRxFifo>
 800726c:	4603      	mov	r3, r0
 800726e:	2b00      	cmp	r3, #0
 8007270:	d001      	beq.n	8007276 <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800727c:	461a      	mov	r2, r3
 800727e:	2300      	movs	r3, #0
 8007280:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007288:	461a      	mov	r2, r3
 800728a:	2300      	movs	r3, #0
 800728c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007294:	461a      	mov	r2, r3
 8007296:	2300      	movs	r3, #0
 8007298:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800729a:	2300      	movs	r3, #0
 800729c:	613b      	str	r3, [r7, #16]
 800729e:	e043      	b.n	8007328 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	015a      	lsls	r2, r3, #5
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	4413      	add	r3, r2
 80072a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80072b2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80072b6:	d118      	bne.n	80072ea <USB_DevInit+0x17a>
    {
      if (i == 0U)
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d10a      	bne.n	80072d4 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	015a      	lsls	r2, r3, #5
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	4413      	add	r3, r2
 80072c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072ca:	461a      	mov	r2, r3
 80072cc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80072d0:	6013      	str	r3, [r2, #0]
 80072d2:	e013      	b.n	80072fc <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	015a      	lsls	r2, r3, #5
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	4413      	add	r3, r2
 80072dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072e0:	461a      	mov	r2, r3
 80072e2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80072e6:	6013      	str	r3, [r2, #0]
 80072e8:	e008      	b.n	80072fc <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	015a      	lsls	r2, r3, #5
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	4413      	add	r3, r2
 80072f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072f6:	461a      	mov	r2, r3
 80072f8:	2300      	movs	r3, #0
 80072fa:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	015a      	lsls	r2, r3, #5
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	4413      	add	r3, r2
 8007304:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007308:	461a      	mov	r2, r3
 800730a:	2300      	movs	r3, #0
 800730c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	015a      	lsls	r2, r3, #5
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	4413      	add	r3, r2
 8007316:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800731a:	461a      	mov	r2, r3
 800731c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007320:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	3301      	adds	r3, #1
 8007326:	613b      	str	r3, [r7, #16]
 8007328:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800732c:	461a      	mov	r2, r3
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	4293      	cmp	r3, r2
 8007332:	d3b5      	bcc.n	80072a0 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007334:	2300      	movs	r3, #0
 8007336:	613b      	str	r3, [r7, #16]
 8007338:	e043      	b.n	80073c2 <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	015a      	lsls	r2, r3, #5
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	4413      	add	r3, r2
 8007342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800734c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007350:	d118      	bne.n	8007384 <USB_DevInit+0x214>
    {
      if (i == 0U)
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d10a      	bne.n	800736e <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007358:	693b      	ldr	r3, [r7, #16]
 800735a:	015a      	lsls	r2, r3, #5
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	4413      	add	r3, r2
 8007360:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007364:	461a      	mov	r2, r3
 8007366:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800736a:	6013      	str	r3, [r2, #0]
 800736c:	e013      	b.n	8007396 <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	015a      	lsls	r2, r3, #5
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	4413      	add	r3, r2
 8007376:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800737a:	461a      	mov	r2, r3
 800737c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007380:	6013      	str	r3, [r2, #0]
 8007382:	e008      	b.n	8007396 <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	015a      	lsls	r2, r3, #5
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	4413      	add	r3, r2
 800738c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007390:	461a      	mov	r2, r3
 8007392:	2300      	movs	r3, #0
 8007394:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	015a      	lsls	r2, r3, #5
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	4413      	add	r3, r2
 800739e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073a2:	461a      	mov	r2, r3
 80073a4:	2300      	movs	r3, #0
 80073a6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	015a      	lsls	r2, r3, #5
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	4413      	add	r3, r2
 80073b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073b4:	461a      	mov	r2, r3
 80073b6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80073ba:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	3301      	adds	r3, #1
 80073c0:	613b      	str	r3, [r7, #16]
 80073c2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80073c6:	461a      	mov	r2, r3
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d3b5      	bcc.n	800733a <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	68fa      	ldr	r2, [r7, #12]
 80073d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80073dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073e0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80073ee:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80073f0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d105      	bne.n	8007404 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	699b      	ldr	r3, [r3, #24]
 80073fc:	f043 0210 	orr.w	r2, r3, #16
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	699a      	ldr	r2, [r3, #24]
 8007408:	4b0f      	ldr	r3, [pc, #60]	@ (8007448 <USB_DevInit+0x2d8>)
 800740a:	4313      	orrs	r3, r2
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007410:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007414:	2b00      	cmp	r3, #0
 8007416:	d005      	beq.n	8007424 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	699b      	ldr	r3, [r3, #24]
 800741c:	f043 0208 	orr.w	r2, r3, #8
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007424:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007428:	2b01      	cmp	r3, #1
 800742a:	d105      	bne.n	8007438 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	699a      	ldr	r2, [r3, #24]
 8007430:	4b06      	ldr	r3, [pc, #24]	@ (800744c <USB_DevInit+0x2dc>)
 8007432:	4313      	orrs	r3, r2
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007438:	7dfb      	ldrb	r3, [r7, #23]
}
 800743a:	4618      	mov	r0, r3
 800743c:	3718      	adds	r7, #24
 800743e:	46bd      	mov	sp, r7
 8007440:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007444:	b004      	add	sp, #16
 8007446:	4770      	bx	lr
 8007448:	803c3800 	.word	0x803c3800
 800744c:	40000004 	.word	0x40000004

08007450 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007450:	b480      	push	{r7}
 8007452:	b085      	sub	sp, #20
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
 8007458:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800745a:	2300      	movs	r3, #0
 800745c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	3301      	adds	r3, #1
 8007462:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800746a:	d901      	bls.n	8007470 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800746c:	2303      	movs	r3, #3
 800746e:	e01b      	b.n	80074a8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	691b      	ldr	r3, [r3, #16]
 8007474:	2b00      	cmp	r3, #0
 8007476:	daf2      	bge.n	800745e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007478:	2300      	movs	r3, #0
 800747a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	019b      	lsls	r3, r3, #6
 8007480:	f043 0220 	orr.w	r2, r3, #32
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	3301      	adds	r3, #1
 800748c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007494:	d901      	bls.n	800749a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e006      	b.n	80074a8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	f003 0320 	and.w	r3, r3, #32
 80074a2:	2b20      	cmp	r3, #32
 80074a4:	d0f0      	beq.n	8007488 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3714      	adds	r7, #20
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b085      	sub	sp, #20
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80074bc:	2300      	movs	r3, #0
 80074be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	3301      	adds	r3, #1
 80074c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074cc:	d901      	bls.n	80074d2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80074ce:	2303      	movs	r3, #3
 80074d0:	e018      	b.n	8007504 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	691b      	ldr	r3, [r3, #16]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	daf2      	bge.n	80074c0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80074da:	2300      	movs	r3, #0
 80074dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2210      	movs	r2, #16
 80074e2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	3301      	adds	r3, #1
 80074e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074f0:	d901      	bls.n	80074f6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e006      	b.n	8007504 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	691b      	ldr	r3, [r3, #16]
 80074fa:	f003 0310 	and.w	r3, r3, #16
 80074fe:	2b10      	cmp	r3, #16
 8007500:	d0f0      	beq.n	80074e4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007502:	2300      	movs	r3, #0
}
 8007504:	4618      	mov	r0, r3
 8007506:	3714      	adds	r7, #20
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007510:	b480      	push	{r7}
 8007512:	b085      	sub	sp, #20
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	460b      	mov	r3, r1
 800751a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	78fb      	ldrb	r3, [r7, #3]
 800752a:	68f9      	ldr	r1, [r7, #12]
 800752c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007530:	4313      	orrs	r3, r2
 8007532:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007534:	2300      	movs	r3, #0
}
 8007536:	4618      	mov	r0, r3
 8007538:	3714      	adds	r7, #20
 800753a:	46bd      	mov	sp, r7
 800753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007540:	4770      	bx	lr

08007542 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007542:	b480      	push	{r7}
 8007544:	b087      	sub	sp, #28
 8007546:	af00      	add	r7, sp, #0
 8007548:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	f003 0306 	and.w	r3, r3, #6
 800755a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d102      	bne.n	8007568 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007562:	2300      	movs	r3, #0
 8007564:	75fb      	strb	r3, [r7, #23]
 8007566:	e00a      	b.n	800757e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2b02      	cmp	r3, #2
 800756c:	d002      	beq.n	8007574 <USB_GetDevSpeed+0x32>
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2b06      	cmp	r3, #6
 8007572:	d102      	bne.n	800757a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007574:	2302      	movs	r3, #2
 8007576:	75fb      	strb	r3, [r7, #23]
 8007578:	e001      	b.n	800757e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800757a:	230f      	movs	r3, #15
 800757c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800757e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007580:	4618      	mov	r0, r3
 8007582:	371c      	adds	r7, #28
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr

0800758c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800758c:	b480      	push	{r7}
 800758e:	b085      	sub	sp, #20
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	785b      	ldrb	r3, [r3, #1]
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d139      	bne.n	800761c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075ae:	69da      	ldr	r2, [r3, #28]
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	781b      	ldrb	r3, [r3, #0]
 80075b4:	f003 030f 	and.w	r3, r3, #15
 80075b8:	2101      	movs	r1, #1
 80075ba:	fa01 f303 	lsl.w	r3, r1, r3
 80075be:	b29b      	uxth	r3, r3
 80075c0:	68f9      	ldr	r1, [r7, #12]
 80075c2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075c6:	4313      	orrs	r3, r2
 80075c8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	015a      	lsls	r2, r3, #5
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	4413      	add	r3, r2
 80075d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d153      	bne.n	8007688 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	015a      	lsls	r2, r3, #5
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	4413      	add	r3, r2
 80075e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	791b      	ldrb	r3, [r3, #4]
 80075fa:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075fc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	059b      	lsls	r3, r3, #22
 8007602:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007604:	431a      	orrs	r2, r3
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	0159      	lsls	r1, r3, #5
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	440b      	add	r3, r1
 800760e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007612:	4619      	mov	r1, r3
 8007614:	4b20      	ldr	r3, [pc, #128]	@ (8007698 <USB_ActivateEndpoint+0x10c>)
 8007616:	4313      	orrs	r3, r2
 8007618:	600b      	str	r3, [r1, #0]
 800761a:	e035      	b.n	8007688 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007622:	69da      	ldr	r2, [r3, #28]
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	f003 030f 	and.w	r3, r3, #15
 800762c:	2101      	movs	r1, #1
 800762e:	fa01 f303 	lsl.w	r3, r1, r3
 8007632:	041b      	lsls	r3, r3, #16
 8007634:	68f9      	ldr	r1, [r7, #12]
 8007636:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800763a:	4313      	orrs	r3, r2
 800763c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	015a      	lsls	r2, r3, #5
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	4413      	add	r3, r2
 8007646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007650:	2b00      	cmp	r3, #0
 8007652:	d119      	bne.n	8007688 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	015a      	lsls	r2, r3, #5
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	4413      	add	r3, r2
 800765c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	791b      	ldrb	r3, [r3, #4]
 800766e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007670:	430b      	orrs	r3, r1
 8007672:	431a      	orrs	r2, r3
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	0159      	lsls	r1, r3, #5
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	440b      	add	r3, r1
 800767c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007680:	4619      	mov	r1, r3
 8007682:	4b05      	ldr	r3, [pc, #20]	@ (8007698 <USB_ActivateEndpoint+0x10c>)
 8007684:	4313      	orrs	r3, r2
 8007686:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007688:	2300      	movs	r3, #0
}
 800768a:	4618      	mov	r0, r3
 800768c:	3714      	adds	r7, #20
 800768e:	46bd      	mov	sp, r7
 8007690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007694:	4770      	bx	lr
 8007696:	bf00      	nop
 8007698:	10008000 	.word	0x10008000

0800769c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800769c:	b480      	push	{r7}
 800769e:	b085      	sub	sp, #20
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	785b      	ldrb	r3, [r3, #1]
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	d161      	bne.n	800777c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	015a      	lsls	r2, r3, #5
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	4413      	add	r3, r2
 80076c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80076ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076ce:	d11f      	bne.n	8007710 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	015a      	lsls	r2, r3, #5
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	4413      	add	r3, r2
 80076d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	68ba      	ldr	r2, [r7, #8]
 80076e0:	0151      	lsls	r1, r2, #5
 80076e2:	68fa      	ldr	r2, [r7, #12]
 80076e4:	440a      	add	r2, r1
 80076e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076ea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80076ee:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	015a      	lsls	r2, r3, #5
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	4413      	add	r3, r2
 80076f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	68ba      	ldr	r2, [r7, #8]
 8007700:	0151      	lsls	r1, r2, #5
 8007702:	68fa      	ldr	r2, [r7, #12]
 8007704:	440a      	add	r2, r1
 8007706:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800770a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800770e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007716:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	f003 030f 	and.w	r3, r3, #15
 8007720:	2101      	movs	r1, #1
 8007722:	fa01 f303 	lsl.w	r3, r1, r3
 8007726:	b29b      	uxth	r3, r3
 8007728:	43db      	mvns	r3, r3
 800772a:	68f9      	ldr	r1, [r7, #12]
 800772c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007730:	4013      	ands	r3, r2
 8007732:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800773a:	69da      	ldr	r2, [r3, #28]
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	781b      	ldrb	r3, [r3, #0]
 8007740:	f003 030f 	and.w	r3, r3, #15
 8007744:	2101      	movs	r1, #1
 8007746:	fa01 f303 	lsl.w	r3, r1, r3
 800774a:	b29b      	uxth	r3, r3
 800774c:	43db      	mvns	r3, r3
 800774e:	68f9      	ldr	r1, [r7, #12]
 8007750:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007754:	4013      	ands	r3, r2
 8007756:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	015a      	lsls	r2, r3, #5
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	4413      	add	r3, r2
 8007760:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007764:	681a      	ldr	r2, [r3, #0]
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	0159      	lsls	r1, r3, #5
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	440b      	add	r3, r1
 800776e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007772:	4619      	mov	r1, r3
 8007774:	4b35      	ldr	r3, [pc, #212]	@ (800784c <USB_DeactivateEndpoint+0x1b0>)
 8007776:	4013      	ands	r3, r2
 8007778:	600b      	str	r3, [r1, #0]
 800777a:	e060      	b.n	800783e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	015a      	lsls	r2, r3, #5
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	4413      	add	r3, r2
 8007784:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800778e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007792:	d11f      	bne.n	80077d4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	015a      	lsls	r2, r3, #5
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	4413      	add	r3, r2
 800779c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	68ba      	ldr	r2, [r7, #8]
 80077a4:	0151      	lsls	r1, r2, #5
 80077a6:	68fa      	ldr	r2, [r7, #12]
 80077a8:	440a      	add	r2, r1
 80077aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077ae:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80077b2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	015a      	lsls	r2, r3, #5
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	4413      	add	r3, r2
 80077bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	68ba      	ldr	r2, [r7, #8]
 80077c4:	0151      	lsls	r1, r2, #5
 80077c6:	68fa      	ldr	r2, [r7, #12]
 80077c8:	440a      	add	r2, r1
 80077ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80077d2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	781b      	ldrb	r3, [r3, #0]
 80077e0:	f003 030f 	and.w	r3, r3, #15
 80077e4:	2101      	movs	r1, #1
 80077e6:	fa01 f303 	lsl.w	r3, r1, r3
 80077ea:	041b      	lsls	r3, r3, #16
 80077ec:	43db      	mvns	r3, r3
 80077ee:	68f9      	ldr	r1, [r7, #12]
 80077f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077f4:	4013      	ands	r3, r2
 80077f6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077fe:	69da      	ldr	r2, [r3, #28]
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	781b      	ldrb	r3, [r3, #0]
 8007804:	f003 030f 	and.w	r3, r3, #15
 8007808:	2101      	movs	r1, #1
 800780a:	fa01 f303 	lsl.w	r3, r1, r3
 800780e:	041b      	lsls	r3, r3, #16
 8007810:	43db      	mvns	r3, r3
 8007812:	68f9      	ldr	r1, [r7, #12]
 8007814:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007818:	4013      	ands	r3, r2
 800781a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	015a      	lsls	r2, r3, #5
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	4413      	add	r3, r2
 8007824:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007828:	681a      	ldr	r2, [r3, #0]
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	0159      	lsls	r1, r3, #5
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	440b      	add	r3, r1
 8007832:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007836:	4619      	mov	r1, r3
 8007838:	4b05      	ldr	r3, [pc, #20]	@ (8007850 <USB_DeactivateEndpoint+0x1b4>)
 800783a:	4013      	ands	r3, r2
 800783c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800783e:	2300      	movs	r3, #0
}
 8007840:	4618      	mov	r0, r3
 8007842:	3714      	adds	r7, #20
 8007844:	46bd      	mov	sp, r7
 8007846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784a:	4770      	bx	lr
 800784c:	ec337800 	.word	0xec337800
 8007850:	eff37800 	.word	0xeff37800

08007854 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b08a      	sub	sp, #40	@ 0x28
 8007858:	af02      	add	r7, sp, #8
 800785a:	60f8      	str	r0, [r7, #12]
 800785c:	60b9      	str	r1, [r7, #8]
 800785e:	4613      	mov	r3, r2
 8007860:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	781b      	ldrb	r3, [r3, #0]
 800786a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	785b      	ldrb	r3, [r3, #1]
 8007870:	2b01      	cmp	r3, #1
 8007872:	f040 8185 	bne.w	8007b80 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d132      	bne.n	80078e4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800787e:	69bb      	ldr	r3, [r7, #24]
 8007880:	015a      	lsls	r2, r3, #5
 8007882:	69fb      	ldr	r3, [r7, #28]
 8007884:	4413      	add	r3, r2
 8007886:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800788a:	691a      	ldr	r2, [r3, #16]
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	0159      	lsls	r1, r3, #5
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	440b      	add	r3, r1
 8007894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007898:	4619      	mov	r1, r3
 800789a:	4ba7      	ldr	r3, [pc, #668]	@ (8007b38 <USB_EPStartXfer+0x2e4>)
 800789c:	4013      	ands	r3, r2
 800789e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80078a0:	69bb      	ldr	r3, [r7, #24]
 80078a2:	015a      	lsls	r2, r3, #5
 80078a4:	69fb      	ldr	r3, [r7, #28]
 80078a6:	4413      	add	r3, r2
 80078a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078ac:	691b      	ldr	r3, [r3, #16]
 80078ae:	69ba      	ldr	r2, [r7, #24]
 80078b0:	0151      	lsls	r1, r2, #5
 80078b2:	69fa      	ldr	r2, [r7, #28]
 80078b4:	440a      	add	r2, r1
 80078b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078ba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80078be:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80078c0:	69bb      	ldr	r3, [r7, #24]
 80078c2:	015a      	lsls	r2, r3, #5
 80078c4:	69fb      	ldr	r3, [r7, #28]
 80078c6:	4413      	add	r3, r2
 80078c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078cc:	691a      	ldr	r2, [r3, #16]
 80078ce:	69bb      	ldr	r3, [r7, #24]
 80078d0:	0159      	lsls	r1, r3, #5
 80078d2:	69fb      	ldr	r3, [r7, #28]
 80078d4:	440b      	add	r3, r1
 80078d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078da:	4619      	mov	r1, r3
 80078dc:	4b97      	ldr	r3, [pc, #604]	@ (8007b3c <USB_EPStartXfer+0x2e8>)
 80078de:	4013      	ands	r3, r2
 80078e0:	610b      	str	r3, [r1, #16]
 80078e2:	e097      	b.n	8007a14 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	015a      	lsls	r2, r3, #5
 80078e8:	69fb      	ldr	r3, [r7, #28]
 80078ea:	4413      	add	r3, r2
 80078ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078f0:	691a      	ldr	r2, [r3, #16]
 80078f2:	69bb      	ldr	r3, [r7, #24]
 80078f4:	0159      	lsls	r1, r3, #5
 80078f6:	69fb      	ldr	r3, [r7, #28]
 80078f8:	440b      	add	r3, r1
 80078fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078fe:	4619      	mov	r1, r3
 8007900:	4b8e      	ldr	r3, [pc, #568]	@ (8007b3c <USB_EPStartXfer+0x2e8>)
 8007902:	4013      	ands	r3, r2
 8007904:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007906:	69bb      	ldr	r3, [r7, #24]
 8007908:	015a      	lsls	r2, r3, #5
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	4413      	add	r3, r2
 800790e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007912:	691a      	ldr	r2, [r3, #16]
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	0159      	lsls	r1, r3, #5
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	440b      	add	r3, r1
 800791c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007920:	4619      	mov	r1, r3
 8007922:	4b85      	ldr	r3, [pc, #532]	@ (8007b38 <USB_EPStartXfer+0x2e4>)
 8007924:	4013      	ands	r3, r2
 8007926:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d11a      	bne.n	8007964 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	691a      	ldr	r2, [r3, #16]
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	429a      	cmp	r2, r3
 8007938:	d903      	bls.n	8007942 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	689a      	ldr	r2, [r3, #8]
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	015a      	lsls	r2, r3, #5
 8007946:	69fb      	ldr	r3, [r7, #28]
 8007948:	4413      	add	r3, r2
 800794a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800794e:	691b      	ldr	r3, [r3, #16]
 8007950:	69ba      	ldr	r2, [r7, #24]
 8007952:	0151      	lsls	r1, r2, #5
 8007954:	69fa      	ldr	r2, [r7, #28]
 8007956:	440a      	add	r2, r1
 8007958:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800795c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007960:	6113      	str	r3, [r2, #16]
 8007962:	e044      	b.n	80079ee <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	691a      	ldr	r2, [r3, #16]
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	4413      	add	r3, r2
 800796e:	1e5a      	subs	r2, r3, #1
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	fbb2 f3f3 	udiv	r3, r2, r3
 8007978:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800797a:	69bb      	ldr	r3, [r7, #24]
 800797c:	015a      	lsls	r2, r3, #5
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	4413      	add	r3, r2
 8007982:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007986:	691a      	ldr	r2, [r3, #16]
 8007988:	8afb      	ldrh	r3, [r7, #22]
 800798a:	04d9      	lsls	r1, r3, #19
 800798c:	4b6c      	ldr	r3, [pc, #432]	@ (8007b40 <USB_EPStartXfer+0x2ec>)
 800798e:	400b      	ands	r3, r1
 8007990:	69b9      	ldr	r1, [r7, #24]
 8007992:	0148      	lsls	r0, r1, #5
 8007994:	69f9      	ldr	r1, [r7, #28]
 8007996:	4401      	add	r1, r0
 8007998:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800799c:	4313      	orrs	r3, r2
 800799e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	791b      	ldrb	r3, [r3, #4]
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d122      	bne.n	80079ee <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	015a      	lsls	r2, r3, #5
 80079ac:	69fb      	ldr	r3, [r7, #28]
 80079ae:	4413      	add	r3, r2
 80079b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	69ba      	ldr	r2, [r7, #24]
 80079b8:	0151      	lsls	r1, r2, #5
 80079ba:	69fa      	ldr	r2, [r7, #28]
 80079bc:	440a      	add	r2, r1
 80079be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079c2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80079c6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80079c8:	69bb      	ldr	r3, [r7, #24]
 80079ca:	015a      	lsls	r2, r3, #5
 80079cc:	69fb      	ldr	r3, [r7, #28]
 80079ce:	4413      	add	r3, r2
 80079d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079d4:	691a      	ldr	r2, [r3, #16]
 80079d6:	8afb      	ldrh	r3, [r7, #22]
 80079d8:	075b      	lsls	r3, r3, #29
 80079da:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80079de:	69b9      	ldr	r1, [r7, #24]
 80079e0:	0148      	lsls	r0, r1, #5
 80079e2:	69f9      	ldr	r1, [r7, #28]
 80079e4:	4401      	add	r1, r0
 80079e6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80079ea:	4313      	orrs	r3, r2
 80079ec:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80079ee:	69bb      	ldr	r3, [r7, #24]
 80079f0:	015a      	lsls	r2, r3, #5
 80079f2:	69fb      	ldr	r3, [r7, #28]
 80079f4:	4413      	add	r3, r2
 80079f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079fa:	691a      	ldr	r2, [r3, #16]
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	691b      	ldr	r3, [r3, #16]
 8007a00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a04:	69b9      	ldr	r1, [r7, #24]
 8007a06:	0148      	lsls	r0, r1, #5
 8007a08:	69f9      	ldr	r1, [r7, #28]
 8007a0a:	4401      	add	r1, r0
 8007a0c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007a10:	4313      	orrs	r3, r2
 8007a12:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007a14:	79fb      	ldrb	r3, [r7, #7]
 8007a16:	2b01      	cmp	r3, #1
 8007a18:	d14b      	bne.n	8007ab2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	69db      	ldr	r3, [r3, #28]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d009      	beq.n	8007a36 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007a22:	69bb      	ldr	r3, [r7, #24]
 8007a24:	015a      	lsls	r2, r3, #5
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	4413      	add	r3, r2
 8007a2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a2e:	461a      	mov	r2, r3
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	69db      	ldr	r3, [r3, #28]
 8007a34:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	791b      	ldrb	r3, [r3, #4]
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	d128      	bne.n	8007a90 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007a3e:	69fb      	ldr	r3, [r7, #28]
 8007a40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a44:	689b      	ldr	r3, [r3, #8]
 8007a46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d110      	bne.n	8007a70 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007a4e:	69bb      	ldr	r3, [r7, #24]
 8007a50:	015a      	lsls	r2, r3, #5
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	4413      	add	r3, r2
 8007a56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	69ba      	ldr	r2, [r7, #24]
 8007a5e:	0151      	lsls	r1, r2, #5
 8007a60:	69fa      	ldr	r2, [r7, #28]
 8007a62:	440a      	add	r2, r1
 8007a64:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a68:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007a6c:	6013      	str	r3, [r2, #0]
 8007a6e:	e00f      	b.n	8007a90 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	015a      	lsls	r2, r3, #5
 8007a74:	69fb      	ldr	r3, [r7, #28]
 8007a76:	4413      	add	r3, r2
 8007a78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	69ba      	ldr	r2, [r7, #24]
 8007a80:	0151      	lsls	r1, r2, #5
 8007a82:	69fa      	ldr	r2, [r7, #28]
 8007a84:	440a      	add	r2, r1
 8007a86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a8e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007a90:	69bb      	ldr	r3, [r7, #24]
 8007a92:	015a      	lsls	r2, r3, #5
 8007a94:	69fb      	ldr	r3, [r7, #28]
 8007a96:	4413      	add	r3, r2
 8007a98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	69ba      	ldr	r2, [r7, #24]
 8007aa0:	0151      	lsls	r1, r2, #5
 8007aa2:	69fa      	ldr	r2, [r7, #28]
 8007aa4:	440a      	add	r2, r1
 8007aa6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007aaa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007aae:	6013      	str	r3, [r2, #0]
 8007ab0:	e169      	b.n	8007d86 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007ab2:	69bb      	ldr	r3, [r7, #24]
 8007ab4:	015a      	lsls	r2, r3, #5
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	4413      	add	r3, r2
 8007aba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	69ba      	ldr	r2, [r7, #24]
 8007ac2:	0151      	lsls	r1, r2, #5
 8007ac4:	69fa      	ldr	r2, [r7, #28]
 8007ac6:	440a      	add	r2, r1
 8007ac8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007acc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007ad0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	791b      	ldrb	r3, [r3, #4]
 8007ad6:	2b01      	cmp	r3, #1
 8007ad8:	d015      	beq.n	8007b06 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	691b      	ldr	r3, [r3, #16]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f000 8151 	beq.w	8007d86 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007ae4:	69fb      	ldr	r3, [r7, #28]
 8007ae6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007aea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	781b      	ldrb	r3, [r3, #0]
 8007af0:	f003 030f 	and.w	r3, r3, #15
 8007af4:	2101      	movs	r1, #1
 8007af6:	fa01 f303 	lsl.w	r3, r1, r3
 8007afa:	69f9      	ldr	r1, [r7, #28]
 8007afc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b00:	4313      	orrs	r3, r2
 8007b02:	634b      	str	r3, [r1, #52]	@ 0x34
 8007b04:	e13f      	b.n	8007d86 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007b06:	69fb      	ldr	r3, [r7, #28]
 8007b08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d116      	bne.n	8007b44 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007b16:	69bb      	ldr	r3, [r7, #24]
 8007b18:	015a      	lsls	r2, r3, #5
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	4413      	add	r3, r2
 8007b1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	69ba      	ldr	r2, [r7, #24]
 8007b26:	0151      	lsls	r1, r2, #5
 8007b28:	69fa      	ldr	r2, [r7, #28]
 8007b2a:	440a      	add	r2, r1
 8007b2c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b30:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007b34:	6013      	str	r3, [r2, #0]
 8007b36:	e015      	b.n	8007b64 <USB_EPStartXfer+0x310>
 8007b38:	e007ffff 	.word	0xe007ffff
 8007b3c:	fff80000 	.word	0xfff80000
 8007b40:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007b44:	69bb      	ldr	r3, [r7, #24]
 8007b46:	015a      	lsls	r2, r3, #5
 8007b48:	69fb      	ldr	r3, [r7, #28]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	69ba      	ldr	r2, [r7, #24]
 8007b54:	0151      	lsls	r1, r2, #5
 8007b56:	69fa      	ldr	r2, [r7, #28]
 8007b58:	440a      	add	r2, r1
 8007b5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b62:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	68d9      	ldr	r1, [r3, #12]
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	781a      	ldrb	r2, [r3, #0]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	691b      	ldr	r3, [r3, #16]
 8007b70:	b298      	uxth	r0, r3
 8007b72:	79fb      	ldrb	r3, [r7, #7]
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	4603      	mov	r3, r0
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	f000 f9b9 	bl	8007ef0 <USB_WritePacket>
 8007b7e:	e102      	b.n	8007d86 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007b80:	69bb      	ldr	r3, [r7, #24]
 8007b82:	015a      	lsls	r2, r3, #5
 8007b84:	69fb      	ldr	r3, [r7, #28]
 8007b86:	4413      	add	r3, r2
 8007b88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b8c:	691a      	ldr	r2, [r3, #16]
 8007b8e:	69bb      	ldr	r3, [r7, #24]
 8007b90:	0159      	lsls	r1, r3, #5
 8007b92:	69fb      	ldr	r3, [r7, #28]
 8007b94:	440b      	add	r3, r1
 8007b96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	4b7c      	ldr	r3, [pc, #496]	@ (8007d90 <USB_EPStartXfer+0x53c>)
 8007b9e:	4013      	ands	r3, r2
 8007ba0:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	015a      	lsls	r2, r3, #5
 8007ba6:	69fb      	ldr	r3, [r7, #28]
 8007ba8:	4413      	add	r3, r2
 8007baa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bae:	691a      	ldr	r2, [r3, #16]
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	0159      	lsls	r1, r3, #5
 8007bb4:	69fb      	ldr	r3, [r7, #28]
 8007bb6:	440b      	add	r3, r1
 8007bb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	4b75      	ldr	r3, [pc, #468]	@ (8007d94 <USB_EPStartXfer+0x540>)
 8007bc0:	4013      	ands	r3, r2
 8007bc2:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8007bc4:	69bb      	ldr	r3, [r7, #24]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d12f      	bne.n	8007c2a <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	691b      	ldr	r3, [r3, #16]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d003      	beq.n	8007bda <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	689a      	ldr	r2, [r3, #8]
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	689a      	ldr	r2, [r3, #8]
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	015a      	lsls	r2, r3, #5
 8007be6:	69fb      	ldr	r3, [r7, #28]
 8007be8:	4413      	add	r3, r2
 8007bea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bee:	691a      	ldr	r2, [r3, #16]
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	6a1b      	ldr	r3, [r3, #32]
 8007bf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bf8:	69b9      	ldr	r1, [r7, #24]
 8007bfa:	0148      	lsls	r0, r1, #5
 8007bfc:	69f9      	ldr	r1, [r7, #28]
 8007bfe:	4401      	add	r1, r0
 8007c00:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007c04:	4313      	orrs	r3, r2
 8007c06:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007c08:	69bb      	ldr	r3, [r7, #24]
 8007c0a:	015a      	lsls	r2, r3, #5
 8007c0c:	69fb      	ldr	r3, [r7, #28]
 8007c0e:	4413      	add	r3, r2
 8007c10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c14:	691b      	ldr	r3, [r3, #16]
 8007c16:	69ba      	ldr	r2, [r7, #24]
 8007c18:	0151      	lsls	r1, r2, #5
 8007c1a:	69fa      	ldr	r2, [r7, #28]
 8007c1c:	440a      	add	r2, r1
 8007c1e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c22:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007c26:	6113      	str	r3, [r2, #16]
 8007c28:	e05f      	b.n	8007cea <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	691b      	ldr	r3, [r3, #16]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d123      	bne.n	8007c7a <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007c32:	69bb      	ldr	r3, [r7, #24]
 8007c34:	015a      	lsls	r2, r3, #5
 8007c36:	69fb      	ldr	r3, [r7, #28]
 8007c38:	4413      	add	r3, r2
 8007c3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c3e:	691a      	ldr	r2, [r3, #16]
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c48:	69b9      	ldr	r1, [r7, #24]
 8007c4a:	0148      	lsls	r0, r1, #5
 8007c4c:	69f9      	ldr	r1, [r7, #28]
 8007c4e:	4401      	add	r1, r0
 8007c50:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007c54:	4313      	orrs	r3, r2
 8007c56:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007c58:	69bb      	ldr	r3, [r7, #24]
 8007c5a:	015a      	lsls	r2, r3, #5
 8007c5c:	69fb      	ldr	r3, [r7, #28]
 8007c5e:	4413      	add	r3, r2
 8007c60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	69ba      	ldr	r2, [r7, #24]
 8007c68:	0151      	lsls	r1, r2, #5
 8007c6a:	69fa      	ldr	r2, [r7, #28]
 8007c6c:	440a      	add	r2, r1
 8007c6e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c72:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007c76:	6113      	str	r3, [r2, #16]
 8007c78:	e037      	b.n	8007cea <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	691a      	ldr	r2, [r3, #16]
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	4413      	add	r3, r2
 8007c84:	1e5a      	subs	r2, r3, #1
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c8e:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	8afa      	ldrh	r2, [r7, #22]
 8007c96:	fb03 f202 	mul.w	r2, r3, r2
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007c9e:	69bb      	ldr	r3, [r7, #24]
 8007ca0:	015a      	lsls	r2, r3, #5
 8007ca2:	69fb      	ldr	r3, [r7, #28]
 8007ca4:	4413      	add	r3, r2
 8007ca6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007caa:	691a      	ldr	r2, [r3, #16]
 8007cac:	8afb      	ldrh	r3, [r7, #22]
 8007cae:	04d9      	lsls	r1, r3, #19
 8007cb0:	4b39      	ldr	r3, [pc, #228]	@ (8007d98 <USB_EPStartXfer+0x544>)
 8007cb2:	400b      	ands	r3, r1
 8007cb4:	69b9      	ldr	r1, [r7, #24]
 8007cb6:	0148      	lsls	r0, r1, #5
 8007cb8:	69f9      	ldr	r1, [r7, #28]
 8007cba:	4401      	add	r1, r0
 8007cbc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007cc4:	69bb      	ldr	r3, [r7, #24]
 8007cc6:	015a      	lsls	r2, r3, #5
 8007cc8:	69fb      	ldr	r3, [r7, #28]
 8007cca:	4413      	add	r3, r2
 8007ccc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cd0:	691a      	ldr	r2, [r3, #16]
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	6a1b      	ldr	r3, [r3, #32]
 8007cd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007cda:	69b9      	ldr	r1, [r7, #24]
 8007cdc:	0148      	lsls	r0, r1, #5
 8007cde:	69f9      	ldr	r1, [r7, #28]
 8007ce0:	4401      	add	r1, r0
 8007ce2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007cea:	79fb      	ldrb	r3, [r7, #7]
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d10d      	bne.n	8007d0c <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	68db      	ldr	r3, [r3, #12]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d009      	beq.n	8007d0c <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	68d9      	ldr	r1, [r3, #12]
 8007cfc:	69bb      	ldr	r3, [r7, #24]
 8007cfe:	015a      	lsls	r2, r3, #5
 8007d00:	69fb      	ldr	r3, [r7, #28]
 8007d02:	4413      	add	r3, r2
 8007d04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d08:	460a      	mov	r2, r1
 8007d0a:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	791b      	ldrb	r3, [r3, #4]
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d128      	bne.n	8007d66 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007d14:	69fb      	ldr	r3, [r7, #28]
 8007d16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d110      	bne.n	8007d46 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	015a      	lsls	r2, r3, #5
 8007d28:	69fb      	ldr	r3, [r7, #28]
 8007d2a:	4413      	add	r3, r2
 8007d2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	69ba      	ldr	r2, [r7, #24]
 8007d34:	0151      	lsls	r1, r2, #5
 8007d36:	69fa      	ldr	r2, [r7, #28]
 8007d38:	440a      	add	r2, r1
 8007d3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d3e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007d42:	6013      	str	r3, [r2, #0]
 8007d44:	e00f      	b.n	8007d66 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007d46:	69bb      	ldr	r3, [r7, #24]
 8007d48:	015a      	lsls	r2, r3, #5
 8007d4a:	69fb      	ldr	r3, [r7, #28]
 8007d4c:	4413      	add	r3, r2
 8007d4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	69ba      	ldr	r2, [r7, #24]
 8007d56:	0151      	lsls	r1, r2, #5
 8007d58:	69fa      	ldr	r2, [r7, #28]
 8007d5a:	440a      	add	r2, r1
 8007d5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d64:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007d66:	69bb      	ldr	r3, [r7, #24]
 8007d68:	015a      	lsls	r2, r3, #5
 8007d6a:	69fb      	ldr	r3, [r7, #28]
 8007d6c:	4413      	add	r3, r2
 8007d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	69ba      	ldr	r2, [r7, #24]
 8007d76:	0151      	lsls	r1, r2, #5
 8007d78:	69fa      	ldr	r2, [r7, #28]
 8007d7a:	440a      	add	r2, r1
 8007d7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d80:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007d84:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007d86:	2300      	movs	r3, #0
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3720      	adds	r7, #32
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}
 8007d90:	fff80000 	.word	0xfff80000
 8007d94:	e007ffff 	.word	0xe007ffff
 8007d98:	1ff80000 	.word	0x1ff80000

08007d9c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b087      	sub	sp, #28
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007da6:	2300      	movs	r3, #0
 8007da8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007daa:	2300      	movs	r3, #0
 8007dac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	785b      	ldrb	r3, [r3, #1]
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d14a      	bne.n	8007e50 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	781b      	ldrb	r3, [r3, #0]
 8007dbe:	015a      	lsls	r2, r3, #5
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	4413      	add	r3, r2
 8007dc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007dce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007dd2:	f040 8086 	bne.w	8007ee2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	781b      	ldrb	r3, [r3, #0]
 8007dda:	015a      	lsls	r2, r3, #5
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	4413      	add	r3, r2
 8007de0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	683a      	ldr	r2, [r7, #0]
 8007de8:	7812      	ldrb	r2, [r2, #0]
 8007dea:	0151      	lsls	r1, r2, #5
 8007dec:	693a      	ldr	r2, [r7, #16]
 8007dee:	440a      	add	r2, r1
 8007df0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007df4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007df8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	781b      	ldrb	r3, [r3, #0]
 8007dfe:	015a      	lsls	r2, r3, #5
 8007e00:	693b      	ldr	r3, [r7, #16]
 8007e02:	4413      	add	r3, r2
 8007e04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	683a      	ldr	r2, [r7, #0]
 8007e0c:	7812      	ldrb	r2, [r2, #0]
 8007e0e:	0151      	lsls	r1, r2, #5
 8007e10:	693a      	ldr	r2, [r7, #16]
 8007e12:	440a      	add	r2, r1
 8007e14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e18:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e1c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	3301      	adds	r3, #1
 8007e22:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d902      	bls.n	8007e34 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	75fb      	strb	r3, [r7, #23]
          break;
 8007e32:	e056      	b.n	8007ee2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	781b      	ldrb	r3, [r3, #0]
 8007e38:	015a      	lsls	r2, r3, #5
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	4413      	add	r3, r2
 8007e3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e4c:	d0e7      	beq.n	8007e1e <USB_EPStopXfer+0x82>
 8007e4e:	e048      	b.n	8007ee2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	015a      	lsls	r2, r3, #5
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	4413      	add	r3, r2
 8007e5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e68:	d13b      	bne.n	8007ee2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	781b      	ldrb	r3, [r3, #0]
 8007e6e:	015a      	lsls	r2, r3, #5
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	4413      	add	r3, r2
 8007e74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	683a      	ldr	r2, [r7, #0]
 8007e7c:	7812      	ldrb	r2, [r2, #0]
 8007e7e:	0151      	lsls	r1, r2, #5
 8007e80:	693a      	ldr	r2, [r7, #16]
 8007e82:	440a      	add	r2, r1
 8007e84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e88:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007e8c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	015a      	lsls	r2, r3, #5
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	4413      	add	r3, r2
 8007e98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	683a      	ldr	r2, [r7, #0]
 8007ea0:	7812      	ldrb	r2, [r2, #0]
 8007ea2:	0151      	lsls	r1, r2, #5
 8007ea4:	693a      	ldr	r2, [r7, #16]
 8007ea6:	440a      	add	r2, r1
 8007ea8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007eac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007eb0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	3301      	adds	r3, #1
 8007eb6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d902      	bls.n	8007ec8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	75fb      	strb	r3, [r7, #23]
          break;
 8007ec6:	e00c      	b.n	8007ee2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	781b      	ldrb	r3, [r3, #0]
 8007ecc:	015a      	lsls	r2, r3, #5
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	4413      	add	r3, r2
 8007ed2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007edc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ee0:	d0e7      	beq.n	8007eb2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007ee2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	371c      	adds	r7, #28
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr

08007ef0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b089      	sub	sp, #36	@ 0x24
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	60f8      	str	r0, [r7, #12]
 8007ef8:	60b9      	str	r1, [r7, #8]
 8007efa:	4611      	mov	r1, r2
 8007efc:	461a      	mov	r2, r3
 8007efe:	460b      	mov	r3, r1
 8007f00:	71fb      	strb	r3, [r7, #7]
 8007f02:	4613      	mov	r3, r2
 8007f04:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007f0e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d123      	bne.n	8007f5e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007f16:	88bb      	ldrh	r3, [r7, #4]
 8007f18:	3303      	adds	r3, #3
 8007f1a:	089b      	lsrs	r3, r3, #2
 8007f1c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007f1e:	2300      	movs	r3, #0
 8007f20:	61bb      	str	r3, [r7, #24]
 8007f22:	e018      	b.n	8007f56 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007f24:	79fb      	ldrb	r3, [r7, #7]
 8007f26:	031a      	lsls	r2, r3, #12
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	4413      	add	r3, r2
 8007f2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f30:	461a      	mov	r2, r3
 8007f32:	69fb      	ldr	r3, [r7, #28]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007f38:	69fb      	ldr	r3, [r7, #28]
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007f3e:	69fb      	ldr	r3, [r7, #28]
 8007f40:	3301      	adds	r3, #1
 8007f42:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007f44:	69fb      	ldr	r3, [r7, #28]
 8007f46:	3301      	adds	r3, #1
 8007f48:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007f4a:	69fb      	ldr	r3, [r7, #28]
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	3301      	adds	r3, #1
 8007f54:	61bb      	str	r3, [r7, #24]
 8007f56:	69ba      	ldr	r2, [r7, #24]
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d3e2      	bcc.n	8007f24 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007f5e:	2300      	movs	r3, #0
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3724      	adds	r7, #36	@ 0x24
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr

08007f6c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b08b      	sub	sp, #44	@ 0x2c
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	60f8      	str	r0, [r7, #12]
 8007f74:	60b9      	str	r1, [r7, #8]
 8007f76:	4613      	mov	r3, r2
 8007f78:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007f82:	88fb      	ldrh	r3, [r7, #6]
 8007f84:	089b      	lsrs	r3, r3, #2
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007f8a:	88fb      	ldrh	r3, [r7, #6]
 8007f8c:	f003 0303 	and.w	r3, r3, #3
 8007f90:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007f92:	2300      	movs	r3, #0
 8007f94:	623b      	str	r3, [r7, #32]
 8007f96:	e014      	b.n	8007fc2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa2:	601a      	str	r2, [r3, #0]
    pDest++;
 8007fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fac:	3301      	adds	r3, #1
 8007fae:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb2:	3301      	adds	r3, #1
 8007fb4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb8:	3301      	adds	r3, #1
 8007fba:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007fbc:	6a3b      	ldr	r3, [r7, #32]
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	623b      	str	r3, [r7, #32]
 8007fc2:	6a3a      	ldr	r2, [r7, #32]
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d3e6      	bcc.n	8007f98 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007fca:	8bfb      	ldrh	r3, [r7, #30]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d01e      	beq.n	800800e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007fd4:	69bb      	ldr	r3, [r7, #24]
 8007fd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fda:	461a      	mov	r2, r3
 8007fdc:	f107 0310 	add.w	r3, r7, #16
 8007fe0:	6812      	ldr	r2, [r2, #0]
 8007fe2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007fe4:	693a      	ldr	r2, [r7, #16]
 8007fe6:	6a3b      	ldr	r3, [r7, #32]
 8007fe8:	b2db      	uxtb	r3, r3
 8007fea:	00db      	lsls	r3, r3, #3
 8007fec:	fa22 f303 	lsr.w	r3, r2, r3
 8007ff0:	b2da      	uxtb	r2, r3
 8007ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff4:	701a      	strb	r2, [r3, #0]
      i++;
 8007ff6:	6a3b      	ldr	r3, [r7, #32]
 8007ff8:	3301      	adds	r3, #1
 8007ffa:	623b      	str	r3, [r7, #32]
      pDest++;
 8007ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ffe:	3301      	adds	r3, #1
 8008000:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008002:	8bfb      	ldrh	r3, [r7, #30]
 8008004:	3b01      	subs	r3, #1
 8008006:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008008:	8bfb      	ldrh	r3, [r7, #30]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d1ea      	bne.n	8007fe4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800800e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008010:	4618      	mov	r0, r3
 8008012:	372c      	adds	r7, #44	@ 0x2c
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr

0800801c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800801c:	b480      	push	{r7}
 800801e:	b085      	sub	sp, #20
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	785b      	ldrb	r3, [r3, #1]
 8008034:	2b01      	cmp	r3, #1
 8008036:	d12c      	bne.n	8008092 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	015a      	lsls	r2, r3, #5
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	4413      	add	r3, r2
 8008040:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	2b00      	cmp	r3, #0
 8008048:	db12      	blt.n	8008070 <USB_EPSetStall+0x54>
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00f      	beq.n	8008070 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	015a      	lsls	r2, r3, #5
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	4413      	add	r3, r2
 8008058:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	68ba      	ldr	r2, [r7, #8]
 8008060:	0151      	lsls	r1, r2, #5
 8008062:	68fa      	ldr	r2, [r7, #12]
 8008064:	440a      	add	r2, r1
 8008066:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800806a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800806e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	015a      	lsls	r2, r3, #5
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	4413      	add	r3, r2
 8008078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	68ba      	ldr	r2, [r7, #8]
 8008080:	0151      	lsls	r1, r2, #5
 8008082:	68fa      	ldr	r2, [r7, #12]
 8008084:	440a      	add	r2, r1
 8008086:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800808a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800808e:	6013      	str	r3, [r2, #0]
 8008090:	e02b      	b.n	80080ea <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	015a      	lsls	r2, r3, #5
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	4413      	add	r3, r2
 800809a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	db12      	blt.n	80080ca <USB_EPSetStall+0xae>
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d00f      	beq.n	80080ca <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	015a      	lsls	r2, r3, #5
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	4413      	add	r3, r2
 80080b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	68ba      	ldr	r2, [r7, #8]
 80080ba:	0151      	lsls	r1, r2, #5
 80080bc:	68fa      	ldr	r2, [r7, #12]
 80080be:	440a      	add	r2, r1
 80080c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080c4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80080c8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	015a      	lsls	r2, r3, #5
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	4413      	add	r3, r2
 80080d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	68ba      	ldr	r2, [r7, #8]
 80080da:	0151      	lsls	r1, r2, #5
 80080dc:	68fa      	ldr	r2, [r7, #12]
 80080de:	440a      	add	r2, r1
 80080e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80080e8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80080ea:	2300      	movs	r3, #0
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3714      	adds	r7, #20
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr

080080f8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80080f8:	b480      	push	{r7}
 80080fa:	b085      	sub	sp, #20
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	785b      	ldrb	r3, [r3, #1]
 8008110:	2b01      	cmp	r3, #1
 8008112:	d128      	bne.n	8008166 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	015a      	lsls	r2, r3, #5
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	4413      	add	r3, r2
 800811c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	68ba      	ldr	r2, [r7, #8]
 8008124:	0151      	lsls	r1, r2, #5
 8008126:	68fa      	ldr	r2, [r7, #12]
 8008128:	440a      	add	r2, r1
 800812a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800812e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008132:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	791b      	ldrb	r3, [r3, #4]
 8008138:	2b03      	cmp	r3, #3
 800813a:	d003      	beq.n	8008144 <USB_EPClearStall+0x4c>
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	791b      	ldrb	r3, [r3, #4]
 8008140:	2b02      	cmp	r3, #2
 8008142:	d138      	bne.n	80081b6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	015a      	lsls	r2, r3, #5
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	4413      	add	r3, r2
 800814c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	68ba      	ldr	r2, [r7, #8]
 8008154:	0151      	lsls	r1, r2, #5
 8008156:	68fa      	ldr	r2, [r7, #12]
 8008158:	440a      	add	r2, r1
 800815a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800815e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008162:	6013      	str	r3, [r2, #0]
 8008164:	e027      	b.n	80081b6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	015a      	lsls	r2, r3, #5
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	4413      	add	r3, r2
 800816e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	68ba      	ldr	r2, [r7, #8]
 8008176:	0151      	lsls	r1, r2, #5
 8008178:	68fa      	ldr	r2, [r7, #12]
 800817a:	440a      	add	r2, r1
 800817c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008180:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008184:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	791b      	ldrb	r3, [r3, #4]
 800818a:	2b03      	cmp	r3, #3
 800818c:	d003      	beq.n	8008196 <USB_EPClearStall+0x9e>
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	791b      	ldrb	r3, [r3, #4]
 8008192:	2b02      	cmp	r3, #2
 8008194:	d10f      	bne.n	80081b6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	015a      	lsls	r2, r3, #5
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	4413      	add	r3, r2
 800819e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	68ba      	ldr	r2, [r7, #8]
 80081a6:	0151      	lsls	r1, r2, #5
 80081a8:	68fa      	ldr	r2, [r7, #12]
 80081aa:	440a      	add	r2, r1
 80081ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081b4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80081b6:	2300      	movs	r3, #0
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	3714      	adds	r7, #20
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr

080081c4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b085      	sub	sp, #20
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	460b      	mov	r3, r1
 80081ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	68fa      	ldr	r2, [r7, #12]
 80081de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80081e2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80081e6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081ee:	681a      	ldr	r2, [r3, #0]
 80081f0:	78fb      	ldrb	r3, [r7, #3]
 80081f2:	011b      	lsls	r3, r3, #4
 80081f4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80081f8:	68f9      	ldr	r1, [r7, #12]
 80081fa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081fe:	4313      	orrs	r3, r2
 8008200:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008202:	2300      	movs	r3, #0
}
 8008204:	4618      	mov	r0, r3
 8008206:	3714      	adds	r7, #20
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr

08008210 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008210:	b480      	push	{r7}
 8008212:	b085      	sub	sp, #20
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	68fa      	ldr	r2, [r7, #12]
 8008226:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800822a:	f023 0303 	bic.w	r3, r3, #3
 800822e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	68fa      	ldr	r2, [r7, #12]
 800823a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800823e:	f023 0302 	bic.w	r3, r3, #2
 8008242:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008244:	2300      	movs	r3, #0
}
 8008246:	4618      	mov	r0, r3
 8008248:	3714      	adds	r7, #20
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr

08008252 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008252:	b480      	push	{r7}
 8008254:	b085      	sub	sp, #20
 8008256:	af00      	add	r7, sp, #0
 8008258:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	68fa      	ldr	r2, [r7, #12]
 8008268:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800826c:	f023 0303 	bic.w	r3, r3, #3
 8008270:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	68fa      	ldr	r2, [r7, #12]
 800827c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008280:	f043 0302 	orr.w	r3, r3, #2
 8008284:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008286:	2300      	movs	r3, #0
}
 8008288:	4618      	mov	r0, r3
 800828a:	3714      	adds	r7, #20
 800828c:	46bd      	mov	sp, r7
 800828e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008292:	4770      	bx	lr

08008294 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008294:	b480      	push	{r7}
 8008296:	b085      	sub	sp, #20
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	695b      	ldr	r3, [r3, #20]
 80082a0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	699b      	ldr	r3, [r3, #24]
 80082a6:	68fa      	ldr	r2, [r7, #12]
 80082a8:	4013      	ands	r3, r2
 80082aa:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80082ac:	68fb      	ldr	r3, [r7, #12]
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3714      	adds	r7, #20
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr

080082ba <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80082ba:	b480      	push	{r7}
 80082bc:	b085      	sub	sp, #20
 80082be:	af00      	add	r7, sp, #0
 80082c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082cc:	699b      	ldr	r3, [r3, #24]
 80082ce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082d6:	69db      	ldr	r3, [r3, #28]
 80082d8:	68ba      	ldr	r2, [r7, #8]
 80082da:	4013      	ands	r3, r2
 80082dc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	0c1b      	lsrs	r3, r3, #16
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3714      	adds	r7, #20
 80082e6:	46bd      	mov	sp, r7
 80082e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ec:	4770      	bx	lr

080082ee <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80082ee:	b480      	push	{r7}
 80082f0:	b085      	sub	sp, #20
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008300:	699b      	ldr	r3, [r3, #24]
 8008302:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800830a:	69db      	ldr	r3, [r3, #28]
 800830c:	68ba      	ldr	r2, [r7, #8]
 800830e:	4013      	ands	r3, r2
 8008310:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	b29b      	uxth	r3, r3
}
 8008316:	4618      	mov	r0, r3
 8008318:	3714      	adds	r7, #20
 800831a:	46bd      	mov	sp, r7
 800831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008320:	4770      	bx	lr

08008322 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008322:	b480      	push	{r7}
 8008324:	b085      	sub	sp, #20
 8008326:	af00      	add	r7, sp, #0
 8008328:	6078      	str	r0, [r7, #4]
 800832a:	460b      	mov	r3, r1
 800832c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008332:	78fb      	ldrb	r3, [r7, #3]
 8008334:	015a      	lsls	r2, r3, #5
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	4413      	add	r3, r2
 800833a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800833e:	689b      	ldr	r3, [r3, #8]
 8008340:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008348:	695b      	ldr	r3, [r3, #20]
 800834a:	68ba      	ldr	r2, [r7, #8]
 800834c:	4013      	ands	r3, r2
 800834e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008350:	68bb      	ldr	r3, [r7, #8]
}
 8008352:	4618      	mov	r0, r3
 8008354:	3714      	adds	r7, #20
 8008356:	46bd      	mov	sp, r7
 8008358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835c:	4770      	bx	lr

0800835e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800835e:	b480      	push	{r7}
 8008360:	b087      	sub	sp, #28
 8008362:	af00      	add	r7, sp, #0
 8008364:	6078      	str	r0, [r7, #4]
 8008366:	460b      	mov	r3, r1
 8008368:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008374:	691b      	ldr	r3, [r3, #16]
 8008376:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800837e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008380:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008382:	78fb      	ldrb	r3, [r7, #3]
 8008384:	f003 030f 	and.w	r3, r3, #15
 8008388:	68fa      	ldr	r2, [r7, #12]
 800838a:	fa22 f303 	lsr.w	r3, r2, r3
 800838e:	01db      	lsls	r3, r3, #7
 8008390:	b2db      	uxtb	r3, r3
 8008392:	693a      	ldr	r2, [r7, #16]
 8008394:	4313      	orrs	r3, r2
 8008396:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008398:	78fb      	ldrb	r3, [r7, #3]
 800839a:	015a      	lsls	r2, r3, #5
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	4413      	add	r3, r2
 80083a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	693a      	ldr	r2, [r7, #16]
 80083a8:	4013      	ands	r3, r2
 80083aa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80083ac:	68bb      	ldr	r3, [r7, #8]
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	371c      	adds	r7, #28
 80083b2:	46bd      	mov	sp, r7
 80083b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b8:	4770      	bx	lr

080083ba <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80083ba:	b480      	push	{r7}
 80083bc:	b083      	sub	sp, #12
 80083be:	af00      	add	r7, sp, #0
 80083c0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	695b      	ldr	r3, [r3, #20]
 80083c6:	f003 0301 	and.w	r3, r3, #1
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	370c      	adds	r7, #12
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr
	...

080083d8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80083d8:	b480      	push	{r7}
 80083da:	b085      	sub	sp, #20
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083ea:	681a      	ldr	r2, [r3, #0]
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083f2:	4619      	mov	r1, r3
 80083f4:	4b09      	ldr	r3, [pc, #36]	@ (800841c <USB_ActivateSetup+0x44>)
 80083f6:	4013      	ands	r3, r2
 80083f8:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	68fa      	ldr	r2, [r7, #12]
 8008404:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008408:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800840c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800840e:	2300      	movs	r3, #0
}
 8008410:	4618      	mov	r0, r3
 8008412:	3714      	adds	r7, #20
 8008414:	46bd      	mov	sp, r7
 8008416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841a:	4770      	bx	lr
 800841c:	fffff800 	.word	0xfffff800

08008420 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008420:	b480      	push	{r7}
 8008422:	b087      	sub	sp, #28
 8008424:	af00      	add	r7, sp, #0
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	460b      	mov	r3, r1
 800842a:	607a      	str	r2, [r7, #4]
 800842c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	333c      	adds	r3, #60	@ 0x3c
 8008436:	3304      	adds	r3, #4
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	4a26      	ldr	r2, [pc, #152]	@ (80084d8 <USB_EP0_OutStart+0xb8>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d90a      	bls.n	800845a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008450:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008454:	d101      	bne.n	800845a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008456:	2300      	movs	r3, #0
 8008458:	e037      	b.n	80084ca <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008460:	461a      	mov	r2, r3
 8008462:	2300      	movs	r3, #0
 8008464:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800846c:	691b      	ldr	r3, [r3, #16]
 800846e:	697a      	ldr	r2, [r7, #20]
 8008470:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008474:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008478:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008480:	691b      	ldr	r3, [r3, #16]
 8008482:	697a      	ldr	r2, [r7, #20]
 8008484:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008488:	f043 0318 	orr.w	r3, r3, #24
 800848c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800849c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80084a0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80084a2:	7afb      	ldrb	r3, [r7, #11]
 80084a4:	2b01      	cmp	r3, #1
 80084a6:	d10f      	bne.n	80084c8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084ae:	461a      	mov	r2, r3
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	697a      	ldr	r2, [r7, #20]
 80084be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084c2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80084c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80084c8:	2300      	movs	r3, #0
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	371c      	adds	r7, #28
 80084ce:	46bd      	mov	sp, r7
 80084d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d4:	4770      	bx	lr
 80084d6:	bf00      	nop
 80084d8:	4f54300a 	.word	0x4f54300a

080084dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80084dc:	b480      	push	{r7}
 80084de:	b085      	sub	sp, #20
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80084e4:	2300      	movs	r3, #0
 80084e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	3301      	adds	r3, #1
 80084ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084f4:	d901      	bls.n	80084fa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80084f6:	2303      	movs	r3, #3
 80084f8:	e022      	b.n	8008540 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	daf2      	bge.n	80084e8 <USB_CoreReset+0xc>

  count = 10U;
 8008502:	230a      	movs	r3, #10
 8008504:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008506:	e002      	b.n	800850e <USB_CoreReset+0x32>
  {
    count--;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	3b01      	subs	r3, #1
 800850c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d1f9      	bne.n	8008508 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	691b      	ldr	r3, [r3, #16]
 8008518:	f043 0201 	orr.w	r2, r3, #1
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	3301      	adds	r3, #1
 8008524:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800852c:	d901      	bls.n	8008532 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800852e:	2303      	movs	r3, #3
 8008530:	e006      	b.n	8008540 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	691b      	ldr	r3, [r3, #16]
 8008536:	f003 0301 	and.w	r3, r3, #1
 800853a:	2b01      	cmp	r3, #1
 800853c:	d0f0      	beq.n	8008520 <USB_CoreReset+0x44>

  return HAL_OK;
 800853e:	2300      	movs	r3, #0
}
 8008540:	4618      	mov	r0, r3
 8008542:	3714      	adds	r7, #20
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr

0800854c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008550:	4904      	ldr	r1, [pc, #16]	@ (8008564 <MX_FATFS_Init+0x18>)
 8008552:	4805      	ldr	r0, [pc, #20]	@ (8008568 <MX_FATFS_Init+0x1c>)
 8008554:	f002 ff9c 	bl	800b490 <FATFS_LinkDriver>
 8008558:	4603      	mov	r3, r0
 800855a:	461a      	mov	r2, r3
 800855c:	4b03      	ldr	r3, [pc, #12]	@ (800856c <MX_FATFS_Init+0x20>)
 800855e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008560:	bf00      	nop
 8008562:	bd80      	pop	{r7, pc}
 8008564:	200121a8 	.word	0x200121a8
 8008568:	20000014 	.word	0x20000014
 800856c:	200121a4 	.word	0x200121a4

08008570 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008570:	b480      	push	{r7}
 8008572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008574:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8008576:	4618      	mov	r0, r3
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr

08008580 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b082      	sub	sp, #8
 8008584:	af00      	add	r7, sp, #0
 8008586:	4603      	mov	r3, r0
 8008588:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 800858a:	79fb      	ldrb	r3, [r7, #7]
 800858c:	4618      	mov	r0, r3
 800858e:	f000 f9d3 	bl	8008938 <USER_SPI_initialize>
 8008592:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8008594:	4618      	mov	r0, r3
 8008596:	3708      	adds	r7, #8
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}

0800859c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b082      	sub	sp, #8
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	4603      	mov	r3, r0
 80085a4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 80085a6:	79fb      	ldrb	r3, [r7, #7]
 80085a8:	4618      	mov	r0, r3
 80085aa:	f000 faaf 	bl	8008b0c <USER_SPI_status>
 80085ae:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	3708      	adds	r7, #8
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}

080085b8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b084      	sub	sp, #16
 80085bc:	af00      	add	r7, sp, #0
 80085be:	60b9      	str	r1, [r7, #8]
 80085c0:	607a      	str	r2, [r7, #4]
 80085c2:	603b      	str	r3, [r7, #0]
 80085c4:	4603      	mov	r3, r0
 80085c6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
  return USER_SPI_read(pdrv, buff, sector, count);
 80085c8:	7bf8      	ldrb	r0, [r7, #15]
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	68b9      	ldr	r1, [r7, #8]
 80085d0:	f000 fab2 	bl	8008b38 <USER_SPI_read>
 80085d4:	4603      	mov	r3, r0
//	return RES_OK;
  /* USER CODE END READ */
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3710      	adds	r7, #16
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd80      	pop	{r7, pc}

080085de <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80085de:	b580      	push	{r7, lr}
 80085e0:	b084      	sub	sp, #16
 80085e2:	af00      	add	r7, sp, #0
 80085e4:	60b9      	str	r1, [r7, #8]
 80085e6:	607a      	str	r2, [r7, #4]
 80085e8:	603b      	str	r3, [r7, #0]
 80085ea:	4603      	mov	r3, r0
 80085ec:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 80085ee:	7bf8      	ldrb	r0, [r7, #15]
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	68b9      	ldr	r1, [r7, #8]
 80085f6:	f000 fb05 	bl	8008c04 <USER_SPI_write>
 80085fa:	4603      	mov	r3, r0
//    return RES_OK;
  /* USER CODE END WRITE */
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3710      	adds	r7, #16
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}

08008604 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b082      	sub	sp, #8
 8008608:	af00      	add	r7, sp, #0
 800860a:	4603      	mov	r3, r0
 800860c:	603a      	str	r2, [r7, #0]
 800860e:	71fb      	strb	r3, [r7, #7]
 8008610:	460b      	mov	r3, r1
 8008612:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
  return USER_SPI_ioctl(pdrv, cmd, buff);
 8008614:	79b9      	ldrb	r1, [r7, #6]
 8008616:	79fb      	ldrb	r3, [r7, #7]
 8008618:	683a      	ldr	r2, [r7, #0]
 800861a:	4618      	mov	r0, r3
 800861c:	f000 fb6e 	bl	8008cfc <USER_SPI_ioctl>
 8008620:	4603      	mov	r3, r0
//    DRESULT res = RES_ERROR;
//    return res;
  /* USER CODE END IOCTL */
}
 8008622:	4618      	mov	r0, r3
 8008624:	3708      	adds	r7, #8
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}
	...

0800862c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800862c:	b580      	push	{r7, lr}
 800862e:	b082      	sub	sp, #8
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8008634:	f7f9 f9dc 	bl	80019f0 <HAL_GetTick>
 8008638:	4603      	mov	r3, r0
 800863a:	4a04      	ldr	r2, [pc, #16]	@ (800864c <SPI_Timer_On+0x20>)
 800863c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800863e:	4a04      	ldr	r2, [pc, #16]	@ (8008650 <SPI_Timer_On+0x24>)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6013      	str	r3, [r2, #0]
}
 8008644:	bf00      	nop
 8008646:	3708      	adds	r7, #8
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}
 800864c:	200121b0 	.word	0x200121b0
 8008650:	200121b4 	.word	0x200121b4

08008654 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8008654:	b580      	push	{r7, lr}
 8008656:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8008658:	f7f9 f9ca 	bl	80019f0 <HAL_GetTick>
 800865c:	4602      	mov	r2, r0
 800865e:	4b06      	ldr	r3, [pc, #24]	@ (8008678 <SPI_Timer_Status+0x24>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	1ad2      	subs	r2, r2, r3
 8008664:	4b05      	ldr	r3, [pc, #20]	@ (800867c <SPI_Timer_Status+0x28>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	429a      	cmp	r2, r3
 800866a:	bf34      	ite	cc
 800866c:	2301      	movcc	r3, #1
 800866e:	2300      	movcs	r3, #0
 8008670:	b2db      	uxtb	r3, r3
}
 8008672:	4618      	mov	r0, r3
 8008674:	bd80      	pop	{r7, pc}
 8008676:	bf00      	nop
 8008678:	200121b0 	.word	0x200121b0
 800867c:	200121b4 	.word	0x200121b4

08008680 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b086      	sub	sp, #24
 8008684:	af02      	add	r7, sp, #8
 8008686:	4603      	mov	r3, r0
 8008688:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800868a:	f107 020f 	add.w	r2, r7, #15
 800868e:	1df9      	adds	r1, r7, #7
 8008690:	2332      	movs	r3, #50	@ 0x32
 8008692:	9300      	str	r3, [sp, #0]
 8008694:	2301      	movs	r3, #1
 8008696:	4804      	ldr	r0, [pc, #16]	@ (80086a8 <xchg_spi+0x28>)
 8008698:	f7fc fd41 	bl	800511e <HAL_SPI_TransmitReceive>
    return rxDat;
 800869c:	7bfb      	ldrb	r3, [r7, #15]
}
 800869e:	4618      	mov	r0, r3
 80086a0:	3710      	adds	r7, #16
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}
 80086a6:	bf00      	nop
 80086a8:	20011b60 	.word	0x20011b60

080086ac <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80086ac:	b590      	push	{r4, r7, lr}
 80086ae:	b085      	sub	sp, #20
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
 80086b4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80086b6:	2300      	movs	r3, #0
 80086b8:	60fb      	str	r3, [r7, #12]
 80086ba:	e00a      	b.n	80086d2 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80086bc:	687a      	ldr	r2, [r7, #4]
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	18d4      	adds	r4, r2, r3
 80086c2:	20ff      	movs	r0, #255	@ 0xff
 80086c4:	f7ff ffdc 	bl	8008680 <xchg_spi>
 80086c8:	4603      	mov	r3, r0
 80086ca:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	3301      	adds	r3, #1
 80086d0:	60fb      	str	r3, [r7, #12]
 80086d2:	68fa      	ldr	r2, [r7, #12]
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	429a      	cmp	r2, r3
 80086d8:	d3f0      	bcc.n	80086bc <rcvr_spi_multi+0x10>
	}
}
 80086da:	bf00      	nop
 80086dc:	bf00      	nop
 80086de:	3714      	adds	r7, #20
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd90      	pop	{r4, r7, pc}

080086e4 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b082      	sub	sp, #8
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	b29a      	uxth	r2, r3
 80086f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80086f6:	6879      	ldr	r1, [r7, #4]
 80086f8:	4803      	ldr	r0, [pc, #12]	@ (8008708 <xmit_spi_multi+0x24>)
 80086fa:	f7fc fb9a 	bl	8004e32 <HAL_SPI_Transmit>
}
 80086fe:	bf00      	nop
 8008700:	3708      	adds	r7, #8
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}
 8008706:	bf00      	nop
 8008708:	20011b60 	.word	0x20011b60

0800870c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b086      	sub	sp, #24
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8008714:	f7f9 f96c 	bl	80019f0 <HAL_GetTick>
 8008718:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800871e:	20ff      	movs	r0, #255	@ 0xff
 8008720:	f7ff ffae 	bl	8008680 <xchg_spi>
 8008724:	4603      	mov	r3, r0
 8008726:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8008728:	7bfb      	ldrb	r3, [r7, #15]
 800872a:	2bff      	cmp	r3, #255	@ 0xff
 800872c:	d007      	beq.n	800873e <wait_ready+0x32>
 800872e:	f7f9 f95f 	bl	80019f0 <HAL_GetTick>
 8008732:	4602      	mov	r2, r0
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	1ad3      	subs	r3, r2, r3
 8008738:	693a      	ldr	r2, [r7, #16]
 800873a:	429a      	cmp	r2, r3
 800873c:	d8ef      	bhi.n	800871e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800873e:	7bfb      	ldrb	r3, [r7, #15]
 8008740:	2bff      	cmp	r3, #255	@ 0xff
 8008742:	bf0c      	ite	eq
 8008744:	2301      	moveq	r3, #1
 8008746:	2300      	movne	r3, #0
 8008748:	b2db      	uxtb	r3, r3
}
 800874a:	4618      	mov	r0, r3
 800874c:	3718      	adds	r7, #24
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}
	...

08008754 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8008758:	2201      	movs	r2, #1
 800875a:	2140      	movs	r1, #64	@ 0x40
 800875c:	4803      	ldr	r0, [pc, #12]	@ (800876c <despiselect+0x18>)
 800875e:	f7f9 ffb5 	bl	80026cc <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8008762:	20ff      	movs	r0, #255	@ 0xff
 8008764:	f7ff ff8c 	bl	8008680 <xchg_spi>

}
 8008768:	bf00      	nop
 800876a:	bd80      	pop	{r7, pc}
 800876c:	40020800 	.word	0x40020800

08008770 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8008770:	b580      	push	{r7, lr}
 8008772:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8008774:	2200      	movs	r2, #0
 8008776:	2140      	movs	r1, #64	@ 0x40
 8008778:	4809      	ldr	r0, [pc, #36]	@ (80087a0 <spiselect+0x30>)
 800877a:	f7f9 ffa7 	bl	80026cc <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800877e:	20ff      	movs	r0, #255	@ 0xff
 8008780:	f7ff ff7e 	bl	8008680 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8008784:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008788:	f7ff ffc0 	bl	800870c <wait_ready>
 800878c:	4603      	mov	r3, r0
 800878e:	2b00      	cmp	r3, #0
 8008790:	d001      	beq.n	8008796 <spiselect+0x26>
 8008792:	2301      	movs	r3, #1
 8008794:	e002      	b.n	800879c <spiselect+0x2c>

	despiselect();
 8008796:	f7ff ffdd 	bl	8008754 <despiselect>
	return 0;	/* Timeout */
 800879a:	2300      	movs	r3, #0
}
 800879c:	4618      	mov	r0, r3
 800879e:	bd80      	pop	{r7, pc}
 80087a0:	40020800 	.word	0x40020800

080087a4 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b084      	sub	sp, #16
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
 80087ac:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80087ae:	20c8      	movs	r0, #200	@ 0xc8
 80087b0:	f7ff ff3c 	bl	800862c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80087b4:	20ff      	movs	r0, #255	@ 0xff
 80087b6:	f7ff ff63 	bl	8008680 <xchg_spi>
 80087ba:	4603      	mov	r3, r0
 80087bc:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80087be:	7bfb      	ldrb	r3, [r7, #15]
 80087c0:	2bff      	cmp	r3, #255	@ 0xff
 80087c2:	d104      	bne.n	80087ce <rcvr_datablock+0x2a>
 80087c4:	f7ff ff46 	bl	8008654 <SPI_Timer_Status>
 80087c8:	4603      	mov	r3, r0
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d1f2      	bne.n	80087b4 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80087ce:	7bfb      	ldrb	r3, [r7, #15]
 80087d0:	2bfe      	cmp	r3, #254	@ 0xfe
 80087d2:	d001      	beq.n	80087d8 <rcvr_datablock+0x34>
 80087d4:	2300      	movs	r3, #0
 80087d6:	e00a      	b.n	80087ee <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80087d8:	6839      	ldr	r1, [r7, #0]
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f7ff ff66 	bl	80086ac <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80087e0:	20ff      	movs	r0, #255	@ 0xff
 80087e2:	f7ff ff4d 	bl	8008680 <xchg_spi>
 80087e6:	20ff      	movs	r0, #255	@ 0xff
 80087e8:	f7ff ff4a 	bl	8008680 <xchg_spi>

	return 1;						/* Function succeeded */
 80087ec:	2301      	movs	r3, #1
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3710      	adds	r7, #16
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}

080087f6 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80087f6:	b580      	push	{r7, lr}
 80087f8:	b084      	sub	sp, #16
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
 80087fe:	460b      	mov	r3, r1
 8008800:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8008802:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008806:	f7ff ff81 	bl	800870c <wait_ready>
 800880a:	4603      	mov	r3, r0
 800880c:	2b00      	cmp	r3, #0
 800880e:	d101      	bne.n	8008814 <xmit_datablock+0x1e>
 8008810:	2300      	movs	r3, #0
 8008812:	e01e      	b.n	8008852 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8008814:	78fb      	ldrb	r3, [r7, #3]
 8008816:	4618      	mov	r0, r3
 8008818:	f7ff ff32 	bl	8008680 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800881c:	78fb      	ldrb	r3, [r7, #3]
 800881e:	2bfd      	cmp	r3, #253	@ 0xfd
 8008820:	d016      	beq.n	8008850 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8008822:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f7ff ff5c 	bl	80086e4 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800882c:	20ff      	movs	r0, #255	@ 0xff
 800882e:	f7ff ff27 	bl	8008680 <xchg_spi>
 8008832:	20ff      	movs	r0, #255	@ 0xff
 8008834:	f7ff ff24 	bl	8008680 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8008838:	20ff      	movs	r0, #255	@ 0xff
 800883a:	f7ff ff21 	bl	8008680 <xchg_spi>
 800883e:	4603      	mov	r3, r0
 8008840:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8008842:	7bfb      	ldrb	r3, [r7, #15]
 8008844:	f003 031f 	and.w	r3, r3, #31
 8008848:	2b05      	cmp	r3, #5
 800884a:	d001      	beq.n	8008850 <xmit_datablock+0x5a>
 800884c:	2300      	movs	r3, #0
 800884e:	e000      	b.n	8008852 <xmit_datablock+0x5c>
	}
	return 1;
 8008850:	2301      	movs	r3, #1
}
 8008852:	4618      	mov	r0, r3
 8008854:	3710      	adds	r7, #16
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}

0800885a <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800885a:	b580      	push	{r7, lr}
 800885c:	b084      	sub	sp, #16
 800885e:	af00      	add	r7, sp, #0
 8008860:	4603      	mov	r3, r0
 8008862:	6039      	str	r1, [r7, #0]
 8008864:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8008866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800886a:	2b00      	cmp	r3, #0
 800886c:	da0e      	bge.n	800888c <send_cmd+0x32>
		cmd &= 0x7F;
 800886e:	79fb      	ldrb	r3, [r7, #7]
 8008870:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008874:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8008876:	2100      	movs	r1, #0
 8008878:	2037      	movs	r0, #55	@ 0x37
 800887a:	f7ff ffee 	bl	800885a <send_cmd>
 800887e:	4603      	mov	r3, r0
 8008880:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8008882:	7bbb      	ldrb	r3, [r7, #14]
 8008884:	2b01      	cmp	r3, #1
 8008886:	d901      	bls.n	800888c <send_cmd+0x32>
 8008888:	7bbb      	ldrb	r3, [r7, #14]
 800888a:	e051      	b.n	8008930 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800888c:	79fb      	ldrb	r3, [r7, #7]
 800888e:	2b0c      	cmp	r3, #12
 8008890:	d008      	beq.n	80088a4 <send_cmd+0x4a>
        despiselect();
 8008892:	f7ff ff5f 	bl	8008754 <despiselect>
        if (!spiselect()) {
 8008896:	f7ff ff6b 	bl	8008770 <spiselect>
 800889a:	4603      	mov	r3, r0
 800889c:	2b00      	cmp	r3, #0
 800889e:	d101      	bne.n	80088a4 <send_cmd+0x4a>
			return 0xFF;
 80088a0:	23ff      	movs	r3, #255	@ 0xff
 80088a2:	e045      	b.n	8008930 <send_cmd+0xd6>
        }
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80088a4:	79fb      	ldrb	r3, [r7, #7]
 80088a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	4618      	mov	r0, r3
 80088ae:	f7ff fee7 	bl	8008680 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	0e1b      	lsrs	r3, r3, #24
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	4618      	mov	r0, r3
 80088ba:	f7ff fee1 	bl	8008680 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	0c1b      	lsrs	r3, r3, #16
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	4618      	mov	r0, r3
 80088c6:	f7ff fedb 	bl	8008680 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	0a1b      	lsrs	r3, r3, #8
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	4618      	mov	r0, r3
 80088d2:	f7ff fed5 	bl	8008680 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	4618      	mov	r0, r3
 80088dc:	f7ff fed0 	bl	8008680 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80088e0:	2301      	movs	r3, #1
 80088e2:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80088e4:	79fb      	ldrb	r3, [r7, #7]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d101      	bne.n	80088ee <send_cmd+0x94>
 80088ea:	2395      	movs	r3, #149	@ 0x95
 80088ec:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80088ee:	79fb      	ldrb	r3, [r7, #7]
 80088f0:	2b08      	cmp	r3, #8
 80088f2:	d101      	bne.n	80088f8 <send_cmd+0x9e>
 80088f4:	2387      	movs	r3, #135	@ 0x87
 80088f6:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80088f8:	7bfb      	ldrb	r3, [r7, #15]
 80088fa:	4618      	mov	r0, r3
 80088fc:	f7ff fec0 	bl	8008680 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8008900:	79fb      	ldrb	r3, [r7, #7]
 8008902:	2b0c      	cmp	r3, #12
 8008904:	d102      	bne.n	800890c <send_cmd+0xb2>
 8008906:	20ff      	movs	r0, #255	@ 0xff
 8008908:	f7ff feba 	bl	8008680 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800890c:	230a      	movs	r3, #10
 800890e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8008910:	20ff      	movs	r0, #255	@ 0xff
 8008912:	f7ff feb5 	bl	8008680 <xchg_spi>
 8008916:	4603      	mov	r3, r0
 8008918:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800891a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800891e:	2b00      	cmp	r3, #0
 8008920:	da05      	bge.n	800892e <send_cmd+0xd4>
 8008922:	7bfb      	ldrb	r3, [r7, #15]
 8008924:	3b01      	subs	r3, #1
 8008926:	73fb      	strb	r3, [r7, #15]
 8008928:	7bfb      	ldrb	r3, [r7, #15]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d1f0      	bne.n	8008910 <send_cmd+0xb6>

	return res;							/* Return received response */
 800892e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008930:	4618      	mov	r0, r3
 8008932:	3710      	adds	r7, #16
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}

08008938 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008938:	b590      	push	{r4, r7, lr}
 800893a:	b085      	sub	sp, #20
 800893c:	af00      	add	r7, sp, #0
 800893e:	4603      	mov	r3, r0
 8008940:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8008942:	79fb      	ldrb	r3, [r7, #7]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d001      	beq.n	800894c <USER_SPI_initialize+0x14>
 8008948:	2301      	movs	r3, #1
 800894a:	e0d4      	b.n	8008af6 <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800894c:	4b6c      	ldr	r3, [pc, #432]	@ (8008b00 <USER_SPI_initialize+0x1c8>)
 800894e:	781b      	ldrb	r3, [r3, #0]
 8008950:	b2db      	uxtb	r3, r3
 8008952:	f003 0302 	and.w	r3, r3, #2
 8008956:	2b00      	cmp	r3, #0
 8008958:	d003      	beq.n	8008962 <USER_SPI_initialize+0x2a>
 800895a:	4b69      	ldr	r3, [pc, #420]	@ (8008b00 <USER_SPI_initialize+0x1c8>)
 800895c:	781b      	ldrb	r3, [r3, #0]
 800895e:	b2db      	uxtb	r3, r3
 8008960:	e0c9      	b.n	8008af6 <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 8008962:	4b68      	ldr	r3, [pc, #416]	@ (8008b04 <USER_SPI_initialize+0x1cc>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800896c:	4b65      	ldr	r3, [pc, #404]	@ (8008b04 <USER_SPI_initialize+0x1cc>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8008974:	601a      	str	r2, [r3, #0]
	// FZ
	// CS_LOW();
	// xchg_spi(0xFF);
	// CS_HIGH();

	for (n = 10; n > 0; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8008976:	230a      	movs	r3, #10
 8008978:	73fb      	strb	r3, [r7, #15]
 800897a:	e005      	b.n	8008988 <USER_SPI_initialize+0x50>
 800897c:	20ff      	movs	r0, #255	@ 0xff
 800897e:	f7ff fe7f 	bl	8008680 <xchg_spi>
 8008982:	7bfb      	ldrb	r3, [r7, #15]
 8008984:	3b01      	subs	r3, #1
 8008986:	73fb      	strb	r3, [r7, #15]
 8008988:	7bfb      	ldrb	r3, [r7, #15]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d1f6      	bne.n	800897c <USER_SPI_initialize+0x44>

	ty = 0;
 800898e:	2300      	movs	r3, #0
 8008990:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8008992:	2100      	movs	r1, #0
 8008994:	2000      	movs	r0, #0
 8008996:	f7ff ff60 	bl	800885a <send_cmd>
 800899a:	4603      	mov	r3, r0
 800899c:	2b01      	cmp	r3, #1
 800899e:	f040 808b 	bne.w	8008ab8 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80089a2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80089a6:	f7ff fe41 	bl	800862c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80089aa:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80089ae:	2008      	movs	r0, #8
 80089b0:	f7ff ff53 	bl	800885a <send_cmd>
 80089b4:	4603      	mov	r3, r0
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d151      	bne.n	8008a5e <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80089ba:	2300      	movs	r3, #0
 80089bc:	73fb      	strb	r3, [r7, #15]
 80089be:	e00d      	b.n	80089dc <USER_SPI_initialize+0xa4>
 80089c0:	7bfc      	ldrb	r4, [r7, #15]
 80089c2:	20ff      	movs	r0, #255	@ 0xff
 80089c4:	f7ff fe5c 	bl	8008680 <xchg_spi>
 80089c8:	4603      	mov	r3, r0
 80089ca:	461a      	mov	r2, r3
 80089cc:	f104 0310 	add.w	r3, r4, #16
 80089d0:	443b      	add	r3, r7
 80089d2:	f803 2c08 	strb.w	r2, [r3, #-8]
 80089d6:	7bfb      	ldrb	r3, [r7, #15]
 80089d8:	3301      	adds	r3, #1
 80089da:	73fb      	strb	r3, [r7, #15]
 80089dc:	7bfb      	ldrb	r3, [r7, #15]
 80089de:	2b03      	cmp	r3, #3
 80089e0:	d9ee      	bls.n	80089c0 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80089e2:	7abb      	ldrb	r3, [r7, #10]
 80089e4:	2b01      	cmp	r3, #1
 80089e6:	d167      	bne.n	8008ab8 <USER_SPI_initialize+0x180>
 80089e8:	7afb      	ldrb	r3, [r7, #11]
 80089ea:	2baa      	cmp	r3, #170	@ 0xaa
 80089ec:	d164      	bne.n	8008ab8 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80089ee:	bf00      	nop
 80089f0:	f7ff fe30 	bl	8008654 <SPI_Timer_Status>
 80089f4:	4603      	mov	r3, r0
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d007      	beq.n	8008a0a <USER_SPI_initialize+0xd2>
 80089fa:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80089fe:	20a9      	movs	r0, #169	@ 0xa9
 8008a00:	f7ff ff2b 	bl	800885a <send_cmd>
 8008a04:	4603      	mov	r3, r0
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d1f2      	bne.n	80089f0 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8008a0a:	f7ff fe23 	bl	8008654 <SPI_Timer_Status>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d051      	beq.n	8008ab8 <USER_SPI_initialize+0x180>
 8008a14:	2100      	movs	r1, #0
 8008a16:	203a      	movs	r0, #58	@ 0x3a
 8008a18:	f7ff ff1f 	bl	800885a <send_cmd>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d14a      	bne.n	8008ab8 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8008a22:	2300      	movs	r3, #0
 8008a24:	73fb      	strb	r3, [r7, #15]
 8008a26:	e00d      	b.n	8008a44 <USER_SPI_initialize+0x10c>
 8008a28:	7bfc      	ldrb	r4, [r7, #15]
 8008a2a:	20ff      	movs	r0, #255	@ 0xff
 8008a2c:	f7ff fe28 	bl	8008680 <xchg_spi>
 8008a30:	4603      	mov	r3, r0
 8008a32:	461a      	mov	r2, r3
 8008a34:	f104 0310 	add.w	r3, r4, #16
 8008a38:	443b      	add	r3, r7
 8008a3a:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008a3e:	7bfb      	ldrb	r3, [r7, #15]
 8008a40:	3301      	adds	r3, #1
 8008a42:	73fb      	strb	r3, [r7, #15]
 8008a44:	7bfb      	ldrb	r3, [r7, #15]
 8008a46:	2b03      	cmp	r3, #3
 8008a48:	d9ee      	bls.n	8008a28 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8008a4a:	7a3b      	ldrb	r3, [r7, #8]
 8008a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d001      	beq.n	8008a58 <USER_SPI_initialize+0x120>
 8008a54:	230c      	movs	r3, #12
 8008a56:	e000      	b.n	8008a5a <USER_SPI_initialize+0x122>
 8008a58:	2304      	movs	r3, #4
 8008a5a:	737b      	strb	r3, [r7, #13]
 8008a5c:	e02c      	b.n	8008ab8 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8008a5e:	2100      	movs	r1, #0
 8008a60:	20a9      	movs	r0, #169	@ 0xa9
 8008a62:	f7ff fefa 	bl	800885a <send_cmd>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d804      	bhi.n	8008a76 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8008a6c:	2302      	movs	r3, #2
 8008a6e:	737b      	strb	r3, [r7, #13]
 8008a70:	23a9      	movs	r3, #169	@ 0xa9
 8008a72:	73bb      	strb	r3, [r7, #14]
 8008a74:	e003      	b.n	8008a7e <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8008a76:	2301      	movs	r3, #1
 8008a78:	737b      	strb	r3, [r7, #13]
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8008a7e:	bf00      	nop
 8008a80:	f7ff fde8 	bl	8008654 <SPI_Timer_Status>
 8008a84:	4603      	mov	r3, r0
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d007      	beq.n	8008a9a <USER_SPI_initialize+0x162>
 8008a8a:	7bbb      	ldrb	r3, [r7, #14]
 8008a8c:	2100      	movs	r1, #0
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f7ff fee3 	bl	800885a <send_cmd>
 8008a94:	4603      	mov	r3, r0
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d1f2      	bne.n	8008a80 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8008a9a:	f7ff fddb 	bl	8008654 <SPI_Timer_Status>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d007      	beq.n	8008ab4 <USER_SPI_initialize+0x17c>
 8008aa4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008aa8:	2010      	movs	r0, #16
 8008aaa:	f7ff fed6 	bl	800885a <send_cmd>
 8008aae:	4603      	mov	r3, r0
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d001      	beq.n	8008ab8 <USER_SPI_initialize+0x180>
				ty = 0;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8008ab8:	4a13      	ldr	r2, [pc, #76]	@ (8008b08 <USER_SPI_initialize+0x1d0>)
 8008aba:	7b7b      	ldrb	r3, [r7, #13]
 8008abc:	7013      	strb	r3, [r2, #0]
	despiselect();
 8008abe:	f7ff fe49 	bl	8008754 <despiselect>

	if (ty) {			/* OK */
 8008ac2:	7b7b      	ldrb	r3, [r7, #13]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d010      	beq.n	8008aea <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8008ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8008b04 <USER_SPI_initialize+0x1cc>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	681a      	ldr	r2, [r3, #0]
 8008ace:	4b0d      	ldr	r3, [pc, #52]	@ (8008b04 <USER_SPI_initialize+0x1cc>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8008ad6:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8008ad8:	4b09      	ldr	r3, [pc, #36]	@ (8008b00 <USER_SPI_initialize+0x1c8>)
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	b2db      	uxtb	r3, r3
 8008ade:	f023 0301 	bic.w	r3, r3, #1
 8008ae2:	b2da      	uxtb	r2, r3
 8008ae4:	4b06      	ldr	r3, [pc, #24]	@ (8008b00 <USER_SPI_initialize+0x1c8>)
 8008ae6:	701a      	strb	r2, [r3, #0]
 8008ae8:	e002      	b.n	8008af0 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8008aea:	4b05      	ldr	r3, [pc, #20]	@ (8008b00 <USER_SPI_initialize+0x1c8>)
 8008aec:	2201      	movs	r2, #1
 8008aee:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8008af0:	4b03      	ldr	r3, [pc, #12]	@ (8008b00 <USER_SPI_initialize+0x1c8>)
 8008af2:	781b      	ldrb	r3, [r3, #0]
 8008af4:	b2db      	uxtb	r3, r3
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	3714      	adds	r7, #20
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd90      	pop	{r4, r7, pc}
 8008afe:	bf00      	nop
 8008b00:	20000028 	.word	0x20000028
 8008b04:	20011b60 	.word	0x20011b60
 8008b08:	200121ac 	.word	0x200121ac

08008b0c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b083      	sub	sp, #12
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	4603      	mov	r3, r0
 8008b14:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8008b16:	79fb      	ldrb	r3, [r7, #7]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d001      	beq.n	8008b20 <USER_SPI_status+0x14>
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	e002      	b.n	8008b26 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8008b20:	4b04      	ldr	r3, [pc, #16]	@ (8008b34 <USER_SPI_status+0x28>)
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	b2db      	uxtb	r3, r3
}
 8008b26:	4618      	mov	r0, r3
 8008b28:	370c      	adds	r7, #12
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b30:	4770      	bx	lr
 8008b32:	bf00      	nop
 8008b34:	20000028 	.word	0x20000028

08008b38 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b084      	sub	sp, #16
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	60b9      	str	r1, [r7, #8]
 8008b40:	607a      	str	r2, [r7, #4]
 8008b42:	603b      	str	r3, [r7, #0]
 8008b44:	4603      	mov	r3, r0
 8008b46:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008b48:	7bfb      	ldrb	r3, [r7, #15]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d102      	bne.n	8008b54 <USER_SPI_read+0x1c>
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d101      	bne.n	8008b58 <USER_SPI_read+0x20>
 8008b54:	2304      	movs	r3, #4
 8008b56:	e04d      	b.n	8008bf4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008b58:	4b28      	ldr	r3, [pc, #160]	@ (8008bfc <USER_SPI_read+0xc4>)
 8008b5a:	781b      	ldrb	r3, [r3, #0]
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	f003 0301 	and.w	r3, r3, #1
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d001      	beq.n	8008b6a <USER_SPI_read+0x32>
 8008b66:	2303      	movs	r3, #3
 8008b68:	e044      	b.n	8008bf4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8008b6a:	4b25      	ldr	r3, [pc, #148]	@ (8008c00 <USER_SPI_read+0xc8>)
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	f003 0308 	and.w	r3, r3, #8
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d102      	bne.n	8008b7c <USER_SPI_read+0x44>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	025b      	lsls	r3, r3, #9
 8008b7a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	2b01      	cmp	r3, #1
 8008b80:	d111      	bne.n	8008ba6 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8008b82:	6879      	ldr	r1, [r7, #4]
 8008b84:	2011      	movs	r0, #17
 8008b86:	f7ff fe68 	bl	800885a <send_cmd>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d129      	bne.n	8008be4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8008b90:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008b94:	68b8      	ldr	r0, [r7, #8]
 8008b96:	f7ff fe05 	bl	80087a4 <rcvr_datablock>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d021      	beq.n	8008be4 <USER_SPI_read+0xac>
			count = 0;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	603b      	str	r3, [r7, #0]
 8008ba4:	e01e      	b.n	8008be4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8008ba6:	6879      	ldr	r1, [r7, #4]
 8008ba8:	2012      	movs	r0, #18
 8008baa:	f7ff fe56 	bl	800885a <send_cmd>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d117      	bne.n	8008be4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8008bb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008bb8:	68b8      	ldr	r0, [r7, #8]
 8008bba:	f7ff fdf3 	bl	80087a4 <rcvr_datablock>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d00a      	beq.n	8008bda <USER_SPI_read+0xa2>
				buff += 512;
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008bca:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	3b01      	subs	r3, #1
 8008bd0:	603b      	str	r3, [r7, #0]
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d1ed      	bne.n	8008bb4 <USER_SPI_read+0x7c>
 8008bd8:	e000      	b.n	8008bdc <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8008bda:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8008bdc:	2100      	movs	r1, #0
 8008bde:	200c      	movs	r0, #12
 8008be0:	f7ff fe3b 	bl	800885a <send_cmd>
		}
	}
	despiselect();
 8008be4:	f7ff fdb6 	bl	8008754 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	bf14      	ite	ne
 8008bee:	2301      	movne	r3, #1
 8008bf0:	2300      	moveq	r3, #0
 8008bf2:	b2db      	uxtb	r3, r3
}
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	3710      	adds	r7, #16
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}
 8008bfc:	20000028 	.word	0x20000028
 8008c00:	200121ac 	.word	0x200121ac

08008c04 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b084      	sub	sp, #16
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	60b9      	str	r1, [r7, #8]
 8008c0c:	607a      	str	r2, [r7, #4]
 8008c0e:	603b      	str	r3, [r7, #0]
 8008c10:	4603      	mov	r3, r0
 8008c12:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008c14:	7bfb      	ldrb	r3, [r7, #15]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d102      	bne.n	8008c20 <USER_SPI_write+0x1c>
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d101      	bne.n	8008c24 <USER_SPI_write+0x20>
 8008c20:	2304      	movs	r3, #4
 8008c22:	e063      	b.n	8008cec <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8008c24:	4b33      	ldr	r3, [pc, #204]	@ (8008cf4 <USER_SPI_write+0xf0>)
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	b2db      	uxtb	r3, r3
 8008c2a:	f003 0301 	and.w	r3, r3, #1
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d001      	beq.n	8008c36 <USER_SPI_write+0x32>
 8008c32:	2303      	movs	r3, #3
 8008c34:	e05a      	b.n	8008cec <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8008c36:	4b2f      	ldr	r3, [pc, #188]	@ (8008cf4 <USER_SPI_write+0xf0>)
 8008c38:	781b      	ldrb	r3, [r3, #0]
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	f003 0304 	and.w	r3, r3, #4
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d001      	beq.n	8008c48 <USER_SPI_write+0x44>
 8008c44:	2302      	movs	r3, #2
 8008c46:	e051      	b.n	8008cec <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8008c48:	4b2b      	ldr	r3, [pc, #172]	@ (8008cf8 <USER_SPI_write+0xf4>)
 8008c4a:	781b      	ldrb	r3, [r3, #0]
 8008c4c:	f003 0308 	and.w	r3, r3, #8
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d102      	bne.n	8008c5a <USER_SPI_write+0x56>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	025b      	lsls	r3, r3, #9
 8008c58:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	d110      	bne.n	8008c82 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8008c60:	6879      	ldr	r1, [r7, #4]
 8008c62:	2018      	movs	r0, #24
 8008c64:	f7ff fdf9 	bl	800885a <send_cmd>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d136      	bne.n	8008cdc <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8008c6e:	21fe      	movs	r1, #254	@ 0xfe
 8008c70:	68b8      	ldr	r0, [r7, #8]
 8008c72:	f7ff fdc0 	bl	80087f6 <xmit_datablock>
 8008c76:	4603      	mov	r3, r0
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d02f      	beq.n	8008cdc <USER_SPI_write+0xd8>
			count = 0;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	603b      	str	r3, [r7, #0]
 8008c80:	e02c      	b.n	8008cdc <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8008c82:	4b1d      	ldr	r3, [pc, #116]	@ (8008cf8 <USER_SPI_write+0xf4>)
 8008c84:	781b      	ldrb	r3, [r3, #0]
 8008c86:	f003 0306 	and.w	r3, r3, #6
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d003      	beq.n	8008c96 <USER_SPI_write+0x92>
 8008c8e:	6839      	ldr	r1, [r7, #0]
 8008c90:	2097      	movs	r0, #151	@ 0x97
 8008c92:	f7ff fde2 	bl	800885a <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8008c96:	6879      	ldr	r1, [r7, #4]
 8008c98:	2019      	movs	r0, #25
 8008c9a:	f7ff fdde 	bl	800885a <send_cmd>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d11b      	bne.n	8008cdc <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8008ca4:	21fc      	movs	r1, #252	@ 0xfc
 8008ca6:	68b8      	ldr	r0, [r7, #8]
 8008ca8:	f7ff fda5 	bl	80087f6 <xmit_datablock>
 8008cac:	4603      	mov	r3, r0
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d00a      	beq.n	8008cc8 <USER_SPI_write+0xc4>
				buff += 512;
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008cb8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	603b      	str	r3, [r7, #0]
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d1ee      	bne.n	8008ca4 <USER_SPI_write+0xa0>
 8008cc6:	e000      	b.n	8008cca <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8008cc8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8008cca:	21fd      	movs	r1, #253	@ 0xfd
 8008ccc:	2000      	movs	r0, #0
 8008cce:	f7ff fd92 	bl	80087f6 <xmit_datablock>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d101      	bne.n	8008cdc <USER_SPI_write+0xd8>
 8008cd8:	2301      	movs	r3, #1
 8008cda:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8008cdc:	f7ff fd3a 	bl	8008754 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	bf14      	ite	ne
 8008ce6:	2301      	movne	r3, #1
 8008ce8:	2300      	moveq	r3, #0
 8008cea:	b2db      	uxtb	r3, r3
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3710      	adds	r7, #16
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	20000028 	.word	0x20000028
 8008cf8:	200121ac 	.word	0x200121ac

08008cfc <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b08c      	sub	sp, #48	@ 0x30
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	4603      	mov	r3, r0
 8008d04:	603a      	str	r2, [r7, #0]
 8008d06:	71fb      	strb	r3, [r7, #7]
 8008d08:	460b      	mov	r3, r1
 8008d0a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8008d0c:	79fb      	ldrb	r3, [r7, #7]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d001      	beq.n	8008d16 <USER_SPI_ioctl+0x1a>
 8008d12:	2304      	movs	r3, #4
 8008d14:	e15a      	b.n	8008fcc <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008d16:	4baf      	ldr	r3, [pc, #700]	@ (8008fd4 <USER_SPI_ioctl+0x2d8>)
 8008d18:	781b      	ldrb	r3, [r3, #0]
 8008d1a:	b2db      	uxtb	r3, r3
 8008d1c:	f003 0301 	and.w	r3, r3, #1
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d001      	beq.n	8008d28 <USER_SPI_ioctl+0x2c>
 8008d24:	2303      	movs	r3, #3
 8008d26:	e151      	b.n	8008fcc <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8008d28:	2301      	movs	r3, #1
 8008d2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8008d2e:	79bb      	ldrb	r3, [r7, #6]
 8008d30:	2b04      	cmp	r3, #4
 8008d32:	f200 8136 	bhi.w	8008fa2 <USER_SPI_ioctl+0x2a6>
 8008d36:	a201      	add	r2, pc, #4	@ (adr r2, 8008d3c <USER_SPI_ioctl+0x40>)
 8008d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d3c:	08008d51 	.word	0x08008d51
 8008d40:	08008d65 	.word	0x08008d65
 8008d44:	08008fa3 	.word	0x08008fa3
 8008d48:	08008e11 	.word	0x08008e11
 8008d4c:	08008f07 	.word	0x08008f07
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8008d50:	f7ff fd0e 	bl	8008770 <spiselect>
 8008d54:	4603      	mov	r3, r0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	f000 8127 	beq.w	8008faa <USER_SPI_ioctl+0x2ae>
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8008d62:	e122      	b.n	8008faa <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8008d64:	2100      	movs	r1, #0
 8008d66:	2009      	movs	r0, #9
 8008d68:	f7ff fd77 	bl	800885a <send_cmd>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	f040 811d 	bne.w	8008fae <USER_SPI_ioctl+0x2b2>
 8008d74:	f107 030c 	add.w	r3, r7, #12
 8008d78:	2110      	movs	r1, #16
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f7ff fd12 	bl	80087a4 <rcvr_datablock>
 8008d80:	4603      	mov	r3, r0
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	f000 8113 	beq.w	8008fae <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8008d88:	7b3b      	ldrb	r3, [r7, #12]
 8008d8a:	099b      	lsrs	r3, r3, #6
 8008d8c:	b2db      	uxtb	r3, r3
 8008d8e:	2b01      	cmp	r3, #1
 8008d90:	d111      	bne.n	8008db6 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8008d92:	7d7b      	ldrb	r3, [r7, #21]
 8008d94:	461a      	mov	r2, r3
 8008d96:	7d3b      	ldrb	r3, [r7, #20]
 8008d98:	021b      	lsls	r3, r3, #8
 8008d9a:	4413      	add	r3, r2
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	7cfb      	ldrb	r3, [r7, #19]
 8008da0:	041b      	lsls	r3, r3, #16
 8008da2:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8008da6:	4413      	add	r3, r2
 8008da8:	3301      	adds	r3, #1
 8008daa:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8008dac:	69fb      	ldr	r3, [r7, #28]
 8008dae:	029a      	lsls	r2, r3, #10
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	601a      	str	r2, [r3, #0]
 8008db4:	e028      	b.n	8008e08 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8008db6:	7c7b      	ldrb	r3, [r7, #17]
 8008db8:	f003 030f 	and.w	r3, r3, #15
 8008dbc:	b2da      	uxtb	r2, r3
 8008dbe:	7dbb      	ldrb	r3, [r7, #22]
 8008dc0:	09db      	lsrs	r3, r3, #7
 8008dc2:	b2db      	uxtb	r3, r3
 8008dc4:	4413      	add	r3, r2
 8008dc6:	b2da      	uxtb	r2, r3
 8008dc8:	7d7b      	ldrb	r3, [r7, #21]
 8008dca:	005b      	lsls	r3, r3, #1
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	f003 0306 	and.w	r3, r3, #6
 8008dd2:	b2db      	uxtb	r3, r3
 8008dd4:	4413      	add	r3, r2
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	3302      	adds	r3, #2
 8008dda:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8008dde:	7d3b      	ldrb	r3, [r7, #20]
 8008de0:	099b      	lsrs	r3, r3, #6
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	461a      	mov	r2, r3
 8008de6:	7cfb      	ldrb	r3, [r7, #19]
 8008de8:	009b      	lsls	r3, r3, #2
 8008dea:	441a      	add	r2, r3
 8008dec:	7cbb      	ldrb	r3, [r7, #18]
 8008dee:	029b      	lsls	r3, r3, #10
 8008df0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008df4:	4413      	add	r3, r2
 8008df6:	3301      	adds	r3, #1
 8008df8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8008dfa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008dfe:	3b09      	subs	r3, #9
 8008e00:	69fa      	ldr	r2, [r7, #28]
 8008e02:	409a      	lsls	r2, r3
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008e0e:	e0ce      	b.n	8008fae <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8008e10:	4b71      	ldr	r3, [pc, #452]	@ (8008fd8 <USER_SPI_ioctl+0x2dc>)
 8008e12:	781b      	ldrb	r3, [r3, #0]
 8008e14:	f003 0304 	and.w	r3, r3, #4
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d031      	beq.n	8008e80 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8008e1c:	2100      	movs	r1, #0
 8008e1e:	208d      	movs	r0, #141	@ 0x8d
 8008e20:	f7ff fd1b 	bl	800885a <send_cmd>
 8008e24:	4603      	mov	r3, r0
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	f040 80c3 	bne.w	8008fb2 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8008e2c:	20ff      	movs	r0, #255	@ 0xff
 8008e2e:	f7ff fc27 	bl	8008680 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8008e32:	f107 030c 	add.w	r3, r7, #12
 8008e36:	2110      	movs	r1, #16
 8008e38:	4618      	mov	r0, r3
 8008e3a:	f7ff fcb3 	bl	80087a4 <rcvr_datablock>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	f000 80b6 	beq.w	8008fb2 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8008e46:	2330      	movs	r3, #48	@ 0x30
 8008e48:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008e4c:	e007      	b.n	8008e5e <USER_SPI_ioctl+0x162>
 8008e4e:	20ff      	movs	r0, #255	@ 0xff
 8008e50:	f7ff fc16 	bl	8008680 <xchg_spi>
 8008e54:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008e58:	3b01      	subs	r3, #1
 8008e5a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008e5e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d1f3      	bne.n	8008e4e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8008e66:	7dbb      	ldrb	r3, [r7, #22]
 8008e68:	091b      	lsrs	r3, r3, #4
 8008e6a:	b2db      	uxtb	r3, r3
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	2310      	movs	r3, #16
 8008e70:	fa03 f202 	lsl.w	r2, r3, r2
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8008e7e:	e098      	b.n	8008fb2 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8008e80:	2100      	movs	r1, #0
 8008e82:	2009      	movs	r0, #9
 8008e84:	f7ff fce9 	bl	800885a <send_cmd>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	f040 8091 	bne.w	8008fb2 <USER_SPI_ioctl+0x2b6>
 8008e90:	f107 030c 	add.w	r3, r7, #12
 8008e94:	2110      	movs	r1, #16
 8008e96:	4618      	mov	r0, r3
 8008e98:	f7ff fc84 	bl	80087a4 <rcvr_datablock>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	f000 8087 	beq.w	8008fb2 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8008ea4:	4b4c      	ldr	r3, [pc, #304]	@ (8008fd8 <USER_SPI_ioctl+0x2dc>)
 8008ea6:	781b      	ldrb	r3, [r3, #0]
 8008ea8:	f003 0302 	and.w	r3, r3, #2
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d012      	beq.n	8008ed6 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8008eb0:	7dbb      	ldrb	r3, [r7, #22]
 8008eb2:	005b      	lsls	r3, r3, #1
 8008eb4:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8008eb8:	7dfa      	ldrb	r2, [r7, #23]
 8008eba:	09d2      	lsrs	r2, r2, #7
 8008ebc:	b2d2      	uxtb	r2, r2
 8008ebe:	4413      	add	r3, r2
 8008ec0:	1c5a      	adds	r2, r3, #1
 8008ec2:	7e7b      	ldrb	r3, [r7, #25]
 8008ec4:	099b      	lsrs	r3, r3, #6
 8008ec6:	b2db      	uxtb	r3, r3
 8008ec8:	3b01      	subs	r3, #1
 8008eca:	fa02 f303 	lsl.w	r3, r2, r3
 8008ece:	461a      	mov	r2, r3
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	601a      	str	r2, [r3, #0]
 8008ed4:	e013      	b.n	8008efe <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8008ed6:	7dbb      	ldrb	r3, [r7, #22]
 8008ed8:	109b      	asrs	r3, r3, #2
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	f003 031f 	and.w	r3, r3, #31
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	7dfa      	ldrb	r2, [r7, #23]
 8008ee4:	00d2      	lsls	r2, r2, #3
 8008ee6:	f002 0218 	and.w	r2, r2, #24
 8008eea:	7df9      	ldrb	r1, [r7, #23]
 8008eec:	0949      	lsrs	r1, r1, #5
 8008eee:	b2c9      	uxtb	r1, r1
 8008ef0:	440a      	add	r2, r1
 8008ef2:	3201      	adds	r2, #1
 8008ef4:	fb02 f303 	mul.w	r3, r2, r3
 8008ef8:	461a      	mov	r2, r3
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8008efe:	2300      	movs	r3, #0
 8008f00:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8008f04:	e055      	b.n	8008fb2 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008f06:	4b34      	ldr	r3, [pc, #208]	@ (8008fd8 <USER_SPI_ioctl+0x2dc>)
 8008f08:	781b      	ldrb	r3, [r3, #0]
 8008f0a:	f003 0306 	and.w	r3, r3, #6
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d051      	beq.n	8008fb6 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008f12:	f107 020c 	add.w	r2, r7, #12
 8008f16:	79fb      	ldrb	r3, [r7, #7]
 8008f18:	210b      	movs	r1, #11
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f7ff feee 	bl	8008cfc <USER_SPI_ioctl>
 8008f20:	4603      	mov	r3, r0
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d149      	bne.n	8008fba <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008f26:	7b3b      	ldrb	r3, [r7, #12]
 8008f28:	099b      	lsrs	r3, r3, #6
 8008f2a:	b2db      	uxtb	r3, r3
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d104      	bne.n	8008f3a <USER_SPI_ioctl+0x23e>
 8008f30:	7dbb      	ldrb	r3, [r7, #22]
 8008f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d041      	beq.n	8008fbe <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	623b      	str	r3, [r7, #32]
 8008f3e:	6a3b      	ldr	r3, [r7, #32]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f44:	6a3b      	ldr	r3, [r7, #32]
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8008f4a:	4b23      	ldr	r3, [pc, #140]	@ (8008fd8 <USER_SPI_ioctl+0x2dc>)
 8008f4c:	781b      	ldrb	r3, [r3, #0]
 8008f4e:	f003 0308 	and.w	r3, r3, #8
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d105      	bne.n	8008f62 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8008f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f58:	025b      	lsls	r3, r3, #9
 8008f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f5e:	025b      	lsls	r3, r3, #9
 8008f60:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8008f62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f64:	2020      	movs	r0, #32
 8008f66:	f7ff fc78 	bl	800885a <send_cmd>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d128      	bne.n	8008fc2 <USER_SPI_ioctl+0x2c6>
 8008f70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008f72:	2021      	movs	r0, #33	@ 0x21
 8008f74:	f7ff fc71 	bl	800885a <send_cmd>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d121      	bne.n	8008fc2 <USER_SPI_ioctl+0x2c6>
 8008f7e:	2100      	movs	r1, #0
 8008f80:	2026      	movs	r0, #38	@ 0x26
 8008f82:	f7ff fc6a 	bl	800885a <send_cmd>
 8008f86:	4603      	mov	r3, r0
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d11a      	bne.n	8008fc2 <USER_SPI_ioctl+0x2c6>
 8008f8c:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008f90:	f7ff fbbc 	bl	800870c <wait_ready>
 8008f94:	4603      	mov	r3, r0
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d013      	beq.n	8008fc2 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008fa0:	e00f      	b.n	8008fc2 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8008fa2:	2304      	movs	r3, #4
 8008fa4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008fa8:	e00c      	b.n	8008fc4 <USER_SPI_ioctl+0x2c8>
		break;
 8008faa:	bf00      	nop
 8008fac:	e00a      	b.n	8008fc4 <USER_SPI_ioctl+0x2c8>
		break;
 8008fae:	bf00      	nop
 8008fb0:	e008      	b.n	8008fc4 <USER_SPI_ioctl+0x2c8>
		break;
 8008fb2:	bf00      	nop
 8008fb4:	e006      	b.n	8008fc4 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008fb6:	bf00      	nop
 8008fb8:	e004      	b.n	8008fc4 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008fba:	bf00      	nop
 8008fbc:	e002      	b.n	8008fc4 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008fbe:	bf00      	nop
 8008fc0:	e000      	b.n	8008fc4 <USER_SPI_ioctl+0x2c8>
		break;
 8008fc2:	bf00      	nop
	}

	despiselect();
 8008fc4:	f7ff fbc6 	bl	8008754 <despiselect>

	return res;
 8008fc8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3730      	adds	r7, #48	@ 0x30
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}
 8008fd4:	20000028 	.word	0x20000028
 8008fd8:	200121ac 	.word	0x200121ac

08008fdc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b084      	sub	sp, #16
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008fe6:	79fb      	ldrb	r3, [r7, #7]
 8008fe8:	4a08      	ldr	r2, [pc, #32]	@ (800900c <disk_status+0x30>)
 8008fea:	009b      	lsls	r3, r3, #2
 8008fec:	4413      	add	r3, r2
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	79fa      	ldrb	r2, [r7, #7]
 8008ff4:	4905      	ldr	r1, [pc, #20]	@ (800900c <disk_status+0x30>)
 8008ff6:	440a      	add	r2, r1
 8008ff8:	7a12      	ldrb	r2, [r2, #8]
 8008ffa:	4610      	mov	r0, r2
 8008ffc:	4798      	blx	r3
 8008ffe:	4603      	mov	r3, r0
 8009000:	73fb      	strb	r3, [r7, #15]
  return stat;
 8009002:	7bfb      	ldrb	r3, [r7, #15]
}
 8009004:	4618      	mov	r0, r3
 8009006:	3710      	adds	r7, #16
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}
 800900c:	200121e0 	.word	0x200121e0

08009010 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b084      	sub	sp, #16
 8009014:	af00      	add	r7, sp, #0
 8009016:	4603      	mov	r3, r0
 8009018:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800901a:	2300      	movs	r3, #0
 800901c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800901e:	79fb      	ldrb	r3, [r7, #7]
 8009020:	4a0d      	ldr	r2, [pc, #52]	@ (8009058 <disk_initialize+0x48>)
 8009022:	5cd3      	ldrb	r3, [r2, r3]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d111      	bne.n	800904c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8009028:	79fb      	ldrb	r3, [r7, #7]
 800902a:	4a0b      	ldr	r2, [pc, #44]	@ (8009058 <disk_initialize+0x48>)
 800902c:	2101      	movs	r1, #1
 800902e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009030:	79fb      	ldrb	r3, [r7, #7]
 8009032:	4a09      	ldr	r2, [pc, #36]	@ (8009058 <disk_initialize+0x48>)
 8009034:	009b      	lsls	r3, r3, #2
 8009036:	4413      	add	r3, r2
 8009038:	685b      	ldr	r3, [r3, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	79fa      	ldrb	r2, [r7, #7]
 800903e:	4906      	ldr	r1, [pc, #24]	@ (8009058 <disk_initialize+0x48>)
 8009040:	440a      	add	r2, r1
 8009042:	7a12      	ldrb	r2, [r2, #8]
 8009044:	4610      	mov	r0, r2
 8009046:	4798      	blx	r3
 8009048:	4603      	mov	r3, r0
 800904a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800904c:	7bfb      	ldrb	r3, [r7, #15]
}
 800904e:	4618      	mov	r0, r3
 8009050:	3710      	adds	r7, #16
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
 8009056:	bf00      	nop
 8009058:	200121e0 	.word	0x200121e0

0800905c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800905c:	b590      	push	{r4, r7, lr}
 800905e:	b087      	sub	sp, #28
 8009060:	af00      	add	r7, sp, #0
 8009062:	60b9      	str	r1, [r7, #8]
 8009064:	607a      	str	r2, [r7, #4]
 8009066:	603b      	str	r3, [r7, #0]
 8009068:	4603      	mov	r3, r0
 800906a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800906c:	7bfb      	ldrb	r3, [r7, #15]
 800906e:	4a0a      	ldr	r2, [pc, #40]	@ (8009098 <disk_read+0x3c>)
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	4413      	add	r3, r2
 8009074:	685b      	ldr	r3, [r3, #4]
 8009076:	689c      	ldr	r4, [r3, #8]
 8009078:	7bfb      	ldrb	r3, [r7, #15]
 800907a:	4a07      	ldr	r2, [pc, #28]	@ (8009098 <disk_read+0x3c>)
 800907c:	4413      	add	r3, r2
 800907e:	7a18      	ldrb	r0, [r3, #8]
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	687a      	ldr	r2, [r7, #4]
 8009084:	68b9      	ldr	r1, [r7, #8]
 8009086:	47a0      	blx	r4
 8009088:	4603      	mov	r3, r0
 800908a:	75fb      	strb	r3, [r7, #23]
  return res;
 800908c:	7dfb      	ldrb	r3, [r7, #23]
}
 800908e:	4618      	mov	r0, r3
 8009090:	371c      	adds	r7, #28
 8009092:	46bd      	mov	sp, r7
 8009094:	bd90      	pop	{r4, r7, pc}
 8009096:	bf00      	nop
 8009098:	200121e0 	.word	0x200121e0

0800909c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800909c:	b590      	push	{r4, r7, lr}
 800909e:	b087      	sub	sp, #28
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	60b9      	str	r1, [r7, #8]
 80090a4:	607a      	str	r2, [r7, #4]
 80090a6:	603b      	str	r3, [r7, #0]
 80090a8:	4603      	mov	r3, r0
 80090aa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80090ac:	7bfb      	ldrb	r3, [r7, #15]
 80090ae:	4a0a      	ldr	r2, [pc, #40]	@ (80090d8 <disk_write+0x3c>)
 80090b0:	009b      	lsls	r3, r3, #2
 80090b2:	4413      	add	r3, r2
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	68dc      	ldr	r4, [r3, #12]
 80090b8:	7bfb      	ldrb	r3, [r7, #15]
 80090ba:	4a07      	ldr	r2, [pc, #28]	@ (80090d8 <disk_write+0x3c>)
 80090bc:	4413      	add	r3, r2
 80090be:	7a18      	ldrb	r0, [r3, #8]
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	687a      	ldr	r2, [r7, #4]
 80090c4:	68b9      	ldr	r1, [r7, #8]
 80090c6:	47a0      	blx	r4
 80090c8:	4603      	mov	r3, r0
 80090ca:	75fb      	strb	r3, [r7, #23]
  return res;
 80090cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	371c      	adds	r7, #28
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd90      	pop	{r4, r7, pc}
 80090d6:	bf00      	nop
 80090d8:	200121e0 	.word	0x200121e0

080090dc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b084      	sub	sp, #16
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	4603      	mov	r3, r0
 80090e4:	603a      	str	r2, [r7, #0]
 80090e6:	71fb      	strb	r3, [r7, #7]
 80090e8:	460b      	mov	r3, r1
 80090ea:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80090ec:	79fb      	ldrb	r3, [r7, #7]
 80090ee:	4a09      	ldr	r2, [pc, #36]	@ (8009114 <disk_ioctl+0x38>)
 80090f0:	009b      	lsls	r3, r3, #2
 80090f2:	4413      	add	r3, r2
 80090f4:	685b      	ldr	r3, [r3, #4]
 80090f6:	691b      	ldr	r3, [r3, #16]
 80090f8:	79fa      	ldrb	r2, [r7, #7]
 80090fa:	4906      	ldr	r1, [pc, #24]	@ (8009114 <disk_ioctl+0x38>)
 80090fc:	440a      	add	r2, r1
 80090fe:	7a10      	ldrb	r0, [r2, #8]
 8009100:	79b9      	ldrb	r1, [r7, #6]
 8009102:	683a      	ldr	r2, [r7, #0]
 8009104:	4798      	blx	r3
 8009106:	4603      	mov	r3, r0
 8009108:	73fb      	strb	r3, [r7, #15]
  return res;
 800910a:	7bfb      	ldrb	r3, [r7, #15]
}
 800910c:	4618      	mov	r0, r3
 800910e:	3710      	adds	r7, #16
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}
 8009114:	200121e0 	.word	0x200121e0

08009118 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009118:	b480      	push	{r7}
 800911a:	b085      	sub	sp, #20
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	3301      	adds	r3, #1
 8009124:	781b      	ldrb	r3, [r3, #0]
 8009126:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009128:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800912c:	021b      	lsls	r3, r3, #8
 800912e:	b21a      	sxth	r2, r3
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	781b      	ldrb	r3, [r3, #0]
 8009134:	b21b      	sxth	r3, r3
 8009136:	4313      	orrs	r3, r2
 8009138:	b21b      	sxth	r3, r3
 800913a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800913c:	89fb      	ldrh	r3, [r7, #14]
}
 800913e:	4618      	mov	r0, r3
 8009140:	3714      	adds	r7, #20
 8009142:	46bd      	mov	sp, r7
 8009144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009148:	4770      	bx	lr

0800914a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800914a:	b480      	push	{r7}
 800914c:	b085      	sub	sp, #20
 800914e:	af00      	add	r7, sp, #0
 8009150:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	3303      	adds	r3, #3
 8009156:	781b      	ldrb	r3, [r3, #0]
 8009158:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	021b      	lsls	r3, r3, #8
 800915e:	687a      	ldr	r2, [r7, #4]
 8009160:	3202      	adds	r2, #2
 8009162:	7812      	ldrb	r2, [r2, #0]
 8009164:	4313      	orrs	r3, r2
 8009166:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	021b      	lsls	r3, r3, #8
 800916c:	687a      	ldr	r2, [r7, #4]
 800916e:	3201      	adds	r2, #1
 8009170:	7812      	ldrb	r2, [r2, #0]
 8009172:	4313      	orrs	r3, r2
 8009174:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	021b      	lsls	r3, r3, #8
 800917a:	687a      	ldr	r2, [r7, #4]
 800917c:	7812      	ldrb	r2, [r2, #0]
 800917e:	4313      	orrs	r3, r2
 8009180:	60fb      	str	r3, [r7, #12]
	return rv;
 8009182:	68fb      	ldr	r3, [r7, #12]
}
 8009184:	4618      	mov	r0, r3
 8009186:	3714      	adds	r7, #20
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr

08009190 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8009190:	b480      	push	{r7}
 8009192:	b083      	sub	sp, #12
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
 8009198:	460b      	mov	r3, r1
 800919a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	1c5a      	adds	r2, r3, #1
 80091a0:	607a      	str	r2, [r7, #4]
 80091a2:	887a      	ldrh	r2, [r7, #2]
 80091a4:	b2d2      	uxtb	r2, r2
 80091a6:	701a      	strb	r2, [r3, #0]
 80091a8:	887b      	ldrh	r3, [r7, #2]
 80091aa:	0a1b      	lsrs	r3, r3, #8
 80091ac:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	1c5a      	adds	r2, r3, #1
 80091b2:	607a      	str	r2, [r7, #4]
 80091b4:	887a      	ldrh	r2, [r7, #2]
 80091b6:	b2d2      	uxtb	r2, r2
 80091b8:	701a      	strb	r2, [r3, #0]
}
 80091ba:	bf00      	nop
 80091bc:	370c      	adds	r7, #12
 80091be:	46bd      	mov	sp, r7
 80091c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c4:	4770      	bx	lr

080091c6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80091c6:	b480      	push	{r7}
 80091c8:	b083      	sub	sp, #12
 80091ca:	af00      	add	r7, sp, #0
 80091cc:	6078      	str	r0, [r7, #4]
 80091ce:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	1c5a      	adds	r2, r3, #1
 80091d4:	607a      	str	r2, [r7, #4]
 80091d6:	683a      	ldr	r2, [r7, #0]
 80091d8:	b2d2      	uxtb	r2, r2
 80091da:	701a      	strb	r2, [r3, #0]
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	0a1b      	lsrs	r3, r3, #8
 80091e0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	1c5a      	adds	r2, r3, #1
 80091e6:	607a      	str	r2, [r7, #4]
 80091e8:	683a      	ldr	r2, [r7, #0]
 80091ea:	b2d2      	uxtb	r2, r2
 80091ec:	701a      	strb	r2, [r3, #0]
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	0a1b      	lsrs	r3, r3, #8
 80091f2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	1c5a      	adds	r2, r3, #1
 80091f8:	607a      	str	r2, [r7, #4]
 80091fa:	683a      	ldr	r2, [r7, #0]
 80091fc:	b2d2      	uxtb	r2, r2
 80091fe:	701a      	strb	r2, [r3, #0]
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	0a1b      	lsrs	r3, r3, #8
 8009204:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	1c5a      	adds	r2, r3, #1
 800920a:	607a      	str	r2, [r7, #4]
 800920c:	683a      	ldr	r2, [r7, #0]
 800920e:	b2d2      	uxtb	r2, r2
 8009210:	701a      	strb	r2, [r3, #0]
}
 8009212:	bf00      	nop
 8009214:	370c      	adds	r7, #12
 8009216:	46bd      	mov	sp, r7
 8009218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921c:	4770      	bx	lr

0800921e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800921e:	b480      	push	{r7}
 8009220:	b087      	sub	sp, #28
 8009222:	af00      	add	r7, sp, #0
 8009224:	60f8      	str	r0, [r7, #12]
 8009226:	60b9      	str	r1, [r7, #8]
 8009228:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d00d      	beq.n	8009254 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8009238:	693a      	ldr	r2, [r7, #16]
 800923a:	1c53      	adds	r3, r2, #1
 800923c:	613b      	str	r3, [r7, #16]
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	1c59      	adds	r1, r3, #1
 8009242:	6179      	str	r1, [r7, #20]
 8009244:	7812      	ldrb	r2, [r2, #0]
 8009246:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	3b01      	subs	r3, #1
 800924c:	607b      	str	r3, [r7, #4]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d1f1      	bne.n	8009238 <mem_cpy+0x1a>
	}
}
 8009254:	bf00      	nop
 8009256:	371c      	adds	r7, #28
 8009258:	46bd      	mov	sp, r7
 800925a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925e:	4770      	bx	lr

08009260 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009260:	b480      	push	{r7}
 8009262:	b087      	sub	sp, #28
 8009264:	af00      	add	r7, sp, #0
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	60b9      	str	r1, [r7, #8]
 800926a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	1c5a      	adds	r2, r3, #1
 8009274:	617a      	str	r2, [r7, #20]
 8009276:	68ba      	ldr	r2, [r7, #8]
 8009278:	b2d2      	uxtb	r2, r2
 800927a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	3b01      	subs	r3, #1
 8009280:	607b      	str	r3, [r7, #4]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d1f3      	bne.n	8009270 <mem_set+0x10>
}
 8009288:	bf00      	nop
 800928a:	bf00      	nop
 800928c:	371c      	adds	r7, #28
 800928e:	46bd      	mov	sp, r7
 8009290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009294:	4770      	bx	lr

08009296 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8009296:	b480      	push	{r7}
 8009298:	b089      	sub	sp, #36	@ 0x24
 800929a:	af00      	add	r7, sp, #0
 800929c:	60f8      	str	r0, [r7, #12]
 800929e:	60b9      	str	r1, [r7, #8]
 80092a0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	61fb      	str	r3, [r7, #28]
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80092aa:	2300      	movs	r3, #0
 80092ac:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80092ae:	69fb      	ldr	r3, [r7, #28]
 80092b0:	1c5a      	adds	r2, r3, #1
 80092b2:	61fa      	str	r2, [r7, #28]
 80092b4:	781b      	ldrb	r3, [r3, #0]
 80092b6:	4619      	mov	r1, r3
 80092b8:	69bb      	ldr	r3, [r7, #24]
 80092ba:	1c5a      	adds	r2, r3, #1
 80092bc:	61ba      	str	r2, [r7, #24]
 80092be:	781b      	ldrb	r3, [r3, #0]
 80092c0:	1acb      	subs	r3, r1, r3
 80092c2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	3b01      	subs	r3, #1
 80092c8:	607b      	str	r3, [r7, #4]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d002      	beq.n	80092d6 <mem_cmp+0x40>
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d0eb      	beq.n	80092ae <mem_cmp+0x18>

	return r;
 80092d6:	697b      	ldr	r3, [r7, #20]
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3724      	adds	r7, #36	@ 0x24
 80092dc:	46bd      	mov	sp, r7
 80092de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e2:	4770      	bx	lr

080092e4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80092e4:	b480      	push	{r7}
 80092e6:	b083      	sub	sp, #12
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
 80092ec:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80092ee:	e002      	b.n	80092f6 <chk_chr+0x12>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	3301      	adds	r3, #1
 80092f4:	607b      	str	r3, [r7, #4]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d005      	beq.n	800930a <chk_chr+0x26>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	461a      	mov	r2, r3
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	4293      	cmp	r3, r2
 8009308:	d1f2      	bne.n	80092f0 <chk_chr+0xc>
	return *str;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	781b      	ldrb	r3, [r3, #0]
}
 800930e:	4618      	mov	r0, r3
 8009310:	370c      	adds	r7, #12
 8009312:	46bd      	mov	sp, r7
 8009314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009318:	4770      	bx	lr
	...

0800931c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800931c:	b480      	push	{r7}
 800931e:	b085      	sub	sp, #20
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
 8009324:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009326:	2300      	movs	r3, #0
 8009328:	60bb      	str	r3, [r7, #8]
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	60fb      	str	r3, [r7, #12]
 800932e:	e029      	b.n	8009384 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009330:	4a27      	ldr	r2, [pc, #156]	@ (80093d0 <chk_lock+0xb4>)
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	011b      	lsls	r3, r3, #4
 8009336:	4413      	add	r3, r2
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d01d      	beq.n	800937a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800933e:	4a24      	ldr	r2, [pc, #144]	@ (80093d0 <chk_lock+0xb4>)
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	011b      	lsls	r3, r3, #4
 8009344:	4413      	add	r3, r2
 8009346:	681a      	ldr	r2, [r3, #0]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	429a      	cmp	r2, r3
 800934e:	d116      	bne.n	800937e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009350:	4a1f      	ldr	r2, [pc, #124]	@ (80093d0 <chk_lock+0xb4>)
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	011b      	lsls	r3, r3, #4
 8009356:	4413      	add	r3, r2
 8009358:	3304      	adds	r3, #4
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009360:	429a      	cmp	r2, r3
 8009362:	d10c      	bne.n	800937e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009364:	4a1a      	ldr	r2, [pc, #104]	@ (80093d0 <chk_lock+0xb4>)
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	011b      	lsls	r3, r3, #4
 800936a:	4413      	add	r3, r2
 800936c:	3308      	adds	r3, #8
 800936e:	681a      	ldr	r2, [r3, #0]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8009374:	429a      	cmp	r2, r3
 8009376:	d102      	bne.n	800937e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009378:	e007      	b.n	800938a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800937a:	2301      	movs	r3, #1
 800937c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	3301      	adds	r3, #1
 8009382:	60fb      	str	r3, [r7, #12]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	2b01      	cmp	r3, #1
 8009388:	d9d2      	bls.n	8009330 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2b02      	cmp	r3, #2
 800938e:	d109      	bne.n	80093a4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d102      	bne.n	800939c <chk_lock+0x80>
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	2b02      	cmp	r3, #2
 800939a:	d101      	bne.n	80093a0 <chk_lock+0x84>
 800939c:	2300      	movs	r3, #0
 800939e:	e010      	b.n	80093c2 <chk_lock+0xa6>
 80093a0:	2312      	movs	r3, #18
 80093a2:	e00e      	b.n	80093c2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d108      	bne.n	80093bc <chk_lock+0xa0>
 80093aa:	4a09      	ldr	r2, [pc, #36]	@ (80093d0 <chk_lock+0xb4>)
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	011b      	lsls	r3, r3, #4
 80093b0:	4413      	add	r3, r2
 80093b2:	330c      	adds	r3, #12
 80093b4:	881b      	ldrh	r3, [r3, #0]
 80093b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093ba:	d101      	bne.n	80093c0 <chk_lock+0xa4>
 80093bc:	2310      	movs	r3, #16
 80093be:	e000      	b.n	80093c2 <chk_lock+0xa6>
 80093c0:	2300      	movs	r3, #0
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	3714      	adds	r7, #20
 80093c6:	46bd      	mov	sp, r7
 80093c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093cc:	4770      	bx	lr
 80093ce:	bf00      	nop
 80093d0:	200121c0 	.word	0x200121c0

080093d4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80093d4:	b480      	push	{r7}
 80093d6:	b083      	sub	sp, #12
 80093d8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80093da:	2300      	movs	r3, #0
 80093dc:	607b      	str	r3, [r7, #4]
 80093de:	e002      	b.n	80093e6 <enq_lock+0x12>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	3301      	adds	r3, #1
 80093e4:	607b      	str	r3, [r7, #4]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	2b01      	cmp	r3, #1
 80093ea:	d806      	bhi.n	80093fa <enq_lock+0x26>
 80093ec:	4a09      	ldr	r2, [pc, #36]	@ (8009414 <enq_lock+0x40>)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	011b      	lsls	r3, r3, #4
 80093f2:	4413      	add	r3, r2
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d1f2      	bne.n	80093e0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2b02      	cmp	r3, #2
 80093fe:	bf14      	ite	ne
 8009400:	2301      	movne	r3, #1
 8009402:	2300      	moveq	r3, #0
 8009404:	b2db      	uxtb	r3, r3
}
 8009406:	4618      	mov	r0, r3
 8009408:	370c      	adds	r7, #12
 800940a:	46bd      	mov	sp, r7
 800940c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009410:	4770      	bx	lr
 8009412:	bf00      	nop
 8009414:	200121c0 	.word	0x200121c0

08009418 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009418:	b480      	push	{r7}
 800941a:	b085      	sub	sp, #20
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
 8009420:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009422:	2300      	movs	r3, #0
 8009424:	60fb      	str	r3, [r7, #12]
 8009426:	e01f      	b.n	8009468 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8009428:	4a41      	ldr	r2, [pc, #260]	@ (8009530 <inc_lock+0x118>)
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	011b      	lsls	r3, r3, #4
 800942e:	4413      	add	r3, r2
 8009430:	681a      	ldr	r2, [r3, #0]
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	429a      	cmp	r2, r3
 8009438:	d113      	bne.n	8009462 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800943a:	4a3d      	ldr	r2, [pc, #244]	@ (8009530 <inc_lock+0x118>)
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	011b      	lsls	r3, r3, #4
 8009440:	4413      	add	r3, r2
 8009442:	3304      	adds	r3, #4
 8009444:	681a      	ldr	r2, [r3, #0]
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800944a:	429a      	cmp	r2, r3
 800944c:	d109      	bne.n	8009462 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800944e:	4a38      	ldr	r2, [pc, #224]	@ (8009530 <inc_lock+0x118>)
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	011b      	lsls	r3, r3, #4
 8009454:	4413      	add	r3, r2
 8009456:	3308      	adds	r3, #8
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800945e:	429a      	cmp	r2, r3
 8009460:	d006      	beq.n	8009470 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	3301      	adds	r3, #1
 8009466:	60fb      	str	r3, [r7, #12]
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2b01      	cmp	r3, #1
 800946c:	d9dc      	bls.n	8009428 <inc_lock+0x10>
 800946e:	e000      	b.n	8009472 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009470:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2b02      	cmp	r3, #2
 8009476:	d132      	bne.n	80094de <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009478:	2300      	movs	r3, #0
 800947a:	60fb      	str	r3, [r7, #12]
 800947c:	e002      	b.n	8009484 <inc_lock+0x6c>
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	3301      	adds	r3, #1
 8009482:	60fb      	str	r3, [r7, #12]
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	2b01      	cmp	r3, #1
 8009488:	d806      	bhi.n	8009498 <inc_lock+0x80>
 800948a:	4a29      	ldr	r2, [pc, #164]	@ (8009530 <inc_lock+0x118>)
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	011b      	lsls	r3, r3, #4
 8009490:	4413      	add	r3, r2
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d1f2      	bne.n	800947e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	2b02      	cmp	r3, #2
 800949c:	d101      	bne.n	80094a2 <inc_lock+0x8a>
 800949e:	2300      	movs	r3, #0
 80094a0:	e040      	b.n	8009524 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681a      	ldr	r2, [r3, #0]
 80094a6:	4922      	ldr	r1, [pc, #136]	@ (8009530 <inc_lock+0x118>)
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	011b      	lsls	r3, r3, #4
 80094ac:	440b      	add	r3, r1
 80094ae:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	689a      	ldr	r2, [r3, #8]
 80094b4:	491e      	ldr	r1, [pc, #120]	@ (8009530 <inc_lock+0x118>)
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	011b      	lsls	r3, r3, #4
 80094ba:	440b      	add	r3, r1
 80094bc:	3304      	adds	r3, #4
 80094be:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	695a      	ldr	r2, [r3, #20]
 80094c4:	491a      	ldr	r1, [pc, #104]	@ (8009530 <inc_lock+0x118>)
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	011b      	lsls	r3, r3, #4
 80094ca:	440b      	add	r3, r1
 80094cc:	3308      	adds	r3, #8
 80094ce:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80094d0:	4a17      	ldr	r2, [pc, #92]	@ (8009530 <inc_lock+0x118>)
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	011b      	lsls	r3, r3, #4
 80094d6:	4413      	add	r3, r2
 80094d8:	330c      	adds	r3, #12
 80094da:	2200      	movs	r2, #0
 80094dc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d009      	beq.n	80094f8 <inc_lock+0xe0>
 80094e4:	4a12      	ldr	r2, [pc, #72]	@ (8009530 <inc_lock+0x118>)
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	011b      	lsls	r3, r3, #4
 80094ea:	4413      	add	r3, r2
 80094ec:	330c      	adds	r3, #12
 80094ee:	881b      	ldrh	r3, [r3, #0]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d001      	beq.n	80094f8 <inc_lock+0xe0>
 80094f4:	2300      	movs	r3, #0
 80094f6:	e015      	b.n	8009524 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d108      	bne.n	8009510 <inc_lock+0xf8>
 80094fe:	4a0c      	ldr	r2, [pc, #48]	@ (8009530 <inc_lock+0x118>)
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	011b      	lsls	r3, r3, #4
 8009504:	4413      	add	r3, r2
 8009506:	330c      	adds	r3, #12
 8009508:	881b      	ldrh	r3, [r3, #0]
 800950a:	3301      	adds	r3, #1
 800950c:	b29a      	uxth	r2, r3
 800950e:	e001      	b.n	8009514 <inc_lock+0xfc>
 8009510:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009514:	4906      	ldr	r1, [pc, #24]	@ (8009530 <inc_lock+0x118>)
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	011b      	lsls	r3, r3, #4
 800951a:	440b      	add	r3, r1
 800951c:	330c      	adds	r3, #12
 800951e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	3301      	adds	r3, #1
}
 8009524:	4618      	mov	r0, r3
 8009526:	3714      	adds	r7, #20
 8009528:	46bd      	mov	sp, r7
 800952a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952e:	4770      	bx	lr
 8009530:	200121c0 	.word	0x200121c0

08009534 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009534:	b480      	push	{r7}
 8009536:	b085      	sub	sp, #20
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	3b01      	subs	r3, #1
 8009540:	607b      	str	r3, [r7, #4]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2b01      	cmp	r3, #1
 8009546:	d825      	bhi.n	8009594 <dec_lock+0x60>
		n = Files[i].ctr;
 8009548:	4a17      	ldr	r2, [pc, #92]	@ (80095a8 <dec_lock+0x74>)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	011b      	lsls	r3, r3, #4
 800954e:	4413      	add	r3, r2
 8009550:	330c      	adds	r3, #12
 8009552:	881b      	ldrh	r3, [r3, #0]
 8009554:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8009556:	89fb      	ldrh	r3, [r7, #14]
 8009558:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800955c:	d101      	bne.n	8009562 <dec_lock+0x2e>
 800955e:	2300      	movs	r3, #0
 8009560:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8009562:	89fb      	ldrh	r3, [r7, #14]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d002      	beq.n	800956e <dec_lock+0x3a>
 8009568:	89fb      	ldrh	r3, [r7, #14]
 800956a:	3b01      	subs	r3, #1
 800956c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800956e:	4a0e      	ldr	r2, [pc, #56]	@ (80095a8 <dec_lock+0x74>)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	011b      	lsls	r3, r3, #4
 8009574:	4413      	add	r3, r2
 8009576:	330c      	adds	r3, #12
 8009578:	89fa      	ldrh	r2, [r7, #14]
 800957a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800957c:	89fb      	ldrh	r3, [r7, #14]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d105      	bne.n	800958e <dec_lock+0x5a>
 8009582:	4a09      	ldr	r2, [pc, #36]	@ (80095a8 <dec_lock+0x74>)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	011b      	lsls	r3, r3, #4
 8009588:	4413      	add	r3, r2
 800958a:	2200      	movs	r2, #0
 800958c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800958e:	2300      	movs	r3, #0
 8009590:	737b      	strb	r3, [r7, #13]
 8009592:	e001      	b.n	8009598 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009594:	2302      	movs	r3, #2
 8009596:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009598:	7b7b      	ldrb	r3, [r7, #13]
}
 800959a:	4618      	mov	r0, r3
 800959c:	3714      	adds	r7, #20
 800959e:	46bd      	mov	sp, r7
 80095a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a4:	4770      	bx	lr
 80095a6:	bf00      	nop
 80095a8:	200121c0 	.word	0x200121c0

080095ac <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80095ac:	b480      	push	{r7}
 80095ae:	b085      	sub	sp, #20
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80095b4:	2300      	movs	r3, #0
 80095b6:	60fb      	str	r3, [r7, #12]
 80095b8:	e010      	b.n	80095dc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80095ba:	4a0d      	ldr	r2, [pc, #52]	@ (80095f0 <clear_lock+0x44>)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	011b      	lsls	r3, r3, #4
 80095c0:	4413      	add	r3, r2
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	687a      	ldr	r2, [r7, #4]
 80095c6:	429a      	cmp	r2, r3
 80095c8:	d105      	bne.n	80095d6 <clear_lock+0x2a>
 80095ca:	4a09      	ldr	r2, [pc, #36]	@ (80095f0 <clear_lock+0x44>)
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	011b      	lsls	r3, r3, #4
 80095d0:	4413      	add	r3, r2
 80095d2:	2200      	movs	r2, #0
 80095d4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	3301      	adds	r3, #1
 80095da:	60fb      	str	r3, [r7, #12]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	2b01      	cmp	r3, #1
 80095e0:	d9eb      	bls.n	80095ba <clear_lock+0xe>
	}
}
 80095e2:	bf00      	nop
 80095e4:	bf00      	nop
 80095e6:	3714      	adds	r7, #20
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr
 80095f0:	200121c0 	.word	0x200121c0

080095f4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b086      	sub	sp, #24
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80095fc:	2300      	movs	r3, #0
 80095fe:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	78db      	ldrb	r3, [r3, #3]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d034      	beq.n	8009672 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800960c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	7858      	ldrb	r0, [r3, #1]
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009618:	2301      	movs	r3, #1
 800961a:	697a      	ldr	r2, [r7, #20]
 800961c:	f7ff fd3e 	bl	800909c <disk_write>
 8009620:	4603      	mov	r3, r0
 8009622:	2b00      	cmp	r3, #0
 8009624:	d002      	beq.n	800962c <sync_window+0x38>
			res = FR_DISK_ERR;
 8009626:	2301      	movs	r3, #1
 8009628:	73fb      	strb	r3, [r7, #15]
 800962a:	e022      	b.n	8009672 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2200      	movs	r2, #0
 8009630:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6a1b      	ldr	r3, [r3, #32]
 8009636:	697a      	ldr	r2, [r7, #20]
 8009638:	1ad2      	subs	r2, r2, r3
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	699b      	ldr	r3, [r3, #24]
 800963e:	429a      	cmp	r2, r3
 8009640:	d217      	bcs.n	8009672 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	789b      	ldrb	r3, [r3, #2]
 8009646:	613b      	str	r3, [r7, #16]
 8009648:	e010      	b.n	800966c <sync_window+0x78>
					wsect += fs->fsize;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	699b      	ldr	r3, [r3, #24]
 800964e:	697a      	ldr	r2, [r7, #20]
 8009650:	4413      	add	r3, r2
 8009652:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	7858      	ldrb	r0, [r3, #1]
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800965e:	2301      	movs	r3, #1
 8009660:	697a      	ldr	r2, [r7, #20]
 8009662:	f7ff fd1b 	bl	800909c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	3b01      	subs	r3, #1
 800966a:	613b      	str	r3, [r7, #16]
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	2b01      	cmp	r3, #1
 8009670:	d8eb      	bhi.n	800964a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009672:	7bfb      	ldrb	r3, [r7, #15]
}
 8009674:	4618      	mov	r0, r3
 8009676:	3718      	adds	r7, #24
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
 8009684:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009686:	2300      	movs	r3, #0
 8009688:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800968e:	683a      	ldr	r2, [r7, #0]
 8009690:	429a      	cmp	r2, r3
 8009692:	d01b      	beq.n	80096cc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f7ff ffad 	bl	80095f4 <sync_window>
 800969a:	4603      	mov	r3, r0
 800969c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800969e:	7bfb      	ldrb	r3, [r7, #15]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d113      	bne.n	80096cc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	7858      	ldrb	r0, [r3, #1]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80096ae:	2301      	movs	r3, #1
 80096b0:	683a      	ldr	r2, [r7, #0]
 80096b2:	f7ff fcd3 	bl	800905c <disk_read>
 80096b6:	4603      	mov	r3, r0
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d004      	beq.n	80096c6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80096bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80096c0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80096c2:	2301      	movs	r3, #1
 80096c4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	683a      	ldr	r2, [r7, #0]
 80096ca:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 80096cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80096ce:	4618      	mov	r0, r3
 80096d0:	3710      	adds	r7, #16
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}
	...

080096d8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b084      	sub	sp, #16
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f7ff ff87 	bl	80095f4 <sync_window>
 80096e6:	4603      	mov	r3, r0
 80096e8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80096ea:	7bfb      	ldrb	r3, [r7, #15]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d158      	bne.n	80097a2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	781b      	ldrb	r3, [r3, #0]
 80096f4:	2b03      	cmp	r3, #3
 80096f6:	d148      	bne.n	800978a <sync_fs+0xb2>
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	791b      	ldrb	r3, [r3, #4]
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d144      	bne.n	800978a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	3330      	adds	r3, #48	@ 0x30
 8009704:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009708:	2100      	movs	r1, #0
 800970a:	4618      	mov	r0, r3
 800970c:	f7ff fda8 	bl	8009260 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	3330      	adds	r3, #48	@ 0x30
 8009714:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009718:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800971c:	4618      	mov	r0, r3
 800971e:	f7ff fd37 	bl	8009190 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	3330      	adds	r3, #48	@ 0x30
 8009726:	4921      	ldr	r1, [pc, #132]	@ (80097ac <sync_fs+0xd4>)
 8009728:	4618      	mov	r0, r3
 800972a:	f7ff fd4c 	bl	80091c6 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	3330      	adds	r3, #48	@ 0x30
 8009732:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8009736:	491e      	ldr	r1, [pc, #120]	@ (80097b0 <sync_fs+0xd8>)
 8009738:	4618      	mov	r0, r3
 800973a:	f7ff fd44 	bl	80091c6 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	3330      	adds	r3, #48	@ 0x30
 8009742:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	691b      	ldr	r3, [r3, #16]
 800974a:	4619      	mov	r1, r3
 800974c:	4610      	mov	r0, r2
 800974e:	f7ff fd3a 	bl	80091c6 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	3330      	adds	r3, #48	@ 0x30
 8009756:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	68db      	ldr	r3, [r3, #12]
 800975e:	4619      	mov	r1, r3
 8009760:	4610      	mov	r0, r2
 8009762:	f7ff fd30 	bl	80091c6 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	69db      	ldr	r3, [r3, #28]
 800976a:	1c5a      	adds	r2, r3, #1
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	7858      	ldrb	r0, [r3, #1]
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800977e:	2301      	movs	r3, #1
 8009780:	f7ff fc8c 	bl	800909c <disk_write>
			fs->fsi_flag = 0;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2200      	movs	r2, #0
 8009788:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	785b      	ldrb	r3, [r3, #1]
 800978e:	2200      	movs	r2, #0
 8009790:	2100      	movs	r1, #0
 8009792:	4618      	mov	r0, r3
 8009794:	f7ff fca2 	bl	80090dc <disk_ioctl>
 8009798:	4603      	mov	r3, r0
 800979a:	2b00      	cmp	r3, #0
 800979c:	d001      	beq.n	80097a2 <sync_fs+0xca>
 800979e:	2301      	movs	r3, #1
 80097a0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80097a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	3710      	adds	r7, #16
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}
 80097ac:	41615252 	.word	0x41615252
 80097b0:	61417272 	.word	0x61417272

080097b4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b083      	sub	sp, #12
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	3b02      	subs	r3, #2
 80097c2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	695b      	ldr	r3, [r3, #20]
 80097c8:	3b02      	subs	r3, #2
 80097ca:	683a      	ldr	r2, [r7, #0]
 80097cc:	429a      	cmp	r2, r3
 80097ce:	d301      	bcc.n	80097d4 <clust2sect+0x20>
 80097d0:	2300      	movs	r3, #0
 80097d2:	e008      	b.n	80097e6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	895b      	ldrh	r3, [r3, #10]
 80097d8:	461a      	mov	r2, r3
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	fb03 f202 	mul.w	r2, r3, r2
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097e4:	4413      	add	r3, r2
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	370c      	adds	r7, #12
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr

080097f2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80097f2:	b580      	push	{r7, lr}
 80097f4:	b086      	sub	sp, #24
 80097f6:	af00      	add	r7, sp, #0
 80097f8:	6078      	str	r0, [r7, #4]
 80097fa:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	2b01      	cmp	r3, #1
 8009806:	d904      	bls.n	8009812 <get_fat+0x20>
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	695b      	ldr	r3, [r3, #20]
 800980c:	683a      	ldr	r2, [r7, #0]
 800980e:	429a      	cmp	r2, r3
 8009810:	d302      	bcc.n	8009818 <get_fat+0x26>
		val = 1;	/* Internal error */
 8009812:	2301      	movs	r3, #1
 8009814:	617b      	str	r3, [r7, #20]
 8009816:	e08e      	b.n	8009936 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009818:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800981c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	781b      	ldrb	r3, [r3, #0]
 8009822:	2b03      	cmp	r3, #3
 8009824:	d061      	beq.n	80098ea <get_fat+0xf8>
 8009826:	2b03      	cmp	r3, #3
 8009828:	dc7b      	bgt.n	8009922 <get_fat+0x130>
 800982a:	2b01      	cmp	r3, #1
 800982c:	d002      	beq.n	8009834 <get_fat+0x42>
 800982e:	2b02      	cmp	r3, #2
 8009830:	d041      	beq.n	80098b6 <get_fat+0xc4>
 8009832:	e076      	b.n	8009922 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	60fb      	str	r3, [r7, #12]
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	085b      	lsrs	r3, r3, #1
 800983c:	68fa      	ldr	r2, [r7, #12]
 800983e:	4413      	add	r3, r2
 8009840:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	6a1a      	ldr	r2, [r3, #32]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	0a5b      	lsrs	r3, r3, #9
 800984a:	4413      	add	r3, r2
 800984c:	4619      	mov	r1, r3
 800984e:	6938      	ldr	r0, [r7, #16]
 8009850:	f7ff ff14 	bl	800967c <move_window>
 8009854:	4603      	mov	r3, r0
 8009856:	2b00      	cmp	r3, #0
 8009858:	d166      	bne.n	8009928 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	1c5a      	adds	r2, r3, #1
 800985e:	60fa      	str	r2, [r7, #12]
 8009860:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009864:	693a      	ldr	r2, [r7, #16]
 8009866:	4413      	add	r3, r2
 8009868:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800986c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	6a1a      	ldr	r2, [r3, #32]
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	0a5b      	lsrs	r3, r3, #9
 8009876:	4413      	add	r3, r2
 8009878:	4619      	mov	r1, r3
 800987a:	6938      	ldr	r0, [r7, #16]
 800987c:	f7ff fefe 	bl	800967c <move_window>
 8009880:	4603      	mov	r3, r0
 8009882:	2b00      	cmp	r3, #0
 8009884:	d152      	bne.n	800992c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800988c:	693a      	ldr	r2, [r7, #16]
 800988e:	4413      	add	r3, r2
 8009890:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009894:	021b      	lsls	r3, r3, #8
 8009896:	68ba      	ldr	r2, [r7, #8]
 8009898:	4313      	orrs	r3, r2
 800989a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	f003 0301 	and.w	r3, r3, #1
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d002      	beq.n	80098ac <get_fat+0xba>
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	091b      	lsrs	r3, r3, #4
 80098aa:	e002      	b.n	80098b2 <get_fat+0xc0>
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80098b2:	617b      	str	r3, [r7, #20]
			break;
 80098b4:	e03f      	b.n	8009936 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	6a1a      	ldr	r2, [r3, #32]
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	0a1b      	lsrs	r3, r3, #8
 80098be:	4413      	add	r3, r2
 80098c0:	4619      	mov	r1, r3
 80098c2:	6938      	ldr	r0, [r7, #16]
 80098c4:	f7ff feda 	bl	800967c <move_window>
 80098c8:	4603      	mov	r3, r0
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d130      	bne.n	8009930 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	005b      	lsls	r3, r3, #1
 80098d8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80098dc:	4413      	add	r3, r2
 80098de:	4618      	mov	r0, r3
 80098e0:	f7ff fc1a 	bl	8009118 <ld_word>
 80098e4:	4603      	mov	r3, r0
 80098e6:	617b      	str	r3, [r7, #20]
			break;
 80098e8:	e025      	b.n	8009936 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	6a1a      	ldr	r2, [r3, #32]
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	09db      	lsrs	r3, r3, #7
 80098f2:	4413      	add	r3, r2
 80098f4:	4619      	mov	r1, r3
 80098f6:	6938      	ldr	r0, [r7, #16]
 80098f8:	f7ff fec0 	bl	800967c <move_window>
 80098fc:	4603      	mov	r3, r0
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d118      	bne.n	8009934 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	009b      	lsls	r3, r3, #2
 800990c:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009910:	4413      	add	r3, r2
 8009912:	4618      	mov	r0, r3
 8009914:	f7ff fc19 	bl	800914a <ld_dword>
 8009918:	4603      	mov	r3, r0
 800991a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800991e:	617b      	str	r3, [r7, #20]
			break;
 8009920:	e009      	b.n	8009936 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8009922:	2301      	movs	r3, #1
 8009924:	617b      	str	r3, [r7, #20]
 8009926:	e006      	b.n	8009936 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009928:	bf00      	nop
 800992a:	e004      	b.n	8009936 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800992c:	bf00      	nop
 800992e:	e002      	b.n	8009936 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009930:	bf00      	nop
 8009932:	e000      	b.n	8009936 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009934:	bf00      	nop
		}
	}

	return val;
 8009936:	697b      	ldr	r3, [r7, #20]
}
 8009938:	4618      	mov	r0, r3
 800993a:	3718      	adds	r7, #24
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}

08009940 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8009940:	b590      	push	{r4, r7, lr}
 8009942:	b089      	sub	sp, #36	@ 0x24
 8009944:	af00      	add	r7, sp, #0
 8009946:	60f8      	str	r0, [r7, #12]
 8009948:	60b9      	str	r1, [r7, #8]
 800994a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800994c:	2302      	movs	r3, #2
 800994e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	2b01      	cmp	r3, #1
 8009954:	f240 80d9 	bls.w	8009b0a <put_fat+0x1ca>
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	695b      	ldr	r3, [r3, #20]
 800995c:	68ba      	ldr	r2, [r7, #8]
 800995e:	429a      	cmp	r2, r3
 8009960:	f080 80d3 	bcs.w	8009b0a <put_fat+0x1ca>
		switch (fs->fs_type) {
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	2b03      	cmp	r3, #3
 800996a:	f000 8096 	beq.w	8009a9a <put_fat+0x15a>
 800996e:	2b03      	cmp	r3, #3
 8009970:	f300 80cb 	bgt.w	8009b0a <put_fat+0x1ca>
 8009974:	2b01      	cmp	r3, #1
 8009976:	d002      	beq.n	800997e <put_fat+0x3e>
 8009978:	2b02      	cmp	r3, #2
 800997a:	d06e      	beq.n	8009a5a <put_fat+0x11a>
 800997c:	e0c5      	b.n	8009b0a <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	61bb      	str	r3, [r7, #24]
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	085b      	lsrs	r3, r3, #1
 8009986:	69ba      	ldr	r2, [r7, #24]
 8009988:	4413      	add	r3, r2
 800998a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	6a1a      	ldr	r2, [r3, #32]
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	0a5b      	lsrs	r3, r3, #9
 8009994:	4413      	add	r3, r2
 8009996:	4619      	mov	r1, r3
 8009998:	68f8      	ldr	r0, [r7, #12]
 800999a:	f7ff fe6f 	bl	800967c <move_window>
 800999e:	4603      	mov	r3, r0
 80099a0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80099a2:	7ffb      	ldrb	r3, [r7, #31]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	f040 80a9 	bne.w	8009afc <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80099b0:	69bb      	ldr	r3, [r7, #24]
 80099b2:	1c59      	adds	r1, r3, #1
 80099b4:	61b9      	str	r1, [r7, #24]
 80099b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099ba:	4413      	add	r3, r2
 80099bc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	f003 0301 	and.w	r3, r3, #1
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d00d      	beq.n	80099e4 <put_fat+0xa4>
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	781b      	ldrb	r3, [r3, #0]
 80099cc:	b25b      	sxtb	r3, r3
 80099ce:	f003 030f 	and.w	r3, r3, #15
 80099d2:	b25a      	sxtb	r2, r3
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	b25b      	sxtb	r3, r3
 80099d8:	011b      	lsls	r3, r3, #4
 80099da:	b25b      	sxtb	r3, r3
 80099dc:	4313      	orrs	r3, r2
 80099de:	b25b      	sxtb	r3, r3
 80099e0:	b2db      	uxtb	r3, r3
 80099e2:	e001      	b.n	80099e8 <put_fat+0xa8>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	b2db      	uxtb	r3, r3
 80099e8:	697a      	ldr	r2, [r7, #20]
 80099ea:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	2201      	movs	r2, #1
 80099f0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	6a1a      	ldr	r2, [r3, #32]
 80099f6:	69bb      	ldr	r3, [r7, #24]
 80099f8:	0a5b      	lsrs	r3, r3, #9
 80099fa:	4413      	add	r3, r2
 80099fc:	4619      	mov	r1, r3
 80099fe:	68f8      	ldr	r0, [r7, #12]
 8009a00:	f7ff fe3c 	bl	800967c <move_window>
 8009a04:	4603      	mov	r3, r0
 8009a06:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009a08:	7ffb      	ldrb	r3, [r7, #31]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d178      	bne.n	8009b00 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a14:	69bb      	ldr	r3, [r7, #24]
 8009a16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a1a:	4413      	add	r3, r2
 8009a1c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	f003 0301 	and.w	r3, r3, #1
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d003      	beq.n	8009a30 <put_fat+0xf0>
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	091b      	lsrs	r3, r3, #4
 8009a2c:	b2db      	uxtb	r3, r3
 8009a2e:	e00e      	b.n	8009a4e <put_fat+0x10e>
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	781b      	ldrb	r3, [r3, #0]
 8009a34:	b25b      	sxtb	r3, r3
 8009a36:	f023 030f 	bic.w	r3, r3, #15
 8009a3a:	b25a      	sxtb	r2, r3
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	0a1b      	lsrs	r3, r3, #8
 8009a40:	b25b      	sxtb	r3, r3
 8009a42:	f003 030f 	and.w	r3, r3, #15
 8009a46:	b25b      	sxtb	r3, r3
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	b25b      	sxtb	r3, r3
 8009a4c:	b2db      	uxtb	r3, r3
 8009a4e:	697a      	ldr	r2, [r7, #20]
 8009a50:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	2201      	movs	r2, #1
 8009a56:	70da      	strb	r2, [r3, #3]
			break;
 8009a58:	e057      	b.n	8009b0a <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	6a1a      	ldr	r2, [r3, #32]
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	0a1b      	lsrs	r3, r3, #8
 8009a62:	4413      	add	r3, r2
 8009a64:	4619      	mov	r1, r3
 8009a66:	68f8      	ldr	r0, [r7, #12]
 8009a68:	f7ff fe08 	bl	800967c <move_window>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009a70:	7ffb      	ldrb	r3, [r7, #31]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d146      	bne.n	8009b04 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	005b      	lsls	r3, r3, #1
 8009a80:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8009a84:	4413      	add	r3, r2
 8009a86:	687a      	ldr	r2, [r7, #4]
 8009a88:	b292      	uxth	r2, r2
 8009a8a:	4611      	mov	r1, r2
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f7ff fb7f 	bl	8009190 <st_word>
			fs->wflag = 1;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	2201      	movs	r2, #1
 8009a96:	70da      	strb	r2, [r3, #3]
			break;
 8009a98:	e037      	b.n	8009b0a <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	6a1a      	ldr	r2, [r3, #32]
 8009a9e:	68bb      	ldr	r3, [r7, #8]
 8009aa0:	09db      	lsrs	r3, r3, #7
 8009aa2:	4413      	add	r3, r2
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	68f8      	ldr	r0, [r7, #12]
 8009aa8:	f7ff fde8 	bl	800967c <move_window>
 8009aac:	4603      	mov	r3, r0
 8009aae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009ab0:	7ffb      	ldrb	r3, [r7, #31]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d128      	bne.n	8009b08 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	009b      	lsls	r3, r3, #2
 8009ac6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009aca:	4413      	add	r3, r2
 8009acc:	4618      	mov	r0, r3
 8009ace:	f7ff fb3c 	bl	800914a <ld_dword>
 8009ad2:	4603      	mov	r3, r0
 8009ad4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8009ad8:	4323      	orrs	r3, r4
 8009ada:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009ae2:	68bb      	ldr	r3, [r7, #8]
 8009ae4:	009b      	lsls	r3, r3, #2
 8009ae6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009aea:	4413      	add	r3, r2
 8009aec:	6879      	ldr	r1, [r7, #4]
 8009aee:	4618      	mov	r0, r3
 8009af0:	f7ff fb69 	bl	80091c6 <st_dword>
			fs->wflag = 1;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	2201      	movs	r2, #1
 8009af8:	70da      	strb	r2, [r3, #3]
			break;
 8009afa:	e006      	b.n	8009b0a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009afc:	bf00      	nop
 8009afe:	e004      	b.n	8009b0a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009b00:	bf00      	nop
 8009b02:	e002      	b.n	8009b0a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009b04:	bf00      	nop
 8009b06:	e000      	b.n	8009b0a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009b08:	bf00      	nop
		}
	}
	return res;
 8009b0a:	7ffb      	ldrb	r3, [r7, #31]
}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	3724      	adds	r7, #36	@ 0x24
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd90      	pop	{r4, r7, pc}

08009b14 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b088      	sub	sp, #32
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	60f8      	str	r0, [r7, #12]
 8009b1c:	60b9      	str	r1, [r7, #8]
 8009b1e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8009b20:	2300      	movs	r3, #0
 8009b22:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	2b01      	cmp	r3, #1
 8009b2e:	d904      	bls.n	8009b3a <remove_chain+0x26>
 8009b30:	69bb      	ldr	r3, [r7, #24]
 8009b32:	695b      	ldr	r3, [r3, #20]
 8009b34:	68ba      	ldr	r2, [r7, #8]
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d301      	bcc.n	8009b3e <remove_chain+0x2a>
 8009b3a:	2302      	movs	r3, #2
 8009b3c:	e04b      	b.n	8009bd6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d00c      	beq.n	8009b5e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8009b44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009b48:	6879      	ldr	r1, [r7, #4]
 8009b4a:	69b8      	ldr	r0, [r7, #24]
 8009b4c:	f7ff fef8 	bl	8009940 <put_fat>
 8009b50:	4603      	mov	r3, r0
 8009b52:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009b54:	7ffb      	ldrb	r3, [r7, #31]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d001      	beq.n	8009b5e <remove_chain+0x4a>
 8009b5a:	7ffb      	ldrb	r3, [r7, #31]
 8009b5c:	e03b      	b.n	8009bd6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8009b5e:	68b9      	ldr	r1, [r7, #8]
 8009b60:	68f8      	ldr	r0, [r7, #12]
 8009b62:	f7ff fe46 	bl	80097f2 <get_fat>
 8009b66:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d031      	beq.n	8009bd2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8009b6e:	697b      	ldr	r3, [r7, #20]
 8009b70:	2b01      	cmp	r3, #1
 8009b72:	d101      	bne.n	8009b78 <remove_chain+0x64>
 8009b74:	2302      	movs	r3, #2
 8009b76:	e02e      	b.n	8009bd6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b7e:	d101      	bne.n	8009b84 <remove_chain+0x70>
 8009b80:	2301      	movs	r3, #1
 8009b82:	e028      	b.n	8009bd6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009b84:	2200      	movs	r2, #0
 8009b86:	68b9      	ldr	r1, [r7, #8]
 8009b88:	69b8      	ldr	r0, [r7, #24]
 8009b8a:	f7ff fed9 	bl	8009940 <put_fat>
 8009b8e:	4603      	mov	r3, r0
 8009b90:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8009b92:	7ffb      	ldrb	r3, [r7, #31]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d001      	beq.n	8009b9c <remove_chain+0x88>
 8009b98:	7ffb      	ldrb	r3, [r7, #31]
 8009b9a:	e01c      	b.n	8009bd6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009b9c:	69bb      	ldr	r3, [r7, #24]
 8009b9e:	691a      	ldr	r2, [r3, #16]
 8009ba0:	69bb      	ldr	r3, [r7, #24]
 8009ba2:	695b      	ldr	r3, [r3, #20]
 8009ba4:	3b02      	subs	r3, #2
 8009ba6:	429a      	cmp	r2, r3
 8009ba8:	d20b      	bcs.n	8009bc2 <remove_chain+0xae>
			fs->free_clst++;
 8009baa:	69bb      	ldr	r3, [r7, #24]
 8009bac:	691b      	ldr	r3, [r3, #16]
 8009bae:	1c5a      	adds	r2, r3, #1
 8009bb0:	69bb      	ldr	r3, [r7, #24]
 8009bb2:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8009bb4:	69bb      	ldr	r3, [r7, #24]
 8009bb6:	791b      	ldrb	r3, [r3, #4]
 8009bb8:	f043 0301 	orr.w	r3, r3, #1
 8009bbc:	b2da      	uxtb	r2, r3
 8009bbe:	69bb      	ldr	r3, [r7, #24]
 8009bc0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009bc6:	69bb      	ldr	r3, [r7, #24]
 8009bc8:	695b      	ldr	r3, [r3, #20]
 8009bca:	68ba      	ldr	r2, [r7, #8]
 8009bcc:	429a      	cmp	r2, r3
 8009bce:	d3c6      	bcc.n	8009b5e <remove_chain+0x4a>
 8009bd0:	e000      	b.n	8009bd4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8009bd2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8009bd4:	2300      	movs	r3, #0
}
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	3720      	adds	r7, #32
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}

08009bde <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009bde:	b580      	push	{r7, lr}
 8009be0:	b088      	sub	sp, #32
 8009be2:	af00      	add	r7, sp, #0
 8009be4:	6078      	str	r0, [r7, #4]
 8009be6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d10d      	bne.n	8009c10 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009bfa:	69bb      	ldr	r3, [r7, #24]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d004      	beq.n	8009c0a <create_chain+0x2c>
 8009c00:	693b      	ldr	r3, [r7, #16]
 8009c02:	695b      	ldr	r3, [r3, #20]
 8009c04:	69ba      	ldr	r2, [r7, #24]
 8009c06:	429a      	cmp	r2, r3
 8009c08:	d31b      	bcc.n	8009c42 <create_chain+0x64>
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	61bb      	str	r3, [r7, #24]
 8009c0e:	e018      	b.n	8009c42 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8009c10:	6839      	ldr	r1, [r7, #0]
 8009c12:	6878      	ldr	r0, [r7, #4]
 8009c14:	f7ff fded 	bl	80097f2 <get_fat>
 8009c18:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2b01      	cmp	r3, #1
 8009c1e:	d801      	bhi.n	8009c24 <create_chain+0x46>
 8009c20:	2301      	movs	r3, #1
 8009c22:	e070      	b.n	8009d06 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c2a:	d101      	bne.n	8009c30 <create_chain+0x52>
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	e06a      	b.n	8009d06 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8009c30:	693b      	ldr	r3, [r7, #16]
 8009c32:	695b      	ldr	r3, [r3, #20]
 8009c34:	68fa      	ldr	r2, [r7, #12]
 8009c36:	429a      	cmp	r2, r3
 8009c38:	d201      	bcs.n	8009c3e <create_chain+0x60>
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	e063      	b.n	8009d06 <create_chain+0x128>
		scl = clst;
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8009c42:	69bb      	ldr	r3, [r7, #24]
 8009c44:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009c46:	69fb      	ldr	r3, [r7, #28]
 8009c48:	3301      	adds	r3, #1
 8009c4a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009c4c:	693b      	ldr	r3, [r7, #16]
 8009c4e:	695b      	ldr	r3, [r3, #20]
 8009c50:	69fa      	ldr	r2, [r7, #28]
 8009c52:	429a      	cmp	r2, r3
 8009c54:	d307      	bcc.n	8009c66 <create_chain+0x88>
				ncl = 2;
 8009c56:	2302      	movs	r3, #2
 8009c58:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8009c5a:	69fa      	ldr	r2, [r7, #28]
 8009c5c:	69bb      	ldr	r3, [r7, #24]
 8009c5e:	429a      	cmp	r2, r3
 8009c60:	d901      	bls.n	8009c66 <create_chain+0x88>
 8009c62:	2300      	movs	r3, #0
 8009c64:	e04f      	b.n	8009d06 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009c66:	69f9      	ldr	r1, [r7, #28]
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	f7ff fdc2 	bl	80097f2 <get_fat>
 8009c6e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d00e      	beq.n	8009c94 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	2b01      	cmp	r3, #1
 8009c7a:	d003      	beq.n	8009c84 <create_chain+0xa6>
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c82:	d101      	bne.n	8009c88 <create_chain+0xaa>
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	e03e      	b.n	8009d06 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009c88:	69fa      	ldr	r2, [r7, #28]
 8009c8a:	69bb      	ldr	r3, [r7, #24]
 8009c8c:	429a      	cmp	r2, r3
 8009c8e:	d1da      	bne.n	8009c46 <create_chain+0x68>
 8009c90:	2300      	movs	r3, #0
 8009c92:	e038      	b.n	8009d06 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8009c94:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009c96:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009c9a:	69f9      	ldr	r1, [r7, #28]
 8009c9c:	6938      	ldr	r0, [r7, #16]
 8009c9e:	f7ff fe4f 	bl	8009940 <put_fat>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009ca6:	7dfb      	ldrb	r3, [r7, #23]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d109      	bne.n	8009cc0 <create_chain+0xe2>
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d006      	beq.n	8009cc0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8009cb2:	69fa      	ldr	r2, [r7, #28]
 8009cb4:	6839      	ldr	r1, [r7, #0]
 8009cb6:	6938      	ldr	r0, [r7, #16]
 8009cb8:	f7ff fe42 	bl	8009940 <put_fat>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009cc0:	7dfb      	ldrb	r3, [r7, #23]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d116      	bne.n	8009cf4 <create_chain+0x116>
		fs->last_clst = ncl;
 8009cc6:	693b      	ldr	r3, [r7, #16]
 8009cc8:	69fa      	ldr	r2, [r7, #28]
 8009cca:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009ccc:	693b      	ldr	r3, [r7, #16]
 8009cce:	691a      	ldr	r2, [r3, #16]
 8009cd0:	693b      	ldr	r3, [r7, #16]
 8009cd2:	695b      	ldr	r3, [r3, #20]
 8009cd4:	3b02      	subs	r3, #2
 8009cd6:	429a      	cmp	r2, r3
 8009cd8:	d804      	bhi.n	8009ce4 <create_chain+0x106>
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	691b      	ldr	r3, [r3, #16]
 8009cde:	1e5a      	subs	r2, r3, #1
 8009ce0:	693b      	ldr	r3, [r7, #16]
 8009ce2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8009ce4:	693b      	ldr	r3, [r7, #16]
 8009ce6:	791b      	ldrb	r3, [r3, #4]
 8009ce8:	f043 0301 	orr.w	r3, r3, #1
 8009cec:	b2da      	uxtb	r2, r3
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	711a      	strb	r2, [r3, #4]
 8009cf2:	e007      	b.n	8009d04 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009cf4:	7dfb      	ldrb	r3, [r7, #23]
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	d102      	bne.n	8009d00 <create_chain+0x122>
 8009cfa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009cfe:	e000      	b.n	8009d02 <create_chain+0x124>
 8009d00:	2301      	movs	r3, #1
 8009d02:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8009d04:	69fb      	ldr	r3, [r7, #28]
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3720      	adds	r7, #32
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}

08009d0e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8009d0e:	b480      	push	{r7}
 8009d10:	b087      	sub	sp, #28
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	6078      	str	r0, [r7, #4]
 8009d16:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d22:	3304      	adds	r3, #4
 8009d24:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	0a5b      	lsrs	r3, r3, #9
 8009d2a:	68fa      	ldr	r2, [r7, #12]
 8009d2c:	8952      	ldrh	r2, [r2, #10]
 8009d2e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d32:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	1d1a      	adds	r2, r3, #4
 8009d38:	613a      	str	r2, [r7, #16]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d101      	bne.n	8009d48 <clmt_clust+0x3a>
 8009d44:	2300      	movs	r3, #0
 8009d46:	e010      	b.n	8009d6a <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8009d48:	697a      	ldr	r2, [r7, #20]
 8009d4a:	68bb      	ldr	r3, [r7, #8]
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d307      	bcc.n	8009d60 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8009d50:	697a      	ldr	r2, [r7, #20]
 8009d52:	68bb      	ldr	r3, [r7, #8]
 8009d54:	1ad3      	subs	r3, r2, r3
 8009d56:	617b      	str	r3, [r7, #20]
 8009d58:	693b      	ldr	r3, [r7, #16]
 8009d5a:	3304      	adds	r3, #4
 8009d5c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009d5e:	e7e9      	b.n	8009d34 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8009d60:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	681a      	ldr	r2, [r3, #0]
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	4413      	add	r3, r2
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	371c      	adds	r7, #28
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d74:	4770      	bx	lr

08009d76 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009d76:	b580      	push	{r7, lr}
 8009d78:	b086      	sub	sp, #24
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]
 8009d7e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009d8c:	d204      	bcs.n	8009d98 <dir_sdi+0x22>
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	f003 031f 	and.w	r3, r3, #31
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d001      	beq.n	8009d9c <dir_sdi+0x26>
		return FR_INT_ERR;
 8009d98:	2302      	movs	r3, #2
 8009d9a:	e063      	b.n	8009e64 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	683a      	ldr	r2, [r7, #0]
 8009da0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	689b      	ldr	r3, [r3, #8]
 8009da6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d106      	bne.n	8009dbc <dir_sdi+0x46>
 8009dae:	693b      	ldr	r3, [r7, #16]
 8009db0:	781b      	ldrb	r3, [r3, #0]
 8009db2:	2b02      	cmp	r3, #2
 8009db4:	d902      	bls.n	8009dbc <dir_sdi+0x46>
		clst = fs->dirbase;
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dba:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009dbc:	697b      	ldr	r3, [r7, #20]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d10c      	bne.n	8009ddc <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	095b      	lsrs	r3, r3, #5
 8009dc6:	693a      	ldr	r2, [r7, #16]
 8009dc8:	8912      	ldrh	r2, [r2, #8]
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d301      	bcc.n	8009dd2 <dir_sdi+0x5c>
 8009dce:	2302      	movs	r3, #2
 8009dd0:	e048      	b.n	8009e64 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	61da      	str	r2, [r3, #28]
 8009dda:	e029      	b.n	8009e30 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009ddc:	693b      	ldr	r3, [r7, #16]
 8009dde:	895b      	ldrh	r3, [r3, #10]
 8009de0:	025b      	lsls	r3, r3, #9
 8009de2:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009de4:	e019      	b.n	8009e1a <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6979      	ldr	r1, [r7, #20]
 8009dea:	4618      	mov	r0, r3
 8009dec:	f7ff fd01 	bl	80097f2 <get_fat>
 8009df0:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009df8:	d101      	bne.n	8009dfe <dir_sdi+0x88>
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e032      	b.n	8009e64 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	2b01      	cmp	r3, #1
 8009e02:	d904      	bls.n	8009e0e <dir_sdi+0x98>
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	695b      	ldr	r3, [r3, #20]
 8009e08:	697a      	ldr	r2, [r7, #20]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d301      	bcc.n	8009e12 <dir_sdi+0x9c>
 8009e0e:	2302      	movs	r3, #2
 8009e10:	e028      	b.n	8009e64 <dir_sdi+0xee>
			ofs -= csz;
 8009e12:	683a      	ldr	r2, [r7, #0]
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	1ad3      	subs	r3, r2, r3
 8009e18:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009e1a:	683a      	ldr	r2, [r7, #0]
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	429a      	cmp	r2, r3
 8009e20:	d2e1      	bcs.n	8009de6 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8009e22:	6979      	ldr	r1, [r7, #20]
 8009e24:	6938      	ldr	r0, [r7, #16]
 8009e26:	f7ff fcc5 	bl	80097b4 <clust2sect>
 8009e2a:	4602      	mov	r2, r0
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	697a      	ldr	r2, [r7, #20]
 8009e34:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	69db      	ldr	r3, [r3, #28]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d101      	bne.n	8009e42 <dir_sdi+0xcc>
 8009e3e:	2302      	movs	r3, #2
 8009e40:	e010      	b.n	8009e64 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	69da      	ldr	r2, [r3, #28]
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	0a5b      	lsrs	r3, r3, #9
 8009e4a:	441a      	add	r2, r3
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009e50:	693b      	ldr	r3, [r7, #16]
 8009e52:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e5c:	441a      	add	r2, r3
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009e62:	2300      	movs	r3, #0
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	3718      	adds	r7, #24
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}

08009e6c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b086      	sub	sp, #24
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
 8009e74:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	695b      	ldr	r3, [r3, #20]
 8009e80:	3320      	adds	r3, #32
 8009e82:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	69db      	ldr	r3, [r3, #28]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d003      	beq.n	8009e94 <dir_next+0x28>
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009e92:	d301      	bcc.n	8009e98 <dir_next+0x2c>
 8009e94:	2304      	movs	r3, #4
 8009e96:	e0aa      	b.n	8009fee <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	f040 8098 	bne.w	8009fd4 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	69db      	ldr	r3, [r3, #28]
 8009ea8:	1c5a      	adds	r2, r3, #1
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	699b      	ldr	r3, [r3, #24]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d10b      	bne.n	8009ece <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	095b      	lsrs	r3, r3, #5
 8009eba:	68fa      	ldr	r2, [r7, #12]
 8009ebc:	8912      	ldrh	r2, [r2, #8]
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	f0c0 8088 	bcc.w	8009fd4 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	61da      	str	r2, [r3, #28]
 8009eca:	2304      	movs	r3, #4
 8009ecc:	e08f      	b.n	8009fee <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	0a5b      	lsrs	r3, r3, #9
 8009ed2:	68fa      	ldr	r2, [r7, #12]
 8009ed4:	8952      	ldrh	r2, [r2, #10]
 8009ed6:	3a01      	subs	r2, #1
 8009ed8:	4013      	ands	r3, r2
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d17a      	bne.n	8009fd4 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009ede:	687a      	ldr	r2, [r7, #4]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	699b      	ldr	r3, [r3, #24]
 8009ee4:	4619      	mov	r1, r3
 8009ee6:	4610      	mov	r0, r2
 8009ee8:	f7ff fc83 	bl	80097f2 <get_fat>
 8009eec:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	2b01      	cmp	r3, #1
 8009ef2:	d801      	bhi.n	8009ef8 <dir_next+0x8c>
 8009ef4:	2302      	movs	r3, #2
 8009ef6:	e07a      	b.n	8009fee <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009efe:	d101      	bne.n	8009f04 <dir_next+0x98>
 8009f00:	2301      	movs	r3, #1
 8009f02:	e074      	b.n	8009fee <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	695b      	ldr	r3, [r3, #20]
 8009f08:	697a      	ldr	r2, [r7, #20]
 8009f0a:	429a      	cmp	r2, r3
 8009f0c:	d358      	bcc.n	8009fc0 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d104      	bne.n	8009f1e <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2200      	movs	r2, #0
 8009f18:	61da      	str	r2, [r3, #28]
 8009f1a:	2304      	movs	r3, #4
 8009f1c:	e067      	b.n	8009fee <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009f1e:	687a      	ldr	r2, [r7, #4]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	699b      	ldr	r3, [r3, #24]
 8009f24:	4619      	mov	r1, r3
 8009f26:	4610      	mov	r0, r2
 8009f28:	f7ff fe59 	bl	8009bde <create_chain>
 8009f2c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d101      	bne.n	8009f38 <dir_next+0xcc>
 8009f34:	2307      	movs	r3, #7
 8009f36:	e05a      	b.n	8009fee <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009f38:	697b      	ldr	r3, [r7, #20]
 8009f3a:	2b01      	cmp	r3, #1
 8009f3c:	d101      	bne.n	8009f42 <dir_next+0xd6>
 8009f3e:	2302      	movs	r3, #2
 8009f40:	e055      	b.n	8009fee <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f48:	d101      	bne.n	8009f4e <dir_next+0xe2>
 8009f4a:	2301      	movs	r3, #1
 8009f4c:	e04f      	b.n	8009fee <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009f4e:	68f8      	ldr	r0, [r7, #12]
 8009f50:	f7ff fb50 	bl	80095f4 <sync_window>
 8009f54:	4603      	mov	r3, r0
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d001      	beq.n	8009f5e <dir_next+0xf2>
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	e047      	b.n	8009fee <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	3330      	adds	r3, #48	@ 0x30
 8009f62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f66:	2100      	movs	r1, #0
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f7ff f979 	bl	8009260 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009f6e:	2300      	movs	r3, #0
 8009f70:	613b      	str	r3, [r7, #16]
 8009f72:	6979      	ldr	r1, [r7, #20]
 8009f74:	68f8      	ldr	r0, [r7, #12]
 8009f76:	f7ff fc1d 	bl	80097b4 <clust2sect>
 8009f7a:	4602      	mov	r2, r0
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009f80:	e012      	b.n	8009fa8 <dir_next+0x13c>
						fs->wflag = 1;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2201      	movs	r2, #1
 8009f86:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009f88:	68f8      	ldr	r0, [r7, #12]
 8009f8a:	f7ff fb33 	bl	80095f4 <sync_window>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d001      	beq.n	8009f98 <dir_next+0x12c>
 8009f94:	2301      	movs	r3, #1
 8009f96:	e02a      	b.n	8009fee <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009f98:	693b      	ldr	r3, [r7, #16]
 8009f9a:	3301      	adds	r3, #1
 8009f9c:	613b      	str	r3, [r7, #16]
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fa2:	1c5a      	adds	r2, r3, #1
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	895b      	ldrh	r3, [r3, #10]
 8009fac:	461a      	mov	r2, r3
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d3e6      	bcc.n	8009f82 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fb8:	693b      	ldr	r3, [r7, #16]
 8009fba:	1ad2      	subs	r2, r2, r3
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	697a      	ldr	r2, [r7, #20]
 8009fc4:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009fc6:	6979      	ldr	r1, [r7, #20]
 8009fc8:	68f8      	ldr	r0, [r7, #12]
 8009fca:	f7ff fbf3 	bl	80097b4 <clust2sect>
 8009fce:	4602      	mov	r2, r0
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	68ba      	ldr	r2, [r7, #8]
 8009fd8:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fe6:	441a      	add	r2, r3
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009fec:	2300      	movs	r3, #0
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3718      	adds	r7, #24
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}

08009ff6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009ff6:	b580      	push	{r7, lr}
 8009ff8:	b086      	sub	sp, #24
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	6078      	str	r0, [r7, #4]
 8009ffe:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800a006:	2100      	movs	r1, #0
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f7ff feb4 	bl	8009d76 <dir_sdi>
 800a00e:	4603      	mov	r3, r0
 800a010:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a012:	7dfb      	ldrb	r3, [r7, #23]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d12b      	bne.n	800a070 <dir_alloc+0x7a>
		n = 0;
 800a018:	2300      	movs	r3, #0
 800a01a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	69db      	ldr	r3, [r3, #28]
 800a020:	4619      	mov	r1, r3
 800a022:	68f8      	ldr	r0, [r7, #12]
 800a024:	f7ff fb2a 	bl	800967c <move_window>
 800a028:	4603      	mov	r3, r0
 800a02a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a02c:	7dfb      	ldrb	r3, [r7, #23]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d11d      	bne.n	800a06e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6a1b      	ldr	r3, [r3, #32]
 800a036:	781b      	ldrb	r3, [r3, #0]
 800a038:	2be5      	cmp	r3, #229	@ 0xe5
 800a03a:	d004      	beq.n	800a046 <dir_alloc+0x50>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	6a1b      	ldr	r3, [r3, #32]
 800a040:	781b      	ldrb	r3, [r3, #0]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d107      	bne.n	800a056 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	3301      	adds	r3, #1
 800a04a:	613b      	str	r3, [r7, #16]
 800a04c:	693a      	ldr	r2, [r7, #16]
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	429a      	cmp	r2, r3
 800a052:	d102      	bne.n	800a05a <dir_alloc+0x64>
 800a054:	e00c      	b.n	800a070 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800a056:	2300      	movs	r3, #0
 800a058:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800a05a:	2101      	movs	r1, #1
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	f7ff ff05 	bl	8009e6c <dir_next>
 800a062:	4603      	mov	r3, r0
 800a064:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800a066:	7dfb      	ldrb	r3, [r7, #23]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d0d7      	beq.n	800a01c <dir_alloc+0x26>
 800a06c:	e000      	b.n	800a070 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800a06e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a070:	7dfb      	ldrb	r3, [r7, #23]
 800a072:	2b04      	cmp	r3, #4
 800a074:	d101      	bne.n	800a07a <dir_alloc+0x84>
 800a076:	2307      	movs	r3, #7
 800a078:	75fb      	strb	r3, [r7, #23]
	return res;
 800a07a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3718      	adds	r7, #24
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}

0800a084 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b084      	sub	sp, #16
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
 800a08c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	331a      	adds	r3, #26
 800a092:	4618      	mov	r0, r3
 800a094:	f7ff f840 	bl	8009118 <ld_word>
 800a098:	4603      	mov	r3, r0
 800a09a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	781b      	ldrb	r3, [r3, #0]
 800a0a0:	2b03      	cmp	r3, #3
 800a0a2:	d109      	bne.n	800a0b8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	3314      	adds	r3, #20
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	f7ff f835 	bl	8009118 <ld_word>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	041b      	lsls	r3, r3, #16
 800a0b2:	68fa      	ldr	r2, [r7, #12]
 800a0b4:	4313      	orrs	r3, r2
 800a0b6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3710      	adds	r7, #16
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}

0800a0c2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800a0c2:	b580      	push	{r7, lr}
 800a0c4:	b084      	sub	sp, #16
 800a0c6:	af00      	add	r7, sp, #0
 800a0c8:	60f8      	str	r0, [r7, #12]
 800a0ca:	60b9      	str	r1, [r7, #8]
 800a0cc:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	331a      	adds	r3, #26
 800a0d2:	687a      	ldr	r2, [r7, #4]
 800a0d4:	b292      	uxth	r2, r2
 800a0d6:	4611      	mov	r1, r2
 800a0d8:	4618      	mov	r0, r3
 800a0da:	f7ff f859 	bl	8009190 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	781b      	ldrb	r3, [r3, #0]
 800a0e2:	2b03      	cmp	r3, #3
 800a0e4:	d109      	bne.n	800a0fa <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800a0e6:	68bb      	ldr	r3, [r7, #8]
 800a0e8:	f103 0214 	add.w	r2, r3, #20
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	0c1b      	lsrs	r3, r3, #16
 800a0f0:	b29b      	uxth	r3, r3
 800a0f2:	4619      	mov	r1, r3
 800a0f4:	4610      	mov	r0, r2
 800a0f6:	f7ff f84b 	bl	8009190 <st_word>
	}
}
 800a0fa:	bf00      	nop
 800a0fc:	3710      	adds	r7, #16
 800a0fe:	46bd      	mov	sp, r7
 800a100:	bd80      	pop	{r7, pc}

0800a102 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800a102:	b580      	push	{r7, lr}
 800a104:	b086      	sub	sp, #24
 800a106:	af00      	add	r7, sp, #0
 800a108:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a110:	2100      	movs	r1, #0
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f7ff fe2f 	bl	8009d76 <dir_sdi>
 800a118:	4603      	mov	r3, r0
 800a11a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800a11c:	7dfb      	ldrb	r3, [r7, #23]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d001      	beq.n	800a126 <dir_find+0x24>
 800a122:	7dfb      	ldrb	r3, [r7, #23]
 800a124:	e03e      	b.n	800a1a4 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	69db      	ldr	r3, [r3, #28]
 800a12a:	4619      	mov	r1, r3
 800a12c:	6938      	ldr	r0, [r7, #16]
 800a12e:	f7ff faa5 	bl	800967c <move_window>
 800a132:	4603      	mov	r3, r0
 800a134:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a136:	7dfb      	ldrb	r3, [r7, #23]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d12f      	bne.n	800a19c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6a1b      	ldr	r3, [r3, #32]
 800a140:	781b      	ldrb	r3, [r3, #0]
 800a142:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a144:	7bfb      	ldrb	r3, [r7, #15]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d102      	bne.n	800a150 <dir_find+0x4e>
 800a14a:	2304      	movs	r3, #4
 800a14c:	75fb      	strb	r3, [r7, #23]
 800a14e:	e028      	b.n	800a1a2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6a1b      	ldr	r3, [r3, #32]
 800a154:	330b      	adds	r3, #11
 800a156:	781b      	ldrb	r3, [r3, #0]
 800a158:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a15c:	b2da      	uxtb	r2, r3
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6a1b      	ldr	r3, [r3, #32]
 800a166:	330b      	adds	r3, #11
 800a168:	781b      	ldrb	r3, [r3, #0]
 800a16a:	f003 0308 	and.w	r3, r3, #8
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d10a      	bne.n	800a188 <dir_find+0x86>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6a18      	ldr	r0, [r3, #32]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	3324      	adds	r3, #36	@ 0x24
 800a17a:	220b      	movs	r2, #11
 800a17c:	4619      	mov	r1, r3
 800a17e:	f7ff f88a 	bl	8009296 <mem_cmp>
 800a182:	4603      	mov	r3, r0
 800a184:	2b00      	cmp	r3, #0
 800a186:	d00b      	beq.n	800a1a0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800a188:	2100      	movs	r1, #0
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f7ff fe6e 	bl	8009e6c <dir_next>
 800a190:	4603      	mov	r3, r0
 800a192:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800a194:	7dfb      	ldrb	r3, [r7, #23]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d0c5      	beq.n	800a126 <dir_find+0x24>
 800a19a:	e002      	b.n	800a1a2 <dir_find+0xa0>
		if (res != FR_OK) break;
 800a19c:	bf00      	nop
 800a19e:	e000      	b.n	800a1a2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800a1a0:	bf00      	nop

	return res;
 800a1a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	3718      	adds	r7, #24
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}

0800a1ac <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800a1ba:	2101      	movs	r1, #1
 800a1bc:	6878      	ldr	r0, [r7, #4]
 800a1be:	f7ff ff1a 	bl	8009ff6 <dir_alloc>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800a1c6:	7bfb      	ldrb	r3, [r7, #15]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d11c      	bne.n	800a206 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	69db      	ldr	r3, [r3, #28]
 800a1d0:	4619      	mov	r1, r3
 800a1d2:	68b8      	ldr	r0, [r7, #8]
 800a1d4:	f7ff fa52 	bl	800967c <move_window>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a1dc:	7bfb      	ldrb	r3, [r7, #15]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d111      	bne.n	800a206 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6a1b      	ldr	r3, [r3, #32]
 800a1e6:	2220      	movs	r2, #32
 800a1e8:	2100      	movs	r1, #0
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f7ff f838 	bl	8009260 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6a18      	ldr	r0, [r3, #32]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	3324      	adds	r3, #36	@ 0x24
 800a1f8:	220b      	movs	r2, #11
 800a1fa:	4619      	mov	r1, r3
 800a1fc:	f7ff f80f 	bl	800921e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800a200:	68bb      	ldr	r3, [r7, #8]
 800a202:	2201      	movs	r2, #1
 800a204:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800a206:	7bfb      	ldrb	r3, [r7, #15]
}
 800a208:	4618      	mov	r0, r3
 800a20a:	3710      	adds	r7, #16
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}

0800a210 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b088      	sub	sp, #32
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
 800a218:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	60fb      	str	r3, [r7, #12]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	3324      	adds	r3, #36	@ 0x24
 800a224:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800a226:	220b      	movs	r2, #11
 800a228:	2120      	movs	r1, #32
 800a22a:	68b8      	ldr	r0, [r7, #8]
 800a22c:	f7ff f818 	bl	8009260 <mem_set>
	si = i = 0; ni = 8;
 800a230:	2300      	movs	r3, #0
 800a232:	613b      	str	r3, [r7, #16]
 800a234:	693b      	ldr	r3, [r7, #16]
 800a236:	61fb      	str	r3, [r7, #28]
 800a238:	2308      	movs	r3, #8
 800a23a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800a23c:	69fb      	ldr	r3, [r7, #28]
 800a23e:	1c5a      	adds	r2, r3, #1
 800a240:	61fa      	str	r2, [r7, #28]
 800a242:	68fa      	ldr	r2, [r7, #12]
 800a244:	4413      	add	r3, r2
 800a246:	781b      	ldrb	r3, [r3, #0]
 800a248:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800a24a:	7efb      	ldrb	r3, [r7, #27]
 800a24c:	2b20      	cmp	r3, #32
 800a24e:	d94e      	bls.n	800a2ee <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800a250:	7efb      	ldrb	r3, [r7, #27]
 800a252:	2b2f      	cmp	r3, #47	@ 0x2f
 800a254:	d006      	beq.n	800a264 <create_name+0x54>
 800a256:	7efb      	ldrb	r3, [r7, #27]
 800a258:	2b5c      	cmp	r3, #92	@ 0x5c
 800a25a:	d110      	bne.n	800a27e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800a25c:	e002      	b.n	800a264 <create_name+0x54>
 800a25e:	69fb      	ldr	r3, [r7, #28]
 800a260:	3301      	adds	r3, #1
 800a262:	61fb      	str	r3, [r7, #28]
 800a264:	68fa      	ldr	r2, [r7, #12]
 800a266:	69fb      	ldr	r3, [r7, #28]
 800a268:	4413      	add	r3, r2
 800a26a:	781b      	ldrb	r3, [r3, #0]
 800a26c:	2b2f      	cmp	r3, #47	@ 0x2f
 800a26e:	d0f6      	beq.n	800a25e <create_name+0x4e>
 800a270:	68fa      	ldr	r2, [r7, #12]
 800a272:	69fb      	ldr	r3, [r7, #28]
 800a274:	4413      	add	r3, r2
 800a276:	781b      	ldrb	r3, [r3, #0]
 800a278:	2b5c      	cmp	r3, #92	@ 0x5c
 800a27a:	d0f0      	beq.n	800a25e <create_name+0x4e>
			break;
 800a27c:	e038      	b.n	800a2f0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800a27e:	7efb      	ldrb	r3, [r7, #27]
 800a280:	2b2e      	cmp	r3, #46	@ 0x2e
 800a282:	d003      	beq.n	800a28c <create_name+0x7c>
 800a284:	693a      	ldr	r2, [r7, #16]
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	429a      	cmp	r2, r3
 800a28a:	d30c      	bcc.n	800a2a6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800a28c:	697b      	ldr	r3, [r7, #20]
 800a28e:	2b0b      	cmp	r3, #11
 800a290:	d002      	beq.n	800a298 <create_name+0x88>
 800a292:	7efb      	ldrb	r3, [r7, #27]
 800a294:	2b2e      	cmp	r3, #46	@ 0x2e
 800a296:	d001      	beq.n	800a29c <create_name+0x8c>
 800a298:	2306      	movs	r3, #6
 800a29a:	e044      	b.n	800a326 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800a29c:	2308      	movs	r3, #8
 800a29e:	613b      	str	r3, [r7, #16]
 800a2a0:	230b      	movs	r3, #11
 800a2a2:	617b      	str	r3, [r7, #20]
			continue;
 800a2a4:	e022      	b.n	800a2ec <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800a2a6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	da04      	bge.n	800a2b8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800a2ae:	7efb      	ldrb	r3, [r7, #27]
 800a2b0:	3b80      	subs	r3, #128	@ 0x80
 800a2b2:	4a1f      	ldr	r2, [pc, #124]	@ (800a330 <create_name+0x120>)
 800a2b4:	5cd3      	ldrb	r3, [r2, r3]
 800a2b6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800a2b8:	7efb      	ldrb	r3, [r7, #27]
 800a2ba:	4619      	mov	r1, r3
 800a2bc:	481d      	ldr	r0, [pc, #116]	@ (800a334 <create_name+0x124>)
 800a2be:	f7ff f811 	bl	80092e4 <chk_chr>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d001      	beq.n	800a2cc <create_name+0xbc>
 800a2c8:	2306      	movs	r3, #6
 800a2ca:	e02c      	b.n	800a326 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800a2cc:	7efb      	ldrb	r3, [r7, #27]
 800a2ce:	2b60      	cmp	r3, #96	@ 0x60
 800a2d0:	d905      	bls.n	800a2de <create_name+0xce>
 800a2d2:	7efb      	ldrb	r3, [r7, #27]
 800a2d4:	2b7a      	cmp	r3, #122	@ 0x7a
 800a2d6:	d802      	bhi.n	800a2de <create_name+0xce>
 800a2d8:	7efb      	ldrb	r3, [r7, #27]
 800a2da:	3b20      	subs	r3, #32
 800a2dc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	1c5a      	adds	r2, r3, #1
 800a2e2:	613a      	str	r2, [r7, #16]
 800a2e4:	68ba      	ldr	r2, [r7, #8]
 800a2e6:	4413      	add	r3, r2
 800a2e8:	7efa      	ldrb	r2, [r7, #27]
 800a2ea:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800a2ec:	e7a6      	b.n	800a23c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800a2ee:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800a2f0:	68fa      	ldr	r2, [r7, #12]
 800a2f2:	69fb      	ldr	r3, [r7, #28]
 800a2f4:	441a      	add	r2, r3
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d101      	bne.n	800a304 <create_name+0xf4>
 800a300:	2306      	movs	r3, #6
 800a302:	e010      	b.n	800a326 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	781b      	ldrb	r3, [r3, #0]
 800a308:	2be5      	cmp	r3, #229	@ 0xe5
 800a30a:	d102      	bne.n	800a312 <create_name+0x102>
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	2205      	movs	r2, #5
 800a310:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800a312:	7efb      	ldrb	r3, [r7, #27]
 800a314:	2b20      	cmp	r3, #32
 800a316:	d801      	bhi.n	800a31c <create_name+0x10c>
 800a318:	2204      	movs	r2, #4
 800a31a:	e000      	b.n	800a31e <create_name+0x10e>
 800a31c:	2200      	movs	r2, #0
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	330b      	adds	r3, #11
 800a322:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800a324:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800a326:	4618      	mov	r0, r3
 800a328:	3720      	adds	r7, #32
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}
 800a32e:	bf00      	nop
 800a330:	0800f100 	.word	0x0800f100
 800a334:	0800f05c 	.word	0x0800f05c

0800a338 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b086      	sub	sp, #24
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
 800a340:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a34c:	e002      	b.n	800a354 <follow_path+0x1c>
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	3301      	adds	r3, #1
 800a352:	603b      	str	r3, [r7, #0]
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	781b      	ldrb	r3, [r3, #0]
 800a358:	2b2f      	cmp	r3, #47	@ 0x2f
 800a35a:	d0f8      	beq.n	800a34e <follow_path+0x16>
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	781b      	ldrb	r3, [r3, #0]
 800a360:	2b5c      	cmp	r3, #92	@ 0x5c
 800a362:	d0f4      	beq.n	800a34e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	2200      	movs	r2, #0
 800a368:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	781b      	ldrb	r3, [r3, #0]
 800a36e:	2b1f      	cmp	r3, #31
 800a370:	d80a      	bhi.n	800a388 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2280      	movs	r2, #128	@ 0x80
 800a376:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800a37a:	2100      	movs	r1, #0
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f7ff fcfa 	bl	8009d76 <dir_sdi>
 800a382:	4603      	mov	r3, r0
 800a384:	75fb      	strb	r3, [r7, #23]
 800a386:	e043      	b.n	800a410 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a388:	463b      	mov	r3, r7
 800a38a:	4619      	mov	r1, r3
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f7ff ff3f 	bl	800a210 <create_name>
 800a392:	4603      	mov	r3, r0
 800a394:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a396:	7dfb      	ldrb	r3, [r7, #23]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d134      	bne.n	800a406 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a39c:	6878      	ldr	r0, [r7, #4]
 800a39e:	f7ff feb0 	bl	800a102 <dir_find>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a3ac:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a3ae:	7dfb      	ldrb	r3, [r7, #23]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d00a      	beq.n	800a3ca <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a3b4:	7dfb      	ldrb	r3, [r7, #23]
 800a3b6:	2b04      	cmp	r3, #4
 800a3b8:	d127      	bne.n	800a40a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a3ba:	7afb      	ldrb	r3, [r7, #11]
 800a3bc:	f003 0304 	and.w	r3, r3, #4
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d122      	bne.n	800a40a <follow_path+0xd2>
 800a3c4:	2305      	movs	r3, #5
 800a3c6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a3c8:	e01f      	b.n	800a40a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a3ca:	7afb      	ldrb	r3, [r7, #11]
 800a3cc:	f003 0304 	and.w	r3, r3, #4
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d11c      	bne.n	800a40e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a3d4:	693b      	ldr	r3, [r7, #16]
 800a3d6:	799b      	ldrb	r3, [r3, #6]
 800a3d8:	f003 0310 	and.w	r3, r3, #16
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d102      	bne.n	800a3e6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a3e0:	2305      	movs	r3, #5
 800a3e2:	75fb      	strb	r3, [r7, #23]
 800a3e4:	e014      	b.n	800a410 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	695b      	ldr	r3, [r3, #20]
 800a3f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3f4:	4413      	add	r3, r2
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	68f8      	ldr	r0, [r7, #12]
 800a3fa:	f7ff fe43 	bl	800a084 <ld_clust>
 800a3fe:	4602      	mov	r2, r0
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a404:	e7c0      	b.n	800a388 <follow_path+0x50>
			if (res != FR_OK) break;
 800a406:	bf00      	nop
 800a408:	e002      	b.n	800a410 <follow_path+0xd8>
				break;
 800a40a:	bf00      	nop
 800a40c:	e000      	b.n	800a410 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a40e:	bf00      	nop
			}
		}
	}

	return res;
 800a410:	7dfb      	ldrb	r3, [r7, #23]
}
 800a412:	4618      	mov	r0, r3
 800a414:	3718      	adds	r7, #24
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}

0800a41a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a41a:	b480      	push	{r7}
 800a41c:	b087      	sub	sp, #28
 800a41e:	af00      	add	r7, sp, #0
 800a420:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a422:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a426:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d031      	beq.n	800a494 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	617b      	str	r3, [r7, #20]
 800a436:	e002      	b.n	800a43e <get_ldnumber+0x24>
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	3301      	adds	r3, #1
 800a43c:	617b      	str	r3, [r7, #20]
 800a43e:	697b      	ldr	r3, [r7, #20]
 800a440:	781b      	ldrb	r3, [r3, #0]
 800a442:	2b20      	cmp	r3, #32
 800a444:	d903      	bls.n	800a44e <get_ldnumber+0x34>
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	2b3a      	cmp	r3, #58	@ 0x3a
 800a44c:	d1f4      	bne.n	800a438 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	781b      	ldrb	r3, [r3, #0]
 800a452:	2b3a      	cmp	r3, #58	@ 0x3a
 800a454:	d11c      	bne.n	800a490 <get_ldnumber+0x76>
			tp = *path;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	1c5a      	adds	r2, r3, #1
 800a460:	60fa      	str	r2, [r7, #12]
 800a462:	781b      	ldrb	r3, [r3, #0]
 800a464:	3b30      	subs	r3, #48	@ 0x30
 800a466:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	2b09      	cmp	r3, #9
 800a46c:	d80e      	bhi.n	800a48c <get_ldnumber+0x72>
 800a46e:	68fa      	ldr	r2, [r7, #12]
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	429a      	cmp	r2, r3
 800a474:	d10a      	bne.n	800a48c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d107      	bne.n	800a48c <get_ldnumber+0x72>
					vol = (int)i;
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	3301      	adds	r3, #1
 800a484:	617b      	str	r3, [r7, #20]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	697a      	ldr	r2, [r7, #20]
 800a48a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	e002      	b.n	800a496 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a490:	2300      	movs	r3, #0
 800a492:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a494:	693b      	ldr	r3, [r7, #16]
}
 800a496:	4618      	mov	r0, r3
 800a498:	371c      	adds	r7, #28
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr
	...

0800a4a4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b082      	sub	sp, #8
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	70da      	strb	r2, [r3, #3]
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a4ba:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a4bc:	6839      	ldr	r1, [r7, #0]
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f7ff f8dc 	bl	800967c <move_window>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d001      	beq.n	800a4ce <check_fs+0x2a>
 800a4ca:	2304      	movs	r3, #4
 800a4cc:	e038      	b.n	800a540 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	3330      	adds	r3, #48	@ 0x30
 800a4d2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f7fe fe1e 	bl	8009118 <ld_word>
 800a4dc:	4603      	mov	r3, r0
 800a4de:	461a      	mov	r2, r3
 800a4e0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a4e4:	429a      	cmp	r2, r3
 800a4e6:	d001      	beq.n	800a4ec <check_fs+0x48>
 800a4e8:	2303      	movs	r3, #3
 800a4ea:	e029      	b.n	800a540 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a4f2:	2be9      	cmp	r3, #233	@ 0xe9
 800a4f4:	d009      	beq.n	800a50a <check_fs+0x66>
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a4fc:	2beb      	cmp	r3, #235	@ 0xeb
 800a4fe:	d11e      	bne.n	800a53e <check_fs+0x9a>
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800a506:	2b90      	cmp	r3, #144	@ 0x90
 800a508:	d119      	bne.n	800a53e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	3330      	adds	r3, #48	@ 0x30
 800a50e:	3336      	adds	r3, #54	@ 0x36
 800a510:	4618      	mov	r0, r3
 800a512:	f7fe fe1a 	bl	800914a <ld_dword>
 800a516:	4603      	mov	r3, r0
 800a518:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a51c:	4a0a      	ldr	r2, [pc, #40]	@ (800a548 <check_fs+0xa4>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d101      	bne.n	800a526 <check_fs+0x82>
 800a522:	2300      	movs	r3, #0
 800a524:	e00c      	b.n	800a540 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	3330      	adds	r3, #48	@ 0x30
 800a52a:	3352      	adds	r3, #82	@ 0x52
 800a52c:	4618      	mov	r0, r3
 800a52e:	f7fe fe0c 	bl	800914a <ld_dword>
 800a532:	4603      	mov	r3, r0
 800a534:	4a05      	ldr	r2, [pc, #20]	@ (800a54c <check_fs+0xa8>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d101      	bne.n	800a53e <check_fs+0x9a>
 800a53a:	2300      	movs	r3, #0
 800a53c:	e000      	b.n	800a540 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a53e:	2302      	movs	r3, #2
}
 800a540:	4618      	mov	r0, r3
 800a542:	3708      	adds	r7, #8
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}
 800a548:	00544146 	.word	0x00544146
 800a54c:	33544146 	.word	0x33544146

0800a550 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b096      	sub	sp, #88	@ 0x58
 800a554:	af00      	add	r7, sp, #0
 800a556:	60f8      	str	r0, [r7, #12]
 800a558:	60b9      	str	r1, [r7, #8]
 800a55a:	4613      	mov	r3, r2
 800a55c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	2200      	movs	r2, #0
 800a562:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a564:	68f8      	ldr	r0, [r7, #12]
 800a566:	f7ff ff58 	bl	800a41a <get_ldnumber>
 800a56a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a56c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a56e:	2b00      	cmp	r3, #0
 800a570:	da01      	bge.n	800a576 <find_volume+0x26>
 800a572:	230b      	movs	r3, #11
 800a574:	e22d      	b.n	800a9d2 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a576:	4aa1      	ldr	r2, [pc, #644]	@ (800a7fc <find_volume+0x2ac>)
 800a578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a57a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a57e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a582:	2b00      	cmp	r3, #0
 800a584:	d101      	bne.n	800a58a <find_volume+0x3a>
 800a586:	230c      	movs	r3, #12
 800a588:	e223      	b.n	800a9d2 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a58e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a590:	79fb      	ldrb	r3, [r7, #7]
 800a592:	f023 0301 	bic.w	r3, r3, #1
 800a596:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a59a:	781b      	ldrb	r3, [r3, #0]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d01a      	beq.n	800a5d6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a5a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5a2:	785b      	ldrb	r3, [r3, #1]
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	f7fe fd19 	bl	8008fdc <disk_status>
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a5b0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a5b4:	f003 0301 	and.w	r3, r3, #1
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d10c      	bne.n	800a5d6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a5bc:	79fb      	ldrb	r3, [r7, #7]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d007      	beq.n	800a5d2 <find_volume+0x82>
 800a5c2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a5c6:	f003 0304 	and.w	r3, r3, #4
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d001      	beq.n	800a5d2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a5ce:	230a      	movs	r3, #10
 800a5d0:	e1ff      	b.n	800a9d2 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	e1fd      	b.n	800a9d2 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a5d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5d8:	2200      	movs	r2, #0
 800a5da:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a5dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5de:	b2da      	uxtb	r2, r3
 800a5e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5e2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a5e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5e6:	785b      	ldrb	r3, [r3, #1]
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	f7fe fd11 	bl	8009010 <disk_initialize>
 800a5ee:	4603      	mov	r3, r0
 800a5f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a5f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a5f8:	f003 0301 	and.w	r3, r3, #1
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d001      	beq.n	800a604 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a600:	2303      	movs	r3, #3
 800a602:	e1e6      	b.n	800a9d2 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a604:	79fb      	ldrb	r3, [r7, #7]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d007      	beq.n	800a61a <find_volume+0xca>
 800a60a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a60e:	f003 0304 	and.w	r3, r3, #4
 800a612:	2b00      	cmp	r3, #0
 800a614:	d001      	beq.n	800a61a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a616:	230a      	movs	r3, #10
 800a618:	e1db      	b.n	800a9d2 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a61a:	2300      	movs	r3, #0
 800a61c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a61e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a620:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a622:	f7ff ff3f 	bl	800a4a4 <check_fs>
 800a626:	4603      	mov	r3, r0
 800a628:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a62c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a630:	2b02      	cmp	r3, #2
 800a632:	d149      	bne.n	800a6c8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a634:	2300      	movs	r3, #0
 800a636:	643b      	str	r3, [r7, #64]	@ 0x40
 800a638:	e01e      	b.n	800a678 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a63a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a63c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a640:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a642:	011b      	lsls	r3, r3, #4
 800a644:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800a648:	4413      	add	r3, r2
 800a64a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a64c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a64e:	3304      	adds	r3, #4
 800a650:	781b      	ldrb	r3, [r3, #0]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d006      	beq.n	800a664 <find_volume+0x114>
 800a656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a658:	3308      	adds	r3, #8
 800a65a:	4618      	mov	r0, r3
 800a65c:	f7fe fd75 	bl	800914a <ld_dword>
 800a660:	4602      	mov	r2, r0
 800a662:	e000      	b.n	800a666 <find_volume+0x116>
 800a664:	2200      	movs	r2, #0
 800a666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a668:	009b      	lsls	r3, r3, #2
 800a66a:	3358      	adds	r3, #88	@ 0x58
 800a66c:	443b      	add	r3, r7
 800a66e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a672:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a674:	3301      	adds	r3, #1
 800a676:	643b      	str	r3, [r7, #64]	@ 0x40
 800a678:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a67a:	2b03      	cmp	r3, #3
 800a67c:	d9dd      	bls.n	800a63a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a67e:	2300      	movs	r3, #0
 800a680:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800a682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a684:	2b00      	cmp	r3, #0
 800a686:	d002      	beq.n	800a68e <find_volume+0x13e>
 800a688:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a68a:	3b01      	subs	r3, #1
 800a68c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a68e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a690:	009b      	lsls	r3, r3, #2
 800a692:	3358      	adds	r3, #88	@ 0x58
 800a694:	443b      	add	r3, r7
 800a696:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a69a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a69c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d005      	beq.n	800a6ae <find_volume+0x15e>
 800a6a2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a6a4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a6a6:	f7ff fefd 	bl	800a4a4 <check_fs>
 800a6aa:	4603      	mov	r3, r0
 800a6ac:	e000      	b.n	800a6b0 <find_volume+0x160>
 800a6ae:	2303      	movs	r3, #3
 800a6b0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a6b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a6b8:	2b01      	cmp	r3, #1
 800a6ba:	d905      	bls.n	800a6c8 <find_volume+0x178>
 800a6bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6be:	3301      	adds	r3, #1
 800a6c0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a6c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6c4:	2b03      	cmp	r3, #3
 800a6c6:	d9e2      	bls.n	800a68e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a6c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a6cc:	2b04      	cmp	r3, #4
 800a6ce:	d101      	bne.n	800a6d4 <find_volume+0x184>
 800a6d0:	2301      	movs	r3, #1
 800a6d2:	e17e      	b.n	800a9d2 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a6d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a6d8:	2b01      	cmp	r3, #1
 800a6da:	d901      	bls.n	800a6e0 <find_volume+0x190>
 800a6dc:	230d      	movs	r3, #13
 800a6de:	e178      	b.n	800a9d2 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a6e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6e2:	3330      	adds	r3, #48	@ 0x30
 800a6e4:	330b      	adds	r3, #11
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7fe fd16 	bl	8009118 <ld_word>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6f2:	d001      	beq.n	800a6f8 <find_volume+0x1a8>
 800a6f4:	230d      	movs	r3, #13
 800a6f6:	e16c      	b.n	800a9d2 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a6f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6fa:	3330      	adds	r3, #48	@ 0x30
 800a6fc:	3316      	adds	r3, #22
 800a6fe:	4618      	mov	r0, r3
 800a700:	f7fe fd0a 	bl	8009118 <ld_word>
 800a704:	4603      	mov	r3, r0
 800a706:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a708:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d106      	bne.n	800a71c <find_volume+0x1cc>
 800a70e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a710:	3330      	adds	r3, #48	@ 0x30
 800a712:	3324      	adds	r3, #36	@ 0x24
 800a714:	4618      	mov	r0, r3
 800a716:	f7fe fd18 	bl	800914a <ld_dword>
 800a71a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800a71c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a71e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a720:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a724:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800a728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a72a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a72c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a72e:	789b      	ldrb	r3, [r3, #2]
 800a730:	2b01      	cmp	r3, #1
 800a732:	d005      	beq.n	800a740 <find_volume+0x1f0>
 800a734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a736:	789b      	ldrb	r3, [r3, #2]
 800a738:	2b02      	cmp	r3, #2
 800a73a:	d001      	beq.n	800a740 <find_volume+0x1f0>
 800a73c:	230d      	movs	r3, #13
 800a73e:	e148      	b.n	800a9d2 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a742:	789b      	ldrb	r3, [r3, #2]
 800a744:	461a      	mov	r2, r3
 800a746:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a748:	fb02 f303 	mul.w	r3, r2, r3
 800a74c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a74e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a750:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a754:	461a      	mov	r2, r3
 800a756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a758:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a75a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a75c:	895b      	ldrh	r3, [r3, #10]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d008      	beq.n	800a774 <find_volume+0x224>
 800a762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a764:	895b      	ldrh	r3, [r3, #10]
 800a766:	461a      	mov	r2, r3
 800a768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a76a:	895b      	ldrh	r3, [r3, #10]
 800a76c:	3b01      	subs	r3, #1
 800a76e:	4013      	ands	r3, r2
 800a770:	2b00      	cmp	r3, #0
 800a772:	d001      	beq.n	800a778 <find_volume+0x228>
 800a774:	230d      	movs	r3, #13
 800a776:	e12c      	b.n	800a9d2 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a77a:	3330      	adds	r3, #48	@ 0x30
 800a77c:	3311      	adds	r3, #17
 800a77e:	4618      	mov	r0, r3
 800a780:	f7fe fcca 	bl	8009118 <ld_word>
 800a784:	4603      	mov	r3, r0
 800a786:	461a      	mov	r2, r3
 800a788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a78a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a78c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a78e:	891b      	ldrh	r3, [r3, #8]
 800a790:	f003 030f 	and.w	r3, r3, #15
 800a794:	b29b      	uxth	r3, r3
 800a796:	2b00      	cmp	r3, #0
 800a798:	d001      	beq.n	800a79e <find_volume+0x24e>
 800a79a:	230d      	movs	r3, #13
 800a79c:	e119      	b.n	800a9d2 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a79e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7a0:	3330      	adds	r3, #48	@ 0x30
 800a7a2:	3313      	adds	r3, #19
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f7fe fcb7 	bl	8009118 <ld_word>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a7ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d106      	bne.n	800a7c2 <find_volume+0x272>
 800a7b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7b6:	3330      	adds	r3, #48	@ 0x30
 800a7b8:	3320      	adds	r3, #32
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f7fe fcc5 	bl	800914a <ld_dword>
 800a7c0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a7c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7c4:	3330      	adds	r3, #48	@ 0x30
 800a7c6:	330e      	adds	r3, #14
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	f7fe fca5 	bl	8009118 <ld_word>
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a7d2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d101      	bne.n	800a7dc <find_volume+0x28c>
 800a7d8:	230d      	movs	r3, #13
 800a7da:	e0fa      	b.n	800a9d2 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a7dc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a7de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7e0:	4413      	add	r3, r2
 800a7e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a7e4:	8912      	ldrh	r2, [r2, #8]
 800a7e6:	0912      	lsrs	r2, r2, #4
 800a7e8:	b292      	uxth	r2, r2
 800a7ea:	4413      	add	r3, r2
 800a7ec:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a7ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a7f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7f2:	429a      	cmp	r2, r3
 800a7f4:	d204      	bcs.n	800a800 <find_volume+0x2b0>
 800a7f6:	230d      	movs	r3, #13
 800a7f8:	e0eb      	b.n	800a9d2 <find_volume+0x482>
 800a7fa:	bf00      	nop
 800a7fc:	200121b8 	.word	0x200121b8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a800:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a804:	1ad3      	subs	r3, r2, r3
 800a806:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a808:	8952      	ldrh	r2, [r2, #10]
 800a80a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a80e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a812:	2b00      	cmp	r3, #0
 800a814:	d101      	bne.n	800a81a <find_volume+0x2ca>
 800a816:	230d      	movs	r3, #13
 800a818:	e0db      	b.n	800a9d2 <find_volume+0x482>
		fmt = FS_FAT32;
 800a81a:	2303      	movs	r3, #3
 800a81c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a822:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800a826:	4293      	cmp	r3, r2
 800a828:	d802      	bhi.n	800a830 <find_volume+0x2e0>
 800a82a:	2302      	movs	r3, #2
 800a82c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a832:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800a836:	4293      	cmp	r3, r2
 800a838:	d802      	bhi.n	800a840 <find_volume+0x2f0>
 800a83a:	2301      	movs	r3, #1
 800a83c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a842:	1c9a      	adds	r2, r3, #2
 800a844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a846:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800a848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a84a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a84c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a84e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a850:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a852:	441a      	add	r2, r3
 800a854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a856:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800a858:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a85a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a85c:	441a      	add	r2, r3
 800a85e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a860:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800a862:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a866:	2b03      	cmp	r3, #3
 800a868:	d11e      	bne.n	800a8a8 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a86a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a86c:	3330      	adds	r3, #48	@ 0x30
 800a86e:	332a      	adds	r3, #42	@ 0x2a
 800a870:	4618      	mov	r0, r3
 800a872:	f7fe fc51 	bl	8009118 <ld_word>
 800a876:	4603      	mov	r3, r0
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d001      	beq.n	800a880 <find_volume+0x330>
 800a87c:	230d      	movs	r3, #13
 800a87e:	e0a8      	b.n	800a9d2 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a882:	891b      	ldrh	r3, [r3, #8]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d001      	beq.n	800a88c <find_volume+0x33c>
 800a888:	230d      	movs	r3, #13
 800a88a:	e0a2      	b.n	800a9d2 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a88c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a88e:	3330      	adds	r3, #48	@ 0x30
 800a890:	332c      	adds	r3, #44	@ 0x2c
 800a892:	4618      	mov	r0, r3
 800a894:	f7fe fc59 	bl	800914a <ld_dword>
 800a898:	4602      	mov	r2, r0
 800a89a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a89c:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a89e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8a0:	695b      	ldr	r3, [r3, #20]
 800a8a2:	009b      	lsls	r3, r3, #2
 800a8a4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8a6:	e01f      	b.n	800a8e8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a8a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8aa:	891b      	ldrh	r3, [r3, #8]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d101      	bne.n	800a8b4 <find_volume+0x364>
 800a8b0:	230d      	movs	r3, #13
 800a8b2:	e08e      	b.n	800a9d2 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a8b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8b6:	6a1a      	ldr	r2, [r3, #32]
 800a8b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a8ba:	441a      	add	r2, r3
 800a8bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8be:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a8c0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a8c4:	2b02      	cmp	r3, #2
 800a8c6:	d103      	bne.n	800a8d0 <find_volume+0x380>
 800a8c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ca:	695b      	ldr	r3, [r3, #20]
 800a8cc:	005b      	lsls	r3, r3, #1
 800a8ce:	e00a      	b.n	800a8e6 <find_volume+0x396>
 800a8d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8d2:	695a      	ldr	r2, [r3, #20]
 800a8d4:	4613      	mov	r3, r2
 800a8d6:	005b      	lsls	r3, r3, #1
 800a8d8:	4413      	add	r3, r2
 800a8da:	085a      	lsrs	r2, r3, #1
 800a8dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8de:	695b      	ldr	r3, [r3, #20]
 800a8e0:	f003 0301 	and.w	r3, r3, #1
 800a8e4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a8e6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a8e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ea:	699a      	ldr	r2, [r3, #24]
 800a8ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8ee:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800a8f2:	0a5b      	lsrs	r3, r3, #9
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d201      	bcs.n	800a8fc <find_volume+0x3ac>
 800a8f8:	230d      	movs	r3, #13
 800a8fa:	e06a      	b.n	800a9d2 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a8fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a902:	611a      	str	r2, [r3, #16]
 800a904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a906:	691a      	ldr	r2, [r3, #16]
 800a908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a90a:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800a90c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a90e:	2280      	movs	r2, #128	@ 0x80
 800a910:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a912:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a916:	2b03      	cmp	r3, #3
 800a918:	d149      	bne.n	800a9ae <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a91a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a91c:	3330      	adds	r3, #48	@ 0x30
 800a91e:	3330      	adds	r3, #48	@ 0x30
 800a920:	4618      	mov	r0, r3
 800a922:	f7fe fbf9 	bl	8009118 <ld_word>
 800a926:	4603      	mov	r3, r0
 800a928:	2b01      	cmp	r3, #1
 800a92a:	d140      	bne.n	800a9ae <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a92c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a92e:	3301      	adds	r3, #1
 800a930:	4619      	mov	r1, r3
 800a932:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a934:	f7fe fea2 	bl	800967c <move_window>
 800a938:	4603      	mov	r3, r0
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d137      	bne.n	800a9ae <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800a93e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a940:	2200      	movs	r2, #0
 800a942:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a946:	3330      	adds	r3, #48	@ 0x30
 800a948:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a94c:	4618      	mov	r0, r3
 800a94e:	f7fe fbe3 	bl	8009118 <ld_word>
 800a952:	4603      	mov	r3, r0
 800a954:	461a      	mov	r2, r3
 800a956:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d127      	bne.n	800a9ae <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a95e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a960:	3330      	adds	r3, #48	@ 0x30
 800a962:	4618      	mov	r0, r3
 800a964:	f7fe fbf1 	bl	800914a <ld_dword>
 800a968:	4603      	mov	r3, r0
 800a96a:	4a1c      	ldr	r2, [pc, #112]	@ (800a9dc <find_volume+0x48c>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d11e      	bne.n	800a9ae <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a972:	3330      	adds	r3, #48	@ 0x30
 800a974:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a978:	4618      	mov	r0, r3
 800a97a:	f7fe fbe6 	bl	800914a <ld_dword>
 800a97e:	4603      	mov	r3, r0
 800a980:	4a17      	ldr	r2, [pc, #92]	@ (800a9e0 <find_volume+0x490>)
 800a982:	4293      	cmp	r3, r2
 800a984:	d113      	bne.n	800a9ae <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a988:	3330      	adds	r3, #48	@ 0x30
 800a98a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800a98e:	4618      	mov	r0, r3
 800a990:	f7fe fbdb 	bl	800914a <ld_dword>
 800a994:	4602      	mov	r2, r0
 800a996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a998:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a99a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a99c:	3330      	adds	r3, #48	@ 0x30
 800a99e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f7fe fbd1 	bl	800914a <ld_dword>
 800a9a8:	4602      	mov	r2, r0
 800a9aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ac:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a9ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9b0:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a9b4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a9b6:	4b0b      	ldr	r3, [pc, #44]	@ (800a9e4 <find_volume+0x494>)
 800a9b8:	881b      	ldrh	r3, [r3, #0]
 800a9ba:	3301      	adds	r3, #1
 800a9bc:	b29a      	uxth	r2, r3
 800a9be:	4b09      	ldr	r3, [pc, #36]	@ (800a9e4 <find_volume+0x494>)
 800a9c0:	801a      	strh	r2, [r3, #0]
 800a9c2:	4b08      	ldr	r3, [pc, #32]	@ (800a9e4 <find_volume+0x494>)
 800a9c4:	881a      	ldrh	r2, [r3, #0]
 800a9c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9c8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a9ca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a9cc:	f7fe fdee 	bl	80095ac <clear_lock>
#endif
	return FR_OK;
 800a9d0:	2300      	movs	r3, #0
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	3758      	adds	r7, #88	@ 0x58
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd80      	pop	{r7, pc}
 800a9da:	bf00      	nop
 800a9dc:	41615252 	.word	0x41615252
 800a9e0:	61417272 	.word	0x61417272
 800a9e4:	200121bc 	.word	0x200121bc

0800a9e8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b084      	sub	sp, #16
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
 800a9f0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a9f2:	2309      	movs	r3, #9
 800a9f4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d01c      	beq.n	800aa36 <validate+0x4e>
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d018      	beq.n	800aa36 <validate+0x4e>
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	781b      	ldrb	r3, [r3, #0]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d013      	beq.n	800aa36 <validate+0x4e>
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	889a      	ldrh	r2, [r3, #4]
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	88db      	ldrh	r3, [r3, #6]
 800aa18:	429a      	cmp	r2, r3
 800aa1a:	d10c      	bne.n	800aa36 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	785b      	ldrb	r3, [r3, #1]
 800aa22:	4618      	mov	r0, r3
 800aa24:	f7fe fada 	bl	8008fdc <disk_status>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	f003 0301 	and.w	r3, r3, #1
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d101      	bne.n	800aa36 <validate+0x4e>
			res = FR_OK;
 800aa32:	2300      	movs	r3, #0
 800aa34:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800aa36:	7bfb      	ldrb	r3, [r7, #15]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d102      	bne.n	800aa42 <validate+0x5a>
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	e000      	b.n	800aa44 <validate+0x5c>
 800aa42:	2300      	movs	r3, #0
 800aa44:	683a      	ldr	r2, [r7, #0]
 800aa46:	6013      	str	r3, [r2, #0]
	return res;
 800aa48:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3710      	adds	r7, #16
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}
	...

0800aa54 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b088      	sub	sp, #32
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	60f8      	str	r0, [r7, #12]
 800aa5c:	60b9      	str	r1, [r7, #8]
 800aa5e:	4613      	mov	r3, r2
 800aa60:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800aa62:	68bb      	ldr	r3, [r7, #8]
 800aa64:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800aa66:	f107 0310 	add.w	r3, r7, #16
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	f7ff fcd5 	bl	800a41a <get_ldnumber>
 800aa70:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800aa72:	69fb      	ldr	r3, [r7, #28]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	da01      	bge.n	800aa7c <f_mount+0x28>
 800aa78:	230b      	movs	r3, #11
 800aa7a:	e02b      	b.n	800aad4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800aa7c:	4a17      	ldr	r2, [pc, #92]	@ (800aadc <f_mount+0x88>)
 800aa7e:	69fb      	ldr	r3, [r7, #28]
 800aa80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa84:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800aa86:	69bb      	ldr	r3, [r7, #24]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d005      	beq.n	800aa98 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800aa8c:	69b8      	ldr	r0, [r7, #24]
 800aa8e:	f7fe fd8d 	bl	80095ac <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800aa92:	69bb      	ldr	r3, [r7, #24]
 800aa94:	2200      	movs	r2, #0
 800aa96:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d002      	beq.n	800aaa4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800aaa4:	68fa      	ldr	r2, [r7, #12]
 800aaa6:	490d      	ldr	r1, [pc, #52]	@ (800aadc <f_mount+0x88>)
 800aaa8:	69fb      	ldr	r3, [r7, #28]
 800aaaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d002      	beq.n	800aaba <f_mount+0x66>
 800aab4:	79fb      	ldrb	r3, [r7, #7]
 800aab6:	2b01      	cmp	r3, #1
 800aab8:	d001      	beq.n	800aabe <f_mount+0x6a>
 800aaba:	2300      	movs	r3, #0
 800aabc:	e00a      	b.n	800aad4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800aabe:	f107 010c 	add.w	r1, r7, #12
 800aac2:	f107 0308 	add.w	r3, r7, #8
 800aac6:	2200      	movs	r2, #0
 800aac8:	4618      	mov	r0, r3
 800aaca:	f7ff fd41 	bl	800a550 <find_volume>
 800aace:	4603      	mov	r3, r0
 800aad0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800aad2:	7dfb      	ldrb	r3, [r7, #23]
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3720      	adds	r7, #32
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}
 800aadc:	200121b8 	.word	0x200121b8

0800aae0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b098      	sub	sp, #96	@ 0x60
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	60f8      	str	r0, [r7, #12]
 800aae8:	60b9      	str	r1, [r7, #8]
 800aaea:	4613      	mov	r3, r2
 800aaec:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d101      	bne.n	800aaf8 <f_open+0x18>
 800aaf4:	2309      	movs	r3, #9
 800aaf6:	e1a9      	b.n	800ae4c <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800aaf8:	79fb      	ldrb	r3, [r7, #7]
 800aafa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aafe:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800ab00:	79fa      	ldrb	r2, [r7, #7]
 800ab02:	f107 0110 	add.w	r1, r7, #16
 800ab06:	f107 0308 	add.w	r3, r7, #8
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	f7ff fd20 	bl	800a550 <find_volume>
 800ab10:	4603      	mov	r3, r0
 800ab12:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800ab16:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	f040 818d 	bne.w	800ae3a <f_open+0x35a>
		dj.obj.fs = fs;
 800ab20:	693b      	ldr	r3, [r7, #16]
 800ab22:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800ab24:	68ba      	ldr	r2, [r7, #8]
 800ab26:	f107 0314 	add.w	r3, r7, #20
 800ab2a:	4611      	mov	r1, r2
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	f7ff fc03 	bl	800a338 <follow_path>
 800ab32:	4603      	mov	r3, r0
 800ab34:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ab38:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d118      	bne.n	800ab72 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800ab40:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ab44:	b25b      	sxtb	r3, r3
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	da03      	bge.n	800ab52 <f_open+0x72>
				res = FR_INVALID_NAME;
 800ab4a:	2306      	movs	r3, #6
 800ab4c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ab50:	e00f      	b.n	800ab72 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ab52:	79fb      	ldrb	r3, [r7, #7]
 800ab54:	2b01      	cmp	r3, #1
 800ab56:	bf8c      	ite	hi
 800ab58:	2301      	movhi	r3, #1
 800ab5a:	2300      	movls	r3, #0
 800ab5c:	b2db      	uxtb	r3, r3
 800ab5e:	461a      	mov	r2, r3
 800ab60:	f107 0314 	add.w	r3, r7, #20
 800ab64:	4611      	mov	r1, r2
 800ab66:	4618      	mov	r0, r3
 800ab68:	f7fe fbd8 	bl	800931c <chk_lock>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ab72:	79fb      	ldrb	r3, [r7, #7]
 800ab74:	f003 031c 	and.w	r3, r3, #28
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d07f      	beq.n	800ac7c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800ab7c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d017      	beq.n	800abb4 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ab84:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab88:	2b04      	cmp	r3, #4
 800ab8a:	d10e      	bne.n	800abaa <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ab8c:	f7fe fc22 	bl	80093d4 <enq_lock>
 800ab90:	4603      	mov	r3, r0
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d006      	beq.n	800aba4 <f_open+0xc4>
 800ab96:	f107 0314 	add.w	r3, r7, #20
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f7ff fb06 	bl	800a1ac <dir_register>
 800aba0:	4603      	mov	r3, r0
 800aba2:	e000      	b.n	800aba6 <f_open+0xc6>
 800aba4:	2312      	movs	r3, #18
 800aba6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800abaa:	79fb      	ldrb	r3, [r7, #7]
 800abac:	f043 0308 	orr.w	r3, r3, #8
 800abb0:	71fb      	strb	r3, [r7, #7]
 800abb2:	e010      	b.n	800abd6 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800abb4:	7ebb      	ldrb	r3, [r7, #26]
 800abb6:	f003 0311 	and.w	r3, r3, #17
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d003      	beq.n	800abc6 <f_open+0xe6>
					res = FR_DENIED;
 800abbe:	2307      	movs	r3, #7
 800abc0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800abc4:	e007      	b.n	800abd6 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800abc6:	79fb      	ldrb	r3, [r7, #7]
 800abc8:	f003 0304 	and.w	r3, r3, #4
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d002      	beq.n	800abd6 <f_open+0xf6>
 800abd0:	2308      	movs	r3, #8
 800abd2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800abd6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d168      	bne.n	800acb0 <f_open+0x1d0>
 800abde:	79fb      	ldrb	r3, [r7, #7]
 800abe0:	f003 0308 	and.w	r3, r3, #8
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d063      	beq.n	800acb0 <f_open+0x1d0>
				dw = GET_FATTIME();
 800abe8:	f7fd fcc2 	bl	8008570 <get_fattime>
 800abec:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800abee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abf0:	330e      	adds	r3, #14
 800abf2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800abf4:	4618      	mov	r0, r3
 800abf6:	f7fe fae6 	bl	80091c6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800abfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abfc:	3316      	adds	r3, #22
 800abfe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ac00:	4618      	mov	r0, r3
 800ac02:	f7fe fae0 	bl	80091c6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ac06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac08:	330b      	adds	r3, #11
 800ac0a:	2220      	movs	r2, #32
 800ac0c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ac12:	4611      	mov	r1, r2
 800ac14:	4618      	mov	r0, r3
 800ac16:	f7ff fa35 	bl	800a084 <ld_clust>
 800ac1a:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ac20:	2200      	movs	r2, #0
 800ac22:	4618      	mov	r0, r3
 800ac24:	f7ff fa4d 	bl	800a0c2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ac28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac2a:	331c      	adds	r3, #28
 800ac2c:	2100      	movs	r1, #0
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f7fe fac9 	bl	80091c6 <st_dword>
					fs->wflag = 1;
 800ac34:	693b      	ldr	r3, [r7, #16]
 800ac36:	2201      	movs	r2, #1
 800ac38:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ac3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d037      	beq.n	800acb0 <f_open+0x1d0>
						dw = fs->winsect;
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac44:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800ac46:	f107 0314 	add.w	r3, r7, #20
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800ac4e:	4618      	mov	r0, r3
 800ac50:	f7fe ff60 	bl	8009b14 <remove_chain>
 800ac54:	4603      	mov	r3, r0
 800ac56:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800ac5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d126      	bne.n	800acb0 <f_open+0x1d0>
							res = move_window(fs, dw);
 800ac62:	693b      	ldr	r3, [r7, #16]
 800ac64:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ac66:	4618      	mov	r0, r3
 800ac68:	f7fe fd08 	bl	800967c <move_window>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ac72:	693b      	ldr	r3, [r7, #16]
 800ac74:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ac76:	3a01      	subs	r2, #1
 800ac78:	60da      	str	r2, [r3, #12]
 800ac7a:	e019      	b.n	800acb0 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ac7c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d115      	bne.n	800acb0 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ac84:	7ebb      	ldrb	r3, [r7, #26]
 800ac86:	f003 0310 	and.w	r3, r3, #16
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d003      	beq.n	800ac96 <f_open+0x1b6>
					res = FR_NO_FILE;
 800ac8e:	2304      	movs	r3, #4
 800ac90:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ac94:	e00c      	b.n	800acb0 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ac96:	79fb      	ldrb	r3, [r7, #7]
 800ac98:	f003 0302 	and.w	r3, r3, #2
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d007      	beq.n	800acb0 <f_open+0x1d0>
 800aca0:	7ebb      	ldrb	r3, [r7, #26]
 800aca2:	f003 0301 	and.w	r3, r3, #1
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d002      	beq.n	800acb0 <f_open+0x1d0>
						res = FR_DENIED;
 800acaa:	2307      	movs	r3, #7
 800acac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800acb0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d126      	bne.n	800ad06 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800acb8:	79fb      	ldrb	r3, [r7, #7]
 800acba:	f003 0308 	and.w	r3, r3, #8
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d003      	beq.n	800acca <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800acc2:	79fb      	ldrb	r3, [r7, #7]
 800acc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800acc8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800acd2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800acd8:	79fb      	ldrb	r3, [r7, #7]
 800acda:	2b01      	cmp	r3, #1
 800acdc:	bf8c      	ite	hi
 800acde:	2301      	movhi	r3, #1
 800ace0:	2300      	movls	r3, #0
 800ace2:	b2db      	uxtb	r3, r3
 800ace4:	461a      	mov	r2, r3
 800ace6:	f107 0314 	add.w	r3, r7, #20
 800acea:	4611      	mov	r1, r2
 800acec:	4618      	mov	r0, r3
 800acee:	f7fe fb93 	bl	8009418 <inc_lock>
 800acf2:	4602      	mov	r2, r0
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	691b      	ldr	r3, [r3, #16]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d102      	bne.n	800ad06 <f_open+0x226>
 800ad00:	2302      	movs	r3, #2
 800ad02:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ad06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	f040 8095 	bne.w	800ae3a <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ad14:	4611      	mov	r1, r2
 800ad16:	4618      	mov	r0, r3
 800ad18:	f7ff f9b4 	bl	800a084 <ld_clust>
 800ad1c:	4602      	mov	r2, r0
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ad22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad24:	331c      	adds	r3, #28
 800ad26:	4618      	mov	r0, r3
 800ad28:	f7fe fa0f 	bl	800914a <ld_dword>
 800ad2c:	4602      	mov	r2, r0
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	2200      	movs	r2, #0
 800ad36:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800ad38:	693a      	ldr	r2, [r7, #16]
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ad3e:	693b      	ldr	r3, [r7, #16]
 800ad40:	88da      	ldrh	r2, [r3, #6]
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	79fa      	ldrb	r2, [r7, #7]
 800ad4a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	2200      	movs	r2, #0
 800ad56:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	3330      	adds	r3, #48	@ 0x30
 800ad62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ad66:	2100      	movs	r1, #0
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f7fe fa79 	bl	8009260 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ad6e:	79fb      	ldrb	r3, [r7, #7]
 800ad70:	f003 0320 	and.w	r3, r3, #32
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d060      	beq.n	800ae3a <f_open+0x35a>
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	68db      	ldr	r3, [r3, #12]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d05c      	beq.n	800ae3a <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	68da      	ldr	r2, [r3, #12]
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ad88:	693b      	ldr	r3, [r7, #16]
 800ad8a:	895b      	ldrh	r3, [r3, #10]
 800ad8c:	025b      	lsls	r3, r3, #9
 800ad8e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	689b      	ldr	r3, [r3, #8]
 800ad94:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	68db      	ldr	r3, [r3, #12]
 800ad9a:	657b      	str	r3, [r7, #84]	@ 0x54
 800ad9c:	e016      	b.n	800adcc <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ada2:	4618      	mov	r0, r3
 800ada4:	f7fe fd25 	bl	80097f2 <get_fat>
 800ada8:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800adaa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800adac:	2b01      	cmp	r3, #1
 800adae:	d802      	bhi.n	800adb6 <f_open+0x2d6>
 800adb0:	2302      	movs	r3, #2
 800adb2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800adb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800adb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800adbc:	d102      	bne.n	800adc4 <f_open+0x2e4>
 800adbe:	2301      	movs	r3, #1
 800adc0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800adc4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800adc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800adc8:	1ad3      	subs	r3, r2, r3
 800adca:	657b      	str	r3, [r7, #84]	@ 0x54
 800adcc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800add0:	2b00      	cmp	r3, #0
 800add2:	d103      	bne.n	800addc <f_open+0x2fc>
 800add4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800add6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800add8:	429a      	cmp	r2, r3
 800adda:	d8e0      	bhi.n	800ad9e <f_open+0x2be>
				}
				fp->clust = clst;
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ade0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ade2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d127      	bne.n	800ae3a <f_open+0x35a>
 800adea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800adec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d022      	beq.n	800ae3a <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800adf8:	4618      	mov	r0, r3
 800adfa:	f7fe fcdb 	bl	80097b4 <clust2sect>
 800adfe:	6478      	str	r0, [r7, #68]	@ 0x44
 800ae00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d103      	bne.n	800ae0e <f_open+0x32e>
						res = FR_INT_ERR;
 800ae06:	2302      	movs	r3, #2
 800ae08:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ae0c:	e015      	b.n	800ae3a <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ae0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ae10:	0a5a      	lsrs	r2, r3, #9
 800ae12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae14:	441a      	add	r2, r3
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	7858      	ldrb	r0, [r3, #1]
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	6a1a      	ldr	r2, [r3, #32]
 800ae28:	2301      	movs	r3, #1
 800ae2a:	f7fe f917 	bl	800905c <disk_read>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d002      	beq.n	800ae3a <f_open+0x35a>
 800ae34:	2301      	movs	r3, #1
 800ae36:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ae3a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d002      	beq.n	800ae48 <f_open+0x368>
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	2200      	movs	r2, #0
 800ae46:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ae48:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	3760      	adds	r7, #96	@ 0x60
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}

0800ae54 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b08c      	sub	sp, #48	@ 0x30
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	60f8      	str	r0, [r7, #12]
 800ae5c:	60b9      	str	r1, [r7, #8]
 800ae5e:	607a      	str	r2, [r7, #4]
 800ae60:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	2200      	movs	r2, #0
 800ae6a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	f107 0210 	add.w	r2, r7, #16
 800ae72:	4611      	mov	r1, r2
 800ae74:	4618      	mov	r0, r3
 800ae76:	f7ff fdb7 	bl	800a9e8 <validate>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ae80:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d107      	bne.n	800ae98 <f_write+0x44>
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	7d5b      	ldrb	r3, [r3, #21]
 800ae8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ae90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d002      	beq.n	800ae9e <f_write+0x4a>
 800ae98:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ae9c:	e14b      	b.n	800b136 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	7d1b      	ldrb	r3, [r3, #20]
 800aea2:	f003 0302 	and.w	r3, r3, #2
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d101      	bne.n	800aeae <f_write+0x5a>
 800aeaa:	2307      	movs	r3, #7
 800aeac:	e143      	b.n	800b136 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	699a      	ldr	r2, [r3, #24]
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	441a      	add	r2, r3
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	699b      	ldr	r3, [r3, #24]
 800aeba:	429a      	cmp	r2, r3
 800aebc:	f080 812d 	bcs.w	800b11a <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	699b      	ldr	r3, [r3, #24]
 800aec4:	43db      	mvns	r3, r3
 800aec6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800aec8:	e127      	b.n	800b11a <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	699b      	ldr	r3, [r3, #24]
 800aece:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	f040 80e3 	bne.w	800b09e <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	699b      	ldr	r3, [r3, #24]
 800aedc:	0a5b      	lsrs	r3, r3, #9
 800aede:	693a      	ldr	r2, [r7, #16]
 800aee0:	8952      	ldrh	r2, [r2, #10]
 800aee2:	3a01      	subs	r2, #1
 800aee4:	4013      	ands	r3, r2
 800aee6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800aee8:	69bb      	ldr	r3, [r7, #24]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d143      	bne.n	800af76 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	699b      	ldr	r3, [r3, #24]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d10c      	bne.n	800af10 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	689b      	ldr	r3, [r3, #8]
 800aefa:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800aefc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d11a      	bne.n	800af38 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	2100      	movs	r1, #0
 800af06:	4618      	mov	r0, r3
 800af08:	f7fe fe69 	bl	8009bde <create_chain>
 800af0c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800af0e:	e013      	b.n	800af38 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af14:	2b00      	cmp	r3, #0
 800af16:	d007      	beq.n	800af28 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	699b      	ldr	r3, [r3, #24]
 800af1c:	4619      	mov	r1, r3
 800af1e:	68f8      	ldr	r0, [r7, #12]
 800af20:	f7fe fef5 	bl	8009d0e <clmt_clust>
 800af24:	62b8      	str	r0, [r7, #40]	@ 0x28
 800af26:	e007      	b.n	800af38 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800af28:	68fa      	ldr	r2, [r7, #12]
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	69db      	ldr	r3, [r3, #28]
 800af2e:	4619      	mov	r1, r3
 800af30:	4610      	mov	r0, r2
 800af32:	f7fe fe54 	bl	8009bde <create_chain>
 800af36:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800af38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	f000 80f2 	beq.w	800b124 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800af40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af42:	2b01      	cmp	r3, #1
 800af44:	d104      	bne.n	800af50 <f_write+0xfc>
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	2202      	movs	r2, #2
 800af4a:	755a      	strb	r2, [r3, #21]
 800af4c:	2302      	movs	r3, #2
 800af4e:	e0f2      	b.n	800b136 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800af50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af52:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800af56:	d104      	bne.n	800af62 <f_write+0x10e>
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	2201      	movs	r2, #1
 800af5c:	755a      	strb	r2, [r3, #21]
 800af5e:	2301      	movs	r3, #1
 800af60:	e0e9      	b.n	800b136 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af66:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	689b      	ldr	r3, [r3, #8]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d102      	bne.n	800af76 <f_write+0x122>
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af74:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	7d1b      	ldrb	r3, [r3, #20]
 800af7a:	b25b      	sxtb	r3, r3
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	da18      	bge.n	800afb2 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800af80:	693b      	ldr	r3, [r7, #16]
 800af82:	7858      	ldrb	r0, [r3, #1]
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	6a1a      	ldr	r2, [r3, #32]
 800af8e:	2301      	movs	r3, #1
 800af90:	f7fe f884 	bl	800909c <disk_write>
 800af94:	4603      	mov	r3, r0
 800af96:	2b00      	cmp	r3, #0
 800af98:	d004      	beq.n	800afa4 <f_write+0x150>
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	2201      	movs	r2, #1
 800af9e:	755a      	strb	r2, [r3, #21]
 800afa0:	2301      	movs	r3, #1
 800afa2:	e0c8      	b.n	800b136 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	7d1b      	ldrb	r3, [r3, #20]
 800afa8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800afac:	b2da      	uxtb	r2, r3
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800afb2:	693a      	ldr	r2, [r7, #16]
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	69db      	ldr	r3, [r3, #28]
 800afb8:	4619      	mov	r1, r3
 800afba:	4610      	mov	r0, r2
 800afbc:	f7fe fbfa 	bl	80097b4 <clust2sect>
 800afc0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d104      	bne.n	800afd2 <f_write+0x17e>
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	2202      	movs	r2, #2
 800afcc:	755a      	strb	r2, [r3, #21]
 800afce:	2302      	movs	r3, #2
 800afd0:	e0b1      	b.n	800b136 <f_write+0x2e2>
			sect += csect;
 800afd2:	697a      	ldr	r2, [r7, #20]
 800afd4:	69bb      	ldr	r3, [r7, #24]
 800afd6:	4413      	add	r3, r2
 800afd8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	0a5b      	lsrs	r3, r3, #9
 800afde:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800afe0:	6a3b      	ldr	r3, [r7, #32]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d03c      	beq.n	800b060 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800afe6:	69ba      	ldr	r2, [r7, #24]
 800afe8:	6a3b      	ldr	r3, [r7, #32]
 800afea:	4413      	add	r3, r2
 800afec:	693a      	ldr	r2, [r7, #16]
 800afee:	8952      	ldrh	r2, [r2, #10]
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d905      	bls.n	800b000 <f_write+0x1ac>
					cc = fs->csize - csect;
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	895b      	ldrh	r3, [r3, #10]
 800aff8:	461a      	mov	r2, r3
 800affa:	69bb      	ldr	r3, [r7, #24]
 800affc:	1ad3      	subs	r3, r2, r3
 800affe:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b000:	693b      	ldr	r3, [r7, #16]
 800b002:	7858      	ldrb	r0, [r3, #1]
 800b004:	6a3b      	ldr	r3, [r7, #32]
 800b006:	697a      	ldr	r2, [r7, #20]
 800b008:	69f9      	ldr	r1, [r7, #28]
 800b00a:	f7fe f847 	bl	800909c <disk_write>
 800b00e:	4603      	mov	r3, r0
 800b010:	2b00      	cmp	r3, #0
 800b012:	d004      	beq.n	800b01e <f_write+0x1ca>
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	2201      	movs	r2, #1
 800b018:	755a      	strb	r2, [r3, #21]
 800b01a:	2301      	movs	r3, #1
 800b01c:	e08b      	b.n	800b136 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	6a1a      	ldr	r2, [r3, #32]
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	1ad3      	subs	r3, r2, r3
 800b026:	6a3a      	ldr	r2, [r7, #32]
 800b028:	429a      	cmp	r2, r3
 800b02a:	d915      	bls.n	800b058 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	6a1a      	ldr	r2, [r3, #32]
 800b036:	697b      	ldr	r3, [r7, #20]
 800b038:	1ad3      	subs	r3, r2, r3
 800b03a:	025b      	lsls	r3, r3, #9
 800b03c:	69fa      	ldr	r2, [r7, #28]
 800b03e:	4413      	add	r3, r2
 800b040:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b044:	4619      	mov	r1, r3
 800b046:	f7fe f8ea 	bl	800921e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	7d1b      	ldrb	r3, [r3, #20]
 800b04e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b052:	b2da      	uxtb	r2, r3
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800b058:	6a3b      	ldr	r3, [r7, #32]
 800b05a:	025b      	lsls	r3, r3, #9
 800b05c:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800b05e:	e03f      	b.n	800b0e0 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	6a1b      	ldr	r3, [r3, #32]
 800b064:	697a      	ldr	r2, [r7, #20]
 800b066:	429a      	cmp	r2, r3
 800b068:	d016      	beq.n	800b098 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	699a      	ldr	r2, [r3, #24]
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b072:	429a      	cmp	r2, r3
 800b074:	d210      	bcs.n	800b098 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800b076:	693b      	ldr	r3, [r7, #16]
 800b078:	7858      	ldrb	r0, [r3, #1]
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b080:	2301      	movs	r3, #1
 800b082:	697a      	ldr	r2, [r7, #20]
 800b084:	f7fd ffea 	bl	800905c <disk_read>
 800b088:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d004      	beq.n	800b098 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	2201      	movs	r2, #1
 800b092:	755a      	strb	r2, [r3, #21]
 800b094:	2301      	movs	r3, #1
 800b096:	e04e      	b.n	800b136 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	697a      	ldr	r2, [r7, #20]
 800b09c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	699b      	ldr	r3, [r3, #24]
 800b0a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0a6:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800b0aa:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800b0ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	429a      	cmp	r2, r3
 800b0b2:	d901      	bls.n	800b0b8 <f_write+0x264>
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	699b      	ldr	r3, [r3, #24]
 800b0c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0c6:	4413      	add	r3, r2
 800b0c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0ca:	69f9      	ldr	r1, [r7, #28]
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	f7fe f8a6 	bl	800921e <mem_cpy>
		fp->flag |= FA_DIRTY;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	7d1b      	ldrb	r3, [r3, #20]
 800b0d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b0da:	b2da      	uxtb	r2, r3
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800b0e0:	69fa      	ldr	r2, [r7, #28]
 800b0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0e4:	4413      	add	r3, r2
 800b0e6:	61fb      	str	r3, [r7, #28]
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	699a      	ldr	r2, [r3, #24]
 800b0ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ee:	441a      	add	r2, r3
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	619a      	str	r2, [r3, #24]
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	68da      	ldr	r2, [r3, #12]
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	699b      	ldr	r3, [r3, #24]
 800b0fc:	429a      	cmp	r2, r3
 800b0fe:	bf38      	it	cc
 800b100:	461a      	movcc	r2, r3
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	60da      	str	r2, [r3, #12]
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	681a      	ldr	r2, [r3, #0]
 800b10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b10c:	441a      	add	r2, r3
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	601a      	str	r2, [r3, #0]
 800b112:	687a      	ldr	r2, [r7, #4]
 800b114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b116:	1ad3      	subs	r3, r2, r3
 800b118:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	f47f aed4 	bne.w	800aeca <f_write+0x76>
 800b122:	e000      	b.n	800b126 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b124:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	7d1b      	ldrb	r3, [r3, #20]
 800b12a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b12e:	b2da      	uxtb	r2, r3
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800b134:	2300      	movs	r3, #0
}
 800b136:	4618      	mov	r0, r3
 800b138:	3730      	adds	r7, #48	@ 0x30
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}

0800b13e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800b13e:	b580      	push	{r7, lr}
 800b140:	b086      	sub	sp, #24
 800b142:	af00      	add	r7, sp, #0
 800b144:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	f107 0208 	add.w	r2, r7, #8
 800b14c:	4611      	mov	r1, r2
 800b14e:	4618      	mov	r0, r3
 800b150:	f7ff fc4a 	bl	800a9e8 <validate>
 800b154:	4603      	mov	r3, r0
 800b156:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b158:	7dfb      	ldrb	r3, [r7, #23]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d168      	bne.n	800b230 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	7d1b      	ldrb	r3, [r3, #20]
 800b162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b166:	2b00      	cmp	r3, #0
 800b168:	d062      	beq.n	800b230 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	7d1b      	ldrb	r3, [r3, #20]
 800b16e:	b25b      	sxtb	r3, r3
 800b170:	2b00      	cmp	r3, #0
 800b172:	da15      	bge.n	800b1a0 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800b174:	68bb      	ldr	r3, [r7, #8]
 800b176:	7858      	ldrb	r0, [r3, #1]
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	6a1a      	ldr	r2, [r3, #32]
 800b182:	2301      	movs	r3, #1
 800b184:	f7fd ff8a 	bl	800909c <disk_write>
 800b188:	4603      	mov	r3, r0
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d001      	beq.n	800b192 <f_sync+0x54>
 800b18e:	2301      	movs	r3, #1
 800b190:	e04f      	b.n	800b232 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	7d1b      	ldrb	r3, [r3, #20]
 800b196:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b19a:	b2da      	uxtb	r2, r3
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b1a0:	f7fd f9e6 	bl	8008570 <get_fattime>
 800b1a4:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b1a6:	68ba      	ldr	r2, [r7, #8]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	4610      	mov	r0, r2
 800b1b0:	f7fe fa64 	bl	800967c <move_window>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b1b8:	7dfb      	ldrb	r3, [r7, #23]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d138      	bne.n	800b230 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1c2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	330b      	adds	r3, #11
 800b1c8:	781a      	ldrb	r2, [r3, #0]
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	330b      	adds	r3, #11
 800b1ce:	f042 0220 	orr.w	r2, r2, #32
 800b1d2:	b2d2      	uxtb	r2, r2
 800b1d4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6818      	ldr	r0, [r3, #0]
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	689b      	ldr	r3, [r3, #8]
 800b1de:	461a      	mov	r2, r3
 800b1e0:	68f9      	ldr	r1, [r7, #12]
 800b1e2:	f7fe ff6e 	bl	800a0c2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	f103 021c 	add.w	r2, r3, #28
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	68db      	ldr	r3, [r3, #12]
 800b1f0:	4619      	mov	r1, r3
 800b1f2:	4610      	mov	r0, r2
 800b1f4:	f7fd ffe7 	bl	80091c6 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	3316      	adds	r3, #22
 800b1fc:	6939      	ldr	r1, [r7, #16]
 800b1fe:	4618      	mov	r0, r3
 800b200:	f7fd ffe1 	bl	80091c6 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	3312      	adds	r3, #18
 800b208:	2100      	movs	r1, #0
 800b20a:	4618      	mov	r0, r3
 800b20c:	f7fd ffc0 	bl	8009190 <st_word>
					fs->wflag = 1;
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	2201      	movs	r2, #1
 800b214:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	4618      	mov	r0, r3
 800b21a:	f7fe fa5d 	bl	80096d8 <sync_fs>
 800b21e:	4603      	mov	r3, r0
 800b220:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	7d1b      	ldrb	r3, [r3, #20]
 800b226:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b22a:	b2da      	uxtb	r2, r3
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b230:	7dfb      	ldrb	r3, [r7, #23]
}
 800b232:	4618      	mov	r0, r3
 800b234:	3718      	adds	r7, #24
 800b236:	46bd      	mov	sp, r7
 800b238:	bd80      	pop	{r7, pc}

0800b23a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b23a:	b580      	push	{r7, lr}
 800b23c:	b084      	sub	sp, #16
 800b23e:	af00      	add	r7, sp, #0
 800b240:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	f7ff ff7b 	bl	800b13e <f_sync>
 800b248:	4603      	mov	r3, r0
 800b24a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b24c:	7bfb      	ldrb	r3, [r7, #15]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d118      	bne.n	800b284 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	f107 0208 	add.w	r2, r7, #8
 800b258:	4611      	mov	r1, r2
 800b25a:	4618      	mov	r0, r3
 800b25c:	f7ff fbc4 	bl	800a9e8 <validate>
 800b260:	4603      	mov	r3, r0
 800b262:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b264:	7bfb      	ldrb	r3, [r7, #15]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d10c      	bne.n	800b284 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	691b      	ldr	r3, [r3, #16]
 800b26e:	4618      	mov	r0, r3
 800b270:	f7fe f960 	bl	8009534 <dec_lock>
 800b274:	4603      	mov	r3, r0
 800b276:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b278:	7bfb      	ldrb	r3, [r7, #15]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d102      	bne.n	800b284 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2200      	movs	r2, #0
 800b282:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b284:	7bfb      	ldrb	r3, [r7, #15]
}
 800b286:	4618      	mov	r0, r3
 800b288:	3710      	adds	r7, #16
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}

0800b28e <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800b28e:	b580      	push	{r7, lr}
 800b290:	b092      	sub	sp, #72	@ 0x48
 800b292:	af00      	add	r7, sp, #0
 800b294:	60f8      	str	r0, [r7, #12]
 800b296:	60b9      	str	r1, [r7, #8]
 800b298:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800b29a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800b29e:	f107 030c 	add.w	r3, r7, #12
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	f7ff f953 	bl	800a550 <find_volume>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800b2b0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	f040 8099 	bne.w	800b3ec <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800b2ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800b2c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c2:	691a      	ldr	r2, [r3, #16]
 800b2c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c6:	695b      	ldr	r3, [r3, #20]
 800b2c8:	3b02      	subs	r3, #2
 800b2ca:	429a      	cmp	r2, r3
 800b2cc:	d804      	bhi.n	800b2d8 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800b2ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2d0:	691a      	ldr	r2, [r3, #16]
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	601a      	str	r2, [r3, #0]
 800b2d6:	e089      	b.n	800b3ec <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800b2d8:	2300      	movs	r3, #0
 800b2da:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800b2dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2de:	781b      	ldrb	r3, [r3, #0]
 800b2e0:	2b01      	cmp	r3, #1
 800b2e2:	d128      	bne.n	800b336 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800b2e4:	2302      	movs	r3, #2
 800b2e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b2e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2ea:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800b2ec:	f107 0314 	add.w	r3, r7, #20
 800b2f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f7fe fa7d 	bl	80097f2 <get_fat>
 800b2f8:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800b2fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b300:	d103      	bne.n	800b30a <f_getfree+0x7c>
 800b302:	2301      	movs	r3, #1
 800b304:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b308:	e063      	b.n	800b3d2 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800b30a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b30c:	2b01      	cmp	r3, #1
 800b30e:	d103      	bne.n	800b318 <f_getfree+0x8a>
 800b310:	2302      	movs	r3, #2
 800b312:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b316:	e05c      	b.n	800b3d2 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800b318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d102      	bne.n	800b324 <f_getfree+0x96>
 800b31e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b320:	3301      	adds	r3, #1
 800b322:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 800b324:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b326:	3301      	adds	r3, #1
 800b328:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b32a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b32c:	695b      	ldr	r3, [r3, #20]
 800b32e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b330:	429a      	cmp	r2, r3
 800b332:	d3db      	bcc.n	800b2ec <f_getfree+0x5e>
 800b334:	e04d      	b.n	800b3d2 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800b336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b338:	695b      	ldr	r3, [r3, #20]
 800b33a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b33c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b33e:	6a1b      	ldr	r3, [r3, #32]
 800b340:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 800b342:	2300      	movs	r3, #0
 800b344:	637b      	str	r3, [r7, #52]	@ 0x34
 800b346:	2300      	movs	r3, #0
 800b348:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 800b34a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d113      	bne.n	800b378 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800b350:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b354:	1c5a      	adds	r2, r3, #1
 800b356:	63ba      	str	r2, [r7, #56]	@ 0x38
 800b358:	4619      	mov	r1, r3
 800b35a:	f7fe f98f 	bl	800967c <move_window>
 800b35e:	4603      	mov	r3, r0
 800b360:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 800b364:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d131      	bne.n	800b3d0 <f_getfree+0x142>
							p = fs->win;
 800b36c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b36e:	3330      	adds	r3, #48	@ 0x30
 800b370:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800b372:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b376:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800b378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b37a:	781b      	ldrb	r3, [r3, #0]
 800b37c:	2b02      	cmp	r3, #2
 800b37e:	d10f      	bne.n	800b3a0 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800b380:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b382:	f7fd fec9 	bl	8009118 <ld_word>
 800b386:	4603      	mov	r3, r0
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d102      	bne.n	800b392 <f_getfree+0x104>
 800b38c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b38e:	3301      	adds	r3, #1
 800b390:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800b392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b394:	3302      	adds	r3, #2
 800b396:	633b      	str	r3, [r7, #48]	@ 0x30
 800b398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b39a:	3b02      	subs	r3, #2
 800b39c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b39e:	e010      	b.n	800b3c2 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800b3a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b3a2:	f7fd fed2 	bl	800914a <ld_dword>
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d102      	bne.n	800b3b6 <f_getfree+0x128>
 800b3b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b3b2:	3301      	adds	r3, #1
 800b3b4:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 800b3b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b8:	3304      	adds	r3, #4
 800b3ba:	633b      	str	r3, [r7, #48]	@ 0x30
 800b3bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3be:	3b04      	subs	r3, #4
 800b3c0:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800b3c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3c4:	3b01      	subs	r3, #1
 800b3c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b3c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d1bd      	bne.n	800b34a <f_getfree+0xbc>
 800b3ce:	e000      	b.n	800b3d2 <f_getfree+0x144>
							if (res != FR_OK) break;
 800b3d0:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b3d6:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800b3d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b3dc:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800b3de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3e0:	791a      	ldrb	r2, [r3, #4]
 800b3e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3e4:	f042 0201 	orr.w	r2, r2, #1
 800b3e8:	b2d2      	uxtb	r2, r2
 800b3ea:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800b3ec:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	3748      	adds	r7, #72	@ 0x48
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bd80      	pop	{r7, pc}

0800b3f8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b3f8:	b480      	push	{r7}
 800b3fa:	b087      	sub	sp, #28
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	60f8      	str	r0, [r7, #12]
 800b400:	60b9      	str	r1, [r7, #8]
 800b402:	4613      	mov	r3, r2
 800b404:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b406:	2301      	movs	r3, #1
 800b408:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b40a:	2300      	movs	r3, #0
 800b40c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b40e:	4b1f      	ldr	r3, [pc, #124]	@ (800b48c <FATFS_LinkDriverEx+0x94>)
 800b410:	7a5b      	ldrb	r3, [r3, #9]
 800b412:	b2db      	uxtb	r3, r3
 800b414:	2b00      	cmp	r3, #0
 800b416:	d131      	bne.n	800b47c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b418:	4b1c      	ldr	r3, [pc, #112]	@ (800b48c <FATFS_LinkDriverEx+0x94>)
 800b41a:	7a5b      	ldrb	r3, [r3, #9]
 800b41c:	b2db      	uxtb	r3, r3
 800b41e:	461a      	mov	r2, r3
 800b420:	4b1a      	ldr	r3, [pc, #104]	@ (800b48c <FATFS_LinkDriverEx+0x94>)
 800b422:	2100      	movs	r1, #0
 800b424:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b426:	4b19      	ldr	r3, [pc, #100]	@ (800b48c <FATFS_LinkDriverEx+0x94>)
 800b428:	7a5b      	ldrb	r3, [r3, #9]
 800b42a:	b2db      	uxtb	r3, r3
 800b42c:	4a17      	ldr	r2, [pc, #92]	@ (800b48c <FATFS_LinkDriverEx+0x94>)
 800b42e:	009b      	lsls	r3, r3, #2
 800b430:	4413      	add	r3, r2
 800b432:	68fa      	ldr	r2, [r7, #12]
 800b434:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b436:	4b15      	ldr	r3, [pc, #84]	@ (800b48c <FATFS_LinkDriverEx+0x94>)
 800b438:	7a5b      	ldrb	r3, [r3, #9]
 800b43a:	b2db      	uxtb	r3, r3
 800b43c:	461a      	mov	r2, r3
 800b43e:	4b13      	ldr	r3, [pc, #76]	@ (800b48c <FATFS_LinkDriverEx+0x94>)
 800b440:	4413      	add	r3, r2
 800b442:	79fa      	ldrb	r2, [r7, #7]
 800b444:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b446:	4b11      	ldr	r3, [pc, #68]	@ (800b48c <FATFS_LinkDriverEx+0x94>)
 800b448:	7a5b      	ldrb	r3, [r3, #9]
 800b44a:	b2db      	uxtb	r3, r3
 800b44c:	1c5a      	adds	r2, r3, #1
 800b44e:	b2d1      	uxtb	r1, r2
 800b450:	4a0e      	ldr	r2, [pc, #56]	@ (800b48c <FATFS_LinkDriverEx+0x94>)
 800b452:	7251      	strb	r1, [r2, #9]
 800b454:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b456:	7dbb      	ldrb	r3, [r7, #22]
 800b458:	3330      	adds	r3, #48	@ 0x30
 800b45a:	b2da      	uxtb	r2, r3
 800b45c:	68bb      	ldr	r3, [r7, #8]
 800b45e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	3301      	adds	r3, #1
 800b464:	223a      	movs	r2, #58	@ 0x3a
 800b466:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	3302      	adds	r3, #2
 800b46c:	222f      	movs	r2, #47	@ 0x2f
 800b46e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b470:	68bb      	ldr	r3, [r7, #8]
 800b472:	3303      	adds	r3, #3
 800b474:	2200      	movs	r2, #0
 800b476:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b478:	2300      	movs	r3, #0
 800b47a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b47c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b47e:	4618      	mov	r0, r3
 800b480:	371c      	adds	r7, #28
 800b482:	46bd      	mov	sp, r7
 800b484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b488:	4770      	bx	lr
 800b48a:	bf00      	nop
 800b48c:	200121e0 	.word	0x200121e0

0800b490 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b082      	sub	sp, #8
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
 800b498:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b49a:	2200      	movs	r2, #0
 800b49c:	6839      	ldr	r1, [r7, #0]
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f7ff ffaa 	bl	800b3f8 <FATFS_LinkDriverEx>
 800b4a4:	4603      	mov	r3, r0
}
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	3708      	adds	r7, #8
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}
	...

0800b4b0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b084      	sub	sp, #16
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
 800b4b8:	460b      	mov	r3, r1
 800b4ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b4bc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800b4c0:	f002 fdb2 	bl	800e028 <malloc>
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d109      	bne.n	800b4e2 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	32b0      	adds	r2, #176	@ 0xb0
 800b4d8:	2100      	movs	r1, #0
 800b4da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b4de:	2302      	movs	r3, #2
 800b4e0:	e0d4      	b.n	800b68c <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800b4e2:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800b4e6:	2100      	movs	r1, #0
 800b4e8:	68f8      	ldr	r0, [r7, #12]
 800b4ea:	f002 ff8d 	bl	800e408 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	32b0      	adds	r2, #176	@ 0xb0
 800b4f8:	68f9      	ldr	r1, [r7, #12]
 800b4fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	32b0      	adds	r2, #176	@ 0xb0
 800b508:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	7c1b      	ldrb	r3, [r3, #16]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d138      	bne.n	800b58c <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b51a:	4b5e      	ldr	r3, [pc, #376]	@ (800b694 <USBD_CDC_Init+0x1e4>)
 800b51c:	7819      	ldrb	r1, [r3, #0]
 800b51e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b522:	2202      	movs	r2, #2
 800b524:	6878      	ldr	r0, [r7, #4]
 800b526:	f002 fbdc 	bl	800dce2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b52a:	4b5a      	ldr	r3, [pc, #360]	@ (800b694 <USBD_CDC_Init+0x1e4>)
 800b52c:	781b      	ldrb	r3, [r3, #0]
 800b52e:	f003 020f 	and.w	r2, r3, #15
 800b532:	6879      	ldr	r1, [r7, #4]
 800b534:	4613      	mov	r3, r2
 800b536:	009b      	lsls	r3, r3, #2
 800b538:	4413      	add	r3, r2
 800b53a:	009b      	lsls	r3, r3, #2
 800b53c:	440b      	add	r3, r1
 800b53e:	3323      	adds	r3, #35	@ 0x23
 800b540:	2201      	movs	r2, #1
 800b542:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b544:	4b54      	ldr	r3, [pc, #336]	@ (800b698 <USBD_CDC_Init+0x1e8>)
 800b546:	7819      	ldrb	r1, [r3, #0]
 800b548:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b54c:	2202      	movs	r2, #2
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f002 fbc7 	bl	800dce2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b554:	4b50      	ldr	r3, [pc, #320]	@ (800b698 <USBD_CDC_Init+0x1e8>)
 800b556:	781b      	ldrb	r3, [r3, #0]
 800b558:	f003 020f 	and.w	r2, r3, #15
 800b55c:	6879      	ldr	r1, [r7, #4]
 800b55e:	4613      	mov	r3, r2
 800b560:	009b      	lsls	r3, r3, #2
 800b562:	4413      	add	r3, r2
 800b564:	009b      	lsls	r3, r3, #2
 800b566:	440b      	add	r3, r1
 800b568:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b56c:	2201      	movs	r2, #1
 800b56e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b570:	4b4a      	ldr	r3, [pc, #296]	@ (800b69c <USBD_CDC_Init+0x1ec>)
 800b572:	781b      	ldrb	r3, [r3, #0]
 800b574:	f003 020f 	and.w	r2, r3, #15
 800b578:	6879      	ldr	r1, [r7, #4]
 800b57a:	4613      	mov	r3, r2
 800b57c:	009b      	lsls	r3, r3, #2
 800b57e:	4413      	add	r3, r2
 800b580:	009b      	lsls	r3, r3, #2
 800b582:	440b      	add	r3, r1
 800b584:	331c      	adds	r3, #28
 800b586:	2210      	movs	r2, #16
 800b588:	601a      	str	r2, [r3, #0]
 800b58a:	e035      	b.n	800b5f8 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b58c:	4b41      	ldr	r3, [pc, #260]	@ (800b694 <USBD_CDC_Init+0x1e4>)
 800b58e:	7819      	ldrb	r1, [r3, #0]
 800b590:	2340      	movs	r3, #64	@ 0x40
 800b592:	2202      	movs	r2, #2
 800b594:	6878      	ldr	r0, [r7, #4]
 800b596:	f002 fba4 	bl	800dce2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b59a:	4b3e      	ldr	r3, [pc, #248]	@ (800b694 <USBD_CDC_Init+0x1e4>)
 800b59c:	781b      	ldrb	r3, [r3, #0]
 800b59e:	f003 020f 	and.w	r2, r3, #15
 800b5a2:	6879      	ldr	r1, [r7, #4]
 800b5a4:	4613      	mov	r3, r2
 800b5a6:	009b      	lsls	r3, r3, #2
 800b5a8:	4413      	add	r3, r2
 800b5aa:	009b      	lsls	r3, r3, #2
 800b5ac:	440b      	add	r3, r1
 800b5ae:	3323      	adds	r3, #35	@ 0x23
 800b5b0:	2201      	movs	r2, #1
 800b5b2:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b5b4:	4b38      	ldr	r3, [pc, #224]	@ (800b698 <USBD_CDC_Init+0x1e8>)
 800b5b6:	7819      	ldrb	r1, [r3, #0]
 800b5b8:	2340      	movs	r3, #64	@ 0x40
 800b5ba:	2202      	movs	r2, #2
 800b5bc:	6878      	ldr	r0, [r7, #4]
 800b5be:	f002 fb90 	bl	800dce2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b5c2:	4b35      	ldr	r3, [pc, #212]	@ (800b698 <USBD_CDC_Init+0x1e8>)
 800b5c4:	781b      	ldrb	r3, [r3, #0]
 800b5c6:	f003 020f 	and.w	r2, r3, #15
 800b5ca:	6879      	ldr	r1, [r7, #4]
 800b5cc:	4613      	mov	r3, r2
 800b5ce:	009b      	lsls	r3, r3, #2
 800b5d0:	4413      	add	r3, r2
 800b5d2:	009b      	lsls	r3, r3, #2
 800b5d4:	440b      	add	r3, r1
 800b5d6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b5da:	2201      	movs	r2, #1
 800b5dc:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b5de:	4b2f      	ldr	r3, [pc, #188]	@ (800b69c <USBD_CDC_Init+0x1ec>)
 800b5e0:	781b      	ldrb	r3, [r3, #0]
 800b5e2:	f003 020f 	and.w	r2, r3, #15
 800b5e6:	6879      	ldr	r1, [r7, #4]
 800b5e8:	4613      	mov	r3, r2
 800b5ea:	009b      	lsls	r3, r3, #2
 800b5ec:	4413      	add	r3, r2
 800b5ee:	009b      	lsls	r3, r3, #2
 800b5f0:	440b      	add	r3, r1
 800b5f2:	331c      	adds	r3, #28
 800b5f4:	2210      	movs	r2, #16
 800b5f6:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b5f8:	4b28      	ldr	r3, [pc, #160]	@ (800b69c <USBD_CDC_Init+0x1ec>)
 800b5fa:	7819      	ldrb	r1, [r3, #0]
 800b5fc:	2308      	movs	r3, #8
 800b5fe:	2203      	movs	r2, #3
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f002 fb6e 	bl	800dce2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800b606:	4b25      	ldr	r3, [pc, #148]	@ (800b69c <USBD_CDC_Init+0x1ec>)
 800b608:	781b      	ldrb	r3, [r3, #0]
 800b60a:	f003 020f 	and.w	r2, r3, #15
 800b60e:	6879      	ldr	r1, [r7, #4]
 800b610:	4613      	mov	r3, r2
 800b612:	009b      	lsls	r3, r3, #2
 800b614:	4413      	add	r3, r2
 800b616:	009b      	lsls	r3, r3, #2
 800b618:	440b      	add	r3, r1
 800b61a:	3323      	adds	r3, #35	@ 0x23
 800b61c:	2201      	movs	r2, #1
 800b61e:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	2200      	movs	r2, #0
 800b624:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b62e:	687a      	ldr	r2, [r7, #4]
 800b630:	33b0      	adds	r3, #176	@ 0xb0
 800b632:	009b      	lsls	r3, r3, #2
 800b634:	4413      	add	r3, r2
 800b636:	685b      	ldr	r3, [r3, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	2200      	movs	r2, #0
 800b640:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	2200      	movs	r2, #0
 800b648:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800b652:	2b00      	cmp	r3, #0
 800b654:	d101      	bne.n	800b65a <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800b656:	2302      	movs	r3, #2
 800b658:	e018      	b.n	800b68c <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	7c1b      	ldrb	r3, [r3, #16]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d10a      	bne.n	800b678 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b662:	4b0d      	ldr	r3, [pc, #52]	@ (800b698 <USBD_CDC_Init+0x1e8>)
 800b664:	7819      	ldrb	r1, [r3, #0]
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b66c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b670:	6878      	ldr	r0, [r7, #4]
 800b672:	f002 fc25 	bl	800dec0 <USBD_LL_PrepareReceive>
 800b676:	e008      	b.n	800b68a <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b678:	4b07      	ldr	r3, [pc, #28]	@ (800b698 <USBD_CDC_Init+0x1e8>)
 800b67a:	7819      	ldrb	r1, [r3, #0]
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b682:	2340      	movs	r3, #64	@ 0x40
 800b684:	6878      	ldr	r0, [r7, #4]
 800b686:	f002 fc1b 	bl	800dec0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b68a:	2300      	movs	r3, #0
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3710      	adds	r7, #16
 800b690:	46bd      	mov	sp, r7
 800b692:	bd80      	pop	{r7, pc}
 800b694:	200000b3 	.word	0x200000b3
 800b698:	200000b4 	.word	0x200000b4
 800b69c:	200000b5 	.word	0x200000b5

0800b6a0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b082      	sub	sp, #8
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
 800b6a8:	460b      	mov	r3, r1
 800b6aa:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800b6ac:	4b3a      	ldr	r3, [pc, #232]	@ (800b798 <USBD_CDC_DeInit+0xf8>)
 800b6ae:	781b      	ldrb	r3, [r3, #0]
 800b6b0:	4619      	mov	r1, r3
 800b6b2:	6878      	ldr	r0, [r7, #4]
 800b6b4:	f002 fb3b 	bl	800dd2e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b6b8:	4b37      	ldr	r3, [pc, #220]	@ (800b798 <USBD_CDC_DeInit+0xf8>)
 800b6ba:	781b      	ldrb	r3, [r3, #0]
 800b6bc:	f003 020f 	and.w	r2, r3, #15
 800b6c0:	6879      	ldr	r1, [r7, #4]
 800b6c2:	4613      	mov	r3, r2
 800b6c4:	009b      	lsls	r3, r3, #2
 800b6c6:	4413      	add	r3, r2
 800b6c8:	009b      	lsls	r3, r3, #2
 800b6ca:	440b      	add	r3, r1
 800b6cc:	3323      	adds	r3, #35	@ 0x23
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b6d2:	4b32      	ldr	r3, [pc, #200]	@ (800b79c <USBD_CDC_DeInit+0xfc>)
 800b6d4:	781b      	ldrb	r3, [r3, #0]
 800b6d6:	4619      	mov	r1, r3
 800b6d8:	6878      	ldr	r0, [r7, #4]
 800b6da:	f002 fb28 	bl	800dd2e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b6de:	4b2f      	ldr	r3, [pc, #188]	@ (800b79c <USBD_CDC_DeInit+0xfc>)
 800b6e0:	781b      	ldrb	r3, [r3, #0]
 800b6e2:	f003 020f 	and.w	r2, r3, #15
 800b6e6:	6879      	ldr	r1, [r7, #4]
 800b6e8:	4613      	mov	r3, r2
 800b6ea:	009b      	lsls	r3, r3, #2
 800b6ec:	4413      	add	r3, r2
 800b6ee:	009b      	lsls	r3, r3, #2
 800b6f0:	440b      	add	r3, r1
 800b6f2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b6fa:	4b29      	ldr	r3, [pc, #164]	@ (800b7a0 <USBD_CDC_DeInit+0x100>)
 800b6fc:	781b      	ldrb	r3, [r3, #0]
 800b6fe:	4619      	mov	r1, r3
 800b700:	6878      	ldr	r0, [r7, #4]
 800b702:	f002 fb14 	bl	800dd2e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b706:	4b26      	ldr	r3, [pc, #152]	@ (800b7a0 <USBD_CDC_DeInit+0x100>)
 800b708:	781b      	ldrb	r3, [r3, #0]
 800b70a:	f003 020f 	and.w	r2, r3, #15
 800b70e:	6879      	ldr	r1, [r7, #4]
 800b710:	4613      	mov	r3, r2
 800b712:	009b      	lsls	r3, r3, #2
 800b714:	4413      	add	r3, r2
 800b716:	009b      	lsls	r3, r3, #2
 800b718:	440b      	add	r3, r1
 800b71a:	3323      	adds	r3, #35	@ 0x23
 800b71c:	2200      	movs	r2, #0
 800b71e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b720:	4b1f      	ldr	r3, [pc, #124]	@ (800b7a0 <USBD_CDC_DeInit+0x100>)
 800b722:	781b      	ldrb	r3, [r3, #0]
 800b724:	f003 020f 	and.w	r2, r3, #15
 800b728:	6879      	ldr	r1, [r7, #4]
 800b72a:	4613      	mov	r3, r2
 800b72c:	009b      	lsls	r3, r3, #2
 800b72e:	4413      	add	r3, r2
 800b730:	009b      	lsls	r3, r3, #2
 800b732:	440b      	add	r3, r1
 800b734:	331c      	adds	r3, #28
 800b736:	2200      	movs	r2, #0
 800b738:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	32b0      	adds	r2, #176	@ 0xb0
 800b744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d01f      	beq.n	800b78c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b752:	687a      	ldr	r2, [r7, #4]
 800b754:	33b0      	adds	r3, #176	@ 0xb0
 800b756:	009b      	lsls	r3, r3, #2
 800b758:	4413      	add	r3, r2
 800b75a:	685b      	ldr	r3, [r3, #4]
 800b75c:	685b      	ldr	r3, [r3, #4]
 800b75e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	32b0      	adds	r2, #176	@ 0xb0
 800b76a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b76e:	4618      	mov	r0, r3
 800b770:	f002 fc62 	bl	800e038 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	32b0      	adds	r2, #176	@ 0xb0
 800b77e:	2100      	movs	r1, #0
 800b780:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	2200      	movs	r2, #0
 800b788:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b78c:	2300      	movs	r3, #0
}
 800b78e:	4618      	mov	r0, r3
 800b790:	3708      	adds	r7, #8
 800b792:	46bd      	mov	sp, r7
 800b794:	bd80      	pop	{r7, pc}
 800b796:	bf00      	nop
 800b798:	200000b3 	.word	0x200000b3
 800b79c:	200000b4 	.word	0x200000b4
 800b7a0:	200000b5 	.word	0x200000b5

0800b7a4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b086      	sub	sp, #24
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
 800b7ac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	32b0      	adds	r2, #176	@ 0xb0
 800b7b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7bc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b7be:	2300      	movs	r3, #0
 800b7c0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b7ca:	693b      	ldr	r3, [r7, #16]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d101      	bne.n	800b7d4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800b7d0:	2303      	movs	r3, #3
 800b7d2:	e0bf      	b.n	800b954 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	781b      	ldrb	r3, [r3, #0]
 800b7d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d050      	beq.n	800b882 <USBD_CDC_Setup+0xde>
 800b7e0:	2b20      	cmp	r3, #32
 800b7e2:	f040 80af 	bne.w	800b944 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b7e6:	683b      	ldr	r3, [r7, #0]
 800b7e8:	88db      	ldrh	r3, [r3, #6]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d03a      	beq.n	800b864 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	781b      	ldrb	r3, [r3, #0]
 800b7f2:	b25b      	sxtb	r3, r3
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	da1b      	bge.n	800b830 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b7fe:	687a      	ldr	r2, [r7, #4]
 800b800:	33b0      	adds	r3, #176	@ 0xb0
 800b802:	009b      	lsls	r3, r3, #2
 800b804:	4413      	add	r3, r2
 800b806:	685b      	ldr	r3, [r3, #4]
 800b808:	689b      	ldr	r3, [r3, #8]
 800b80a:	683a      	ldr	r2, [r7, #0]
 800b80c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800b80e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b810:	683a      	ldr	r2, [r7, #0]
 800b812:	88d2      	ldrh	r2, [r2, #6]
 800b814:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	88db      	ldrh	r3, [r3, #6]
 800b81a:	2b07      	cmp	r3, #7
 800b81c:	bf28      	it	cs
 800b81e:	2307      	movcs	r3, #7
 800b820:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b822:	693b      	ldr	r3, [r7, #16]
 800b824:	89fa      	ldrh	r2, [r7, #14]
 800b826:	4619      	mov	r1, r3
 800b828:	6878      	ldr	r0, [r7, #4]
 800b82a:	f001 fdd3 	bl	800d3d4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800b82e:	e090      	b.n	800b952 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	785a      	ldrb	r2, [r3, #1]
 800b834:	693b      	ldr	r3, [r7, #16]
 800b836:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	88db      	ldrh	r3, [r3, #6]
 800b83e:	2b3f      	cmp	r3, #63	@ 0x3f
 800b840:	d803      	bhi.n	800b84a <USBD_CDC_Setup+0xa6>
 800b842:	683b      	ldr	r3, [r7, #0]
 800b844:	88db      	ldrh	r3, [r3, #6]
 800b846:	b2da      	uxtb	r2, r3
 800b848:	e000      	b.n	800b84c <USBD_CDC_Setup+0xa8>
 800b84a:	2240      	movs	r2, #64	@ 0x40
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800b852:	6939      	ldr	r1, [r7, #16]
 800b854:	693b      	ldr	r3, [r7, #16]
 800b856:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800b85a:	461a      	mov	r2, r3
 800b85c:	6878      	ldr	r0, [r7, #4]
 800b85e:	f001 fde8 	bl	800d432 <USBD_CtlPrepareRx>
      break;
 800b862:	e076      	b.n	800b952 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b86a:	687a      	ldr	r2, [r7, #4]
 800b86c:	33b0      	adds	r3, #176	@ 0xb0
 800b86e:	009b      	lsls	r3, r3, #2
 800b870:	4413      	add	r3, r2
 800b872:	685b      	ldr	r3, [r3, #4]
 800b874:	689b      	ldr	r3, [r3, #8]
 800b876:	683a      	ldr	r2, [r7, #0]
 800b878:	7850      	ldrb	r0, [r2, #1]
 800b87a:	2200      	movs	r2, #0
 800b87c:	6839      	ldr	r1, [r7, #0]
 800b87e:	4798      	blx	r3
      break;
 800b880:	e067      	b.n	800b952 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	785b      	ldrb	r3, [r3, #1]
 800b886:	2b0b      	cmp	r3, #11
 800b888:	d851      	bhi.n	800b92e <USBD_CDC_Setup+0x18a>
 800b88a:	a201      	add	r2, pc, #4	@ (adr r2, 800b890 <USBD_CDC_Setup+0xec>)
 800b88c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b890:	0800b8c1 	.word	0x0800b8c1
 800b894:	0800b93d 	.word	0x0800b93d
 800b898:	0800b92f 	.word	0x0800b92f
 800b89c:	0800b92f 	.word	0x0800b92f
 800b8a0:	0800b92f 	.word	0x0800b92f
 800b8a4:	0800b92f 	.word	0x0800b92f
 800b8a8:	0800b92f 	.word	0x0800b92f
 800b8ac:	0800b92f 	.word	0x0800b92f
 800b8b0:	0800b92f 	.word	0x0800b92f
 800b8b4:	0800b92f 	.word	0x0800b92f
 800b8b8:	0800b8eb 	.word	0x0800b8eb
 800b8bc:	0800b915 	.word	0x0800b915
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8c6:	b2db      	uxtb	r3, r3
 800b8c8:	2b03      	cmp	r3, #3
 800b8ca:	d107      	bne.n	800b8dc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b8cc:	f107 030a 	add.w	r3, r7, #10
 800b8d0:	2202      	movs	r2, #2
 800b8d2:	4619      	mov	r1, r3
 800b8d4:	6878      	ldr	r0, [r7, #4]
 800b8d6:	f001 fd7d 	bl	800d3d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b8da:	e032      	b.n	800b942 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b8dc:	6839      	ldr	r1, [r7, #0]
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	f001 fcfb 	bl	800d2da <USBD_CtlError>
            ret = USBD_FAIL;
 800b8e4:	2303      	movs	r3, #3
 800b8e6:	75fb      	strb	r3, [r7, #23]
          break;
 800b8e8:	e02b      	b.n	800b942 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8f0:	b2db      	uxtb	r3, r3
 800b8f2:	2b03      	cmp	r3, #3
 800b8f4:	d107      	bne.n	800b906 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b8f6:	f107 030d 	add.w	r3, r7, #13
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	4619      	mov	r1, r3
 800b8fe:	6878      	ldr	r0, [r7, #4]
 800b900:	f001 fd68 	bl	800d3d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b904:	e01d      	b.n	800b942 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b906:	6839      	ldr	r1, [r7, #0]
 800b908:	6878      	ldr	r0, [r7, #4]
 800b90a:	f001 fce6 	bl	800d2da <USBD_CtlError>
            ret = USBD_FAIL;
 800b90e:	2303      	movs	r3, #3
 800b910:	75fb      	strb	r3, [r7, #23]
          break;
 800b912:	e016      	b.n	800b942 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b91a:	b2db      	uxtb	r3, r3
 800b91c:	2b03      	cmp	r3, #3
 800b91e:	d00f      	beq.n	800b940 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800b920:	6839      	ldr	r1, [r7, #0]
 800b922:	6878      	ldr	r0, [r7, #4]
 800b924:	f001 fcd9 	bl	800d2da <USBD_CtlError>
            ret = USBD_FAIL;
 800b928:	2303      	movs	r3, #3
 800b92a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b92c:	e008      	b.n	800b940 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b92e:	6839      	ldr	r1, [r7, #0]
 800b930:	6878      	ldr	r0, [r7, #4]
 800b932:	f001 fcd2 	bl	800d2da <USBD_CtlError>
          ret = USBD_FAIL;
 800b936:	2303      	movs	r3, #3
 800b938:	75fb      	strb	r3, [r7, #23]
          break;
 800b93a:	e002      	b.n	800b942 <USBD_CDC_Setup+0x19e>
          break;
 800b93c:	bf00      	nop
 800b93e:	e008      	b.n	800b952 <USBD_CDC_Setup+0x1ae>
          break;
 800b940:	bf00      	nop
      }
      break;
 800b942:	e006      	b.n	800b952 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800b944:	6839      	ldr	r1, [r7, #0]
 800b946:	6878      	ldr	r0, [r7, #4]
 800b948:	f001 fcc7 	bl	800d2da <USBD_CtlError>
      ret = USBD_FAIL;
 800b94c:	2303      	movs	r3, #3
 800b94e:	75fb      	strb	r3, [r7, #23]
      break;
 800b950:	bf00      	nop
  }

  return (uint8_t)ret;
 800b952:	7dfb      	ldrb	r3, [r7, #23]
}
 800b954:	4618      	mov	r0, r3
 800b956:	3718      	adds	r7, #24
 800b958:	46bd      	mov	sp, r7
 800b95a:	bd80      	pop	{r7, pc}

0800b95c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b084      	sub	sp, #16
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
 800b964:	460b      	mov	r3, r1
 800b966:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b96e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	32b0      	adds	r2, #176	@ 0xb0
 800b97a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d101      	bne.n	800b986 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800b982:	2303      	movs	r3, #3
 800b984:	e065      	b.n	800ba52 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	32b0      	adds	r2, #176	@ 0xb0
 800b990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b994:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b996:	78fb      	ldrb	r3, [r7, #3]
 800b998:	f003 020f 	and.w	r2, r3, #15
 800b99c:	6879      	ldr	r1, [r7, #4]
 800b99e:	4613      	mov	r3, r2
 800b9a0:	009b      	lsls	r3, r3, #2
 800b9a2:	4413      	add	r3, r2
 800b9a4:	009b      	lsls	r3, r3, #2
 800b9a6:	440b      	add	r3, r1
 800b9a8:	3314      	adds	r3, #20
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d02f      	beq.n	800ba10 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b9b0:	78fb      	ldrb	r3, [r7, #3]
 800b9b2:	f003 020f 	and.w	r2, r3, #15
 800b9b6:	6879      	ldr	r1, [r7, #4]
 800b9b8:	4613      	mov	r3, r2
 800b9ba:	009b      	lsls	r3, r3, #2
 800b9bc:	4413      	add	r3, r2
 800b9be:	009b      	lsls	r3, r3, #2
 800b9c0:	440b      	add	r3, r1
 800b9c2:	3314      	adds	r3, #20
 800b9c4:	681a      	ldr	r2, [r3, #0]
 800b9c6:	78fb      	ldrb	r3, [r7, #3]
 800b9c8:	f003 010f 	and.w	r1, r3, #15
 800b9cc:	68f8      	ldr	r0, [r7, #12]
 800b9ce:	460b      	mov	r3, r1
 800b9d0:	00db      	lsls	r3, r3, #3
 800b9d2:	440b      	add	r3, r1
 800b9d4:	009b      	lsls	r3, r3, #2
 800b9d6:	4403      	add	r3, r0
 800b9d8:	331c      	adds	r3, #28
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	fbb2 f1f3 	udiv	r1, r2, r3
 800b9e0:	fb01 f303 	mul.w	r3, r1, r3
 800b9e4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d112      	bne.n	800ba10 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b9ea:	78fb      	ldrb	r3, [r7, #3]
 800b9ec:	f003 020f 	and.w	r2, r3, #15
 800b9f0:	6879      	ldr	r1, [r7, #4]
 800b9f2:	4613      	mov	r3, r2
 800b9f4:	009b      	lsls	r3, r3, #2
 800b9f6:	4413      	add	r3, r2
 800b9f8:	009b      	lsls	r3, r3, #2
 800b9fa:	440b      	add	r3, r1
 800b9fc:	3314      	adds	r3, #20
 800b9fe:	2200      	movs	r2, #0
 800ba00:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ba02:	78f9      	ldrb	r1, [r7, #3]
 800ba04:	2300      	movs	r3, #0
 800ba06:	2200      	movs	r2, #0
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f002 fa38 	bl	800de7e <USBD_LL_Transmit>
 800ba0e:	e01f      	b.n	800ba50 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	2200      	movs	r2, #0
 800ba14:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ba1e:	687a      	ldr	r2, [r7, #4]
 800ba20:	33b0      	adds	r3, #176	@ 0xb0
 800ba22:	009b      	lsls	r3, r3, #2
 800ba24:	4413      	add	r3, r2
 800ba26:	685b      	ldr	r3, [r3, #4]
 800ba28:	691b      	ldr	r3, [r3, #16]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d010      	beq.n	800ba50 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ba34:	687a      	ldr	r2, [r7, #4]
 800ba36:	33b0      	adds	r3, #176	@ 0xb0
 800ba38:	009b      	lsls	r3, r3, #2
 800ba3a:	4413      	add	r3, r2
 800ba3c:	685b      	ldr	r3, [r3, #4]
 800ba3e:	691b      	ldr	r3, [r3, #16]
 800ba40:	68ba      	ldr	r2, [r7, #8]
 800ba42:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800ba46:	68ba      	ldr	r2, [r7, #8]
 800ba48:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800ba4c:	78fa      	ldrb	r2, [r7, #3]
 800ba4e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800ba50:	2300      	movs	r3, #0
}
 800ba52:	4618      	mov	r0, r3
 800ba54:	3710      	adds	r7, #16
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}

0800ba5a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ba5a:	b580      	push	{r7, lr}
 800ba5c:	b084      	sub	sp, #16
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
 800ba62:	460b      	mov	r3, r1
 800ba64:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	32b0      	adds	r2, #176	@ 0xb0
 800ba70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba74:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	32b0      	adds	r2, #176	@ 0xb0
 800ba80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d101      	bne.n	800ba8c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800ba88:	2303      	movs	r3, #3
 800ba8a:	e01a      	b.n	800bac2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ba8c:	78fb      	ldrb	r3, [r7, #3]
 800ba8e:	4619      	mov	r1, r3
 800ba90:	6878      	ldr	r0, [r7, #4]
 800ba92:	f002 fa36 	bl	800df02 <USBD_LL_GetRxDataSize>
 800ba96:	4602      	mov	r2, r0
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800baa4:	687a      	ldr	r2, [r7, #4]
 800baa6:	33b0      	adds	r3, #176	@ 0xb0
 800baa8:	009b      	lsls	r3, r3, #2
 800baaa:	4413      	add	r3, r2
 800baac:	685b      	ldr	r3, [r3, #4]
 800baae:	68db      	ldr	r3, [r3, #12]
 800bab0:	68fa      	ldr	r2, [r7, #12]
 800bab2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800bab6:	68fa      	ldr	r2, [r7, #12]
 800bab8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800babc:	4611      	mov	r1, r2
 800babe:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bac0:	2300      	movs	r3, #0
}
 800bac2:	4618      	mov	r0, r3
 800bac4:	3710      	adds	r7, #16
 800bac6:	46bd      	mov	sp, r7
 800bac8:	bd80      	pop	{r7, pc}

0800baca <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800baca:	b580      	push	{r7, lr}
 800bacc:	b084      	sub	sp, #16
 800bace:	af00      	add	r7, sp, #0
 800bad0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	32b0      	adds	r2, #176	@ 0xb0
 800badc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bae0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d101      	bne.n	800baec <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bae8:	2303      	movs	r3, #3
 800baea:	e024      	b.n	800bb36 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800baf2:	687a      	ldr	r2, [r7, #4]
 800baf4:	33b0      	adds	r3, #176	@ 0xb0
 800baf6:	009b      	lsls	r3, r3, #2
 800baf8:	4413      	add	r3, r2
 800bafa:	685b      	ldr	r3, [r3, #4]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d019      	beq.n	800bb34 <USBD_CDC_EP0_RxReady+0x6a>
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800bb06:	2bff      	cmp	r3, #255	@ 0xff
 800bb08:	d014      	beq.n	800bb34 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bb10:	687a      	ldr	r2, [r7, #4]
 800bb12:	33b0      	adds	r3, #176	@ 0xb0
 800bb14:	009b      	lsls	r3, r3, #2
 800bb16:	4413      	add	r3, r2
 800bb18:	685b      	ldr	r3, [r3, #4]
 800bb1a:	689b      	ldr	r3, [r3, #8]
 800bb1c:	68fa      	ldr	r2, [r7, #12]
 800bb1e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800bb22:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800bb24:	68fa      	ldr	r2, [r7, #12]
 800bb26:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800bb2a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	22ff      	movs	r2, #255	@ 0xff
 800bb30:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800bb34:	2300      	movs	r3, #0
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	3710      	adds	r7, #16
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}
	...

0800bb40 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b086      	sub	sp, #24
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bb48:	2182      	movs	r1, #130	@ 0x82
 800bb4a:	4818      	ldr	r0, [pc, #96]	@ (800bbac <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bb4c:	f000 fd62 	bl	800c614 <USBD_GetEpDesc>
 800bb50:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bb52:	2101      	movs	r1, #1
 800bb54:	4815      	ldr	r0, [pc, #84]	@ (800bbac <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bb56:	f000 fd5d 	bl	800c614 <USBD_GetEpDesc>
 800bb5a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bb5c:	2181      	movs	r1, #129	@ 0x81
 800bb5e:	4813      	ldr	r0, [pc, #76]	@ (800bbac <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bb60:	f000 fd58 	bl	800c614 <USBD_GetEpDesc>
 800bb64:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800bb66:	697b      	ldr	r3, [r7, #20]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d002      	beq.n	800bb72 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800bb6c:	697b      	ldr	r3, [r7, #20]
 800bb6e:	2210      	movs	r2, #16
 800bb70:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bb72:	693b      	ldr	r3, [r7, #16]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d006      	beq.n	800bb86 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bb78:	693b      	ldr	r3, [r7, #16]
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bb80:	711a      	strb	r2, [r3, #4]
 800bb82:	2200      	movs	r2, #0
 800bb84:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d006      	beq.n	800bb9a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	2200      	movs	r2, #0
 800bb90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bb94:	711a      	strb	r2, [r3, #4]
 800bb96:	2200      	movs	r2, #0
 800bb98:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	2243      	movs	r2, #67	@ 0x43
 800bb9e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bba0:	4b02      	ldr	r3, [pc, #8]	@ (800bbac <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800bba2:	4618      	mov	r0, r3
 800bba4:	3718      	adds	r7, #24
 800bba6:	46bd      	mov	sp, r7
 800bba8:	bd80      	pop	{r7, pc}
 800bbaa:	bf00      	nop
 800bbac:	20000070 	.word	0x20000070

0800bbb0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b086      	sub	sp, #24
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bbb8:	2182      	movs	r1, #130	@ 0x82
 800bbba:	4818      	ldr	r0, [pc, #96]	@ (800bc1c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800bbbc:	f000 fd2a 	bl	800c614 <USBD_GetEpDesc>
 800bbc0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bbc2:	2101      	movs	r1, #1
 800bbc4:	4815      	ldr	r0, [pc, #84]	@ (800bc1c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800bbc6:	f000 fd25 	bl	800c614 <USBD_GetEpDesc>
 800bbca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bbcc:	2181      	movs	r1, #129	@ 0x81
 800bbce:	4813      	ldr	r0, [pc, #76]	@ (800bc1c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800bbd0:	f000 fd20 	bl	800c614 <USBD_GetEpDesc>
 800bbd4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800bbd6:	697b      	ldr	r3, [r7, #20]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d002      	beq.n	800bbe2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800bbdc:	697b      	ldr	r3, [r7, #20]
 800bbde:	2210      	movs	r2, #16
 800bbe0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bbe2:	693b      	ldr	r3, [r7, #16]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d006      	beq.n	800bbf6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800bbe8:	693b      	ldr	r3, [r7, #16]
 800bbea:	2200      	movs	r2, #0
 800bbec:	711a      	strb	r2, [r3, #4]
 800bbee:	2200      	movs	r2, #0
 800bbf0:	f042 0202 	orr.w	r2, r2, #2
 800bbf4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d006      	beq.n	800bc0a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	2200      	movs	r2, #0
 800bc00:	711a      	strb	r2, [r3, #4]
 800bc02:	2200      	movs	r2, #0
 800bc04:	f042 0202 	orr.w	r2, r2, #2
 800bc08:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	2243      	movs	r2, #67	@ 0x43
 800bc0e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bc10:	4b02      	ldr	r3, [pc, #8]	@ (800bc1c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800bc12:	4618      	mov	r0, r3
 800bc14:	3718      	adds	r7, #24
 800bc16:	46bd      	mov	sp, r7
 800bc18:	bd80      	pop	{r7, pc}
 800bc1a:	bf00      	nop
 800bc1c:	20000070 	.word	0x20000070

0800bc20 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b086      	sub	sp, #24
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bc28:	2182      	movs	r1, #130	@ 0x82
 800bc2a:	4818      	ldr	r0, [pc, #96]	@ (800bc8c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bc2c:	f000 fcf2 	bl	800c614 <USBD_GetEpDesc>
 800bc30:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bc32:	2101      	movs	r1, #1
 800bc34:	4815      	ldr	r0, [pc, #84]	@ (800bc8c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bc36:	f000 fced 	bl	800c614 <USBD_GetEpDesc>
 800bc3a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bc3c:	2181      	movs	r1, #129	@ 0x81
 800bc3e:	4813      	ldr	r0, [pc, #76]	@ (800bc8c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bc40:	f000 fce8 	bl	800c614 <USBD_GetEpDesc>
 800bc44:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800bc46:	697b      	ldr	r3, [r7, #20]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d002      	beq.n	800bc52 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800bc4c:	697b      	ldr	r3, [r7, #20]
 800bc4e:	2210      	movs	r2, #16
 800bc50:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bc52:	693b      	ldr	r3, [r7, #16]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d006      	beq.n	800bc66 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bc58:	693b      	ldr	r3, [r7, #16]
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bc60:	711a      	strb	r2, [r3, #4]
 800bc62:	2200      	movs	r2, #0
 800bc64:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d006      	beq.n	800bc7a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	2200      	movs	r2, #0
 800bc70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bc74:	711a      	strb	r2, [r3, #4]
 800bc76:	2200      	movs	r2, #0
 800bc78:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2243      	movs	r2, #67	@ 0x43
 800bc7e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bc80:	4b02      	ldr	r3, [pc, #8]	@ (800bc8c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	3718      	adds	r7, #24
 800bc86:	46bd      	mov	sp, r7
 800bc88:	bd80      	pop	{r7, pc}
 800bc8a:	bf00      	nop
 800bc8c:	20000070 	.word	0x20000070

0800bc90 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bc90:	b480      	push	{r7}
 800bc92:	b083      	sub	sp, #12
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	220a      	movs	r2, #10
 800bc9c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800bc9e:	4b03      	ldr	r3, [pc, #12]	@ (800bcac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bca0:	4618      	mov	r0, r3
 800bca2:	370c      	adds	r7, #12
 800bca4:	46bd      	mov	sp, r7
 800bca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcaa:	4770      	bx	lr
 800bcac:	2000002c 	.word	0x2000002c

0800bcb0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800bcb0:	b480      	push	{r7}
 800bcb2:	b083      	sub	sp, #12
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
 800bcb8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bcba:	683b      	ldr	r3, [r7, #0]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d101      	bne.n	800bcc4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bcc0:	2303      	movs	r3, #3
 800bcc2:	e009      	b.n	800bcd8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bcca:	687a      	ldr	r2, [r7, #4]
 800bccc:	33b0      	adds	r3, #176	@ 0xb0
 800bcce:	009b      	lsls	r3, r3, #2
 800bcd0:	4413      	add	r3, r2
 800bcd2:	683a      	ldr	r2, [r7, #0]
 800bcd4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800bcd6:	2300      	movs	r3, #0
}
 800bcd8:	4618      	mov	r0, r3
 800bcda:	370c      	adds	r7, #12
 800bcdc:	46bd      	mov	sp, r7
 800bcde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce2:	4770      	bx	lr

0800bce4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800bce4:	b480      	push	{r7}
 800bce6:	b087      	sub	sp, #28
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	60f8      	str	r0, [r7, #12]
 800bcec:	60b9      	str	r1, [r7, #8]
 800bcee:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	32b0      	adds	r2, #176	@ 0xb0
 800bcfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcfe:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800bd00:	697b      	ldr	r3, [r7, #20]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d101      	bne.n	800bd0a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800bd06:	2303      	movs	r3, #3
 800bd08:	e008      	b.n	800bd1c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800bd0a:	697b      	ldr	r3, [r7, #20]
 800bd0c:	68ba      	ldr	r2, [r7, #8]
 800bd0e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800bd12:	697b      	ldr	r3, [r7, #20]
 800bd14:	687a      	ldr	r2, [r7, #4]
 800bd16:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800bd1a:	2300      	movs	r3, #0
}
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	371c      	adds	r7, #28
 800bd20:	46bd      	mov	sp, r7
 800bd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd26:	4770      	bx	lr

0800bd28 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800bd28:	b480      	push	{r7}
 800bd2a:	b085      	sub	sp, #20
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
 800bd30:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	32b0      	adds	r2, #176	@ 0xb0
 800bd3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd40:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d101      	bne.n	800bd4c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800bd48:	2303      	movs	r3, #3
 800bd4a:	e004      	b.n	800bd56 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	683a      	ldr	r2, [r7, #0]
 800bd50:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800bd54:	2300      	movs	r3, #0
}
 800bd56:	4618      	mov	r0, r3
 800bd58:	3714      	adds	r7, #20
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd60:	4770      	bx	lr
	...

0800bd64 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b084      	sub	sp, #16
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	32b0      	adds	r2, #176	@ 0xb0
 800bd76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd7a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800bd7c:	2301      	movs	r3, #1
 800bd7e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800bd80:	68bb      	ldr	r3, [r7, #8]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d101      	bne.n	800bd8a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800bd86:	2303      	movs	r3, #3
 800bd88:	e025      	b.n	800bdd6 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800bd8a:	68bb      	ldr	r3, [r7, #8]
 800bd8c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d11f      	bne.n	800bdd4 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800bd94:	68bb      	ldr	r3, [r7, #8]
 800bd96:	2201      	movs	r2, #1
 800bd98:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800bd9c:	4b10      	ldr	r3, [pc, #64]	@ (800bde0 <USBD_CDC_TransmitPacket+0x7c>)
 800bd9e:	781b      	ldrb	r3, [r3, #0]
 800bda0:	f003 020f 	and.w	r2, r3, #15
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800bdaa:	6878      	ldr	r0, [r7, #4]
 800bdac:	4613      	mov	r3, r2
 800bdae:	009b      	lsls	r3, r3, #2
 800bdb0:	4413      	add	r3, r2
 800bdb2:	009b      	lsls	r3, r3, #2
 800bdb4:	4403      	add	r3, r0
 800bdb6:	3314      	adds	r3, #20
 800bdb8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800bdba:	4b09      	ldr	r3, [pc, #36]	@ (800bde0 <USBD_CDC_TransmitPacket+0x7c>)
 800bdbc:	7819      	ldrb	r1, [r3, #0]
 800bdbe:	68bb      	ldr	r3, [r7, #8]
 800bdc0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800bdc4:	68bb      	ldr	r3, [r7, #8]
 800bdc6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800bdca:	6878      	ldr	r0, [r7, #4]
 800bdcc:	f002 f857 	bl	800de7e <USBD_LL_Transmit>

    ret = USBD_OK;
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800bdd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	3710      	adds	r7, #16
 800bdda:	46bd      	mov	sp, r7
 800bddc:	bd80      	pop	{r7, pc}
 800bdde:	bf00      	nop
 800bde0:	200000b3 	.word	0x200000b3

0800bde4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b084      	sub	sp, #16
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	32b0      	adds	r2, #176	@ 0xb0
 800bdf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdfa:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	32b0      	adds	r2, #176	@ 0xb0
 800be06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d101      	bne.n	800be12 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800be0e:	2303      	movs	r3, #3
 800be10:	e018      	b.n	800be44 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	7c1b      	ldrb	r3, [r3, #16]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d10a      	bne.n	800be30 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800be1a:	4b0c      	ldr	r3, [pc, #48]	@ (800be4c <USBD_CDC_ReceivePacket+0x68>)
 800be1c:	7819      	ldrb	r1, [r3, #0]
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800be24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800be28:	6878      	ldr	r0, [r7, #4]
 800be2a:	f002 f849 	bl	800dec0 <USBD_LL_PrepareReceive>
 800be2e:	e008      	b.n	800be42 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800be30:	4b06      	ldr	r3, [pc, #24]	@ (800be4c <USBD_CDC_ReceivePacket+0x68>)
 800be32:	7819      	ldrb	r1, [r3, #0]
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800be3a:	2340      	movs	r3, #64	@ 0x40
 800be3c:	6878      	ldr	r0, [r7, #4]
 800be3e:	f002 f83f 	bl	800dec0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800be42:	2300      	movs	r3, #0
}
 800be44:	4618      	mov	r0, r3
 800be46:	3710      	adds	r7, #16
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}
 800be4c:	200000b4 	.word	0x200000b4

0800be50 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b086      	sub	sp, #24
 800be54:	af00      	add	r7, sp, #0
 800be56:	60f8      	str	r0, [r7, #12]
 800be58:	60b9      	str	r1, [r7, #8]
 800be5a:	4613      	mov	r3, r2
 800be5c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d101      	bne.n	800be68 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800be64:	2303      	movs	r3, #3
 800be66:	e01f      	b.n	800bea8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	2200      	movs	r2, #0
 800be6c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	2200      	movs	r2, #0
 800be74:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	2200      	movs	r2, #0
 800be7c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d003      	beq.n	800be8e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	68ba      	ldr	r2, [r7, #8]
 800be8a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	2201      	movs	r2, #1
 800be92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	79fa      	ldrb	r2, [r7, #7]
 800be9a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800be9c:	68f8      	ldr	r0, [r7, #12]
 800be9e:	f001 feb5 	bl	800dc0c <USBD_LL_Init>
 800bea2:	4603      	mov	r3, r0
 800bea4:	75fb      	strb	r3, [r7, #23]

  return ret;
 800bea6:	7dfb      	ldrb	r3, [r7, #23]
}
 800bea8:	4618      	mov	r0, r3
 800beaa:	3718      	adds	r7, #24
 800beac:	46bd      	mov	sp, r7
 800beae:	bd80      	pop	{r7, pc}

0800beb0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b084      	sub	sp, #16
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
 800beb8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800beba:	2300      	movs	r3, #0
 800bebc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800bebe:	683b      	ldr	r3, [r7, #0]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d101      	bne.n	800bec8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800bec4:	2303      	movs	r3, #3
 800bec6:	e025      	b.n	800bf14 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	683a      	ldr	r2, [r7, #0]
 800becc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	32ae      	adds	r2, #174	@ 0xae
 800beda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d00f      	beq.n	800bf04 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	32ae      	adds	r2, #174	@ 0xae
 800beee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bef4:	f107 020e 	add.w	r2, r7, #14
 800bef8:	4610      	mov	r0, r2
 800befa:	4798      	blx	r3
 800befc:	4602      	mov	r2, r0
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bf0a:	1c5a      	adds	r2, r3, #1
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800bf12:	2300      	movs	r3, #0
}
 800bf14:	4618      	mov	r0, r3
 800bf16:	3710      	adds	r7, #16
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}

0800bf1c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b082      	sub	sp, #8
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f001 fec1 	bl	800dcac <USBD_LL_Start>
 800bf2a:	4603      	mov	r3, r0
}
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	3708      	adds	r7, #8
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bd80      	pop	{r7, pc}

0800bf34 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800bf34:	b480      	push	{r7}
 800bf36:	b083      	sub	sp, #12
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bf3c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800bf3e:	4618      	mov	r0, r3
 800bf40:	370c      	adds	r7, #12
 800bf42:	46bd      	mov	sp, r7
 800bf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf48:	4770      	bx	lr

0800bf4a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bf4a:	b580      	push	{r7, lr}
 800bf4c:	b084      	sub	sp, #16
 800bf4e:	af00      	add	r7, sp, #0
 800bf50:	6078      	str	r0, [r7, #4]
 800bf52:	460b      	mov	r3, r1
 800bf54:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800bf56:	2300      	movs	r3, #0
 800bf58:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d009      	beq.n	800bf78 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	78fa      	ldrb	r2, [r7, #3]
 800bf6e:	4611      	mov	r1, r2
 800bf70:	6878      	ldr	r0, [r7, #4]
 800bf72:	4798      	blx	r3
 800bf74:	4603      	mov	r3, r0
 800bf76:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bf78:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3710      	adds	r7, #16
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}

0800bf82 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bf82:	b580      	push	{r7, lr}
 800bf84:	b084      	sub	sp, #16
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]
 800bf8a:	460b      	mov	r3, r1
 800bf8c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800bf8e:	2300      	movs	r3, #0
 800bf90:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf98:	685b      	ldr	r3, [r3, #4]
 800bf9a:	78fa      	ldrb	r2, [r7, #3]
 800bf9c:	4611      	mov	r1, r2
 800bf9e:	6878      	ldr	r0, [r7, #4]
 800bfa0:	4798      	blx	r3
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d001      	beq.n	800bfac <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800bfa8:	2303      	movs	r3, #3
 800bfaa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bfac:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfae:	4618      	mov	r0, r3
 800bfb0:	3710      	adds	r7, #16
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	bd80      	pop	{r7, pc}

0800bfb6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800bfb6:	b580      	push	{r7, lr}
 800bfb8:	b084      	sub	sp, #16
 800bfba:	af00      	add	r7, sp, #0
 800bfbc:	6078      	str	r0, [r7, #4]
 800bfbe:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bfc6:	6839      	ldr	r1, [r7, #0]
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f001 f94c 	bl	800d266 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	2201      	movs	r2, #1
 800bfd2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800bfdc:	461a      	mov	r2, r3
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bfea:	f003 031f 	and.w	r3, r3, #31
 800bfee:	2b02      	cmp	r3, #2
 800bff0:	d01a      	beq.n	800c028 <USBD_LL_SetupStage+0x72>
 800bff2:	2b02      	cmp	r3, #2
 800bff4:	d822      	bhi.n	800c03c <USBD_LL_SetupStage+0x86>
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d002      	beq.n	800c000 <USBD_LL_SetupStage+0x4a>
 800bffa:	2b01      	cmp	r3, #1
 800bffc:	d00a      	beq.n	800c014 <USBD_LL_SetupStage+0x5e>
 800bffe:	e01d      	b.n	800c03c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c006:	4619      	mov	r1, r3
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f000 fb77 	bl	800c6fc <USBD_StdDevReq>
 800c00e:	4603      	mov	r3, r0
 800c010:	73fb      	strb	r3, [r7, #15]
      break;
 800c012:	e020      	b.n	800c056 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c01a:	4619      	mov	r1, r3
 800c01c:	6878      	ldr	r0, [r7, #4]
 800c01e:	f000 fbdf 	bl	800c7e0 <USBD_StdItfReq>
 800c022:	4603      	mov	r3, r0
 800c024:	73fb      	strb	r3, [r7, #15]
      break;
 800c026:	e016      	b.n	800c056 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c02e:	4619      	mov	r1, r3
 800c030:	6878      	ldr	r0, [r7, #4]
 800c032:	f000 fc41 	bl	800c8b8 <USBD_StdEPReq>
 800c036:	4603      	mov	r3, r0
 800c038:	73fb      	strb	r3, [r7, #15]
      break;
 800c03a:	e00c      	b.n	800c056 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c042:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c046:	b2db      	uxtb	r3, r3
 800c048:	4619      	mov	r1, r3
 800c04a:	6878      	ldr	r0, [r7, #4]
 800c04c:	f001 fe8e 	bl	800dd6c <USBD_LL_StallEP>
 800c050:	4603      	mov	r3, r0
 800c052:	73fb      	strb	r3, [r7, #15]
      break;
 800c054:	bf00      	nop
  }

  return ret;
 800c056:	7bfb      	ldrb	r3, [r7, #15]
}
 800c058:	4618      	mov	r0, r3
 800c05a:	3710      	adds	r7, #16
 800c05c:	46bd      	mov	sp, r7
 800c05e:	bd80      	pop	{r7, pc}

0800c060 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b086      	sub	sp, #24
 800c064:	af00      	add	r7, sp, #0
 800c066:	60f8      	str	r0, [r7, #12]
 800c068:	460b      	mov	r3, r1
 800c06a:	607a      	str	r2, [r7, #4]
 800c06c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800c06e:	2300      	movs	r3, #0
 800c070:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800c072:	7afb      	ldrb	r3, [r7, #11]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d177      	bne.n	800c168 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800c07e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c086:	2b03      	cmp	r3, #3
 800c088:	f040 80a1 	bne.w	800c1ce <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800c08c:	693b      	ldr	r3, [r7, #16]
 800c08e:	685b      	ldr	r3, [r3, #4]
 800c090:	693a      	ldr	r2, [r7, #16]
 800c092:	8992      	ldrh	r2, [r2, #12]
 800c094:	4293      	cmp	r3, r2
 800c096:	d91c      	bls.n	800c0d2 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800c098:	693b      	ldr	r3, [r7, #16]
 800c09a:	685b      	ldr	r3, [r3, #4]
 800c09c:	693a      	ldr	r2, [r7, #16]
 800c09e:	8992      	ldrh	r2, [r2, #12]
 800c0a0:	1a9a      	subs	r2, r3, r2
 800c0a2:	693b      	ldr	r3, [r7, #16]
 800c0a4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800c0a6:	693b      	ldr	r3, [r7, #16]
 800c0a8:	691b      	ldr	r3, [r3, #16]
 800c0aa:	693a      	ldr	r2, [r7, #16]
 800c0ac:	8992      	ldrh	r2, [r2, #12]
 800c0ae:	441a      	add	r2, r3
 800c0b0:	693b      	ldr	r3, [r7, #16]
 800c0b2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	6919      	ldr	r1, [r3, #16]
 800c0b8:	693b      	ldr	r3, [r7, #16]
 800c0ba:	899b      	ldrh	r3, [r3, #12]
 800c0bc:	461a      	mov	r2, r3
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	685b      	ldr	r3, [r3, #4]
 800c0c2:	4293      	cmp	r3, r2
 800c0c4:	bf38      	it	cc
 800c0c6:	4613      	movcc	r3, r2
 800c0c8:	461a      	mov	r2, r3
 800c0ca:	68f8      	ldr	r0, [r7, #12]
 800c0cc:	f001 f9d2 	bl	800d474 <USBD_CtlContinueRx>
 800c0d0:	e07d      	b.n	800c1ce <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c0d8:	f003 031f 	and.w	r3, r3, #31
 800c0dc:	2b02      	cmp	r3, #2
 800c0de:	d014      	beq.n	800c10a <USBD_LL_DataOutStage+0xaa>
 800c0e0:	2b02      	cmp	r3, #2
 800c0e2:	d81d      	bhi.n	800c120 <USBD_LL_DataOutStage+0xc0>
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d002      	beq.n	800c0ee <USBD_LL_DataOutStage+0x8e>
 800c0e8:	2b01      	cmp	r3, #1
 800c0ea:	d003      	beq.n	800c0f4 <USBD_LL_DataOutStage+0x94>
 800c0ec:	e018      	b.n	800c120 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	75bb      	strb	r3, [r7, #22]
            break;
 800c0f2:	e018      	b.n	800c126 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c0fa:	b2db      	uxtb	r3, r3
 800c0fc:	4619      	mov	r1, r3
 800c0fe:	68f8      	ldr	r0, [r7, #12]
 800c100:	f000 fa6e 	bl	800c5e0 <USBD_CoreFindIF>
 800c104:	4603      	mov	r3, r0
 800c106:	75bb      	strb	r3, [r7, #22]
            break;
 800c108:	e00d      	b.n	800c126 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c110:	b2db      	uxtb	r3, r3
 800c112:	4619      	mov	r1, r3
 800c114:	68f8      	ldr	r0, [r7, #12]
 800c116:	f000 fa70 	bl	800c5fa <USBD_CoreFindEP>
 800c11a:	4603      	mov	r3, r0
 800c11c:	75bb      	strb	r3, [r7, #22]
            break;
 800c11e:	e002      	b.n	800c126 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800c120:	2300      	movs	r3, #0
 800c122:	75bb      	strb	r3, [r7, #22]
            break;
 800c124:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800c126:	7dbb      	ldrb	r3, [r7, #22]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d119      	bne.n	800c160 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c132:	b2db      	uxtb	r3, r3
 800c134:	2b03      	cmp	r3, #3
 800c136:	d113      	bne.n	800c160 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800c138:	7dba      	ldrb	r2, [r7, #22]
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	32ae      	adds	r2, #174	@ 0xae
 800c13e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c142:	691b      	ldr	r3, [r3, #16]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d00b      	beq.n	800c160 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800c148:	7dba      	ldrb	r2, [r7, #22]
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800c150:	7dba      	ldrb	r2, [r7, #22]
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	32ae      	adds	r2, #174	@ 0xae
 800c156:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c15a:	691b      	ldr	r3, [r3, #16]
 800c15c:	68f8      	ldr	r0, [r7, #12]
 800c15e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c160:	68f8      	ldr	r0, [r7, #12]
 800c162:	f001 f998 	bl	800d496 <USBD_CtlSendStatus>
 800c166:	e032      	b.n	800c1ce <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800c168:	7afb      	ldrb	r3, [r7, #11]
 800c16a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c16e:	b2db      	uxtb	r3, r3
 800c170:	4619      	mov	r1, r3
 800c172:	68f8      	ldr	r0, [r7, #12]
 800c174:	f000 fa41 	bl	800c5fa <USBD_CoreFindEP>
 800c178:	4603      	mov	r3, r0
 800c17a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c17c:	7dbb      	ldrb	r3, [r7, #22]
 800c17e:	2bff      	cmp	r3, #255	@ 0xff
 800c180:	d025      	beq.n	800c1ce <USBD_LL_DataOutStage+0x16e>
 800c182:	7dbb      	ldrb	r3, [r7, #22]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d122      	bne.n	800c1ce <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c18e:	b2db      	uxtb	r3, r3
 800c190:	2b03      	cmp	r3, #3
 800c192:	d117      	bne.n	800c1c4 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800c194:	7dba      	ldrb	r2, [r7, #22]
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	32ae      	adds	r2, #174	@ 0xae
 800c19a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c19e:	699b      	ldr	r3, [r3, #24]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d00f      	beq.n	800c1c4 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800c1a4:	7dba      	ldrb	r2, [r7, #22]
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800c1ac:	7dba      	ldrb	r2, [r7, #22]
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	32ae      	adds	r2, #174	@ 0xae
 800c1b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1b6:	699b      	ldr	r3, [r3, #24]
 800c1b8:	7afa      	ldrb	r2, [r7, #11]
 800c1ba:	4611      	mov	r1, r2
 800c1bc:	68f8      	ldr	r0, [r7, #12]
 800c1be:	4798      	blx	r3
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800c1c4:	7dfb      	ldrb	r3, [r7, #23]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d001      	beq.n	800c1ce <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800c1ca:	7dfb      	ldrb	r3, [r7, #23]
 800c1cc:	e000      	b.n	800c1d0 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800c1ce:	2300      	movs	r3, #0
}
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	3718      	adds	r7, #24
 800c1d4:	46bd      	mov	sp, r7
 800c1d6:	bd80      	pop	{r7, pc}

0800c1d8 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b086      	sub	sp, #24
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	60f8      	str	r0, [r7, #12]
 800c1e0:	460b      	mov	r3, r1
 800c1e2:	607a      	str	r2, [r7, #4]
 800c1e4:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800c1e6:	7afb      	ldrb	r3, [r7, #11]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d178      	bne.n	800c2de <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	3314      	adds	r3, #20
 800c1f0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c1f8:	2b02      	cmp	r3, #2
 800c1fa:	d163      	bne.n	800c2c4 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800c1fc:	693b      	ldr	r3, [r7, #16]
 800c1fe:	685b      	ldr	r3, [r3, #4]
 800c200:	693a      	ldr	r2, [r7, #16]
 800c202:	8992      	ldrh	r2, [r2, #12]
 800c204:	4293      	cmp	r3, r2
 800c206:	d91c      	bls.n	800c242 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800c208:	693b      	ldr	r3, [r7, #16]
 800c20a:	685b      	ldr	r3, [r3, #4]
 800c20c:	693a      	ldr	r2, [r7, #16]
 800c20e:	8992      	ldrh	r2, [r2, #12]
 800c210:	1a9a      	subs	r2, r3, r2
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800c216:	693b      	ldr	r3, [r7, #16]
 800c218:	691b      	ldr	r3, [r3, #16]
 800c21a:	693a      	ldr	r2, [r7, #16]
 800c21c:	8992      	ldrh	r2, [r2, #12]
 800c21e:	441a      	add	r2, r3
 800c220:	693b      	ldr	r3, [r7, #16]
 800c222:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800c224:	693b      	ldr	r3, [r7, #16]
 800c226:	6919      	ldr	r1, [r3, #16]
 800c228:	693b      	ldr	r3, [r7, #16]
 800c22a:	685b      	ldr	r3, [r3, #4]
 800c22c:	461a      	mov	r2, r3
 800c22e:	68f8      	ldr	r0, [r7, #12]
 800c230:	f001 f8ee 	bl	800d410 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c234:	2300      	movs	r3, #0
 800c236:	2200      	movs	r2, #0
 800c238:	2100      	movs	r1, #0
 800c23a:	68f8      	ldr	r0, [r7, #12]
 800c23c:	f001 fe40 	bl	800dec0 <USBD_LL_PrepareReceive>
 800c240:	e040      	b.n	800c2c4 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c242:	693b      	ldr	r3, [r7, #16]
 800c244:	899b      	ldrh	r3, [r3, #12]
 800c246:	461a      	mov	r2, r3
 800c248:	693b      	ldr	r3, [r7, #16]
 800c24a:	685b      	ldr	r3, [r3, #4]
 800c24c:	429a      	cmp	r2, r3
 800c24e:	d11c      	bne.n	800c28a <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800c250:	693b      	ldr	r3, [r7, #16]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	693a      	ldr	r2, [r7, #16]
 800c256:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c258:	4293      	cmp	r3, r2
 800c25a:	d316      	bcc.n	800c28a <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800c25c:	693b      	ldr	r3, [r7, #16]
 800c25e:	681a      	ldr	r2, [r3, #0]
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c266:	429a      	cmp	r2, r3
 800c268:	d20f      	bcs.n	800c28a <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c26a:	2200      	movs	r2, #0
 800c26c:	2100      	movs	r1, #0
 800c26e:	68f8      	ldr	r0, [r7, #12]
 800c270:	f001 f8ce 	bl	800d410 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	2200      	movs	r2, #0
 800c278:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c27c:	2300      	movs	r3, #0
 800c27e:	2200      	movs	r2, #0
 800c280:	2100      	movs	r1, #0
 800c282:	68f8      	ldr	r0, [r7, #12]
 800c284:	f001 fe1c 	bl	800dec0 <USBD_LL_PrepareReceive>
 800c288:	e01c      	b.n	800c2c4 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c290:	b2db      	uxtb	r3, r3
 800c292:	2b03      	cmp	r3, #3
 800c294:	d10f      	bne.n	800c2b6 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c29c:	68db      	ldr	r3, [r3, #12]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d009      	beq.n	800c2b6 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c2b0:	68db      	ldr	r3, [r3, #12]
 800c2b2:	68f8      	ldr	r0, [r7, #12]
 800c2b4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c2b6:	2180      	movs	r1, #128	@ 0x80
 800c2b8:	68f8      	ldr	r0, [r7, #12]
 800c2ba:	f001 fd57 	bl	800dd6c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c2be:	68f8      	ldr	r0, [r7, #12]
 800c2c0:	f001 f8fc 	bl	800d4bc <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d03a      	beq.n	800c344 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800c2ce:	68f8      	ldr	r0, [r7, #12]
 800c2d0:	f7ff fe30 	bl	800bf34 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c2dc:	e032      	b.n	800c344 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c2de:	7afb      	ldrb	r3, [r7, #11]
 800c2e0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c2e4:	b2db      	uxtb	r3, r3
 800c2e6:	4619      	mov	r1, r3
 800c2e8:	68f8      	ldr	r0, [r7, #12]
 800c2ea:	f000 f986 	bl	800c5fa <USBD_CoreFindEP>
 800c2ee:	4603      	mov	r3, r0
 800c2f0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c2f2:	7dfb      	ldrb	r3, [r7, #23]
 800c2f4:	2bff      	cmp	r3, #255	@ 0xff
 800c2f6:	d025      	beq.n	800c344 <USBD_LL_DataInStage+0x16c>
 800c2f8:	7dfb      	ldrb	r3, [r7, #23]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d122      	bne.n	800c344 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c304:	b2db      	uxtb	r3, r3
 800c306:	2b03      	cmp	r3, #3
 800c308:	d11c      	bne.n	800c344 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c30a:	7dfa      	ldrb	r2, [r7, #23]
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	32ae      	adds	r2, #174	@ 0xae
 800c310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c314:	695b      	ldr	r3, [r3, #20]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d014      	beq.n	800c344 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800c31a:	7dfa      	ldrb	r2, [r7, #23]
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c322:	7dfa      	ldrb	r2, [r7, #23]
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	32ae      	adds	r2, #174	@ 0xae
 800c328:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c32c:	695b      	ldr	r3, [r3, #20]
 800c32e:	7afa      	ldrb	r2, [r7, #11]
 800c330:	4611      	mov	r1, r2
 800c332:	68f8      	ldr	r0, [r7, #12]
 800c334:	4798      	blx	r3
 800c336:	4603      	mov	r3, r0
 800c338:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800c33a:	7dbb      	ldrb	r3, [r7, #22]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d001      	beq.n	800c344 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800c340:	7dbb      	ldrb	r3, [r7, #22]
 800c342:	e000      	b.n	800c346 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800c344:	2300      	movs	r3, #0
}
 800c346:	4618      	mov	r0, r3
 800c348:	3718      	adds	r7, #24
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}

0800c34e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c34e:	b580      	push	{r7, lr}
 800c350:	b084      	sub	sp, #16
 800c352:	af00      	add	r7, sp, #0
 800c354:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c356:	2300      	movs	r3, #0
 800c358:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2201      	movs	r2, #1
 800c35e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	2200      	movs	r2, #0
 800c366:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	2200      	movs	r2, #0
 800c36e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	2200      	movs	r2, #0
 800c374:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2200      	movs	r2, #0
 800c37c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c386:	2b00      	cmp	r3, #0
 800c388:	d014      	beq.n	800c3b4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c390:	685b      	ldr	r3, [r3, #4]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d00e      	beq.n	800c3b4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c39c:	685b      	ldr	r3, [r3, #4]
 800c39e:	687a      	ldr	r2, [r7, #4]
 800c3a0:	6852      	ldr	r2, [r2, #4]
 800c3a2:	b2d2      	uxtb	r2, r2
 800c3a4:	4611      	mov	r1, r2
 800c3a6:	6878      	ldr	r0, [r7, #4]
 800c3a8:	4798      	blx	r3
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d001      	beq.n	800c3b4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800c3b0:	2303      	movs	r3, #3
 800c3b2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c3b4:	2340      	movs	r3, #64	@ 0x40
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	2100      	movs	r1, #0
 800c3ba:	6878      	ldr	r0, [r7, #4]
 800c3bc:	f001 fc91 	bl	800dce2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2201      	movs	r2, #1
 800c3c4:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2240      	movs	r2, #64	@ 0x40
 800c3cc:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c3d0:	2340      	movs	r3, #64	@ 0x40
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	2180      	movs	r1, #128	@ 0x80
 800c3d6:	6878      	ldr	r0, [r7, #4]
 800c3d8:	f001 fc83 	bl	800dce2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2201      	movs	r2, #1
 800c3e0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	2240      	movs	r2, #64	@ 0x40
 800c3e8:	841a      	strh	r2, [r3, #32]

  return ret;
 800c3ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	3710      	adds	r7, #16
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	bd80      	pop	{r7, pc}

0800c3f4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c3f4:	b480      	push	{r7}
 800c3f6:	b083      	sub	sp, #12
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	78fa      	ldrb	r2, [r7, #3]
 800c404:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c406:	2300      	movs	r3, #0
}
 800c408:	4618      	mov	r0, r3
 800c40a:	370c      	adds	r7, #12
 800c40c:	46bd      	mov	sp, r7
 800c40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c412:	4770      	bx	lr

0800c414 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c414:	b480      	push	{r7}
 800c416:	b083      	sub	sp, #12
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c422:	b2db      	uxtb	r3, r3
 800c424:	2b04      	cmp	r3, #4
 800c426:	d006      	beq.n	800c436 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c42e:	b2da      	uxtb	r2, r3
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2204      	movs	r2, #4
 800c43a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800c43e:	2300      	movs	r3, #0
}
 800c440:	4618      	mov	r0, r3
 800c442:	370c      	adds	r7, #12
 800c444:	46bd      	mov	sp, r7
 800c446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44a:	4770      	bx	lr

0800c44c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c44c:	b480      	push	{r7}
 800c44e:	b083      	sub	sp, #12
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c45a:	b2db      	uxtb	r3, r3
 800c45c:	2b04      	cmp	r3, #4
 800c45e:	d106      	bne.n	800c46e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800c466:	b2da      	uxtb	r2, r3
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800c46e:	2300      	movs	r3, #0
}
 800c470:	4618      	mov	r0, r3
 800c472:	370c      	adds	r7, #12
 800c474:	46bd      	mov	sp, r7
 800c476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47a:	4770      	bx	lr

0800c47c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b082      	sub	sp, #8
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c48a:	b2db      	uxtb	r3, r3
 800c48c:	2b03      	cmp	r3, #3
 800c48e:	d110      	bne.n	800c4b2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c496:	2b00      	cmp	r3, #0
 800c498:	d00b      	beq.n	800c4b2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c4a0:	69db      	ldr	r3, [r3, #28]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d005      	beq.n	800c4b2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c4ac:	69db      	ldr	r3, [r3, #28]
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800c4b2:	2300      	movs	r3, #0
}
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	3708      	adds	r7, #8
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	bd80      	pop	{r7, pc}

0800c4bc <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b082      	sub	sp, #8
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
 800c4c4:	460b      	mov	r3, r1
 800c4c6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	32ae      	adds	r2, #174	@ 0xae
 800c4d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d101      	bne.n	800c4de <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800c4da:	2303      	movs	r3, #3
 800c4dc:	e01c      	b.n	800c518 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c4e4:	b2db      	uxtb	r3, r3
 800c4e6:	2b03      	cmp	r3, #3
 800c4e8:	d115      	bne.n	800c516 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	32ae      	adds	r2, #174	@ 0xae
 800c4f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4f8:	6a1b      	ldr	r3, [r3, #32]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d00b      	beq.n	800c516 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	32ae      	adds	r2, #174	@ 0xae
 800c508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c50c:	6a1b      	ldr	r3, [r3, #32]
 800c50e:	78fa      	ldrb	r2, [r7, #3]
 800c510:	4611      	mov	r1, r2
 800c512:	6878      	ldr	r0, [r7, #4]
 800c514:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c516:	2300      	movs	r3, #0
}
 800c518:	4618      	mov	r0, r3
 800c51a:	3708      	adds	r7, #8
 800c51c:	46bd      	mov	sp, r7
 800c51e:	bd80      	pop	{r7, pc}

0800c520 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c520:	b580      	push	{r7, lr}
 800c522:	b082      	sub	sp, #8
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
 800c528:	460b      	mov	r3, r1
 800c52a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	32ae      	adds	r2, #174	@ 0xae
 800c536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d101      	bne.n	800c542 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800c53e:	2303      	movs	r3, #3
 800c540:	e01c      	b.n	800c57c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c548:	b2db      	uxtb	r3, r3
 800c54a:	2b03      	cmp	r3, #3
 800c54c:	d115      	bne.n	800c57a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	32ae      	adds	r2, #174	@ 0xae
 800c558:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c55c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d00b      	beq.n	800c57a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	32ae      	adds	r2, #174	@ 0xae
 800c56c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c572:	78fa      	ldrb	r2, [r7, #3]
 800c574:	4611      	mov	r1, r2
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c57a:	2300      	movs	r3, #0
}
 800c57c:	4618      	mov	r0, r3
 800c57e:	3708      	adds	r7, #8
 800c580:	46bd      	mov	sp, r7
 800c582:	bd80      	pop	{r7, pc}

0800c584 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c584:	b480      	push	{r7}
 800c586:	b083      	sub	sp, #12
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c58c:	2300      	movs	r3, #0
}
 800c58e:	4618      	mov	r0, r3
 800c590:	370c      	adds	r7, #12
 800c592:	46bd      	mov	sp, r7
 800c594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c598:	4770      	bx	lr

0800c59a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c59a:	b580      	push	{r7, lr}
 800c59c:	b084      	sub	sp, #16
 800c59e:	af00      	add	r7, sp, #0
 800c5a0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	2201      	movs	r2, #1
 800c5aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d00e      	beq.n	800c5d6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c5be:	685b      	ldr	r3, [r3, #4]
 800c5c0:	687a      	ldr	r2, [r7, #4]
 800c5c2:	6852      	ldr	r2, [r2, #4]
 800c5c4:	b2d2      	uxtb	r2, r2
 800c5c6:	4611      	mov	r1, r2
 800c5c8:	6878      	ldr	r0, [r7, #4]
 800c5ca:	4798      	blx	r3
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d001      	beq.n	800c5d6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c5d2:	2303      	movs	r3, #3
 800c5d4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c5d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5d8:	4618      	mov	r0, r3
 800c5da:	3710      	adds	r7, #16
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	bd80      	pop	{r7, pc}

0800c5e0 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c5e0:	b480      	push	{r7}
 800c5e2:	b083      	sub	sp, #12
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
 800c5e8:	460b      	mov	r3, r1
 800c5ea:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c5ec:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	370c      	adds	r7, #12
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f8:	4770      	bx	lr

0800c5fa <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c5fa:	b480      	push	{r7}
 800c5fc:	b083      	sub	sp, #12
 800c5fe:	af00      	add	r7, sp, #0
 800c600:	6078      	str	r0, [r7, #4]
 800c602:	460b      	mov	r3, r1
 800c604:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c606:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c608:	4618      	mov	r0, r3
 800c60a:	370c      	adds	r7, #12
 800c60c:	46bd      	mov	sp, r7
 800c60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c612:	4770      	bx	lr

0800c614 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b086      	sub	sp, #24
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
 800c61c:	460b      	mov	r3, r1
 800c61e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c628:	2300      	movs	r3, #0
 800c62a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	885b      	ldrh	r3, [r3, #2]
 800c630:	b29b      	uxth	r3, r3
 800c632:	68fa      	ldr	r2, [r7, #12]
 800c634:	7812      	ldrb	r2, [r2, #0]
 800c636:	4293      	cmp	r3, r2
 800c638:	d91f      	bls.n	800c67a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	781b      	ldrb	r3, [r3, #0]
 800c63e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c640:	e013      	b.n	800c66a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c642:	f107 030a 	add.w	r3, r7, #10
 800c646:	4619      	mov	r1, r3
 800c648:	6978      	ldr	r0, [r7, #20]
 800c64a:	f000 f81b 	bl	800c684 <USBD_GetNextDesc>
 800c64e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c650:	697b      	ldr	r3, [r7, #20]
 800c652:	785b      	ldrb	r3, [r3, #1]
 800c654:	2b05      	cmp	r3, #5
 800c656:	d108      	bne.n	800c66a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c658:	697b      	ldr	r3, [r7, #20]
 800c65a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c65c:	693b      	ldr	r3, [r7, #16]
 800c65e:	789b      	ldrb	r3, [r3, #2]
 800c660:	78fa      	ldrb	r2, [r7, #3]
 800c662:	429a      	cmp	r2, r3
 800c664:	d008      	beq.n	800c678 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c666:	2300      	movs	r3, #0
 800c668:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	885b      	ldrh	r3, [r3, #2]
 800c66e:	b29a      	uxth	r2, r3
 800c670:	897b      	ldrh	r3, [r7, #10]
 800c672:	429a      	cmp	r2, r3
 800c674:	d8e5      	bhi.n	800c642 <USBD_GetEpDesc+0x2e>
 800c676:	e000      	b.n	800c67a <USBD_GetEpDesc+0x66>
          break;
 800c678:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c67a:	693b      	ldr	r3, [r7, #16]
}
 800c67c:	4618      	mov	r0, r3
 800c67e:	3718      	adds	r7, #24
 800c680:	46bd      	mov	sp, r7
 800c682:	bd80      	pop	{r7, pc}

0800c684 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c684:	b480      	push	{r7}
 800c686:	b085      	sub	sp, #20
 800c688:	af00      	add	r7, sp, #0
 800c68a:	6078      	str	r0, [r7, #4]
 800c68c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	881b      	ldrh	r3, [r3, #0]
 800c696:	68fa      	ldr	r2, [r7, #12]
 800c698:	7812      	ldrb	r2, [r2, #0]
 800c69a:	4413      	add	r3, r2
 800c69c:	b29a      	uxth	r2, r3
 800c69e:	683b      	ldr	r3, [r7, #0]
 800c6a0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	781b      	ldrb	r3, [r3, #0]
 800c6a6:	461a      	mov	r2, r3
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	4413      	add	r3, r2
 800c6ac:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c6ae:	68fb      	ldr	r3, [r7, #12]
}
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	3714      	adds	r7, #20
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ba:	4770      	bx	lr

0800c6bc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c6bc:	b480      	push	{r7}
 800c6be:	b087      	sub	sp, #28
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c6c8:	697b      	ldr	r3, [r7, #20]
 800c6ca:	781b      	ldrb	r3, [r3, #0]
 800c6cc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c6ce:	697b      	ldr	r3, [r7, #20]
 800c6d0:	3301      	adds	r3, #1
 800c6d2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c6d4:	697b      	ldr	r3, [r7, #20]
 800c6d6:	781b      	ldrb	r3, [r3, #0]
 800c6d8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c6da:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c6de:	021b      	lsls	r3, r3, #8
 800c6e0:	b21a      	sxth	r2, r3
 800c6e2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c6e6:	4313      	orrs	r3, r2
 800c6e8:	b21b      	sxth	r3, r3
 800c6ea:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c6ec:	89fb      	ldrh	r3, [r7, #14]
}
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	371c      	adds	r7, #28
 800c6f2:	46bd      	mov	sp, r7
 800c6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f8:	4770      	bx	lr
	...

0800c6fc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6fc:	b580      	push	{r7, lr}
 800c6fe:	b084      	sub	sp, #16
 800c700:	af00      	add	r7, sp, #0
 800c702:	6078      	str	r0, [r7, #4]
 800c704:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c706:	2300      	movs	r3, #0
 800c708:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c70a:	683b      	ldr	r3, [r7, #0]
 800c70c:	781b      	ldrb	r3, [r3, #0]
 800c70e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c712:	2b40      	cmp	r3, #64	@ 0x40
 800c714:	d005      	beq.n	800c722 <USBD_StdDevReq+0x26>
 800c716:	2b40      	cmp	r3, #64	@ 0x40
 800c718:	d857      	bhi.n	800c7ca <USBD_StdDevReq+0xce>
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d00f      	beq.n	800c73e <USBD_StdDevReq+0x42>
 800c71e:	2b20      	cmp	r3, #32
 800c720:	d153      	bne.n	800c7ca <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	32ae      	adds	r2, #174	@ 0xae
 800c72c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c730:	689b      	ldr	r3, [r3, #8]
 800c732:	6839      	ldr	r1, [r7, #0]
 800c734:	6878      	ldr	r0, [r7, #4]
 800c736:	4798      	blx	r3
 800c738:	4603      	mov	r3, r0
 800c73a:	73fb      	strb	r3, [r7, #15]
      break;
 800c73c:	e04a      	b.n	800c7d4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	785b      	ldrb	r3, [r3, #1]
 800c742:	2b09      	cmp	r3, #9
 800c744:	d83b      	bhi.n	800c7be <USBD_StdDevReq+0xc2>
 800c746:	a201      	add	r2, pc, #4	@ (adr r2, 800c74c <USBD_StdDevReq+0x50>)
 800c748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c74c:	0800c7a1 	.word	0x0800c7a1
 800c750:	0800c7b5 	.word	0x0800c7b5
 800c754:	0800c7bf 	.word	0x0800c7bf
 800c758:	0800c7ab 	.word	0x0800c7ab
 800c75c:	0800c7bf 	.word	0x0800c7bf
 800c760:	0800c77f 	.word	0x0800c77f
 800c764:	0800c775 	.word	0x0800c775
 800c768:	0800c7bf 	.word	0x0800c7bf
 800c76c:	0800c797 	.word	0x0800c797
 800c770:	0800c789 	.word	0x0800c789
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c774:	6839      	ldr	r1, [r7, #0]
 800c776:	6878      	ldr	r0, [r7, #4]
 800c778:	f000 fa3e 	bl	800cbf8 <USBD_GetDescriptor>
          break;
 800c77c:	e024      	b.n	800c7c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c77e:	6839      	ldr	r1, [r7, #0]
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	f000 fbcd 	bl	800cf20 <USBD_SetAddress>
          break;
 800c786:	e01f      	b.n	800c7c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c788:	6839      	ldr	r1, [r7, #0]
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f000 fc0c 	bl	800cfa8 <USBD_SetConfig>
 800c790:	4603      	mov	r3, r0
 800c792:	73fb      	strb	r3, [r7, #15]
          break;
 800c794:	e018      	b.n	800c7c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c796:	6839      	ldr	r1, [r7, #0]
 800c798:	6878      	ldr	r0, [r7, #4]
 800c79a:	f000 fcaf 	bl	800d0fc <USBD_GetConfig>
          break;
 800c79e:	e013      	b.n	800c7c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c7a0:	6839      	ldr	r1, [r7, #0]
 800c7a2:	6878      	ldr	r0, [r7, #4]
 800c7a4:	f000 fce0 	bl	800d168 <USBD_GetStatus>
          break;
 800c7a8:	e00e      	b.n	800c7c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c7aa:	6839      	ldr	r1, [r7, #0]
 800c7ac:	6878      	ldr	r0, [r7, #4]
 800c7ae:	f000 fd0f 	bl	800d1d0 <USBD_SetFeature>
          break;
 800c7b2:	e009      	b.n	800c7c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c7b4:	6839      	ldr	r1, [r7, #0]
 800c7b6:	6878      	ldr	r0, [r7, #4]
 800c7b8:	f000 fd33 	bl	800d222 <USBD_ClrFeature>
          break;
 800c7bc:	e004      	b.n	800c7c8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c7be:	6839      	ldr	r1, [r7, #0]
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f000 fd8a 	bl	800d2da <USBD_CtlError>
          break;
 800c7c6:	bf00      	nop
      }
      break;
 800c7c8:	e004      	b.n	800c7d4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c7ca:	6839      	ldr	r1, [r7, #0]
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f000 fd84 	bl	800d2da <USBD_CtlError>
      break;
 800c7d2:	bf00      	nop
  }

  return ret;
 800c7d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	3710      	adds	r7, #16
 800c7da:	46bd      	mov	sp, r7
 800c7dc:	bd80      	pop	{r7, pc}
 800c7de:	bf00      	nop

0800c7e0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b084      	sub	sp, #16
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
 800c7e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c7ee:	683b      	ldr	r3, [r7, #0]
 800c7f0:	781b      	ldrb	r3, [r3, #0]
 800c7f2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c7f6:	2b40      	cmp	r3, #64	@ 0x40
 800c7f8:	d005      	beq.n	800c806 <USBD_StdItfReq+0x26>
 800c7fa:	2b40      	cmp	r3, #64	@ 0x40
 800c7fc:	d852      	bhi.n	800c8a4 <USBD_StdItfReq+0xc4>
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d001      	beq.n	800c806 <USBD_StdItfReq+0x26>
 800c802:	2b20      	cmp	r3, #32
 800c804:	d14e      	bne.n	800c8a4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c80c:	b2db      	uxtb	r3, r3
 800c80e:	3b01      	subs	r3, #1
 800c810:	2b02      	cmp	r3, #2
 800c812:	d840      	bhi.n	800c896 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c814:	683b      	ldr	r3, [r7, #0]
 800c816:	889b      	ldrh	r3, [r3, #4]
 800c818:	b2db      	uxtb	r3, r3
 800c81a:	2b01      	cmp	r3, #1
 800c81c:	d836      	bhi.n	800c88c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	889b      	ldrh	r3, [r3, #4]
 800c822:	b2db      	uxtb	r3, r3
 800c824:	4619      	mov	r1, r3
 800c826:	6878      	ldr	r0, [r7, #4]
 800c828:	f7ff feda 	bl	800c5e0 <USBD_CoreFindIF>
 800c82c:	4603      	mov	r3, r0
 800c82e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c830:	7bbb      	ldrb	r3, [r7, #14]
 800c832:	2bff      	cmp	r3, #255	@ 0xff
 800c834:	d01d      	beq.n	800c872 <USBD_StdItfReq+0x92>
 800c836:	7bbb      	ldrb	r3, [r7, #14]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d11a      	bne.n	800c872 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c83c:	7bba      	ldrb	r2, [r7, #14]
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	32ae      	adds	r2, #174	@ 0xae
 800c842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c846:	689b      	ldr	r3, [r3, #8]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d00f      	beq.n	800c86c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c84c:	7bba      	ldrb	r2, [r7, #14]
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c854:	7bba      	ldrb	r2, [r7, #14]
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	32ae      	adds	r2, #174	@ 0xae
 800c85a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c85e:	689b      	ldr	r3, [r3, #8]
 800c860:	6839      	ldr	r1, [r7, #0]
 800c862:	6878      	ldr	r0, [r7, #4]
 800c864:	4798      	blx	r3
 800c866:	4603      	mov	r3, r0
 800c868:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c86a:	e004      	b.n	800c876 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c86c:	2303      	movs	r3, #3
 800c86e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c870:	e001      	b.n	800c876 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c872:	2303      	movs	r3, #3
 800c874:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c876:	683b      	ldr	r3, [r7, #0]
 800c878:	88db      	ldrh	r3, [r3, #6]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d110      	bne.n	800c8a0 <USBD_StdItfReq+0xc0>
 800c87e:	7bfb      	ldrb	r3, [r7, #15]
 800c880:	2b00      	cmp	r3, #0
 800c882:	d10d      	bne.n	800c8a0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c884:	6878      	ldr	r0, [r7, #4]
 800c886:	f000 fe06 	bl	800d496 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c88a:	e009      	b.n	800c8a0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c88c:	6839      	ldr	r1, [r7, #0]
 800c88e:	6878      	ldr	r0, [r7, #4]
 800c890:	f000 fd23 	bl	800d2da <USBD_CtlError>
          break;
 800c894:	e004      	b.n	800c8a0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c896:	6839      	ldr	r1, [r7, #0]
 800c898:	6878      	ldr	r0, [r7, #4]
 800c89a:	f000 fd1e 	bl	800d2da <USBD_CtlError>
          break;
 800c89e:	e000      	b.n	800c8a2 <USBD_StdItfReq+0xc2>
          break;
 800c8a0:	bf00      	nop
      }
      break;
 800c8a2:	e004      	b.n	800c8ae <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c8a4:	6839      	ldr	r1, [r7, #0]
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f000 fd17 	bl	800d2da <USBD_CtlError>
      break;
 800c8ac:	bf00      	nop
  }

  return ret;
 800c8ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8b0:	4618      	mov	r0, r3
 800c8b2:	3710      	adds	r7, #16
 800c8b4:	46bd      	mov	sp, r7
 800c8b6:	bd80      	pop	{r7, pc}

0800c8b8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c8b8:	b580      	push	{r7, lr}
 800c8ba:	b084      	sub	sp, #16
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
 800c8c0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c8c6:	683b      	ldr	r3, [r7, #0]
 800c8c8:	889b      	ldrh	r3, [r3, #4]
 800c8ca:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	781b      	ldrb	r3, [r3, #0]
 800c8d0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c8d4:	2b40      	cmp	r3, #64	@ 0x40
 800c8d6:	d007      	beq.n	800c8e8 <USBD_StdEPReq+0x30>
 800c8d8:	2b40      	cmp	r3, #64	@ 0x40
 800c8da:	f200 8181 	bhi.w	800cbe0 <USBD_StdEPReq+0x328>
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d02a      	beq.n	800c938 <USBD_StdEPReq+0x80>
 800c8e2:	2b20      	cmp	r3, #32
 800c8e4:	f040 817c 	bne.w	800cbe0 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c8e8:	7bbb      	ldrb	r3, [r7, #14]
 800c8ea:	4619      	mov	r1, r3
 800c8ec:	6878      	ldr	r0, [r7, #4]
 800c8ee:	f7ff fe84 	bl	800c5fa <USBD_CoreFindEP>
 800c8f2:	4603      	mov	r3, r0
 800c8f4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c8f6:	7b7b      	ldrb	r3, [r7, #13]
 800c8f8:	2bff      	cmp	r3, #255	@ 0xff
 800c8fa:	f000 8176 	beq.w	800cbea <USBD_StdEPReq+0x332>
 800c8fe:	7b7b      	ldrb	r3, [r7, #13]
 800c900:	2b00      	cmp	r3, #0
 800c902:	f040 8172 	bne.w	800cbea <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800c906:	7b7a      	ldrb	r2, [r7, #13]
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c90e:	7b7a      	ldrb	r2, [r7, #13]
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	32ae      	adds	r2, #174	@ 0xae
 800c914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c918:	689b      	ldr	r3, [r3, #8]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	f000 8165 	beq.w	800cbea <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c920:	7b7a      	ldrb	r2, [r7, #13]
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	32ae      	adds	r2, #174	@ 0xae
 800c926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c92a:	689b      	ldr	r3, [r3, #8]
 800c92c:	6839      	ldr	r1, [r7, #0]
 800c92e:	6878      	ldr	r0, [r7, #4]
 800c930:	4798      	blx	r3
 800c932:	4603      	mov	r3, r0
 800c934:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c936:	e158      	b.n	800cbea <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	785b      	ldrb	r3, [r3, #1]
 800c93c:	2b03      	cmp	r3, #3
 800c93e:	d008      	beq.n	800c952 <USBD_StdEPReq+0x9a>
 800c940:	2b03      	cmp	r3, #3
 800c942:	f300 8147 	bgt.w	800cbd4 <USBD_StdEPReq+0x31c>
 800c946:	2b00      	cmp	r3, #0
 800c948:	f000 809b 	beq.w	800ca82 <USBD_StdEPReq+0x1ca>
 800c94c:	2b01      	cmp	r3, #1
 800c94e:	d03c      	beq.n	800c9ca <USBD_StdEPReq+0x112>
 800c950:	e140      	b.n	800cbd4 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c958:	b2db      	uxtb	r3, r3
 800c95a:	2b02      	cmp	r3, #2
 800c95c:	d002      	beq.n	800c964 <USBD_StdEPReq+0xac>
 800c95e:	2b03      	cmp	r3, #3
 800c960:	d016      	beq.n	800c990 <USBD_StdEPReq+0xd8>
 800c962:	e02c      	b.n	800c9be <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c964:	7bbb      	ldrb	r3, [r7, #14]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d00d      	beq.n	800c986 <USBD_StdEPReq+0xce>
 800c96a:	7bbb      	ldrb	r3, [r7, #14]
 800c96c:	2b80      	cmp	r3, #128	@ 0x80
 800c96e:	d00a      	beq.n	800c986 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c970:	7bbb      	ldrb	r3, [r7, #14]
 800c972:	4619      	mov	r1, r3
 800c974:	6878      	ldr	r0, [r7, #4]
 800c976:	f001 f9f9 	bl	800dd6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c97a:	2180      	movs	r1, #128	@ 0x80
 800c97c:	6878      	ldr	r0, [r7, #4]
 800c97e:	f001 f9f5 	bl	800dd6c <USBD_LL_StallEP>
 800c982:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c984:	e020      	b.n	800c9c8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c986:	6839      	ldr	r1, [r7, #0]
 800c988:	6878      	ldr	r0, [r7, #4]
 800c98a:	f000 fca6 	bl	800d2da <USBD_CtlError>
              break;
 800c98e:	e01b      	b.n	800c9c8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c990:	683b      	ldr	r3, [r7, #0]
 800c992:	885b      	ldrh	r3, [r3, #2]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d10e      	bne.n	800c9b6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c998:	7bbb      	ldrb	r3, [r7, #14]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d00b      	beq.n	800c9b6 <USBD_StdEPReq+0xfe>
 800c99e:	7bbb      	ldrb	r3, [r7, #14]
 800c9a0:	2b80      	cmp	r3, #128	@ 0x80
 800c9a2:	d008      	beq.n	800c9b6 <USBD_StdEPReq+0xfe>
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	88db      	ldrh	r3, [r3, #6]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d104      	bne.n	800c9b6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c9ac:	7bbb      	ldrb	r3, [r7, #14]
 800c9ae:	4619      	mov	r1, r3
 800c9b0:	6878      	ldr	r0, [r7, #4]
 800c9b2:	f001 f9db 	bl	800dd6c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f000 fd6d 	bl	800d496 <USBD_CtlSendStatus>

              break;
 800c9bc:	e004      	b.n	800c9c8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c9be:	6839      	ldr	r1, [r7, #0]
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f000 fc8a 	bl	800d2da <USBD_CtlError>
              break;
 800c9c6:	bf00      	nop
          }
          break;
 800c9c8:	e109      	b.n	800cbde <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c9d0:	b2db      	uxtb	r3, r3
 800c9d2:	2b02      	cmp	r3, #2
 800c9d4:	d002      	beq.n	800c9dc <USBD_StdEPReq+0x124>
 800c9d6:	2b03      	cmp	r3, #3
 800c9d8:	d016      	beq.n	800ca08 <USBD_StdEPReq+0x150>
 800c9da:	e04b      	b.n	800ca74 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c9dc:	7bbb      	ldrb	r3, [r7, #14]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d00d      	beq.n	800c9fe <USBD_StdEPReq+0x146>
 800c9e2:	7bbb      	ldrb	r3, [r7, #14]
 800c9e4:	2b80      	cmp	r3, #128	@ 0x80
 800c9e6:	d00a      	beq.n	800c9fe <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c9e8:	7bbb      	ldrb	r3, [r7, #14]
 800c9ea:	4619      	mov	r1, r3
 800c9ec:	6878      	ldr	r0, [r7, #4]
 800c9ee:	f001 f9bd 	bl	800dd6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c9f2:	2180      	movs	r1, #128	@ 0x80
 800c9f4:	6878      	ldr	r0, [r7, #4]
 800c9f6:	f001 f9b9 	bl	800dd6c <USBD_LL_StallEP>
 800c9fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c9fc:	e040      	b.n	800ca80 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c9fe:	6839      	ldr	r1, [r7, #0]
 800ca00:	6878      	ldr	r0, [r7, #4]
 800ca02:	f000 fc6a 	bl	800d2da <USBD_CtlError>
              break;
 800ca06:	e03b      	b.n	800ca80 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	885b      	ldrh	r3, [r3, #2]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d136      	bne.n	800ca7e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ca10:	7bbb      	ldrb	r3, [r7, #14]
 800ca12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d004      	beq.n	800ca24 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ca1a:	7bbb      	ldrb	r3, [r7, #14]
 800ca1c:	4619      	mov	r1, r3
 800ca1e:	6878      	ldr	r0, [r7, #4]
 800ca20:	f001 f9c3 	bl	800ddaa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ca24:	6878      	ldr	r0, [r7, #4]
 800ca26:	f000 fd36 	bl	800d496 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ca2a:	7bbb      	ldrb	r3, [r7, #14]
 800ca2c:	4619      	mov	r1, r3
 800ca2e:	6878      	ldr	r0, [r7, #4]
 800ca30:	f7ff fde3 	bl	800c5fa <USBD_CoreFindEP>
 800ca34:	4603      	mov	r3, r0
 800ca36:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ca38:	7b7b      	ldrb	r3, [r7, #13]
 800ca3a:	2bff      	cmp	r3, #255	@ 0xff
 800ca3c:	d01f      	beq.n	800ca7e <USBD_StdEPReq+0x1c6>
 800ca3e:	7b7b      	ldrb	r3, [r7, #13]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d11c      	bne.n	800ca7e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ca44:	7b7a      	ldrb	r2, [r7, #13]
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ca4c:	7b7a      	ldrb	r2, [r7, #13]
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	32ae      	adds	r2, #174	@ 0xae
 800ca52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca56:	689b      	ldr	r3, [r3, #8]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d010      	beq.n	800ca7e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ca5c:	7b7a      	ldrb	r2, [r7, #13]
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	32ae      	adds	r2, #174	@ 0xae
 800ca62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca66:	689b      	ldr	r3, [r3, #8]
 800ca68:	6839      	ldr	r1, [r7, #0]
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	4798      	blx	r3
 800ca6e:	4603      	mov	r3, r0
 800ca70:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ca72:	e004      	b.n	800ca7e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ca74:	6839      	ldr	r1, [r7, #0]
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f000 fc2f 	bl	800d2da <USBD_CtlError>
              break;
 800ca7c:	e000      	b.n	800ca80 <USBD_StdEPReq+0x1c8>
              break;
 800ca7e:	bf00      	nop
          }
          break;
 800ca80:	e0ad      	b.n	800cbde <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca88:	b2db      	uxtb	r3, r3
 800ca8a:	2b02      	cmp	r3, #2
 800ca8c:	d002      	beq.n	800ca94 <USBD_StdEPReq+0x1dc>
 800ca8e:	2b03      	cmp	r3, #3
 800ca90:	d033      	beq.n	800cafa <USBD_StdEPReq+0x242>
 800ca92:	e099      	b.n	800cbc8 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ca94:	7bbb      	ldrb	r3, [r7, #14]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d007      	beq.n	800caaa <USBD_StdEPReq+0x1f2>
 800ca9a:	7bbb      	ldrb	r3, [r7, #14]
 800ca9c:	2b80      	cmp	r3, #128	@ 0x80
 800ca9e:	d004      	beq.n	800caaa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800caa0:	6839      	ldr	r1, [r7, #0]
 800caa2:	6878      	ldr	r0, [r7, #4]
 800caa4:	f000 fc19 	bl	800d2da <USBD_CtlError>
                break;
 800caa8:	e093      	b.n	800cbd2 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800caaa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	da0b      	bge.n	800caca <USBD_StdEPReq+0x212>
 800cab2:	7bbb      	ldrb	r3, [r7, #14]
 800cab4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cab8:	4613      	mov	r3, r2
 800caba:	009b      	lsls	r3, r3, #2
 800cabc:	4413      	add	r3, r2
 800cabe:	009b      	lsls	r3, r3, #2
 800cac0:	3310      	adds	r3, #16
 800cac2:	687a      	ldr	r2, [r7, #4]
 800cac4:	4413      	add	r3, r2
 800cac6:	3304      	adds	r3, #4
 800cac8:	e00b      	b.n	800cae2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800caca:	7bbb      	ldrb	r3, [r7, #14]
 800cacc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cad0:	4613      	mov	r3, r2
 800cad2:	009b      	lsls	r3, r3, #2
 800cad4:	4413      	add	r3, r2
 800cad6:	009b      	lsls	r3, r3, #2
 800cad8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cadc:	687a      	ldr	r2, [r7, #4]
 800cade:	4413      	add	r3, r2
 800cae0:	3304      	adds	r3, #4
 800cae2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800cae4:	68bb      	ldr	r3, [r7, #8]
 800cae6:	2200      	movs	r2, #0
 800cae8:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	330e      	adds	r3, #14
 800caee:	2202      	movs	r2, #2
 800caf0:	4619      	mov	r1, r3
 800caf2:	6878      	ldr	r0, [r7, #4]
 800caf4:	f000 fc6e 	bl	800d3d4 <USBD_CtlSendData>
              break;
 800caf8:	e06b      	b.n	800cbd2 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800cafa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	da11      	bge.n	800cb26 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cb02:	7bbb      	ldrb	r3, [r7, #14]
 800cb04:	f003 020f 	and.w	r2, r3, #15
 800cb08:	6879      	ldr	r1, [r7, #4]
 800cb0a:	4613      	mov	r3, r2
 800cb0c:	009b      	lsls	r3, r3, #2
 800cb0e:	4413      	add	r3, r2
 800cb10:	009b      	lsls	r3, r3, #2
 800cb12:	440b      	add	r3, r1
 800cb14:	3323      	adds	r3, #35	@ 0x23
 800cb16:	781b      	ldrb	r3, [r3, #0]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d117      	bne.n	800cb4c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800cb1c:	6839      	ldr	r1, [r7, #0]
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f000 fbdb 	bl	800d2da <USBD_CtlError>
                  break;
 800cb24:	e055      	b.n	800cbd2 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800cb26:	7bbb      	ldrb	r3, [r7, #14]
 800cb28:	f003 020f 	and.w	r2, r3, #15
 800cb2c:	6879      	ldr	r1, [r7, #4]
 800cb2e:	4613      	mov	r3, r2
 800cb30:	009b      	lsls	r3, r3, #2
 800cb32:	4413      	add	r3, r2
 800cb34:	009b      	lsls	r3, r3, #2
 800cb36:	440b      	add	r3, r1
 800cb38:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800cb3c:	781b      	ldrb	r3, [r3, #0]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d104      	bne.n	800cb4c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800cb42:	6839      	ldr	r1, [r7, #0]
 800cb44:	6878      	ldr	r0, [r7, #4]
 800cb46:	f000 fbc8 	bl	800d2da <USBD_CtlError>
                  break;
 800cb4a:	e042      	b.n	800cbd2 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cb4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	da0b      	bge.n	800cb6c <USBD_StdEPReq+0x2b4>
 800cb54:	7bbb      	ldrb	r3, [r7, #14]
 800cb56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cb5a:	4613      	mov	r3, r2
 800cb5c:	009b      	lsls	r3, r3, #2
 800cb5e:	4413      	add	r3, r2
 800cb60:	009b      	lsls	r3, r3, #2
 800cb62:	3310      	adds	r3, #16
 800cb64:	687a      	ldr	r2, [r7, #4]
 800cb66:	4413      	add	r3, r2
 800cb68:	3304      	adds	r3, #4
 800cb6a:	e00b      	b.n	800cb84 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800cb6c:	7bbb      	ldrb	r3, [r7, #14]
 800cb6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cb72:	4613      	mov	r3, r2
 800cb74:	009b      	lsls	r3, r3, #2
 800cb76:	4413      	add	r3, r2
 800cb78:	009b      	lsls	r3, r3, #2
 800cb7a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cb7e:	687a      	ldr	r2, [r7, #4]
 800cb80:	4413      	add	r3, r2
 800cb82:	3304      	adds	r3, #4
 800cb84:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800cb86:	7bbb      	ldrb	r3, [r7, #14]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d002      	beq.n	800cb92 <USBD_StdEPReq+0x2da>
 800cb8c:	7bbb      	ldrb	r3, [r7, #14]
 800cb8e:	2b80      	cmp	r3, #128	@ 0x80
 800cb90:	d103      	bne.n	800cb9a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800cb92:	68bb      	ldr	r3, [r7, #8]
 800cb94:	2200      	movs	r2, #0
 800cb96:	739a      	strb	r2, [r3, #14]
 800cb98:	e00e      	b.n	800cbb8 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cb9a:	7bbb      	ldrb	r3, [r7, #14]
 800cb9c:	4619      	mov	r1, r3
 800cb9e:	6878      	ldr	r0, [r7, #4]
 800cba0:	f001 f922 	bl	800dde8 <USBD_LL_IsStallEP>
 800cba4:	4603      	mov	r3, r0
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d003      	beq.n	800cbb2 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800cbaa:	68bb      	ldr	r3, [r7, #8]
 800cbac:	2201      	movs	r2, #1
 800cbae:	739a      	strb	r2, [r3, #14]
 800cbb0:	e002      	b.n	800cbb8 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800cbb2:	68bb      	ldr	r3, [r7, #8]
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cbb8:	68bb      	ldr	r3, [r7, #8]
 800cbba:	330e      	adds	r3, #14
 800cbbc:	2202      	movs	r2, #2
 800cbbe:	4619      	mov	r1, r3
 800cbc0:	6878      	ldr	r0, [r7, #4]
 800cbc2:	f000 fc07 	bl	800d3d4 <USBD_CtlSendData>
              break;
 800cbc6:	e004      	b.n	800cbd2 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800cbc8:	6839      	ldr	r1, [r7, #0]
 800cbca:	6878      	ldr	r0, [r7, #4]
 800cbcc:	f000 fb85 	bl	800d2da <USBD_CtlError>
              break;
 800cbd0:	bf00      	nop
          }
          break;
 800cbd2:	e004      	b.n	800cbde <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800cbd4:	6839      	ldr	r1, [r7, #0]
 800cbd6:	6878      	ldr	r0, [r7, #4]
 800cbd8:	f000 fb7f 	bl	800d2da <USBD_CtlError>
          break;
 800cbdc:	bf00      	nop
      }
      break;
 800cbde:	e005      	b.n	800cbec <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800cbe0:	6839      	ldr	r1, [r7, #0]
 800cbe2:	6878      	ldr	r0, [r7, #4]
 800cbe4:	f000 fb79 	bl	800d2da <USBD_CtlError>
      break;
 800cbe8:	e000      	b.n	800cbec <USBD_StdEPReq+0x334>
      break;
 800cbea:	bf00      	nop
  }

  return ret;
 800cbec:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbee:	4618      	mov	r0, r3
 800cbf0:	3710      	adds	r7, #16
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	bd80      	pop	{r7, pc}
	...

0800cbf8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b084      	sub	sp, #16
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
 800cc00:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cc02:	2300      	movs	r3, #0
 800cc04:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800cc06:	2300      	movs	r3, #0
 800cc08:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cc0e:	683b      	ldr	r3, [r7, #0]
 800cc10:	885b      	ldrh	r3, [r3, #2]
 800cc12:	0a1b      	lsrs	r3, r3, #8
 800cc14:	b29b      	uxth	r3, r3
 800cc16:	3b01      	subs	r3, #1
 800cc18:	2b0e      	cmp	r3, #14
 800cc1a:	f200 8152 	bhi.w	800cec2 <USBD_GetDescriptor+0x2ca>
 800cc1e:	a201      	add	r2, pc, #4	@ (adr r2, 800cc24 <USBD_GetDescriptor+0x2c>)
 800cc20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc24:	0800cc95 	.word	0x0800cc95
 800cc28:	0800ccad 	.word	0x0800ccad
 800cc2c:	0800cced 	.word	0x0800cced
 800cc30:	0800cec3 	.word	0x0800cec3
 800cc34:	0800cec3 	.word	0x0800cec3
 800cc38:	0800ce63 	.word	0x0800ce63
 800cc3c:	0800ce8f 	.word	0x0800ce8f
 800cc40:	0800cec3 	.word	0x0800cec3
 800cc44:	0800cec3 	.word	0x0800cec3
 800cc48:	0800cec3 	.word	0x0800cec3
 800cc4c:	0800cec3 	.word	0x0800cec3
 800cc50:	0800cec3 	.word	0x0800cec3
 800cc54:	0800cec3 	.word	0x0800cec3
 800cc58:	0800cec3 	.word	0x0800cec3
 800cc5c:	0800cc61 	.word	0x0800cc61
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc66:	69db      	ldr	r3, [r3, #28]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d00b      	beq.n	800cc84 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc72:	69db      	ldr	r3, [r3, #28]
 800cc74:	687a      	ldr	r2, [r7, #4]
 800cc76:	7c12      	ldrb	r2, [r2, #16]
 800cc78:	f107 0108 	add.w	r1, r7, #8
 800cc7c:	4610      	mov	r0, r2
 800cc7e:	4798      	blx	r3
 800cc80:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cc82:	e126      	b.n	800ced2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cc84:	6839      	ldr	r1, [r7, #0]
 800cc86:	6878      	ldr	r0, [r7, #4]
 800cc88:	f000 fb27 	bl	800d2da <USBD_CtlError>
        err++;
 800cc8c:	7afb      	ldrb	r3, [r7, #11]
 800cc8e:	3301      	adds	r3, #1
 800cc90:	72fb      	strb	r3, [r7, #11]
      break;
 800cc92:	e11e      	b.n	800ced2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	687a      	ldr	r2, [r7, #4]
 800cc9e:	7c12      	ldrb	r2, [r2, #16]
 800cca0:	f107 0108 	add.w	r1, r7, #8
 800cca4:	4610      	mov	r0, r2
 800cca6:	4798      	blx	r3
 800cca8:	60f8      	str	r0, [r7, #12]
      break;
 800ccaa:	e112      	b.n	800ced2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	7c1b      	ldrb	r3, [r3, #16]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d10d      	bne.n	800ccd0 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ccba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ccbc:	f107 0208 	add.w	r2, r7, #8
 800ccc0:	4610      	mov	r0, r2
 800ccc2:	4798      	blx	r3
 800ccc4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	3301      	adds	r3, #1
 800ccca:	2202      	movs	r2, #2
 800cccc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ccce:	e100      	b.n	800ced2 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ccd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccd8:	f107 0208 	add.w	r2, r7, #8
 800ccdc:	4610      	mov	r0, r2
 800ccde:	4798      	blx	r3
 800cce0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	3301      	adds	r3, #1
 800cce6:	2202      	movs	r2, #2
 800cce8:	701a      	strb	r2, [r3, #0]
      break;
 800ccea:	e0f2      	b.n	800ced2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	885b      	ldrh	r3, [r3, #2]
 800ccf0:	b2db      	uxtb	r3, r3
 800ccf2:	2b05      	cmp	r3, #5
 800ccf4:	f200 80ac 	bhi.w	800ce50 <USBD_GetDescriptor+0x258>
 800ccf8:	a201      	add	r2, pc, #4	@ (adr r2, 800cd00 <USBD_GetDescriptor+0x108>)
 800ccfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccfe:	bf00      	nop
 800cd00:	0800cd19 	.word	0x0800cd19
 800cd04:	0800cd4d 	.word	0x0800cd4d
 800cd08:	0800cd81 	.word	0x0800cd81
 800cd0c:	0800cdb5 	.word	0x0800cdb5
 800cd10:	0800cde9 	.word	0x0800cde9
 800cd14:	0800ce1d 	.word	0x0800ce1d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd1e:	685b      	ldr	r3, [r3, #4]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d00b      	beq.n	800cd3c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd2a:	685b      	ldr	r3, [r3, #4]
 800cd2c:	687a      	ldr	r2, [r7, #4]
 800cd2e:	7c12      	ldrb	r2, [r2, #16]
 800cd30:	f107 0108 	add.w	r1, r7, #8
 800cd34:	4610      	mov	r0, r2
 800cd36:	4798      	blx	r3
 800cd38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd3a:	e091      	b.n	800ce60 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd3c:	6839      	ldr	r1, [r7, #0]
 800cd3e:	6878      	ldr	r0, [r7, #4]
 800cd40:	f000 facb 	bl	800d2da <USBD_CtlError>
            err++;
 800cd44:	7afb      	ldrb	r3, [r7, #11]
 800cd46:	3301      	adds	r3, #1
 800cd48:	72fb      	strb	r3, [r7, #11]
          break;
 800cd4a:	e089      	b.n	800ce60 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd52:	689b      	ldr	r3, [r3, #8]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d00b      	beq.n	800cd70 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd5e:	689b      	ldr	r3, [r3, #8]
 800cd60:	687a      	ldr	r2, [r7, #4]
 800cd62:	7c12      	ldrb	r2, [r2, #16]
 800cd64:	f107 0108 	add.w	r1, r7, #8
 800cd68:	4610      	mov	r0, r2
 800cd6a:	4798      	blx	r3
 800cd6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd6e:	e077      	b.n	800ce60 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd70:	6839      	ldr	r1, [r7, #0]
 800cd72:	6878      	ldr	r0, [r7, #4]
 800cd74:	f000 fab1 	bl	800d2da <USBD_CtlError>
            err++;
 800cd78:	7afb      	ldrb	r3, [r7, #11]
 800cd7a:	3301      	adds	r3, #1
 800cd7c:	72fb      	strb	r3, [r7, #11]
          break;
 800cd7e:	e06f      	b.n	800ce60 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd86:	68db      	ldr	r3, [r3, #12]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d00b      	beq.n	800cda4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cd92:	68db      	ldr	r3, [r3, #12]
 800cd94:	687a      	ldr	r2, [r7, #4]
 800cd96:	7c12      	ldrb	r2, [r2, #16]
 800cd98:	f107 0108 	add.w	r1, r7, #8
 800cd9c:	4610      	mov	r0, r2
 800cd9e:	4798      	blx	r3
 800cda0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cda2:	e05d      	b.n	800ce60 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cda4:	6839      	ldr	r1, [r7, #0]
 800cda6:	6878      	ldr	r0, [r7, #4]
 800cda8:	f000 fa97 	bl	800d2da <USBD_CtlError>
            err++;
 800cdac:	7afb      	ldrb	r3, [r7, #11]
 800cdae:	3301      	adds	r3, #1
 800cdb0:	72fb      	strb	r3, [r7, #11]
          break;
 800cdb2:	e055      	b.n	800ce60 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cdba:	691b      	ldr	r3, [r3, #16]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d00b      	beq.n	800cdd8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cdc6:	691b      	ldr	r3, [r3, #16]
 800cdc8:	687a      	ldr	r2, [r7, #4]
 800cdca:	7c12      	ldrb	r2, [r2, #16]
 800cdcc:	f107 0108 	add.w	r1, r7, #8
 800cdd0:	4610      	mov	r0, r2
 800cdd2:	4798      	blx	r3
 800cdd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cdd6:	e043      	b.n	800ce60 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cdd8:	6839      	ldr	r1, [r7, #0]
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f000 fa7d 	bl	800d2da <USBD_CtlError>
            err++;
 800cde0:	7afb      	ldrb	r3, [r7, #11]
 800cde2:	3301      	adds	r3, #1
 800cde4:	72fb      	strb	r3, [r7, #11]
          break;
 800cde6:	e03b      	b.n	800ce60 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cdee:	695b      	ldr	r3, [r3, #20]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d00b      	beq.n	800ce0c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cdfa:	695b      	ldr	r3, [r3, #20]
 800cdfc:	687a      	ldr	r2, [r7, #4]
 800cdfe:	7c12      	ldrb	r2, [r2, #16]
 800ce00:	f107 0108 	add.w	r1, r7, #8
 800ce04:	4610      	mov	r0, r2
 800ce06:	4798      	blx	r3
 800ce08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ce0a:	e029      	b.n	800ce60 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ce0c:	6839      	ldr	r1, [r7, #0]
 800ce0e:	6878      	ldr	r0, [r7, #4]
 800ce10:	f000 fa63 	bl	800d2da <USBD_CtlError>
            err++;
 800ce14:	7afb      	ldrb	r3, [r7, #11]
 800ce16:	3301      	adds	r3, #1
 800ce18:	72fb      	strb	r3, [r7, #11]
          break;
 800ce1a:	e021      	b.n	800ce60 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ce22:	699b      	ldr	r3, [r3, #24]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d00b      	beq.n	800ce40 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ce2e:	699b      	ldr	r3, [r3, #24]
 800ce30:	687a      	ldr	r2, [r7, #4]
 800ce32:	7c12      	ldrb	r2, [r2, #16]
 800ce34:	f107 0108 	add.w	r1, r7, #8
 800ce38:	4610      	mov	r0, r2
 800ce3a:	4798      	blx	r3
 800ce3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ce3e:	e00f      	b.n	800ce60 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ce40:	6839      	ldr	r1, [r7, #0]
 800ce42:	6878      	ldr	r0, [r7, #4]
 800ce44:	f000 fa49 	bl	800d2da <USBD_CtlError>
            err++;
 800ce48:	7afb      	ldrb	r3, [r7, #11]
 800ce4a:	3301      	adds	r3, #1
 800ce4c:	72fb      	strb	r3, [r7, #11]
          break;
 800ce4e:	e007      	b.n	800ce60 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ce50:	6839      	ldr	r1, [r7, #0]
 800ce52:	6878      	ldr	r0, [r7, #4]
 800ce54:	f000 fa41 	bl	800d2da <USBD_CtlError>
          err++;
 800ce58:	7afb      	ldrb	r3, [r7, #11]
 800ce5a:	3301      	adds	r3, #1
 800ce5c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ce5e:	bf00      	nop
      }
      break;
 800ce60:	e037      	b.n	800ced2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	7c1b      	ldrb	r3, [r3, #16]
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d109      	bne.n	800ce7e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce72:	f107 0208 	add.w	r2, r7, #8
 800ce76:	4610      	mov	r0, r2
 800ce78:	4798      	blx	r3
 800ce7a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ce7c:	e029      	b.n	800ced2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ce7e:	6839      	ldr	r1, [r7, #0]
 800ce80:	6878      	ldr	r0, [r7, #4]
 800ce82:	f000 fa2a 	bl	800d2da <USBD_CtlError>
        err++;
 800ce86:	7afb      	ldrb	r3, [r7, #11]
 800ce88:	3301      	adds	r3, #1
 800ce8a:	72fb      	strb	r3, [r7, #11]
      break;
 800ce8c:	e021      	b.n	800ced2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	7c1b      	ldrb	r3, [r3, #16]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d10d      	bne.n	800ceb2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce9e:	f107 0208 	add.w	r2, r7, #8
 800cea2:	4610      	mov	r0, r2
 800cea4:	4798      	blx	r3
 800cea6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	3301      	adds	r3, #1
 800ceac:	2207      	movs	r2, #7
 800ceae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ceb0:	e00f      	b.n	800ced2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ceb2:	6839      	ldr	r1, [r7, #0]
 800ceb4:	6878      	ldr	r0, [r7, #4]
 800ceb6:	f000 fa10 	bl	800d2da <USBD_CtlError>
        err++;
 800ceba:	7afb      	ldrb	r3, [r7, #11]
 800cebc:	3301      	adds	r3, #1
 800cebe:	72fb      	strb	r3, [r7, #11]
      break;
 800cec0:	e007      	b.n	800ced2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800cec2:	6839      	ldr	r1, [r7, #0]
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	f000 fa08 	bl	800d2da <USBD_CtlError>
      err++;
 800ceca:	7afb      	ldrb	r3, [r7, #11]
 800cecc:	3301      	adds	r3, #1
 800cece:	72fb      	strb	r3, [r7, #11]
      break;
 800ced0:	bf00      	nop
  }

  if (err != 0U)
 800ced2:	7afb      	ldrb	r3, [r7, #11]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d11e      	bne.n	800cf16 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	88db      	ldrh	r3, [r3, #6]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d016      	beq.n	800cf0e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800cee0:	893b      	ldrh	r3, [r7, #8]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d00e      	beq.n	800cf04 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	88da      	ldrh	r2, [r3, #6]
 800ceea:	893b      	ldrh	r3, [r7, #8]
 800ceec:	4293      	cmp	r3, r2
 800ceee:	bf28      	it	cs
 800cef0:	4613      	movcs	r3, r2
 800cef2:	b29b      	uxth	r3, r3
 800cef4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800cef6:	893b      	ldrh	r3, [r7, #8]
 800cef8:	461a      	mov	r2, r3
 800cefa:	68f9      	ldr	r1, [r7, #12]
 800cefc:	6878      	ldr	r0, [r7, #4]
 800cefe:	f000 fa69 	bl	800d3d4 <USBD_CtlSendData>
 800cf02:	e009      	b.n	800cf18 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800cf04:	6839      	ldr	r1, [r7, #0]
 800cf06:	6878      	ldr	r0, [r7, #4]
 800cf08:	f000 f9e7 	bl	800d2da <USBD_CtlError>
 800cf0c:	e004      	b.n	800cf18 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800cf0e:	6878      	ldr	r0, [r7, #4]
 800cf10:	f000 fac1 	bl	800d496 <USBD_CtlSendStatus>
 800cf14:	e000      	b.n	800cf18 <USBD_GetDescriptor+0x320>
    return;
 800cf16:	bf00      	nop
  }
}
 800cf18:	3710      	adds	r7, #16
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	bd80      	pop	{r7, pc}
 800cf1e:	bf00      	nop

0800cf20 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b084      	sub	sp, #16
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
 800cf28:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	889b      	ldrh	r3, [r3, #4]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d131      	bne.n	800cf96 <USBD_SetAddress+0x76>
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	88db      	ldrh	r3, [r3, #6]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d12d      	bne.n	800cf96 <USBD_SetAddress+0x76>
 800cf3a:	683b      	ldr	r3, [r7, #0]
 800cf3c:	885b      	ldrh	r3, [r3, #2]
 800cf3e:	2b7f      	cmp	r3, #127	@ 0x7f
 800cf40:	d829      	bhi.n	800cf96 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	885b      	ldrh	r3, [r3, #2]
 800cf46:	b2db      	uxtb	r3, r3
 800cf48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cf4c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf54:	b2db      	uxtb	r3, r3
 800cf56:	2b03      	cmp	r3, #3
 800cf58:	d104      	bne.n	800cf64 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800cf5a:	6839      	ldr	r1, [r7, #0]
 800cf5c:	6878      	ldr	r0, [r7, #4]
 800cf5e:	f000 f9bc 	bl	800d2da <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf62:	e01d      	b.n	800cfa0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	7bfa      	ldrb	r2, [r7, #15]
 800cf68:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800cf6c:	7bfb      	ldrb	r3, [r7, #15]
 800cf6e:	4619      	mov	r1, r3
 800cf70:	6878      	ldr	r0, [r7, #4]
 800cf72:	f000 ff65 	bl	800de40 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800cf76:	6878      	ldr	r0, [r7, #4]
 800cf78:	f000 fa8d 	bl	800d496 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cf7c:	7bfb      	ldrb	r3, [r7, #15]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d004      	beq.n	800cf8c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	2202      	movs	r2, #2
 800cf86:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf8a:	e009      	b.n	800cfa0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	2201      	movs	r2, #1
 800cf90:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf94:	e004      	b.n	800cfa0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cf96:	6839      	ldr	r1, [r7, #0]
 800cf98:	6878      	ldr	r0, [r7, #4]
 800cf9a:	f000 f99e 	bl	800d2da <USBD_CtlError>
  }
}
 800cf9e:	bf00      	nop
 800cfa0:	bf00      	nop
 800cfa2:	3710      	adds	r7, #16
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	bd80      	pop	{r7, pc}

0800cfa8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b084      	sub	sp, #16
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
 800cfb0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cfb6:	683b      	ldr	r3, [r7, #0]
 800cfb8:	885b      	ldrh	r3, [r3, #2]
 800cfba:	b2da      	uxtb	r2, r3
 800cfbc:	4b4e      	ldr	r3, [pc, #312]	@ (800d0f8 <USBD_SetConfig+0x150>)
 800cfbe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800cfc0:	4b4d      	ldr	r3, [pc, #308]	@ (800d0f8 <USBD_SetConfig+0x150>)
 800cfc2:	781b      	ldrb	r3, [r3, #0]
 800cfc4:	2b01      	cmp	r3, #1
 800cfc6:	d905      	bls.n	800cfd4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800cfc8:	6839      	ldr	r1, [r7, #0]
 800cfca:	6878      	ldr	r0, [r7, #4]
 800cfcc:	f000 f985 	bl	800d2da <USBD_CtlError>
    return USBD_FAIL;
 800cfd0:	2303      	movs	r3, #3
 800cfd2:	e08c      	b.n	800d0ee <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cfda:	b2db      	uxtb	r3, r3
 800cfdc:	2b02      	cmp	r3, #2
 800cfde:	d002      	beq.n	800cfe6 <USBD_SetConfig+0x3e>
 800cfe0:	2b03      	cmp	r3, #3
 800cfe2:	d029      	beq.n	800d038 <USBD_SetConfig+0x90>
 800cfe4:	e075      	b.n	800d0d2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800cfe6:	4b44      	ldr	r3, [pc, #272]	@ (800d0f8 <USBD_SetConfig+0x150>)
 800cfe8:	781b      	ldrb	r3, [r3, #0]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d020      	beq.n	800d030 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800cfee:	4b42      	ldr	r3, [pc, #264]	@ (800d0f8 <USBD_SetConfig+0x150>)
 800cff0:	781b      	ldrb	r3, [r3, #0]
 800cff2:	461a      	mov	r2, r3
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cff8:	4b3f      	ldr	r3, [pc, #252]	@ (800d0f8 <USBD_SetConfig+0x150>)
 800cffa:	781b      	ldrb	r3, [r3, #0]
 800cffc:	4619      	mov	r1, r3
 800cffe:	6878      	ldr	r0, [r7, #4]
 800d000:	f7fe ffa3 	bl	800bf4a <USBD_SetClassConfig>
 800d004:	4603      	mov	r3, r0
 800d006:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d008:	7bfb      	ldrb	r3, [r7, #15]
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d008      	beq.n	800d020 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800d00e:	6839      	ldr	r1, [r7, #0]
 800d010:	6878      	ldr	r0, [r7, #4]
 800d012:	f000 f962 	bl	800d2da <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	2202      	movs	r2, #2
 800d01a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d01e:	e065      	b.n	800d0ec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d020:	6878      	ldr	r0, [r7, #4]
 800d022:	f000 fa38 	bl	800d496 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2203      	movs	r2, #3
 800d02a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d02e:	e05d      	b.n	800d0ec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	f000 fa30 	bl	800d496 <USBD_CtlSendStatus>
      break;
 800d036:	e059      	b.n	800d0ec <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d038:	4b2f      	ldr	r3, [pc, #188]	@ (800d0f8 <USBD_SetConfig+0x150>)
 800d03a:	781b      	ldrb	r3, [r3, #0]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d112      	bne.n	800d066 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	2202      	movs	r2, #2
 800d044:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d048:	4b2b      	ldr	r3, [pc, #172]	@ (800d0f8 <USBD_SetConfig+0x150>)
 800d04a:	781b      	ldrb	r3, [r3, #0]
 800d04c:	461a      	mov	r2, r3
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d052:	4b29      	ldr	r3, [pc, #164]	@ (800d0f8 <USBD_SetConfig+0x150>)
 800d054:	781b      	ldrb	r3, [r3, #0]
 800d056:	4619      	mov	r1, r3
 800d058:	6878      	ldr	r0, [r7, #4]
 800d05a:	f7fe ff92 	bl	800bf82 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d05e:	6878      	ldr	r0, [r7, #4]
 800d060:	f000 fa19 	bl	800d496 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d064:	e042      	b.n	800d0ec <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800d066:	4b24      	ldr	r3, [pc, #144]	@ (800d0f8 <USBD_SetConfig+0x150>)
 800d068:	781b      	ldrb	r3, [r3, #0]
 800d06a:	461a      	mov	r2, r3
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	685b      	ldr	r3, [r3, #4]
 800d070:	429a      	cmp	r2, r3
 800d072:	d02a      	beq.n	800d0ca <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	685b      	ldr	r3, [r3, #4]
 800d078:	b2db      	uxtb	r3, r3
 800d07a:	4619      	mov	r1, r3
 800d07c:	6878      	ldr	r0, [r7, #4]
 800d07e:	f7fe ff80 	bl	800bf82 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d082:	4b1d      	ldr	r3, [pc, #116]	@ (800d0f8 <USBD_SetConfig+0x150>)
 800d084:	781b      	ldrb	r3, [r3, #0]
 800d086:	461a      	mov	r2, r3
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d08c:	4b1a      	ldr	r3, [pc, #104]	@ (800d0f8 <USBD_SetConfig+0x150>)
 800d08e:	781b      	ldrb	r3, [r3, #0]
 800d090:	4619      	mov	r1, r3
 800d092:	6878      	ldr	r0, [r7, #4]
 800d094:	f7fe ff59 	bl	800bf4a <USBD_SetClassConfig>
 800d098:	4603      	mov	r3, r0
 800d09a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d09c:	7bfb      	ldrb	r3, [r7, #15]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d00f      	beq.n	800d0c2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800d0a2:	6839      	ldr	r1, [r7, #0]
 800d0a4:	6878      	ldr	r0, [r7, #4]
 800d0a6:	f000 f918 	bl	800d2da <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	685b      	ldr	r3, [r3, #4]
 800d0ae:	b2db      	uxtb	r3, r3
 800d0b0:	4619      	mov	r1, r3
 800d0b2:	6878      	ldr	r0, [r7, #4]
 800d0b4:	f7fe ff65 	bl	800bf82 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	2202      	movs	r2, #2
 800d0bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d0c0:	e014      	b.n	800d0ec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d0c2:	6878      	ldr	r0, [r7, #4]
 800d0c4:	f000 f9e7 	bl	800d496 <USBD_CtlSendStatus>
      break;
 800d0c8:	e010      	b.n	800d0ec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d0ca:	6878      	ldr	r0, [r7, #4]
 800d0cc:	f000 f9e3 	bl	800d496 <USBD_CtlSendStatus>
      break;
 800d0d0:	e00c      	b.n	800d0ec <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800d0d2:	6839      	ldr	r1, [r7, #0]
 800d0d4:	6878      	ldr	r0, [r7, #4]
 800d0d6:	f000 f900 	bl	800d2da <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d0da:	4b07      	ldr	r3, [pc, #28]	@ (800d0f8 <USBD_SetConfig+0x150>)
 800d0dc:	781b      	ldrb	r3, [r3, #0]
 800d0de:	4619      	mov	r1, r3
 800d0e0:	6878      	ldr	r0, [r7, #4]
 800d0e2:	f7fe ff4e 	bl	800bf82 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d0e6:	2303      	movs	r3, #3
 800d0e8:	73fb      	strb	r3, [r7, #15]
      break;
 800d0ea:	bf00      	nop
  }

  return ret;
 800d0ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	3710      	adds	r7, #16
 800d0f2:	46bd      	mov	sp, r7
 800d0f4:	bd80      	pop	{r7, pc}
 800d0f6:	bf00      	nop
 800d0f8:	200121ec 	.word	0x200121ec

0800d0fc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d0fc:	b580      	push	{r7, lr}
 800d0fe:	b082      	sub	sp, #8
 800d100:	af00      	add	r7, sp, #0
 800d102:	6078      	str	r0, [r7, #4]
 800d104:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	88db      	ldrh	r3, [r3, #6]
 800d10a:	2b01      	cmp	r3, #1
 800d10c:	d004      	beq.n	800d118 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d10e:	6839      	ldr	r1, [r7, #0]
 800d110:	6878      	ldr	r0, [r7, #4]
 800d112:	f000 f8e2 	bl	800d2da <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d116:	e023      	b.n	800d160 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d11e:	b2db      	uxtb	r3, r3
 800d120:	2b02      	cmp	r3, #2
 800d122:	dc02      	bgt.n	800d12a <USBD_GetConfig+0x2e>
 800d124:	2b00      	cmp	r3, #0
 800d126:	dc03      	bgt.n	800d130 <USBD_GetConfig+0x34>
 800d128:	e015      	b.n	800d156 <USBD_GetConfig+0x5a>
 800d12a:	2b03      	cmp	r3, #3
 800d12c:	d00b      	beq.n	800d146 <USBD_GetConfig+0x4a>
 800d12e:	e012      	b.n	800d156 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2200      	movs	r2, #0
 800d134:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	3308      	adds	r3, #8
 800d13a:	2201      	movs	r2, #1
 800d13c:	4619      	mov	r1, r3
 800d13e:	6878      	ldr	r0, [r7, #4]
 800d140:	f000 f948 	bl	800d3d4 <USBD_CtlSendData>
        break;
 800d144:	e00c      	b.n	800d160 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	3304      	adds	r3, #4
 800d14a:	2201      	movs	r2, #1
 800d14c:	4619      	mov	r1, r3
 800d14e:	6878      	ldr	r0, [r7, #4]
 800d150:	f000 f940 	bl	800d3d4 <USBD_CtlSendData>
        break;
 800d154:	e004      	b.n	800d160 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d156:	6839      	ldr	r1, [r7, #0]
 800d158:	6878      	ldr	r0, [r7, #4]
 800d15a:	f000 f8be 	bl	800d2da <USBD_CtlError>
        break;
 800d15e:	bf00      	nop
}
 800d160:	bf00      	nop
 800d162:	3708      	adds	r7, #8
 800d164:	46bd      	mov	sp, r7
 800d166:	bd80      	pop	{r7, pc}

0800d168 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b082      	sub	sp, #8
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
 800d170:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d178:	b2db      	uxtb	r3, r3
 800d17a:	3b01      	subs	r3, #1
 800d17c:	2b02      	cmp	r3, #2
 800d17e:	d81e      	bhi.n	800d1be <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d180:	683b      	ldr	r3, [r7, #0]
 800d182:	88db      	ldrh	r3, [r3, #6]
 800d184:	2b02      	cmp	r3, #2
 800d186:	d004      	beq.n	800d192 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d188:	6839      	ldr	r1, [r7, #0]
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f000 f8a5 	bl	800d2da <USBD_CtlError>
        break;
 800d190:	e01a      	b.n	800d1c8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	2201      	movs	r2, #1
 800d196:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d005      	beq.n	800d1ae <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	68db      	ldr	r3, [r3, #12]
 800d1a6:	f043 0202 	orr.w	r2, r3, #2
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	330c      	adds	r3, #12
 800d1b2:	2202      	movs	r2, #2
 800d1b4:	4619      	mov	r1, r3
 800d1b6:	6878      	ldr	r0, [r7, #4]
 800d1b8:	f000 f90c 	bl	800d3d4 <USBD_CtlSendData>
      break;
 800d1bc:	e004      	b.n	800d1c8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d1be:	6839      	ldr	r1, [r7, #0]
 800d1c0:	6878      	ldr	r0, [r7, #4]
 800d1c2:	f000 f88a 	bl	800d2da <USBD_CtlError>
      break;
 800d1c6:	bf00      	nop
  }
}
 800d1c8:	bf00      	nop
 800d1ca:	3708      	adds	r7, #8
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bd80      	pop	{r7, pc}

0800d1d0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b082      	sub	sp, #8
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	6078      	str	r0, [r7, #4]
 800d1d8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d1da:	683b      	ldr	r3, [r7, #0]
 800d1dc:	885b      	ldrh	r3, [r3, #2]
 800d1de:	2b01      	cmp	r3, #1
 800d1e0:	d107      	bne.n	800d1f2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	2201      	movs	r2, #1
 800d1e6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d1ea:	6878      	ldr	r0, [r7, #4]
 800d1ec:	f000 f953 	bl	800d496 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800d1f0:	e013      	b.n	800d21a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	885b      	ldrh	r3, [r3, #2]
 800d1f6:	2b02      	cmp	r3, #2
 800d1f8:	d10b      	bne.n	800d212 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	889b      	ldrh	r3, [r3, #4]
 800d1fe:	0a1b      	lsrs	r3, r3, #8
 800d200:	b29b      	uxth	r3, r3
 800d202:	b2da      	uxtb	r2, r3
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	f000 f943 	bl	800d496 <USBD_CtlSendStatus>
}
 800d210:	e003      	b.n	800d21a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800d212:	6839      	ldr	r1, [r7, #0]
 800d214:	6878      	ldr	r0, [r7, #4]
 800d216:	f000 f860 	bl	800d2da <USBD_CtlError>
}
 800d21a:	bf00      	nop
 800d21c:	3708      	adds	r7, #8
 800d21e:	46bd      	mov	sp, r7
 800d220:	bd80      	pop	{r7, pc}

0800d222 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d222:	b580      	push	{r7, lr}
 800d224:	b082      	sub	sp, #8
 800d226:	af00      	add	r7, sp, #0
 800d228:	6078      	str	r0, [r7, #4]
 800d22a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d232:	b2db      	uxtb	r3, r3
 800d234:	3b01      	subs	r3, #1
 800d236:	2b02      	cmp	r3, #2
 800d238:	d80b      	bhi.n	800d252 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	885b      	ldrh	r3, [r3, #2]
 800d23e:	2b01      	cmp	r3, #1
 800d240:	d10c      	bne.n	800d25c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	2200      	movs	r2, #0
 800d246:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d24a:	6878      	ldr	r0, [r7, #4]
 800d24c:	f000 f923 	bl	800d496 <USBD_CtlSendStatus>
      }
      break;
 800d250:	e004      	b.n	800d25c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d252:	6839      	ldr	r1, [r7, #0]
 800d254:	6878      	ldr	r0, [r7, #4]
 800d256:	f000 f840 	bl	800d2da <USBD_CtlError>
      break;
 800d25a:	e000      	b.n	800d25e <USBD_ClrFeature+0x3c>
      break;
 800d25c:	bf00      	nop
  }
}
 800d25e:	bf00      	nop
 800d260:	3708      	adds	r7, #8
 800d262:	46bd      	mov	sp, r7
 800d264:	bd80      	pop	{r7, pc}

0800d266 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d266:	b580      	push	{r7, lr}
 800d268:	b084      	sub	sp, #16
 800d26a:	af00      	add	r7, sp, #0
 800d26c:	6078      	str	r0, [r7, #4]
 800d26e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	781a      	ldrb	r2, [r3, #0]
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	3301      	adds	r3, #1
 800d280:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	781a      	ldrb	r2, [r3, #0]
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	3301      	adds	r3, #1
 800d28e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d290:	68f8      	ldr	r0, [r7, #12]
 800d292:	f7ff fa13 	bl	800c6bc <SWAPBYTE>
 800d296:	4603      	mov	r3, r0
 800d298:	461a      	mov	r2, r3
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	3301      	adds	r3, #1
 800d2a2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	3301      	adds	r3, #1
 800d2a8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d2aa:	68f8      	ldr	r0, [r7, #12]
 800d2ac:	f7ff fa06 	bl	800c6bc <SWAPBYTE>
 800d2b0:	4603      	mov	r3, r0
 800d2b2:	461a      	mov	r2, r3
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	3301      	adds	r3, #1
 800d2bc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	3301      	adds	r3, #1
 800d2c2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d2c4:	68f8      	ldr	r0, [r7, #12]
 800d2c6:	f7ff f9f9 	bl	800c6bc <SWAPBYTE>
 800d2ca:	4603      	mov	r3, r0
 800d2cc:	461a      	mov	r2, r3
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	80da      	strh	r2, [r3, #6]
}
 800d2d2:	bf00      	nop
 800d2d4:	3710      	adds	r7, #16
 800d2d6:	46bd      	mov	sp, r7
 800d2d8:	bd80      	pop	{r7, pc}

0800d2da <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d2da:	b580      	push	{r7, lr}
 800d2dc:	b082      	sub	sp, #8
 800d2de:	af00      	add	r7, sp, #0
 800d2e0:	6078      	str	r0, [r7, #4]
 800d2e2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d2e4:	2180      	movs	r1, #128	@ 0x80
 800d2e6:	6878      	ldr	r0, [r7, #4]
 800d2e8:	f000 fd40 	bl	800dd6c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d2ec:	2100      	movs	r1, #0
 800d2ee:	6878      	ldr	r0, [r7, #4]
 800d2f0:	f000 fd3c 	bl	800dd6c <USBD_LL_StallEP>
}
 800d2f4:	bf00      	nop
 800d2f6:	3708      	adds	r7, #8
 800d2f8:	46bd      	mov	sp, r7
 800d2fa:	bd80      	pop	{r7, pc}

0800d2fc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d2fc:	b580      	push	{r7, lr}
 800d2fe:	b086      	sub	sp, #24
 800d300:	af00      	add	r7, sp, #0
 800d302:	60f8      	str	r0, [r7, #12]
 800d304:	60b9      	str	r1, [r7, #8]
 800d306:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d308:	2300      	movs	r3, #0
 800d30a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d042      	beq.n	800d398 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800d316:	6938      	ldr	r0, [r7, #16]
 800d318:	f000 f842 	bl	800d3a0 <USBD_GetLen>
 800d31c:	4603      	mov	r3, r0
 800d31e:	3301      	adds	r3, #1
 800d320:	005b      	lsls	r3, r3, #1
 800d322:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d326:	d808      	bhi.n	800d33a <USBD_GetString+0x3e>
 800d328:	6938      	ldr	r0, [r7, #16]
 800d32a:	f000 f839 	bl	800d3a0 <USBD_GetLen>
 800d32e:	4603      	mov	r3, r0
 800d330:	3301      	adds	r3, #1
 800d332:	b29b      	uxth	r3, r3
 800d334:	005b      	lsls	r3, r3, #1
 800d336:	b29a      	uxth	r2, r3
 800d338:	e001      	b.n	800d33e <USBD_GetString+0x42>
 800d33a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d342:	7dfb      	ldrb	r3, [r7, #23]
 800d344:	68ba      	ldr	r2, [r7, #8]
 800d346:	4413      	add	r3, r2
 800d348:	687a      	ldr	r2, [r7, #4]
 800d34a:	7812      	ldrb	r2, [r2, #0]
 800d34c:	701a      	strb	r2, [r3, #0]
  idx++;
 800d34e:	7dfb      	ldrb	r3, [r7, #23]
 800d350:	3301      	adds	r3, #1
 800d352:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d354:	7dfb      	ldrb	r3, [r7, #23]
 800d356:	68ba      	ldr	r2, [r7, #8]
 800d358:	4413      	add	r3, r2
 800d35a:	2203      	movs	r2, #3
 800d35c:	701a      	strb	r2, [r3, #0]
  idx++;
 800d35e:	7dfb      	ldrb	r3, [r7, #23]
 800d360:	3301      	adds	r3, #1
 800d362:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d364:	e013      	b.n	800d38e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800d366:	7dfb      	ldrb	r3, [r7, #23]
 800d368:	68ba      	ldr	r2, [r7, #8]
 800d36a:	4413      	add	r3, r2
 800d36c:	693a      	ldr	r2, [r7, #16]
 800d36e:	7812      	ldrb	r2, [r2, #0]
 800d370:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d372:	693b      	ldr	r3, [r7, #16]
 800d374:	3301      	adds	r3, #1
 800d376:	613b      	str	r3, [r7, #16]
    idx++;
 800d378:	7dfb      	ldrb	r3, [r7, #23]
 800d37a:	3301      	adds	r3, #1
 800d37c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d37e:	7dfb      	ldrb	r3, [r7, #23]
 800d380:	68ba      	ldr	r2, [r7, #8]
 800d382:	4413      	add	r3, r2
 800d384:	2200      	movs	r2, #0
 800d386:	701a      	strb	r2, [r3, #0]
    idx++;
 800d388:	7dfb      	ldrb	r3, [r7, #23]
 800d38a:	3301      	adds	r3, #1
 800d38c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d38e:	693b      	ldr	r3, [r7, #16]
 800d390:	781b      	ldrb	r3, [r3, #0]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d1e7      	bne.n	800d366 <USBD_GetString+0x6a>
 800d396:	e000      	b.n	800d39a <USBD_GetString+0x9e>
    return;
 800d398:	bf00      	nop
  }
}
 800d39a:	3718      	adds	r7, #24
 800d39c:	46bd      	mov	sp, r7
 800d39e:	bd80      	pop	{r7, pc}

0800d3a0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d3a0:	b480      	push	{r7}
 800d3a2:	b085      	sub	sp, #20
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d3b0:	e005      	b.n	800d3be <USBD_GetLen+0x1e>
  {
    len++;
 800d3b2:	7bfb      	ldrb	r3, [r7, #15]
 800d3b4:	3301      	adds	r3, #1
 800d3b6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d3b8:	68bb      	ldr	r3, [r7, #8]
 800d3ba:	3301      	adds	r3, #1
 800d3bc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	781b      	ldrb	r3, [r3, #0]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d1f5      	bne.n	800d3b2 <USBD_GetLen+0x12>
  }

  return len;
 800d3c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	3714      	adds	r7, #20
 800d3cc:	46bd      	mov	sp, r7
 800d3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d2:	4770      	bx	lr

0800d3d4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d3d4:	b580      	push	{r7, lr}
 800d3d6:	b084      	sub	sp, #16
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	60f8      	str	r0, [r7, #12]
 800d3dc:	60b9      	str	r1, [r7, #8]
 800d3de:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	2202      	movs	r2, #2
 800d3e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	687a      	ldr	r2, [r7, #4]
 800d3ec:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	68ba      	ldr	r2, [r7, #8]
 800d3f2:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	687a      	ldr	r2, [r7, #4]
 800d3f8:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	68ba      	ldr	r2, [r7, #8]
 800d3fe:	2100      	movs	r1, #0
 800d400:	68f8      	ldr	r0, [r7, #12]
 800d402:	f000 fd3c 	bl	800de7e <USBD_LL_Transmit>

  return USBD_OK;
 800d406:	2300      	movs	r3, #0
}
 800d408:	4618      	mov	r0, r3
 800d40a:	3710      	adds	r7, #16
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b084      	sub	sp, #16
 800d414:	af00      	add	r7, sp, #0
 800d416:	60f8      	str	r0, [r7, #12]
 800d418:	60b9      	str	r1, [r7, #8]
 800d41a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	68ba      	ldr	r2, [r7, #8]
 800d420:	2100      	movs	r1, #0
 800d422:	68f8      	ldr	r0, [r7, #12]
 800d424:	f000 fd2b 	bl	800de7e <USBD_LL_Transmit>

  return USBD_OK;
 800d428:	2300      	movs	r3, #0
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	3710      	adds	r7, #16
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}

0800d432 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d432:	b580      	push	{r7, lr}
 800d434:	b084      	sub	sp, #16
 800d436:	af00      	add	r7, sp, #0
 800d438:	60f8      	str	r0, [r7, #12]
 800d43a:	60b9      	str	r1, [r7, #8]
 800d43c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	2203      	movs	r2, #3
 800d442:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	687a      	ldr	r2, [r7, #4]
 800d44a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	68ba      	ldr	r2, [r7, #8]
 800d452:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	687a      	ldr	r2, [r7, #4]
 800d45a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	68ba      	ldr	r2, [r7, #8]
 800d462:	2100      	movs	r1, #0
 800d464:	68f8      	ldr	r0, [r7, #12]
 800d466:	f000 fd2b 	bl	800dec0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d46a:	2300      	movs	r3, #0
}
 800d46c:	4618      	mov	r0, r3
 800d46e:	3710      	adds	r7, #16
 800d470:	46bd      	mov	sp, r7
 800d472:	bd80      	pop	{r7, pc}

0800d474 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d474:	b580      	push	{r7, lr}
 800d476:	b084      	sub	sp, #16
 800d478:	af00      	add	r7, sp, #0
 800d47a:	60f8      	str	r0, [r7, #12]
 800d47c:	60b9      	str	r1, [r7, #8]
 800d47e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	68ba      	ldr	r2, [r7, #8]
 800d484:	2100      	movs	r1, #0
 800d486:	68f8      	ldr	r0, [r7, #12]
 800d488:	f000 fd1a 	bl	800dec0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d48c:	2300      	movs	r3, #0
}
 800d48e:	4618      	mov	r0, r3
 800d490:	3710      	adds	r7, #16
 800d492:	46bd      	mov	sp, r7
 800d494:	bd80      	pop	{r7, pc}

0800d496 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d496:	b580      	push	{r7, lr}
 800d498:	b082      	sub	sp, #8
 800d49a:	af00      	add	r7, sp, #0
 800d49c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	2204      	movs	r2, #4
 800d4a2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	2100      	movs	r1, #0
 800d4ac:	6878      	ldr	r0, [r7, #4]
 800d4ae:	f000 fce6 	bl	800de7e <USBD_LL_Transmit>

  return USBD_OK;
 800d4b2:	2300      	movs	r3, #0
}
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	3708      	adds	r7, #8
 800d4b8:	46bd      	mov	sp, r7
 800d4ba:	bd80      	pop	{r7, pc}

0800d4bc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d4bc:	b580      	push	{r7, lr}
 800d4be:	b082      	sub	sp, #8
 800d4c0:	af00      	add	r7, sp, #0
 800d4c2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	2205      	movs	r2, #5
 800d4c8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	2100      	movs	r1, #0
 800d4d2:	6878      	ldr	r0, [r7, #4]
 800d4d4:	f000 fcf4 	bl	800dec0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d4d8:	2300      	movs	r3, #0
}
 800d4da:	4618      	mov	r0, r3
 800d4dc:	3708      	adds	r7, #8
 800d4de:	46bd      	mov	sp, r7
 800d4e0:	bd80      	pop	{r7, pc}
	...

0800d4e4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d4e8:	2200      	movs	r2, #0
 800d4ea:	4912      	ldr	r1, [pc, #72]	@ (800d534 <MX_USB_DEVICE_Init+0x50>)
 800d4ec:	4812      	ldr	r0, [pc, #72]	@ (800d538 <MX_USB_DEVICE_Init+0x54>)
 800d4ee:	f7fe fcaf 	bl	800be50 <USBD_Init>
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d001      	beq.n	800d4fc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d4f8:	f7f3 fe86 	bl	8001208 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d4fc:	490f      	ldr	r1, [pc, #60]	@ (800d53c <MX_USB_DEVICE_Init+0x58>)
 800d4fe:	480e      	ldr	r0, [pc, #56]	@ (800d538 <MX_USB_DEVICE_Init+0x54>)
 800d500:	f7fe fcd6 	bl	800beb0 <USBD_RegisterClass>
 800d504:	4603      	mov	r3, r0
 800d506:	2b00      	cmp	r3, #0
 800d508:	d001      	beq.n	800d50e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d50a:	f7f3 fe7d 	bl	8001208 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d50e:	490c      	ldr	r1, [pc, #48]	@ (800d540 <MX_USB_DEVICE_Init+0x5c>)
 800d510:	4809      	ldr	r0, [pc, #36]	@ (800d538 <MX_USB_DEVICE_Init+0x54>)
 800d512:	f7fe fbcd 	bl	800bcb0 <USBD_CDC_RegisterInterface>
 800d516:	4603      	mov	r3, r0
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d001      	beq.n	800d520 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d51c:	f7f3 fe74 	bl	8001208 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d520:	4805      	ldr	r0, [pc, #20]	@ (800d538 <MX_USB_DEVICE_Init+0x54>)
 800d522:	f7fe fcfb 	bl	800bf1c <USBD_Start>
 800d526:	4603      	mov	r3, r0
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d001      	beq.n	800d530 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d52c:	f7f3 fe6c 	bl	8001208 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d530:	bf00      	nop
 800d532:	bd80      	pop	{r7, pc}
 800d534:	200000cc 	.word	0x200000cc
 800d538:	200121f0 	.word	0x200121f0
 800d53c:	20000038 	.word	0x20000038
 800d540:	200000b8 	.word	0x200000b8

0800d544 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d548:	2200      	movs	r2, #0
 800d54a:	4905      	ldr	r1, [pc, #20]	@ (800d560 <CDC_Init_FS+0x1c>)
 800d54c:	4805      	ldr	r0, [pc, #20]	@ (800d564 <CDC_Init_FS+0x20>)
 800d54e:	f7fe fbc9 	bl	800bce4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d552:	4905      	ldr	r1, [pc, #20]	@ (800d568 <CDC_Init_FS+0x24>)
 800d554:	4803      	ldr	r0, [pc, #12]	@ (800d564 <CDC_Init_FS+0x20>)
 800d556:	f7fe fbe7 	bl	800bd28 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d55a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d55c:	4618      	mov	r0, r3
 800d55e:	bd80      	pop	{r7, pc}
 800d560:	20012ccc 	.word	0x20012ccc
 800d564:	200121f0 	.word	0x200121f0
 800d568:	200124cc 	.word	0x200124cc

0800d56c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d56c:	b480      	push	{r7}
 800d56e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d570:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d572:	4618      	mov	r0, r3
 800d574:	46bd      	mov	sp, r7
 800d576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57a:	4770      	bx	lr

0800d57c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d57c:	b480      	push	{r7}
 800d57e:	b083      	sub	sp, #12
 800d580:	af00      	add	r7, sp, #0
 800d582:	4603      	mov	r3, r0
 800d584:	6039      	str	r1, [r7, #0]
 800d586:	71fb      	strb	r3, [r7, #7]
 800d588:	4613      	mov	r3, r2
 800d58a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d58c:	79fb      	ldrb	r3, [r7, #7]
 800d58e:	2b23      	cmp	r3, #35	@ 0x23
 800d590:	d84a      	bhi.n	800d628 <CDC_Control_FS+0xac>
 800d592:	a201      	add	r2, pc, #4	@ (adr r2, 800d598 <CDC_Control_FS+0x1c>)
 800d594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d598:	0800d629 	.word	0x0800d629
 800d59c:	0800d629 	.word	0x0800d629
 800d5a0:	0800d629 	.word	0x0800d629
 800d5a4:	0800d629 	.word	0x0800d629
 800d5a8:	0800d629 	.word	0x0800d629
 800d5ac:	0800d629 	.word	0x0800d629
 800d5b0:	0800d629 	.word	0x0800d629
 800d5b4:	0800d629 	.word	0x0800d629
 800d5b8:	0800d629 	.word	0x0800d629
 800d5bc:	0800d629 	.word	0x0800d629
 800d5c0:	0800d629 	.word	0x0800d629
 800d5c4:	0800d629 	.word	0x0800d629
 800d5c8:	0800d629 	.word	0x0800d629
 800d5cc:	0800d629 	.word	0x0800d629
 800d5d0:	0800d629 	.word	0x0800d629
 800d5d4:	0800d629 	.word	0x0800d629
 800d5d8:	0800d629 	.word	0x0800d629
 800d5dc:	0800d629 	.word	0x0800d629
 800d5e0:	0800d629 	.word	0x0800d629
 800d5e4:	0800d629 	.word	0x0800d629
 800d5e8:	0800d629 	.word	0x0800d629
 800d5ec:	0800d629 	.word	0x0800d629
 800d5f0:	0800d629 	.word	0x0800d629
 800d5f4:	0800d629 	.word	0x0800d629
 800d5f8:	0800d629 	.word	0x0800d629
 800d5fc:	0800d629 	.word	0x0800d629
 800d600:	0800d629 	.word	0x0800d629
 800d604:	0800d629 	.word	0x0800d629
 800d608:	0800d629 	.word	0x0800d629
 800d60c:	0800d629 	.word	0x0800d629
 800d610:	0800d629 	.word	0x0800d629
 800d614:	0800d629 	.word	0x0800d629
 800d618:	0800d629 	.word	0x0800d629
 800d61c:	0800d629 	.word	0x0800d629
 800d620:	0800d629 	.word	0x0800d629
 800d624:	0800d629 	.word	0x0800d629
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d628:	bf00      	nop
  }

  return (USBD_OK);
 800d62a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d62c:	4618      	mov	r0, r3
 800d62e:	370c      	adds	r7, #12
 800d630:	46bd      	mov	sp, r7
 800d632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d636:	4770      	bx	lr

0800d638 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d638:	b580      	push	{r7, lr}
 800d63a:	b082      	sub	sp, #8
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	6078      	str	r0, [r7, #4]
 800d640:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d642:	6879      	ldr	r1, [r7, #4]
 800d644:	4805      	ldr	r0, [pc, #20]	@ (800d65c <CDC_Receive_FS+0x24>)
 800d646:	f7fe fb6f 	bl	800bd28 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d64a:	4804      	ldr	r0, [pc, #16]	@ (800d65c <CDC_Receive_FS+0x24>)
 800d64c:	f7fe fbca 	bl	800bde4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d650:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d652:	4618      	mov	r0, r3
 800d654:	3708      	adds	r7, #8
 800d656:	46bd      	mov	sp, r7
 800d658:	bd80      	pop	{r7, pc}
 800d65a:	bf00      	nop
 800d65c:	200121f0 	.word	0x200121f0

0800d660 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b084      	sub	sp, #16
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
 800d668:	460b      	mov	r3, r1
 800d66a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d66c:	2300      	movs	r3, #0
 800d66e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d670:	4b0d      	ldr	r3, [pc, #52]	@ (800d6a8 <CDC_Transmit_FS+0x48>)
 800d672:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d676:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d678:	68bb      	ldr	r3, [r7, #8]
 800d67a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d001      	beq.n	800d686 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d682:	2301      	movs	r3, #1
 800d684:	e00b      	b.n	800d69e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d686:	887b      	ldrh	r3, [r7, #2]
 800d688:	461a      	mov	r2, r3
 800d68a:	6879      	ldr	r1, [r7, #4]
 800d68c:	4806      	ldr	r0, [pc, #24]	@ (800d6a8 <CDC_Transmit_FS+0x48>)
 800d68e:	f7fe fb29 	bl	800bce4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d692:	4805      	ldr	r0, [pc, #20]	@ (800d6a8 <CDC_Transmit_FS+0x48>)
 800d694:	f7fe fb66 	bl	800bd64 <USBD_CDC_TransmitPacket>
 800d698:	4603      	mov	r3, r0
 800d69a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d69c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d69e:	4618      	mov	r0, r3
 800d6a0:	3710      	adds	r7, #16
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}
 800d6a6:	bf00      	nop
 800d6a8:	200121f0 	.word	0x200121f0

0800d6ac <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d6ac:	b480      	push	{r7}
 800d6ae:	b087      	sub	sp, #28
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	60f8      	str	r0, [r7, #12]
 800d6b4:	60b9      	str	r1, [r7, #8]
 800d6b6:	4613      	mov	r3, r2
 800d6b8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d6be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	371c      	adds	r7, #28
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6cc:	4770      	bx	lr

0800d6ce <__io_putchar>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int __io_putchar(int ch) {
 800d6ce:	b580      	push	{r7, lr}
 800d6d0:	b084      	sub	sp, #16
 800d6d2:	af00      	add	r7, sp, #0
 800d6d4:	6078      	str	r0, [r7, #4]
    uint8_t c = ch;
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	b2db      	uxtb	r3, r3
 800d6da:	73fb      	strb	r3, [r7, #15]
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800d6dc:	e002      	b.n	800d6e4 <__io_putchar+0x16>
        HAL_Delay(1);
 800d6de:	2001      	movs	r0, #1
 800d6e0:	f7f4 f992 	bl	8001a08 <HAL_Delay>
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800d6e4:	f107 030f 	add.w	r3, r7, #15
 800d6e8:	2101      	movs	r1, #1
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	f7ff ffb8 	bl	800d660 <CDC_Transmit_FS>
 800d6f0:	4603      	mov	r3, r0
 800d6f2:	2b01      	cmp	r3, #1
 800d6f4:	d0f3      	beq.n	800d6de <__io_putchar+0x10>
    }
    return ch;
 800d6f6:	687b      	ldr	r3, [r7, #4]
}
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	3710      	adds	r7, #16
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	bd80      	pop	{r7, pc}

0800d700 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d700:	b480      	push	{r7}
 800d702:	b083      	sub	sp, #12
 800d704:	af00      	add	r7, sp, #0
 800d706:	4603      	mov	r3, r0
 800d708:	6039      	str	r1, [r7, #0]
 800d70a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	2212      	movs	r2, #18
 800d710:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d712:	4b03      	ldr	r3, [pc, #12]	@ (800d720 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d714:	4618      	mov	r0, r3
 800d716:	370c      	adds	r7, #12
 800d718:	46bd      	mov	sp, r7
 800d71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71e:	4770      	bx	lr
 800d720:	200000ec 	.word	0x200000ec

0800d724 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d724:	b480      	push	{r7}
 800d726:	b083      	sub	sp, #12
 800d728:	af00      	add	r7, sp, #0
 800d72a:	4603      	mov	r3, r0
 800d72c:	6039      	str	r1, [r7, #0]
 800d72e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	2204      	movs	r2, #4
 800d734:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d736:	4b03      	ldr	r3, [pc, #12]	@ (800d744 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d738:	4618      	mov	r0, r3
 800d73a:	370c      	adds	r7, #12
 800d73c:	46bd      	mov	sp, r7
 800d73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d742:	4770      	bx	lr
 800d744:	2000010c 	.word	0x2000010c

0800d748 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d748:	b580      	push	{r7, lr}
 800d74a:	b082      	sub	sp, #8
 800d74c:	af00      	add	r7, sp, #0
 800d74e:	4603      	mov	r3, r0
 800d750:	6039      	str	r1, [r7, #0]
 800d752:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d754:	79fb      	ldrb	r3, [r7, #7]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d105      	bne.n	800d766 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d75a:	683a      	ldr	r2, [r7, #0]
 800d75c:	4907      	ldr	r1, [pc, #28]	@ (800d77c <USBD_FS_ProductStrDescriptor+0x34>)
 800d75e:	4808      	ldr	r0, [pc, #32]	@ (800d780 <USBD_FS_ProductStrDescriptor+0x38>)
 800d760:	f7ff fdcc 	bl	800d2fc <USBD_GetString>
 800d764:	e004      	b.n	800d770 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d766:	683a      	ldr	r2, [r7, #0]
 800d768:	4904      	ldr	r1, [pc, #16]	@ (800d77c <USBD_FS_ProductStrDescriptor+0x34>)
 800d76a:	4805      	ldr	r0, [pc, #20]	@ (800d780 <USBD_FS_ProductStrDescriptor+0x38>)
 800d76c:	f7ff fdc6 	bl	800d2fc <USBD_GetString>
  }
  return USBD_StrDesc;
 800d770:	4b02      	ldr	r3, [pc, #8]	@ (800d77c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d772:	4618      	mov	r0, r3
 800d774:	3708      	adds	r7, #8
 800d776:	46bd      	mov	sp, r7
 800d778:	bd80      	pop	{r7, pc}
 800d77a:	bf00      	nop
 800d77c:	200134cc 	.word	0x200134cc
 800d780:	0800f0a0 	.word	0x0800f0a0

0800d784 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b082      	sub	sp, #8
 800d788:	af00      	add	r7, sp, #0
 800d78a:	4603      	mov	r3, r0
 800d78c:	6039      	str	r1, [r7, #0]
 800d78e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d790:	683a      	ldr	r2, [r7, #0]
 800d792:	4904      	ldr	r1, [pc, #16]	@ (800d7a4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d794:	4804      	ldr	r0, [pc, #16]	@ (800d7a8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d796:	f7ff fdb1 	bl	800d2fc <USBD_GetString>
  return USBD_StrDesc;
 800d79a:	4b02      	ldr	r3, [pc, #8]	@ (800d7a4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d79c:	4618      	mov	r0, r3
 800d79e:	3708      	adds	r7, #8
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	bd80      	pop	{r7, pc}
 800d7a4:	200134cc 	.word	0x200134cc
 800d7a8:	0800f0b8 	.word	0x0800f0b8

0800d7ac <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b082      	sub	sp, #8
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	6039      	str	r1, [r7, #0]
 800d7b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	221a      	movs	r2, #26
 800d7bc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d7be:	f000 f855 	bl	800d86c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d7c2:	4b02      	ldr	r3, [pc, #8]	@ (800d7cc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	3708      	adds	r7, #8
 800d7c8:	46bd      	mov	sp, r7
 800d7ca:	bd80      	pop	{r7, pc}
 800d7cc:	20000110 	.word	0x20000110

0800d7d0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b082      	sub	sp, #8
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	6039      	str	r1, [r7, #0]
 800d7da:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d7dc:	79fb      	ldrb	r3, [r7, #7]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d105      	bne.n	800d7ee <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d7e2:	683a      	ldr	r2, [r7, #0]
 800d7e4:	4907      	ldr	r1, [pc, #28]	@ (800d804 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d7e6:	4808      	ldr	r0, [pc, #32]	@ (800d808 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d7e8:	f7ff fd88 	bl	800d2fc <USBD_GetString>
 800d7ec:	e004      	b.n	800d7f8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d7ee:	683a      	ldr	r2, [r7, #0]
 800d7f0:	4904      	ldr	r1, [pc, #16]	@ (800d804 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d7f2:	4805      	ldr	r0, [pc, #20]	@ (800d808 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d7f4:	f7ff fd82 	bl	800d2fc <USBD_GetString>
  }
  return USBD_StrDesc;
 800d7f8:	4b02      	ldr	r3, [pc, #8]	@ (800d804 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	3708      	adds	r7, #8
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}
 800d802:	bf00      	nop
 800d804:	200134cc 	.word	0x200134cc
 800d808:	0800f0cc 	.word	0x0800f0cc

0800d80c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	b082      	sub	sp, #8
 800d810:	af00      	add	r7, sp, #0
 800d812:	4603      	mov	r3, r0
 800d814:	6039      	str	r1, [r7, #0]
 800d816:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d818:	79fb      	ldrb	r3, [r7, #7]
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d105      	bne.n	800d82a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d81e:	683a      	ldr	r2, [r7, #0]
 800d820:	4907      	ldr	r1, [pc, #28]	@ (800d840 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d822:	4808      	ldr	r0, [pc, #32]	@ (800d844 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d824:	f7ff fd6a 	bl	800d2fc <USBD_GetString>
 800d828:	e004      	b.n	800d834 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d82a:	683a      	ldr	r2, [r7, #0]
 800d82c:	4904      	ldr	r1, [pc, #16]	@ (800d840 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d82e:	4805      	ldr	r0, [pc, #20]	@ (800d844 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d830:	f7ff fd64 	bl	800d2fc <USBD_GetString>
  }
  return USBD_StrDesc;
 800d834:	4b02      	ldr	r3, [pc, #8]	@ (800d840 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d836:	4618      	mov	r0, r3
 800d838:	3708      	adds	r7, #8
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
 800d83e:	bf00      	nop
 800d840:	200134cc 	.word	0x200134cc
 800d844:	0800f0d8 	.word	0x0800f0d8

0800d848 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d848:	b480      	push	{r7}
 800d84a:	b083      	sub	sp, #12
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	4603      	mov	r3, r0
 800d850:	6039      	str	r1, [r7, #0]
 800d852:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800d854:	683b      	ldr	r3, [r7, #0]
 800d856:	220c      	movs	r2, #12
 800d858:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800d85a:	4b03      	ldr	r3, [pc, #12]	@ (800d868 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800d85c:	4618      	mov	r0, r3
 800d85e:	370c      	adds	r7, #12
 800d860:	46bd      	mov	sp, r7
 800d862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d866:	4770      	bx	lr
 800d868:	20000100 	.word	0x20000100

0800d86c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b084      	sub	sp, #16
 800d870:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d872:	4b0f      	ldr	r3, [pc, #60]	@ (800d8b0 <Get_SerialNum+0x44>)
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d878:	4b0e      	ldr	r3, [pc, #56]	@ (800d8b4 <Get_SerialNum+0x48>)
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d87e:	4b0e      	ldr	r3, [pc, #56]	@ (800d8b8 <Get_SerialNum+0x4c>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d884:	68fa      	ldr	r2, [r7, #12]
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	4413      	add	r3, r2
 800d88a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d009      	beq.n	800d8a6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d892:	2208      	movs	r2, #8
 800d894:	4909      	ldr	r1, [pc, #36]	@ (800d8bc <Get_SerialNum+0x50>)
 800d896:	68f8      	ldr	r0, [r7, #12]
 800d898:	f000 f814 	bl	800d8c4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d89c:	2204      	movs	r2, #4
 800d89e:	4908      	ldr	r1, [pc, #32]	@ (800d8c0 <Get_SerialNum+0x54>)
 800d8a0:	68b8      	ldr	r0, [r7, #8]
 800d8a2:	f000 f80f 	bl	800d8c4 <IntToUnicode>
  }
}
 800d8a6:	bf00      	nop
 800d8a8:	3710      	adds	r7, #16
 800d8aa:	46bd      	mov	sp, r7
 800d8ac:	bd80      	pop	{r7, pc}
 800d8ae:	bf00      	nop
 800d8b0:	1ff07a10 	.word	0x1ff07a10
 800d8b4:	1ff07a14 	.word	0x1ff07a14
 800d8b8:	1ff07a18 	.word	0x1ff07a18
 800d8bc:	20000112 	.word	0x20000112
 800d8c0:	20000122 	.word	0x20000122

0800d8c4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d8c4:	b480      	push	{r7}
 800d8c6:	b087      	sub	sp, #28
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	60f8      	str	r0, [r7, #12]
 800d8cc:	60b9      	str	r1, [r7, #8]
 800d8ce:	4613      	mov	r3, r2
 800d8d0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	75fb      	strb	r3, [r7, #23]
 800d8da:	e027      	b.n	800d92c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	0f1b      	lsrs	r3, r3, #28
 800d8e0:	2b09      	cmp	r3, #9
 800d8e2:	d80b      	bhi.n	800d8fc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	0f1b      	lsrs	r3, r3, #28
 800d8e8:	b2da      	uxtb	r2, r3
 800d8ea:	7dfb      	ldrb	r3, [r7, #23]
 800d8ec:	005b      	lsls	r3, r3, #1
 800d8ee:	4619      	mov	r1, r3
 800d8f0:	68bb      	ldr	r3, [r7, #8]
 800d8f2:	440b      	add	r3, r1
 800d8f4:	3230      	adds	r2, #48	@ 0x30
 800d8f6:	b2d2      	uxtb	r2, r2
 800d8f8:	701a      	strb	r2, [r3, #0]
 800d8fa:	e00a      	b.n	800d912 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	0f1b      	lsrs	r3, r3, #28
 800d900:	b2da      	uxtb	r2, r3
 800d902:	7dfb      	ldrb	r3, [r7, #23]
 800d904:	005b      	lsls	r3, r3, #1
 800d906:	4619      	mov	r1, r3
 800d908:	68bb      	ldr	r3, [r7, #8]
 800d90a:	440b      	add	r3, r1
 800d90c:	3237      	adds	r2, #55	@ 0x37
 800d90e:	b2d2      	uxtb	r2, r2
 800d910:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	011b      	lsls	r3, r3, #4
 800d916:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d918:	7dfb      	ldrb	r3, [r7, #23]
 800d91a:	005b      	lsls	r3, r3, #1
 800d91c:	3301      	adds	r3, #1
 800d91e:	68ba      	ldr	r2, [r7, #8]
 800d920:	4413      	add	r3, r2
 800d922:	2200      	movs	r2, #0
 800d924:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d926:	7dfb      	ldrb	r3, [r7, #23]
 800d928:	3301      	adds	r3, #1
 800d92a:	75fb      	strb	r3, [r7, #23]
 800d92c:	7dfa      	ldrb	r2, [r7, #23]
 800d92e:	79fb      	ldrb	r3, [r7, #7]
 800d930:	429a      	cmp	r2, r3
 800d932:	d3d3      	bcc.n	800d8dc <IntToUnicode+0x18>
  }
}
 800d934:	bf00      	nop
 800d936:	bf00      	nop
 800d938:	371c      	adds	r7, #28
 800d93a:	46bd      	mov	sp, r7
 800d93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d940:	4770      	bx	lr
	...

0800d944 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d944:	b580      	push	{r7, lr}
 800d946:	b0aa      	sub	sp, #168	@ 0xa8
 800d948:	af00      	add	r7, sp, #0
 800d94a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d94c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800d950:	2200      	movs	r2, #0
 800d952:	601a      	str	r2, [r3, #0]
 800d954:	605a      	str	r2, [r3, #4]
 800d956:	609a      	str	r2, [r3, #8]
 800d958:	60da      	str	r2, [r3, #12]
 800d95a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800d95c:	f107 0314 	add.w	r3, r7, #20
 800d960:	2280      	movs	r2, #128	@ 0x80
 800d962:	2100      	movs	r1, #0
 800d964:	4618      	mov	r0, r3
 800d966:	f000 fd4f 	bl	800e408 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d972:	d151      	bne.n	800da18 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800d974:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800d978:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800d97a:	2300      	movs	r3, #0
 800d97c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d980:	f107 0314 	add.w	r3, r7, #20
 800d984:	4618      	mov	r0, r3
 800d986:	f7f6 fe5f 	bl	8004648 <HAL_RCCEx_PeriphCLKConfig>
 800d98a:	4603      	mov	r3, r0
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d001      	beq.n	800d994 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800d990:	f7f3 fc3a 	bl	8001208 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d994:	4b22      	ldr	r3, [pc, #136]	@ (800da20 <HAL_PCD_MspInit+0xdc>)
 800d996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d998:	4a21      	ldr	r2, [pc, #132]	@ (800da20 <HAL_PCD_MspInit+0xdc>)
 800d99a:	f043 0301 	orr.w	r3, r3, #1
 800d99e:	6313      	str	r3, [r2, #48]	@ 0x30
 800d9a0:	4b1f      	ldr	r3, [pc, #124]	@ (800da20 <HAL_PCD_MspInit+0xdc>)
 800d9a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9a4:	f003 0301 	and.w	r3, r3, #1
 800d9a8:	613b      	str	r3, [r7, #16]
 800d9aa:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d9ac:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800d9b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d9b4:	2302      	movs	r3, #2
 800d9b6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d9c0:	2303      	movs	r3, #3
 800d9c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d9c6:	230a      	movs	r3, #10
 800d9c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d9cc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800d9d0:	4619      	mov	r1, r3
 800d9d2:	4814      	ldr	r0, [pc, #80]	@ (800da24 <HAL_PCD_MspInit+0xe0>)
 800d9d4:	f7f4 fcc6 	bl	8002364 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d9d8:	4b11      	ldr	r3, [pc, #68]	@ (800da20 <HAL_PCD_MspInit+0xdc>)
 800d9da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9dc:	4a10      	ldr	r2, [pc, #64]	@ (800da20 <HAL_PCD_MspInit+0xdc>)
 800d9de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9e2:	6353      	str	r3, [r2, #52]	@ 0x34
 800d9e4:	4b0e      	ldr	r3, [pc, #56]	@ (800da20 <HAL_PCD_MspInit+0xdc>)
 800d9e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d9ec:	60fb      	str	r3, [r7, #12]
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	4b0b      	ldr	r3, [pc, #44]	@ (800da20 <HAL_PCD_MspInit+0xdc>)
 800d9f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d9f4:	4a0a      	ldr	r2, [pc, #40]	@ (800da20 <HAL_PCD_MspInit+0xdc>)
 800d9f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d9fa:	6453      	str	r3, [r2, #68]	@ 0x44
 800d9fc:	4b08      	ldr	r3, [pc, #32]	@ (800da20 <HAL_PCD_MspInit+0xdc>)
 800d9fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800da00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800da04:	60bb      	str	r3, [r7, #8]
 800da06:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800da08:	2200      	movs	r2, #0
 800da0a:	2100      	movs	r1, #0
 800da0c:	2043      	movs	r0, #67	@ 0x43
 800da0e:	f7f4 f8fa 	bl	8001c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800da12:	2043      	movs	r0, #67	@ 0x43
 800da14:	f7f4 f913 	bl	8001c3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800da18:	bf00      	nop
 800da1a:	37a8      	adds	r7, #168	@ 0xa8
 800da1c:	46bd      	mov	sp, r7
 800da1e:	bd80      	pop	{r7, pc}
 800da20:	40023800 	.word	0x40023800
 800da24:	40020000 	.word	0x40020000

0800da28 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da28:	b580      	push	{r7, lr}
 800da2a:	b082      	sub	sp, #8
 800da2c:	af00      	add	r7, sp, #0
 800da2e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800da3c:	4619      	mov	r1, r3
 800da3e:	4610      	mov	r0, r2
 800da40:	f7fe fab9 	bl	800bfb6 <USBD_LL_SetupStage>
}
 800da44:	bf00      	nop
 800da46:	3708      	adds	r7, #8
 800da48:	46bd      	mov	sp, r7
 800da4a:	bd80      	pop	{r7, pc}

0800da4c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b082      	sub	sp, #8
 800da50:	af00      	add	r7, sp, #0
 800da52:	6078      	str	r0, [r7, #4]
 800da54:	460b      	mov	r3, r1
 800da56:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800da5e:	78fa      	ldrb	r2, [r7, #3]
 800da60:	6879      	ldr	r1, [r7, #4]
 800da62:	4613      	mov	r3, r2
 800da64:	00db      	lsls	r3, r3, #3
 800da66:	4413      	add	r3, r2
 800da68:	009b      	lsls	r3, r3, #2
 800da6a:	440b      	add	r3, r1
 800da6c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800da70:	681a      	ldr	r2, [r3, #0]
 800da72:	78fb      	ldrb	r3, [r7, #3]
 800da74:	4619      	mov	r1, r3
 800da76:	f7fe faf3 	bl	800c060 <USBD_LL_DataOutStage>
}
 800da7a:	bf00      	nop
 800da7c:	3708      	adds	r7, #8
 800da7e:	46bd      	mov	sp, r7
 800da80:	bd80      	pop	{r7, pc}

0800da82 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da82:	b580      	push	{r7, lr}
 800da84:	b082      	sub	sp, #8
 800da86:	af00      	add	r7, sp, #0
 800da88:	6078      	str	r0, [r7, #4]
 800da8a:	460b      	mov	r3, r1
 800da8c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800da94:	78fa      	ldrb	r2, [r7, #3]
 800da96:	6879      	ldr	r1, [r7, #4]
 800da98:	4613      	mov	r3, r2
 800da9a:	00db      	lsls	r3, r3, #3
 800da9c:	4413      	add	r3, r2
 800da9e:	009b      	lsls	r3, r3, #2
 800daa0:	440b      	add	r3, r1
 800daa2:	3320      	adds	r3, #32
 800daa4:	681a      	ldr	r2, [r3, #0]
 800daa6:	78fb      	ldrb	r3, [r7, #3]
 800daa8:	4619      	mov	r1, r3
 800daaa:	f7fe fb95 	bl	800c1d8 <USBD_LL_DataInStage>
}
 800daae:	bf00      	nop
 800dab0:	3708      	adds	r7, #8
 800dab2:	46bd      	mov	sp, r7
 800dab4:	bd80      	pop	{r7, pc}

0800dab6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dab6:	b580      	push	{r7, lr}
 800dab8:	b082      	sub	sp, #8
 800daba:	af00      	add	r7, sp, #0
 800dabc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800dac4:	4618      	mov	r0, r3
 800dac6:	f7fe fcd9 	bl	800c47c <USBD_LL_SOF>
}
 800daca:	bf00      	nop
 800dacc:	3708      	adds	r7, #8
 800dace:	46bd      	mov	sp, r7
 800dad0:	bd80      	pop	{r7, pc}

0800dad2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dad2:	b580      	push	{r7, lr}
 800dad4:	b084      	sub	sp, #16
 800dad6:	af00      	add	r7, sp, #0
 800dad8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800dada:	2301      	movs	r3, #1
 800dadc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	79db      	ldrb	r3, [r3, #7]
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d102      	bne.n	800daec <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800dae6:	2300      	movs	r3, #0
 800dae8:	73fb      	strb	r3, [r7, #15]
 800daea:	e008      	b.n	800dafe <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	79db      	ldrb	r3, [r3, #7]
 800daf0:	2b02      	cmp	r3, #2
 800daf2:	d102      	bne.n	800dafa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800daf4:	2301      	movs	r3, #1
 800daf6:	73fb      	strb	r3, [r7, #15]
 800daf8:	e001      	b.n	800dafe <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800dafa:	f7f3 fb85 	bl	8001208 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800db04:	7bfa      	ldrb	r2, [r7, #15]
 800db06:	4611      	mov	r1, r2
 800db08:	4618      	mov	r0, r3
 800db0a:	f7fe fc73 	bl	800c3f4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800db14:	4618      	mov	r0, r3
 800db16:	f7fe fc1a 	bl	800c34e <USBD_LL_Reset>
}
 800db1a:	bf00      	nop
 800db1c:	3710      	adds	r7, #16
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}
	...

0800db24 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db24:	b580      	push	{r7, lr}
 800db26:	b082      	sub	sp, #8
 800db28:	af00      	add	r7, sp, #0
 800db2a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800db32:	4618      	mov	r0, r3
 800db34:	f7fe fc6e 	bl	800c414 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	687a      	ldr	r2, [r7, #4]
 800db44:	6812      	ldr	r2, [r2, #0]
 800db46:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800db4a:	f043 0301 	orr.w	r3, r3, #1
 800db4e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	7adb      	ldrb	r3, [r3, #11]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d005      	beq.n	800db64 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800db58:	4b04      	ldr	r3, [pc, #16]	@ (800db6c <HAL_PCD_SuspendCallback+0x48>)
 800db5a:	691b      	ldr	r3, [r3, #16]
 800db5c:	4a03      	ldr	r2, [pc, #12]	@ (800db6c <HAL_PCD_SuspendCallback+0x48>)
 800db5e:	f043 0306 	orr.w	r3, r3, #6
 800db62:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800db64:	bf00      	nop
 800db66:	3708      	adds	r7, #8
 800db68:	46bd      	mov	sp, r7
 800db6a:	bd80      	pop	{r7, pc}
 800db6c:	e000ed00 	.word	0xe000ed00

0800db70 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b082      	sub	sp, #8
 800db74:	af00      	add	r7, sp, #0
 800db76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800db7e:	4618      	mov	r0, r3
 800db80:	f7fe fc64 	bl	800c44c <USBD_LL_Resume>
}
 800db84:	bf00      	nop
 800db86:	3708      	adds	r7, #8
 800db88:	46bd      	mov	sp, r7
 800db8a:	bd80      	pop	{r7, pc}

0800db8c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b082      	sub	sp, #8
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
 800db94:	460b      	mov	r3, r1
 800db96:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800db9e:	78fa      	ldrb	r2, [r7, #3]
 800dba0:	4611      	mov	r1, r2
 800dba2:	4618      	mov	r0, r3
 800dba4:	f7fe fcbc 	bl	800c520 <USBD_LL_IsoOUTIncomplete>
}
 800dba8:	bf00      	nop
 800dbaa:	3708      	adds	r7, #8
 800dbac:	46bd      	mov	sp, r7
 800dbae:	bd80      	pop	{r7, pc}

0800dbb0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dbb0:	b580      	push	{r7, lr}
 800dbb2:	b082      	sub	sp, #8
 800dbb4:	af00      	add	r7, sp, #0
 800dbb6:	6078      	str	r0, [r7, #4]
 800dbb8:	460b      	mov	r3, r1
 800dbba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800dbc2:	78fa      	ldrb	r2, [r7, #3]
 800dbc4:	4611      	mov	r1, r2
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	f7fe fc78 	bl	800c4bc <USBD_LL_IsoINIncomplete>
}
 800dbcc:	bf00      	nop
 800dbce:	3708      	adds	r7, #8
 800dbd0:	46bd      	mov	sp, r7
 800dbd2:	bd80      	pop	{r7, pc}

0800dbd4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dbd4:	b580      	push	{r7, lr}
 800dbd6:	b082      	sub	sp, #8
 800dbd8:	af00      	add	r7, sp, #0
 800dbda:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	f7fe fcce 	bl	800c584 <USBD_LL_DevConnected>
}
 800dbe8:	bf00      	nop
 800dbea:	3708      	adds	r7, #8
 800dbec:	46bd      	mov	sp, r7
 800dbee:	bd80      	pop	{r7, pc}

0800dbf0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b082      	sub	sp, #8
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800dbfe:	4618      	mov	r0, r3
 800dc00:	f7fe fccb 	bl	800c59a <USBD_LL_DevDisconnected>
}
 800dc04:	bf00      	nop
 800dc06:	3708      	adds	r7, #8
 800dc08:	46bd      	mov	sp, r7
 800dc0a:	bd80      	pop	{r7, pc}

0800dc0c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800dc0c:	b580      	push	{r7, lr}
 800dc0e:	b082      	sub	sp, #8
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	781b      	ldrb	r3, [r3, #0]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d13f      	bne.n	800dc9c <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800dc1c:	4a22      	ldr	r2, [pc, #136]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	4a20      	ldr	r2, [pc, #128]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc28:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800dc2c:	4b1e      	ldr	r3, [pc, #120]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc2e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800dc32:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800dc34:	4b1c      	ldr	r3, [pc, #112]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc36:	2206      	movs	r2, #6
 800dc38:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800dc3a:	4b1b      	ldr	r3, [pc, #108]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc3c:	2202      	movs	r2, #2
 800dc3e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800dc40:	4b19      	ldr	r3, [pc, #100]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc42:	2200      	movs	r2, #0
 800dc44:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800dc46:	4b18      	ldr	r3, [pc, #96]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc48:	2202      	movs	r2, #2
 800dc4a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800dc4c:	4b16      	ldr	r3, [pc, #88]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc4e:	2200      	movs	r2, #0
 800dc50:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800dc52:	4b15      	ldr	r3, [pc, #84]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc54:	2200      	movs	r2, #0
 800dc56:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800dc58:	4b13      	ldr	r3, [pc, #76]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800dc5e:	4b12      	ldr	r3, [pc, #72]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc60:	2200      	movs	r2, #0
 800dc62:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800dc64:	4b10      	ldr	r3, [pc, #64]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc66:	2200      	movs	r2, #0
 800dc68:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800dc6a:	4b0f      	ldr	r3, [pc, #60]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc6c:	2200      	movs	r2, #0
 800dc6e:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800dc70:	480d      	ldr	r0, [pc, #52]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc72:	f7f4 fd5d 	bl	8002730 <HAL_PCD_Init>
 800dc76:	4603      	mov	r3, r0
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d001      	beq.n	800dc80 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800dc7c:	f7f3 fac4 	bl	8001208 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800dc80:	2180      	movs	r1, #128	@ 0x80
 800dc82:	4809      	ldr	r0, [pc, #36]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc84:	f7f5 ffab 	bl	8003bde <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800dc88:	2240      	movs	r2, #64	@ 0x40
 800dc8a:	2100      	movs	r1, #0
 800dc8c:	4806      	ldr	r0, [pc, #24]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc8e:	f7f5 ff5f 	bl	8003b50 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800dc92:	2280      	movs	r2, #128	@ 0x80
 800dc94:	2101      	movs	r1, #1
 800dc96:	4804      	ldr	r0, [pc, #16]	@ (800dca8 <USBD_LL_Init+0x9c>)
 800dc98:	f7f5 ff5a 	bl	8003b50 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800dc9c:	2300      	movs	r3, #0
}
 800dc9e:	4618      	mov	r0, r3
 800dca0:	3708      	adds	r7, #8
 800dca2:	46bd      	mov	sp, r7
 800dca4:	bd80      	pop	{r7, pc}
 800dca6:	bf00      	nop
 800dca8:	200136cc 	.word	0x200136cc

0800dcac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b084      	sub	sp, #16
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dcb8:	2300      	movs	r3, #0
 800dcba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	f7f4 fe4a 	bl	800295c <HAL_PCD_Start>
 800dcc8:	4603      	mov	r3, r0
 800dcca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dccc:	7bfb      	ldrb	r3, [r7, #15]
 800dcce:	4618      	mov	r0, r3
 800dcd0:	f000 f97e 	bl	800dfd0 <USBD_Get_USB_Status>
 800dcd4:	4603      	mov	r3, r0
 800dcd6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dcd8:	7bbb      	ldrb	r3, [r7, #14]
}
 800dcda:	4618      	mov	r0, r3
 800dcdc:	3710      	adds	r7, #16
 800dcde:	46bd      	mov	sp, r7
 800dce0:	bd80      	pop	{r7, pc}

0800dce2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800dce2:	b580      	push	{r7, lr}
 800dce4:	b084      	sub	sp, #16
 800dce6:	af00      	add	r7, sp, #0
 800dce8:	6078      	str	r0, [r7, #4]
 800dcea:	4608      	mov	r0, r1
 800dcec:	4611      	mov	r1, r2
 800dcee:	461a      	mov	r2, r3
 800dcf0:	4603      	mov	r3, r0
 800dcf2:	70fb      	strb	r3, [r7, #3]
 800dcf4:	460b      	mov	r3, r1
 800dcf6:	70bb      	strb	r3, [r7, #2]
 800dcf8:	4613      	mov	r3, r2
 800dcfa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dcfc:	2300      	movs	r3, #0
 800dcfe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd00:	2300      	movs	r3, #0
 800dd02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800dd0a:	78bb      	ldrb	r3, [r7, #2]
 800dd0c:	883a      	ldrh	r2, [r7, #0]
 800dd0e:	78f9      	ldrb	r1, [r7, #3]
 800dd10:	f7f5 fb38 	bl	8003384 <HAL_PCD_EP_Open>
 800dd14:	4603      	mov	r3, r0
 800dd16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dd18:	7bfb      	ldrb	r3, [r7, #15]
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	f000 f958 	bl	800dfd0 <USBD_Get_USB_Status>
 800dd20:	4603      	mov	r3, r0
 800dd22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dd24:	7bbb      	ldrb	r3, [r7, #14]
}
 800dd26:	4618      	mov	r0, r3
 800dd28:	3710      	adds	r7, #16
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	bd80      	pop	{r7, pc}

0800dd2e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd2e:	b580      	push	{r7, lr}
 800dd30:	b084      	sub	sp, #16
 800dd32:	af00      	add	r7, sp, #0
 800dd34:	6078      	str	r0, [r7, #4]
 800dd36:	460b      	mov	r3, r1
 800dd38:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dd3a:	2300      	movs	r3, #0
 800dd3c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd3e:	2300      	movs	r3, #0
 800dd40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800dd48:	78fa      	ldrb	r2, [r7, #3]
 800dd4a:	4611      	mov	r1, r2
 800dd4c:	4618      	mov	r0, r3
 800dd4e:	f7f5 fb83 	bl	8003458 <HAL_PCD_EP_Close>
 800dd52:	4603      	mov	r3, r0
 800dd54:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dd56:	7bfb      	ldrb	r3, [r7, #15]
 800dd58:	4618      	mov	r0, r3
 800dd5a:	f000 f939 	bl	800dfd0 <USBD_Get_USB_Status>
 800dd5e:	4603      	mov	r3, r0
 800dd60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dd62:	7bbb      	ldrb	r3, [r7, #14]
}
 800dd64:	4618      	mov	r0, r3
 800dd66:	3710      	adds	r7, #16
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	bd80      	pop	{r7, pc}

0800dd6c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b084      	sub	sp, #16
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
 800dd74:	460b      	mov	r3, r1
 800dd76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dd78:	2300      	movs	r3, #0
 800dd7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800dd86:	78fa      	ldrb	r2, [r7, #3]
 800dd88:	4611      	mov	r1, r2
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	f7f5 fc3b 	bl	8003606 <HAL_PCD_EP_SetStall>
 800dd90:	4603      	mov	r3, r0
 800dd92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dd94:	7bfb      	ldrb	r3, [r7, #15]
 800dd96:	4618      	mov	r0, r3
 800dd98:	f000 f91a 	bl	800dfd0 <USBD_Get_USB_Status>
 800dd9c:	4603      	mov	r3, r0
 800dd9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dda0:	7bbb      	ldrb	r3, [r7, #14]
}
 800dda2:	4618      	mov	r0, r3
 800dda4:	3710      	adds	r7, #16
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}

0800ddaa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ddaa:	b580      	push	{r7, lr}
 800ddac:	b084      	sub	sp, #16
 800ddae:	af00      	add	r7, sp, #0
 800ddb0:	6078      	str	r0, [r7, #4]
 800ddb2:	460b      	mov	r3, r1
 800ddb4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ddba:	2300      	movs	r3, #0
 800ddbc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ddc4:	78fa      	ldrb	r2, [r7, #3]
 800ddc6:	4611      	mov	r1, r2
 800ddc8:	4618      	mov	r0, r3
 800ddca:	f7f5 fc7f 	bl	80036cc <HAL_PCD_EP_ClrStall>
 800ddce:	4603      	mov	r3, r0
 800ddd0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ddd2:	7bfb      	ldrb	r3, [r7, #15]
 800ddd4:	4618      	mov	r0, r3
 800ddd6:	f000 f8fb 	bl	800dfd0 <USBD_Get_USB_Status>
 800ddda:	4603      	mov	r3, r0
 800dddc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ddde:	7bbb      	ldrb	r3, [r7, #14]
}
 800dde0:	4618      	mov	r0, r3
 800dde2:	3710      	adds	r7, #16
 800dde4:	46bd      	mov	sp, r7
 800dde6:	bd80      	pop	{r7, pc}

0800dde8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dde8:	b480      	push	{r7}
 800ddea:	b085      	sub	sp, #20
 800ddec:	af00      	add	r7, sp, #0
 800ddee:	6078      	str	r0, [r7, #4]
 800ddf0:	460b      	mov	r3, r1
 800ddf2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ddfa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ddfc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800de00:	2b00      	cmp	r3, #0
 800de02:	da0b      	bge.n	800de1c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800de04:	78fb      	ldrb	r3, [r7, #3]
 800de06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800de0a:	68f9      	ldr	r1, [r7, #12]
 800de0c:	4613      	mov	r3, r2
 800de0e:	00db      	lsls	r3, r3, #3
 800de10:	4413      	add	r3, r2
 800de12:	009b      	lsls	r3, r3, #2
 800de14:	440b      	add	r3, r1
 800de16:	3316      	adds	r3, #22
 800de18:	781b      	ldrb	r3, [r3, #0]
 800de1a:	e00b      	b.n	800de34 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800de1c:	78fb      	ldrb	r3, [r7, #3]
 800de1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800de22:	68f9      	ldr	r1, [r7, #12]
 800de24:	4613      	mov	r3, r2
 800de26:	00db      	lsls	r3, r3, #3
 800de28:	4413      	add	r3, r2
 800de2a:	009b      	lsls	r3, r3, #2
 800de2c:	440b      	add	r3, r1
 800de2e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800de32:	781b      	ldrb	r3, [r3, #0]
  }
}
 800de34:	4618      	mov	r0, r3
 800de36:	3714      	adds	r7, #20
 800de38:	46bd      	mov	sp, r7
 800de3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3e:	4770      	bx	lr

0800de40 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b084      	sub	sp, #16
 800de44:	af00      	add	r7, sp, #0
 800de46:	6078      	str	r0, [r7, #4]
 800de48:	460b      	mov	r3, r1
 800de4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de4c:	2300      	movs	r3, #0
 800de4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de50:	2300      	movs	r3, #0
 800de52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800de5a:	78fa      	ldrb	r2, [r7, #3]
 800de5c:	4611      	mov	r1, r2
 800de5e:	4618      	mov	r0, r3
 800de60:	f7f5 fa6c 	bl	800333c <HAL_PCD_SetAddress>
 800de64:	4603      	mov	r3, r0
 800de66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800de68:	7bfb      	ldrb	r3, [r7, #15]
 800de6a:	4618      	mov	r0, r3
 800de6c:	f000 f8b0 	bl	800dfd0 <USBD_Get_USB_Status>
 800de70:	4603      	mov	r3, r0
 800de72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800de74:	7bbb      	ldrb	r3, [r7, #14]
}
 800de76:	4618      	mov	r0, r3
 800de78:	3710      	adds	r7, #16
 800de7a:	46bd      	mov	sp, r7
 800de7c:	bd80      	pop	{r7, pc}

0800de7e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800de7e:	b580      	push	{r7, lr}
 800de80:	b086      	sub	sp, #24
 800de82:	af00      	add	r7, sp, #0
 800de84:	60f8      	str	r0, [r7, #12]
 800de86:	607a      	str	r2, [r7, #4]
 800de88:	603b      	str	r3, [r7, #0]
 800de8a:	460b      	mov	r3, r1
 800de8c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de8e:	2300      	movs	r3, #0
 800de90:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de92:	2300      	movs	r3, #0
 800de94:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800de9c:	7af9      	ldrb	r1, [r7, #11]
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	687a      	ldr	r2, [r7, #4]
 800dea2:	f7f5 fb76 	bl	8003592 <HAL_PCD_EP_Transmit>
 800dea6:	4603      	mov	r3, r0
 800dea8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800deaa:	7dfb      	ldrb	r3, [r7, #23]
 800deac:	4618      	mov	r0, r3
 800deae:	f000 f88f 	bl	800dfd0 <USBD_Get_USB_Status>
 800deb2:	4603      	mov	r3, r0
 800deb4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800deb6:	7dbb      	ldrb	r3, [r7, #22]
}
 800deb8:	4618      	mov	r0, r3
 800deba:	3718      	adds	r7, #24
 800debc:	46bd      	mov	sp, r7
 800debe:	bd80      	pop	{r7, pc}

0800dec0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dec0:	b580      	push	{r7, lr}
 800dec2:	b086      	sub	sp, #24
 800dec4:	af00      	add	r7, sp, #0
 800dec6:	60f8      	str	r0, [r7, #12]
 800dec8:	607a      	str	r2, [r7, #4]
 800deca:	603b      	str	r3, [r7, #0]
 800decc:	460b      	mov	r3, r1
 800dece:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ded0:	2300      	movs	r3, #0
 800ded2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ded4:	2300      	movs	r3, #0
 800ded6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800dede:	7af9      	ldrb	r1, [r7, #11]
 800dee0:	683b      	ldr	r3, [r7, #0]
 800dee2:	687a      	ldr	r2, [r7, #4]
 800dee4:	f7f5 fb02 	bl	80034ec <HAL_PCD_EP_Receive>
 800dee8:	4603      	mov	r3, r0
 800deea:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800deec:	7dfb      	ldrb	r3, [r7, #23]
 800deee:	4618      	mov	r0, r3
 800def0:	f000 f86e 	bl	800dfd0 <USBD_Get_USB_Status>
 800def4:	4603      	mov	r3, r0
 800def6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800def8:	7dbb      	ldrb	r3, [r7, #22]
}
 800defa:	4618      	mov	r0, r3
 800defc:	3718      	adds	r7, #24
 800defe:	46bd      	mov	sp, r7
 800df00:	bd80      	pop	{r7, pc}

0800df02 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800df02:	b580      	push	{r7, lr}
 800df04:	b082      	sub	sp, #8
 800df06:	af00      	add	r7, sp, #0
 800df08:	6078      	str	r0, [r7, #4]
 800df0a:	460b      	mov	r3, r1
 800df0c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800df14:	78fa      	ldrb	r2, [r7, #3]
 800df16:	4611      	mov	r1, r2
 800df18:	4618      	mov	r0, r3
 800df1a:	f7f5 fb22 	bl	8003562 <HAL_PCD_EP_GetRxCount>
 800df1e:	4603      	mov	r3, r0
}
 800df20:	4618      	mov	r0, r3
 800df22:	3708      	adds	r7, #8
 800df24:	46bd      	mov	sp, r7
 800df26:	bd80      	pop	{r7, pc}

0800df28 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800df28:	b580      	push	{r7, lr}
 800df2a:	b082      	sub	sp, #8
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
 800df30:	460b      	mov	r3, r1
 800df32:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800df34:	78fb      	ldrb	r3, [r7, #3]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d002      	beq.n	800df40 <HAL_PCDEx_LPM_Callback+0x18>
 800df3a:	2b01      	cmp	r3, #1
 800df3c:	d01f      	beq.n	800df7e <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800df3e:	e03b      	b.n	800dfb8 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	7adb      	ldrb	r3, [r3, #11]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d007      	beq.n	800df58 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800df48:	f000 f83c 	bl	800dfc4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800df4c:	4b1c      	ldr	r3, [pc, #112]	@ (800dfc0 <HAL_PCDEx_LPM_Callback+0x98>)
 800df4e:	691b      	ldr	r3, [r3, #16]
 800df50:	4a1b      	ldr	r2, [pc, #108]	@ (800dfc0 <HAL_PCDEx_LPM_Callback+0x98>)
 800df52:	f023 0306 	bic.w	r3, r3, #6
 800df56:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	687a      	ldr	r2, [r7, #4]
 800df64:	6812      	ldr	r2, [r2, #0]
 800df66:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800df6a:	f023 0301 	bic.w	r3, r3, #1
 800df6e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800df76:	4618      	mov	r0, r3
 800df78:	f7fe fa68 	bl	800c44c <USBD_LL_Resume>
    break;
 800df7c:	e01c      	b.n	800dfb8 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	687a      	ldr	r2, [r7, #4]
 800df8a:	6812      	ldr	r2, [r2, #0]
 800df8c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800df90:	f043 0301 	orr.w	r3, r3, #1
 800df94:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800df9c:	4618      	mov	r0, r3
 800df9e:	f7fe fa39 	bl	800c414 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	7adb      	ldrb	r3, [r3, #11]
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d005      	beq.n	800dfb6 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dfaa:	4b05      	ldr	r3, [pc, #20]	@ (800dfc0 <HAL_PCDEx_LPM_Callback+0x98>)
 800dfac:	691b      	ldr	r3, [r3, #16]
 800dfae:	4a04      	ldr	r2, [pc, #16]	@ (800dfc0 <HAL_PCDEx_LPM_Callback+0x98>)
 800dfb0:	f043 0306 	orr.w	r3, r3, #6
 800dfb4:	6113      	str	r3, [r2, #16]
    break;
 800dfb6:	bf00      	nop
}
 800dfb8:	bf00      	nop
 800dfba:	3708      	adds	r7, #8
 800dfbc:	46bd      	mov	sp, r7
 800dfbe:	bd80      	pop	{r7, pc}
 800dfc0:	e000ed00 	.word	0xe000ed00

0800dfc4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800dfc8:	f7f2 fe42 	bl	8000c50 <SystemClock_Config>
}
 800dfcc:	bf00      	nop
 800dfce:	bd80      	pop	{r7, pc}

0800dfd0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dfd0:	b480      	push	{r7}
 800dfd2:	b085      	sub	sp, #20
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	4603      	mov	r3, r0
 800dfd8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dfda:	2300      	movs	r3, #0
 800dfdc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dfde:	79fb      	ldrb	r3, [r7, #7]
 800dfe0:	2b03      	cmp	r3, #3
 800dfe2:	d817      	bhi.n	800e014 <USBD_Get_USB_Status+0x44>
 800dfe4:	a201      	add	r2, pc, #4	@ (adr r2, 800dfec <USBD_Get_USB_Status+0x1c>)
 800dfe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfea:	bf00      	nop
 800dfec:	0800dffd 	.word	0x0800dffd
 800dff0:	0800e003 	.word	0x0800e003
 800dff4:	0800e009 	.word	0x0800e009
 800dff8:	0800e00f 	.word	0x0800e00f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800dffc:	2300      	movs	r3, #0
 800dffe:	73fb      	strb	r3, [r7, #15]
    break;
 800e000:	e00b      	b.n	800e01a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e002:	2303      	movs	r3, #3
 800e004:	73fb      	strb	r3, [r7, #15]
    break;
 800e006:	e008      	b.n	800e01a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e008:	2301      	movs	r3, #1
 800e00a:	73fb      	strb	r3, [r7, #15]
    break;
 800e00c:	e005      	b.n	800e01a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e00e:	2303      	movs	r3, #3
 800e010:	73fb      	strb	r3, [r7, #15]
    break;
 800e012:	e002      	b.n	800e01a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e014:	2303      	movs	r3, #3
 800e016:	73fb      	strb	r3, [r7, #15]
    break;
 800e018:	bf00      	nop
  }
  return usb_status;
 800e01a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e01c:	4618      	mov	r0, r3
 800e01e:	3714      	adds	r7, #20
 800e020:	46bd      	mov	sp, r7
 800e022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e026:	4770      	bx	lr

0800e028 <malloc>:
 800e028:	4b02      	ldr	r3, [pc, #8]	@ (800e034 <malloc+0xc>)
 800e02a:	4601      	mov	r1, r0
 800e02c:	6818      	ldr	r0, [r3, #0]
 800e02e:	f000 b82d 	b.w	800e08c <_malloc_r>
 800e032:	bf00      	nop
 800e034:	20000138 	.word	0x20000138

0800e038 <free>:
 800e038:	4b02      	ldr	r3, [pc, #8]	@ (800e044 <free+0xc>)
 800e03a:	4601      	mov	r1, r0
 800e03c:	6818      	ldr	r0, [r3, #0]
 800e03e:	f000 ba29 	b.w	800e494 <_free_r>
 800e042:	bf00      	nop
 800e044:	20000138 	.word	0x20000138

0800e048 <sbrk_aligned>:
 800e048:	b570      	push	{r4, r5, r6, lr}
 800e04a:	4e0f      	ldr	r6, [pc, #60]	@ (800e088 <sbrk_aligned+0x40>)
 800e04c:	460c      	mov	r4, r1
 800e04e:	6831      	ldr	r1, [r6, #0]
 800e050:	4605      	mov	r5, r0
 800e052:	b911      	cbnz	r1, 800e05a <sbrk_aligned+0x12>
 800e054:	f000 f9e0 	bl	800e418 <_sbrk_r>
 800e058:	6030      	str	r0, [r6, #0]
 800e05a:	4621      	mov	r1, r4
 800e05c:	4628      	mov	r0, r5
 800e05e:	f000 f9db 	bl	800e418 <_sbrk_r>
 800e062:	1c43      	adds	r3, r0, #1
 800e064:	d103      	bne.n	800e06e <sbrk_aligned+0x26>
 800e066:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e06a:	4620      	mov	r0, r4
 800e06c:	bd70      	pop	{r4, r5, r6, pc}
 800e06e:	1cc4      	adds	r4, r0, #3
 800e070:	f024 0403 	bic.w	r4, r4, #3
 800e074:	42a0      	cmp	r0, r4
 800e076:	d0f8      	beq.n	800e06a <sbrk_aligned+0x22>
 800e078:	1a21      	subs	r1, r4, r0
 800e07a:	4628      	mov	r0, r5
 800e07c:	f000 f9cc 	bl	800e418 <_sbrk_r>
 800e080:	3001      	adds	r0, #1
 800e082:	d1f2      	bne.n	800e06a <sbrk_aligned+0x22>
 800e084:	e7ef      	b.n	800e066 <sbrk_aligned+0x1e>
 800e086:	bf00      	nop
 800e088:	20013bac 	.word	0x20013bac

0800e08c <_malloc_r>:
 800e08c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e090:	1ccd      	adds	r5, r1, #3
 800e092:	f025 0503 	bic.w	r5, r5, #3
 800e096:	3508      	adds	r5, #8
 800e098:	2d0c      	cmp	r5, #12
 800e09a:	bf38      	it	cc
 800e09c:	250c      	movcc	r5, #12
 800e09e:	2d00      	cmp	r5, #0
 800e0a0:	4606      	mov	r6, r0
 800e0a2:	db01      	blt.n	800e0a8 <_malloc_r+0x1c>
 800e0a4:	42a9      	cmp	r1, r5
 800e0a6:	d904      	bls.n	800e0b2 <_malloc_r+0x26>
 800e0a8:	230c      	movs	r3, #12
 800e0aa:	6033      	str	r3, [r6, #0]
 800e0ac:	2000      	movs	r0, #0
 800e0ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e0b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e188 <_malloc_r+0xfc>
 800e0b6:	f000 f869 	bl	800e18c <__malloc_lock>
 800e0ba:	f8d8 3000 	ldr.w	r3, [r8]
 800e0be:	461c      	mov	r4, r3
 800e0c0:	bb44      	cbnz	r4, 800e114 <_malloc_r+0x88>
 800e0c2:	4629      	mov	r1, r5
 800e0c4:	4630      	mov	r0, r6
 800e0c6:	f7ff ffbf 	bl	800e048 <sbrk_aligned>
 800e0ca:	1c43      	adds	r3, r0, #1
 800e0cc:	4604      	mov	r4, r0
 800e0ce:	d158      	bne.n	800e182 <_malloc_r+0xf6>
 800e0d0:	f8d8 4000 	ldr.w	r4, [r8]
 800e0d4:	4627      	mov	r7, r4
 800e0d6:	2f00      	cmp	r7, #0
 800e0d8:	d143      	bne.n	800e162 <_malloc_r+0xd6>
 800e0da:	2c00      	cmp	r4, #0
 800e0dc:	d04b      	beq.n	800e176 <_malloc_r+0xea>
 800e0de:	6823      	ldr	r3, [r4, #0]
 800e0e0:	4639      	mov	r1, r7
 800e0e2:	4630      	mov	r0, r6
 800e0e4:	eb04 0903 	add.w	r9, r4, r3
 800e0e8:	f000 f996 	bl	800e418 <_sbrk_r>
 800e0ec:	4581      	cmp	r9, r0
 800e0ee:	d142      	bne.n	800e176 <_malloc_r+0xea>
 800e0f0:	6821      	ldr	r1, [r4, #0]
 800e0f2:	1a6d      	subs	r5, r5, r1
 800e0f4:	4629      	mov	r1, r5
 800e0f6:	4630      	mov	r0, r6
 800e0f8:	f7ff ffa6 	bl	800e048 <sbrk_aligned>
 800e0fc:	3001      	adds	r0, #1
 800e0fe:	d03a      	beq.n	800e176 <_malloc_r+0xea>
 800e100:	6823      	ldr	r3, [r4, #0]
 800e102:	442b      	add	r3, r5
 800e104:	6023      	str	r3, [r4, #0]
 800e106:	f8d8 3000 	ldr.w	r3, [r8]
 800e10a:	685a      	ldr	r2, [r3, #4]
 800e10c:	bb62      	cbnz	r2, 800e168 <_malloc_r+0xdc>
 800e10e:	f8c8 7000 	str.w	r7, [r8]
 800e112:	e00f      	b.n	800e134 <_malloc_r+0xa8>
 800e114:	6822      	ldr	r2, [r4, #0]
 800e116:	1b52      	subs	r2, r2, r5
 800e118:	d420      	bmi.n	800e15c <_malloc_r+0xd0>
 800e11a:	2a0b      	cmp	r2, #11
 800e11c:	d917      	bls.n	800e14e <_malloc_r+0xc2>
 800e11e:	1961      	adds	r1, r4, r5
 800e120:	42a3      	cmp	r3, r4
 800e122:	6025      	str	r5, [r4, #0]
 800e124:	bf18      	it	ne
 800e126:	6059      	strne	r1, [r3, #4]
 800e128:	6863      	ldr	r3, [r4, #4]
 800e12a:	bf08      	it	eq
 800e12c:	f8c8 1000 	streq.w	r1, [r8]
 800e130:	5162      	str	r2, [r4, r5]
 800e132:	604b      	str	r3, [r1, #4]
 800e134:	4630      	mov	r0, r6
 800e136:	f000 f82f 	bl	800e198 <__malloc_unlock>
 800e13a:	f104 000b 	add.w	r0, r4, #11
 800e13e:	1d23      	adds	r3, r4, #4
 800e140:	f020 0007 	bic.w	r0, r0, #7
 800e144:	1ac2      	subs	r2, r0, r3
 800e146:	bf1c      	itt	ne
 800e148:	1a1b      	subne	r3, r3, r0
 800e14a:	50a3      	strne	r3, [r4, r2]
 800e14c:	e7af      	b.n	800e0ae <_malloc_r+0x22>
 800e14e:	6862      	ldr	r2, [r4, #4]
 800e150:	42a3      	cmp	r3, r4
 800e152:	bf0c      	ite	eq
 800e154:	f8c8 2000 	streq.w	r2, [r8]
 800e158:	605a      	strne	r2, [r3, #4]
 800e15a:	e7eb      	b.n	800e134 <_malloc_r+0xa8>
 800e15c:	4623      	mov	r3, r4
 800e15e:	6864      	ldr	r4, [r4, #4]
 800e160:	e7ae      	b.n	800e0c0 <_malloc_r+0x34>
 800e162:	463c      	mov	r4, r7
 800e164:	687f      	ldr	r7, [r7, #4]
 800e166:	e7b6      	b.n	800e0d6 <_malloc_r+0x4a>
 800e168:	461a      	mov	r2, r3
 800e16a:	685b      	ldr	r3, [r3, #4]
 800e16c:	42a3      	cmp	r3, r4
 800e16e:	d1fb      	bne.n	800e168 <_malloc_r+0xdc>
 800e170:	2300      	movs	r3, #0
 800e172:	6053      	str	r3, [r2, #4]
 800e174:	e7de      	b.n	800e134 <_malloc_r+0xa8>
 800e176:	230c      	movs	r3, #12
 800e178:	6033      	str	r3, [r6, #0]
 800e17a:	4630      	mov	r0, r6
 800e17c:	f000 f80c 	bl	800e198 <__malloc_unlock>
 800e180:	e794      	b.n	800e0ac <_malloc_r+0x20>
 800e182:	6005      	str	r5, [r0, #0]
 800e184:	e7d6      	b.n	800e134 <_malloc_r+0xa8>
 800e186:	bf00      	nop
 800e188:	20013bb0 	.word	0x20013bb0

0800e18c <__malloc_lock>:
 800e18c:	4801      	ldr	r0, [pc, #4]	@ (800e194 <__malloc_lock+0x8>)
 800e18e:	f000 b97e 	b.w	800e48e <__retarget_lock_acquire_recursive>
 800e192:	bf00      	nop
 800e194:	20013cf0 	.word	0x20013cf0

0800e198 <__malloc_unlock>:
 800e198:	4801      	ldr	r0, [pc, #4]	@ (800e1a0 <__malloc_unlock+0x8>)
 800e19a:	f000 b979 	b.w	800e490 <__retarget_lock_release_recursive>
 800e19e:	bf00      	nop
 800e1a0:	20013cf0 	.word	0x20013cf0

0800e1a4 <std>:
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	b510      	push	{r4, lr}
 800e1a8:	4604      	mov	r4, r0
 800e1aa:	e9c0 3300 	strd	r3, r3, [r0]
 800e1ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e1b2:	6083      	str	r3, [r0, #8]
 800e1b4:	8181      	strh	r1, [r0, #12]
 800e1b6:	6643      	str	r3, [r0, #100]	@ 0x64
 800e1b8:	81c2      	strh	r2, [r0, #14]
 800e1ba:	6183      	str	r3, [r0, #24]
 800e1bc:	4619      	mov	r1, r3
 800e1be:	2208      	movs	r2, #8
 800e1c0:	305c      	adds	r0, #92	@ 0x5c
 800e1c2:	f000 f921 	bl	800e408 <memset>
 800e1c6:	4b0d      	ldr	r3, [pc, #52]	@ (800e1fc <std+0x58>)
 800e1c8:	6263      	str	r3, [r4, #36]	@ 0x24
 800e1ca:	4b0d      	ldr	r3, [pc, #52]	@ (800e200 <std+0x5c>)
 800e1cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e1ce:	4b0d      	ldr	r3, [pc, #52]	@ (800e204 <std+0x60>)
 800e1d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e1d2:	4b0d      	ldr	r3, [pc, #52]	@ (800e208 <std+0x64>)
 800e1d4:	6323      	str	r3, [r4, #48]	@ 0x30
 800e1d6:	4b0d      	ldr	r3, [pc, #52]	@ (800e20c <std+0x68>)
 800e1d8:	6224      	str	r4, [r4, #32]
 800e1da:	429c      	cmp	r4, r3
 800e1dc:	d006      	beq.n	800e1ec <std+0x48>
 800e1de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e1e2:	4294      	cmp	r4, r2
 800e1e4:	d002      	beq.n	800e1ec <std+0x48>
 800e1e6:	33d0      	adds	r3, #208	@ 0xd0
 800e1e8:	429c      	cmp	r4, r3
 800e1ea:	d105      	bne.n	800e1f8 <std+0x54>
 800e1ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e1f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e1f4:	f000 b94a 	b.w	800e48c <__retarget_lock_init_recursive>
 800e1f8:	bd10      	pop	{r4, pc}
 800e1fa:	bf00      	nop
 800e1fc:	0800ec1d 	.word	0x0800ec1d
 800e200:	0800ec3f 	.word	0x0800ec3f
 800e204:	0800ec77 	.word	0x0800ec77
 800e208:	0800ec9b 	.word	0x0800ec9b
 800e20c:	20013bb4 	.word	0x20013bb4

0800e210 <stdio_exit_handler>:
 800e210:	4a02      	ldr	r2, [pc, #8]	@ (800e21c <stdio_exit_handler+0xc>)
 800e212:	4903      	ldr	r1, [pc, #12]	@ (800e220 <stdio_exit_handler+0x10>)
 800e214:	4803      	ldr	r0, [pc, #12]	@ (800e224 <stdio_exit_handler+0x14>)
 800e216:	f000 b869 	b.w	800e2ec <_fwalk_sglue>
 800e21a:	bf00      	nop
 800e21c:	2000012c 	.word	0x2000012c
 800e220:	0800ebcd 	.word	0x0800ebcd
 800e224:	2000013c 	.word	0x2000013c

0800e228 <cleanup_stdio>:
 800e228:	6841      	ldr	r1, [r0, #4]
 800e22a:	4b0c      	ldr	r3, [pc, #48]	@ (800e25c <cleanup_stdio+0x34>)
 800e22c:	4299      	cmp	r1, r3
 800e22e:	b510      	push	{r4, lr}
 800e230:	4604      	mov	r4, r0
 800e232:	d001      	beq.n	800e238 <cleanup_stdio+0x10>
 800e234:	f000 fcca 	bl	800ebcc <_fflush_r>
 800e238:	68a1      	ldr	r1, [r4, #8]
 800e23a:	4b09      	ldr	r3, [pc, #36]	@ (800e260 <cleanup_stdio+0x38>)
 800e23c:	4299      	cmp	r1, r3
 800e23e:	d002      	beq.n	800e246 <cleanup_stdio+0x1e>
 800e240:	4620      	mov	r0, r4
 800e242:	f000 fcc3 	bl	800ebcc <_fflush_r>
 800e246:	68e1      	ldr	r1, [r4, #12]
 800e248:	4b06      	ldr	r3, [pc, #24]	@ (800e264 <cleanup_stdio+0x3c>)
 800e24a:	4299      	cmp	r1, r3
 800e24c:	d004      	beq.n	800e258 <cleanup_stdio+0x30>
 800e24e:	4620      	mov	r0, r4
 800e250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e254:	f000 bcba 	b.w	800ebcc <_fflush_r>
 800e258:	bd10      	pop	{r4, pc}
 800e25a:	bf00      	nop
 800e25c:	20013bb4 	.word	0x20013bb4
 800e260:	20013c1c 	.word	0x20013c1c
 800e264:	20013c84 	.word	0x20013c84

0800e268 <global_stdio_init.part.0>:
 800e268:	b510      	push	{r4, lr}
 800e26a:	4b0b      	ldr	r3, [pc, #44]	@ (800e298 <global_stdio_init.part.0+0x30>)
 800e26c:	4c0b      	ldr	r4, [pc, #44]	@ (800e29c <global_stdio_init.part.0+0x34>)
 800e26e:	4a0c      	ldr	r2, [pc, #48]	@ (800e2a0 <global_stdio_init.part.0+0x38>)
 800e270:	601a      	str	r2, [r3, #0]
 800e272:	4620      	mov	r0, r4
 800e274:	2200      	movs	r2, #0
 800e276:	2104      	movs	r1, #4
 800e278:	f7ff ff94 	bl	800e1a4 <std>
 800e27c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e280:	2201      	movs	r2, #1
 800e282:	2109      	movs	r1, #9
 800e284:	f7ff ff8e 	bl	800e1a4 <std>
 800e288:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e28c:	2202      	movs	r2, #2
 800e28e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e292:	2112      	movs	r1, #18
 800e294:	f7ff bf86 	b.w	800e1a4 <std>
 800e298:	20013cec 	.word	0x20013cec
 800e29c:	20013bb4 	.word	0x20013bb4
 800e2a0:	0800e211 	.word	0x0800e211

0800e2a4 <__sfp_lock_acquire>:
 800e2a4:	4801      	ldr	r0, [pc, #4]	@ (800e2ac <__sfp_lock_acquire+0x8>)
 800e2a6:	f000 b8f2 	b.w	800e48e <__retarget_lock_acquire_recursive>
 800e2aa:	bf00      	nop
 800e2ac:	20013cf1 	.word	0x20013cf1

0800e2b0 <__sfp_lock_release>:
 800e2b0:	4801      	ldr	r0, [pc, #4]	@ (800e2b8 <__sfp_lock_release+0x8>)
 800e2b2:	f000 b8ed 	b.w	800e490 <__retarget_lock_release_recursive>
 800e2b6:	bf00      	nop
 800e2b8:	20013cf1 	.word	0x20013cf1

0800e2bc <__sinit>:
 800e2bc:	b510      	push	{r4, lr}
 800e2be:	4604      	mov	r4, r0
 800e2c0:	f7ff fff0 	bl	800e2a4 <__sfp_lock_acquire>
 800e2c4:	6a23      	ldr	r3, [r4, #32]
 800e2c6:	b11b      	cbz	r3, 800e2d0 <__sinit+0x14>
 800e2c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e2cc:	f7ff bff0 	b.w	800e2b0 <__sfp_lock_release>
 800e2d0:	4b04      	ldr	r3, [pc, #16]	@ (800e2e4 <__sinit+0x28>)
 800e2d2:	6223      	str	r3, [r4, #32]
 800e2d4:	4b04      	ldr	r3, [pc, #16]	@ (800e2e8 <__sinit+0x2c>)
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d1f5      	bne.n	800e2c8 <__sinit+0xc>
 800e2dc:	f7ff ffc4 	bl	800e268 <global_stdio_init.part.0>
 800e2e0:	e7f2      	b.n	800e2c8 <__sinit+0xc>
 800e2e2:	bf00      	nop
 800e2e4:	0800e229 	.word	0x0800e229
 800e2e8:	20013cec 	.word	0x20013cec

0800e2ec <_fwalk_sglue>:
 800e2ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2f0:	4607      	mov	r7, r0
 800e2f2:	4688      	mov	r8, r1
 800e2f4:	4614      	mov	r4, r2
 800e2f6:	2600      	movs	r6, #0
 800e2f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e2fc:	f1b9 0901 	subs.w	r9, r9, #1
 800e300:	d505      	bpl.n	800e30e <_fwalk_sglue+0x22>
 800e302:	6824      	ldr	r4, [r4, #0]
 800e304:	2c00      	cmp	r4, #0
 800e306:	d1f7      	bne.n	800e2f8 <_fwalk_sglue+0xc>
 800e308:	4630      	mov	r0, r6
 800e30a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e30e:	89ab      	ldrh	r3, [r5, #12]
 800e310:	2b01      	cmp	r3, #1
 800e312:	d907      	bls.n	800e324 <_fwalk_sglue+0x38>
 800e314:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e318:	3301      	adds	r3, #1
 800e31a:	d003      	beq.n	800e324 <_fwalk_sglue+0x38>
 800e31c:	4629      	mov	r1, r5
 800e31e:	4638      	mov	r0, r7
 800e320:	47c0      	blx	r8
 800e322:	4306      	orrs	r6, r0
 800e324:	3568      	adds	r5, #104	@ 0x68
 800e326:	e7e9      	b.n	800e2fc <_fwalk_sglue+0x10>

0800e328 <iprintf>:
 800e328:	b40f      	push	{r0, r1, r2, r3}
 800e32a:	b507      	push	{r0, r1, r2, lr}
 800e32c:	4906      	ldr	r1, [pc, #24]	@ (800e348 <iprintf+0x20>)
 800e32e:	ab04      	add	r3, sp, #16
 800e330:	6808      	ldr	r0, [r1, #0]
 800e332:	f853 2b04 	ldr.w	r2, [r3], #4
 800e336:	6881      	ldr	r1, [r0, #8]
 800e338:	9301      	str	r3, [sp, #4]
 800e33a:	f000 f91f 	bl	800e57c <_vfiprintf_r>
 800e33e:	b003      	add	sp, #12
 800e340:	f85d eb04 	ldr.w	lr, [sp], #4
 800e344:	b004      	add	sp, #16
 800e346:	4770      	bx	lr
 800e348:	20000138 	.word	0x20000138

0800e34c <_puts_r>:
 800e34c:	6a03      	ldr	r3, [r0, #32]
 800e34e:	b570      	push	{r4, r5, r6, lr}
 800e350:	6884      	ldr	r4, [r0, #8]
 800e352:	4605      	mov	r5, r0
 800e354:	460e      	mov	r6, r1
 800e356:	b90b      	cbnz	r3, 800e35c <_puts_r+0x10>
 800e358:	f7ff ffb0 	bl	800e2bc <__sinit>
 800e35c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e35e:	07db      	lsls	r3, r3, #31
 800e360:	d405      	bmi.n	800e36e <_puts_r+0x22>
 800e362:	89a3      	ldrh	r3, [r4, #12]
 800e364:	0598      	lsls	r0, r3, #22
 800e366:	d402      	bmi.n	800e36e <_puts_r+0x22>
 800e368:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e36a:	f000 f890 	bl	800e48e <__retarget_lock_acquire_recursive>
 800e36e:	89a3      	ldrh	r3, [r4, #12]
 800e370:	0719      	lsls	r1, r3, #28
 800e372:	d502      	bpl.n	800e37a <_puts_r+0x2e>
 800e374:	6923      	ldr	r3, [r4, #16]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d135      	bne.n	800e3e6 <_puts_r+0x9a>
 800e37a:	4621      	mov	r1, r4
 800e37c:	4628      	mov	r0, r5
 800e37e:	f000 fccf 	bl	800ed20 <__swsetup_r>
 800e382:	b380      	cbz	r0, 800e3e6 <_puts_r+0x9a>
 800e384:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800e388:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e38a:	07da      	lsls	r2, r3, #31
 800e38c:	d405      	bmi.n	800e39a <_puts_r+0x4e>
 800e38e:	89a3      	ldrh	r3, [r4, #12]
 800e390:	059b      	lsls	r3, r3, #22
 800e392:	d402      	bmi.n	800e39a <_puts_r+0x4e>
 800e394:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e396:	f000 f87b 	bl	800e490 <__retarget_lock_release_recursive>
 800e39a:	4628      	mov	r0, r5
 800e39c:	bd70      	pop	{r4, r5, r6, pc}
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	da04      	bge.n	800e3ac <_puts_r+0x60>
 800e3a2:	69a2      	ldr	r2, [r4, #24]
 800e3a4:	429a      	cmp	r2, r3
 800e3a6:	dc17      	bgt.n	800e3d8 <_puts_r+0x8c>
 800e3a8:	290a      	cmp	r1, #10
 800e3aa:	d015      	beq.n	800e3d8 <_puts_r+0x8c>
 800e3ac:	6823      	ldr	r3, [r4, #0]
 800e3ae:	1c5a      	adds	r2, r3, #1
 800e3b0:	6022      	str	r2, [r4, #0]
 800e3b2:	7019      	strb	r1, [r3, #0]
 800e3b4:	68a3      	ldr	r3, [r4, #8]
 800e3b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e3ba:	3b01      	subs	r3, #1
 800e3bc:	60a3      	str	r3, [r4, #8]
 800e3be:	2900      	cmp	r1, #0
 800e3c0:	d1ed      	bne.n	800e39e <_puts_r+0x52>
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	da11      	bge.n	800e3ea <_puts_r+0x9e>
 800e3c6:	4622      	mov	r2, r4
 800e3c8:	210a      	movs	r1, #10
 800e3ca:	4628      	mov	r0, r5
 800e3cc:	f000 fc69 	bl	800eca2 <__swbuf_r>
 800e3d0:	3001      	adds	r0, #1
 800e3d2:	d0d7      	beq.n	800e384 <_puts_r+0x38>
 800e3d4:	250a      	movs	r5, #10
 800e3d6:	e7d7      	b.n	800e388 <_puts_r+0x3c>
 800e3d8:	4622      	mov	r2, r4
 800e3da:	4628      	mov	r0, r5
 800e3dc:	f000 fc61 	bl	800eca2 <__swbuf_r>
 800e3e0:	3001      	adds	r0, #1
 800e3e2:	d1e7      	bne.n	800e3b4 <_puts_r+0x68>
 800e3e4:	e7ce      	b.n	800e384 <_puts_r+0x38>
 800e3e6:	3e01      	subs	r6, #1
 800e3e8:	e7e4      	b.n	800e3b4 <_puts_r+0x68>
 800e3ea:	6823      	ldr	r3, [r4, #0]
 800e3ec:	1c5a      	adds	r2, r3, #1
 800e3ee:	6022      	str	r2, [r4, #0]
 800e3f0:	220a      	movs	r2, #10
 800e3f2:	701a      	strb	r2, [r3, #0]
 800e3f4:	e7ee      	b.n	800e3d4 <_puts_r+0x88>
	...

0800e3f8 <puts>:
 800e3f8:	4b02      	ldr	r3, [pc, #8]	@ (800e404 <puts+0xc>)
 800e3fa:	4601      	mov	r1, r0
 800e3fc:	6818      	ldr	r0, [r3, #0]
 800e3fe:	f7ff bfa5 	b.w	800e34c <_puts_r>
 800e402:	bf00      	nop
 800e404:	20000138 	.word	0x20000138

0800e408 <memset>:
 800e408:	4402      	add	r2, r0
 800e40a:	4603      	mov	r3, r0
 800e40c:	4293      	cmp	r3, r2
 800e40e:	d100      	bne.n	800e412 <memset+0xa>
 800e410:	4770      	bx	lr
 800e412:	f803 1b01 	strb.w	r1, [r3], #1
 800e416:	e7f9      	b.n	800e40c <memset+0x4>

0800e418 <_sbrk_r>:
 800e418:	b538      	push	{r3, r4, r5, lr}
 800e41a:	4d06      	ldr	r5, [pc, #24]	@ (800e434 <_sbrk_r+0x1c>)
 800e41c:	2300      	movs	r3, #0
 800e41e:	4604      	mov	r4, r0
 800e420:	4608      	mov	r0, r1
 800e422:	602b      	str	r3, [r5, #0]
 800e424:	f7f3 fa22 	bl	800186c <_sbrk>
 800e428:	1c43      	adds	r3, r0, #1
 800e42a:	d102      	bne.n	800e432 <_sbrk_r+0x1a>
 800e42c:	682b      	ldr	r3, [r5, #0]
 800e42e:	b103      	cbz	r3, 800e432 <_sbrk_r+0x1a>
 800e430:	6023      	str	r3, [r4, #0]
 800e432:	bd38      	pop	{r3, r4, r5, pc}
 800e434:	20013cf4 	.word	0x20013cf4

0800e438 <__errno>:
 800e438:	4b01      	ldr	r3, [pc, #4]	@ (800e440 <__errno+0x8>)
 800e43a:	6818      	ldr	r0, [r3, #0]
 800e43c:	4770      	bx	lr
 800e43e:	bf00      	nop
 800e440:	20000138 	.word	0x20000138

0800e444 <__libc_init_array>:
 800e444:	b570      	push	{r4, r5, r6, lr}
 800e446:	4d0d      	ldr	r5, [pc, #52]	@ (800e47c <__libc_init_array+0x38>)
 800e448:	4c0d      	ldr	r4, [pc, #52]	@ (800e480 <__libc_init_array+0x3c>)
 800e44a:	1b64      	subs	r4, r4, r5
 800e44c:	10a4      	asrs	r4, r4, #2
 800e44e:	2600      	movs	r6, #0
 800e450:	42a6      	cmp	r6, r4
 800e452:	d109      	bne.n	800e468 <__libc_init_array+0x24>
 800e454:	4d0b      	ldr	r5, [pc, #44]	@ (800e484 <__libc_init_array+0x40>)
 800e456:	4c0c      	ldr	r4, [pc, #48]	@ (800e488 <__libc_init_array+0x44>)
 800e458:	f000 fd82 	bl	800ef60 <_init>
 800e45c:	1b64      	subs	r4, r4, r5
 800e45e:	10a4      	asrs	r4, r4, #2
 800e460:	2600      	movs	r6, #0
 800e462:	42a6      	cmp	r6, r4
 800e464:	d105      	bne.n	800e472 <__libc_init_array+0x2e>
 800e466:	bd70      	pop	{r4, r5, r6, pc}
 800e468:	f855 3b04 	ldr.w	r3, [r5], #4
 800e46c:	4798      	blx	r3
 800e46e:	3601      	adds	r6, #1
 800e470:	e7ee      	b.n	800e450 <__libc_init_array+0xc>
 800e472:	f855 3b04 	ldr.w	r3, [r5], #4
 800e476:	4798      	blx	r3
 800e478:	3601      	adds	r6, #1
 800e47a:	e7f2      	b.n	800e462 <__libc_init_array+0x1e>
 800e47c:	0800f1bc 	.word	0x0800f1bc
 800e480:	0800f1bc 	.word	0x0800f1bc
 800e484:	0800f1bc 	.word	0x0800f1bc
 800e488:	0800f1c0 	.word	0x0800f1c0

0800e48c <__retarget_lock_init_recursive>:
 800e48c:	4770      	bx	lr

0800e48e <__retarget_lock_acquire_recursive>:
 800e48e:	4770      	bx	lr

0800e490 <__retarget_lock_release_recursive>:
 800e490:	4770      	bx	lr
	...

0800e494 <_free_r>:
 800e494:	b538      	push	{r3, r4, r5, lr}
 800e496:	4605      	mov	r5, r0
 800e498:	2900      	cmp	r1, #0
 800e49a:	d041      	beq.n	800e520 <_free_r+0x8c>
 800e49c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4a0:	1f0c      	subs	r4, r1, #4
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	bfb8      	it	lt
 800e4a6:	18e4      	addlt	r4, r4, r3
 800e4a8:	f7ff fe70 	bl	800e18c <__malloc_lock>
 800e4ac:	4a1d      	ldr	r2, [pc, #116]	@ (800e524 <_free_r+0x90>)
 800e4ae:	6813      	ldr	r3, [r2, #0]
 800e4b0:	b933      	cbnz	r3, 800e4c0 <_free_r+0x2c>
 800e4b2:	6063      	str	r3, [r4, #4]
 800e4b4:	6014      	str	r4, [r2, #0]
 800e4b6:	4628      	mov	r0, r5
 800e4b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4bc:	f7ff be6c 	b.w	800e198 <__malloc_unlock>
 800e4c0:	42a3      	cmp	r3, r4
 800e4c2:	d908      	bls.n	800e4d6 <_free_r+0x42>
 800e4c4:	6820      	ldr	r0, [r4, #0]
 800e4c6:	1821      	adds	r1, r4, r0
 800e4c8:	428b      	cmp	r3, r1
 800e4ca:	bf01      	itttt	eq
 800e4cc:	6819      	ldreq	r1, [r3, #0]
 800e4ce:	685b      	ldreq	r3, [r3, #4]
 800e4d0:	1809      	addeq	r1, r1, r0
 800e4d2:	6021      	streq	r1, [r4, #0]
 800e4d4:	e7ed      	b.n	800e4b2 <_free_r+0x1e>
 800e4d6:	461a      	mov	r2, r3
 800e4d8:	685b      	ldr	r3, [r3, #4]
 800e4da:	b10b      	cbz	r3, 800e4e0 <_free_r+0x4c>
 800e4dc:	42a3      	cmp	r3, r4
 800e4de:	d9fa      	bls.n	800e4d6 <_free_r+0x42>
 800e4e0:	6811      	ldr	r1, [r2, #0]
 800e4e2:	1850      	adds	r0, r2, r1
 800e4e4:	42a0      	cmp	r0, r4
 800e4e6:	d10b      	bne.n	800e500 <_free_r+0x6c>
 800e4e8:	6820      	ldr	r0, [r4, #0]
 800e4ea:	4401      	add	r1, r0
 800e4ec:	1850      	adds	r0, r2, r1
 800e4ee:	4283      	cmp	r3, r0
 800e4f0:	6011      	str	r1, [r2, #0]
 800e4f2:	d1e0      	bne.n	800e4b6 <_free_r+0x22>
 800e4f4:	6818      	ldr	r0, [r3, #0]
 800e4f6:	685b      	ldr	r3, [r3, #4]
 800e4f8:	6053      	str	r3, [r2, #4]
 800e4fa:	4408      	add	r0, r1
 800e4fc:	6010      	str	r0, [r2, #0]
 800e4fe:	e7da      	b.n	800e4b6 <_free_r+0x22>
 800e500:	d902      	bls.n	800e508 <_free_r+0x74>
 800e502:	230c      	movs	r3, #12
 800e504:	602b      	str	r3, [r5, #0]
 800e506:	e7d6      	b.n	800e4b6 <_free_r+0x22>
 800e508:	6820      	ldr	r0, [r4, #0]
 800e50a:	1821      	adds	r1, r4, r0
 800e50c:	428b      	cmp	r3, r1
 800e50e:	bf04      	itt	eq
 800e510:	6819      	ldreq	r1, [r3, #0]
 800e512:	685b      	ldreq	r3, [r3, #4]
 800e514:	6063      	str	r3, [r4, #4]
 800e516:	bf04      	itt	eq
 800e518:	1809      	addeq	r1, r1, r0
 800e51a:	6021      	streq	r1, [r4, #0]
 800e51c:	6054      	str	r4, [r2, #4]
 800e51e:	e7ca      	b.n	800e4b6 <_free_r+0x22>
 800e520:	bd38      	pop	{r3, r4, r5, pc}
 800e522:	bf00      	nop
 800e524:	20013bb0 	.word	0x20013bb0

0800e528 <__sfputc_r>:
 800e528:	6893      	ldr	r3, [r2, #8]
 800e52a:	3b01      	subs	r3, #1
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	b410      	push	{r4}
 800e530:	6093      	str	r3, [r2, #8]
 800e532:	da08      	bge.n	800e546 <__sfputc_r+0x1e>
 800e534:	6994      	ldr	r4, [r2, #24]
 800e536:	42a3      	cmp	r3, r4
 800e538:	db01      	blt.n	800e53e <__sfputc_r+0x16>
 800e53a:	290a      	cmp	r1, #10
 800e53c:	d103      	bne.n	800e546 <__sfputc_r+0x1e>
 800e53e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e542:	f000 bbae 	b.w	800eca2 <__swbuf_r>
 800e546:	6813      	ldr	r3, [r2, #0]
 800e548:	1c58      	adds	r0, r3, #1
 800e54a:	6010      	str	r0, [r2, #0]
 800e54c:	7019      	strb	r1, [r3, #0]
 800e54e:	4608      	mov	r0, r1
 800e550:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e554:	4770      	bx	lr

0800e556 <__sfputs_r>:
 800e556:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e558:	4606      	mov	r6, r0
 800e55a:	460f      	mov	r7, r1
 800e55c:	4614      	mov	r4, r2
 800e55e:	18d5      	adds	r5, r2, r3
 800e560:	42ac      	cmp	r4, r5
 800e562:	d101      	bne.n	800e568 <__sfputs_r+0x12>
 800e564:	2000      	movs	r0, #0
 800e566:	e007      	b.n	800e578 <__sfputs_r+0x22>
 800e568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e56c:	463a      	mov	r2, r7
 800e56e:	4630      	mov	r0, r6
 800e570:	f7ff ffda 	bl	800e528 <__sfputc_r>
 800e574:	1c43      	adds	r3, r0, #1
 800e576:	d1f3      	bne.n	800e560 <__sfputs_r+0xa>
 800e578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e57c <_vfiprintf_r>:
 800e57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e580:	460d      	mov	r5, r1
 800e582:	b09d      	sub	sp, #116	@ 0x74
 800e584:	4614      	mov	r4, r2
 800e586:	4698      	mov	r8, r3
 800e588:	4606      	mov	r6, r0
 800e58a:	b118      	cbz	r0, 800e594 <_vfiprintf_r+0x18>
 800e58c:	6a03      	ldr	r3, [r0, #32]
 800e58e:	b90b      	cbnz	r3, 800e594 <_vfiprintf_r+0x18>
 800e590:	f7ff fe94 	bl	800e2bc <__sinit>
 800e594:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e596:	07d9      	lsls	r1, r3, #31
 800e598:	d405      	bmi.n	800e5a6 <_vfiprintf_r+0x2a>
 800e59a:	89ab      	ldrh	r3, [r5, #12]
 800e59c:	059a      	lsls	r2, r3, #22
 800e59e:	d402      	bmi.n	800e5a6 <_vfiprintf_r+0x2a>
 800e5a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5a2:	f7ff ff74 	bl	800e48e <__retarget_lock_acquire_recursive>
 800e5a6:	89ab      	ldrh	r3, [r5, #12]
 800e5a8:	071b      	lsls	r3, r3, #28
 800e5aa:	d501      	bpl.n	800e5b0 <_vfiprintf_r+0x34>
 800e5ac:	692b      	ldr	r3, [r5, #16]
 800e5ae:	b99b      	cbnz	r3, 800e5d8 <_vfiprintf_r+0x5c>
 800e5b0:	4629      	mov	r1, r5
 800e5b2:	4630      	mov	r0, r6
 800e5b4:	f000 fbb4 	bl	800ed20 <__swsetup_r>
 800e5b8:	b170      	cbz	r0, 800e5d8 <_vfiprintf_r+0x5c>
 800e5ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e5bc:	07dc      	lsls	r4, r3, #31
 800e5be:	d504      	bpl.n	800e5ca <_vfiprintf_r+0x4e>
 800e5c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e5c4:	b01d      	add	sp, #116	@ 0x74
 800e5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ca:	89ab      	ldrh	r3, [r5, #12]
 800e5cc:	0598      	lsls	r0, r3, #22
 800e5ce:	d4f7      	bmi.n	800e5c0 <_vfiprintf_r+0x44>
 800e5d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5d2:	f7ff ff5d 	bl	800e490 <__retarget_lock_release_recursive>
 800e5d6:	e7f3      	b.n	800e5c0 <_vfiprintf_r+0x44>
 800e5d8:	2300      	movs	r3, #0
 800e5da:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5dc:	2320      	movs	r3, #32
 800e5de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e5e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800e5e6:	2330      	movs	r3, #48	@ 0x30
 800e5e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e798 <_vfiprintf_r+0x21c>
 800e5ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e5f0:	f04f 0901 	mov.w	r9, #1
 800e5f4:	4623      	mov	r3, r4
 800e5f6:	469a      	mov	sl, r3
 800e5f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e5fc:	b10a      	cbz	r2, 800e602 <_vfiprintf_r+0x86>
 800e5fe:	2a25      	cmp	r2, #37	@ 0x25
 800e600:	d1f9      	bne.n	800e5f6 <_vfiprintf_r+0x7a>
 800e602:	ebba 0b04 	subs.w	fp, sl, r4
 800e606:	d00b      	beq.n	800e620 <_vfiprintf_r+0xa4>
 800e608:	465b      	mov	r3, fp
 800e60a:	4622      	mov	r2, r4
 800e60c:	4629      	mov	r1, r5
 800e60e:	4630      	mov	r0, r6
 800e610:	f7ff ffa1 	bl	800e556 <__sfputs_r>
 800e614:	3001      	adds	r0, #1
 800e616:	f000 80a7 	beq.w	800e768 <_vfiprintf_r+0x1ec>
 800e61a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e61c:	445a      	add	r2, fp
 800e61e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e620:	f89a 3000 	ldrb.w	r3, [sl]
 800e624:	2b00      	cmp	r3, #0
 800e626:	f000 809f 	beq.w	800e768 <_vfiprintf_r+0x1ec>
 800e62a:	2300      	movs	r3, #0
 800e62c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e630:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e634:	f10a 0a01 	add.w	sl, sl, #1
 800e638:	9304      	str	r3, [sp, #16]
 800e63a:	9307      	str	r3, [sp, #28]
 800e63c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e640:	931a      	str	r3, [sp, #104]	@ 0x68
 800e642:	4654      	mov	r4, sl
 800e644:	2205      	movs	r2, #5
 800e646:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e64a:	4853      	ldr	r0, [pc, #332]	@ (800e798 <_vfiprintf_r+0x21c>)
 800e64c:	f7f1 fde8 	bl	8000220 <memchr>
 800e650:	9a04      	ldr	r2, [sp, #16]
 800e652:	b9d8      	cbnz	r0, 800e68c <_vfiprintf_r+0x110>
 800e654:	06d1      	lsls	r1, r2, #27
 800e656:	bf44      	itt	mi
 800e658:	2320      	movmi	r3, #32
 800e65a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e65e:	0713      	lsls	r3, r2, #28
 800e660:	bf44      	itt	mi
 800e662:	232b      	movmi	r3, #43	@ 0x2b
 800e664:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e668:	f89a 3000 	ldrb.w	r3, [sl]
 800e66c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e66e:	d015      	beq.n	800e69c <_vfiprintf_r+0x120>
 800e670:	9a07      	ldr	r2, [sp, #28]
 800e672:	4654      	mov	r4, sl
 800e674:	2000      	movs	r0, #0
 800e676:	f04f 0c0a 	mov.w	ip, #10
 800e67a:	4621      	mov	r1, r4
 800e67c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e680:	3b30      	subs	r3, #48	@ 0x30
 800e682:	2b09      	cmp	r3, #9
 800e684:	d94b      	bls.n	800e71e <_vfiprintf_r+0x1a2>
 800e686:	b1b0      	cbz	r0, 800e6b6 <_vfiprintf_r+0x13a>
 800e688:	9207      	str	r2, [sp, #28]
 800e68a:	e014      	b.n	800e6b6 <_vfiprintf_r+0x13a>
 800e68c:	eba0 0308 	sub.w	r3, r0, r8
 800e690:	fa09 f303 	lsl.w	r3, r9, r3
 800e694:	4313      	orrs	r3, r2
 800e696:	9304      	str	r3, [sp, #16]
 800e698:	46a2      	mov	sl, r4
 800e69a:	e7d2      	b.n	800e642 <_vfiprintf_r+0xc6>
 800e69c:	9b03      	ldr	r3, [sp, #12]
 800e69e:	1d19      	adds	r1, r3, #4
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	9103      	str	r1, [sp, #12]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	bfbb      	ittet	lt
 800e6a8:	425b      	neglt	r3, r3
 800e6aa:	f042 0202 	orrlt.w	r2, r2, #2
 800e6ae:	9307      	strge	r3, [sp, #28]
 800e6b0:	9307      	strlt	r3, [sp, #28]
 800e6b2:	bfb8      	it	lt
 800e6b4:	9204      	strlt	r2, [sp, #16]
 800e6b6:	7823      	ldrb	r3, [r4, #0]
 800e6b8:	2b2e      	cmp	r3, #46	@ 0x2e
 800e6ba:	d10a      	bne.n	800e6d2 <_vfiprintf_r+0x156>
 800e6bc:	7863      	ldrb	r3, [r4, #1]
 800e6be:	2b2a      	cmp	r3, #42	@ 0x2a
 800e6c0:	d132      	bne.n	800e728 <_vfiprintf_r+0x1ac>
 800e6c2:	9b03      	ldr	r3, [sp, #12]
 800e6c4:	1d1a      	adds	r2, r3, #4
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	9203      	str	r2, [sp, #12]
 800e6ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e6ce:	3402      	adds	r4, #2
 800e6d0:	9305      	str	r3, [sp, #20]
 800e6d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e7a8 <_vfiprintf_r+0x22c>
 800e6d6:	7821      	ldrb	r1, [r4, #0]
 800e6d8:	2203      	movs	r2, #3
 800e6da:	4650      	mov	r0, sl
 800e6dc:	f7f1 fda0 	bl	8000220 <memchr>
 800e6e0:	b138      	cbz	r0, 800e6f2 <_vfiprintf_r+0x176>
 800e6e2:	9b04      	ldr	r3, [sp, #16]
 800e6e4:	eba0 000a 	sub.w	r0, r0, sl
 800e6e8:	2240      	movs	r2, #64	@ 0x40
 800e6ea:	4082      	lsls	r2, r0
 800e6ec:	4313      	orrs	r3, r2
 800e6ee:	3401      	adds	r4, #1
 800e6f0:	9304      	str	r3, [sp, #16]
 800e6f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6f6:	4829      	ldr	r0, [pc, #164]	@ (800e79c <_vfiprintf_r+0x220>)
 800e6f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e6fc:	2206      	movs	r2, #6
 800e6fe:	f7f1 fd8f 	bl	8000220 <memchr>
 800e702:	2800      	cmp	r0, #0
 800e704:	d03f      	beq.n	800e786 <_vfiprintf_r+0x20a>
 800e706:	4b26      	ldr	r3, [pc, #152]	@ (800e7a0 <_vfiprintf_r+0x224>)
 800e708:	bb1b      	cbnz	r3, 800e752 <_vfiprintf_r+0x1d6>
 800e70a:	9b03      	ldr	r3, [sp, #12]
 800e70c:	3307      	adds	r3, #7
 800e70e:	f023 0307 	bic.w	r3, r3, #7
 800e712:	3308      	adds	r3, #8
 800e714:	9303      	str	r3, [sp, #12]
 800e716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e718:	443b      	add	r3, r7
 800e71a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e71c:	e76a      	b.n	800e5f4 <_vfiprintf_r+0x78>
 800e71e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e722:	460c      	mov	r4, r1
 800e724:	2001      	movs	r0, #1
 800e726:	e7a8      	b.n	800e67a <_vfiprintf_r+0xfe>
 800e728:	2300      	movs	r3, #0
 800e72a:	3401      	adds	r4, #1
 800e72c:	9305      	str	r3, [sp, #20]
 800e72e:	4619      	mov	r1, r3
 800e730:	f04f 0c0a 	mov.w	ip, #10
 800e734:	4620      	mov	r0, r4
 800e736:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e73a:	3a30      	subs	r2, #48	@ 0x30
 800e73c:	2a09      	cmp	r2, #9
 800e73e:	d903      	bls.n	800e748 <_vfiprintf_r+0x1cc>
 800e740:	2b00      	cmp	r3, #0
 800e742:	d0c6      	beq.n	800e6d2 <_vfiprintf_r+0x156>
 800e744:	9105      	str	r1, [sp, #20]
 800e746:	e7c4      	b.n	800e6d2 <_vfiprintf_r+0x156>
 800e748:	fb0c 2101 	mla	r1, ip, r1, r2
 800e74c:	4604      	mov	r4, r0
 800e74e:	2301      	movs	r3, #1
 800e750:	e7f0      	b.n	800e734 <_vfiprintf_r+0x1b8>
 800e752:	ab03      	add	r3, sp, #12
 800e754:	9300      	str	r3, [sp, #0]
 800e756:	462a      	mov	r2, r5
 800e758:	4b12      	ldr	r3, [pc, #72]	@ (800e7a4 <_vfiprintf_r+0x228>)
 800e75a:	a904      	add	r1, sp, #16
 800e75c:	4630      	mov	r0, r6
 800e75e:	f3af 8000 	nop.w
 800e762:	4607      	mov	r7, r0
 800e764:	1c78      	adds	r0, r7, #1
 800e766:	d1d6      	bne.n	800e716 <_vfiprintf_r+0x19a>
 800e768:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e76a:	07d9      	lsls	r1, r3, #31
 800e76c:	d405      	bmi.n	800e77a <_vfiprintf_r+0x1fe>
 800e76e:	89ab      	ldrh	r3, [r5, #12]
 800e770:	059a      	lsls	r2, r3, #22
 800e772:	d402      	bmi.n	800e77a <_vfiprintf_r+0x1fe>
 800e774:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e776:	f7ff fe8b 	bl	800e490 <__retarget_lock_release_recursive>
 800e77a:	89ab      	ldrh	r3, [r5, #12]
 800e77c:	065b      	lsls	r3, r3, #25
 800e77e:	f53f af1f 	bmi.w	800e5c0 <_vfiprintf_r+0x44>
 800e782:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e784:	e71e      	b.n	800e5c4 <_vfiprintf_r+0x48>
 800e786:	ab03      	add	r3, sp, #12
 800e788:	9300      	str	r3, [sp, #0]
 800e78a:	462a      	mov	r2, r5
 800e78c:	4b05      	ldr	r3, [pc, #20]	@ (800e7a4 <_vfiprintf_r+0x228>)
 800e78e:	a904      	add	r1, sp, #16
 800e790:	4630      	mov	r0, r6
 800e792:	f000 f879 	bl	800e888 <_printf_i>
 800e796:	e7e4      	b.n	800e762 <_vfiprintf_r+0x1e6>
 800e798:	0800f180 	.word	0x0800f180
 800e79c:	0800f18a 	.word	0x0800f18a
 800e7a0:	00000000 	.word	0x00000000
 800e7a4:	0800e557 	.word	0x0800e557
 800e7a8:	0800f186 	.word	0x0800f186

0800e7ac <_printf_common>:
 800e7ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7b0:	4616      	mov	r6, r2
 800e7b2:	4698      	mov	r8, r3
 800e7b4:	688a      	ldr	r2, [r1, #8]
 800e7b6:	690b      	ldr	r3, [r1, #16]
 800e7b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e7bc:	4293      	cmp	r3, r2
 800e7be:	bfb8      	it	lt
 800e7c0:	4613      	movlt	r3, r2
 800e7c2:	6033      	str	r3, [r6, #0]
 800e7c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e7c8:	4607      	mov	r7, r0
 800e7ca:	460c      	mov	r4, r1
 800e7cc:	b10a      	cbz	r2, 800e7d2 <_printf_common+0x26>
 800e7ce:	3301      	adds	r3, #1
 800e7d0:	6033      	str	r3, [r6, #0]
 800e7d2:	6823      	ldr	r3, [r4, #0]
 800e7d4:	0699      	lsls	r1, r3, #26
 800e7d6:	bf42      	ittt	mi
 800e7d8:	6833      	ldrmi	r3, [r6, #0]
 800e7da:	3302      	addmi	r3, #2
 800e7dc:	6033      	strmi	r3, [r6, #0]
 800e7de:	6825      	ldr	r5, [r4, #0]
 800e7e0:	f015 0506 	ands.w	r5, r5, #6
 800e7e4:	d106      	bne.n	800e7f4 <_printf_common+0x48>
 800e7e6:	f104 0a19 	add.w	sl, r4, #25
 800e7ea:	68e3      	ldr	r3, [r4, #12]
 800e7ec:	6832      	ldr	r2, [r6, #0]
 800e7ee:	1a9b      	subs	r3, r3, r2
 800e7f0:	42ab      	cmp	r3, r5
 800e7f2:	dc26      	bgt.n	800e842 <_printf_common+0x96>
 800e7f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e7f8:	6822      	ldr	r2, [r4, #0]
 800e7fa:	3b00      	subs	r3, #0
 800e7fc:	bf18      	it	ne
 800e7fe:	2301      	movne	r3, #1
 800e800:	0692      	lsls	r2, r2, #26
 800e802:	d42b      	bmi.n	800e85c <_printf_common+0xb0>
 800e804:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e808:	4641      	mov	r1, r8
 800e80a:	4638      	mov	r0, r7
 800e80c:	47c8      	blx	r9
 800e80e:	3001      	adds	r0, #1
 800e810:	d01e      	beq.n	800e850 <_printf_common+0xa4>
 800e812:	6823      	ldr	r3, [r4, #0]
 800e814:	6922      	ldr	r2, [r4, #16]
 800e816:	f003 0306 	and.w	r3, r3, #6
 800e81a:	2b04      	cmp	r3, #4
 800e81c:	bf02      	ittt	eq
 800e81e:	68e5      	ldreq	r5, [r4, #12]
 800e820:	6833      	ldreq	r3, [r6, #0]
 800e822:	1aed      	subeq	r5, r5, r3
 800e824:	68a3      	ldr	r3, [r4, #8]
 800e826:	bf0c      	ite	eq
 800e828:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e82c:	2500      	movne	r5, #0
 800e82e:	4293      	cmp	r3, r2
 800e830:	bfc4      	itt	gt
 800e832:	1a9b      	subgt	r3, r3, r2
 800e834:	18ed      	addgt	r5, r5, r3
 800e836:	2600      	movs	r6, #0
 800e838:	341a      	adds	r4, #26
 800e83a:	42b5      	cmp	r5, r6
 800e83c:	d11a      	bne.n	800e874 <_printf_common+0xc8>
 800e83e:	2000      	movs	r0, #0
 800e840:	e008      	b.n	800e854 <_printf_common+0xa8>
 800e842:	2301      	movs	r3, #1
 800e844:	4652      	mov	r2, sl
 800e846:	4641      	mov	r1, r8
 800e848:	4638      	mov	r0, r7
 800e84a:	47c8      	blx	r9
 800e84c:	3001      	adds	r0, #1
 800e84e:	d103      	bne.n	800e858 <_printf_common+0xac>
 800e850:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e858:	3501      	adds	r5, #1
 800e85a:	e7c6      	b.n	800e7ea <_printf_common+0x3e>
 800e85c:	18e1      	adds	r1, r4, r3
 800e85e:	1c5a      	adds	r2, r3, #1
 800e860:	2030      	movs	r0, #48	@ 0x30
 800e862:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e866:	4422      	add	r2, r4
 800e868:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e86c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e870:	3302      	adds	r3, #2
 800e872:	e7c7      	b.n	800e804 <_printf_common+0x58>
 800e874:	2301      	movs	r3, #1
 800e876:	4622      	mov	r2, r4
 800e878:	4641      	mov	r1, r8
 800e87a:	4638      	mov	r0, r7
 800e87c:	47c8      	blx	r9
 800e87e:	3001      	adds	r0, #1
 800e880:	d0e6      	beq.n	800e850 <_printf_common+0xa4>
 800e882:	3601      	adds	r6, #1
 800e884:	e7d9      	b.n	800e83a <_printf_common+0x8e>
	...

0800e888 <_printf_i>:
 800e888:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e88c:	7e0f      	ldrb	r7, [r1, #24]
 800e88e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e890:	2f78      	cmp	r7, #120	@ 0x78
 800e892:	4691      	mov	r9, r2
 800e894:	4680      	mov	r8, r0
 800e896:	460c      	mov	r4, r1
 800e898:	469a      	mov	sl, r3
 800e89a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e89e:	d807      	bhi.n	800e8b0 <_printf_i+0x28>
 800e8a0:	2f62      	cmp	r7, #98	@ 0x62
 800e8a2:	d80a      	bhi.n	800e8ba <_printf_i+0x32>
 800e8a4:	2f00      	cmp	r7, #0
 800e8a6:	f000 80d1 	beq.w	800ea4c <_printf_i+0x1c4>
 800e8aa:	2f58      	cmp	r7, #88	@ 0x58
 800e8ac:	f000 80b8 	beq.w	800ea20 <_printf_i+0x198>
 800e8b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e8b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e8b8:	e03a      	b.n	800e930 <_printf_i+0xa8>
 800e8ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e8be:	2b15      	cmp	r3, #21
 800e8c0:	d8f6      	bhi.n	800e8b0 <_printf_i+0x28>
 800e8c2:	a101      	add	r1, pc, #4	@ (adr r1, 800e8c8 <_printf_i+0x40>)
 800e8c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e8c8:	0800e921 	.word	0x0800e921
 800e8cc:	0800e935 	.word	0x0800e935
 800e8d0:	0800e8b1 	.word	0x0800e8b1
 800e8d4:	0800e8b1 	.word	0x0800e8b1
 800e8d8:	0800e8b1 	.word	0x0800e8b1
 800e8dc:	0800e8b1 	.word	0x0800e8b1
 800e8e0:	0800e935 	.word	0x0800e935
 800e8e4:	0800e8b1 	.word	0x0800e8b1
 800e8e8:	0800e8b1 	.word	0x0800e8b1
 800e8ec:	0800e8b1 	.word	0x0800e8b1
 800e8f0:	0800e8b1 	.word	0x0800e8b1
 800e8f4:	0800ea33 	.word	0x0800ea33
 800e8f8:	0800e95f 	.word	0x0800e95f
 800e8fc:	0800e9ed 	.word	0x0800e9ed
 800e900:	0800e8b1 	.word	0x0800e8b1
 800e904:	0800e8b1 	.word	0x0800e8b1
 800e908:	0800ea55 	.word	0x0800ea55
 800e90c:	0800e8b1 	.word	0x0800e8b1
 800e910:	0800e95f 	.word	0x0800e95f
 800e914:	0800e8b1 	.word	0x0800e8b1
 800e918:	0800e8b1 	.word	0x0800e8b1
 800e91c:	0800e9f5 	.word	0x0800e9f5
 800e920:	6833      	ldr	r3, [r6, #0]
 800e922:	1d1a      	adds	r2, r3, #4
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	6032      	str	r2, [r6, #0]
 800e928:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e92c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e930:	2301      	movs	r3, #1
 800e932:	e09c      	b.n	800ea6e <_printf_i+0x1e6>
 800e934:	6833      	ldr	r3, [r6, #0]
 800e936:	6820      	ldr	r0, [r4, #0]
 800e938:	1d19      	adds	r1, r3, #4
 800e93a:	6031      	str	r1, [r6, #0]
 800e93c:	0606      	lsls	r6, r0, #24
 800e93e:	d501      	bpl.n	800e944 <_printf_i+0xbc>
 800e940:	681d      	ldr	r5, [r3, #0]
 800e942:	e003      	b.n	800e94c <_printf_i+0xc4>
 800e944:	0645      	lsls	r5, r0, #25
 800e946:	d5fb      	bpl.n	800e940 <_printf_i+0xb8>
 800e948:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e94c:	2d00      	cmp	r5, #0
 800e94e:	da03      	bge.n	800e958 <_printf_i+0xd0>
 800e950:	232d      	movs	r3, #45	@ 0x2d
 800e952:	426d      	negs	r5, r5
 800e954:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e958:	4858      	ldr	r0, [pc, #352]	@ (800eabc <_printf_i+0x234>)
 800e95a:	230a      	movs	r3, #10
 800e95c:	e011      	b.n	800e982 <_printf_i+0xfa>
 800e95e:	6821      	ldr	r1, [r4, #0]
 800e960:	6833      	ldr	r3, [r6, #0]
 800e962:	0608      	lsls	r0, r1, #24
 800e964:	f853 5b04 	ldr.w	r5, [r3], #4
 800e968:	d402      	bmi.n	800e970 <_printf_i+0xe8>
 800e96a:	0649      	lsls	r1, r1, #25
 800e96c:	bf48      	it	mi
 800e96e:	b2ad      	uxthmi	r5, r5
 800e970:	2f6f      	cmp	r7, #111	@ 0x6f
 800e972:	4852      	ldr	r0, [pc, #328]	@ (800eabc <_printf_i+0x234>)
 800e974:	6033      	str	r3, [r6, #0]
 800e976:	bf14      	ite	ne
 800e978:	230a      	movne	r3, #10
 800e97a:	2308      	moveq	r3, #8
 800e97c:	2100      	movs	r1, #0
 800e97e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e982:	6866      	ldr	r6, [r4, #4]
 800e984:	60a6      	str	r6, [r4, #8]
 800e986:	2e00      	cmp	r6, #0
 800e988:	db05      	blt.n	800e996 <_printf_i+0x10e>
 800e98a:	6821      	ldr	r1, [r4, #0]
 800e98c:	432e      	orrs	r6, r5
 800e98e:	f021 0104 	bic.w	r1, r1, #4
 800e992:	6021      	str	r1, [r4, #0]
 800e994:	d04b      	beq.n	800ea2e <_printf_i+0x1a6>
 800e996:	4616      	mov	r6, r2
 800e998:	fbb5 f1f3 	udiv	r1, r5, r3
 800e99c:	fb03 5711 	mls	r7, r3, r1, r5
 800e9a0:	5dc7      	ldrb	r7, [r0, r7]
 800e9a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e9a6:	462f      	mov	r7, r5
 800e9a8:	42bb      	cmp	r3, r7
 800e9aa:	460d      	mov	r5, r1
 800e9ac:	d9f4      	bls.n	800e998 <_printf_i+0x110>
 800e9ae:	2b08      	cmp	r3, #8
 800e9b0:	d10b      	bne.n	800e9ca <_printf_i+0x142>
 800e9b2:	6823      	ldr	r3, [r4, #0]
 800e9b4:	07df      	lsls	r7, r3, #31
 800e9b6:	d508      	bpl.n	800e9ca <_printf_i+0x142>
 800e9b8:	6923      	ldr	r3, [r4, #16]
 800e9ba:	6861      	ldr	r1, [r4, #4]
 800e9bc:	4299      	cmp	r1, r3
 800e9be:	bfde      	ittt	le
 800e9c0:	2330      	movle	r3, #48	@ 0x30
 800e9c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e9c6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800e9ca:	1b92      	subs	r2, r2, r6
 800e9cc:	6122      	str	r2, [r4, #16]
 800e9ce:	f8cd a000 	str.w	sl, [sp]
 800e9d2:	464b      	mov	r3, r9
 800e9d4:	aa03      	add	r2, sp, #12
 800e9d6:	4621      	mov	r1, r4
 800e9d8:	4640      	mov	r0, r8
 800e9da:	f7ff fee7 	bl	800e7ac <_printf_common>
 800e9de:	3001      	adds	r0, #1
 800e9e0:	d14a      	bne.n	800ea78 <_printf_i+0x1f0>
 800e9e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e9e6:	b004      	add	sp, #16
 800e9e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9ec:	6823      	ldr	r3, [r4, #0]
 800e9ee:	f043 0320 	orr.w	r3, r3, #32
 800e9f2:	6023      	str	r3, [r4, #0]
 800e9f4:	4832      	ldr	r0, [pc, #200]	@ (800eac0 <_printf_i+0x238>)
 800e9f6:	2778      	movs	r7, #120	@ 0x78
 800e9f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e9fc:	6823      	ldr	r3, [r4, #0]
 800e9fe:	6831      	ldr	r1, [r6, #0]
 800ea00:	061f      	lsls	r7, r3, #24
 800ea02:	f851 5b04 	ldr.w	r5, [r1], #4
 800ea06:	d402      	bmi.n	800ea0e <_printf_i+0x186>
 800ea08:	065f      	lsls	r7, r3, #25
 800ea0a:	bf48      	it	mi
 800ea0c:	b2ad      	uxthmi	r5, r5
 800ea0e:	6031      	str	r1, [r6, #0]
 800ea10:	07d9      	lsls	r1, r3, #31
 800ea12:	bf44      	itt	mi
 800ea14:	f043 0320 	orrmi.w	r3, r3, #32
 800ea18:	6023      	strmi	r3, [r4, #0]
 800ea1a:	b11d      	cbz	r5, 800ea24 <_printf_i+0x19c>
 800ea1c:	2310      	movs	r3, #16
 800ea1e:	e7ad      	b.n	800e97c <_printf_i+0xf4>
 800ea20:	4826      	ldr	r0, [pc, #152]	@ (800eabc <_printf_i+0x234>)
 800ea22:	e7e9      	b.n	800e9f8 <_printf_i+0x170>
 800ea24:	6823      	ldr	r3, [r4, #0]
 800ea26:	f023 0320 	bic.w	r3, r3, #32
 800ea2a:	6023      	str	r3, [r4, #0]
 800ea2c:	e7f6      	b.n	800ea1c <_printf_i+0x194>
 800ea2e:	4616      	mov	r6, r2
 800ea30:	e7bd      	b.n	800e9ae <_printf_i+0x126>
 800ea32:	6833      	ldr	r3, [r6, #0]
 800ea34:	6825      	ldr	r5, [r4, #0]
 800ea36:	6961      	ldr	r1, [r4, #20]
 800ea38:	1d18      	adds	r0, r3, #4
 800ea3a:	6030      	str	r0, [r6, #0]
 800ea3c:	062e      	lsls	r6, r5, #24
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	d501      	bpl.n	800ea46 <_printf_i+0x1be>
 800ea42:	6019      	str	r1, [r3, #0]
 800ea44:	e002      	b.n	800ea4c <_printf_i+0x1c4>
 800ea46:	0668      	lsls	r0, r5, #25
 800ea48:	d5fb      	bpl.n	800ea42 <_printf_i+0x1ba>
 800ea4a:	8019      	strh	r1, [r3, #0]
 800ea4c:	2300      	movs	r3, #0
 800ea4e:	6123      	str	r3, [r4, #16]
 800ea50:	4616      	mov	r6, r2
 800ea52:	e7bc      	b.n	800e9ce <_printf_i+0x146>
 800ea54:	6833      	ldr	r3, [r6, #0]
 800ea56:	1d1a      	adds	r2, r3, #4
 800ea58:	6032      	str	r2, [r6, #0]
 800ea5a:	681e      	ldr	r6, [r3, #0]
 800ea5c:	6862      	ldr	r2, [r4, #4]
 800ea5e:	2100      	movs	r1, #0
 800ea60:	4630      	mov	r0, r6
 800ea62:	f7f1 fbdd 	bl	8000220 <memchr>
 800ea66:	b108      	cbz	r0, 800ea6c <_printf_i+0x1e4>
 800ea68:	1b80      	subs	r0, r0, r6
 800ea6a:	6060      	str	r0, [r4, #4]
 800ea6c:	6863      	ldr	r3, [r4, #4]
 800ea6e:	6123      	str	r3, [r4, #16]
 800ea70:	2300      	movs	r3, #0
 800ea72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ea76:	e7aa      	b.n	800e9ce <_printf_i+0x146>
 800ea78:	6923      	ldr	r3, [r4, #16]
 800ea7a:	4632      	mov	r2, r6
 800ea7c:	4649      	mov	r1, r9
 800ea7e:	4640      	mov	r0, r8
 800ea80:	47d0      	blx	sl
 800ea82:	3001      	adds	r0, #1
 800ea84:	d0ad      	beq.n	800e9e2 <_printf_i+0x15a>
 800ea86:	6823      	ldr	r3, [r4, #0]
 800ea88:	079b      	lsls	r3, r3, #30
 800ea8a:	d413      	bmi.n	800eab4 <_printf_i+0x22c>
 800ea8c:	68e0      	ldr	r0, [r4, #12]
 800ea8e:	9b03      	ldr	r3, [sp, #12]
 800ea90:	4298      	cmp	r0, r3
 800ea92:	bfb8      	it	lt
 800ea94:	4618      	movlt	r0, r3
 800ea96:	e7a6      	b.n	800e9e6 <_printf_i+0x15e>
 800ea98:	2301      	movs	r3, #1
 800ea9a:	4632      	mov	r2, r6
 800ea9c:	4649      	mov	r1, r9
 800ea9e:	4640      	mov	r0, r8
 800eaa0:	47d0      	blx	sl
 800eaa2:	3001      	adds	r0, #1
 800eaa4:	d09d      	beq.n	800e9e2 <_printf_i+0x15a>
 800eaa6:	3501      	adds	r5, #1
 800eaa8:	68e3      	ldr	r3, [r4, #12]
 800eaaa:	9903      	ldr	r1, [sp, #12]
 800eaac:	1a5b      	subs	r3, r3, r1
 800eaae:	42ab      	cmp	r3, r5
 800eab0:	dcf2      	bgt.n	800ea98 <_printf_i+0x210>
 800eab2:	e7eb      	b.n	800ea8c <_printf_i+0x204>
 800eab4:	2500      	movs	r5, #0
 800eab6:	f104 0619 	add.w	r6, r4, #25
 800eaba:	e7f5      	b.n	800eaa8 <_printf_i+0x220>
 800eabc:	0800f191 	.word	0x0800f191
 800eac0:	0800f1a2 	.word	0x0800f1a2

0800eac4 <__sflush_r>:
 800eac4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eacc:	0716      	lsls	r6, r2, #28
 800eace:	4605      	mov	r5, r0
 800ead0:	460c      	mov	r4, r1
 800ead2:	d454      	bmi.n	800eb7e <__sflush_r+0xba>
 800ead4:	684b      	ldr	r3, [r1, #4]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	dc02      	bgt.n	800eae0 <__sflush_r+0x1c>
 800eada:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800eadc:	2b00      	cmp	r3, #0
 800eade:	dd48      	ble.n	800eb72 <__sflush_r+0xae>
 800eae0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eae2:	2e00      	cmp	r6, #0
 800eae4:	d045      	beq.n	800eb72 <__sflush_r+0xae>
 800eae6:	2300      	movs	r3, #0
 800eae8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800eaec:	682f      	ldr	r7, [r5, #0]
 800eaee:	6a21      	ldr	r1, [r4, #32]
 800eaf0:	602b      	str	r3, [r5, #0]
 800eaf2:	d030      	beq.n	800eb56 <__sflush_r+0x92>
 800eaf4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800eaf6:	89a3      	ldrh	r3, [r4, #12]
 800eaf8:	0759      	lsls	r1, r3, #29
 800eafa:	d505      	bpl.n	800eb08 <__sflush_r+0x44>
 800eafc:	6863      	ldr	r3, [r4, #4]
 800eafe:	1ad2      	subs	r2, r2, r3
 800eb00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eb02:	b10b      	cbz	r3, 800eb08 <__sflush_r+0x44>
 800eb04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800eb06:	1ad2      	subs	r2, r2, r3
 800eb08:	2300      	movs	r3, #0
 800eb0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eb0c:	6a21      	ldr	r1, [r4, #32]
 800eb0e:	4628      	mov	r0, r5
 800eb10:	47b0      	blx	r6
 800eb12:	1c43      	adds	r3, r0, #1
 800eb14:	89a3      	ldrh	r3, [r4, #12]
 800eb16:	d106      	bne.n	800eb26 <__sflush_r+0x62>
 800eb18:	6829      	ldr	r1, [r5, #0]
 800eb1a:	291d      	cmp	r1, #29
 800eb1c:	d82b      	bhi.n	800eb76 <__sflush_r+0xb2>
 800eb1e:	4a2a      	ldr	r2, [pc, #168]	@ (800ebc8 <__sflush_r+0x104>)
 800eb20:	40ca      	lsrs	r2, r1
 800eb22:	07d6      	lsls	r6, r2, #31
 800eb24:	d527      	bpl.n	800eb76 <__sflush_r+0xb2>
 800eb26:	2200      	movs	r2, #0
 800eb28:	6062      	str	r2, [r4, #4]
 800eb2a:	04d9      	lsls	r1, r3, #19
 800eb2c:	6922      	ldr	r2, [r4, #16]
 800eb2e:	6022      	str	r2, [r4, #0]
 800eb30:	d504      	bpl.n	800eb3c <__sflush_r+0x78>
 800eb32:	1c42      	adds	r2, r0, #1
 800eb34:	d101      	bne.n	800eb3a <__sflush_r+0x76>
 800eb36:	682b      	ldr	r3, [r5, #0]
 800eb38:	b903      	cbnz	r3, 800eb3c <__sflush_r+0x78>
 800eb3a:	6560      	str	r0, [r4, #84]	@ 0x54
 800eb3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eb3e:	602f      	str	r7, [r5, #0]
 800eb40:	b1b9      	cbz	r1, 800eb72 <__sflush_r+0xae>
 800eb42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eb46:	4299      	cmp	r1, r3
 800eb48:	d002      	beq.n	800eb50 <__sflush_r+0x8c>
 800eb4a:	4628      	mov	r0, r5
 800eb4c:	f7ff fca2 	bl	800e494 <_free_r>
 800eb50:	2300      	movs	r3, #0
 800eb52:	6363      	str	r3, [r4, #52]	@ 0x34
 800eb54:	e00d      	b.n	800eb72 <__sflush_r+0xae>
 800eb56:	2301      	movs	r3, #1
 800eb58:	4628      	mov	r0, r5
 800eb5a:	47b0      	blx	r6
 800eb5c:	4602      	mov	r2, r0
 800eb5e:	1c50      	adds	r0, r2, #1
 800eb60:	d1c9      	bne.n	800eaf6 <__sflush_r+0x32>
 800eb62:	682b      	ldr	r3, [r5, #0]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d0c6      	beq.n	800eaf6 <__sflush_r+0x32>
 800eb68:	2b1d      	cmp	r3, #29
 800eb6a:	d001      	beq.n	800eb70 <__sflush_r+0xac>
 800eb6c:	2b16      	cmp	r3, #22
 800eb6e:	d11e      	bne.n	800ebae <__sflush_r+0xea>
 800eb70:	602f      	str	r7, [r5, #0]
 800eb72:	2000      	movs	r0, #0
 800eb74:	e022      	b.n	800ebbc <__sflush_r+0xf8>
 800eb76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb7a:	b21b      	sxth	r3, r3
 800eb7c:	e01b      	b.n	800ebb6 <__sflush_r+0xf2>
 800eb7e:	690f      	ldr	r7, [r1, #16]
 800eb80:	2f00      	cmp	r7, #0
 800eb82:	d0f6      	beq.n	800eb72 <__sflush_r+0xae>
 800eb84:	0793      	lsls	r3, r2, #30
 800eb86:	680e      	ldr	r6, [r1, #0]
 800eb88:	bf08      	it	eq
 800eb8a:	694b      	ldreq	r3, [r1, #20]
 800eb8c:	600f      	str	r7, [r1, #0]
 800eb8e:	bf18      	it	ne
 800eb90:	2300      	movne	r3, #0
 800eb92:	eba6 0807 	sub.w	r8, r6, r7
 800eb96:	608b      	str	r3, [r1, #8]
 800eb98:	f1b8 0f00 	cmp.w	r8, #0
 800eb9c:	dde9      	ble.n	800eb72 <__sflush_r+0xae>
 800eb9e:	6a21      	ldr	r1, [r4, #32]
 800eba0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eba2:	4643      	mov	r3, r8
 800eba4:	463a      	mov	r2, r7
 800eba6:	4628      	mov	r0, r5
 800eba8:	47b0      	blx	r6
 800ebaa:	2800      	cmp	r0, #0
 800ebac:	dc08      	bgt.n	800ebc0 <__sflush_r+0xfc>
 800ebae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ebb6:	81a3      	strh	r3, [r4, #12]
 800ebb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ebbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebc0:	4407      	add	r7, r0
 800ebc2:	eba8 0800 	sub.w	r8, r8, r0
 800ebc6:	e7e7      	b.n	800eb98 <__sflush_r+0xd4>
 800ebc8:	20400001 	.word	0x20400001

0800ebcc <_fflush_r>:
 800ebcc:	b538      	push	{r3, r4, r5, lr}
 800ebce:	690b      	ldr	r3, [r1, #16]
 800ebd0:	4605      	mov	r5, r0
 800ebd2:	460c      	mov	r4, r1
 800ebd4:	b913      	cbnz	r3, 800ebdc <_fflush_r+0x10>
 800ebd6:	2500      	movs	r5, #0
 800ebd8:	4628      	mov	r0, r5
 800ebda:	bd38      	pop	{r3, r4, r5, pc}
 800ebdc:	b118      	cbz	r0, 800ebe6 <_fflush_r+0x1a>
 800ebde:	6a03      	ldr	r3, [r0, #32]
 800ebe0:	b90b      	cbnz	r3, 800ebe6 <_fflush_r+0x1a>
 800ebe2:	f7ff fb6b 	bl	800e2bc <__sinit>
 800ebe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d0f3      	beq.n	800ebd6 <_fflush_r+0xa>
 800ebee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ebf0:	07d0      	lsls	r0, r2, #31
 800ebf2:	d404      	bmi.n	800ebfe <_fflush_r+0x32>
 800ebf4:	0599      	lsls	r1, r3, #22
 800ebf6:	d402      	bmi.n	800ebfe <_fflush_r+0x32>
 800ebf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ebfa:	f7ff fc48 	bl	800e48e <__retarget_lock_acquire_recursive>
 800ebfe:	4628      	mov	r0, r5
 800ec00:	4621      	mov	r1, r4
 800ec02:	f7ff ff5f 	bl	800eac4 <__sflush_r>
 800ec06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ec08:	07da      	lsls	r2, r3, #31
 800ec0a:	4605      	mov	r5, r0
 800ec0c:	d4e4      	bmi.n	800ebd8 <_fflush_r+0xc>
 800ec0e:	89a3      	ldrh	r3, [r4, #12]
 800ec10:	059b      	lsls	r3, r3, #22
 800ec12:	d4e1      	bmi.n	800ebd8 <_fflush_r+0xc>
 800ec14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ec16:	f7ff fc3b 	bl	800e490 <__retarget_lock_release_recursive>
 800ec1a:	e7dd      	b.n	800ebd8 <_fflush_r+0xc>

0800ec1c <__sread>:
 800ec1c:	b510      	push	{r4, lr}
 800ec1e:	460c      	mov	r4, r1
 800ec20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec24:	f000 f956 	bl	800eed4 <_read_r>
 800ec28:	2800      	cmp	r0, #0
 800ec2a:	bfab      	itete	ge
 800ec2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ec2e:	89a3      	ldrhlt	r3, [r4, #12]
 800ec30:	181b      	addge	r3, r3, r0
 800ec32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ec36:	bfac      	ite	ge
 800ec38:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ec3a:	81a3      	strhlt	r3, [r4, #12]
 800ec3c:	bd10      	pop	{r4, pc}

0800ec3e <__swrite>:
 800ec3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec42:	461f      	mov	r7, r3
 800ec44:	898b      	ldrh	r3, [r1, #12]
 800ec46:	05db      	lsls	r3, r3, #23
 800ec48:	4605      	mov	r5, r0
 800ec4a:	460c      	mov	r4, r1
 800ec4c:	4616      	mov	r6, r2
 800ec4e:	d505      	bpl.n	800ec5c <__swrite+0x1e>
 800ec50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec54:	2302      	movs	r3, #2
 800ec56:	2200      	movs	r2, #0
 800ec58:	f000 f92a 	bl	800eeb0 <_lseek_r>
 800ec5c:	89a3      	ldrh	r3, [r4, #12]
 800ec5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ec66:	81a3      	strh	r3, [r4, #12]
 800ec68:	4632      	mov	r2, r6
 800ec6a:	463b      	mov	r3, r7
 800ec6c:	4628      	mov	r0, r5
 800ec6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec72:	f000 b941 	b.w	800eef8 <_write_r>

0800ec76 <__sseek>:
 800ec76:	b510      	push	{r4, lr}
 800ec78:	460c      	mov	r4, r1
 800ec7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec7e:	f000 f917 	bl	800eeb0 <_lseek_r>
 800ec82:	1c43      	adds	r3, r0, #1
 800ec84:	89a3      	ldrh	r3, [r4, #12]
 800ec86:	bf15      	itete	ne
 800ec88:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ec8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ec8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ec92:	81a3      	strheq	r3, [r4, #12]
 800ec94:	bf18      	it	ne
 800ec96:	81a3      	strhne	r3, [r4, #12]
 800ec98:	bd10      	pop	{r4, pc}

0800ec9a <__sclose>:
 800ec9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec9e:	f000 b93d 	b.w	800ef1c <_close_r>

0800eca2 <__swbuf_r>:
 800eca2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eca4:	460e      	mov	r6, r1
 800eca6:	4614      	mov	r4, r2
 800eca8:	4605      	mov	r5, r0
 800ecaa:	b118      	cbz	r0, 800ecb4 <__swbuf_r+0x12>
 800ecac:	6a03      	ldr	r3, [r0, #32]
 800ecae:	b90b      	cbnz	r3, 800ecb4 <__swbuf_r+0x12>
 800ecb0:	f7ff fb04 	bl	800e2bc <__sinit>
 800ecb4:	69a3      	ldr	r3, [r4, #24]
 800ecb6:	60a3      	str	r3, [r4, #8]
 800ecb8:	89a3      	ldrh	r3, [r4, #12]
 800ecba:	071a      	lsls	r2, r3, #28
 800ecbc:	d501      	bpl.n	800ecc2 <__swbuf_r+0x20>
 800ecbe:	6923      	ldr	r3, [r4, #16]
 800ecc0:	b943      	cbnz	r3, 800ecd4 <__swbuf_r+0x32>
 800ecc2:	4621      	mov	r1, r4
 800ecc4:	4628      	mov	r0, r5
 800ecc6:	f000 f82b 	bl	800ed20 <__swsetup_r>
 800ecca:	b118      	cbz	r0, 800ecd4 <__swbuf_r+0x32>
 800eccc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800ecd0:	4638      	mov	r0, r7
 800ecd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ecd4:	6823      	ldr	r3, [r4, #0]
 800ecd6:	6922      	ldr	r2, [r4, #16]
 800ecd8:	1a98      	subs	r0, r3, r2
 800ecda:	6963      	ldr	r3, [r4, #20]
 800ecdc:	b2f6      	uxtb	r6, r6
 800ecde:	4283      	cmp	r3, r0
 800ece0:	4637      	mov	r7, r6
 800ece2:	dc05      	bgt.n	800ecf0 <__swbuf_r+0x4e>
 800ece4:	4621      	mov	r1, r4
 800ece6:	4628      	mov	r0, r5
 800ece8:	f7ff ff70 	bl	800ebcc <_fflush_r>
 800ecec:	2800      	cmp	r0, #0
 800ecee:	d1ed      	bne.n	800eccc <__swbuf_r+0x2a>
 800ecf0:	68a3      	ldr	r3, [r4, #8]
 800ecf2:	3b01      	subs	r3, #1
 800ecf4:	60a3      	str	r3, [r4, #8]
 800ecf6:	6823      	ldr	r3, [r4, #0]
 800ecf8:	1c5a      	adds	r2, r3, #1
 800ecfa:	6022      	str	r2, [r4, #0]
 800ecfc:	701e      	strb	r6, [r3, #0]
 800ecfe:	6962      	ldr	r2, [r4, #20]
 800ed00:	1c43      	adds	r3, r0, #1
 800ed02:	429a      	cmp	r2, r3
 800ed04:	d004      	beq.n	800ed10 <__swbuf_r+0x6e>
 800ed06:	89a3      	ldrh	r3, [r4, #12]
 800ed08:	07db      	lsls	r3, r3, #31
 800ed0a:	d5e1      	bpl.n	800ecd0 <__swbuf_r+0x2e>
 800ed0c:	2e0a      	cmp	r6, #10
 800ed0e:	d1df      	bne.n	800ecd0 <__swbuf_r+0x2e>
 800ed10:	4621      	mov	r1, r4
 800ed12:	4628      	mov	r0, r5
 800ed14:	f7ff ff5a 	bl	800ebcc <_fflush_r>
 800ed18:	2800      	cmp	r0, #0
 800ed1a:	d0d9      	beq.n	800ecd0 <__swbuf_r+0x2e>
 800ed1c:	e7d6      	b.n	800eccc <__swbuf_r+0x2a>
	...

0800ed20 <__swsetup_r>:
 800ed20:	b538      	push	{r3, r4, r5, lr}
 800ed22:	4b29      	ldr	r3, [pc, #164]	@ (800edc8 <__swsetup_r+0xa8>)
 800ed24:	4605      	mov	r5, r0
 800ed26:	6818      	ldr	r0, [r3, #0]
 800ed28:	460c      	mov	r4, r1
 800ed2a:	b118      	cbz	r0, 800ed34 <__swsetup_r+0x14>
 800ed2c:	6a03      	ldr	r3, [r0, #32]
 800ed2e:	b90b      	cbnz	r3, 800ed34 <__swsetup_r+0x14>
 800ed30:	f7ff fac4 	bl	800e2bc <__sinit>
 800ed34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed38:	0719      	lsls	r1, r3, #28
 800ed3a:	d422      	bmi.n	800ed82 <__swsetup_r+0x62>
 800ed3c:	06da      	lsls	r2, r3, #27
 800ed3e:	d407      	bmi.n	800ed50 <__swsetup_r+0x30>
 800ed40:	2209      	movs	r2, #9
 800ed42:	602a      	str	r2, [r5, #0]
 800ed44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed48:	81a3      	strh	r3, [r4, #12]
 800ed4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ed4e:	e033      	b.n	800edb8 <__swsetup_r+0x98>
 800ed50:	0758      	lsls	r0, r3, #29
 800ed52:	d512      	bpl.n	800ed7a <__swsetup_r+0x5a>
 800ed54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ed56:	b141      	cbz	r1, 800ed6a <__swsetup_r+0x4a>
 800ed58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ed5c:	4299      	cmp	r1, r3
 800ed5e:	d002      	beq.n	800ed66 <__swsetup_r+0x46>
 800ed60:	4628      	mov	r0, r5
 800ed62:	f7ff fb97 	bl	800e494 <_free_r>
 800ed66:	2300      	movs	r3, #0
 800ed68:	6363      	str	r3, [r4, #52]	@ 0x34
 800ed6a:	89a3      	ldrh	r3, [r4, #12]
 800ed6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ed70:	81a3      	strh	r3, [r4, #12]
 800ed72:	2300      	movs	r3, #0
 800ed74:	6063      	str	r3, [r4, #4]
 800ed76:	6923      	ldr	r3, [r4, #16]
 800ed78:	6023      	str	r3, [r4, #0]
 800ed7a:	89a3      	ldrh	r3, [r4, #12]
 800ed7c:	f043 0308 	orr.w	r3, r3, #8
 800ed80:	81a3      	strh	r3, [r4, #12]
 800ed82:	6923      	ldr	r3, [r4, #16]
 800ed84:	b94b      	cbnz	r3, 800ed9a <__swsetup_r+0x7a>
 800ed86:	89a3      	ldrh	r3, [r4, #12]
 800ed88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ed8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ed90:	d003      	beq.n	800ed9a <__swsetup_r+0x7a>
 800ed92:	4621      	mov	r1, r4
 800ed94:	4628      	mov	r0, r5
 800ed96:	f000 f83f 	bl	800ee18 <__smakebuf_r>
 800ed9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed9e:	f013 0201 	ands.w	r2, r3, #1
 800eda2:	d00a      	beq.n	800edba <__swsetup_r+0x9a>
 800eda4:	2200      	movs	r2, #0
 800eda6:	60a2      	str	r2, [r4, #8]
 800eda8:	6962      	ldr	r2, [r4, #20]
 800edaa:	4252      	negs	r2, r2
 800edac:	61a2      	str	r2, [r4, #24]
 800edae:	6922      	ldr	r2, [r4, #16]
 800edb0:	b942      	cbnz	r2, 800edc4 <__swsetup_r+0xa4>
 800edb2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800edb6:	d1c5      	bne.n	800ed44 <__swsetup_r+0x24>
 800edb8:	bd38      	pop	{r3, r4, r5, pc}
 800edba:	0799      	lsls	r1, r3, #30
 800edbc:	bf58      	it	pl
 800edbe:	6962      	ldrpl	r2, [r4, #20]
 800edc0:	60a2      	str	r2, [r4, #8]
 800edc2:	e7f4      	b.n	800edae <__swsetup_r+0x8e>
 800edc4:	2000      	movs	r0, #0
 800edc6:	e7f7      	b.n	800edb8 <__swsetup_r+0x98>
 800edc8:	20000138 	.word	0x20000138

0800edcc <__swhatbuf_r>:
 800edcc:	b570      	push	{r4, r5, r6, lr}
 800edce:	460c      	mov	r4, r1
 800edd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800edd4:	2900      	cmp	r1, #0
 800edd6:	b096      	sub	sp, #88	@ 0x58
 800edd8:	4615      	mov	r5, r2
 800edda:	461e      	mov	r6, r3
 800eddc:	da0d      	bge.n	800edfa <__swhatbuf_r+0x2e>
 800edde:	89a3      	ldrh	r3, [r4, #12]
 800ede0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ede4:	f04f 0100 	mov.w	r1, #0
 800ede8:	bf14      	ite	ne
 800edea:	2340      	movne	r3, #64	@ 0x40
 800edec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800edf0:	2000      	movs	r0, #0
 800edf2:	6031      	str	r1, [r6, #0]
 800edf4:	602b      	str	r3, [r5, #0]
 800edf6:	b016      	add	sp, #88	@ 0x58
 800edf8:	bd70      	pop	{r4, r5, r6, pc}
 800edfa:	466a      	mov	r2, sp
 800edfc:	f000 f89e 	bl	800ef3c <_fstat_r>
 800ee00:	2800      	cmp	r0, #0
 800ee02:	dbec      	blt.n	800edde <__swhatbuf_r+0x12>
 800ee04:	9901      	ldr	r1, [sp, #4]
 800ee06:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ee0a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ee0e:	4259      	negs	r1, r3
 800ee10:	4159      	adcs	r1, r3
 800ee12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ee16:	e7eb      	b.n	800edf0 <__swhatbuf_r+0x24>

0800ee18 <__smakebuf_r>:
 800ee18:	898b      	ldrh	r3, [r1, #12]
 800ee1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee1c:	079d      	lsls	r5, r3, #30
 800ee1e:	4606      	mov	r6, r0
 800ee20:	460c      	mov	r4, r1
 800ee22:	d507      	bpl.n	800ee34 <__smakebuf_r+0x1c>
 800ee24:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ee28:	6023      	str	r3, [r4, #0]
 800ee2a:	6123      	str	r3, [r4, #16]
 800ee2c:	2301      	movs	r3, #1
 800ee2e:	6163      	str	r3, [r4, #20]
 800ee30:	b003      	add	sp, #12
 800ee32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee34:	ab01      	add	r3, sp, #4
 800ee36:	466a      	mov	r2, sp
 800ee38:	f7ff ffc8 	bl	800edcc <__swhatbuf_r>
 800ee3c:	9f00      	ldr	r7, [sp, #0]
 800ee3e:	4605      	mov	r5, r0
 800ee40:	4639      	mov	r1, r7
 800ee42:	4630      	mov	r0, r6
 800ee44:	f7ff f922 	bl	800e08c <_malloc_r>
 800ee48:	b948      	cbnz	r0, 800ee5e <__smakebuf_r+0x46>
 800ee4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee4e:	059a      	lsls	r2, r3, #22
 800ee50:	d4ee      	bmi.n	800ee30 <__smakebuf_r+0x18>
 800ee52:	f023 0303 	bic.w	r3, r3, #3
 800ee56:	f043 0302 	orr.w	r3, r3, #2
 800ee5a:	81a3      	strh	r3, [r4, #12]
 800ee5c:	e7e2      	b.n	800ee24 <__smakebuf_r+0xc>
 800ee5e:	89a3      	ldrh	r3, [r4, #12]
 800ee60:	6020      	str	r0, [r4, #0]
 800ee62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee66:	81a3      	strh	r3, [r4, #12]
 800ee68:	9b01      	ldr	r3, [sp, #4]
 800ee6a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ee6e:	b15b      	cbz	r3, 800ee88 <__smakebuf_r+0x70>
 800ee70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ee74:	4630      	mov	r0, r6
 800ee76:	f000 f80b 	bl	800ee90 <_isatty_r>
 800ee7a:	b128      	cbz	r0, 800ee88 <__smakebuf_r+0x70>
 800ee7c:	89a3      	ldrh	r3, [r4, #12]
 800ee7e:	f023 0303 	bic.w	r3, r3, #3
 800ee82:	f043 0301 	orr.w	r3, r3, #1
 800ee86:	81a3      	strh	r3, [r4, #12]
 800ee88:	89a3      	ldrh	r3, [r4, #12]
 800ee8a:	431d      	orrs	r5, r3
 800ee8c:	81a5      	strh	r5, [r4, #12]
 800ee8e:	e7cf      	b.n	800ee30 <__smakebuf_r+0x18>

0800ee90 <_isatty_r>:
 800ee90:	b538      	push	{r3, r4, r5, lr}
 800ee92:	4d06      	ldr	r5, [pc, #24]	@ (800eeac <_isatty_r+0x1c>)
 800ee94:	2300      	movs	r3, #0
 800ee96:	4604      	mov	r4, r0
 800ee98:	4608      	mov	r0, r1
 800ee9a:	602b      	str	r3, [r5, #0]
 800ee9c:	f7f2 fccd 	bl	800183a <_isatty>
 800eea0:	1c43      	adds	r3, r0, #1
 800eea2:	d102      	bne.n	800eeaa <_isatty_r+0x1a>
 800eea4:	682b      	ldr	r3, [r5, #0]
 800eea6:	b103      	cbz	r3, 800eeaa <_isatty_r+0x1a>
 800eea8:	6023      	str	r3, [r4, #0]
 800eeaa:	bd38      	pop	{r3, r4, r5, pc}
 800eeac:	20013cf4 	.word	0x20013cf4

0800eeb0 <_lseek_r>:
 800eeb0:	b538      	push	{r3, r4, r5, lr}
 800eeb2:	4d07      	ldr	r5, [pc, #28]	@ (800eed0 <_lseek_r+0x20>)
 800eeb4:	4604      	mov	r4, r0
 800eeb6:	4608      	mov	r0, r1
 800eeb8:	4611      	mov	r1, r2
 800eeba:	2200      	movs	r2, #0
 800eebc:	602a      	str	r2, [r5, #0]
 800eebe:	461a      	mov	r2, r3
 800eec0:	f7f2 fcc6 	bl	8001850 <_lseek>
 800eec4:	1c43      	adds	r3, r0, #1
 800eec6:	d102      	bne.n	800eece <_lseek_r+0x1e>
 800eec8:	682b      	ldr	r3, [r5, #0]
 800eeca:	b103      	cbz	r3, 800eece <_lseek_r+0x1e>
 800eecc:	6023      	str	r3, [r4, #0]
 800eece:	bd38      	pop	{r3, r4, r5, pc}
 800eed0:	20013cf4 	.word	0x20013cf4

0800eed4 <_read_r>:
 800eed4:	b538      	push	{r3, r4, r5, lr}
 800eed6:	4d07      	ldr	r5, [pc, #28]	@ (800eef4 <_read_r+0x20>)
 800eed8:	4604      	mov	r4, r0
 800eeda:	4608      	mov	r0, r1
 800eedc:	4611      	mov	r1, r2
 800eede:	2200      	movs	r2, #0
 800eee0:	602a      	str	r2, [r5, #0]
 800eee2:	461a      	mov	r2, r3
 800eee4:	f7f2 fc54 	bl	8001790 <_read>
 800eee8:	1c43      	adds	r3, r0, #1
 800eeea:	d102      	bne.n	800eef2 <_read_r+0x1e>
 800eeec:	682b      	ldr	r3, [r5, #0]
 800eeee:	b103      	cbz	r3, 800eef2 <_read_r+0x1e>
 800eef0:	6023      	str	r3, [r4, #0]
 800eef2:	bd38      	pop	{r3, r4, r5, pc}
 800eef4:	20013cf4 	.word	0x20013cf4

0800eef8 <_write_r>:
 800eef8:	b538      	push	{r3, r4, r5, lr}
 800eefa:	4d07      	ldr	r5, [pc, #28]	@ (800ef18 <_write_r+0x20>)
 800eefc:	4604      	mov	r4, r0
 800eefe:	4608      	mov	r0, r1
 800ef00:	4611      	mov	r1, r2
 800ef02:	2200      	movs	r2, #0
 800ef04:	602a      	str	r2, [r5, #0]
 800ef06:	461a      	mov	r2, r3
 800ef08:	f7f2 fc5f 	bl	80017ca <_write>
 800ef0c:	1c43      	adds	r3, r0, #1
 800ef0e:	d102      	bne.n	800ef16 <_write_r+0x1e>
 800ef10:	682b      	ldr	r3, [r5, #0]
 800ef12:	b103      	cbz	r3, 800ef16 <_write_r+0x1e>
 800ef14:	6023      	str	r3, [r4, #0]
 800ef16:	bd38      	pop	{r3, r4, r5, pc}
 800ef18:	20013cf4 	.word	0x20013cf4

0800ef1c <_close_r>:
 800ef1c:	b538      	push	{r3, r4, r5, lr}
 800ef1e:	4d06      	ldr	r5, [pc, #24]	@ (800ef38 <_close_r+0x1c>)
 800ef20:	2300      	movs	r3, #0
 800ef22:	4604      	mov	r4, r0
 800ef24:	4608      	mov	r0, r1
 800ef26:	602b      	str	r3, [r5, #0]
 800ef28:	f7f2 fc6b 	bl	8001802 <_close>
 800ef2c:	1c43      	adds	r3, r0, #1
 800ef2e:	d102      	bne.n	800ef36 <_close_r+0x1a>
 800ef30:	682b      	ldr	r3, [r5, #0]
 800ef32:	b103      	cbz	r3, 800ef36 <_close_r+0x1a>
 800ef34:	6023      	str	r3, [r4, #0]
 800ef36:	bd38      	pop	{r3, r4, r5, pc}
 800ef38:	20013cf4 	.word	0x20013cf4

0800ef3c <_fstat_r>:
 800ef3c:	b538      	push	{r3, r4, r5, lr}
 800ef3e:	4d07      	ldr	r5, [pc, #28]	@ (800ef5c <_fstat_r+0x20>)
 800ef40:	2300      	movs	r3, #0
 800ef42:	4604      	mov	r4, r0
 800ef44:	4608      	mov	r0, r1
 800ef46:	4611      	mov	r1, r2
 800ef48:	602b      	str	r3, [r5, #0]
 800ef4a:	f7f2 fc66 	bl	800181a <_fstat>
 800ef4e:	1c43      	adds	r3, r0, #1
 800ef50:	d102      	bne.n	800ef58 <_fstat_r+0x1c>
 800ef52:	682b      	ldr	r3, [r5, #0]
 800ef54:	b103      	cbz	r3, 800ef58 <_fstat_r+0x1c>
 800ef56:	6023      	str	r3, [r4, #0]
 800ef58:	bd38      	pop	{r3, r4, r5, pc}
 800ef5a:	bf00      	nop
 800ef5c:	20013cf4 	.word	0x20013cf4

0800ef60 <_init>:
 800ef60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef62:	bf00      	nop
 800ef64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef66:	bc08      	pop	{r3}
 800ef68:	469e      	mov	lr, r3
 800ef6a:	4770      	bx	lr

0800ef6c <_fini>:
 800ef6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef6e:	bf00      	nop
 800ef70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef72:	bc08      	pop	{r3}
 800ef74:	469e      	mov	lr, r3
 800ef76:	4770      	bx	lr
