<!doctype html>
<html lang="zh"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta><title>Digital Design and Computer Architecture 第四章归纳 - Doxel&#039;s Garden</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="Doxel&#039;s Garden"><meta name="msapplication-TileImage" content="/img/light.png"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Doxel&#039;s Garden"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta name="description" content="0 前言123补充：做完了教程平台里前三章的题，发现logisim里的多输入异或门和教材里描述的行为有差异。教材里的多输入异或门起到奇偶校验的作用，而logisim里有单独的odd&amp;#x2F;even gates。  这章学习硬件描述语言，因为课程要求就只看Verilog的部分了。 突如其来的脑洞：  1 概念ModuleA block of hardware with inputs and outputs"><meta property="og:type" content="blog"><meta property="og:title" content="Digital Design and Computer Architecture 第四章归纳"><meta property="og:url" content="http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/"><meta property="og:site_name" content="Doxel&#039;s Garden"><meta property="og:description" content="0 前言123补充：做完了教程平台里前三章的题，发现logisim里的多输入异或门和教材里描述的行为有差异。教材里的多输入异或门起到奇偶校验的作用，而logisim里有单独的odd&amp;#x2F;even gates。  这章学习硬件描述语言，因为课程要求就只看Verilog的部分了。 突如其来的脑洞：  1 概念ModuleA block of hardware with inputs and outputs"><meta property="og:locale" content="zh_CN"><meta property="og:image" content="http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/cover.png"><meta property="og:image" content="http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/testbench1.jpg"><meta property="og:image" content="http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/testbench2.jpg"><meta property="og:image" content="http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/testbench3.jpg"><meta property="og:image" content="http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/precedence.png"><meta property="og:image" content="http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/Numbers.png"><meta property="article:published_time" content="2022-08-11T05:29:58.000Z"><meta property="article:modified_time" content="2022-08-11T07:44:52.926Z"><meta property="article:author" content="Doxel"><meta property="article:tag" content="计算机组成"><meta property="article:tag" content="笔记"><meta property="article:tag" content="Verilog"><meta property="twitter:card" content="summary"><meta property="twitter:image" content="/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/cover.png"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/"},"headline":"Digital Design and Computer Architecture 第四章归纳","image":["http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/cover.png","http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/testbench1.jpg","http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/testbench2.jpg","http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/testbench3.jpg","http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/precedence.png","http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/Numbers.png"],"datePublished":"2022-08-11T05:29:58.000Z","dateModified":"2022-08-11T07:44:52.926Z","author":{"@type":"Person","name":"Doxel"},"publisher":{"@type":"Organization","name":"Doxel's Garden","logo":{"@type":"ImageObject","url":"http://example.com/img/logo.png"}},"description":"0 前言123补充：做完了教程平台里前三章的题，发现logisim里的多输入异或门和教材里描述的行为有差异。教材里的多输入异或门起到奇偶校验的作用，而logisim里有单独的odd&#x2F;even gates。  这章学习硬件描述语言，因为课程要求就只看Verilog的部分了。 突如其来的脑洞：  1 概念ModuleA block of hardware with inputs and outputs"}</script><link rel="canonical" href="http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/"><link rel="icon" href="/img/light.png"><link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.15.2/css/all.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/highlight.js@9.12.0/styles/atom-one-light.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><!--!--><!--!--><!--!--><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/css/justifiedGallery.min.css"><!--!--><!--!--><!--!--><style>.pace{-webkit-pointer-events:none;pointer-events:none;-webkit-user-select:none;-moz-user-select:none;user-select:none}.pace-inactive{display:none}.pace .pace-progress{background:#3273dc;position:fixed;z-index:2000;top:0;right:100%;width:100%;height:2px}</style><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js"></script><!--!--><!--!--><!-- hexo injector head_end start --><script>
  (function () {
      function switchTab() {
          if (!location.hash) {
            return;
          }
          Array
              .from(document.querySelectorAll('.tab-content'))
              .forEach($tab => {
                  $tab.classList.add('is-hidden');
              });
          Array
              .from(document.querySelectorAll('.tabs li'))
              .forEach($tab => {
                  $tab.classList.remove('is-active');
              });
          const $activeTab = document.querySelector(location.hash);
          if ($activeTab) {
              $activeTab.classList.remove('is-hidden');
          }
          const $tabMenu = document.querySelector(`a[href="${location.hash}"]`);
          if ($tabMenu) {
              $tabMenu.parentElement.classList.add('is-active');
          }
      }
      switchTab();
      window.addEventListener('hashchange', switchTab, false);
  })();
  </script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.2.0"></head><body class="is-3-column"><nav class="navbar navbar-main"><div class="container navbar-container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img src="/img/logo.png" alt="Doxel&#039;s Garden" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">Home</a><a class="navbar-item" href="/archives">Archives</a><a class="navbar-item" href="/categories">Categories</a><a class="navbar-item" href="/tags">Tags</a><a class="navbar-item" href="/about">About</a></div><div class="navbar-end"><a class="navbar-item" target="_blank" rel="noopener" title="My GitHub" href="https://github.com/DouyaBula"><i class="fab fa-github"></i></a><a class="navbar-item is-hidden-tablet catalogue" title="目录" href="javascript:;"><i class="fas fa-list-ul"></i></a><a class="navbar-item search" title="搜索" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-6-widescreen"><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item"><time dateTime="2022-08-11T05:29:58.000Z" title="2022/8/11 13:29:58">2022-08-11</time>发表</span><span class="level-item"><time dateTime="2022-08-11T07:44:52.926Z" title="2022/8/11 15:44:52">2022-08-11</time>更新</span><span class="level-item"><a class="link-muted" href="/categories/%E5%AD%A6%E4%B9%A0/">学习</a></span><span class="level-item">10 分钟读完 (大约1437个字)</span></div></div><h1 class="title is-3 is-size-4-mobile">Digital Design and Computer Architecture 第四章归纳</h1><div class="content"><h1 id="0-前言"><a href="#0-前言" class="headerlink" title="0 前言"></a>0 前言</h1><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">补充：</span><br><span class="line">做完了教程平台里前三章的题，发现logisim里的多输入异或门和教材里描述的行为有差异。</span><br><span class="line">教材里的多输入异或门起到奇偶校验的作用，而logisim里有单独的odd/even gates。</span><br></pre></td></tr></table></figure>

<p>这章学习硬件描述语言，因为课程要求就只看Verilog的部分了。</p>
<p>突如其来的脑洞：</p>
<p><img src="/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/cover.png" alt="cover"></p>
<h1 id="1-概念"><a href="#1-概念" class="headerlink" title="1 概念"></a>1 概念</h1><h2 id="Module"><a href="#Module" class="headerlink" title="Module"></a>Module</h2><p>A block of hardware with inputs and outputs is called a module.</p>
<span id="more"></span>

<h2 id="Simulation-and-Synthesis"><a href="#Simulation-and-Synthesis" class="headerlink" title="Simulation and Synthesis"></a>Simulation and Synthesis</h2><p>During simulation, inputs are applied to a module, and the outputs are checked to verify that the module operates correctly. During synthesis, the textual description of a module is transformed into logic gates.</p>
<h1 id="2-Examples-amp-Idioms"><a href="#2-Examples-amp-Idioms" class="headerlink" title="2 Examples &amp; Idioms"></a>2 Examples &amp; Idioms</h1><p>In our experience, the best way to learn an HDL is by example. HDLs have specific ways of describing various classes of logic; these ways are called idioms.</p>
<h2 id="Combinational-Logic"><a href="#Combinational-Logic" class="headerlink" title="Combinational Logic"></a>Combinational Logic</h2><h3 id="sillyfunction"><a href="#sillyfunction" class="headerlink" title="sillyfunction"></a>sillyfunction</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sillyfunction(<span class="keyword">input</span> <span class="keyword">logic</span> a,b,c</span><br><span class="line">                     <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">    <span class="keyword">assign</span> y=~a&amp;~b&amp;~c|</span><br><span class="line">        	  a&amp;~b&amp;~c|</span><br><span class="line">        	  a&amp;~b&amp; c;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Bitwise-Operators"><a href="#Bitwise-Operators" class="headerlink" title="Bitwise Operators"></a>Bitwise Operators</h3><h4 id="Inverters"><a href="#Inverters" class="headerlink" title="Inverters"></a>Inverters</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> inv(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] a,</span><br><span class="line">           <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] y);</span><br><span class="line">    <span class="keyword">assign</span> y=~a;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h4 id="Logic-Gates"><a href="#Logic-Gates" class="headerlink" title="Logic Gates"></a>Logic Gates</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> gates(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] a, b,</span><br><span class="line">             <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] y1, y2, y3, y4, y5);</span><br><span class="line">    <span class="keyword">assign</span> y1=a&amp;b;<span class="comment">//AND</span></span><br><span class="line">    <span class="keyword">assign</span> y2=a|b;<span class="comment">//OR</span></span><br><span class="line">    <span class="keyword">assign</span> y3=a^b;<span class="comment">//XOR</span></span><br><span class="line">    <span class="keyword">assign</span> y4=~(a&amp;b);<span class="comment">//NAND</span></span><br><span class="line">    <span class="keyword">assign</span> y5=~(a|b);<span class="comment">//NOR</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Reduction-Operators"><a href="#Reduction-Operators" class="headerlink" title="Reduction Operators"></a>Reduction Operators</h3><h4 id="Eight-Input-AND"><a href="#Eight-Input-AND" class="headerlink" title="Eight-Input AND"></a>Eight-Input AND</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> and8(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">    <span class="keyword">assign</span> y=&amp;a;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>



<h3 id="Conditional-Assignment"><a href="#Conditional-Assignment" class="headerlink" title="Conditional Assignment"></a>Conditional Assignment</h3><h4 id="2-1-Multiplexer"><a href="#2-1-Multiplexer" class="headerlink" title="2:1 Multiplexer"></a>2:1 Multiplexer</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] d0, d1,</span><br><span class="line">           <span class="keyword">input</span> <span class="keyword">logic</span> s,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] y);</span><br><span class="line">    <span class="keyword">assign</span> y= s?d1:d0;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h4 id="4-1-Multiplexer"><a href="#4-1-Multiplexer" class="headerlink" title="4:1 Multiplexer"></a>4:1 Multiplexer</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux4(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] d0,d1,d2,d3,</span><br><span class="line">            <span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">1</span>:<span class="number">0</span>] s,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] y);</span><br><span class="line">    <span class="keyword">assign</span> y=s[<span class="number">1</span>]?(s[<span class="number">0</span>]?d3:d2):(s[<span class="number">0</span>]?d1:d0);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Internal-Variables"><a href="#Internal-Variables" class="headerlink" title="Internal Variables"></a>Internal Variables</h3><h4 id="Full-Adder"><a href="#Full-Adder" class="headerlink" title="Full Adder"></a>Full Adder</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> fulladder(<span class="keyword">input</span> <span class="keyword">logic</span> a, b, cin,</span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">logic</span> s, cout);</span><br><span class="line">    <span class="keyword">logic</span> p, g;</span><br><span class="line">    <span class="keyword">assign</span> p=a^b;</span><br><span class="line">    <span class="keyword">assign</span> g=a&amp;b;</span><br><span class="line">    <span class="keyword">assign</span> s=p^cin;</span><br><span class="line">    <span class="keyword">assign</span> cout=g|(p&amp;cin);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Z’s-and-X’s"><a href="#Z’s-and-X’s" class="headerlink" title="Z’s and X’s"></a>Z’s and X’s</h3><h4 id="Tristate-Buffers"><a href="#Tristate-Buffers" class="headerlink" title="Tristate Buffers"></a>Tristate Buffers</h4><p>Tristate busses can have multiple drivers, so they should be declared as a net. Two types of nets in SystemVerilog are called tri and trireg.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> tristate(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] a.</span><br><span class="line">               <span class="keyword">input</span> <span class="keyword">logic</span> en,</span><br><span class="line">                <span class="keyword">output</span> <span class="keyword">tri</span> [<span class="number">3</span>:<span class="number">0</span>] y);</span><br><span class="line">    <span class="keyword">assign</span> y=en?a:<span class="number">4&#x27;bz</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h4 id="Bit-Swizzling"><a href="#Bit-Swizzling" class="headerlink" title="Bit Swizzling"></a>Bit Swizzling</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> y=&#123;c[<span class="number">2</span>:<span class="number">1</span>],&#123;<span class="number">3</span>&#123;d[<span class="number">0</span>]&#125;&#125;,c[<span class="number">0</span>],<span class="number">3&#x27;b101</span>&#125;</span><br></pre></td></tr></table></figure>

<h3 id="Delays"><a href="#Delays" class="headerlink" title="Delays"></a>Delays</h3><h4 id="Logic-Gates-with-Delays"><a href="#Logic-Gates-with-Delays" class="headerlink" title="Logic Gates with Delays"></a>Logic Gates with Delays</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">&#x27;timescale <span class="number">1</span>ns/<span class="number">1</span>ps</span><br><span class="line"><span class="keyword">module</span> example(<span class="keyword">input</span> <span class="keyword">logic</span> a,b,c,</span><br><span class="line">               <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">    <span class="keyword">logic</span> ab,bb,cb,n1,n2,n3;</span><br><span class="line">    <span class="keyword">assign</span> #<span class="number">1</span> &#123;ab,bb,cb&#125;=~&#123;a,b,c&#125;;</span><br><span class="line">    <span class="keyword">assign</span> #<span class="number">2</span> n1=ab&amp;bb&amp;cb;</span><br><span class="line">    <span class="keyword">assign</span> #<span class="number">2</span> n2=a&amp;bb&amp;cb;</span><br><span class="line">    <span class="keyword">assign</span> #<span class="number">2</span> n3=a&amp;bb&amp;c;</span><br><span class="line">    <span class="keyword">assign</span> #<span class="number">4</span> y=n1|n2|n3;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Structural-Modeling"><a href="#Structural-Modeling" class="headerlink" title="Structural Modeling"></a>Structural Modeling</h2><h4 id="Structural-Model-of-4-1-Multiplexers"><a href="#Structural-Model-of-4-1-Multiplexers" class="headerlink" title="Structural Model of 4:1 Multiplexers"></a>Structural Model of 4:1 Multiplexers</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux4(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] d0, d1, d2, d3,</span><br><span class="line">            <span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">1</span>:<span class="number">0</span>] s,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] y)</span><br><span class="line">    <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] low, high;</span><br><span class="line">    mux2 lowmux(d0, d1, s[<span class="number">0</span>], low);</span><br><span class="line">    mux2 highmux(d2, d3, s[<span class="number">0</span>], high);</span><br><span class="line">    mux2 finalmux(low, high, s[<span class="number">1</span>], y);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h4 id="Accessing-Parts-of-Busses"><a href="#Accessing-Parts-of-Busses" class="headerlink" title="Accessing Parts of Busses"></a>Accessing Parts of Busses</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2_8(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">7</span>:<span class="number">0</span>] d0, d1.</span><br><span class="line">             <span class="keyword">input</span> <span class="keyword">logic</span> s,</span><br><span class="line">              <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">7</span>:<span class="number">0</span>] y);</span><br><span class="line">    mux2 lsbmux(d0[<span class="number">3</span>:<span class="number">0</span>], d1[<span class="number">3</span>:<span class="number">0</span>], s, y[<span class="number">3</span>:<span class="number">0</span>]);</span><br><span class="line">    mux2 msbmux(d0[<span class="number">7</span>:<span class="number">4</span>], d1[<span class="number">7</span>:<span class="number">4</span>], s, y[<span class="number">7</span>:<span class="number">4</span>]);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Sequential-Logic"><a href="#Sequential-Logic" class="headerlink" title="Sequential Logic"></a>Sequential Logic</h2><h3 id="Register"><a href="#Register" class="headerlink" title="Register"></a>Register</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> flop(<span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">            <span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] d,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">        q&lt;=d;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Resettable-Register"><a href="#Resettable-Register" class="headerlink" title="Resettable Register"></a>Resettable Register</h3><p>1. Asynchronous</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> flopr(<span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">            <span class="keyword">input</span> <span class="keyword">logic</span> reset,</span><br><span class="line">            <span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] d,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk, <span class="keyword">posedge</span> reset)</span><br><span class="line">        <span class="keyword">if</span>(reset) q&lt;=<span class="number">4&#x27;b0</span>;</span><br><span class="line">    	<span class="keyword">else</span> q&lt;=d;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>2. Synchronous</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> flopr(<span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">            <span class="keyword">input</span> <span class="keyword">logic</span> reset,</span><br><span class="line">            <span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] d,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">if</span>(reset) q&lt;=<span class="number">4&#x27;b0</span>;</span><br><span class="line">    	<span class="keyword">else</span> q&lt;=d;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Enabled-Register"><a href="#Enabled-Register" class="headerlink" title="Enabled Register"></a>Enabled Register</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> flopr(<span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">            <span class="keyword">input</span> <span class="keyword">logic</span> reset,</span><br><span class="line">            <span class="keyword">input</span> <span class="keyword">logic</span> en,</span><br><span class="line">            <span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] d,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk, <span class="keyword">posedge</span> reset)</span><br><span class="line">        <span class="keyword">if</span>(reset) q&lt;=<span class="number">4&#x27;b0</span>;</span><br><span class="line">    	<span class="keyword">else</span> <span class="keyword">if</span>(en) q&lt;=d;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Synchronizer"><a href="#Synchronizer" class="headerlink" title="Synchronizer"></a>Synchronizer</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sync(<span class="keyword">input</span> clk,</span><br><span class="line">           <span class="keyword">input</span> <span class="keyword">logic</span> d,</span><br><span class="line">           <span class="keyword">output</span> <span class="keyword">logic</span> q);</span><br><span class="line">    <span class="keyword">logic</span> n1;</span><br><span class="line">    <span class="keyword">always_ff</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            n1&lt;=d;</span><br><span class="line">            q&lt;=n1;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="More"><a href="#More" class="headerlink" title="More"></a>More</h2><h3 id="D-Latch"><a href="#D-Latch" class="headerlink" title="D Latch"></a>D Latch</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> latch(<span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">             <span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] d,</span><br><span class="line">             <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always_latch</span></span><br><span class="line">        <span class="keyword">if</span> (clk) q&lt;=d;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Inverter-Using-always"><a href="#Inverter-Using-always" class="headerlink" title="Inverter Using always"></a>Inverter Using always</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> inv(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] a,</span><br><span class="line">           <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] y);</span><br><span class="line">    <span class="keyword">always_comb</span></span><br><span class="line">        y=~a;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Full-Adder-Using-always"><a href="#Full-Adder-Using-always" class="headerlink" title="Full Adder Using always"></a>Full Adder Using always</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> fulladder(<span class="keyword">input</span> <span class="keyword">logic</span> a, b, cin,</span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">logic</span> s, cout);</span><br><span class="line">    <span class="keyword">logic</span> p, g;</span><br><span class="line">    <span class="keyword">always_comb</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            p=a^b;</span><br><span class="line">		    g=a&amp;b;</span><br><span class="line">		    s=p^cin;</span><br><span class="line">		    cout=g|(p&amp;cin);</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Seven-Segment-Display-Decoder"><a href="#Seven-Segment-Display-Decoder" class="headerlink" title="Seven-Segment Display Decoder"></a>Seven-Segment Display Decoder</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sevenseg(<span class="keyword">input</span></span><br><span class="line">				<span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] data,</span><br><span class="line">				<span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>] segments);</span><br><span class="line">	<span class="keyword">always_comb</span></span><br><span class="line">		<span class="keyword">case</span>(data)</span><br><span class="line">			<span class="comment">//abc_defg</span></span><br><span class="line">			<span class="number">0</span>:	segments = <span class="number">7&#x27;b111_1110</span>;</span><br><span class="line">			<span class="number">1</span>:	segments = <span class="number">7&#x27;b011_0000</span>;</span><br><span class="line">			<span class="number">2</span>:	segments = <span class="number">7&#x27;b110_1101</span>;</span><br><span class="line">			<span class="number">3</span>:	segments = <span class="number">7&#x27;b111_1001</span>;</span><br><span class="line">			<span class="number">4</span>:	segments = <span class="number">7&#x27;b011_0011</span>;</span><br><span class="line">			<span class="number">5</span>:	segments = <span class="number">7&#x27;b101_1011</span>;</span><br><span class="line">			<span class="number">6</span>:	segments = <span class="number">7&#x27;b101_1111</span>;</span><br><span class="line">			<span class="number">7</span>:	segments = <span class="number">7&#x27;b111_0000</span>;</span><br><span class="line">			<span class="number">8</span>:	segments = <span class="number">7&#x27;b111_1111</span>;</span><br><span class="line">			<span class="number">9</span>:	segments = <span class="number">7&#x27;b111_0011</span>;</span><br><span class="line">			<span class="keyword">default</span>: segments = <span class="number">7&#x27;b000_0000</span>;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="3-8-Decoder"><a href="#3-8-Decoder" class="headerlink" title="3:8 Decoder"></a>3:8 Decoder</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> decoder3_8(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">2</span>:<span class="number">0</span>] a,</span><br><span class="line">				  <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">7</span>:<span class="number">0</span>] y);</span><br><span class="line">	<span class="keyword">always_comb</span></span><br><span class="line">		<span class="keyword">case</span>(a)</span><br><span class="line">			<span class="number">3&#x27;b000</span>: y = <span class="number">8&#x27;b00000001</span>;</span><br><span class="line">			<span class="number">3&#x27;b001</span>: y = <span class="number">8&#x27;b00000010</span>;</span><br><span class="line">			<span class="number">3&#x27;b010</span>: y = <span class="number">8&#x27;b00000100</span>;</span><br><span class="line">			<span class="number">3&#x27;b011</span>: y = <span class="number">8&#x27;b00001000</span>;</span><br><span class="line">			<span class="number">3&#x27;b100</span>: y = <span class="number">8&#x27;b00010000</span>;</span><br><span class="line">			<span class="number">3&#x27;b101</span>: y = <span class="number">8&#x27;b00100000</span>;</span><br><span class="line">			<span class="number">3&#x27;b110</span>: y = <span class="number">8&#x27;b01000000</span>;</span><br><span class="line">			<span class="number">3&#x27;b111</span>: y = <span class="number">8&#x27;b10000000</span>;</span><br><span class="line">			<span class="keyword">default</span>: y = <span class="number">8&#x27;bxxxxxxxx</span>;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Priority-Circuit"><a href="#Priority-Circuit" class="headerlink" title="Priority Circuit"></a>Priority Circuit</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> priorityckt(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] a,</span><br><span class="line">				   <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] y);</span><br><span class="line">	<span class="keyword">always_comb</span></span><br><span class="line">		<span class="keyword">if</span>(a[<span class="number">3</span>]) y &lt;= <span class="number">4&#x27;b1000</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span> (a[<span class="number">2</span>]) y &lt;= <span class="number">4&#x27;b0100</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span> (a[<span class="number">1</span>]) y &lt;= <span class="number">4&#x27;b0010</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span> (a[<span class="number">0</span>]) y &lt;= <span class="number">4&#x27;b0001</span>;</span><br><span class="line">		<span class="keyword">else</span>		   y &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Priority-Circuit-Using-Don’t-Cares"><a href="#Priority-Circuit-Using-Don’t-Cares" class="headerlink" title="Priority Circuit Using Don’t Cares"></a>Priority Circuit Using Don’t Cares</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> priority_casez(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] a,</span><br><span class="line">					  <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] y);</span><br><span class="line">	<span class="keyword">always_comb</span></span><br><span class="line">		<span class="keyword">casez</span>(a)</span><br><span class="line">			<span class="number">4&#x27;b1</span>???: y &lt;= <span class="number">4&#x27;b1000</span>;</span><br><span class="line">			<span class="number">4&#x27;b01</span>??: y &lt;= <span class="number">4&#x27;b0100</span>;</span><br><span class="line">			<span class="number">4&#x27;b001</span>?: y &lt;= <span class="number">4&#x27;b0010</span>;</span><br><span class="line">			<span class="number">4&#x27;b0001</span>: y &lt;= <span class="number">4&#x27;b0001</span>;</span><br><span class="line">			<span class="keyword">default</span>: y &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Finite-State-Machines"><a href="#Finite-State-Machines" class="headerlink" title="Finite State Machines"></a>Finite State Machines</h2><h3 id="Divide-By-3-Finite-State-Machines"><a href="#Divide-By-3-Finite-State-Machines" class="headerlink" title="Divide-By-3 Finite State Machines"></a>Divide-By-3 Finite State Machines</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> divideby3FSM(<span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">                   <span class="keyword">input</span> <span class="keyword">logic</span> reset,</span><br><span class="line">                    <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">    <span class="keyword">typedef</span> <span class="keyword">enum</span> <span class="keyword">logic</span> [<span class="number">1</span>:<span class="number">0</span>]&#123;S0, S1, S2&#125; statetype;</span><br><span class="line">    statetype [<span class="number">1</span>:<span class="number">0</span>] state, nextstate;</span><br><span class="line">    <span class="comment">// state register</span></span><br><span class="line">    <span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk, <span class="keyword">posedge</span> reset)</span><br><span class="line">        <span class="keyword">if</span>(reset) state&lt;=S0;</span><br><span class="line">    	<span class="keyword">else</span> state&lt;=nextstate;</span><br><span class="line">    <span class="comment">//next state logic</span></span><br><span class="line">    <span class="keyword">always_comb</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            S0: nextstate&lt;=S1;</span><br><span class="line">            S1: nextstate&lt;=S2;</span><br><span class="line">            S2: nextstate&lt;=S0;</span><br><span class="line">            <span class="keyword">default</span> :nextstate&lt;=S0;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="comment">//output logic</span></span><br><span class="line">    <span class="keyword">assign</span> y=(state == S0);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Pattern-Recognizer-Moore-FSM"><a href="#Pattern-Recognizer-Moore-FSM" class="headerlink" title="Pattern Recognizer Moore FSM"></a>Pattern Recognizer Moore FSM</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> patternMoore(<span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">                   <span class="keyword">input</span> <span class="keyword">logic</span> reset,</span><br><span class="line">                   <span class="keyword">input</span> <span class="keyword">logic</span> a,</span><br><span class="line">                    <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">    <span class="keyword">typedef</span> <span class="keyword">enum</span> <span class="keyword">logic</span>[<span class="number">1</span>:<span class="number">0</span>]&#123;S0,S1,S2&#125; statetype;</span><br><span class="line">    statetype state, nextstate;</span><br><span class="line">    <span class="comment">//state register</span></span><br><span class="line">    <span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk,<span class="keyword">posedge</span> reset)</span><br><span class="line">        <span class="keyword">if</span>(reset) state &lt;=S0;</span><br><span class="line">    	<span class="keyword">else</span> state&lt;=nextstate;</span><br><span class="line">    <span class="comment">//next state logic</span></span><br><span class="line">    <span class="keyword">always_comb</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            S0:<span class="keyword">if</span>(a) nextstate=S0;</span><br><span class="line">            	<span class="keyword">else</span> nextstate=S1;</span><br><span class="line">            S1:<span class="keyword">if</span>(a) nextstate=S2;</span><br><span class="line">            	<span class="keyword">else</span> nextstate=S1;</span><br><span class="line">            S2: <span class="keyword">if</span> (a) nextstate = S0;</span><br><span class="line">				<span class="keyword">else</span> nextstate = S1;</span><br><span class="line">			<span class="keyword">default</span>: nextstate = S0;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="comment">// output logic</span></span><br><span class="line">	<span class="keyword">assign</span> y = (state == S2);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Pattern-Recognizer-Mealy-FSM"><a href="#Pattern-Recognizer-Mealy-FSM" class="headerlink" title="Pattern Recognizer Mealy FSM"></a>Pattern Recognizer Mealy FSM</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> patternMoore(<span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">                   <span class="keyword">input</span> <span class="keyword">logic</span> reset,</span><br><span class="line">                   <span class="keyword">input</span> <span class="keyword">logic</span> a,</span><br><span class="line">                    <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">    <span class="keyword">typedef</span> <span class="keyword">enum</span> <span class="keyword">logic</span>&#123;S0,S1&#125; statetype;</span><br><span class="line">    statetype state, nextstate;</span><br><span class="line">       <span class="comment">//state register</span></span><br><span class="line">    <span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk,<span class="keyword">posedge</span> reset)</span><br><span class="line">        <span class="keyword">if</span>(reset) state &lt;=S0;</span><br><span class="line">    	<span class="keyword">else</span> state&lt;=nextstate;</span><br><span class="line">    <span class="comment">//next state logic</span></span><br><span class="line">    <span class="keyword">always_comb</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            S0: <span class="keyword">if</span>(a)nextstate=S0;</span><br><span class="line">            	<span class="keyword">else</span> nextstate=S1;</span><br><span class="line">            S1: <span class="keyword">if</span>(a)nextstate=S0;</span><br><span class="line">            	<span class="keyword">else</span> nextstate=S1;</span><br><span class="line">            <span class="keyword">default</span>: nextstate=S0;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">assign</span> y=(a &amp; state==S1);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Parameterized-Modules"><a href="#Parameterized-Modules" class="headerlink" title="Parameterized Modules"></a>Parameterized Modules</h2><h3 id="Parameterized-N-Bit-2-1-Multiplexers"><a href="#Parameterized-N-Bit-2-1-Multiplexers" class="headerlink" title="Parameterized N-Bit 2:1 Multiplexers"></a>Parameterized N-Bit 2:1 Multiplexers</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2</span><br><span class="line">    #(<span class="keyword">parameter</span> width=<span class="number">8</span>)</span><br><span class="line">    (<span class="keyword">input</span> <span class="keyword">logic</span>[width-<span class="number">1</span>:<span class="number">0</span>]d0,d1,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> s,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">logic</span>[width-<span class="number">1</span>:<span class="number">0</span>] y);</span><br><span class="line">    <span class="keyword">assign</span> y=s?d1:d0;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> mux4_12(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">11</span>:<span class="number">0</span>] d0,d1,d2,d2,</span><br><span class="line">               <span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">1</span>:<span class="number">0</span>] s,</span><br><span class="line">               <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">11</span>:<span class="number">0</span>] y);</span><br><span class="line">    <span class="keyword">logic</span> [<span class="number">11</span>:<span class="number">0</span>] low,hi;</span><br><span class="line">    mux2 <span class="variable">#(12) lowmux(d0,d1,s[0],low)</span>;</span><br><span class="line">    mux2 <span class="variable">#(12) himux(d2,d3,s[0],hi)</span>;</span><br><span class="line">    mux2 <span class="variable">#(12) outmux(low,hi,s[1],y)</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Parameterized-N-Input-AND-Gate"><a href="#Parameterized-N-Input-AND-Gate" class="headerlink" title="Parameterized N-Input AND Gate"></a>Parameterized N-Input AND Gate</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> andN</span><br><span class="line">    #(<span class="keyword">parameter</span> width=<span class="number">8</span>)</span><br><span class="line">    (<span class="keyword">input</span> <span class="keyword">logic</span> [width-<span class="number">1</span>:<span class="number">0</span>]a,</span><br><span class="line">     <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">    <span class="keyword">genvar</span> i;</span><br><span class="line">    <span class="keyword">logic</span> [width-<span class="number">1</span>:<span class="number">0</span>] x;</span><br><span class="line">    <span class="keyword">generate</span></span><br><span class="line">        <span class="keyword">assign</span> x[<span class="number">0</span>]=a[<span class="number">0</span>];</span><br><span class="line">        <span class="keyword">for</span> (i=<span class="number">1</span>;i&lt;width;i=i+<span class="number">1</span>)<span class="keyword">begin</span>: forloop</span><br><span class="line">            <span class="keyword">assign</span> x[i]=a[i]&amp;x[i-<span class="number">1</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endgenerate</span></span><br><span class="line">    <span class="keyword">assign</span> y=x[width-<span class="number">1</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Testbenches"><a href="#Testbenches" class="headerlink" title="Testbenches"></a>Testbenches</h2><p>累了，懒得手打了。</p>
<p><img src="/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/testbench1.jpg" alt="testbench1"></p>
<p><img src="/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/testbench2.jpg" alt="testbench2"></p>
<p><img src="/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/testbench3.jpg" alt="testbench3"></p>
<h1 id="3-准则"><a href="#3-准则" class="headerlink" title="3 准则"></a>3 准则</h1><ol>
<li>Use always_ff @(posedge clk) and nonblocking assignments to model synchronous sequential logic.</li>
<li>Use continuous assignments to model simple combinational logic.</li>
<li>Use always_comb and blocking assignments to model more complicated combinational logic where the always statement is helpful.</li>
<li>Do not make assignments to the same signal in more than one always statement or continuous assignment statement.</li>
</ol>
<h1 id="4-语法查阅"><a href="#4-语法查阅" class="headerlink" title="4 语法查阅"></a>4 语法查阅</h1><h2 id="运算符优先级表"><a href="#运算符优先级表" class="headerlink" title="运算符优先级表"></a>运算符优先级表</h2><p><img src="/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/precedence.png" alt="precedence"></p>
<h2 id="常数"><a href="#常数" class="headerlink" title="常数"></a>常数</h2><p>The format for declaring constants is N’Bvalue, where N is the size in bits, B is a letter indicating the base, and value gives the value.</p>
<p>An exception is that ‘0 and ‘1 are SystemVerilog idioms for filling a bus with all 0s and all 1s, respectively.</p>
<p><img src="/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/Numbers.png" alt="Numbers"></p>
</div><div class="article-licensing box"><div class="licensing-title"><p>Digital Design and Computer Architecture 第四章归纳</p><p><a href="http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-第四章归纳/">http://example.com/2022/08/11/Digital-Design-and-Computer-Architecture-第四章归纳/</a></p></div><div class="licensing-meta level is-mobile"><div class="level-left"><div class="level-item is-narrow"><div><h6>作者</h6><p>Doxel</p></div></div><div class="level-item is-narrow"><div><h6>发布于</h6><p>2022-08-11</p></div></div><div class="level-item is-narrow"><div><h6>更新于</h6><p>2022-08-11</p></div></div><div class="level-item is-narrow"><div><h6>许可协议</h6><p><a class="icons" rel="noopener" target="_blank" title="Creative Commons" href="https://creativecommons.org/"><i class="icon fab fa-creative-commons"></i></a><a class="icons" rel="noopener" target="_blank" title="Attribution" href="https://creativecommons.org/licenses/by/4.0/"><i class="icon fab fa-creative-commons-by"></i></a><a class="icons" rel="noopener" target="_blank" title="Noncommercial" href="https://creativecommons.org/licenses/by-nc/4.0/"><i class="icon fab fa-creative-commons-nc"></i></a></p></div></div></div></div></div><div class="article-tags is-size-7 mb-4"><span class="mr-2">#</span><a class="link-muted mr-2" rel="tag" href="/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90/">计算机组成</a><a class="link-muted mr-2" rel="tag" href="/tags/%E7%AC%94%E8%AE%B0/">笔记</a><a class="link-muted mr-2" rel="tag" href="/tags/Verilog/">Verilog</a></div><!--!--></article></div><!--!--><nav class="post-navigation mt-4 level is-mobile"><div class="level-start"><a class="article-nav-prev level level-item link-muted" href="/2022/09/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%BA%94%E7%AB%A0%E5%BD%92%E7%BA%B3/"><i class="level-item fas fa-chevron-left"></i><span class="level-item">Digital-Design-and-Computer-Architecture-第五章归纳</span></a></div><div class="level-end"><a class="article-nav-next level level-item link-muted" href="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/"><span class="level-item">Digital Design and Computer Architecture 第三章归纳</span><i class="level-item fas fa-chevron-right"></i></a></div></nav><div class="card"><div class="card-content"><h3 class="title is-5">评论</h3><div class="content" id="waline-thread"></div><script src="https://cdn.jsdelivr.net/npm/@waline/client@1.5.4/dist/Waline.min.js"></script><script>Waline({
            el: '#waline-thread',
            serverURL: "https://waline-fu0lnsg42-douyabula.vercel.app/",
            path: window.location.pathname,
            lang: "zh-CN",
            visitor: false,
            emoji: ["https://cdn.jsdelivr.net/gh/walinejs/emojis/weibo"],
            dark: "disable",
            meta: ["nick","mail","link"],
            requiredMeta: [],
            login: "enable",
            
            pageSize: 10,
            
            
            math: false,
            copyright: true,
            locale: {"placeholder":"Comment here..."},
        });</script></div></div></div><div class="column column-left is-4-tablet is-4-desktop is-3-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar" src="/img/avatar.png" alt="Doxel"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Doxel</p><p class="is-size-6 is-block">Student</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>Beihang University</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">文章</p><a href="/archives"><p class="title">10</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">分类</p><a href="/categories"><p class="title">2</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">标签</p><a href="/tags"><p class="title">6</p></a></div></div></nav><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Github" href="https://github.com/DouyaBula"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Bilibili" href="https://space.bilibili.com/36175858"><i class="fab fa-youtube"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Zhihu" href="https://www.zhihu.com/people/douya-73"><i class="fab fa-zhihu"></i></a></div></div></div><div class="card widget" data-type="categories"><div class="card-content"><div class="menu"><h3 class="menu-label">分类</h3><ul class="menu-list"><li><a class="level is-mobile" href="/categories/%E5%AD%A6%E4%B9%A0/"><span class="level-start"><span class="level-item">学习</span></span><span class="level-end"><span class="level-item tag">8</span></span></a></li><li><a class="level is-mobile" href="/categories/%E6%B5%8B%E8%AF%95/"><span class="level-start"><span class="level-item">测试</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li></ul></div></div></div><div class="card widget" data-type="recent-posts"><div class="card-content"><h3 class="menu-label">最新文章</h3><article class="media"><div class="media-content"><p class="date"><time dateTime="2023-02-21T01:45:01.000Z">2023-02-21</time></p><p class="title"><a href="/2023/02/21/t-e-s-t/">t e s t</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2022-10-06T12:16:38.000Z">2022-10-06</time></p><p class="title"><a href="/2022/10/06/%E5%B7%A5%E7%A7%91%E5%A4%A7%E7%89%A9%E3%80%8C%E6%9C%BA%E6%A2%B0%E6%8C%AF%E5%8A%A8%E5%92%8C%E7%94%B5%E7%A3%81%E6%8C%AF%E8%8D%A1%E3%80%8D%E6%89%8B%E5%86%8C/">工科大物「机械振动和电磁振荡」手册</a></p><p class="categories"><a href="/categories/%E5%AD%A6%E4%B9%A0/">学习</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2022-09-15T11:46:37.000Z">2022-09-15</time></p><p class="title"><a href="/2022/09/15/%E5%B7%A5%E7%A7%91%E5%A4%A7%E7%89%A9%E3%80%8C%E7%83%AD%E5%AD%A6%E3%80%8D%E6%89%8B%E5%86%8C/">工科大物「热学」手册</a></p><p class="categories"><a href="/categories/%E5%AD%A6%E4%B9%A0/">学习</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2022-09-05T13:08:54.000Z">2022-09-05</time></p><p class="title"><a href="/2022/09/05/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%85%AD%E7%AB%A0%E5%BD%92%E7%BA%B3/">Digital-Design-and-Computer-Architecture-第六章归纳</a></p><p class="categories"><a href="/categories/%E5%AD%A6%E4%B9%A0/">学习</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2022-09-03T08:02:49.000Z">2022-09-03</time></p><p class="title"><a href="/2022/09/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%BA%94%E7%AB%A0%E5%BD%92%E7%BA%B3/">Digital-Design-and-Computer-Architecture-第五章归纳</a></p><p class="categories"><a href="/categories/%E5%AD%A6%E4%B9%A0/">学习</a></p></div></article></div></div><div class="card widget" data-type="archives"><div class="card-content"><div class="menu"><h3 class="menu-label">归档</h3><ul class="menu-list"><li><a class="level is-mobile" href="/archives/2023/02/"><span class="level-start"><span class="level-item">二月 2023</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2022/10/"><span class="level-start"><span class="level-item">十月 2022</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2022/09/"><span class="level-start"><span class="level-item">九月 2022</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/archives/2022/08/"><span class="level-start"><span class="level-item">八月 2022</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/archives/2022/07/"><span class="level-start"><span class="level-item">七月 2022</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li></ul></div></div></div><div class="card widget" data-type="tags"><div class="card-content"><div class="menu"><h3 class="menu-label">标签</h3><div class="field is-grouped is-grouped-multiline"><div class="control"><a class="tags has-addons" href="/tags/MIPS/"><span class="tag">MIPS</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Verilog/"><span class="tag">Verilog</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E5%B7%A5%E7%A7%91%E5%A4%A7%E5%AD%A6%E7%89%A9%E7%90%86/"><span class="tag">工科大学物理</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E6%B5%8B%E8%AF%95/"><span class="tag">测试</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E7%AC%94%E8%AE%B0/"><span class="tag">笔记</span><span class="tag">8</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90/"><span class="tag">计算机组成</span><span class="tag">6</span></a></div></div></div></div></div><div class="column-right-shadow is-hidden-widescreen"></div></div><div class="column column-right is-4-tablet is-4-desktop is-3-widescreen is-hidden-touch is-hidden-desktop-only order-3"><div class="card widget" id="toc" data-type="toc"><div class="card-content"><div class="menu"><h3 class="menu-label">目录</h3><ul class="menu-list"><li><a class="level is-mobile" href="#0-前言"><span class="level-left"><span class="level-item">0 前言</span></span></a></li><li><a class="level is-mobile" href="#1-概念"><span class="level-left"><span class="level-item">1 概念</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#Module"><span class="level-left"><span class="level-item">Module</span></span></a></li><li><a class="level is-mobile" href="#Simulation-and-Synthesis"><span class="level-left"><span class="level-item">Simulation and Synthesis</span></span></a></li></ul></li><li><a class="level is-mobile" href="#2-Examples-amp-Idioms"><span class="level-left"><span class="level-item">2 Examples &amp; Idioms</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#Combinational-Logic"><span class="level-left"><span class="level-item">Combinational Logic</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#sillyfunction"><span class="level-left"><span class="level-item">sillyfunction</span></span></a></li><li><a class="level is-mobile" href="#Bitwise-Operators"><span class="level-left"><span class="level-item">Bitwise Operators</span></span></a></li><li><a class="level is-mobile" href="#Reduction-Operators"><span class="level-left"><span class="level-item">Reduction Operators</span></span></a></li><li><a class="level is-mobile" href="#Conditional-Assignment"><span class="level-left"><span class="level-item">Conditional Assignment</span></span></a></li><li><a class="level is-mobile" href="#Internal-Variables"><span class="level-left"><span class="level-item">Internal Variables</span></span></a></li><li><a class="level is-mobile" href="#Z’s-and-X’s"><span class="level-left"><span class="level-item">Z’s and X’s</span></span></a></li><li><a class="level is-mobile" href="#Delays"><span class="level-left"><span class="level-item">Delays</span></span></a></li></ul></li><li><a class="level is-mobile" href="#Structural-Modeling"><span class="level-left"><span class="level-item">Structural Modeling</span></span></a></li><li><a class="level is-mobile" href="#Sequential-Logic"><span class="level-left"><span class="level-item">Sequential Logic</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#Register"><span class="level-left"><span class="level-item">Register</span></span></a></li><li><a class="level is-mobile" href="#Resettable-Register"><span class="level-left"><span class="level-item">Resettable Register</span></span></a></li><li><a class="level is-mobile" href="#Enabled-Register"><span class="level-left"><span class="level-item">Enabled Register</span></span></a></li><li><a class="level is-mobile" href="#Synchronizer"><span class="level-left"><span class="level-item">Synchronizer</span></span></a></li></ul></li><li><a class="level is-mobile" href="#More"><span class="level-left"><span class="level-item">More</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#D-Latch"><span class="level-left"><span class="level-item">D Latch</span></span></a></li><li><a class="level is-mobile" href="#Inverter-Using-always"><span class="level-left"><span class="level-item">Inverter Using always</span></span></a></li><li><a class="level is-mobile" href="#Full-Adder-Using-always"><span class="level-left"><span class="level-item">Full Adder Using always</span></span></a></li><li><a class="level is-mobile" href="#Seven-Segment-Display-Decoder"><span class="level-left"><span class="level-item">Seven-Segment Display Decoder</span></span></a></li><li><a class="level is-mobile" href="#3-8-Decoder"><span class="level-left"><span class="level-item">3:8 Decoder</span></span></a></li><li><a class="level is-mobile" href="#Priority-Circuit"><span class="level-left"><span class="level-item">Priority Circuit</span></span></a></li><li><a class="level is-mobile" href="#Priority-Circuit-Using-Don’t-Cares"><span class="level-left"><span class="level-item">Priority Circuit Using Don’t Cares</span></span></a></li></ul></li><li><a class="level is-mobile" href="#Finite-State-Machines"><span class="level-left"><span class="level-item">Finite State Machines</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#Divide-By-3-Finite-State-Machines"><span class="level-left"><span class="level-item">Divide-By-3 Finite State Machines</span></span></a></li><li><a class="level is-mobile" href="#Pattern-Recognizer-Moore-FSM"><span class="level-left"><span class="level-item">Pattern Recognizer Moore FSM</span></span></a></li><li><a class="level is-mobile" href="#Pattern-Recognizer-Mealy-FSM"><span class="level-left"><span class="level-item">Pattern Recognizer Mealy FSM</span></span></a></li></ul></li><li><a class="level is-mobile" href="#Parameterized-Modules"><span class="level-left"><span class="level-item">Parameterized Modules</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#Parameterized-N-Bit-2-1-Multiplexers"><span class="level-left"><span class="level-item">Parameterized N-Bit 2:1 Multiplexers</span></span></a></li><li><a class="level is-mobile" href="#Parameterized-N-Input-AND-Gate"><span class="level-left"><span class="level-item">Parameterized N-Input AND Gate</span></span></a></li></ul></li><li><a class="level is-mobile" href="#Testbenches"><span class="level-left"><span class="level-item">Testbenches</span></span></a></li></ul></li><li><a class="level is-mobile" href="#3-准则"><span class="level-left"><span class="level-item">3 准则</span></span></a></li><li><a class="level is-mobile" href="#4-语法查阅"><span class="level-left"><span class="level-item">4 语法查阅</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#运算符优先级表"><span class="level-left"><span class="level-item">运算符优先级表</span></span></a></li><li><a class="level is-mobile" href="#常数"><span class="level-left"><span class="level-item">常数</span></span></a></li></ul></li></ul></div></div><style>#toc .menu-list > li > a.is-active + .menu-list { display: block; }#toc .menu-list > li > a + .menu-list { display: none; }</style><script src="/js/toc.js" defer></script></div></div></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img src="/img/logo.png" alt="Doxel&#039;s Garden" height="28"></a><p class="is-size-7"><span>&copy; 2023 Doxel</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/ppoffice/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a></p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Creative Commons" href="https://creativecommons.org/"><i class="fab fa-creative-commons"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Attribution 4.0 International" href="https://creativecommons.org/licenses/by/4.0/"><i class="fab fa-creative-commons-by"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="My GitHub" href="https://github.com/DouyaBula"><i class="fab fa-github"></i></a></p></div></div></div></div></footer><script src="https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/npm/moment@2.22.2/min/moment-with-locales.min.js"></script><script src="https://cdn.jsdelivr.net/npm/clipboard@2.0.4/dist/clipboard.min.js" defer></script><script>moment.locale("zh-CN");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="回到顶端" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script src="/js/back_to_top.js" defer></script><!--!--><!--!--><!--!--><script src="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.js" defer></script><script>window.addEventListener("load", () => {
      window.cookieconsent.initialise({
        type: "info",
        theme: "edgeless",
        static: false,
        position: "bottom-left",
        content: {
          message: "此网站使用Cookie来改善您的体验。",
          dismiss: "知道了！",
          allow: "允许使用Cookie",
          deny: "拒绝",
          link: "了解更多",
          policy: "Cookie政策",
          href: "https://www.cookiesandyou.com/",
        },
        palette: {
          popup: {
            background: "#edeff5",
            text: "#838391"
          },
          button: {
            background: "#4b81e8"
          },
        },
      });
    });</script><script src="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/js/lightgallery.min.js" defer></script><script src="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><!--!--><!--!--><script type="text/x-mathjax-config">MathJax.Hub.Config({
            'HTML-CSS': {
                matchFontHeight: false
            },
            SVG: {
                matchFontHeight: false
            },
            CommonHTML: {
                matchFontHeight: false
            },
            tex2jax: {
                inlineMath: [
                    ['$','$'],
                    ['\\(','\\)']
                ]
            }
        });</script><script src="https://cdn.jsdelivr.net/npm/mathjax@2.7.9/unpacked/MathJax.js?config=TeX-MML-AM_CHTML" defer></script><!--!--><!--!--><!--!--><script src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="想要查找什么..."></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script src="/js/insight.js" defer></script><script>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"想要查找什么...","untitled":"(无标题)","posts":"文章","pages":"页面","categories":"分类","tags":"标签"});
        });</script></body></html>