Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 12:57:00 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_2_0048.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |        126 |        126 |       0 |    0 |  98 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |          1 |          1 |       0 |    0 |  49 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |        125 |        125 |       0 |    0 |  49 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 12:57:10 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_2_0048.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.408ns  (required time - arrival time)
  Source:                 I_REG_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            U/MODE_2.Q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK rise@2.500ns - CLK rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.890ns (30.906%)  route 1.990ns (69.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 6.960 - 2.500 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.754     4.977    CLK_IBUF_BUFG
    SLICE_X42Y4          FDCE                                         r  I_REG_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDCE (Prop_fdce_C_Q)         0.518     5.495 f  I_REG_reg[20]/Q
                         net (fo=4, routed)           0.664     6.159    U/Q[20]
    SLICE_X40Y5          LUT4 (Prop_lut4_I0_O)        0.124     6.283 f  U/MODE_2.Q[22]_i_2/O
                         net (fo=4, routed)           0.799     7.082    U/MODE_2.Q[22]_i_2_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.206 f  U/MODE_2.Q[46]_i_3/O
                         net (fo=5, routed)           0.526     7.733    U/MODE_2.Q[46]_i_3_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.857 r  U/MODE_2.Q[42]_i_1/O
                         net (fo=1, routed)           0.000     7.857    U/result[42]
    SLICE_X41Y2          FDCE                                         r  U/MODE_2.Q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.500     2.500 r  
    U14                                               0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     3.412 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.292    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.383 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.577     6.960    U/CLK
    SLICE_X41Y2          FDCE                                         r  U/MODE_2.Q_reg[42]/C
                         clock pessimism              0.493     7.453    
                         clock uncertainty           -0.035     7.418    
    SLICE_X41Y2          FDCE (Setup_fdce_C_D)        0.031     7.449    U/MODE_2.Q_reg[42]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                 -0.408    




