// Seed: 1666332153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output tri1 id_2
    , id_8,
    output supply1 id_3,
    output tri1 id_4,
    input wor id_5,
    input uwire id_6
);
  wire id_9;
  module_0(
      id_8, id_9, id_8, id_9
  );
  tri1 id_10;
  tri  id_11 = id_5;
  wire id_12;
  wire id_13;
  assign id_4 = 1'b0 - id_10;
  assign id_2 = 1 == id_11;
  assign id_3 = 1;
endmodule
