                    ISSUE     EXE            MEM            WB        COMMIT    
Ld F1 0(R1)         [1]       [2, 2]         [3, 7]         [9]       [10]
Mult.d F2 F1 F0     [2]       [10, 24]       []             [25]      [26]
Add.d F3 F3 F2      [3]       [26, 28]       []             [29]      [30]
Mult.d F2 F1 F1     [4]       [11, 25]       []             [26]      [31]
Ld F1 0(R1)         [5]       [6, 6]         [8, 12]        [13]      [32]
Addi R1 R1 4        [6]       [7, 7]         []             [8]       [33]
Add.d F4 F2 F4      [7]       [27, 29]       []             [30]      [34]
Addi R1 R1 8        [8]       [9, 9]         []             [10]      [35]
Ld F1 0(R1)         [9]       [11, 11]       [13, 17]       [18]      [36]
Mult.d F2 F1 F0     [10]      [19, 33]       []             [34]      [37]
Add.d F3 F3 F2      [11]      [35, 37]       []             [38]      [39]
Mult.d F2 F1 F1     [12]      [20, 34]       []             [35]      [40]
Ld F1 0(R1)         [13]      [14, 14]       [18, 22]       [23]      [41]
Mult.d F2 F1 F0     [19]      [24, 38]       []             [39]      [42]
Add.d F3 F3 F2      [26]      [40, 42]       []             [43]      [44]
Mult.d F2 F1 F1     [27]      [28, 42]       []             [44]      [45]
Add.d F4 F2 F4      [28]      [45, 47]       []             [48]      [49]
