Analysis & Elaboration report for Camera
Sun Nov 02 15:38:27 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Analysis & Elaboration Settings
  6. Analysis & Elaboration Messages
  7. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Sun Nov 02 15:38:26 2025           ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; Camera                                      ;
; Top-level Entity Name         ; top_level                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 22          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |top_level|video_PLL:U0                                 ; video_PLL.v     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_bottom ; image_RAM.v     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top_level|image_buffer:U3|image_RAM:Inst_buffer_top    ; image_RAM.v     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_level          ; Camera             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Nov 02 15:38:17 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Camera -c Camera --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_scaler.sv
    Info (12023): Found entity 1: vga_scaler File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_scaler.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_pixel_capture.sv
    Info (12023): Found entity 1: ov7670_pixel_capture File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_pixel_capture.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file image_buffer.sv
    Info (12023): Found entity 1: image_buffer File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_registers.v
    Info (12023): Found entity 1: ov7670_registers File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_registers.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file i2c_sender.v
    Info (12023): Found entity 1: i2c_sender File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/i2c_sender.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_controller.v
    Info (12023): Found entity 1: ov7670_controller File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_controller.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file video_pll.v
    Info (12023): Found entity 1: video_PLL File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/video_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file video_pll/video_pll_0002.v
    Info (12023): Found entity 1: video_PLL_0002 File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/video_PLL/video_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file image_buffer_tb.sv
    Info (12023): Found entity 1: image_buffer_tb File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_buffer_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file image_ram.v
    Info (12023): Found entity 1: image_RAM File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.sv
    Info (12023): Found entity 1: vga_driver File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_driver.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file camera_stream_tb.sv
    Info (12023): Found entity 1: camera_stream_tb File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/camera_stream_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file colour_detect.sv
    Info (12023): Found entity 1: color_detector File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/colour_detect.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file colour_debug.sv
    Info (12023): Found entity 1: color_debug File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/colour_debug.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rbg_to_hsv.sv
    Info (12023): Found entity 1: rgb_to_hsv File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file roi_overlay.sv
    Info (12023): Found entity 1: roi_overlay File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/roi_overlay.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file camera_drive_flags.sv
    Info (12023): Found entity 1: camera_drive_flags File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/camera_drive_flags.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file top_level.sv
    Info (12023): Found entity 1: top_level File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file display.sv
    Info (12023): Found entity 1: display File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg.sv
    Info (12023): Found entity 1: seven_seg File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/seven_seg.sv Line: 1
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_level.sv(62): object "ir_pll_locked" assigned a value but never read File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 62
Info (12128): Elaborating entity "video_PLL" for hierarchy "video_PLL:U0" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 252
Info (12128): Elaborating entity "video_PLL_0002" for hierarchy "video_PLL:U0|video_PLL_0002:video_pll_inst" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/video_PLL.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "video_PLL:U0|video_PLL_0002:video_pll_inst|altera_pll:altera_pll_i" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/video_PLL/video_PLL_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "video_PLL:U0|video_PLL_0002:video_pll_inst|altera_pll:altera_pll_i" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/video_PLL/video_PLL_0002.v Line: 88
Info (12133): Instantiated megafunction "video_PLL:U0|video_PLL_0002:video_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/video_PLL/video_PLL_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:U1" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 267
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:U1|i2c_sender:Inst_i2c_sender" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_controller.v Line: 58
Warning (10230): Verilog HDL assignment warning at i2c_sender.v(65): truncated value with size 32 to match size of target (8) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/i2c_sender.v Line: 65
Warning (10230): Verilog HDL assignment warning at i2c_sender.v(191): truncated value with size 32 to match size of target (8) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/i2c_sender.v Line: 191
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at ov7670_registers.v(68): truncated value with size 32 to match size of target (8) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_registers.v Line: 68
Info (12128): Elaborating entity "ov7670_pixel_capture" for hierarchy "ov7670_pixel_capture:DUT1" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 277
Warning (10230): Verilog HDL assignment warning at ov7670_pixel_capture.sv(75): truncated value with size 32 to match size of target (17) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_pixel_capture.sv Line: 75
Info (12128): Elaborating entity "image_buffer" for hierarchy "image_buffer:U3" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 294
Warning (10230): Verilog HDL assignment warning at image_buffer.sv(30): truncated value with size 32 to match size of target (10) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_buffer.sv Line: 30
Warning (10230): Verilog HDL assignment warning at image_buffer.sv(35): truncated value with size 32 to match size of target (9) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_buffer.sv Line: 35
Warning (10034): Output port "image_end" at image_buffer.sv(11) has no driver File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_buffer.sv Line: 11
Info (12128): Elaborating entity "image_RAM" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_buffer.sv Line: 74
Info (12128): Elaborating entity "altsyncram" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_RAM.v Line: 91
Info (12130): Elaborated megafunction instantiation "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_RAM.v Line: 91
Info (12133): Instantiated megafunction "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_RAM.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a2q1.tdf
    Info (12023): Found entity 1: altsyncram_a2q1 File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/altsyncram_a2q1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_a2q1" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|decode_dla:decode2" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/altsyncram_a2q1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|decode_61a:rden_decode_b" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/altsyncram_a2q1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/mux_8hb.tdf Line: 23
Info (12128): Elaborating entity "mux_8hb" for hierarchy "image_buffer:U3|image_RAM:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_a2q1:auto_generated|mux_8hb:mux3" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/altsyncram_a2q1.tdf Line: 50
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:U4" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 313
Warning (10230): Verilog HDL assignment warning at vga_driver.sv(45): truncated value with size 32 to match size of target (21) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_driver.sv Line: 45
Warning (10230): Verilog HDL assignment warning at vga_driver.sv(46): truncated value with size 32 to match size of target (12) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_driver.sv Line: 46
Warning (10270): Verilog HDL Case Statement warning at vga_driver.sv(67): incomplete case statement has no default case item File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_driver.sv Line: 67
Warning (10230): Verilog HDL assignment warning at vga_driver.sv(81): truncated value with size 32 to match size of target (1) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_driver.sv Line: 81
Info (12128): Elaborating entity "color_debug" for hierarchy "color_debug:U5" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 344
Warning (10230): Verilog HDL assignment warning at colour_debug.sv(42): truncated value with size 32 to match size of target (10) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/colour_debug.sv Line: 42
Warning (10230): Verilog HDL assignment warning at colour_debug.sv(50): truncated value with size 32 to match size of target (9) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/colour_debug.sv Line: 50
Info (12128): Elaborating entity "rgb_to_hsv" for hierarchy "color_debug:U5|rgb_to_hsv:hsv_converter" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/colour_debug.sv Line: 94
Warning (10036): Verilog HDL or VHDL warning at rbg_to_hsv.sv(58): object "max_val_d" assigned a value but never read File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at rbg_to_hsv.sv(58): object "min_val_d" assigned a value but never read File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 58
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(100): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 100
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(104): truncated value with size 16 to match size of target (9) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 104
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(106): truncated value with size 16 to match size of target (9) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 106
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(111): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 111
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(113): truncated value with size 16 to match size of target (9) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 113
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(119): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 119
Warning (10230): Verilog HDL assignment warning at rbg_to_hsv.sv(121): truncated value with size 16 to match size of target (9) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv Line: 121
Info (12128): Elaborating entity "color_detector" for hierarchy "color_debug:U5|color_detector:detector" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/colour_debug.sv Line: 109
Info (12128): Elaborating entity "camera_drive_flags" for hierarchy "camera_drive_flags:u_drive_flags" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 361
Warning (10230): Verilog HDL assignment warning at camera_drive_flags.sv(116): truncated value with size 32 to match size of target (20) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/camera_drive_flags.sv Line: 116
Warning (10230): Verilog HDL assignment warning at camera_drive_flags.sv(117): truncated value with size 32 to match size of target (20) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/camera_drive_flags.sv Line: 117
Info (12128): Elaborating entity "roi_overlay" for hierarchy "roi_overlay:overlay_inst" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 369
Info (12128): Elaborating entity "display" for hierarchy "display:u_display" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 379
Warning (10230): Verilog HDL assignment warning at display.sv(34): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv Line: 34
Warning (10270): Verilog HDL Case Statement warning at display.sv(42): incomplete case statement has no default case item File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv Line: 42
Warning (10230): Verilog HDL assignment warning at display.sv(72): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv Line: 72
Warning (10230): Verilog HDL assignment warning at display.sv(73): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv Line: 73
Warning (10230): Verilog HDL assignment warning at display.sv(74): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv Line: 74
Warning (10230): Verilog HDL assignment warning at display.sv(75): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv Line: 75
Info (12128): Elaborating entity "seven_seg" for hierarchy "display:u_display|seven_seg:u_digit0" File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv Line: 55
Error (12006): Node instance "ir_receive_inst" instantiates undefined entity "IR_RECEIVE". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 80
Error (12006): Node instance "ir_uart_tx_inst" instantiates undefined entity "uart_tx". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 128
Error (12006): Node instance "ir_hex4" instantiates undefined entity "SEG_HEX". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 382
Error (12006): Node instance "ir_hex5" instantiates undefined entity "SEG_HEX". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 383
Error (12006): Node instance "i2c_pll_u" instantiates undefined entity "i2c_pll". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 394
Error (12006): Node instance "adc_pll_u" instantiates undefined entity "adc_pll". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 397
Error (12006): Node instance "set_codec_de1_soc" instantiates undefined entity "set_audio_encoder". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 405
Error (12006): Node instance "u_mic_load" instantiates undefined entity "mic_load". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 416
Error (12006): Node instance "u_fft_pitch_detect" instantiates undefined entity "fft_pitch_detect". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv Line: 438
Info (144001): Generated suppressed messages file C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/output_files/Camera.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 9 errors, 32 warnings
    Error: Peak virtual memory: 4799 megabytes
    Error: Processing ended: Sun Nov 02 15:38:27 2025
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:24


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/output_files/Camera.map.smsg.


