Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3a506379051645f5b1d6af83030d67f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_transmit_behav xil_defaultlib.uart_transmit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk9600
Compiling module xil_defaultlib.mod11
Compiling module xil_defaultlib.parity_gen
Compiling module xil_defaultlib.shift_reg
Compiling module xil_defaultlib.uart_transmit
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_transmit_behav
