{
    "softlogic/bfly/hard_fpu_arch_timing": {
        "test_name": "softlogic/bfly/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "bfly.v",
        "max_rss(MiB)": 174.3,
        "exec_time(ms)": 20700.3,
        "elaboration_time(ms)": 19909.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 579.1,
        "synthesis_time(ms)": 20488.7,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 64,
        "logic element": 40216,
        "latch": 2304,
        "generic logic size": 4,
        "Longest Path": 572,
        "Average Path": 5,
        "Estimated LUTs": 44804,
        "Total Node": 42521
    },
    "softlogic/bfly/no_arch": {
        "test_name": "softlogic/bfly/no_arch",
        "verilog": "bfly.v",
        "max_rss(MiB)": 173.5,
        "exec_time(ms)": 20771,
        "elaboration_time(ms)": 20035.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 582,
        "synthesis_time(ms)": 20617.9,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 64,
        "logic element": 40216,
        "latch": 2304,
        "Longest Path": 572,
        "Average Path": 5,
        "Estimated LUTs": 40216,
        "Total Node": 42521
    },
    "softlogic/bgm/hard_fpu_arch_timing": {
        "test_name": "softlogic/bgm/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "bgm.v",
        "max_rss(MiB)": 417.7,
        "exec_time(ms)": 36517.4,
        "elaboration_time(ms)": 34155.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2070.1,
        "synthesis_time(ms)": 36226,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 104630,
        "latch": 5140,
        "generic logic size": 4,
        "Longest Path": 2425,
        "Average Path": 5,
        "Estimated LUTs": 116369,
        "Total Node": 109771
    },
    "softlogic/bgm/no_arch": {
        "test_name": "softlogic/bgm/no_arch",
        "verilog": "bgm.v",
        "max_rss(MiB)": 417.1,
        "exec_time(ms)": 37059.2,
        "elaboration_time(ms)": 34859.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2015,
        "synthesis_time(ms)": 36874.4,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 104630,
        "latch": 5140,
        "Longest Path": 2425,
        "Average Path": 5,
        "Estimated LUTs": 104630,
        "Total Node": 109771
    },
    "softlogic/dscg/hard_fpu_arch_timing": {
        "test_name": "softlogic/dscg/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "dscg.v",
        "max_rss(MiB)": 174.2,
        "exec_time(ms)": 21617.6,
        "elaboration_time(ms)": 21118.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 346.9,
        "synthesis_time(ms)": 21465.2,
        "Latch Drivers": 1,
        "Pi": 128,
        "Po": 64,
        "logic element": 40181,
        "latch": 2226,
        "generic logic size": 4,
        "Longest Path": 574,
        "Average Path": 5,
        "Estimated LUTs": 44729,
        "Total Node": 42408
    },
    "softlogic/dscg/no_arch": {
        "test_name": "softlogic/dscg/no_arch",
        "verilog": "dscg.v",
        "max_rss(MiB)": 173.5,
        "exec_time(ms)": 21077.2,
        "elaboration_time(ms)": 20488.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 508.9,
        "synthesis_time(ms)": 20997.1,
        "Latch Drivers": 1,
        "Pi": 128,
        "Po": 64,
        "logic element": 40181,
        "latch": 2226,
        "Longest Path": 574,
        "Average Path": 5,
        "Estimated LUTs": 40181,
        "Total Node": 42408
    },
    "softlogic/fir/hard_fpu_arch_timing": {
        "test_name": "softlogic/fir/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "fir.v",
        "max_rss(MiB)": 155.4,
        "exec_time(ms)": 17986.5,
        "elaboration_time(ms)": 17377.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 462.1,
        "synthesis_time(ms)": 17839.8,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 32,
        "logic element": 37247,
        "latch": 2337,
        "generic logic size": 4,
        "Longest Path": 770,
        "Average Path": 4,
        "Estimated LUTs": 41416,
        "Total Node": 39585
    },
    "softlogic/fir/no_arch": {
        "test_name": "softlogic/fir/no_arch",
        "verilog": "fir.v",
        "max_rss(MiB)": 154.6,
        "exec_time(ms)": 18381.3,
        "elaboration_time(ms)": 17808.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 471.1,
        "synthesis_time(ms)": 18279.9,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 32,
        "logic element": 37247,
        "latch": 2337,
        "Longest Path": 770,
        "Average Path": 4,
        "Estimated LUTs": 37247,
        "Total Node": 39585
    },
    "softlogic/mm3/hard_fpu_arch_timing": {
        "test_name": "softlogic/mm3/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "mm3.v",
        "max_rss(MiB)": 112.9,
        "exec_time(ms)": 13435.5,
        "elaboration_time(ms)": 13019.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 299,
        "synthesis_time(ms)": 13319,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 32,
        "logic element": 27180,
        "latch": 1498,
        "generic logic size": 4,
        "Longest Path": 572,
        "Average Path": 5,
        "Estimated LUTs": 30182,
        "Total Node": 28679
    },
    "softlogic/mm3/no_arch": {
        "test_name": "softlogic/mm3/no_arch",
        "verilog": "mm3.v",
        "max_rss(MiB)": 112,
        "exec_time(ms)": 13951.3,
        "elaboration_time(ms)": 13590,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 288.2,
        "synthesis_time(ms)": 13878.2,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 32,
        "logic element": 27180,
        "latch": 1498,
        "Longest Path": 572,
        "Average Path": 5,
        "Estimated LUTs": 27180,
        "Total Node": 28679
    },
    "softlogic/ode/hard_fpu_arch_timing": {
        "test_name": "softlogic/ode/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "ode.v",
        "max_rss(MiB)": 112.5,
        "exec_time(ms)": 14170.4,
        "elaboration_time(ms)": 13790.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 272.2,
        "synthesis_time(ms)": 14063.1,
        "Latch Drivers": 1,
        "Pi": 129,
        "Po": 72,
        "logic element": 23317,
        "latch": 2005,
        "generic logic size": 4,
        "Longest Path": 3350,
        "Average Path": 4,
        "Estimated LUTs": 26213,
        "Total Node": 25323
    },
    "softlogic/ode/no_arch": {
        "test_name": "softlogic/ode/no_arch",
        "verilog": "ode.v",
        "max_rss(MiB)": 111.9,
        "exec_time(ms)": 13482.2,
        "elaboration_time(ms)": 13145.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 265,
        "synthesis_time(ms)": 13410.2,
        "Latch Drivers": 1,
        "Pi": 129,
        "Po": 72,
        "logic element": 23317,
        "latch": 2005,
        "Longest Path": 3350,
        "Average Path": 4,
        "Estimated LUTs": 23317,
        "Total Node": 25323
    },
    "softlogic/syn2/hard_fpu_arch_timing": {
        "test_name": "softlogic/syn2/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "syn2.v",
        "max_rss(MiB)": 194.1,
        "exec_time(ms)": 16771.9,
        "elaboration_time(ms)": 16277.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 389.7,
        "synthesis_time(ms)": 16666.9,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 128,
        "logic element": 43187,
        "latch": 2219,
        "generic logic size": 4,
        "Longest Path": 577,
        "Average Path": 5,
        "Estimated LUTs": 48194,
        "Total Node": 45407
    },
    "softlogic/syn2/no_arch": {
        "test_name": "softlogic/syn2/no_arch",
        "verilog": "syn2.v",
        "max_rss(MiB)": 193.3,
        "exec_time(ms)": 16083.4,
        "elaboration_time(ms)": 15584.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 420.2,
        "synthesis_time(ms)": 16004.4,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 128,
        "logic element": 43187,
        "latch": 2219,
        "Longest Path": 577,
        "Average Path": 5,
        "Estimated LUTs": 43187,
        "Total Node": 45407
    },
    "softlogic/syn7/hard_fpu_arch_timing": {
        "test_name": "softlogic/syn7/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "syn7.v",
        "max_rss(MiB)": 996,
        "exec_time(ms)": 111797.5,
        "elaboration_time(ms)": 101830.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 9578,
        "synthesis_time(ms)": 111408.4,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 128,
        "logic element": 207184,
        "latch": 9274,
        "generic logic size": 4,
        "Longest Path": 3835,
        "Average Path": 5,
        "Estimated LUTs": 230328,
        "Total Node": 216459
    },
    "softlogic/syn7/no_arch": {
        "test_name": "softlogic/syn7/no_arch",
        "verilog": "syn7.v",
        "max_rss(MiB)": 995.4,
        "exec_time(ms)": 111396.1,
        "elaboration_time(ms)": 101270,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 9752.1,
        "synthesis_time(ms)": 111022.1,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 128,
        "logic element": 207184,
        "latch": 9274,
        "Longest Path": 3835,
        "Average Path": 5,
        "Estimated LUTs": 207184,
        "Total Node": 216459
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
