Wrote  : </home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/zynqmpsoc.bd> 
create_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.215 ; gain = 39.133 ; free physical = 17162 ; free virtual = 125714
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
Slave segment </M_AHB_0/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA000_0000 [ 64K ]>
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /AHB_INTERFACE_0.
Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is being mapped into address space </AHB_INTERFACE_0> at <0xFF00_0000 [ 16M ]>
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /AHB_INTERFACE_0.
Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_PCIE_LOW> is being mapped into address space </AHB_INTERFACE_0> at <0xE000_0000 [ 256M ]>
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_PCIE_LOW from address space /AHB_INTERFACE_0.
Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI> is being mapped into address space </AHB_INTERFACE_0> at <0xC000_0000 [ 512M ]>
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI from address space /AHB_INTERFACE_0.
Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW> is being mapped into address space </AHB_INTERFACE_0> at <0x4000_0000 [ 1G ]>
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_8bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_8bits
INFO: [board_rule 100-100] connect_bd_intf_net /dip_switches_8bits /axi_gpio_0/GPIO
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xB000_0000 [ 64K ]>
Wrote  : </home/jescobedo/repos/juanesp/socs/xilinx-zcu102-xczu9eg/vivado/esp-xilinx-zcu102-xczu9eg.srcs/sources_1/bd/zynqmpsoc/zynqmpsoc.bd> 
