<?xml version="1.0" encoding="UTF-8"?>
<module id="adc" HW_revision="">
    <register id="CTRL" width="32" offset="0x0" description="ADC control register.">
    </register>
    <register id="CH0_GAIN" width="32" offset="0x4" description="Channel 0 gain setting">
    </register>
    <register id="CH1_GAIN" width="32" offset="0x8" description="Channel 1 gain setting">
    </register>
    <register id="CH2_GAIN" width="32" offset="0xC" description="Channel 2 gain setting">
    </register>
    <register id="CH3_GAIN" width="32" offset="0x10" description="Channel 3 gain setting">
    </register>
    <register id="CH4_GAIN" width="32" offset="0x14" description="Channel 4 gain setting">
    </register>
    <register id="CH5_GAIN" width="32" offset="0x18" description="Channel 5 gain setting">
    </register>
    <register id="CH6_GAIN" width="32" offset="0x1C" description="Channel 6 gain setting">
    </register>
    <register id="CH7_GAIN" width="32" offset="0x20" description="Channel 7 gain setting">
    </register>
    <register id="CH0_IRQ_EN" width="32" offset="0x24" description="Channel 0 interrupt enable register">
    </register>
    <register id="CH1_IRQ_EN" width="32" offset="0x28" description="Channel 1 interrupt enable register">
    </register>
    <register id="CH2_IRQ_EN" width="32" offset="0x2C" description="Channel 2 interrupt enable register">
    </register>
    <register id="CH3_IRQ_EN" width="32" offset="0x30" description="Channel 3 interrupt enable register">
    </register>
    <register id="CH4_IRQ_EN" width="32" offset="0x34" description="Channel 4 interrupt enable register">
    </register>
    <register id="CH5_IRQ_EN" width="32" offset="0x38" description="Channel 5 interrupt enable register">
    </register>
    <register id="CH6_IRQ_EN" width="32" offset="0x3C" description="Channel 6 interrupt enable register">
    </register>
    <register id="CH7_IRQ_EN" width="32" offset="0x40" description="Channel 7 interrupt enable register">
    </register>
    <register id="CH0_IRQ_STATUS" width="32" offset="0x44" description="Channel 0 interrupt status register">
    </register>
    <register id="CH1_IRQ_STATUS" width="32" offset="0x48" description="Channel 1 interrupt status register">
    </register>
    <register id="CH2_IRQ_STATUS" width="32" offset="0x4C" description="">
    </register>
    <register id="CH3_IRQ_STATUS" width="32" offset="0x50" description="Channel 3 interrupt status register">
    </register>
    <register id="CH4_IRQ_STATUS" width="32" offset="0x54" description="Channel 4 interrupt status register">
    </register>
    <register id="CH5_IRQ_STATUS" width="32" offset="0x58" description="">
    </register>
    <register id="CH6_IRQ_STATUS" width="32" offset="0x5C" description="Channel 6 interrupt status register">
    </register>
    <register id="CH7_IRQ_STATUS" width="32" offset="0x60" description="Channel 7 interrupt status register">
    </register>
    <register id="DMA_MODE_EN" width="32" offset="0x64" description="DMA mode enable register">
    </register>
    <register id="TIMER_CONFIGURATION" width="32" offset="0x68" description="ADC timer configuration register">
    </register>
    <register id="TIMER_CURRENT_COUNT" width="32" offset="0x70" description="ADC timer current count register">
    </register>
    <register id="CHANNEL0FIFODATA" width="32" offset="0x74" description="CH0 FIFO DATA register">
    </register>
    <register id="CHANNEL1FIFODATA" width="32" offset="0x78" description="CH1 FIFO DATA register">
    </register>
    <register id="CHANNEL2FIFODATA" width="32" offset="0x7C" description="CH2 FIFO DATA register">
    </register>
    <register id="CHANNEL3FIFODATA" width="32" offset="0x80" description="CH3 FIFO DATA register">
    </register>
    <register id="CHANNEL4FIFODATA" width="32" offset="0x84" description="CH4 FIFO DATA register">
    </register>
    <register id="CHANNEL5FIFODATA" width="32" offset="0x88" description="CH5 FIFO DATA register">
    </register>
    <register id="CHANNEL6FIFODATA" width="32" offset="0x8C" description="CH6 FIFO DATA register">
    </register>
    <register id="CHANNEL7FIFODATA" width="32" offset="0x90" description="CH7 FIFO DATA register">
    </register>
    <register id="CH0_FIFO_LVL" width="32" offset="0x94" description="channel 0 FIFO Level register">
    </register>
    <register id="CH1_FIFO_LVL" width="32" offset="0x98" description="Channel 1 interrupt status register">
    </register>
    <register id="CH2_FIFO_LVL" width="32" offset="0x9C" description="">
    </register>
    <register id="CH3_FIFO_LVL" width="32" offset="0xA0" description="Channel 3 interrupt status register">
    </register>
    <register id="CH4_FIFO_LVL" width="32" offset="0xA4" description="Channel 4 interrupt status register">
    </register>
    <register id="CH5_FIFO_LVL" width="32" offset="0xA8" description="">
    </register>
    <register id="CH6_FIFO_LVL" width="32" offset="0xAC" description="Channel 6 interrupt status register">
    </register>
    <register id="CH7_FIFO_LVL" width="32" offset="0xB0" description="Channel 7 interrupt status register">
    </register>
    <register id="CH_ENABLE" width="32" offset="0xB8" description="">
    </register>
</module>
