#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Oct 31 13:11:19 2022
# Process ID: 5444
# Current directory: D:/2022-1/rk_91/Markovskiy/rom_lab_
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5404 D:\2022-1\rk_91\Markovskiy\rom_lab_\rom_lab_.xpr
# Log file: D:/2022-1/rk_91/Markovskiy/rom_lab_/vivado.log
# Journal file: D:/2022-1/rk_91/Markovskiy/rom_lab_\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ROM_4x2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
"xvlog -m64 --relax -prj ROM_4x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 560ae4eebac2465e9a823a4957b3e446 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ROM_4x2_tb_behav xil_defaultlib.ROM_4x2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM_4x2
ERROR: [XSIM 43-3164] "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v" Line 13. Incorrect no. of arguments passed to system task $readmemb. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ROM_4x2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
"xvlog -m64 --relax -prj ROM_4x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 560ae4eebac2465e9a823a4957b3e446 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ROM_4x2_tb_behav xil_defaultlib.ROM_4x2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM_4x2
ERROR: [XSIM 43-3164] "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v" Line 13. Incorrect no. of arguments passed to system task $readmemb. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ROM_4x2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
"xvlog -m64 --relax -prj ROM_4x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 560ae4eebac2465e9a823a4957b3e446 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ROM_4x2_tb_behav xil_defaultlib.ROM_4x2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM_4x2
Compiling module xil_defaultlib.ROM_4x2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ROM_4x2_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xsim.dir/ROM_4x2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 50.137 ; gain = 0.098
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 31 13:14:40 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 811.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ROM_4x2_tb_behav -key {Behavioral:sim_1:Functional:ROM_4x2_tb} -tclbatch {ROM_4x2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source ROM_4x2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ROM_data.dat referenced on D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v at line 13 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 80 ns : File "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ROM_4x2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 811.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ROM_4x2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
"xvlog -m64 --relax -prj ROM_4x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 560ae4eebac2465e9a823a4957b3e446 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ROM_4x2_tb_behav xil_defaultlib.ROM_4x2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM_4x2
Compiling module xil_defaultlib.ROM_4x2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ROM_4x2_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xsim.dir/ROM_4x2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 31 13:16:20 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ROM_4x2_tb_behav -key {Behavioral:sim_1:Functional:ROM_4x2_tb} -tclbatch {ROM_4x2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source ROM_4x2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ROM_data.dat referenced on D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v at line 13 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 80 ns : File "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ROM_4x2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 815.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 838.930 ; gain = 0.000
add_files -norecurse D:/2022-1/rk_91/Markovskiy/rom_lab_/ROM_data.dat
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ROM_4x2_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/ROM_data.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
"xvlog -m64 --relax -prj ROM_4x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 560ae4eebac2465e9a823a4957b3e446 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ROM_4x2_tb_behav xil_defaultlib.ROM_4x2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM_4x2
Compiling module xil_defaultlib.ROM_4x2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ROM_4x2_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xsim.dir/ROM_4x2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 50.141 ; gain = 0.094
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 31 13:20:34 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 840.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ROM_4x2_tb_behav -key {Behavioral:sim_1:Functional:ROM_4x2_tb} -tclbatch {ROM_4x2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source ROM_4x2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ROM_4x2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 840.902 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Oct 31 13:22:05 2022] Launched synth_1...
Run output will be captured here: D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1157.457 ; gain = 316.555
set_property package_pin "" [get_ports [list  {ROM_addr[1]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {ROM_addr[1]} {ROM_addr[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {ROM_data[1]} {ROM_data[0]}]]
place_ports {ROM_addr[1]} G22
place_ports {ROM_addr[0]} F22
set_property package_pin "" [get_ports [list  {ROM_data[1]}]]
place_ports {ROM_data[1]} T21
place_ports {ROM_data[0]} T22
file mkdir D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/constrs_1/new
close [ open D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/constrs_1/new/rom_4x2.xdc w ]
add_files -fileset constrs_1 D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/constrs_1/new/rom_4x2.xdc
set_property target_constrs_file D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/constrs_1/new/rom_4x2.xdc [current_fileset -constrset]
save_constraints -force
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1596.809 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Oct 31 13:27:25 2022] Launched synth_1...
Run output will be captured here: D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.runs/synth_1/runme.log
[Mon Oct 31 13:27:25 2022] Launched impl_1...
Run output will be captured here: D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Oct 31 13:29:06 2022] Launched impl_1...
Run output will be captured here: D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/2022-1/rk_91/Markovskiy/rom_lab_/.Xil/Vivado-5444-PT-Student-3/dcp/ROM_4x2.xdc]
Finished Parsing XDC File [D:/2022-1/rk_91/Markovskiy/rom_lab_/.Xil/Vivado-5444-PT-Student-3/dcp/ROM_4x2.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1596.809 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1596.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248707303
set_property PROGRAM.FILE {D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.runs/impl_1/ROM_4x2.bit} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.runs/impl_1/ROM_4x2.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.runs/impl_1/ROM_4x2.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: ROM_4x2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:10 ; elapsed = 00:22:36 . Memory (MB): peak = 1772.992 ; gain = 1563.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ROM_4x2' [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v:3]
INFO: [Synth 8-3876] $readmem data file 'ROM_data.dat' is read successfully [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v:13]
INFO: [Synth 8-256] done synthesizing module 'ROM_4x2' (1#1) [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:10 ; elapsed = 00:22:36 . Memory (MB): peak = 1773.047 ; gain = 1563.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:10 ; elapsed = 00:22:36 . Memory (MB): peak = 1773.047 ; gain = 1563.379
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/constrs_1/new/rom_4x2.xdc]
Finished Parsing XDC File [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/constrs_1/new/rom_4x2.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:13 ; elapsed = 00:22:38 . Memory (MB): peak = 1864.742 ; gain = 1655.074
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1864.742 ; gain = 157.402
add_files -norecurse D:/2022-1/rk_91/Markovskiy/rom_lab_/sine_values.dat
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ROM_4x2_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/ROM_data.dat'
INFO: [SIM-utils-43] Exported 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/sine_values.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
"xvlog -m64 --relax -prj ROM_4x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 560ae4eebac2465e9a823a4957b3e446 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ROM_4x2_tb_behav xil_defaultlib.ROM_4x2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM_4x2
Compiling module xil_defaultlib.ROM_4x2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ROM_4x2_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xsim.dir/ROM_4x2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 49.910 ; gain = 0.059
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 31 13:35:53 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1877.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ROM_4x2_tb_behav -key {Behavioral:sim_1:Functional:ROM_4x2_tb} -tclbatch {ROM_4x2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source ROM_4x2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: sine_values.dat, while loading at index: 0
WARNING: Data truncated while reading Datafile: sine_values.dat, while loading at index: 1
WARNING: Data truncated while reading Datafile: sine_values.dat, while loading at index: 2
WARNING: Data truncated while reading Datafile: sine_values.dat, while loading at index: 3
WARNING: Too many words specified in data file sine_values.dat
$finish called at time : 80 ns : File "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ROM_4x2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1877.898 ; gain = 0.000
add_bp {D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v} 18
remove_bps -file {D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v} -line 18
add_bp {D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v} 18
remove_bps -all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1885.559 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ROM_4x2_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/ROM_data.dat'
INFO: [SIM-utils-43] Exported 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/sine_values.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
"xvlog -m64 --relax -prj ROM_4x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2_tb
ERROR: [VRFC 10-91] i is not declared [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v:14]
ERROR: [VRFC 10-91] i is not declared [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v:16]
ERROR: [VRFC 10-1040] module ROM_4x2_tb ignored due to previous errors [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ROM_4x2_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/ROM_data.dat'
INFO: [SIM-utils-43] Exported 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/sine_values.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
"xvlog -m64 --relax -prj ROM_4x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2_tb
ERROR: [VRFC 10-91] i is not declared [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v:14]
ERROR: [VRFC 10-91] i is not declared [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v:16]
ERROR: [VRFC 10-1040] module ROM_4x2_tb ignored due to previous errors [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ROM_4x2_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/ROM_data.dat'
INFO: [SIM-utils-43] Exported 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/sine_values.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
"xvlog -m64 --relax -prj ROM_4x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2_tb
ERROR: [VRFC 10-91] i is not declared [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v:14]
ERROR: [VRFC 10-91] i is not declared [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v:16]
ERROR: [VRFC 10-1040] module ROM_4x2_tb ignored due to previous errors [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ROM_4x2_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/ROM_data.dat'
INFO: [SIM-utils-43] Exported 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/sine_values.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
"xvlog -m64 --relax -prj ROM_4x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2_tb
ERROR: [VRFC 10-91] i is not declared [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v:14]
ERROR: [VRFC 10-91] i is not declared [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v:16]
ERROR: [VRFC 10-1040] module ROM_4x2_tb ignored due to previous errors [D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ROM_4x2_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/ROM_data.dat'
INFO: [SIM-utils-43] Exported 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/sine_values.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
"xvlog -m64 --relax -prj ROM_4x2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sources_1/new/ROM_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.srcs/sim_1/new/ROM_4x2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_4x2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 560ae4eebac2465e9a823a4957b3e446 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ROM_4x2_tb_behav xil_defaultlib.ROM_4x2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM_4x2
Compiling module xil_defaultlib.ROM_4x2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ROM_4x2_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav/xsim.dir/ROM_4x2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 50.035 ; gain = 0.023
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 31 14:11:55 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1885.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/2022-1/rk_91/Markovskiy/rom_lab_/rom_lab_.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ROM_4x2_tb_behav -key {Behavioral:sim_1:Functional:ROM_4x2_tb} -tclbatch {ROM_4x2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source ROM_4x2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ROM_4x2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1885.559 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1885.559 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 14:15:05 2022...
