PPA Report for decoded_addr_mux.v (Module: decoded_addr_mux)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 0
IO Count: 22
Cell Count: 37

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 4.829 ns

POWER METRICS:
-------------
Total Power Consumption: 0.804 W
