// Seed: 1838200647
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  reg   id_3;
  logic id_4;
  logic id_5;
  reg   id_6 = id_3;
  initial begin
    id_3 <= 1;
    if (id_5) id_3 <= 1'd0;
    else id_6 <= id_6;
  end
  logic id_7;
  logic id_8;
  logic id_9;
  assign id_2 = 1;
  assign id_1[1==1] = 1 ? id_7 - id_7 : id_4 - id_8;
  logic id_10;
  logic id_11, id_12, id_13, id_14, id_15, id_16;
  logic id_17;
  type_27(
      1'b0, id_9, 1 - 1, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  type_7(
      1, 1, 1
  );
  logic id_4;
  logic id_5;
  generate
    `undef pp_4
  endgenerate
endmodule
