#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jul 31 10:09:02 2018
# Process ID: 19648
# Current directory: C:/Users/yaris/Desktop/project/FIFO/PS_PL_DMA_FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16540 C:\Users\yaris\Desktop\project\FIFO\PS_PL_DMA_FIFO\PS_PL_DMA_FIFO.xpr
# Log file: C:/Users/yaris/Desktop/project/FIFO/PS_PL_DMA_FIFO/vivado.log
# Journal file: C:/Users/yaris/Desktop/project/FIFO/PS_PL_DMA_FIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yaris/Desktop/project/FIFO/PS_PL_DMA_FIFO/PS_PL_DMA_FIFO.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/yaris/Desktop/project/PS_PL_DMA_FIFO' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/yaris/Desktop/project/FIFO/repo', nor could it be found using path 'C:/Users/yaris/Desktop/project/repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/yaris/Desktop/project/FIFO/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_my_stream_ip_v1_0_0_0

open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 869.969 ; gain = 295.926
open_bd_design {C:/Users/yaris/Desktop/project/FIFO/PS_PL_DMA_FIFO/PS_PL_DMA_FIFO.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:user:my_stream_ip_v1_0:1.0 - my_stream_ip_v1_0_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <C:/Users/yaris/Desktop/project/FIFO/PS_PL_DMA_FIFO/PS_PL_DMA_FIFO.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 947.523 ; gain = 77.555
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 31 10:13:39 2018...
