#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Jun 11 10:21:37 2025
# Process ID         : 6412
# Current directory  : C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.runs/synth_1
# Command line       : vivado.exe -log TopLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl
# Log file           : C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.runs/synth_1/TopLevel.vds
# Journal file       : C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.runs/synth_1\vivado.jou
# Running On         : DESKTOP-RGU9E29
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i5-9300H CPU @ 2.40GHz
# CPU Frequency      : 2400 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17010 MB
# Swap memory        : 4831 MB
# Total Virtual      : 21841 MB
# Available Virtual  : 11485 MB
#-----------------------------------------------------------
source TopLevel.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 487.910 ; gain = 209.453
Command: synth_design -top TopLevel -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16640
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1212.984 ; gain = 492.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TopLevel.vhd:14]
INFO: [Synth 8-3491] module 'TM_Generator' declared at 'C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TM_Generator.vhd:6' bound to instance 'U_TM_Generator' of component 'TM_Generator' [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TopLevel.vhd:47]
INFO: [Synth 8-638] synthesizing module 'TM_Generator' [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TM_Generator.vhd:24]
INFO: [Synth 8-638] synthesizing module 'ASM' [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/ASM.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ASM' (0#1) [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/ASM.vhd:11]
INFO: [Synth 8-638] synthesizing module 'HeaderGenerator' [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/Header_Generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'HeaderGenerator' (0#1) [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/Header_Generator.vhd:14]
INFO: [Synth 8-638] synthesizing module 'SecHeaderGen' [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/SecHeaderGen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SecHeaderGen' (0#1) [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/SecHeaderGen.vhd:42]
INFO: [Synth 8-638] synthesizing module 'PacketSequencer' [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/PacketSequencer.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'PacketSequencer' (0#1) [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/PacketSequencer.vhd:23]
INFO: [Synth 8-638] synthesizing module 'FIFO_Stack' [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/FIFO_Stack.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'FIFO_Stack' (0#1) [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/FIFO_Stack.vhd:25]
INFO: [Synth 8-638] synthesizing module 'FECGenerator' [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/FECGenerator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'FECGenerator' (0#1) [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/FECGenerator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TM_Generator' (0#1) [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TM_Generator.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (0#1) [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/TopLevel.vhd:14]
WARNING: [Synth 8-4767] Trying to implement RAM 'fifo_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "fifo_mem_reg" dissolved into registers
WARNING: [Synth 8-7129] Port clk in module SecHeaderGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module SecHeaderGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sec_header_enable in module SecHeaderGen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2921.355 ; gain = 2200.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2921.355 ; gain = 2200.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2921.355 ; gain = 2200.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2921.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/constrs_1/new/Ports.xdc]
Finished Parsing XDC File [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/constrs_1/new/Ports.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/constrs_1/new/Ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3120.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.445 . Memory (MB): peak = 3120.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:01:40 . Memory (MB): peak = 3120.266 ; gain = 2399.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:01:40 . Memory (MB): peak = 3120.266 ; gain = 2399.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:40 . Memory (MB): peak = 3120.266 ; gain = 2399.680
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PacketSequencer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                 reading |                              010 |                               01
                    done |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PacketSequencer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:50 ; elapsed = 00:06:58 . Memory (MB): peak = 3120.266 ; gain = 2399.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	            16400 Bit    Registers := 1     
	            15760 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4099  
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input 32768 Bit        Muxes := 1     
	   2 Input 16400 Bit        Muxes := 3     
	   3 Input 15760 Bit        Muxes := 1     
	   2 Input 15760 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 5     
	   2 Input   12 Bit        Muxes := 2     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4129  
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design PacketSequencer__GB0 has port P[14] driven by constant 0
WARNING: [Synth 8-3917] design PacketSequencer__GB0 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design PacketSequencer__GB0 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design PacketSequencer__GB0 has port P[0] driven by constant 0
INFO: [Synth 8-4471] merging register 'header_index_reg[2:0]' into 'header_index_reg[2:0]' [C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.srcs/sources_1/new/FIFO_Stack.vhd:52]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:14:21 ; elapsed = 00:14:38 . Memory (MB): peak = 3120.266 ; gain = 2399.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:14:58 ; elapsed = 00:15:16 . Memory (MB): peak = 3120.266 ; gain = 2399.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:15:37 ; elapsed = 00:15:55 . Memory (MB): peak = 3189.609 ; gain = 2469.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:15:37 ; elapsed = 00:15:55 . Memory (MB): peak = 3189.609 ; gain = 2469.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:15:43 ; elapsed = 00:16:01 . Memory (MB): peak = 3189.609 ; gain = 2469.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:15:43 ; elapsed = 00:16:01 . Memory (MB): peak = 3189.609 ; gain = 2469.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:15:43 ; elapsed = 00:16:01 . Memory (MB): peak = 3189.609 ; gain = 2469.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:15:43 ; elapsed = 00:16:01 . Memory (MB): peak = 3189.609 ; gain = 2469.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:43 ; elapsed = 00:16:01 . Memory (MB): peak = 3189.609 ; gain = 2469.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:15:43 ; elapsed = 00:16:01 . Memory (MB): peak = 3189.609 ; gain = 2469.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:15:43 ; elapsed = 00:16:01 . Memory (MB): peak = 3189.609 ; gain = 2469.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:14:16 ; elapsed = 00:15:21 . Memory (MB): peak = 3189.609 ; gain = 2270.113
Synthesis Optimization Complete : Time (s): cpu = 00:15:43 ; elapsed = 00:16:02 . Memory (MB): peak = 3189.609 ; gain = 2469.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3189.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3189.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a3a88369
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:48 ; elapsed = 00:16:19 . Memory (MB): peak = 3189.609 ; gain = 2701.699
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3189.609 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdhoa/Documents/hwsw/CCSDS_Projekt/SourceCode/CCSDS_Stack_Projekt.runs/synth_1/TopLevel.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file TopLevel_utilization_synth.rpt -pb TopLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 11 10:38:06 2025...
