// Seed: 2669571103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_5 = 0;
  output wire id_1;
  always @(negedge id_3 or -1) #1;
endmodule
module module_1 #(
    parameter id_2 = 32'd39,
    parameter id_4 = 32'd69
) (
    output wand id_0,
    input tri id_1,
    input supply0 _id_2,
    output wor id_3,
    input tri _id_4
    , id_8,
    output tri id_5,
    output wand id_6
);
  wire [id_2 : id_4] id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_8,
      id_8,
      id_10,
      id_8,
      id_8
  );
  assign id_6 = -1;
endmodule
