
F407-EFALCON.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd3c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d0  0800ced0  0800ced0  0001ced0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d4a0  0800d4a0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800d4a0  0800d4a0  0001d4a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d4a8  0800d4a8  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d4a8  0800d4a8  0001d4a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d4ac  0800d4ac  0001d4ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800d4b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b68  200001e0  0800d690  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d48  0800d690  00020d48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014bba  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000028af  00000000  00000000  00034dca  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011c8  00000000  00000000  00037680  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010c8  00000000  00000000  00038848  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000223fe  00000000  00000000  00039910  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000db3f  00000000  00000000  0005bd0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ce512  00000000  00000000  0006984d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00137d5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000582c  00000000  00000000  00137ddc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ceb4 	.word	0x0800ceb4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800ceb4 	.word	0x0800ceb4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_ldivmod>:
 8000c48:	b97b      	cbnz	r3, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4a:	b972      	cbnz	r2, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bfbe      	ittt	lt
 8000c50:	2000      	movlt	r0, #0
 8000c52:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c56:	e006      	blt.n	8000c66 <__aeabi_ldivmod+0x1e>
 8000c58:	bf08      	it	eq
 8000c5a:	2800      	cmpeq	r0, #0
 8000c5c:	bf1c      	itt	ne
 8000c5e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c62:	f04f 30ff 	movne.w	r0, #4294967295
 8000c66:	f000 b9bd 	b.w	8000fe4 <__aeabi_idiv0>
 8000c6a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c72:	2900      	cmp	r1, #0
 8000c74:	db09      	blt.n	8000c8a <__aeabi_ldivmod+0x42>
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db1a      	blt.n	8000cb0 <__aeabi_ldivmod+0x68>
 8000c7a:	f000 f84d 	bl	8000d18 <__udivmoddi4>
 8000c7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c86:	b004      	add	sp, #16
 8000c88:	4770      	bx	lr
 8000c8a:	4240      	negs	r0, r0
 8000c8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db1b      	blt.n	8000ccc <__aeabi_ldivmod+0x84>
 8000c94:	f000 f840 	bl	8000d18 <__udivmoddi4>
 8000c98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca0:	b004      	add	sp, #16
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	4252      	negs	r2, r2
 8000caa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cae:	4770      	bx	lr
 8000cb0:	4252      	negs	r2, r2
 8000cb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb6:	f000 f82f 	bl	8000d18 <__udivmoddi4>
 8000cba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc2:	b004      	add	sp, #16
 8000cc4:	4240      	negs	r0, r0
 8000cc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cca:	4770      	bx	lr
 8000ccc:	4252      	negs	r2, r2
 8000cce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd2:	f000 f821 	bl	8000d18 <__udivmoddi4>
 8000cd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cde:	b004      	add	sp, #16
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b972 	b.w	8000fe4 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f806 	bl	8000d18 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__udivmoddi4>:
 8000d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d1c:	9e08      	ldr	r6, [sp, #32]
 8000d1e:	4604      	mov	r4, r0
 8000d20:	4688      	mov	r8, r1
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d14b      	bne.n	8000dbe <__udivmoddi4+0xa6>
 8000d26:	428a      	cmp	r2, r1
 8000d28:	4615      	mov	r5, r2
 8000d2a:	d967      	bls.n	8000dfc <__udivmoddi4+0xe4>
 8000d2c:	fab2 f282 	clz	r2, r2
 8000d30:	b14a      	cbz	r2, 8000d46 <__udivmoddi4+0x2e>
 8000d32:	f1c2 0720 	rsb	r7, r2, #32
 8000d36:	fa01 f302 	lsl.w	r3, r1, r2
 8000d3a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d3e:	4095      	lsls	r5, r2
 8000d40:	ea47 0803 	orr.w	r8, r7, r3
 8000d44:	4094      	lsls	r4, r2
 8000d46:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d4a:	0c23      	lsrs	r3, r4, #16
 8000d4c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d50:	fa1f fc85 	uxth.w	ip, r5
 8000d54:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d58:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d5c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d60:	4299      	cmp	r1, r3
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x60>
 8000d64:	18eb      	adds	r3, r5, r3
 8000d66:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d6a:	f080 811b 	bcs.w	8000fa4 <__udivmoddi4+0x28c>
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	f240 8118 	bls.w	8000fa4 <__udivmoddi4+0x28c>
 8000d74:	3f02      	subs	r7, #2
 8000d76:	442b      	add	r3, r5
 8000d78:	1a5b      	subs	r3, r3, r1
 8000d7a:	b2a4      	uxth	r4, r4
 8000d7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d88:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d8c:	45a4      	cmp	ip, r4
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x8c>
 8000d90:	192c      	adds	r4, r5, r4
 8000d92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d96:	f080 8107 	bcs.w	8000fa8 <__udivmoddi4+0x290>
 8000d9a:	45a4      	cmp	ip, r4
 8000d9c:	f240 8104 	bls.w	8000fa8 <__udivmoddi4+0x290>
 8000da0:	3802      	subs	r0, #2
 8000da2:	442c      	add	r4, r5
 8000da4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000da8:	eba4 040c 	sub.w	r4, r4, ip
 8000dac:	2700      	movs	r7, #0
 8000dae:	b11e      	cbz	r6, 8000db8 <__udivmoddi4+0xa0>
 8000db0:	40d4      	lsrs	r4, r2
 8000db2:	2300      	movs	r3, #0
 8000db4:	e9c6 4300 	strd	r4, r3, [r6]
 8000db8:	4639      	mov	r1, r7
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0xbe>
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	f000 80eb 	beq.w	8000f9e <__udivmoddi4+0x286>
 8000dc8:	2700      	movs	r7, #0
 8000dca:	e9c6 0100 	strd	r0, r1, [r6]
 8000dce:	4638      	mov	r0, r7
 8000dd0:	4639      	mov	r1, r7
 8000dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd6:	fab3 f783 	clz	r7, r3
 8000dda:	2f00      	cmp	r7, #0
 8000ddc:	d147      	bne.n	8000e6e <__udivmoddi4+0x156>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d302      	bcc.n	8000de8 <__udivmoddi4+0xd0>
 8000de2:	4282      	cmp	r2, r0
 8000de4:	f200 80fa 	bhi.w	8000fdc <__udivmoddi4+0x2c4>
 8000de8:	1a84      	subs	r4, r0, r2
 8000dea:	eb61 0303 	sbc.w	r3, r1, r3
 8000dee:	2001      	movs	r0, #1
 8000df0:	4698      	mov	r8, r3
 8000df2:	2e00      	cmp	r6, #0
 8000df4:	d0e0      	beq.n	8000db8 <__udivmoddi4+0xa0>
 8000df6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dfa:	e7dd      	b.n	8000db8 <__udivmoddi4+0xa0>
 8000dfc:	b902      	cbnz	r2, 8000e00 <__udivmoddi4+0xe8>
 8000dfe:	deff      	udf	#255	; 0xff
 8000e00:	fab2 f282 	clz	r2, r2
 8000e04:	2a00      	cmp	r2, #0
 8000e06:	f040 808f 	bne.w	8000f28 <__udivmoddi4+0x210>
 8000e0a:	1b49      	subs	r1, r1, r5
 8000e0c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e10:	fa1f f885 	uxth.w	r8, r5
 8000e14:	2701      	movs	r7, #1
 8000e16:	fbb1 fcfe 	udiv	ip, r1, lr
 8000e1a:	0c23      	lsrs	r3, r4, #16
 8000e1c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e20:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e24:	fb08 f10c 	mul.w	r1, r8, ip
 8000e28:	4299      	cmp	r1, r3
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x124>
 8000e2c:	18eb      	adds	r3, r5, r3
 8000e2e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e32:	d202      	bcs.n	8000e3a <__udivmoddi4+0x122>
 8000e34:	4299      	cmp	r1, r3
 8000e36:	f200 80cd 	bhi.w	8000fd4 <__udivmoddi4+0x2bc>
 8000e3a:	4684      	mov	ip, r0
 8000e3c:	1a59      	subs	r1, r3, r1
 8000e3e:	b2a3      	uxth	r3, r4
 8000e40:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e44:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e48:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e4c:	fb08 f800 	mul.w	r8, r8, r0
 8000e50:	45a0      	cmp	r8, r4
 8000e52:	d907      	bls.n	8000e64 <__udivmoddi4+0x14c>
 8000e54:	192c      	adds	r4, r5, r4
 8000e56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e5a:	d202      	bcs.n	8000e62 <__udivmoddi4+0x14a>
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	f200 80b6 	bhi.w	8000fce <__udivmoddi4+0x2b6>
 8000e62:	4618      	mov	r0, r3
 8000e64:	eba4 0408 	sub.w	r4, r4, r8
 8000e68:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e6c:	e79f      	b.n	8000dae <__udivmoddi4+0x96>
 8000e6e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e72:	40bb      	lsls	r3, r7
 8000e74:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e78:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e7c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e80:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e84:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e88:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e8c:	4325      	orrs	r5, r4
 8000e8e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e92:	0c2c      	lsrs	r4, r5, #16
 8000e94:	fb08 3319 	mls	r3, r8, r9, r3
 8000e98:	fa1f fa8e 	uxth.w	sl, lr
 8000e9c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ea0:	fb09 f40a 	mul.w	r4, r9, sl
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	fa02 f207 	lsl.w	r2, r2, r7
 8000eaa:	fa00 f107 	lsl.w	r1, r0, r7
 8000eae:	d90b      	bls.n	8000ec8 <__udivmoddi4+0x1b0>
 8000eb0:	eb1e 0303 	adds.w	r3, lr, r3
 8000eb4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000eb8:	f080 8087 	bcs.w	8000fca <__udivmoddi4+0x2b2>
 8000ebc:	429c      	cmp	r4, r3
 8000ebe:	f240 8084 	bls.w	8000fca <__udivmoddi4+0x2b2>
 8000ec2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ec6:	4473      	add	r3, lr
 8000ec8:	1b1b      	subs	r3, r3, r4
 8000eca:	b2ad      	uxth	r5, r5
 8000ecc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ed0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ed4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ed8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000edc:	45a2      	cmp	sl, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1da>
 8000ee0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ee4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ee8:	d26b      	bcs.n	8000fc2 <__udivmoddi4+0x2aa>
 8000eea:	45a2      	cmp	sl, r4
 8000eec:	d969      	bls.n	8000fc2 <__udivmoddi4+0x2aa>
 8000eee:	3802      	subs	r0, #2
 8000ef0:	4474      	add	r4, lr
 8000ef2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ef6:	fba0 8902 	umull	r8, r9, r0, r2
 8000efa:	eba4 040a 	sub.w	r4, r4, sl
 8000efe:	454c      	cmp	r4, r9
 8000f00:	46c2      	mov	sl, r8
 8000f02:	464b      	mov	r3, r9
 8000f04:	d354      	bcc.n	8000fb0 <__udivmoddi4+0x298>
 8000f06:	d051      	beq.n	8000fac <__udivmoddi4+0x294>
 8000f08:	2e00      	cmp	r6, #0
 8000f0a:	d069      	beq.n	8000fe0 <__udivmoddi4+0x2c8>
 8000f0c:	ebb1 050a 	subs.w	r5, r1, sl
 8000f10:	eb64 0403 	sbc.w	r4, r4, r3
 8000f14:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000f18:	40fd      	lsrs	r5, r7
 8000f1a:	40fc      	lsrs	r4, r7
 8000f1c:	ea4c 0505 	orr.w	r5, ip, r5
 8000f20:	e9c6 5400 	strd	r5, r4, [r6]
 8000f24:	2700      	movs	r7, #0
 8000f26:	e747      	b.n	8000db8 <__udivmoddi4+0xa0>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f30:	4095      	lsls	r5, r2
 8000f32:	fa01 f002 	lsl.w	r0, r1, r2
 8000f36:	fa21 f303 	lsr.w	r3, r1, r3
 8000f3a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f3e:	4338      	orrs	r0, r7
 8000f40:	0c01      	lsrs	r1, r0, #16
 8000f42:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f46:	fa1f f885 	uxth.w	r8, r5
 8000f4a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f52:	fb07 f308 	mul.w	r3, r7, r8
 8000f56:	428b      	cmp	r3, r1
 8000f58:	fa04 f402 	lsl.w	r4, r4, r2
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x256>
 8000f5e:	1869      	adds	r1, r5, r1
 8000f60:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f64:	d22f      	bcs.n	8000fc6 <__udivmoddi4+0x2ae>
 8000f66:	428b      	cmp	r3, r1
 8000f68:	d92d      	bls.n	8000fc6 <__udivmoddi4+0x2ae>
 8000f6a:	3f02      	subs	r7, #2
 8000f6c:	4429      	add	r1, r5
 8000f6e:	1acb      	subs	r3, r1, r3
 8000f70:	b281      	uxth	r1, r0
 8000f72:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f76:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb00 f308 	mul.w	r3, r0, r8
 8000f82:	428b      	cmp	r3, r1
 8000f84:	d907      	bls.n	8000f96 <__udivmoddi4+0x27e>
 8000f86:	1869      	adds	r1, r5, r1
 8000f88:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f8c:	d217      	bcs.n	8000fbe <__udivmoddi4+0x2a6>
 8000f8e:	428b      	cmp	r3, r1
 8000f90:	d915      	bls.n	8000fbe <__udivmoddi4+0x2a6>
 8000f92:	3802      	subs	r0, #2
 8000f94:	4429      	add	r1, r5
 8000f96:	1ac9      	subs	r1, r1, r3
 8000f98:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f9c:	e73b      	b.n	8000e16 <__udivmoddi4+0xfe>
 8000f9e:	4637      	mov	r7, r6
 8000fa0:	4630      	mov	r0, r6
 8000fa2:	e709      	b.n	8000db8 <__udivmoddi4+0xa0>
 8000fa4:	4607      	mov	r7, r0
 8000fa6:	e6e7      	b.n	8000d78 <__udivmoddi4+0x60>
 8000fa8:	4618      	mov	r0, r3
 8000faa:	e6fb      	b.n	8000da4 <__udivmoddi4+0x8c>
 8000fac:	4541      	cmp	r1, r8
 8000fae:	d2ab      	bcs.n	8000f08 <__udivmoddi4+0x1f0>
 8000fb0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000fb4:	eb69 020e 	sbc.w	r2, r9, lr
 8000fb8:	3801      	subs	r0, #1
 8000fba:	4613      	mov	r3, r2
 8000fbc:	e7a4      	b.n	8000f08 <__udivmoddi4+0x1f0>
 8000fbe:	4660      	mov	r0, ip
 8000fc0:	e7e9      	b.n	8000f96 <__udivmoddi4+0x27e>
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	e795      	b.n	8000ef2 <__udivmoddi4+0x1da>
 8000fc6:	4667      	mov	r7, ip
 8000fc8:	e7d1      	b.n	8000f6e <__udivmoddi4+0x256>
 8000fca:	4681      	mov	r9, r0
 8000fcc:	e77c      	b.n	8000ec8 <__udivmoddi4+0x1b0>
 8000fce:	3802      	subs	r0, #2
 8000fd0:	442c      	add	r4, r5
 8000fd2:	e747      	b.n	8000e64 <__udivmoddi4+0x14c>
 8000fd4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fd8:	442b      	add	r3, r5
 8000fda:	e72f      	b.n	8000e3c <__udivmoddi4+0x124>
 8000fdc:	4638      	mov	r0, r7
 8000fde:	e708      	b.n	8000df2 <__udivmoddi4+0xda>
 8000fe0:	4637      	mov	r7, r6
 8000fe2:	e6e9      	b.n	8000db8 <__udivmoddi4+0xa0>

08000fe4 <__aeabi_idiv0>:
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop

08000fe8 <HMC5883L_initialize>:
 * averaging, 15 Hz data output rate, normal measurement bias, a,d 1090 gain (in
 * terms of LSB/Gauss). Be sure to adjust any settings you need specifically
 * after initialization, especially the gain settings if you happen to be seeing
 * a lot of -4096 values (see the datasheet for mor information).
 */
void HMC5883L_initialize() {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
    devAddr = HMC5883L_DEFAULT_ADDRESS;
 8000fec:	4b08      	ldr	r3, [pc, #32]	; (8001010 <HMC5883L_initialize+0x28>)
 8000fee:	221e      	movs	r2, #30
 8000ff0:	701a      	strb	r2, [r3, #0]
    // write CONFIG_A register
    I2Cdev_writeByte(devAddr, HMC5883L_RA_CONFIG_A,
 8000ff2:	4b07      	ldr	r3, [pc, #28]	; (8001010 <HMC5883L_initialize+0x28>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2270      	movs	r2, #112	; 0x70
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 f8a8 	bl	8001150 <I2Cdev_writeByte>
        (HMC5883L_AVERAGING_8 << (HMC5883L_CRA_AVERAGE_BIT - HMC5883L_CRA_AVERAGE_LENGTH + 1)) |
        (HMC5883L_RATE_15     << (HMC5883L_CRA_RATE_BIT - HMC5883L_CRA_RATE_LENGTH + 1)) |
        (HMC5883L_BIAS_NORMAL << (HMC5883L_CRA_BIAS_BIT - HMC5883L_CRA_BIAS_LENGTH + 1)));

    // write CONFIG_B register
    HMC5883L_setGain(HMC5883L_GAIN_1090);
 8001000:	2001      	movs	r0, #1
 8001002:	f000 f831 	bl	8001068 <HMC5883L_setGain>

    // write MODE register
    HMC5883L_setMode(HMC5883L_MODE_CONTINUOUS);
 8001006:	2000      	movs	r0, #0
 8001008:	f000 f842 	bl	8001090 <HMC5883L_setMode>
}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}
 8001010:	200001fc 	.word	0x200001fc

08001014 <HMC5883L_testConnection>:

/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, false otherwise
 */
bool HMC5883L_testConnection() {
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af02      	add	r7, sp, #8
    if (I2Cdev_readBytes(devAddr, HMC5883L_RA_ID_A, 3, buffer, 0) == 3) {
 800101a:	4b11      	ldr	r3, [pc, #68]	; (8001060 <HMC5883L_testConnection+0x4c>)
 800101c:	7818      	ldrb	r0, [r3, #0]
 800101e:	2300      	movs	r3, #0
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	4b10      	ldr	r3, [pc, #64]	; (8001064 <HMC5883L_testConnection+0x50>)
 8001024:	2203      	movs	r2, #3
 8001026:	210a      	movs	r1, #10
 8001028:	f000 f85a 	bl	80010e0 <I2Cdev_readBytes>
 800102c:	4603      	mov	r3, r0
 800102e:	2b03      	cmp	r3, #3
 8001030:	d112      	bne.n	8001058 <HMC5883L_testConnection+0x44>
        return (buffer[0] == 'H' && buffer[1] == '4' && buffer[2] == '3');
 8001032:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <HMC5883L_testConnection+0x50>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b48      	cmp	r3, #72	; 0x48
 8001038:	d109      	bne.n	800104e <HMC5883L_testConnection+0x3a>
 800103a:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <HMC5883L_testConnection+0x50>)
 800103c:	785b      	ldrb	r3, [r3, #1]
 800103e:	2b34      	cmp	r3, #52	; 0x34
 8001040:	d105      	bne.n	800104e <HMC5883L_testConnection+0x3a>
 8001042:	4b08      	ldr	r3, [pc, #32]	; (8001064 <HMC5883L_testConnection+0x50>)
 8001044:	789b      	ldrb	r3, [r3, #2]
 8001046:	2b33      	cmp	r3, #51	; 0x33
 8001048:	d101      	bne.n	800104e <HMC5883L_testConnection+0x3a>
 800104a:	2301      	movs	r3, #1
 800104c:	e000      	b.n	8001050 <HMC5883L_testConnection+0x3c>
 800104e:	2300      	movs	r3, #0
 8001050:	f003 0301 	and.w	r3, r3, #1
 8001054:	b2db      	uxtb	r3, r3
 8001056:	e000      	b.n	800105a <HMC5883L_testConnection+0x46>
    }
    return false;
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	200001fc 	.word	0x200001fc
 8001064:	20000200 	.word	0x20000200

08001068 <HMC5883L_setGain>:
 * @see getGain()
 * @see HMC5883L_RA_CONFIG_B
 * @see HMC5883L_CRB_GAIN_BIT
 * @see HMC5883L_CRB_GAIN_LENGTH
 */
void HMC5883L_setGain(uint8_t gain) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 4-0 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
    I2Cdev_writeByte(devAddr, HMC5883L_RA_CONFIG_B, gain << (HMC5883L_CRB_GAIN_BIT - HMC5883L_CRB_GAIN_LENGTH + 1));
 8001072:	4b06      	ldr	r3, [pc, #24]	; (800108c <HMC5883L_setGain+0x24>)
 8001074:	7818      	ldrb	r0, [r3, #0]
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	015b      	lsls	r3, r3, #5
 800107a:	b2db      	uxtb	r3, r3
 800107c:	461a      	mov	r2, r3
 800107e:	2101      	movs	r1, #1
 8001080:	f000 f866 	bl	8001150 <I2Cdev_writeByte>
}
 8001084:	bf00      	nop
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	200001fc 	.word	0x200001fc

08001090 <HMC5883L_setMode>:
 * @see HMC5883L_MODE_IDLE
 * @see HMC5883L_RA_MODE
 * @see HMC5883L_MODEREG_BIT
 * @see HMC5883L_MODEREG_LENGTH
 */
void HMC5883L_setMode(uint8_t newMode) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 7-2 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
    I2Cdev_writeByte(devAddr, HMC5883L_RA_MODE, newMode << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1));
 800109a:	4b07      	ldr	r3, [pc, #28]	; (80010b8 <HMC5883L_setMode+0x28>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	79fa      	ldrb	r2, [r7, #7]
 80010a0:	2102      	movs	r1, #2
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 f854 	bl	8001150 <I2Cdev_writeByte>
    mode = newMode; // track to tell if we have to clear bit 7 after a read
 80010a8:	4a04      	ldr	r2, [pc, #16]	; (80010bc <HMC5883L_setMode+0x2c>)
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	7013      	strb	r3, [r2, #0]
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200001fc 	.word	0x200001fc
 80010bc:	20000206 	.word	0x20000206

080010c0 <I2Cdev_init>:
uint16_t I2Cdev_readTimeout = I2CDEV_DEFAULT_READ_TIMEOUT;

/** Sets device handle to use for communications
 * You can call this function and set any other device at any moment
 */
void I2Cdev_init(I2C_HandleTypeDef * hi2c){
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
	I2Cdev_hi2c = hi2c;
 80010c8:	4a04      	ldr	r2, [pc, #16]	; (80010dc <I2Cdev_init+0x1c>)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6013      	str	r3, [r2, #0]
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	20000208 	.word	0x20000208

080010e0 <I2Cdev_readBytes>:
 * @param data Buffer to store read data in
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Number of bytes read (-1 indicates failure)
 */
uint8_t I2Cdev_readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data, uint16_t timeout)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af02      	add	r7, sp, #8
 80010e6:	603b      	str	r3, [r7, #0]
 80010e8:	4603      	mov	r3, r0
 80010ea:	71fb      	strb	r3, [r7, #7]
 80010ec:	460b      	mov	r3, r1
 80010ee:	71bb      	strb	r3, [r7, #6]
 80010f0:	4613      	mov	r3, r2
 80010f2:	717b      	strb	r3, [r7, #5]
    uint16_t tout = timeout > 0 ? timeout : I2CDEV_DEFAULT_READ_TIMEOUT;
 80010f4:	8b3b      	ldrh	r3, [r7, #24]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <I2Cdev_readBytes+0x1e>
 80010fa:	8b3b      	ldrh	r3, [r7, #24]
 80010fc:	e001      	b.n	8001102 <I2Cdev_readBytes+0x22>
 80010fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001102:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(I2Cdev_hi2c, devAddr << 1, &regAddr, 1, tout);
 8001104:	4b11      	ldr	r3, [pc, #68]	; (800114c <I2Cdev_readBytes+0x6c>)
 8001106:	6818      	ldr	r0, [r3, #0]
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	b29b      	uxth	r3, r3
 800110c:	005b      	lsls	r3, r3, #1
 800110e:	b299      	uxth	r1, r3
 8001110:	89fb      	ldrh	r3, [r7, #14]
 8001112:	1dba      	adds	r2, r7, #6
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	2301      	movs	r3, #1
 8001118:	f004 fdac 	bl	8005c74 <HAL_I2C_Master_Transmit>
    if (HAL_I2C_Master_Receive(I2Cdev_hi2c, devAddr << 1, data, length, tout) == HAL_OK) return length;
 800111c:	4b0b      	ldr	r3, [pc, #44]	; (800114c <I2Cdev_readBytes+0x6c>)
 800111e:	6818      	ldr	r0, [r3, #0]
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	b29b      	uxth	r3, r3
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	b299      	uxth	r1, r3
 8001128:	797b      	ldrb	r3, [r7, #5]
 800112a:	b29a      	uxth	r2, r3
 800112c:	89fb      	ldrh	r3, [r7, #14]
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	4613      	mov	r3, r2
 8001132:	683a      	ldr	r2, [r7, #0]
 8001134:	f004 fe9c 	bl	8005e70 <HAL_I2C_Master_Receive>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d101      	bne.n	8001142 <I2Cdev_readBytes+0x62>
 800113e:	797b      	ldrb	r3, [r7, #5]
 8001140:	e000      	b.n	8001144 <I2Cdev_readBytes+0x64>
    return -1;
 8001142:	23ff      	movs	r3, #255	; 0xff
}
 8001144:	4618      	mov	r0, r3
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000208 	.word	0x20000208

08001150 <I2Cdev_writeByte>:
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	71fb      	strb	r3, [r7, #7]
 800115a:	460b      	mov	r3, r1
 800115c:	71bb      	strb	r3, [r7, #6]
 800115e:	4613      	mov	r3, r2
 8001160:	717b      	strb	r3, [r7, #5]
    return I2Cdev_writeBytes(devAddr, regAddr, 1, &data);
 8001162:	1d7b      	adds	r3, r7, #5
 8001164:	79b9      	ldrb	r1, [r7, #6]
 8001166:	79f8      	ldrb	r0, [r7, #7]
 8001168:	2201      	movs	r2, #1
 800116a:	f000 f805 	bl	8001178 <I2Cdev_writeBytes>
 800116e:	4603      	mov	r3, r0
}
 8001170:	4618      	mov	r0, r3
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <I2Cdev_writeBytes>:
 * @param length Number of bytes to write
 * @param data Buffer to copy new data from
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* pData)
{
 8001178:	b590      	push	{r4, r7, lr}
 800117a:	b089      	sub	sp, #36	; 0x24
 800117c:	af04      	add	r7, sp, #16
 800117e:	603b      	str	r3, [r7, #0]
 8001180:	4603      	mov	r3, r0
 8001182:	71fb      	strb	r3, [r7, #7]
 8001184:	460b      	mov	r3, r1
 8001186:	71bb      	strb	r3, [r7, #6]
 8001188:	4613      	mov	r3, r2
 800118a:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(I2Cdev_hi2c, devAddr << 1, regAddr, I2C_MEMADD_SIZE_8BIT, pData, length, 1000);
 800118c:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <I2Cdev_writeBytes+0x58>)
 800118e:	6818      	ldr	r0, [r3, #0]
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	b29b      	uxth	r3, r3
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	b299      	uxth	r1, r3
 8001198:	79bb      	ldrb	r3, [r7, #6]
 800119a:	b29c      	uxth	r4, r3
 800119c:	797b      	ldrb	r3, [r7, #5]
 800119e:	b29b      	uxth	r3, r3
 80011a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011a4:	9202      	str	r2, [sp, #8]
 80011a6:	9301      	str	r3, [sp, #4]
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2301      	movs	r3, #1
 80011ae:	4622      	mov	r2, r4
 80011b0:	f005 f884 	bl	80062bc <HAL_I2C_Mem_Write>
 80011b4:	4603      	mov	r3, r0
 80011b6:	73fb      	strb	r3, [r7, #15]
    return status == HAL_OK;
 80011b8:	7bfb      	ldrb	r3, [r7, #15]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	bf0c      	ite	eq
 80011be:	2301      	moveq	r3, #1
 80011c0:	2300      	movne	r3, #0
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	b29b      	uxth	r3, r3
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3714      	adds	r7, #20
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd90      	pop	{r4, r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000208 	.word	0x20000208

080011d4 <kalman_init>:
 80011d4:	b480      	push	{r7}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	ed87 0a02 	vstr	s0, [r7, #8]
 80011e0:	edc7 0a01 	vstr	s1, [r7, #4]
 80011e4:	ed87 1a00 	vstr	s2, [r7]
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	683a      	ldr	r2, [r7, #0]
 80011f8:	609a      	str	r2, [r3, #8]
 80011fa:	bf00      	nop
 80011fc:	3714      	adds	r7, #20
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <bmp280_init_default_params>:

#define BMP280_RESET_VALUE     0xB6



void bmp280_init_default_params(bmp280_params_t *params) {
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2203      	movs	r2, #3
 8001212:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_2;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2201      	movs	r2, #1
 8001218:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_HIGH_RES;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2204      	movs	r2, #4
 800121e:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_ULTRA_LOW_POWER;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2201      	movs	r2, #1
 8001224:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_SKIPPED;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2200      	movs	r2, #0
 800122a:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_05;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	715a      	strb	r2, [r3, #5]
}
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 800123e:	b580      	push	{r7, lr}
 8001240:	b08a      	sub	sp, #40	; 0x28
 8001242:	af04      	add	r7, sp, #16
 8001244:	60f8      	str	r0, [r7, #12]
 8001246:	460b      	mov	r3, r1
 8001248:	607a      	str	r2, [r7, #4]
 800124a:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001258:	7afb      	ldrb	r3, [r7, #11]
 800125a:	b29a      	uxth	r2, r3
 800125c:	8af9      	ldrh	r1, [r7, #22]
 800125e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001262:	9302      	str	r3, [sp, #8]
 8001264:	2302      	movs	r3, #2
 8001266:	9301      	str	r3, [sp, #4]
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	2301      	movs	r3, #1
 8001270:	f005 f91e 	bl	80064b0 <HAL_I2C_Mem_Read>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d10b      	bne.n	8001292 <read_register16+0x54>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 800127a:	7d7b      	ldrb	r3, [r7, #21]
 800127c:	021b      	lsls	r3, r3, #8
 800127e:	b21a      	sxth	r2, r3
 8001280:	7d3b      	ldrb	r3, [r7, #20]
 8001282:	b21b      	sxth	r3, r3
 8001284:	4313      	orrs	r3, r2
 8001286:	b21b      	sxth	r3, r3
 8001288:	b29a      	uxth	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	801a      	strh	r2, [r3, #0]
		return true;
 800128e:	2301      	movs	r3, #1
 8001290:	e000      	b.n	8001294 <read_register16+0x56>
	} else
		return false;
 8001292:	2300      	movs	r3, #0

}
 8001294:	4618      	mov	r0, r3
 8001296:	3718      	adds	r7, #24
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 800129c:	b590      	push	{r4, r7, lr}
 800129e:	b08b      	sub	sp, #44	; 0x2c
 80012a0:	af04      	add	r7, sp, #16
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	607a      	str	r2, [r7, #4]
 80012a6:	461a      	mov	r2, r3
 80012a8:	460b      	mov	r3, r1
 80012aa:	72fb      	strb	r3, [r7, #11]
 80012ac:	4613      	mov	r3, r2
 80012ae:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80012bc:	7afb      	ldrb	r3, [r7, #11]
 80012be:	b29c      	uxth	r4, r3
 80012c0:	7abb      	ldrb	r3, [r7, #10]
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	8af9      	ldrh	r1, [r7, #22]
 80012c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ca:	9202      	str	r2, [sp, #8]
 80012cc:	9301      	str	r3, [sp, #4]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2301      	movs	r3, #1
 80012d4:	4622      	mov	r2, r4
 80012d6:	f005 f8eb 	bl	80064b0 <HAL_I2C_Mem_Read>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d101      	bne.n	80012e4 <read_data+0x48>
		return 0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	e000      	b.n	80012e6 <read_data+0x4a>
	else
		return 1;
 80012e4:	2301      	movs	r3, #1

}
 80012e6:	4618      	mov	r0, r3
 80012e8:	371c      	adds	r7, #28
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd90      	pop	{r4, r7, pc}

080012ee <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b082      	sub	sp, #8
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	461a      	mov	r2, r3
 80012fa:	2188      	movs	r1, #136	; 0x88
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f7ff ff9e 	bl	800123e <read_register16>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d06f      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3302      	adds	r3, #2
 800130c:	461a      	mov	r2, r3
 800130e:	218a      	movs	r1, #138	; 0x8a
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff ff94 	bl	800123e <read_register16>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d065      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3304      	adds	r3, #4
 8001320:	461a      	mov	r2, r3
 8001322:	218c      	movs	r1, #140	; 0x8c
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f7ff ff8a 	bl	800123e <read_register16>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d05b      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3306      	adds	r3, #6
 8001334:	461a      	mov	r2, r3
 8001336:	218e      	movs	r1, #142	; 0x8e
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff ff80 	bl	800123e <read_register16>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d051      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	3308      	adds	r3, #8
 8001348:	461a      	mov	r2, r3
 800134a:	2190      	movs	r1, #144	; 0x90
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f7ff ff76 	bl	800123e <read_register16>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d047      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	330a      	adds	r3, #10
 800135c:	461a      	mov	r2, r3
 800135e:	2192      	movs	r1, #146	; 0x92
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff ff6c 	bl	800123e <read_register16>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d03d      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	330c      	adds	r3, #12
 8001370:	461a      	mov	r2, r3
 8001372:	2194      	movs	r1, #148	; 0x94
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f7ff ff62 	bl	800123e <read_register16>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d033      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	330e      	adds	r3, #14
 8001384:	461a      	mov	r2, r3
 8001386:	2196      	movs	r1, #150	; 0x96
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7ff ff58 	bl	800123e <read_register16>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d029      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	3310      	adds	r3, #16
 8001398:	461a      	mov	r2, r3
 800139a:	2198      	movs	r1, #152	; 0x98
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7ff ff4e 	bl	800123e <read_register16>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d01f      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	3312      	adds	r3, #18
 80013ac:	461a      	mov	r2, r3
 80013ae:	219a      	movs	r1, #154	; 0x9a
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f7ff ff44 	bl	800123e <read_register16>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d015      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3314      	adds	r3, #20
 80013c0:	461a      	mov	r2, r3
 80013c2:	219c      	movs	r1, #156	; 0x9c
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7ff ff3a 	bl	800123e <read_register16>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d00b      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 80013d4:	461a      	mov	r2, r3
 80013d6:	219e      	movs	r1, #158	; 0x9e
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff ff30 	bl	800123e <read_register16>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <read_calibration_data+0xfa>

		return true;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e000      	b.n	80013ea <read_calibration_data+0xfc>
	}

	return false;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b084      	sub	sp, #16
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f103 0218 	add.w	r2, r3, #24
 8001400:	2301      	movs	r3, #1
 8001402:	21a1      	movs	r1, #161	; 0xa1
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7ff ff49 	bl	800129c <read_data>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d14b      	bne.n	80014a8 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	331a      	adds	r3, #26
 8001414:	461a      	mov	r2, r3
 8001416:	21e1      	movs	r1, #225	; 0xe1
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f7ff ff10 	bl	800123e <read_register16>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d041      	beq.n	80014a8 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f103 021c 	add.w	r2, r3, #28
 800142a:	2301      	movs	r3, #1
 800142c:	21e3      	movs	r1, #227	; 0xe3
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f7ff ff34 	bl	800129c <read_data>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d136      	bne.n	80014a8 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 800143a:	f107 030e 	add.w	r3, r7, #14
 800143e:	461a      	mov	r2, r3
 8001440:	21e4      	movs	r1, #228	; 0xe4
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff fefb 	bl	800123e <read_register16>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d02c      	beq.n	80014a8 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 800144e:	f107 030c 	add.w	r3, r7, #12
 8001452:	461a      	mov	r2, r3
 8001454:	21e5      	movs	r1, #229	; 0xe5
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f7ff fef1 	bl	800123e <read_register16>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d022      	beq.n	80014a8 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f103 0222 	add.w	r2, r3, #34	; 0x22
 8001468:	2301      	movs	r3, #1
 800146a:	21e7      	movs	r1, #231	; 0xe7
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f7ff ff15 	bl	800129c <read_data>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d117      	bne.n	80014a8 <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 8001478:	89fb      	ldrh	r3, [r7, #14]
 800147a:	011b      	lsls	r3, r3, #4
 800147c:	b21b      	sxth	r3, r3
 800147e:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 8001482:	b21a      	sxth	r2, r3
 8001484:	89fb      	ldrh	r3, [r7, #14]
 8001486:	121b      	asrs	r3, r3, #8
 8001488:	b21b      	sxth	r3, r3
 800148a:	f003 030f 	and.w	r3, r3, #15
 800148e:	b21b      	sxth	r3, r3
 8001490:	4313      	orrs	r3, r2
 8001492:	b21a      	sxth	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 8001498:	89bb      	ldrh	r3, [r7, #12]
 800149a:	091b      	lsrs	r3, r3, #4
 800149c:	b29b      	uxth	r3, r3
 800149e:	b21a      	sxth	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	841a      	strh	r2, [r3, #32]

		return true;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e000      	b.n	80014aa <read_hum_calibration_data+0xb8>
	}

	return false;
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b088      	sub	sp, #32
 80014b6:	af04      	add	r7, sp, #16
 80014b8:	6078      	str	r0, [r7, #4]
 80014ba:	460b      	mov	r3, r1
 80014bc:	70fb      	strb	r3, [r7, #3]
 80014be:	4613      	mov	r3, r2
 80014c0:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80014ce:	78fb      	ldrb	r3, [r7, #3]
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	89f9      	ldrh	r1, [r7, #14]
 80014d4:	f242 7310 	movw	r3, #10000	; 0x2710
 80014d8:	9302      	str	r3, [sp, #8]
 80014da:	2301      	movs	r3, #1
 80014dc:	9301      	str	r3, [sp, #4]
 80014de:	1cbb      	adds	r3, r7, #2
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	2301      	movs	r3, #1
 80014e4:	f004 feea 	bl	80062bc <HAL_I2C_Mem_Write>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <write_register8+0x40>
		return false;
 80014ee:	2300      	movs	r3, #0
 80014f0:	e000      	b.n	80014f4 <write_register8+0x42>
	else
		return true;
 80014f2:	2301      	movs	r3, #1
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3710      	adds	r7, #16
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800150a:	2b76      	cmp	r3, #118	; 0x76
 800150c:	d005      	beq.n	800151a <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001512:	2b77      	cmp	r3, #119	; 0x77
 8001514:	d001      	beq.n	800151a <bmp280_init+0x1e>

		return false;
 8001516:	2300      	movs	r3, #0
 8001518:	e099      	b.n	800164e <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001520:	2301      	movs	r3, #1
 8001522:	21d0      	movs	r1, #208	; 0xd0
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7ff feb9 	bl	800129c <read_data>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <bmp280_init+0x38>
		return false;
 8001530:	2300      	movs	r3, #0
 8001532:	e08c      	b.n	800164e <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800153a:	2b58      	cmp	r3, #88	; 0x58
 800153c:	d006      	beq.n	800154c <bmp280_init+0x50>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001544:	2b60      	cmp	r3, #96	; 0x60
 8001546:	d001      	beq.n	800154c <bmp280_init+0x50>

		return false;
 8001548:	2300      	movs	r3, #0
 800154a:	e080      	b.n	800164e <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 800154c:	22b6      	movs	r2, #182	; 0xb6
 800154e:	21e0      	movs	r1, #224	; 0xe0
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff ffae 	bl	80014b2 <write_register8>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <bmp280_init+0x64>
		return false;
 800155c:	2300      	movs	r3, #0
 800155e:	e076      	b.n	800164e <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 8001560:	f107 020c 	add.w	r2, r7, #12
 8001564:	2301      	movs	r3, #1
 8001566:	21f3      	movs	r1, #243	; 0xf3
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff fe97 	bl	800129c <read_data>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d1f5      	bne.n	8001560 <bmp280_init+0x64>
				&& (status & 1) == 0)
 8001574:	7b3b      	ldrb	r3, [r7, #12]
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	2b00      	cmp	r3, #0
 800157c:	d1f0      	bne.n	8001560 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f7ff feb5 	bl	80012ee <read_calibration_data>
 8001584:	4603      	mov	r3, r0
 8001586:	f083 0301 	eor.w	r3, r3, #1
 800158a:	b2db      	uxtb	r3, r3
 800158c:	2b00      	cmp	r3, #0
 800158e:	d100      	bne.n	8001592 <bmp280_init+0x96>
 8001590:	e001      	b.n	8001596 <bmp280_init+0x9a>
		return false;
 8001592:	2300      	movs	r3, #0
 8001594:	e05b      	b.n	800164e <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800159c:	2b60      	cmp	r3, #96	; 0x60
 800159e:	d10a      	bne.n	80015b6 <bmp280_init+0xba>
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f7ff ff26 	bl	80013f2 <read_hum_calibration_data>
 80015a6:	4603      	mov	r3, r0
 80015a8:	f083 0301 	eor.w	r3, r3, #1
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <bmp280_init+0xba>
		return false;
 80015b2:	2300      	movs	r3, #0
 80015b4:	e04b      	b.n	800164e <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	795b      	ldrb	r3, [r3, #5]
 80015ba:	015b      	lsls	r3, r3, #5
 80015bc:	b25a      	sxtb	r2, r3
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	785b      	ldrb	r3, [r3, #1]
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	b25b      	sxtb	r3, r3
 80015c6:	4313      	orrs	r3, r2
 80015c8:	b25b      	sxtb	r3, r3
 80015ca:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	461a      	mov	r2, r3
 80015d0:	21f5      	movs	r1, #245	; 0xf5
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff ff6d 	bl	80014b2 <write_register8>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <bmp280_init+0xe6>
		return false;
 80015de:	2300      	movs	r3, #0
 80015e0:	e035      	b.n	800164e <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d102      	bne.n	80015f0 <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	2200      	movs	r2, #0
 80015ee:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	78db      	ldrb	r3, [r3, #3]
 80015f4:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 80015f6:	b25a      	sxtb	r2, r3
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	789b      	ldrb	r3, [r3, #2]
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	b25b      	sxtb	r3, r3
 8001600:	4313      	orrs	r3, r2
 8001602:	b25a      	sxtb	r2, r3
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	b25b      	sxtb	r3, r3
 800160a:	4313      	orrs	r3, r2
 800160c:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 800160e:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001616:	2b60      	cmp	r3, #96	; 0x60
 8001618:	d10d      	bne.n	8001636 <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	791b      	ldrb	r3, [r3, #4]
 800161e:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8001620:	7b7b      	ldrb	r3, [r7, #13]
 8001622:	461a      	mov	r2, r3
 8001624:	21f2      	movs	r1, #242	; 0xf2
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7ff ff43 	bl	80014b2 <write_register8>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <bmp280_init+0x13a>
			return false;
 8001632:	2300      	movs	r3, #0
 8001634:	e00b      	b.n	800164e <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 8001636:	7bbb      	ldrb	r3, [r7, #14]
 8001638:	461a      	mov	r2, r3
 800163a:	21f4      	movs	r1, #244	; 0xf4
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f7ff ff38 	bl	80014b2 <write_register8>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <bmp280_init+0x150>
		return false;
 8001648:	2300      	movs	r3, #0
 800164a:	e000      	b.n	800164e <bmp280_init+0x152>
	}

	return true;
 800164c:	2301      	movs	r3, #1
}
 800164e:	4618      	mov	r0, r3
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <bmp280_is_measuring>:
		return false;
	}
	return true;
}

bool bmp280_is_measuring(BMP280_HandleTypedef *dev) {
 8001656:	b580      	push	{r7, lr}
 8001658:	b084      	sub	sp, #16
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
	uint8_t status;
	if (read_data(dev, BMP280_REG_STATUS, &status, 1))
 800165e:	f107 020f 	add.w	r2, r7, #15
 8001662:	2301      	movs	r3, #1
 8001664:	21f3      	movs	r1, #243	; 0xf3
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff fe18 	bl	800129c <read_data>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <bmp280_is_measuring+0x20>
		return false;
 8001672:	2300      	movs	r3, #0
 8001674:	e007      	b.n	8001686 <bmp280_is_measuring+0x30>
	if (status & (1 << 3)) {
 8001676:	7bfb      	ldrb	r3, [r7, #15]
 8001678:	f003 0308 	and.w	r3, r3, #8
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <bmp280_is_measuring+0x2e>
		return true;
 8001680:	2301      	movs	r3, #1
 8001682:	e000      	b.n	8001686 <bmp280_is_measuring+0x30>
	}
	return false;
 8001684:	2300      	movs	r3, #0
}
 8001686:	4618      	mov	r0, r3
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 800168e:	b480      	push	{r7}
 8001690:	b087      	sub	sp, #28
 8001692:	af00      	add	r7, sp, #0
 8001694:	60f8      	str	r0, [r7, #12]
 8001696:	60b9      	str	r1, [r7, #8]
 8001698:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	10da      	asrs	r2, r3, #3
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	881b      	ldrh	r3, [r3, #0]
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80016ac:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 80016b0:	12db      	asrs	r3, r3, #11
 80016b2:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	111b      	asrs	r3, r3, #4
 80016b8:	68fa      	ldr	r2, [r7, #12]
 80016ba:	8812      	ldrh	r2, [r2, #0]
 80016bc:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 80016be:	68ba      	ldr	r2, [r7, #8]
 80016c0:	1112      	asrs	r2, r2, #4
 80016c2:	68f9      	ldr	r1, [r7, #12]
 80016c4:	8809      	ldrh	r1, [r1, #0]
 80016c6:	1a52      	subs	r2, r2, r1
 80016c8:	fb02 f303 	mul.w	r3, r2, r3
 80016cc:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80016d4:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 80016d8:	139b      	asrs	r3, r3, #14
 80016da:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 80016dc:	697a      	ldr	r2, [r7, #20]
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	441a      	add	r2, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	4613      	mov	r3, r2
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	4413      	add	r3, r2
 80016f0:	3380      	adds	r3, #128	; 0x80
 80016f2:	121b      	asrs	r3, r3, #8
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	371c      	adds	r7, #28
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 8001700:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 8001704:	b08a      	sub	sp, #40	; 0x28
 8001706:	af00      	add	r7, sp, #0
 8001708:	60f8      	str	r0, [r7, #12]
 800170a:	60b9      	str	r1, [r7, #8]
 800170c:	607a      	str	r2, [r7, #4]
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4619      	mov	r1, r3
 8001712:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001716:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 800171a:	f142 34ff 	adc.w	r4, r2, #4294967295
 800171e:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8001722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001724:	6a3a      	ldr	r2, [r7, #32]
 8001726:	fb02 f203 	mul.w	r2, r2, r3
 800172a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800172c:	6a39      	ldr	r1, [r7, #32]
 800172e:	fb01 f303 	mul.w	r3, r1, r3
 8001732:	441a      	add	r2, r3
 8001734:	6a39      	ldr	r1, [r7, #32]
 8001736:	6a3b      	ldr	r3, [r7, #32]
 8001738:	fba1 3403 	umull	r3, r4, r1, r3
 800173c:	4422      	add	r2, r4
 800173e:	4614      	mov	r4, r2
 8001740:	68fa      	ldr	r2, [r7, #12]
 8001742:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8001746:	b211      	sxth	r1, r2
 8001748:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800174c:	fb01 f504 	mul.w	r5, r1, r4
 8001750:	fb03 f002 	mul.w	r0, r3, r2
 8001754:	4428      	add	r0, r5
 8001756:	fba3 3401 	umull	r3, r4, r3, r1
 800175a:	1902      	adds	r2, r0, r4
 800175c:	4614      	mov	r4, r2
 800175e:	e9c7 3406 	strd	r3, r4, [r7, #24]
 8001762:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800176c:	b21b      	sxth	r3, r3
 800176e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001772:	6a3a      	ldr	r2, [r7, #32]
 8001774:	fb04 f102 	mul.w	r1, r4, r2
 8001778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800177a:	fb03 f202 	mul.w	r2, r3, r2
 800177e:	1888      	adds	r0, r1, r2
 8001780:	6a3a      	ldr	r2, [r7, #32]
 8001782:	fba2 1203 	umull	r1, r2, r2, r3
 8001786:	1883      	adds	r3, r0, r2
 8001788:	461a      	mov	r2, r3
 800178a:	f04f 0500 	mov.w	r5, #0
 800178e:	f04f 0600 	mov.w	r6, #0
 8001792:	0456      	lsls	r6, r2, #17
 8001794:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 8001798:	044d      	lsls	r5, r1, #17
 800179a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800179e:	186b      	adds	r3, r5, r1
 80017a0:	eb46 0402 	adc.w	r4, r6, r2
 80017a4:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80017ae:	b219      	sxth	r1, r3
 80017b0:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80017b4:	f04f 0500 	mov.w	r5, #0
 80017b8:	f04f 0600 	mov.w	r6, #0
 80017bc:	00ce      	lsls	r6, r1, #3
 80017be:	2500      	movs	r5, #0
 80017c0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80017c4:	186b      	adds	r3, r5, r1
 80017c6:	eb46 0402 	adc.w	r4, r6, r2
 80017ca:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 80017ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d0:	6a3a      	ldr	r2, [r7, #32]
 80017d2:	fb02 f203 	mul.w	r2, r2, r3
 80017d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d8:	6a39      	ldr	r1, [r7, #32]
 80017da:	fb01 f303 	mul.w	r3, r1, r3
 80017de:	441a      	add	r2, r3
 80017e0:	6a39      	ldr	r1, [r7, #32]
 80017e2:	6a3b      	ldr	r3, [r7, #32]
 80017e4:	fba1 3403 	umull	r3, r4, r1, r3
 80017e8:	4422      	add	r2, r4
 80017ea:	4614      	mov	r4, r2
 80017ec:	68fa      	ldr	r2, [r7, #12]
 80017ee:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80017f2:	b211      	sxth	r1, r2
 80017f4:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80017f8:	fb01 f504 	mul.w	r5, r1, r4
 80017fc:	fb03 f002 	mul.w	r0, r3, r2
 8001800:	4428      	add	r0, r5
 8001802:	fba3 3401 	umull	r3, r4, r3, r1
 8001806:	1902      	adds	r2, r0, r4
 8001808:	4614      	mov	r4, r2
 800180a:	f04f 0100 	mov.w	r1, #0
 800180e:	f04f 0200 	mov.w	r2, #0
 8001812:	0a19      	lsrs	r1, r3, #8
 8001814:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 8001818:	1222      	asrs	r2, r4, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001820:	b21b      	sxth	r3, r3
 8001822:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001826:	6a38      	ldr	r0, [r7, #32]
 8001828:	fb04 f500 	mul.w	r5, r4, r0
 800182c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800182e:	fb03 f000 	mul.w	r0, r3, r0
 8001832:	4428      	add	r0, r5
 8001834:	6a3d      	ldr	r5, [r7, #32]
 8001836:	fba5 5603 	umull	r5, r6, r5, r3
 800183a:	1983      	adds	r3, r0, r6
 800183c:	461e      	mov	r6, r3
 800183e:	f04f 0b00 	mov.w	fp, #0
 8001842:	f04f 0c00 	mov.w	ip, #0
 8001846:	ea4f 3c06 	mov.w	ip, r6, lsl #12
 800184a:	ea4c 5c15 	orr.w	ip, ip, r5, lsr #20
 800184e:	ea4f 3b05 	mov.w	fp, r5, lsl #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001852:	eb1b 0301 	adds.w	r3, fp, r1
 8001856:	eb4c 0402 	adc.w	r4, ip, r2
 800185a:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 800185e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001862:	1c19      	adds	r1, r3, #0
 8001864:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	88db      	ldrh	r3, [r3, #6]
 800186c:	b29b      	uxth	r3, r3
 800186e:	f04f 0400 	mov.w	r4, #0
 8001872:	fb03 f502 	mul.w	r5, r3, r2
 8001876:	fb01 f004 	mul.w	r0, r1, r4
 800187a:	4428      	add	r0, r5
 800187c:	fba1 3403 	umull	r3, r4, r1, r3
 8001880:	1902      	adds	r2, r0, r4
 8001882:	4614      	mov	r4, r2
 8001884:	f04f 0100 	mov.w	r1, #0
 8001888:	f04f 0200 	mov.w	r2, #0
 800188c:	1061      	asrs	r1, r4, #1
 800188e:	17e2      	asrs	r2, r4, #31
 8001890:	e9c7 1208 	strd	r1, r2, [r7, #32]

	if (var1 == 0) {
 8001894:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001898:	4323      	orrs	r3, r4
 800189a:	d101      	bne.n	80018a0 <compensate_pressure+0x1a0>
		return 0;  // avoid exception caused by division by zero
 800189c:	2300      	movs	r3, #0
 800189e:	e0d4      	b.n	8001a4a <compensate_pressure+0x34a>
	}

	p = 1048576 - adc_press;
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80018a6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80018aa:	e9c7 3404 	strd	r3, r4, [r7, #16]
	p = (((p << 31) - var2) * 3125) / var1;
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	ea4f 0963 	mov.w	r9, r3, asr #1
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	ea4f 78c3 	mov.w	r8, r3, lsl #31
 80018ba:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80018be:	4645      	mov	r5, r8
 80018c0:	464e      	mov	r6, r9
 80018c2:	1aed      	subs	r5, r5, r3
 80018c4:	eb66 0604 	sbc.w	r6, r6, r4
 80018c8:	46a8      	mov	r8, r5
 80018ca:	46b1      	mov	r9, r6
 80018cc:	eb18 0308 	adds.w	r3, r8, r8
 80018d0:	eb49 0409 	adc.w	r4, r9, r9
 80018d4:	4698      	mov	r8, r3
 80018d6:	46a1      	mov	r9, r4
 80018d8:	eb18 0805 	adds.w	r8, r8, r5
 80018dc:	eb49 0906 	adc.w	r9, r9, r6
 80018e0:	f04f 0100 	mov.w	r1, #0
 80018e4:	f04f 0200 	mov.w	r2, #0
 80018e8:	ea4f 1289 	mov.w	r2, r9, lsl #6
 80018ec:	ea42 6298 	orr.w	r2, r2, r8, lsr #26
 80018f0:	ea4f 1188 	mov.w	r1, r8, lsl #6
 80018f4:	eb18 0801 	adds.w	r8, r8, r1
 80018f8:	eb49 0902 	adc.w	r9, r9, r2
 80018fc:	f04f 0100 	mov.w	r1, #0
 8001900:	f04f 0200 	mov.w	r2, #0
 8001904:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8001908:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 800190c:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8001910:	4688      	mov	r8, r1
 8001912:	4691      	mov	r9, r2
 8001914:	eb18 0805 	adds.w	r8, r8, r5
 8001918:	eb49 0906 	adc.w	r9, r9, r6
 800191c:	f04f 0100 	mov.w	r1, #0
 8001920:	f04f 0200 	mov.w	r2, #0
 8001924:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8001928:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 800192c:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8001930:	4688      	mov	r8, r1
 8001932:	4691      	mov	r9, r2
 8001934:	eb18 0005 	adds.w	r0, r8, r5
 8001938:	eb49 0106 	adc.w	r1, r9, r6
 800193c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001940:	f7ff f982 	bl	8000c48 <__aeabi_ldivmod>
 8001944:	4603      	mov	r3, r0
 8001946:	460c      	mov	r4, r1
 8001948:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001952:	b219      	sxth	r1, r3
 8001954:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001958:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 800195c:	f04f 0300 	mov.w	r3, #0
 8001960:	f04f 0400 	mov.w	r4, #0
 8001964:	0b6b      	lsrs	r3, r5, #13
 8001966:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 800196a:	1374      	asrs	r4, r6, #13
 800196c:	fb03 f502 	mul.w	r5, r3, r2
 8001970:	fb01 f004 	mul.w	r0, r1, r4
 8001974:	4428      	add	r0, r5
 8001976:	fba1 1203 	umull	r1, r2, r1, r3
 800197a:	1883      	adds	r3, r0, r2
 800197c:	461a      	mov	r2, r3
 800197e:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 8001982:	f04f 0300 	mov.w	r3, #0
 8001986:	f04f 0400 	mov.w	r4, #0
 800198a:	0b6b      	lsrs	r3, r5, #13
 800198c:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8001990:	1374      	asrs	r4, r6, #13
 8001992:	fb03 f502 	mul.w	r5, r3, r2
 8001996:	fb01 f004 	mul.w	r0, r1, r4
 800199a:	4428      	add	r0, r5
 800199c:	fba1 1203 	umull	r1, r2, r1, r3
 80019a0:	1883      	adds	r3, r0, r2
 80019a2:	461a      	mov	r2, r3
 80019a4:	f04f 0300 	mov.w	r3, #0
 80019a8:	f04f 0400 	mov.w	r4, #0
 80019ac:	0e4b      	lsrs	r3, r1, #25
 80019ae:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 80019b2:	1654      	asrs	r4, r2, #25
 80019b4:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80019be:	b21b      	sxth	r3, r3
 80019c0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	fb04 f102 	mul.w	r1, r4, r2
 80019ca:	697a      	ldr	r2, [r7, #20]
 80019cc:	fb03 f202 	mul.w	r2, r3, r2
 80019d0:	1888      	adds	r0, r1, r2
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	fba2 1203 	umull	r1, r2, r2, r3
 80019d8:	1883      	adds	r3, r0, r2
 80019da:	461a      	mov	r2, r3
 80019dc:	f04f 0300 	mov.w	r3, #0
 80019e0:	f04f 0400 	mov.w	r4, #0
 80019e4:	0ccb      	lsrs	r3, r1, #19
 80019e6:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 80019ea:	14d4      	asrs	r4, r2, #19
 80019ec:	e9c7 3406 	strd	r3, r4, [r7, #24]

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 80019f0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80019f4:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80019f8:	eb11 0803 	adds.w	r8, r1, r3
 80019fc:	eb42 0904 	adc.w	r9, r2, r4
 8001a00:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001a04:	eb13 0508 	adds.w	r5, r3, r8
 8001a08:	eb44 0609 	adc.w	r6, r4, r9
 8001a0c:	f04f 0100 	mov.w	r1, #0
 8001a10:	f04f 0200 	mov.w	r2, #0
 8001a14:	0a29      	lsrs	r1, r5, #8
 8001a16:	ea41 6106 	orr.w	r1, r1, r6, lsl #24
 8001a1a:	1232      	asrs	r2, r6, #8
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001a22:	b21d      	sxth	r5, r3
 8001a24:	ea4f 76e5 	mov.w	r6, r5, asr #31
 8001a28:	f04f 0800 	mov.w	r8, #0
 8001a2c:	f04f 0900 	mov.w	r9, #0
 8001a30:	ea4f 1906 	mov.w	r9, r6, lsl #4
 8001a34:	ea49 7915 	orr.w	r9, r9, r5, lsr #28
 8001a38:	ea4f 1805 	mov.w	r8, r5, lsl #4
 8001a3c:	eb18 0301 	adds.w	r3, r8, r1
 8001a40:	eb49 0402 	adc.w	r4, r9, r2
 8001a44:	e9c7 3404 	strd	r3, r4, [r7, #16]
	return p;
 8001a48:	693b      	ldr	r3, [r7, #16]
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3728      	adds	r7, #40	; 0x28
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}

08001a54 <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 8001a54:	b480      	push	{r7}
 8001a56:	b087      	sub	sp, #28
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001a66:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	039a      	lsls	r2, r3, #14
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001a72:	051b      	lsls	r3, r3, #20
 8001a74:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	fb03 f301 	mul.w	r3, r3, r1
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001a8a:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 8001a8c:	68fa      	ldr	r2, [r7, #12]
 8001a8e:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 8001a92:	4611      	mov	r1, r2
 8001a94:	697a      	ldr	r2, [r7, #20]
 8001a96:	fb02 f201 	mul.w	r2, r2, r1
 8001a9a:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8001a9c:	68f9      	ldr	r1, [r7, #12]
 8001a9e:	7f09      	ldrb	r1, [r1, #28]
 8001aa0:	4608      	mov	r0, r1
 8001aa2:	6979      	ldr	r1, [r7, #20]
 8001aa4:	fb01 f100 	mul.w	r1, r1, r0
 8001aa8:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8001aaa:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8001aae:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8001ab2:	1292      	asrs	r2, r2, #10
 8001ab4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 8001ab8:	68f9      	ldr	r1, [r7, #12]
 8001aba:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001abe:	fb01 f202 	mul.w	r2, r1, r2
 8001ac2:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8001ac6:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8001ac8:	fb02 f303 	mul.w	r3, r2, r3
 8001acc:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	13db      	asrs	r3, r3, #15
 8001ad2:	697a      	ldr	r2, [r7, #20]
 8001ad4:	13d2      	asrs	r2, r2, #15
 8001ad6:	fb02 f303 	mul.w	r3, r2, r3
 8001ada:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 8001adc:	68fa      	ldr	r2, [r7, #12]
 8001ade:	7e12      	ldrb	r2, [r2, #24]
 8001ae0:	fb02 f303 	mul.w	r3, r2, r3
 8001ae4:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001af2:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001afa:	bfa8      	it	ge
 8001afc:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001b00:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	131b      	asrs	r3, r3, #12
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	371c      	adds	r7, #28
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b08c      	sub	sp, #48	; 0x30
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	60f8      	str	r0, [r7, #12]
 8001b1a:	60b9      	str	r1, [r7, #8]
 8001b1c:	607a      	str	r2, [r7, #4]
 8001b1e:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001b26:	2b60      	cmp	r3, #96	; 0x60
 8001b28:	d007      	beq.n	8001b3a <bmp280_read_fixed+0x28>
		if (humidity)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d002      	beq.n	8001b36 <bmp280_read_fixed+0x24>
			*humidity = 0;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	2200      	movs	r2, #0
 8001b34:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <bmp280_read_fixed+0x32>
 8001b40:	2308      	movs	r3, #8
 8001b42:	e000      	b.n	8001b46 <bmp280_read_fixed+0x34>
 8001b44:	2306      	movs	r3, #6
 8001b46:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 8001b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	f107 0218 	add.w	r2, r7, #24
 8001b50:	21f7      	movs	r1, #247	; 0xf7
 8001b52:	68f8      	ldr	r0, [r7, #12]
 8001b54:	f7ff fba2 	bl	800129c <read_data>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <bmp280_read_fixed+0x50>
		return false;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e038      	b.n	8001bd4 <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8001b62:	7e3b      	ldrb	r3, [r7, #24]
 8001b64:	031a      	lsls	r2, r3, #12
 8001b66:	7e7b      	ldrb	r3, [r7, #25]
 8001b68:	011b      	lsls	r3, r3, #4
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	7eba      	ldrb	r2, [r7, #26]
 8001b6e:	0912      	lsrs	r2, r2, #4
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	4313      	orrs	r3, r2
 8001b74:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 8001b76:	7efb      	ldrb	r3, [r7, #27]
 8001b78:	031a      	lsls	r2, r3, #12
 8001b7a:	7f3b      	ldrb	r3, [r7, #28]
 8001b7c:	011b      	lsls	r3, r3, #4
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	7f7a      	ldrb	r2, [r7, #29]
 8001b82:	0912      	lsrs	r2, r2, #4
 8001b84:	b2d2      	uxtb	r2, r2
 8001b86:	4313      	orrs	r3, r2
 8001b88:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 8001b8a:	f107 0314 	add.w	r3, r7, #20
 8001b8e:	461a      	mov	r2, r3
 8001b90:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001b92:	68f8      	ldr	r0, [r7, #12]
 8001b94:	f7ff fd7b 	bl	800168e <compensate_temperature>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ba4:	68f8      	ldr	r0, [r7, #12]
 8001ba6:	f7ff fdab 	bl	8001700 <compensate_pressure>
 8001baa:	4602      	mov	r2, r0
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	601a      	str	r2, [r3, #0]

	if (humidity) {
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d00d      	beq.n	8001bd2 <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 8001bb6:	7fbb      	ldrb	r3, [r7, #30]
 8001bb8:	021b      	lsls	r3, r3, #8
 8001bba:	7ffa      	ldrb	r2, [r7, #31]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	6a39      	ldr	r1, [r7, #32]
 8001bc6:	68f8      	ldr	r0, [r7, #12]
 8001bc8:	f7ff ff44 	bl	8001a54 <compensate_humidity>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	601a      	str	r2, [r3, #0]
	}

	return true;
 8001bd2:	2301      	movs	r3, #1
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3730      	adds	r7, #48	; 0x30
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b088      	sub	sp, #32
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
 8001be8:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d002      	beq.n	8001bf6 <bmp280_read_float+0x1a>
 8001bf0:	f107 0314 	add.w	r3, r7, #20
 8001bf4:	e000      	b.n	8001bf8 <bmp280_read_float+0x1c>
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	f107 0218 	add.w	r2, r7, #24
 8001bfc:	f107 011c 	add.w	r1, r7, #28
 8001c00:	68f8      	ldr	r0, [r7, #12]
 8001c02:	f7ff ff86 	bl	8001b12 <bmp280_read_fixed>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d028      	beq.n	8001c5e <bmp280_read_float+0x82>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	ee07 3a90 	vmov	s15, r3
 8001c12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c16:	eddf 6a14 	vldr	s13, [pc, #80]	; 8001c68 <bmp280_read_float+0x8c>
 8001c1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	edc3 7a00 	vstr	s15, [r3]
		*pressure = (float) fixed_pressure / 256;
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	ee07 3a90 	vmov	s15, r3
 8001c2a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c2e:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8001c6c <bmp280_read_float+0x90>
 8001c32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	edc3 7a00 	vstr	s15, [r3]
		if (humidity)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d00b      	beq.n	8001c5a <bmp280_read_float+0x7e>
			*humidity = (float) fixed_humidity / 1024;
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	ee07 3a90 	vmov	s15, r3
 8001c48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c4c:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001c70 <bmp280_read_float+0x94>
 8001c50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	edc3 7a00 	vstr	s15, [r3]
		return true;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e000      	b.n	8001c60 <bmp280_read_float+0x84>
	}

	return false;
 8001c5e:	2300      	movs	r3, #0
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3720      	adds	r7, #32
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	42c80000 	.word	0x42c80000
 8001c6c:	43800000 	.word	0x43800000
 8001c70:	44800000 	.word	0x44800000
 8001c74:	00000000 	.word	0x00000000

08001c78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c78:	b5b0      	push	{r4, r5, r7, lr}
 8001c7a:	b084      	sub	sp, #16
 8001c7c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c7e:	f002 fffb 	bl	8004c78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c82:	f000 f953 	bl	8001f2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c86:	f000 fdf9 	bl	800287c <MX_GPIO_Init>
  MX_DMA_Init();
 8001c8a:	f000 fdcf 	bl	800282c <MX_DMA_Init>
  MX_I2C1_Init();
 8001c8e:	f000 f9b7 	bl	8002000 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001c92:	f000 fd4d 	bl	8002730 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001c96:	f000 fd9f 	bl	80027d8 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8001c9a:	f000 fd73 	bl	8002784 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001c9e:	f000 fb17 	bl	80022d0 <MX_TIM3_Init>
  MX_I2C3_Init();
 8001ca2:	f000 f9db 	bl	800205c <MX_I2C3_Init>
  MX_TIM1_Init();
 8001ca6:	f000 fa07 	bl	80020b8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001caa:	f000 fa79 	bl	80021a0 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001cae:	f000 fb8b 	bl	80023c8 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001cb2:	f000 fc05 	bl	80024c0 <MX_TIM5_Init>
  MX_TIM9_Init();
 8001cb6:	f000 fcdf 	bl	8002678 <MX_TIM9_Init>
  MX_TIM7_Init();
 8001cba:	f000 fca7 	bl	800260c <MX_TIM7_Init>
  MX_TIM6_Init();
 8001cbe:	f000 fc6f 	bl	80025a0 <MX_TIM6_Init>
  PIDControl(&PIDPitch, (float)IMU_Data->PITCH, RC_CH1.DutyCycleVal);
  PIDControl(&PIDYaw, (float)IMU_Data->YAW, RC_CH4.DutyCycleVal);*/

  //init sensor

  CompassInit();
 8001cc2:	f001 f885 	bl	8002dd0 <CompassInit>
  BMPInit();
 8001cc6:	f000 ff5d 	bl	8002b84 <BMPInit>
  GPSInit();
 8001cca:	f001 f849 	bl	8002d60 <GPSInit>
  IMUInit();
 8001cce:	f001 f95f 	bl	8002f90 <IMUInit>

  //Remote init
  RemoteInit();
 8001cd2:	f001 f8d5 	bl	8002e80 <RemoteInit>

  //Inisialisasi PID
  //ROLL
  PIDInit(&PIDRoll, 0.0f, 0.0f, 0.0f, 0.01); //kp = 1, kd = 1, ki = 1, timesampling = 0.01
 8001cd6:	ed9f 3b78 	vldr	d3, [pc, #480]	; 8001eb8 <main+0x240>
 8001cda:	ed9f 2b79 	vldr	d2, [pc, #484]	; 8001ec0 <main+0x248>
 8001cde:	ed9f 1b78 	vldr	d1, [pc, #480]	; 8001ec0 <main+0x248>
 8001ce2:	ed9f 0b77 	vldr	d0, [pc, #476]	; 8001ec0 <main+0x248>
 8001ce6:	4878      	ldr	r0, [pc, #480]	; (8001ec8 <main+0x250>)
 8001ce8:	f001 ff2a 	bl	8003b40 <PIDInit>

  //PITCH
  PIDInit(&PIDPitch, 0.0f, 0.0f, 0.0f, 0.01); //kp = 1, kd = 1, ki = 1, timesampling = 0.01
 8001cec:	ed9f 3b72 	vldr	d3, [pc, #456]	; 8001eb8 <main+0x240>
 8001cf0:	ed9f 2b73 	vldr	d2, [pc, #460]	; 8001ec0 <main+0x248>
 8001cf4:	ed9f 1b72 	vldr	d1, [pc, #456]	; 8001ec0 <main+0x248>
 8001cf8:	ed9f 0b71 	vldr	d0, [pc, #452]	; 8001ec0 <main+0x248>
 8001cfc:	4873      	ldr	r0, [pc, #460]	; (8001ecc <main+0x254>)
 8001cfe:	f001 ff1f 	bl	8003b40 <PIDInit>

  //YAW
  PIDInit(&PIDYaw, 0.0f, 0.0f, 0.0f, 0.01); //kp = 1, kd = 1, ki = 1, timesampling = 0.01
 8001d02:	ed9f 3b6d 	vldr	d3, [pc, #436]	; 8001eb8 <main+0x240>
 8001d06:	ed9f 2b6e 	vldr	d2, [pc, #440]	; 8001ec0 <main+0x248>
 8001d0a:	ed9f 1b6d 	vldr	d1, [pc, #436]	; 8001ec0 <main+0x248>
 8001d0e:	ed9f 0b6c 	vldr	d0, [pc, #432]	; 8001ec0 <main+0x248>
 8001d12:	486f      	ldr	r0, [pc, #444]	; (8001ed0 <main+0x258>)
 8001d14:	f001 ff14 	bl	8003b40 <PIDInit>

  strSize = sprintf((char*)buffer, "Mulai\r\n");
 8001d18:	4a6e      	ldr	r2, [pc, #440]	; (8001ed4 <main+0x25c>)
 8001d1a:	4b6f      	ldr	r3, [pc, #444]	; (8001ed8 <main+0x260>)
 8001d1c:	cb03      	ldmia	r3!, {r0, r1}
 8001d1e:	6010      	str	r0, [r2, #0]
 8001d20:	6051      	str	r1, [r2, #4]
 8001d22:	2307      	movs	r3, #7
 8001d24:	b29a      	uxth	r2, r3
 8001d26:	4b6d      	ldr	r3, [pc, #436]	; (8001edc <main+0x264>)
 8001d28:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001d2a:	4b6c      	ldr	r3, [pc, #432]	; (8001edc <main+0x264>)
 8001d2c:	881a      	ldrh	r2, [r3, #0]
 8001d2e:	230a      	movs	r3, #10
 8001d30:	4968      	ldr	r1, [pc, #416]	; (8001ed4 <main+0x25c>)
 8001d32:	486b      	ldr	r0, [pc, #428]	; (8001ee0 <main+0x268>)
 8001d34:	f007 f933 	bl	8008f9e <HAL_UART_Transmit>
  ESCInit();
 8001d38:	f000 fe5a 	bl	80029f0 <ESCInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
	  if(inputFlyMode >= 1000 && inputFlyMode <= 1050 && fly_mode != FLY_MODE_OFF){
 8001d3c:	4b69      	ldr	r3, [pc, #420]	; (8001ee4 <main+0x26c>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d44:	db39      	blt.n	8001dba <main+0x142>
 8001d46:	4b67      	ldr	r3, [pc, #412]	; (8001ee4 <main+0x26c>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f240 421a 	movw	r2, #1050	; 0x41a
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	dc33      	bgt.n	8001dba <main+0x142>
 8001d52:	4b65      	ldr	r3, [pc, #404]	; (8001ee8 <main+0x270>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d02f      	beq.n	8001dba <main+0x142>
		  HAL_TIM_Base_Stop_IT(&htim7);
 8001d5a:	4864      	ldr	r0, [pc, #400]	; (8001eec <main+0x274>)
 8001d5c:	f005 ff47 	bl	8007bee <HAL_TIM_Base_Stop_IT>
		  fly_mode = FLY_MODE_OFF;
 8001d60:	4b61      	ldr	r3, [pc, #388]	; (8001ee8 <main+0x270>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]
		  PIDReset(&PIDRoll);
 8001d66:	4858      	ldr	r0, [pc, #352]	; (8001ec8 <main+0x250>)
 8001d68:	f001 fec2 	bl	8003af0 <PIDReset>
		  PIDReset(&PIDPitch);
 8001d6c:	4857      	ldr	r0, [pc, #348]	; (8001ecc <main+0x254>)
 8001d6e:	f001 febf 	bl	8003af0 <PIDReset>
		  PIDReset(&PIDYaw);
 8001d72:	4857      	ldr	r0, [pc, #348]	; (8001ed0 <main+0x258>)
 8001d74:	f001 febc 	bl	8003af0 <PIDReset>
		  pulseESC1 = pulseESC2 = pulseESC3 = pulseESC4 = 1000;
 8001d78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d7c:	4a5c      	ldr	r2, [pc, #368]	; (8001ef0 <main+0x278>)
 8001d7e:	6013      	str	r3, [r2, #0]
 8001d80:	4a5c      	ldr	r2, [pc, #368]	; (8001ef4 <main+0x27c>)
 8001d82:	6013      	str	r3, [r2, #0]
 8001d84:	4a5c      	ldr	r2, [pc, #368]	; (8001ef8 <main+0x280>)
 8001d86:	6013      	str	r3, [r2, #0]
 8001d88:	4a5c      	ldr	r2, [pc, #368]	; (8001efc <main+0x284>)
 8001d8a:	6013      	str	r3, [r2, #0]
		  strSize = sprintf((char*)buffer, "Wahana Mode Off\r\n");
 8001d8c:	4a51      	ldr	r2, [pc, #324]	; (8001ed4 <main+0x25c>)
 8001d8e:	4b5c      	ldr	r3, [pc, #368]	; (8001f00 <main+0x288>)
 8001d90:	4615      	mov	r5, r2
 8001d92:	461c      	mov	r4, r3
 8001d94:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d96:	6028      	str	r0, [r5, #0]
 8001d98:	6069      	str	r1, [r5, #4]
 8001d9a:	60aa      	str	r2, [r5, #8]
 8001d9c:	60eb      	str	r3, [r5, #12]
 8001d9e:	8823      	ldrh	r3, [r4, #0]
 8001da0:	822b      	strh	r3, [r5, #16]
 8001da2:	2311      	movs	r3, #17
 8001da4:	b29a      	uxth	r2, r3
 8001da6:	4b4d      	ldr	r3, [pc, #308]	; (8001edc <main+0x264>)
 8001da8:	801a      	strh	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001daa:	4b4c      	ldr	r3, [pc, #304]	; (8001edc <main+0x264>)
 8001dac:	881a      	ldrh	r2, [r3, #0]
 8001dae:	230a      	movs	r3, #10
 8001db0:	4948      	ldr	r1, [pc, #288]	; (8001ed4 <main+0x25c>)
 8001db2:	484b      	ldr	r0, [pc, #300]	; (8001ee0 <main+0x268>)
 8001db4:	f007 f8f3 	bl	8008f9e <HAL_UART_Transmit>
 8001db8:	e057      	b.n	8001e6a <main+0x1f2>
	  } else if(inputFlyMode >= 1450 && inputFlyMode <= 1550 && fly_mode != FLY_MODE_ON){
 8001dba:	4b4a      	ldr	r3, [pc, #296]	; (8001ee4 <main+0x26c>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f240 52a9 	movw	r2, #1449	; 0x5a9
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	dd26      	ble.n	8001e14 <main+0x19c>
 8001dc6:	4b47      	ldr	r3, [pc, #284]	; (8001ee4 <main+0x26c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f240 620e 	movw	r2, #1550	; 0x60e
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	dc20      	bgt.n	8001e14 <main+0x19c>
 8001dd2:	4b45      	ldr	r3, [pc, #276]	; (8001ee8 <main+0x270>)
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d01c      	beq.n	8001e14 <main+0x19c>
		  fly_mode = FLY_MODE_ON;
 8001dda:	4b43      	ldr	r3, [pc, #268]	; (8001ee8 <main+0x270>)
 8001ddc:	2201      	movs	r2, #1
 8001dde:	701a      	strb	r2, [r3, #0]
		  strSize = sprintf((char*)buffer, "Wahana Mode On\r\n");
 8001de0:	4a3c      	ldr	r2, [pc, #240]	; (8001ed4 <main+0x25c>)
 8001de2:	4b48      	ldr	r3, [pc, #288]	; (8001f04 <main+0x28c>)
 8001de4:	4615      	mov	r5, r2
 8001de6:	461c      	mov	r4, r3
 8001de8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dea:	6028      	str	r0, [r5, #0]
 8001dec:	6069      	str	r1, [r5, #4]
 8001dee:	60aa      	str	r2, [r5, #8]
 8001df0:	60eb      	str	r3, [r5, #12]
 8001df2:	7823      	ldrb	r3, [r4, #0]
 8001df4:	742b      	strb	r3, [r5, #16]
 8001df6:	2310      	movs	r3, #16
 8001df8:	b29a      	uxth	r2, r3
 8001dfa:	4b38      	ldr	r3, [pc, #224]	; (8001edc <main+0x264>)
 8001dfc:	801a      	strh	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001dfe:	4b37      	ldr	r3, [pc, #220]	; (8001edc <main+0x264>)
 8001e00:	881a      	ldrh	r2, [r3, #0]
 8001e02:	230a      	movs	r3, #10
 8001e04:	4933      	ldr	r1, [pc, #204]	; (8001ed4 <main+0x25c>)
 8001e06:	4836      	ldr	r0, [pc, #216]	; (8001ee0 <main+0x268>)
 8001e08:	f007 f8c9 	bl	8008f9e <HAL_UART_Transmit>
		  HAL_TIM_Base_Start_IT(&htim7);
 8001e0c:	4837      	ldr	r0, [pc, #220]	; (8001eec <main+0x274>)
 8001e0e:	f005 feca 	bl	8007ba6 <HAL_TIM_Base_Start_IT>
 8001e12:	e02a      	b.n	8001e6a <main+0x1f2>
	  } else if(inputFlyMode >= 1900 && inputFlyMode <= 2000 && fly_mode != FLY_MODE_HOLD){
 8001e14:	4b33      	ldr	r3, [pc, #204]	; (8001ee4 <main+0x26c>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f240 726b 	movw	r2, #1899	; 0x76b
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	dd24      	ble.n	8001e6a <main+0x1f2>
 8001e20:	4b30      	ldr	r3, [pc, #192]	; (8001ee4 <main+0x26c>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001e28:	dc1f      	bgt.n	8001e6a <main+0x1f2>
 8001e2a:	4b2f      	ldr	r3, [pc, #188]	; (8001ee8 <main+0x270>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d01b      	beq.n	8001e6a <main+0x1f2>
		  fly_mode = FLY_MODE_HOLD;
 8001e32:	4b2d      	ldr	r3, [pc, #180]	; (8001ee8 <main+0x270>)
 8001e34:	2202      	movs	r2, #2
 8001e36:	701a      	strb	r2, [r3, #0]
		  strSize = sprintf((char*)buffer, "Wahana Mode Hold\r\n");
 8001e38:	4a26      	ldr	r2, [pc, #152]	; (8001ed4 <main+0x25c>)
 8001e3a:	4b33      	ldr	r3, [pc, #204]	; (8001f08 <main+0x290>)
 8001e3c:	4615      	mov	r5, r2
 8001e3e:	461c      	mov	r4, r3
 8001e40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e42:	6028      	str	r0, [r5, #0]
 8001e44:	6069      	str	r1, [r5, #4]
 8001e46:	60aa      	str	r2, [r5, #8]
 8001e48:	60eb      	str	r3, [r5, #12]
 8001e4a:	8823      	ldrh	r3, [r4, #0]
 8001e4c:	78a2      	ldrb	r2, [r4, #2]
 8001e4e:	822b      	strh	r3, [r5, #16]
 8001e50:	4613      	mov	r3, r2
 8001e52:	74ab      	strb	r3, [r5, #18]
 8001e54:	2312      	movs	r3, #18
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	4b20      	ldr	r3, [pc, #128]	; (8001edc <main+0x264>)
 8001e5a:	801a      	strh	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001e5c:	4b1f      	ldr	r3, [pc, #124]	; (8001edc <main+0x264>)
 8001e5e:	881a      	ldrh	r2, [r3, #0]
 8001e60:	230a      	movs	r3, #10
 8001e62:	491c      	ldr	r1, [pc, #112]	; (8001ed4 <main+0x25c>)
 8001e64:	481e      	ldr	r0, [pc, #120]	; (8001ee0 <main+0x268>)
 8001e66:	f007 f89a 	bl	8008f9e <HAL_UART_Transmit>
	  //HAL_UART_Transmit(&huart1, buffer, strSize, 100);

	  //strSize = sprintf((char*)buffer, "YAW: %f\tPITCH: %f\tROLL: %f\r\n", sensorYaw, sensorPitch, sensorRoll);
	  //HAL_UART_Transmit(&huart1, buffer, strSize, 10);

	  strSize = sprintf((char*)buffer, "CH1: %lu, CH2: %lu, CH3: %lu, CH4: %lu, CH5: %lu, CH6: %lu\r\n",
 8001e6a:	4b28      	ldr	r3, [pc, #160]	; (8001f0c <main+0x294>)
 8001e6c:	691c      	ldr	r4, [r3, #16]
 8001e6e:	4b28      	ldr	r3, [pc, #160]	; (8001f10 <main+0x298>)
 8001e70:	691d      	ldr	r5, [r3, #16]
 8001e72:	4b28      	ldr	r3, [pc, #160]	; (8001f14 <main+0x29c>)
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	4a28      	ldr	r2, [pc, #160]	; (8001f18 <main+0x2a0>)
 8001e78:	6912      	ldr	r2, [r2, #16]
 8001e7a:	4928      	ldr	r1, [pc, #160]	; (8001f1c <main+0x2a4>)
 8001e7c:	6909      	ldr	r1, [r1, #16]
 8001e7e:	4828      	ldr	r0, [pc, #160]	; (8001f20 <main+0x2a8>)
 8001e80:	6900      	ldr	r0, [r0, #16]
 8001e82:	9003      	str	r0, [sp, #12]
 8001e84:	9102      	str	r1, [sp, #8]
 8001e86:	9201      	str	r2, [sp, #4]
 8001e88:	9300      	str	r3, [sp, #0]
 8001e8a:	462b      	mov	r3, r5
 8001e8c:	4622      	mov	r2, r4
 8001e8e:	4925      	ldr	r1, [pc, #148]	; (8001f24 <main+0x2ac>)
 8001e90:	4810      	ldr	r0, [pc, #64]	; (8001ed4 <main+0x25c>)
 8001e92:	f008 fad1 	bl	800a438 <siprintf>
 8001e96:	4603      	mov	r3, r0
 8001e98:	b29a      	uxth	r2, r3
 8001e9a:	4b10      	ldr	r3, [pc, #64]	; (8001edc <main+0x264>)
 8001e9c:	801a      	strh	r2, [r3, #0]
			  RC_CH1.DutyCycleVal, RC_CH2.DutyCycleVal, RC_CH3.DutyCycleVal, RC_CH4.DutyCycleVal, RC_CH5.DutyCycleVal, RC_CH6.DutyCycleVal);
	  HAL_UART_Transmit(&huart1, buffer, strSize, 100);
 8001e9e:	4b0f      	ldr	r3, [pc, #60]	; (8001edc <main+0x264>)
 8001ea0:	881a      	ldrh	r2, [r3, #0]
 8001ea2:	2364      	movs	r3, #100	; 0x64
 8001ea4:	490b      	ldr	r1, [pc, #44]	; (8001ed4 <main+0x25c>)
 8001ea6:	480e      	ldr	r0, [pc, #56]	; (8001ee0 <main+0x268>)
 8001ea8:	f007 f879 	bl	8008f9e <HAL_UART_Transmit>

	  getIMUData(&IMU_Data);
 8001eac:	481e      	ldr	r0, [pc, #120]	; (8001f28 <main+0x2b0>)
 8001eae:	f001 f947 	bl	8003140 <getIMUData>
	  if(inputFlyMode >= 1000 && inputFlyMode <= 1050 && fly_mode != FLY_MODE_OFF){
 8001eb2:	e743      	b.n	8001d3c <main+0xc4>
 8001eb4:	f3af 8000 	nop.w
 8001eb8:	47ae147b 	.word	0x47ae147b
 8001ebc:	3f847ae1 	.word	0x3f847ae1
	...
 8001ec8:	20000b38 	.word	0x20000b38
 8001ecc:	20000228 	.word	0x20000228
 8001ed0:	20000738 	.word	0x20000738
 8001ed4:	200007a4 	.word	0x200007a4
 8001ed8:	0800ced0 	.word	0x0800ced0
 8001edc:	20000d20 	.word	0x20000d20
 8001ee0:	20000764 	.word	0x20000764
 8001ee4:	20000254 	.word	0x20000254
 8001ee8:	20000bbc 	.word	0x20000bbc
 8001eec:	20000ca4 	.word	0x20000ca4
 8001ef0:	2000086c 	.word	0x2000086c
 8001ef4:	20000d00 	.word	0x20000d00
 8001ef8:	20000250 	.word	0x20000250
 8001efc:	20000ce4 	.word	0x20000ce4
 8001f00:	0800ced8 	.word	0x0800ced8
 8001f04:	0800ceec 	.word	0x0800ceec
 8001f08:	0800cf00 	.word	0x0800cf00
 8001f0c:	200006d8 	.word	0x200006d8
 8001f10:	20000d24 	.word	0x20000d24
 8001f14:	20000c04 	.word	0x20000c04
 8001f18:	200003f0 	.word	0x200003f0
 8001f1c:	20000d04 	.word	0x20000d04
 8001f20:	20000ad8 	.word	0x20000ad8
 8001f24:	0800cf14 	.word	0x0800cf14
 8001f28:	2000068c 	.word	0x2000068c

08001f2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b094      	sub	sp, #80	; 0x50
 8001f30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f32:	f107 0320 	add.w	r3, r7, #32
 8001f36:	2230      	movs	r2, #48	; 0x30
 8001f38:	2100      	movs	r1, #0
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f007 fe17 	bl	8009b6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	605a      	str	r2, [r3, #4]
 8001f4a:	609a      	str	r2, [r3, #8]
 8001f4c:	60da      	str	r2, [r3, #12]
 8001f4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f50:	2300      	movs	r3, #0
 8001f52:	60bb      	str	r3, [r7, #8]
 8001f54:	4b28      	ldr	r3, [pc, #160]	; (8001ff8 <SystemClock_Config+0xcc>)
 8001f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f58:	4a27      	ldr	r2, [pc, #156]	; (8001ff8 <SystemClock_Config+0xcc>)
 8001f5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f5e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f60:	4b25      	ldr	r3, [pc, #148]	; (8001ff8 <SystemClock_Config+0xcc>)
 8001f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f68:	60bb      	str	r3, [r7, #8]
 8001f6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	607b      	str	r3, [r7, #4]
 8001f70:	4b22      	ldr	r3, [pc, #136]	; (8001ffc <SystemClock_Config+0xd0>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a21      	ldr	r2, [pc, #132]	; (8001ffc <SystemClock_Config+0xd0>)
 8001f76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f7a:	6013      	str	r3, [r2, #0]
 8001f7c:	4b1f      	ldr	r3, [pc, #124]	; (8001ffc <SystemClock_Config+0xd0>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f84:	607b      	str	r3, [r7, #4]
 8001f86:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f88:	2302      	movs	r3, #2
 8001f8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f90:	2310      	movs	r3, #16
 8001f92:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f94:	2302      	movs	r3, #2
 8001f96:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001f9c:	2308      	movs	r3, #8
 8001f9e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001fa0:	23a8      	movs	r3, #168	; 0xa8
 8001fa2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001fa8:	2304      	movs	r3, #4
 8001faa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fac:	f107 0320 	add.w	r3, r7, #32
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f005 f949 	bl	8007248 <HAL_RCC_OscConfig>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001fbc:	f001 fcc4 	bl	8003948 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fc0:	230f      	movs	r3, #15
 8001fc2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001fcc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001fd0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001fd2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001fd6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001fd8:	f107 030c 	add.w	r3, r7, #12
 8001fdc:	2105      	movs	r1, #5
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f005 fba2 	bl	8007728 <HAL_RCC_ClockConfig>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001fea:	f001 fcad 	bl	8003948 <Error_Handler>
  }
}
 8001fee:	bf00      	nop
 8001ff0:	3750      	adds	r7, #80	; 0x50
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	40007000 	.word	0x40007000

08002000 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002004:	4b12      	ldr	r3, [pc, #72]	; (8002050 <MX_I2C1_Init+0x50>)
 8002006:	4a13      	ldr	r2, [pc, #76]	; (8002054 <MX_I2C1_Init+0x54>)
 8002008:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800200a:	4b11      	ldr	r3, [pc, #68]	; (8002050 <MX_I2C1_Init+0x50>)
 800200c:	4a12      	ldr	r2, [pc, #72]	; (8002058 <MX_I2C1_Init+0x58>)
 800200e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002010:	4b0f      	ldr	r3, [pc, #60]	; (8002050 <MX_I2C1_Init+0x50>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002016:	4b0e      	ldr	r3, [pc, #56]	; (8002050 <MX_I2C1_Init+0x50>)
 8002018:	2200      	movs	r2, #0
 800201a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800201c:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <MX_I2C1_Init+0x50>)
 800201e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002022:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002024:	4b0a      	ldr	r3, [pc, #40]	; (8002050 <MX_I2C1_Init+0x50>)
 8002026:	2200      	movs	r2, #0
 8002028:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800202a:	4b09      	ldr	r3, [pc, #36]	; (8002050 <MX_I2C1_Init+0x50>)
 800202c:	2200      	movs	r2, #0
 800202e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002030:	4b07      	ldr	r3, [pc, #28]	; (8002050 <MX_I2C1_Init+0x50>)
 8002032:	2200      	movs	r2, #0
 8002034:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002036:	4b06      	ldr	r3, [pc, #24]	; (8002050 <MX_I2C1_Init+0x50>)
 8002038:	2200      	movs	r2, #0
 800203a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800203c:	4804      	ldr	r0, [pc, #16]	; (8002050 <MX_I2C1_Init+0x50>)
 800203e:	f003 fce1 	bl	8005a04 <HAL_I2C_Init>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002048:	f001 fc7e 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800204c:	bf00      	nop
 800204e:	bd80      	pop	{r7, pc}
 8002050:	2000040c 	.word	0x2000040c
 8002054:	40005400 	.word	0x40005400
 8002058:	000186a0 	.word	0x000186a0

0800205c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002060:	4b12      	ldr	r3, [pc, #72]	; (80020ac <MX_I2C3_Init+0x50>)
 8002062:	4a13      	ldr	r2, [pc, #76]	; (80020b0 <MX_I2C3_Init+0x54>)
 8002064:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002066:	4b11      	ldr	r3, [pc, #68]	; (80020ac <MX_I2C3_Init+0x50>)
 8002068:	4a12      	ldr	r2, [pc, #72]	; (80020b4 <MX_I2C3_Init+0x58>)
 800206a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800206c:	4b0f      	ldr	r3, [pc, #60]	; (80020ac <MX_I2C3_Init+0x50>)
 800206e:	2200      	movs	r2, #0
 8002070:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002072:	4b0e      	ldr	r3, [pc, #56]	; (80020ac <MX_I2C3_Init+0x50>)
 8002074:	2200      	movs	r2, #0
 8002076:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002078:	4b0c      	ldr	r3, [pc, #48]	; (80020ac <MX_I2C3_Init+0x50>)
 800207a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800207e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002080:	4b0a      	ldr	r3, [pc, #40]	; (80020ac <MX_I2C3_Init+0x50>)
 8002082:	2200      	movs	r2, #0
 8002084:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002086:	4b09      	ldr	r3, [pc, #36]	; (80020ac <MX_I2C3_Init+0x50>)
 8002088:	2200      	movs	r2, #0
 800208a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800208c:	4b07      	ldr	r3, [pc, #28]	; (80020ac <MX_I2C3_Init+0x50>)
 800208e:	2200      	movs	r2, #0
 8002090:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002092:	4b06      	ldr	r3, [pc, #24]	; (80020ac <MX_I2C3_Init+0x50>)
 8002094:	2200      	movs	r2, #0
 8002096:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002098:	4804      	ldr	r0, [pc, #16]	; (80020ac <MX_I2C3_Init+0x50>)
 800209a:	f003 fcb3 	bl	8005a04 <HAL_I2C_Init>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80020a4:	f001 fc50 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80020a8:	bf00      	nop
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	200002b8 	.word	0x200002b8
 80020b0:	40005c00 	.word	0x40005c00
 80020b4:	000186a0 	.word	0x000186a0

080020b8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b08a      	sub	sp, #40	; 0x28
 80020bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020be:	f107 0318 	add.w	r3, r7, #24
 80020c2:	2200      	movs	r2, #0
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	605a      	str	r2, [r3, #4]
 80020c8:	609a      	str	r2, [r3, #8]
 80020ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020cc:	f107 0310 	add.w	r3, r7, #16
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80020d6:	463b      	mov	r3, r7
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020e2:	4b2d      	ldr	r3, [pc, #180]	; (8002198 <MX_TIM1_Init+0xe0>)
 80020e4:	4a2d      	ldr	r2, [pc, #180]	; (800219c <MX_TIM1_Init+0xe4>)
 80020e6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 42 - 1;
 80020e8:	4b2b      	ldr	r3, [pc, #172]	; (8002198 <MX_TIM1_Init+0xe0>)
 80020ea:	2229      	movs	r2, #41	; 0x29
 80020ec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ee:	4b2a      	ldr	r3, [pc, #168]	; (8002198 <MX_TIM1_Init+0xe0>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF;
 80020f4:	4b28      	ldr	r3, [pc, #160]	; (8002198 <MX_TIM1_Init+0xe0>)
 80020f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020fa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020fc:	4b26      	ldr	r3, [pc, #152]	; (8002198 <MX_TIM1_Init+0xe0>)
 80020fe:	2200      	movs	r2, #0
 8002100:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002102:	4b25      	ldr	r3, [pc, #148]	; (8002198 <MX_TIM1_Init+0xe0>)
 8002104:	2200      	movs	r2, #0
 8002106:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002108:	4b23      	ldr	r3, [pc, #140]	; (8002198 <MX_TIM1_Init+0xe0>)
 800210a:	2200      	movs	r2, #0
 800210c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800210e:	4822      	ldr	r0, [pc, #136]	; (8002198 <MX_TIM1_Init+0xe0>)
 8002110:	f005 fcfa 	bl	8007b08 <HAL_TIM_Base_Init>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 800211a:	f001 fc15 	bl	8003948 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800211e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002122:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002124:	f107 0318 	add.w	r3, r7, #24
 8002128:	4619      	mov	r1, r3
 800212a:	481b      	ldr	r0, [pc, #108]	; (8002198 <MX_TIM1_Init+0xe0>)
 800212c:	f006 f906 	bl	800833c <HAL_TIM_ConfigClockSource>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002136:	f001 fc07 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800213a:	4817      	ldr	r0, [pc, #92]	; (8002198 <MX_TIM1_Init+0xe0>)
 800213c:	f005 fdf6 	bl	8007d2c <HAL_TIM_IC_Init>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002146:	f001 fbff 	bl	8003948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800214a:	2300      	movs	r3, #0
 800214c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800214e:	2300      	movs	r3, #0
 8002150:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002152:	f107 0310 	add.w	r3, r7, #16
 8002156:	4619      	mov	r1, r3
 8002158:	480f      	ldr	r0, [pc, #60]	; (8002198 <MX_TIM1_Init+0xe0>)
 800215a:	f006 fe43 	bl	8008de4 <HAL_TIMEx_MasterConfigSynchronization>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8002164:	f001 fbf0 	bl	8003948 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002168:	2300      	movs	r3, #0
 800216a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800216c:	2301      	movs	r3, #1
 800216e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002170:	2300      	movs	r3, #0
 8002172:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002178:	463b      	mov	r3, r7
 800217a:	2200      	movs	r2, #0
 800217c:	4619      	mov	r1, r3
 800217e:	4806      	ldr	r0, [pc, #24]	; (8002198 <MX_TIM1_Init+0xe0>)
 8002180:	f005 ff7a 	bl	8008078 <HAL_TIM_IC_ConfigChannel>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800218a:	f001 fbdd 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800218e:	bf00      	nop
 8002190:	3728      	adds	r7, #40	; 0x28
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	20000af8 	.word	0x20000af8
 800219c:	40010000 	.word	0x40010000

080021a0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08e      	sub	sp, #56	; 0x38
 80021a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021aa:	2200      	movs	r2, #0
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	605a      	str	r2, [r3, #4]
 80021b0:	609a      	str	r2, [r3, #8]
 80021b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021b4:	f107 0320 	add.w	r3, r7, #32
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021be:	1d3b      	adds	r3, r7, #4
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	60da      	str	r2, [r3, #12]
 80021ca:	611a      	str	r2, [r3, #16]
 80021cc:	615a      	str	r2, [r3, #20]
 80021ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021d0:	4b3e      	ldr	r3, [pc, #248]	; (80022cc <MX_TIM2_Init+0x12c>)
 80021d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 42 - 1;
 80021d8:	4b3c      	ldr	r3, [pc, #240]	; (80022cc <MX_TIM2_Init+0x12c>)
 80021da:	2229      	movs	r2, #41	; 0x29
 80021dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021de:	4b3b      	ldr	r3, [pc, #236]	; (80022cc <MX_TIM2_Init+0x12c>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000 - 1;
 80021e4:	4b39      	ldr	r3, [pc, #228]	; (80022cc <MX_TIM2_Init+0x12c>)
 80021e6:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80021ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021ec:	4b37      	ldr	r3, [pc, #220]	; (80022cc <MX_TIM2_Init+0x12c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021f2:	4b36      	ldr	r3, [pc, #216]	; (80022cc <MX_TIM2_Init+0x12c>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021f8:	4834      	ldr	r0, [pc, #208]	; (80022cc <MX_TIM2_Init+0x12c>)
 80021fa:	f005 fc85 	bl	8007b08 <HAL_TIM_Base_Init>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002204:	f001 fba0 	bl	8003948 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002208:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800220c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800220e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002212:	4619      	mov	r1, r3
 8002214:	482d      	ldr	r0, [pc, #180]	; (80022cc <MX_TIM2_Init+0x12c>)
 8002216:	f006 f891 	bl	800833c <HAL_TIM_ConfigClockSource>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002220:	f001 fb92 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002224:	4829      	ldr	r0, [pc, #164]	; (80022cc <MX_TIM2_Init+0x12c>)
 8002226:	f005 fd0d 	bl	8007c44 <HAL_TIM_PWM_Init>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002230:	f001 fb8a 	bl	8003948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002234:	2300      	movs	r3, #0
 8002236:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002238:	2300      	movs	r3, #0
 800223a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800223c:	f107 0320 	add.w	r3, r7, #32
 8002240:	4619      	mov	r1, r3
 8002242:	4822      	ldr	r0, [pc, #136]	; (80022cc <MX_TIM2_Init+0x12c>)
 8002244:	f006 fdce 	bl	8008de4 <HAL_TIMEx_MasterConfigSynchronization>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800224e:	f001 fb7b 	bl	8003948 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002252:	2360      	movs	r3, #96	; 0x60
 8002254:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2000 - 1;
 8002256:	f240 73cf 	movw	r3, #1999	; 0x7cf
 800225a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800225c:	2300      	movs	r3, #0
 800225e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002264:	1d3b      	adds	r3, r7, #4
 8002266:	2200      	movs	r2, #0
 8002268:	4619      	mov	r1, r3
 800226a:	4818      	ldr	r0, [pc, #96]	; (80022cc <MX_TIM2_Init+0x12c>)
 800226c:	f005 ffa0 	bl	80081b0 <HAL_TIM_PWM_ConfigChannel>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002276:	f001 fb67 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800227a:	1d3b      	adds	r3, r7, #4
 800227c:	2204      	movs	r2, #4
 800227e:	4619      	mov	r1, r3
 8002280:	4812      	ldr	r0, [pc, #72]	; (80022cc <MX_TIM2_Init+0x12c>)
 8002282:	f005 ff95 	bl	80081b0 <HAL_TIM_PWM_ConfigChannel>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 800228c:	f001 fb5c 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002290:	1d3b      	adds	r3, r7, #4
 8002292:	2208      	movs	r2, #8
 8002294:	4619      	mov	r1, r3
 8002296:	480d      	ldr	r0, [pc, #52]	; (80022cc <MX_TIM2_Init+0x12c>)
 8002298:	f005 ff8a 	bl	80081b0 <HAL_TIM_PWM_ConfigChannel>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 80022a2:	f001 fb51 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80022a6:	1d3b      	adds	r3, r7, #4
 80022a8:	220c      	movs	r2, #12
 80022aa:	4619      	mov	r1, r3
 80022ac:	4807      	ldr	r0, [pc, #28]	; (80022cc <MX_TIM2_Init+0x12c>)
 80022ae:	f005 ff7f 	bl	80081b0 <HAL_TIM_PWM_ConfigChannel>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <MX_TIM2_Init+0x11c>
  {
    Error_Handler();
 80022b8:	f001 fb46 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80022bc:	4803      	ldr	r0, [pc, #12]	; (80022cc <MX_TIM2_Init+0x12c>)
 80022be:	f002 fa91 	bl	80047e4 <HAL_TIM_MspPostInit>

}
 80022c2:	bf00      	nop
 80022c4:	3738      	adds	r7, #56	; 0x38
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	20000bc4 	.word	0x20000bc4

080022d0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b08a      	sub	sp, #40	; 0x28
 80022d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022d6:	f107 0318 	add.w	r3, r7, #24
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	605a      	str	r2, [r3, #4]
 80022e0:	609a      	str	r2, [r3, #8]
 80022e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022e4:	f107 0310 	add.w	r3, r7, #16
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80022ee:	463b      	mov	r3, r7
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	605a      	str	r2, [r3, #4]
 80022f6:	609a      	str	r2, [r3, #8]
 80022f8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80022fa:	4b31      	ldr	r3, [pc, #196]	; (80023c0 <MX_TIM3_Init+0xf0>)
 80022fc:	4a31      	ldr	r2, [pc, #196]	; (80023c4 <MX_TIM3_Init+0xf4>)
 80022fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42 - 1;
 8002300:	4b2f      	ldr	r3, [pc, #188]	; (80023c0 <MX_TIM3_Init+0xf0>)
 8002302:	2229      	movs	r2, #41	; 0x29
 8002304:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002306:	4b2e      	ldr	r3, [pc, #184]	; (80023c0 <MX_TIM3_Init+0xf0>)
 8002308:	2200      	movs	r2, #0
 800230a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 800230c:	4b2c      	ldr	r3, [pc, #176]	; (80023c0 <MX_TIM3_Init+0xf0>)
 800230e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002312:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002314:	4b2a      	ldr	r3, [pc, #168]	; (80023c0 <MX_TIM3_Init+0xf0>)
 8002316:	2200      	movs	r2, #0
 8002318:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800231a:	4b29      	ldr	r3, [pc, #164]	; (80023c0 <MX_TIM3_Init+0xf0>)
 800231c:	2200      	movs	r2, #0
 800231e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002320:	4827      	ldr	r0, [pc, #156]	; (80023c0 <MX_TIM3_Init+0xf0>)
 8002322:	f005 fbf1 	bl	8007b08 <HAL_TIM_Base_Init>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 800232c:	f001 fb0c 	bl	8003948 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002330:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002334:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002336:	f107 0318 	add.w	r3, r7, #24
 800233a:	4619      	mov	r1, r3
 800233c:	4820      	ldr	r0, [pc, #128]	; (80023c0 <MX_TIM3_Init+0xf0>)
 800233e:	f005 fffd 	bl	800833c <HAL_TIM_ConfigClockSource>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002348:	f001 fafe 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800234c:	481c      	ldr	r0, [pc, #112]	; (80023c0 <MX_TIM3_Init+0xf0>)
 800234e:	f005 fced 	bl	8007d2c <HAL_TIM_IC_Init>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002358:	f001 faf6 	bl	8003948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800235c:	2300      	movs	r3, #0
 800235e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002360:	2300      	movs	r3, #0
 8002362:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002364:	f107 0310 	add.w	r3, r7, #16
 8002368:	4619      	mov	r1, r3
 800236a:	4815      	ldr	r0, [pc, #84]	; (80023c0 <MX_TIM3_Init+0xf0>)
 800236c:	f006 fd3a 	bl	8008de4 <HAL_TIMEx_MasterConfigSynchronization>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8002376:	f001 fae7 	bl	8003948 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800237a:	2300      	movs	r3, #0
 800237c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800237e:	2301      	movs	r3, #1
 8002380:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002382:	2300      	movs	r3, #0
 8002384:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002386:	2300      	movs	r3, #0
 8002388:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800238a:	463b      	mov	r3, r7
 800238c:	2200      	movs	r2, #0
 800238e:	4619      	mov	r1, r3
 8002390:	480b      	ldr	r0, [pc, #44]	; (80023c0 <MX_TIM3_Init+0xf0>)
 8002392:	f005 fe71 	bl	8008078 <HAL_TIM_IC_ConfigChannel>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 800239c:	f001 fad4 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80023a0:	463b      	mov	r3, r7
 80023a2:	2204      	movs	r2, #4
 80023a4:	4619      	mov	r1, r3
 80023a6:	4806      	ldr	r0, [pc, #24]	; (80023c0 <MX_TIM3_Init+0xf0>)
 80023a8:	f005 fe66 	bl	8008078 <HAL_TIM_IC_ConfigChannel>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80023b2:	f001 fac9 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80023b6:	bf00      	nop
 80023b8:	3728      	adds	r7, #40	; 0x28
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	200006f4 	.word	0x200006f4
 80023c4:	40000400 	.word	0x40000400

080023c8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b08a      	sub	sp, #40	; 0x28
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ce:	f107 0318 	add.w	r3, r7, #24
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	605a      	str	r2, [r3, #4]
 80023d8:	609a      	str	r2, [r3, #8]
 80023da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023dc:	f107 0310 	add.w	r3, r7, #16
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80023e6:	463b      	mov	r3, r7
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80023f2:	4b31      	ldr	r3, [pc, #196]	; (80024b8 <MX_TIM4_Init+0xf0>)
 80023f4:	4a31      	ldr	r2, [pc, #196]	; (80024bc <MX_TIM4_Init+0xf4>)
 80023f6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 42 - 1;
 80023f8:	4b2f      	ldr	r3, [pc, #188]	; (80024b8 <MX_TIM4_Init+0xf0>)
 80023fa:	2229      	movs	r2, #41	; 0x29
 80023fc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023fe:	4b2e      	ldr	r3, [pc, #184]	; (80024b8 <MX_TIM4_Init+0xf0>)
 8002400:	2200      	movs	r2, #0
 8002402:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xFFFF;
 8002404:	4b2c      	ldr	r3, [pc, #176]	; (80024b8 <MX_TIM4_Init+0xf0>)
 8002406:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800240a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800240c:	4b2a      	ldr	r3, [pc, #168]	; (80024b8 <MX_TIM4_Init+0xf0>)
 800240e:	2200      	movs	r2, #0
 8002410:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002412:	4b29      	ldr	r3, [pc, #164]	; (80024b8 <MX_TIM4_Init+0xf0>)
 8002414:	2200      	movs	r2, #0
 8002416:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002418:	4827      	ldr	r0, [pc, #156]	; (80024b8 <MX_TIM4_Init+0xf0>)
 800241a:	f005 fb75 	bl	8007b08 <HAL_TIM_Base_Init>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8002424:	f001 fa90 	bl	8003948 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002428:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800242c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800242e:	f107 0318 	add.w	r3, r7, #24
 8002432:	4619      	mov	r1, r3
 8002434:	4820      	ldr	r0, [pc, #128]	; (80024b8 <MX_TIM4_Init+0xf0>)
 8002436:	f005 ff81 	bl	800833c <HAL_TIM_ConfigClockSource>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002440:	f001 fa82 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002444:	481c      	ldr	r0, [pc, #112]	; (80024b8 <MX_TIM4_Init+0xf0>)
 8002446:	f005 fc71 	bl	8007d2c <HAL_TIM_IC_Init>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002450:	f001 fa7a 	bl	8003948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002454:	2300      	movs	r3, #0
 8002456:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002458:	2300      	movs	r3, #0
 800245a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800245c:	f107 0310 	add.w	r3, r7, #16
 8002460:	4619      	mov	r1, r3
 8002462:	4815      	ldr	r0, [pc, #84]	; (80024b8 <MX_TIM4_Init+0xf0>)
 8002464:	f006 fcbe 	bl	8008de4 <HAL_TIMEx_MasterConfigSynchronization>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 800246e:	f001 fa6b 	bl	8003948 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002472:	2300      	movs	r3, #0
 8002474:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002476:	2301      	movs	r3, #1
 8002478:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800247e:	2300      	movs	r3, #0
 8002480:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002482:	463b      	mov	r3, r7
 8002484:	2200      	movs	r2, #0
 8002486:	4619      	mov	r1, r3
 8002488:	480b      	ldr	r0, [pc, #44]	; (80024b8 <MX_TIM4_Init+0xf0>)
 800248a:	f005 fdf5 	bl	8008078 <HAL_TIM_IC_ConfigChannel>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8002494:	f001 fa58 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002498:	463b      	mov	r3, r7
 800249a:	2204      	movs	r2, #4
 800249c:	4619      	mov	r1, r3
 800249e:	4806      	ldr	r0, [pc, #24]	; (80024b8 <MX_TIM4_Init+0xf0>)
 80024a0:	f005 fdea 	bl	8008078 <HAL_TIM_IC_ConfigChannel>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <MX_TIM4_Init+0xe6>
  {
    Error_Handler();
 80024aa:	f001 fa4d 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80024ae:	bf00      	nop
 80024b0:	3728      	adds	r7, #40	; 0x28
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	2000030c 	.word	0x2000030c
 80024bc:	40000800 	.word	0x40000800

080024c0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b08a      	sub	sp, #40	; 0x28
 80024c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024c6:	f107 0318 	add.w	r3, r7, #24
 80024ca:	2200      	movs	r2, #0
 80024cc:	601a      	str	r2, [r3, #0]
 80024ce:	605a      	str	r2, [r3, #4]
 80024d0:	609a      	str	r2, [r3, #8]
 80024d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024d4:	f107 0310 	add.w	r3, r7, #16
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80024de:	463b      	mov	r3, r7
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	605a      	str	r2, [r3, #4]
 80024e6:	609a      	str	r2, [r3, #8]
 80024e8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80024ea:	4b2b      	ldr	r3, [pc, #172]	; (8002598 <MX_TIM5_Init+0xd8>)
 80024ec:	4a2b      	ldr	r2, [pc, #172]	; (800259c <MX_TIM5_Init+0xdc>)
 80024ee:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 42 - 1;
 80024f0:	4b29      	ldr	r3, [pc, #164]	; (8002598 <MX_TIM5_Init+0xd8>)
 80024f2:	2229      	movs	r2, #41	; 0x29
 80024f4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024f6:	4b28      	ldr	r3, [pc, #160]	; (8002598 <MX_TIM5_Init+0xd8>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFF;
 80024fc:	4b26      	ldr	r3, [pc, #152]	; (8002598 <MX_TIM5_Init+0xd8>)
 80024fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002502:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002504:	4b24      	ldr	r3, [pc, #144]	; (8002598 <MX_TIM5_Init+0xd8>)
 8002506:	2200      	movs	r2, #0
 8002508:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800250a:	4b23      	ldr	r3, [pc, #140]	; (8002598 <MX_TIM5_Init+0xd8>)
 800250c:	2200      	movs	r2, #0
 800250e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002510:	4821      	ldr	r0, [pc, #132]	; (8002598 <MX_TIM5_Init+0xd8>)
 8002512:	f005 faf9 	bl	8007b08 <HAL_TIM_Base_Init>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 800251c:	f001 fa14 	bl	8003948 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002520:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002524:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002526:	f107 0318 	add.w	r3, r7, #24
 800252a:	4619      	mov	r1, r3
 800252c:	481a      	ldr	r0, [pc, #104]	; (8002598 <MX_TIM5_Init+0xd8>)
 800252e:	f005 ff05 	bl	800833c <HAL_TIM_ConfigClockSource>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8002538:	f001 fa06 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 800253c:	4816      	ldr	r0, [pc, #88]	; (8002598 <MX_TIM5_Init+0xd8>)
 800253e:	f005 fbf5 	bl	8007d2c <HAL_TIM_IC_Init>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002548:	f001 f9fe 	bl	8003948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800254c:	2300      	movs	r3, #0
 800254e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002550:	2300      	movs	r3, #0
 8002552:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002554:	f107 0310 	add.w	r3, r7, #16
 8002558:	4619      	mov	r1, r3
 800255a:	480f      	ldr	r0, [pc, #60]	; (8002598 <MX_TIM5_Init+0xd8>)
 800255c:	f006 fc42 	bl	8008de4 <HAL_TIMEx_MasterConfigSynchronization>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <MX_TIM5_Init+0xaa>
  {
    Error_Handler();
 8002566:	f001 f9ef 	bl	8003948 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800256a:	2300      	movs	r3, #0
 800256c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800256e:	2301      	movs	r3, #1
 8002570:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002572:	2300      	movs	r3, #0
 8002574:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002576:	2300      	movs	r3, #0
 8002578:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800257a:	463b      	mov	r3, r7
 800257c:	2200      	movs	r2, #0
 800257e:	4619      	mov	r1, r3
 8002580:	4805      	ldr	r0, [pc, #20]	; (8002598 <MX_TIM5_Init+0xd8>)
 8002582:	f005 fd79 	bl	8008078 <HAL_TIM_IC_ConfigChannel>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 800258c:	f001 f9dc 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002590:	bf00      	nop
 8002592:	3728      	adds	r7, #40	; 0x28
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	20000698 	.word	0x20000698
 800259c:	40000c00 	.word	0x40000c00

080025a0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025a6:	463b      	mov	r3, r7
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80025ae:	4b15      	ldr	r3, [pc, #84]	; (8002604 <MX_TIM6_Init+0x64>)
 80025b0:	4a15      	ldr	r2, [pc, #84]	; (8002608 <MX_TIM6_Init+0x68>)
 80025b2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 42 - 1;
 80025b4:	4b13      	ldr	r3, [pc, #76]	; (8002604 <MX_TIM6_Init+0x64>)
 80025b6:	2229      	movs	r2, #41	; 0x29
 80025b8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ba:	4b12      	ldr	r3, [pc, #72]	; (8002604 <MX_TIM6_Init+0x64>)
 80025bc:	2200      	movs	r2, #0
 80025be:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0xFFFF;
 80025c0:	4b10      	ldr	r3, [pc, #64]	; (8002604 <MX_TIM6_Init+0x64>)
 80025c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025c6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025c8:	4b0e      	ldr	r3, [pc, #56]	; (8002604 <MX_TIM6_Init+0x64>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80025ce:	480d      	ldr	r0, [pc, #52]	; (8002604 <MX_TIM6_Init+0x64>)
 80025d0:	f005 fa9a 	bl	8007b08 <HAL_TIM_Base_Init>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80025da:	f001 f9b5 	bl	8003948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025de:	2300      	movs	r3, #0
 80025e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025e2:	2300      	movs	r3, #0
 80025e4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80025e6:	463b      	mov	r3, r7
 80025e8:	4619      	mov	r1, r3
 80025ea:	4806      	ldr	r0, [pc, #24]	; (8002604 <MX_TIM6_Init+0x64>)
 80025ec:	f006 fbfa 	bl	8008de4 <HAL_TIMEx_MasterConfigSynchronization>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80025f6:	f001 f9a7 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	20000a98 	.word	0x20000a98
 8002608:	40001000 	.word	0x40001000

0800260c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002612:	463b      	mov	r3, r7
 8002614:	2200      	movs	r2, #0
 8002616:	601a      	str	r2, [r3, #0]
 8002618:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800261a:	4b15      	ldr	r3, [pc, #84]	; (8002670 <MX_TIM7_Init+0x64>)
 800261c:	4a15      	ldr	r2, [pc, #84]	; (8002674 <MX_TIM7_Init+0x68>)
 800261e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 42 - 1;
 8002620:	4b13      	ldr	r3, [pc, #76]	; (8002670 <MX_TIM7_Init+0x64>)
 8002622:	2229      	movs	r2, #41	; 0x29
 8002624:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002626:	4b12      	ldr	r3, [pc, #72]	; (8002670 <MX_TIM7_Init+0x64>)
 8002628:	2200      	movs	r2, #0
 800262a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000 - 1;
 800262c:	4b10      	ldr	r3, [pc, #64]	; (8002670 <MX_TIM7_Init+0x64>)
 800262e:	f242 720f 	movw	r2, #9999	; 0x270f
 8002632:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002634:	4b0e      	ldr	r3, [pc, #56]	; (8002670 <MX_TIM7_Init+0x64>)
 8002636:	2200      	movs	r2, #0
 8002638:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800263a:	480d      	ldr	r0, [pc, #52]	; (8002670 <MX_TIM7_Init+0x64>)
 800263c:	f005 fa64 	bl	8007b08 <HAL_TIM_Base_Init>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002646:	f001 f97f 	bl	8003948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800264a:	2300      	movs	r3, #0
 800264c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800264e:	2300      	movs	r3, #0
 8002650:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002652:	463b      	mov	r3, r7
 8002654:	4619      	mov	r1, r3
 8002656:	4806      	ldr	r0, [pc, #24]	; (8002670 <MX_TIM7_Init+0x64>)
 8002658:	f006 fbc4 	bl	8008de4 <HAL_TIMEx_MasterConfigSynchronization>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002662:	f001 f971 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002666:	bf00      	nop
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	20000ca4 	.word	0x20000ca4
 8002674:	40001400 	.word	0x40001400

08002678 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b088      	sub	sp, #32
 800267c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800267e:	f107 0310 	add.w	r3, r7, #16
 8002682:	2200      	movs	r2, #0
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	605a      	str	r2, [r3, #4]
 8002688:	609a      	str	r2, [r3, #8]
 800268a:	60da      	str	r2, [r3, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800268c:	463b      	mov	r3, r7
 800268e:	2200      	movs	r2, #0
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	605a      	str	r2, [r3, #4]
 8002694:	609a      	str	r2, [r3, #8]
 8002696:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002698:	4b23      	ldr	r3, [pc, #140]	; (8002728 <MX_TIM9_Init+0xb0>)
 800269a:	4a24      	ldr	r2, [pc, #144]	; (800272c <MX_TIM9_Init+0xb4>)
 800269c:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 42 - 1;
 800269e:	4b22      	ldr	r3, [pc, #136]	; (8002728 <MX_TIM9_Init+0xb0>)
 80026a0:	2229      	movs	r2, #41	; 0x29
 80026a2:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026a4:	4b20      	ldr	r3, [pc, #128]	; (8002728 <MX_TIM9_Init+0xb0>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 0xFFFF;
 80026aa:	4b1f      	ldr	r3, [pc, #124]	; (8002728 <MX_TIM9_Init+0xb0>)
 80026ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026b0:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026b2:	4b1d      	ldr	r3, [pc, #116]	; (8002728 <MX_TIM9_Init+0xb0>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026b8:	4b1b      	ldr	r3, [pc, #108]	; (8002728 <MX_TIM9_Init+0xb0>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80026be:	481a      	ldr	r0, [pc, #104]	; (8002728 <MX_TIM9_Init+0xb0>)
 80026c0:	f005 fa22 	bl	8007b08 <HAL_TIM_Base_Init>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <MX_TIM9_Init+0x56>
  {
    Error_Handler();
 80026ca:	f001 f93d 	bl	8003948 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026d2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80026d4:	f107 0310 	add.w	r3, r7, #16
 80026d8:	4619      	mov	r1, r3
 80026da:	4813      	ldr	r0, [pc, #76]	; (8002728 <MX_TIM9_Init+0xb0>)
 80026dc:	f005 fe2e 	bl	800833c <HAL_TIM_ConfigClockSource>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <MX_TIM9_Init+0x72>
  {
    Error_Handler();
 80026e6:	f001 f92f 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 80026ea:	480f      	ldr	r0, [pc, #60]	; (8002728 <MX_TIM9_Init+0xb0>)
 80026ec:	f005 fb1e 	bl	8007d2c <HAL_TIM_IC_Init>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 80026f6:	f001 f927 	bl	8003948 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80026fa:	2300      	movs	r3, #0
 80026fc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80026fe:	2301      	movs	r3, #1
 8002700:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002702:	2300      	movs	r3, #0
 8002704:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002706:	2300      	movs	r3, #0
 8002708:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800270a:	463b      	mov	r3, r7
 800270c:	2204      	movs	r2, #4
 800270e:	4619      	mov	r1, r3
 8002710:	4805      	ldr	r0, [pc, #20]	; (8002728 <MX_TIM9_Init+0xb0>)
 8002712:	f005 fcb1 	bl	8008078 <HAL_TIM_IC_ConfigChannel>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <MX_TIM9_Init+0xa8>
  {
    Error_Handler();
 800271c:	f001 f914 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002720:	bf00      	nop
 8002722:	3720      	adds	r7, #32
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	20000b60 	.word	0x20000b60
 800272c:	40014000 	.word	0x40014000

08002730 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002734:	4b11      	ldr	r3, [pc, #68]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002736:	4a12      	ldr	r2, [pc, #72]	; (8002780 <MX_USART1_UART_Init+0x50>)
 8002738:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800273a:	4b10      	ldr	r3, [pc, #64]	; (800277c <MX_USART1_UART_Init+0x4c>)
 800273c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002740:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002742:	4b0e      	ldr	r3, [pc, #56]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002744:	2200      	movs	r2, #0
 8002746:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002748:	4b0c      	ldr	r3, [pc, #48]	; (800277c <MX_USART1_UART_Init+0x4c>)
 800274a:	2200      	movs	r2, #0
 800274c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800274e:	4b0b      	ldr	r3, [pc, #44]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002750:	2200      	movs	r2, #0
 8002752:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002754:	4b09      	ldr	r3, [pc, #36]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002756:	220c      	movs	r2, #12
 8002758:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800275a:	4b08      	ldr	r3, [pc, #32]	; (800277c <MX_USART1_UART_Init+0x4c>)
 800275c:	2200      	movs	r2, #0
 800275e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002760:	4b06      	ldr	r3, [pc, #24]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002762:	2200      	movs	r2, #0
 8002764:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002766:	4805      	ldr	r0, [pc, #20]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002768:	f006 fbcc 	bl	8008f04 <HAL_UART_Init>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002772:	f001 f8e9 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002776:	bf00      	nop
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	20000764 	.word	0x20000764
 8002780:	40011000 	.word	0x40011000

08002784 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002788:	4b11      	ldr	r3, [pc, #68]	; (80027d0 <MX_USART2_UART_Init+0x4c>)
 800278a:	4a12      	ldr	r2, [pc, #72]	; (80027d4 <MX_USART2_UART_Init+0x50>)
 800278c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800278e:	4b10      	ldr	r3, [pc, #64]	; (80027d0 <MX_USART2_UART_Init+0x4c>)
 8002790:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002794:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002796:	4b0e      	ldr	r3, [pc, #56]	; (80027d0 <MX_USART2_UART_Init+0x4c>)
 8002798:	2200      	movs	r2, #0
 800279a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800279c:	4b0c      	ldr	r3, [pc, #48]	; (80027d0 <MX_USART2_UART_Init+0x4c>)
 800279e:	2200      	movs	r2, #0
 80027a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027a2:	4b0b      	ldr	r3, [pc, #44]	; (80027d0 <MX_USART2_UART_Init+0x4c>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027a8:	4b09      	ldr	r3, [pc, #36]	; (80027d0 <MX_USART2_UART_Init+0x4c>)
 80027aa:	220c      	movs	r2, #12
 80027ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ae:	4b08      	ldr	r3, [pc, #32]	; (80027d0 <MX_USART2_UART_Init+0x4c>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027b4:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <MX_USART2_UART_Init+0x4c>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027ba:	4805      	ldr	r0, [pc, #20]	; (80027d0 <MX_USART2_UART_Init+0x4c>)
 80027bc:	f006 fba2 	bl	8008f04 <HAL_UART_Init>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80027c6:	f001 f8bf 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027ca:	bf00      	nop
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000c64 	.word	0x20000c64
 80027d4:	40004400 	.word	0x40004400

080027d8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80027dc:	4b11      	ldr	r3, [pc, #68]	; (8002824 <MX_USART3_UART_Init+0x4c>)
 80027de:	4a12      	ldr	r2, [pc, #72]	; (8002828 <MX_USART3_UART_Init+0x50>)
 80027e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80027e2:	4b10      	ldr	r3, [pc, #64]	; (8002824 <MX_USART3_UART_Init+0x4c>)
 80027e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80027e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80027ea:	4b0e      	ldr	r3, [pc, #56]	; (8002824 <MX_USART3_UART_Init+0x4c>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80027f0:	4b0c      	ldr	r3, [pc, #48]	; (8002824 <MX_USART3_UART_Init+0x4c>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80027f6:	4b0b      	ldr	r3, [pc, #44]	; (8002824 <MX_USART3_UART_Init+0x4c>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027fc:	4b09      	ldr	r3, [pc, #36]	; (8002824 <MX_USART3_UART_Init+0x4c>)
 80027fe:	220c      	movs	r2, #12
 8002800:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002802:	4b08      	ldr	r3, [pc, #32]	; (8002824 <MX_USART3_UART_Init+0x4c>)
 8002804:	2200      	movs	r2, #0
 8002806:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002808:	4b06      	ldr	r3, [pc, #24]	; (8002824 <MX_USART3_UART_Init+0x4c>)
 800280a:	2200      	movs	r2, #0
 800280c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800280e:	4805      	ldr	r0, [pc, #20]	; (8002824 <MX_USART3_UART_Init+0x4c>)
 8002810:	f006 fb78 	bl	8008f04 <HAL_UART_Init>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800281a:	f001 f895 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800281e:	bf00      	nop
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	200003b0 	.word	0x200003b0
 8002828:	40004800 	.word	0x40004800

0800282c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	607b      	str	r3, [r7, #4]
 8002836:	4b10      	ldr	r3, [pc, #64]	; (8002878 <MX_DMA_Init+0x4c>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	4a0f      	ldr	r2, [pc, #60]	; (8002878 <MX_DMA_Init+0x4c>)
 800283c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002840:	6313      	str	r3, [r2, #48]	; 0x30
 8002842:	4b0d      	ldr	r3, [pc, #52]	; (8002878 <MX_DMA_Init+0x4c>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002846:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800284a:	607b      	str	r3, [r7, #4]
 800284c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800284e:	2200      	movs	r2, #0
 8002850:	2100      	movs	r1, #0
 8002852:	200c      	movs	r0, #12
 8002854:	f002 fb7f 	bl	8004f56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002858:	200c      	movs	r0, #12
 800285a:	f002 fb98 	bl	8004f8e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800285e:	2200      	movs	r2, #0
 8002860:	2100      	movs	r1, #0
 8002862:	2010      	movs	r0, #16
 8002864:	f002 fb77 	bl	8004f56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002868:	2010      	movs	r0, #16
 800286a:	f002 fb90 	bl	8004f8e <HAL_NVIC_EnableIRQ>

}
 800286e:	bf00      	nop
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40023800 	.word	0x40023800

0800287c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b08c      	sub	sp, #48	; 0x30
 8002880:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002882:	f107 031c 	add.w	r3, r7, #28
 8002886:	2200      	movs	r2, #0
 8002888:	601a      	str	r2, [r3, #0]
 800288a:	605a      	str	r2, [r3, #4]
 800288c:	609a      	str	r2, [r3, #8]
 800288e:	60da      	str	r2, [r3, #12]
 8002890:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002892:	2300      	movs	r3, #0
 8002894:	61bb      	str	r3, [r7, #24]
 8002896:	4b35      	ldr	r3, [pc, #212]	; (800296c <MX_GPIO_Init+0xf0>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289a:	4a34      	ldr	r2, [pc, #208]	; (800296c <MX_GPIO_Init+0xf0>)
 800289c:	f043 0310 	orr.w	r3, r3, #16
 80028a0:	6313      	str	r3, [r2, #48]	; 0x30
 80028a2:	4b32      	ldr	r3, [pc, #200]	; (800296c <MX_GPIO_Init+0xf0>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a6:	f003 0310 	and.w	r3, r3, #16
 80028aa:	61bb      	str	r3, [r7, #24]
 80028ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028ae:	2300      	movs	r3, #0
 80028b0:	617b      	str	r3, [r7, #20]
 80028b2:	4b2e      	ldr	r3, [pc, #184]	; (800296c <MX_GPIO_Init+0xf0>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	4a2d      	ldr	r2, [pc, #180]	; (800296c <MX_GPIO_Init+0xf0>)
 80028b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028bc:	6313      	str	r3, [r2, #48]	; 0x30
 80028be:	4b2b      	ldr	r3, [pc, #172]	; (800296c <MX_GPIO_Init+0xf0>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028c6:	617b      	str	r3, [r7, #20]
 80028c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	4b27      	ldr	r3, [pc, #156]	; (800296c <MX_GPIO_Init+0xf0>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	4a26      	ldr	r2, [pc, #152]	; (800296c <MX_GPIO_Init+0xf0>)
 80028d4:	f043 0301 	orr.w	r3, r3, #1
 80028d8:	6313      	str	r3, [r2, #48]	; 0x30
 80028da:	4b24      	ldr	r3, [pc, #144]	; (800296c <MX_GPIO_Init+0xf0>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	613b      	str	r3, [r7, #16]
 80028e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028e6:	2300      	movs	r3, #0
 80028e8:	60fb      	str	r3, [r7, #12]
 80028ea:	4b20      	ldr	r3, [pc, #128]	; (800296c <MX_GPIO_Init+0xf0>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	4a1f      	ldr	r2, [pc, #124]	; (800296c <MX_GPIO_Init+0xf0>)
 80028f0:	f043 0308 	orr.w	r3, r3, #8
 80028f4:	6313      	str	r3, [r2, #48]	; 0x30
 80028f6:	4b1d      	ldr	r3, [pc, #116]	; (800296c <MX_GPIO_Init+0xf0>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	60fb      	str	r3, [r7, #12]
 8002900:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002902:	2300      	movs	r3, #0
 8002904:	60bb      	str	r3, [r7, #8]
 8002906:	4b19      	ldr	r3, [pc, #100]	; (800296c <MX_GPIO_Init+0xf0>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290a:	4a18      	ldr	r2, [pc, #96]	; (800296c <MX_GPIO_Init+0xf0>)
 800290c:	f043 0304 	orr.w	r3, r3, #4
 8002910:	6313      	str	r3, [r2, #48]	; 0x30
 8002912:	4b16      	ldr	r3, [pc, #88]	; (800296c <MX_GPIO_Init+0xf0>)
 8002914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002916:	f003 0304 	and.w	r3, r3, #4
 800291a:	60bb      	str	r3, [r7, #8]
 800291c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800291e:	2300      	movs	r3, #0
 8002920:	607b      	str	r3, [r7, #4]
 8002922:	4b12      	ldr	r3, [pc, #72]	; (800296c <MX_GPIO_Init+0xf0>)
 8002924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002926:	4a11      	ldr	r2, [pc, #68]	; (800296c <MX_GPIO_Init+0xf0>)
 8002928:	f043 0302 	orr.w	r3, r3, #2
 800292c:	6313      	str	r3, [r2, #48]	; 0x30
 800292e:	4b0f      	ldr	r3, [pc, #60]	; (800296c <MX_GPIO_Init+0xf0>)
 8002930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	607b      	str	r3, [r7, #4]
 8002938:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : RC_CH6_Pin */
  GPIO_InitStruct.Pin = RC_CH6_Pin;
 800293a:	2308      	movs	r3, #8
 800293c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800293e:	4b0c      	ldr	r3, [pc, #48]	; (8002970 <MX_GPIO_Init+0xf4>)
 8002940:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002942:	2302      	movs	r3, #2
 8002944:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(RC_CH6_GPIO_Port, &GPIO_InitStruct);
 8002946:	f107 031c 	add.w	r3, r7, #28
 800294a:	4619      	mov	r1, r3
 800294c:	4809      	ldr	r0, [pc, #36]	; (8002974 <MX_GPIO_Init+0xf8>)
 800294e:	f002 fea7 	bl	80056a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002952:	2200      	movs	r2, #0
 8002954:	2100      	movs	r1, #0
 8002956:	2009      	movs	r0, #9
 8002958:	f002 fafd 	bl	8004f56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800295c:	2009      	movs	r0, #9
 800295e:	f002 fb16 	bl	8004f8e <HAL_NVIC_EnableIRQ>

}
 8002962:	bf00      	nop
 8002964:	3730      	adds	r7, #48	; 0x30
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40023800 	.word	0x40023800
 8002970:	10310000 	.word	0x10310000
 8002974:	40020c00 	.word	0x40020c00

08002978 <initPWM_DATA>:

/* USER CODE BEGIN 4 */



void initPWM_DATA(PWM_DATA* pwm_data, TIM_HandleTypeDef *htim, uint32_t channel){
 8002978:	b480      	push	{r7}
 800297a:	b085      	sub	sp, #20
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
	pwm_data->onFallingEdge = false;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2200      	movs	r2, #0
 8002988:	765a      	strb	r2, [r3, #25]
	pwm_data->onRisingEdge = true;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2201      	movs	r2, #1
 800298e:	761a      	strb	r2, [r3, #24]
	pwm_data->channel = channel;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	605a      	str	r2, [r3, #4]
	pwm_data->htim = htim;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	68ba      	ldr	r2, [r7, #8]
 800299a:	601a      	str	r2, [r3, #0]
}
 800299c:	bf00      	nop
 800299e:	3714      	adds	r7, #20
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <setPWM>:

void setPWM(TIM_HandleTypeDef htim, uint32_t channel, uint32_t dutyCycle){
 80029a8:	b084      	sub	sp, #16
 80029aa:	b490      	push	{r4, r7}
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	f107 0408 	add.w	r4, r7, #8
 80029b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	__HAL_TIM_SET_COMPARE(&htim, channel, dutyCycle);
 80029b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d103      	bne.n	80029c4 <setPWM+0x1c>
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80029c0:	635a      	str	r2, [r3, #52]	; 0x34
}
 80029c2:	e010      	b.n	80029e6 <setPWM+0x3e>
	__HAL_TIM_SET_COMPARE(&htim, channel, dutyCycle);
 80029c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029c6:	2b04      	cmp	r3, #4
 80029c8:	d103      	bne.n	80029d2 <setPWM+0x2a>
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80029ce:	639a      	str	r2, [r3, #56]	; 0x38
}
 80029d0:	e009      	b.n	80029e6 <setPWM+0x3e>
	__HAL_TIM_SET_COMPARE(&htim, channel, dutyCycle);
 80029d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029d4:	2b08      	cmp	r3, #8
 80029d6:	d103      	bne.n	80029e0 <setPWM+0x38>
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80029dc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80029de:	e002      	b.n	80029e6 <setPWM+0x3e>
	__HAL_TIM_SET_COMPARE(&htim, channel, dutyCycle);
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80029e4:	641a      	str	r2, [r3, #64]	; 0x40
}
 80029e6:	bf00      	nop
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bc90      	pop	{r4, r7}
 80029ec:	b004      	add	sp, #16
 80029ee:	4770      	bx	lr

080029f0 <ESCInit>:

void ESCInit(){
 80029f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029f2:	b08f      	sub	sp, #60	; 0x3c
 80029f4:	af0e      	add	r7, sp, #56	; 0x38
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80029f6:	2100      	movs	r1, #0
 80029f8:	4861      	ldr	r0, [pc, #388]	; (8002b80 <ESCInit+0x190>)
 80029fa:	f005 f959 	bl	8007cb0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80029fe:	2104      	movs	r1, #4
 8002a00:	485f      	ldr	r0, [pc, #380]	; (8002b80 <ESCInit+0x190>)
 8002a02:	f005 f955 	bl	8007cb0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002a06:	2108      	movs	r1, #8
 8002a08:	485d      	ldr	r0, [pc, #372]	; (8002b80 <ESCInit+0x190>)
 8002a0a:	f005 f951 	bl	8007cb0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002a0e:	210c      	movs	r1, #12
 8002a10:	485b      	ldr	r0, [pc, #364]	; (8002b80 <ESCInit+0x190>)
 8002a12:	f005 f94d 	bl	8007cb0 <HAL_TIM_PWM_Start>
	setPWM(htim2, TIM_CHANNEL_1, ESC_PWM_MAX);
 8002a16:	4e5a      	ldr	r6, [pc, #360]	; (8002b80 <ESCInit+0x190>)
 8002a18:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002a1c:	930d      	str	r3, [sp, #52]	; 0x34
 8002a1e:	2300      	movs	r3, #0
 8002a20:	930c      	str	r3, [sp, #48]	; 0x30
 8002a22:	466d      	mov	r5, sp
 8002a24:	f106 0410 	add.w	r4, r6, #16
 8002a28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a30:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002a34:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002a38:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002a3c:	f7ff ffb4 	bl	80029a8 <setPWM>
	setPWM(htim2, TIM_CHANNEL_2, ESC_PWM_MAX);
 8002a40:	4e4f      	ldr	r6, [pc, #316]	; (8002b80 <ESCInit+0x190>)
 8002a42:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002a46:	930d      	str	r3, [sp, #52]	; 0x34
 8002a48:	2304      	movs	r3, #4
 8002a4a:	930c      	str	r3, [sp, #48]	; 0x30
 8002a4c:	466d      	mov	r5, sp
 8002a4e:	f106 0410 	add.w	r4, r6, #16
 8002a52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a5a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002a5e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002a62:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002a66:	f7ff ff9f 	bl	80029a8 <setPWM>
	setPWM(htim2, TIM_CHANNEL_3, ESC_PWM_MAX);
 8002a6a:	4e45      	ldr	r6, [pc, #276]	; (8002b80 <ESCInit+0x190>)
 8002a6c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002a70:	930d      	str	r3, [sp, #52]	; 0x34
 8002a72:	2308      	movs	r3, #8
 8002a74:	930c      	str	r3, [sp, #48]	; 0x30
 8002a76:	466d      	mov	r5, sp
 8002a78:	f106 0410 	add.w	r4, r6, #16
 8002a7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a84:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002a88:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002a8c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002a90:	f7ff ff8a 	bl	80029a8 <setPWM>
	setPWM(htim2, TIM_CHANNEL_4, ESC_PWM_MAX);
 8002a94:	4e3a      	ldr	r6, [pc, #232]	; (8002b80 <ESCInit+0x190>)
 8002a96:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002a9a:	930d      	str	r3, [sp, #52]	; 0x34
 8002a9c:	230c      	movs	r3, #12
 8002a9e:	930c      	str	r3, [sp, #48]	; 0x30
 8002aa0:	466d      	mov	r5, sp
 8002aa2:	f106 0410 	add.w	r4, r6, #16
 8002aa6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002aa8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002aaa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002aac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002aae:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ab2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002ab6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002aba:	f7ff ff75 	bl	80029a8 <setPWM>
	HAL_Delay(2000);
 8002abe:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002ac2:	f002 f94b 	bl	8004d5c <HAL_Delay>
	setPWM(htim2, TIM_CHANNEL_1, ESC_PWM_MIN);
 8002ac6:	4e2e      	ldr	r6, [pc, #184]	; (8002b80 <ESCInit+0x190>)
 8002ac8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002acc:	930d      	str	r3, [sp, #52]	; 0x34
 8002ace:	2300      	movs	r3, #0
 8002ad0:	930c      	str	r3, [sp, #48]	; 0x30
 8002ad2:	466d      	mov	r5, sp
 8002ad4:	f106 0410 	add.w	r4, r6, #16
 8002ad8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ada:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002adc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ade:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ae0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ae4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002ae8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002aec:	f7ff ff5c 	bl	80029a8 <setPWM>
	setPWM(htim2, TIM_CHANNEL_2, ESC_PWM_MIN);
 8002af0:	4e23      	ldr	r6, [pc, #140]	; (8002b80 <ESCInit+0x190>)
 8002af2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002af6:	930d      	str	r3, [sp, #52]	; 0x34
 8002af8:	2304      	movs	r3, #4
 8002afa:	930c      	str	r3, [sp, #48]	; 0x30
 8002afc:	466d      	mov	r5, sp
 8002afe:	f106 0410 	add.w	r4, r6, #16
 8002b02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b0a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002b0e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002b12:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002b16:	f7ff ff47 	bl	80029a8 <setPWM>
	setPWM(htim2, TIM_CHANNEL_3, ESC_PWM_MIN);
 8002b1a:	4e19      	ldr	r6, [pc, #100]	; (8002b80 <ESCInit+0x190>)
 8002b1c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b20:	930d      	str	r3, [sp, #52]	; 0x34
 8002b22:	2308      	movs	r3, #8
 8002b24:	930c      	str	r3, [sp, #48]	; 0x30
 8002b26:	466d      	mov	r5, sp
 8002b28:	f106 0410 	add.w	r4, r6, #16
 8002b2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b34:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002b38:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002b3c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002b40:	f7ff ff32 	bl	80029a8 <setPWM>
	setPWM(htim2, TIM_CHANNEL_4, ESC_PWM_MIN);
 8002b44:	4e0e      	ldr	r6, [pc, #56]	; (8002b80 <ESCInit+0x190>)
 8002b46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b4a:	930d      	str	r3, [sp, #52]	; 0x34
 8002b4c:	230c      	movs	r3, #12
 8002b4e:	930c      	str	r3, [sp, #48]	; 0x30
 8002b50:	466d      	mov	r5, sp
 8002b52:	f106 0410 	add.w	r4, r6, #16
 8002b56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b5e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002b62:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002b66:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002b6a:	f7ff ff1d 	bl	80029a8 <setPWM>
	HAL_Delay(2000);
 8002b6e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002b72:	f002 f8f3 	bl	8004d5c <HAL_Delay>
}
 8002b76:	bf00      	nop
 8002b78:	3704      	adds	r7, #4
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	20000bc4 	.word	0x20000bc4

08002b84 <BMPInit>:

void BMPInit(){
 8002b84:	b5b0      	push	{r4, r5, r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af00      	add	r7, sp, #0
	kalman_init(&kalman_altitude, 0.1, 0.1, 0.03);
 8002b8a:	ed9f 1a62 	vldr	s2, [pc, #392]	; 8002d14 <BMPInit+0x190>
 8002b8e:	eddf 0a62 	vldr	s1, [pc, #392]	; 8002d18 <BMPInit+0x194>
 8002b92:	ed9f 0a61 	vldr	s0, [pc, #388]	; 8002d18 <BMPInit+0x194>
 8002b96:	4861      	ldr	r0, [pc, #388]	; (8002d1c <BMPInit+0x198>)
 8002b98:	f7fe fb1c 	bl	80011d4 <kalman_init>
	bmp280_init_default_params(&bmp280.params);
 8002b9c:	4860      	ldr	r0, [pc, #384]	; (8002d20 <BMPInit+0x19c>)
 8002b9e:	f7fe fb32 	bl	8001206 <bmp280_init_default_params>
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 8002ba2:	4b60      	ldr	r3, [pc, #384]	; (8002d24 <BMPInit+0x1a0>)
 8002ba4:	2276      	movs	r2, #118	; 0x76
 8002ba6:	849a      	strh	r2, [r3, #36]	; 0x24
	bmp280.i2c = &hi2c1;
 8002ba8:	4b5e      	ldr	r3, [pc, #376]	; (8002d24 <BMPInit+0x1a0>)
 8002baa:	4a5f      	ldr	r2, [pc, #380]	; (8002d28 <BMPInit+0x1a4>)
 8002bac:	629a      	str	r2, [r3, #40]	; 0x28

	while(!bmp280_init(&bmp280, &bmp280.params)){
 8002bae:	e020      	b.n	8002bf2 <BMPInit+0x6e>
		strSize = sprintf((char*)buffer, "BMP280 initialization failed\r\n");
 8002bb0:	4a5e      	ldr	r2, [pc, #376]	; (8002d2c <BMPInit+0x1a8>)
 8002bb2:	4b5f      	ldr	r3, [pc, #380]	; (8002d30 <BMPInit+0x1ac>)
 8002bb4:	4615      	mov	r5, r2
 8002bb6:	461c      	mov	r4, r3
 8002bb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bba:	6028      	str	r0, [r5, #0]
 8002bbc:	6069      	str	r1, [r5, #4]
 8002bbe:	60aa      	str	r2, [r5, #8]
 8002bc0:	60eb      	str	r3, [r5, #12]
 8002bc2:	cc07      	ldmia	r4!, {r0, r1, r2}
 8002bc4:	6128      	str	r0, [r5, #16]
 8002bc6:	6169      	str	r1, [r5, #20]
 8002bc8:	61aa      	str	r2, [r5, #24]
 8002bca:	8823      	ldrh	r3, [r4, #0]
 8002bcc:	78a2      	ldrb	r2, [r4, #2]
 8002bce:	83ab      	strh	r3, [r5, #28]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	77ab      	strb	r3, [r5, #30]
 8002bd4:	231e      	movs	r3, #30
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	4b56      	ldr	r3, [pc, #344]	; (8002d34 <BMPInit+0x1b0>)
 8002bda:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, buffer, strSize, 1000);
 8002bdc:	4b55      	ldr	r3, [pc, #340]	; (8002d34 <BMPInit+0x1b0>)
 8002bde:	881a      	ldrh	r2, [r3, #0]
 8002be0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002be4:	4951      	ldr	r1, [pc, #324]	; (8002d2c <BMPInit+0x1a8>)
 8002be6:	4854      	ldr	r0, [pc, #336]	; (8002d38 <BMPInit+0x1b4>)
 8002be8:	f006 f9d9 	bl	8008f9e <HAL_UART_Transmit>
		HAL_Delay(50);
 8002bec:	2032      	movs	r0, #50	; 0x32
 8002bee:	f002 f8b5 	bl	8004d5c <HAL_Delay>
	while(!bmp280_init(&bmp280, &bmp280.params)){
 8002bf2:	494b      	ldr	r1, [pc, #300]	; (8002d20 <BMPInit+0x19c>)
 8002bf4:	484b      	ldr	r0, [pc, #300]	; (8002d24 <BMPInit+0x1a0>)
 8002bf6:	f7fe fc81 	bl	80014fc <bmp280_init>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	f083 0301 	eor.w	r3, r3, #1
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1d4      	bne.n	8002bb0 <BMPInit+0x2c>
	}
	HAL_Delay(1000);
 8002c06:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c0a:	f002 f8a7 	bl	8004d5c <HAL_Delay>
	bme280p = bmp280.id == BME280_CHIP_ID;
 8002c0e:	4b45      	ldr	r3, [pc, #276]	; (8002d24 <BMPInit+0x1a0>)
 8002c10:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8002c14:	2b60      	cmp	r3, #96	; 0x60
 8002c16:	bf0c      	ite	eq
 8002c18:	2301      	moveq	r3, #1
 8002c1a:	2300      	movne	r3, #0
 8002c1c:	b2da      	uxtb	r2, r3
 8002c1e:	4b47      	ldr	r3, [pc, #284]	; (8002d3c <BMPInit+0x1b8>)
 8002c20:	701a      	strb	r2, [r3, #0]
	strSize = sprintf((char*)buffer, "BMP280: found %s\r\n", bme280p ? "BME280" : "BMP280");
 8002c22:	4b46      	ldr	r3, [pc, #280]	; (8002d3c <BMPInit+0x1b8>)
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <BMPInit+0xaa>
 8002c2a:	4b45      	ldr	r3, [pc, #276]	; (8002d40 <BMPInit+0x1bc>)
 8002c2c:	e000      	b.n	8002c30 <BMPInit+0xac>
 8002c2e:	4b45      	ldr	r3, [pc, #276]	; (8002d44 <BMPInit+0x1c0>)
 8002c30:	461a      	mov	r2, r3
 8002c32:	4945      	ldr	r1, [pc, #276]	; (8002d48 <BMPInit+0x1c4>)
 8002c34:	483d      	ldr	r0, [pc, #244]	; (8002d2c <BMPInit+0x1a8>)
 8002c36:	f007 fbff 	bl	800a438 <siprintf>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	b29a      	uxth	r2, r3
 8002c3e:	4b3d      	ldr	r3, [pc, #244]	; (8002d34 <BMPInit+0x1b0>)
 8002c40:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, strSize, 1000);
 8002c42:	4b3c      	ldr	r3, [pc, #240]	; (8002d34 <BMPInit+0x1b0>)
 8002c44:	881a      	ldrh	r2, [r3, #0]
 8002c46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c4a:	4938      	ldr	r1, [pc, #224]	; (8002d2c <BMPInit+0x1a8>)
 8002c4c:	483a      	ldr	r0, [pc, #232]	; (8002d38 <BMPInit+0x1b4>)
 8002c4e:	f006 f9a6 	bl	8008f9e <HAL_UART_Transmit>

	strSize = sprintf((char*)buffer, "Calibrating.\r\n");
 8002c52:	4a36      	ldr	r2, [pc, #216]	; (8002d2c <BMPInit+0x1a8>)
 8002c54:	4b3d      	ldr	r3, [pc, #244]	; (8002d4c <BMPInit+0x1c8>)
 8002c56:	4614      	mov	r4, r2
 8002c58:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002c5a:	6020      	str	r0, [r4, #0]
 8002c5c:	6061      	str	r1, [r4, #4]
 8002c5e:	60a2      	str	r2, [r4, #8]
 8002c60:	881a      	ldrh	r2, [r3, #0]
 8002c62:	789b      	ldrb	r3, [r3, #2]
 8002c64:	81a2      	strh	r2, [r4, #12]
 8002c66:	73a3      	strb	r3, [r4, #14]
 8002c68:	230e      	movs	r3, #14
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	4b31      	ldr	r3, [pc, #196]	; (8002d34 <BMPInit+0x1b0>)
 8002c6e:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002c70:	4b30      	ldr	r3, [pc, #192]	; (8002d34 <BMPInit+0x1b0>)
 8002c72:	881a      	ldrh	r2, [r3, #0]
 8002c74:	230a      	movs	r3, #10
 8002c76:	492d      	ldr	r1, [pc, #180]	; (8002d2c <BMPInit+0x1a8>)
 8002c78:	482f      	ldr	r0, [pc, #188]	; (8002d38 <BMPInit+0x1b4>)
 8002c7a:	f006 f990 	bl	8008f9e <HAL_UART_Transmit>

	float pres_total = 0;
 8002c7e:	f04f 0300 	mov.w	r3, #0
 8002c82:	617b      	str	r3, [r7, #20]
	float pressure, temperature, humidity;

	for(int i = 0; i < 100; ++i){
 8002c84:	2300      	movs	r3, #0
 8002c86:	613b      	str	r3, [r7, #16]
 8002c88:	e01f      	b.n	8002cca <BMPInit+0x146>
		while(bmp280_is_measuring(&bmp280)) continue;
 8002c8a:	bf00      	nop
 8002c8c:	4825      	ldr	r0, [pc, #148]	; (8002d24 <BMPInit+0x1a0>)
 8002c8e:	f7fe fce2 	bl	8001656 <bmp280_is_measuring>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d1f8      	bne.n	8002c8a <BMPInit+0x106>
		bmp280_read_float(&bmp280, &temperature, &pressure, &humidity);
 8002c98:	1d3b      	adds	r3, r7, #4
 8002c9a:	f107 020c 	add.w	r2, r7, #12
 8002c9e:	f107 0108 	add.w	r1, r7, #8
 8002ca2:	4820      	ldr	r0, [pc, #128]	; (8002d24 <BMPInit+0x1a0>)
 8002ca4:	f7fe ff9a 	bl	8001bdc <bmp280_read_float>
		HAL_UART_Transmit(&huart1, (uint8_t*)".", 1, 10);
 8002ca8:	230a      	movs	r3, #10
 8002caa:	2201      	movs	r2, #1
 8002cac:	4928      	ldr	r1, [pc, #160]	; (8002d50 <BMPInit+0x1cc>)
 8002cae:	4822      	ldr	r0, [pc, #136]	; (8002d38 <BMPInit+0x1b4>)
 8002cb0:	f006 f975 	bl	8008f9e <HAL_UART_Transmit>
		pres_total = pres_total + pressure;
 8002cb4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cb8:	ed97 7a05 	vldr	s14, [r7, #20]
 8002cbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cc0:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i = 0; i < 100; ++i){
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	613b      	str	r3, [r7, #16]
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	2b63      	cmp	r3, #99	; 0x63
 8002cce:	dddd      	ble.n	8002c8c <BMPInit+0x108>
	}

	pressureRef = pres_total / 100;
 8002cd0:	ed97 7a05 	vldr	s14, [r7, #20]
 8002cd4:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8002d54 <BMPInit+0x1d0>
 8002cd8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002cdc:	4b1e      	ldr	r3, [pc, #120]	; (8002d58 <BMPInit+0x1d4>)
 8002cde:	edc3 7a00 	vstr	s15, [r3]
	strSize = sprintf((char*)buffer,"Done!\r\n");
 8002ce2:	4a12      	ldr	r2, [pc, #72]	; (8002d2c <BMPInit+0x1a8>)
 8002ce4:	4b1d      	ldr	r3, [pc, #116]	; (8002d5c <BMPInit+0x1d8>)
 8002ce6:	cb03      	ldmia	r3!, {r0, r1}
 8002ce8:	6010      	str	r0, [r2, #0]
 8002cea:	6051      	str	r1, [r2, #4]
 8002cec:	2307      	movs	r3, #7
 8002cee:	b29a      	uxth	r2, r3
 8002cf0:	4b10      	ldr	r3, [pc, #64]	; (8002d34 <BMPInit+0x1b0>)
 8002cf2:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002cf4:	4b0f      	ldr	r3, [pc, #60]	; (8002d34 <BMPInit+0x1b0>)
 8002cf6:	881a      	ldrh	r2, [r3, #0]
 8002cf8:	230a      	movs	r3, #10
 8002cfa:	490c      	ldr	r1, [pc, #48]	; (8002d2c <BMPInit+0x1a8>)
 8002cfc:	480e      	ldr	r0, [pc, #56]	; (8002d38 <BMPInit+0x1b4>)
 8002cfe:	f006 f94e 	bl	8008f9e <HAL_UART_Transmit>
	HAL_Delay(1000);
 8002d02:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d06:	f002 f829 	bl	8004d5c <HAL_Delay>
}
 8002d0a:	bf00      	nop
 8002d0c:	3718      	adds	r7, #24
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bdb0      	pop	{r4, r5, r7, pc}
 8002d12:	bf00      	nop
 8002d14:	3cf5c28f 	.word	0x3cf5c28f
 8002d18:	3dcccccd 	.word	0x3dcccccd
 8002d1c:	20000670 	.word	0x20000670
 8002d20:	20000c5c 	.word	0x20000c5c
 8002d24:	20000c30 	.word	0x20000c30
 8002d28:	2000040c 	.word	0x2000040c
 8002d2c:	200007a4 	.word	0x200007a4
 8002d30:	0800cf54 	.word	0x0800cf54
 8002d34:	20000d20 	.word	0x20000d20
 8002d38:	20000764 	.word	0x20000764
 8002d3c:	20000734 	.word	0x20000734
 8002d40:	0800cf74 	.word	0x0800cf74
 8002d44:	0800cf7c 	.word	0x0800cf7c
 8002d48:	0800cf84 	.word	0x0800cf84
 8002d4c:	0800cf98 	.word	0x0800cf98
 8002d50:	0800cfa8 	.word	0x0800cfa8
 8002d54:	42c80000 	.word	0x42c80000
 8002d58:	2000020c 	.word	0x2000020c
 8002d5c:	0800cfac 	.word	0x0800cfac

08002d60 <GPSInit>:

void GPSInit(){
 8002d60:	b598      	push	{r3, r4, r7, lr}
 8002d62:	af00      	add	r7, sp, #0
	  //__HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);

	  if(HAL_UART_Receive_DMA(&huart3, gps_rx_buf, GPS_BUF_SIZE) != HAL_OK){
 8002d64:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002d68:	4913      	ldr	r1, [pc, #76]	; (8002db8 <GPSInit+0x58>)
 8002d6a:	4814      	ldr	r0, [pc, #80]	; (8002dbc <GPSInit+0x5c>)
 8002d6c:	f006 f9b0 	bl	80090d0 <HAL_UART_Receive_DMA>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <GPSInit+0x1a>
		  Error_Handler();
 8002d76:	f000 fde7 	bl	8003948 <Error_Handler>
	  }

	  __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8002d7a:	4b10      	ldr	r3, [pc, #64]	; (8002dbc <GPSInit+0x5c>)
 8002d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	4b0e      	ldr	r3, [pc, #56]	; (8002dbc <GPSInit+0x5c>)
 8002d84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f022 0208 	bic.w	r2, r2, #8
 8002d8c:	601a      	str	r2, [r3, #0]

	  strSize = sprintf((char*)buffer, "GPS Done!\r\n");
 8002d8e:	4a0c      	ldr	r2, [pc, #48]	; (8002dc0 <GPSInit+0x60>)
 8002d90:	4b0c      	ldr	r3, [pc, #48]	; (8002dc4 <GPSInit+0x64>)
 8002d92:	4614      	mov	r4, r2
 8002d94:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002d96:	6020      	str	r0, [r4, #0]
 8002d98:	6061      	str	r1, [r4, #4]
 8002d9a:	60a2      	str	r2, [r4, #8]
 8002d9c:	230b      	movs	r3, #11
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	4b09      	ldr	r3, [pc, #36]	; (8002dc8 <GPSInit+0x68>)
 8002da2:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002da4:	4b08      	ldr	r3, [pc, #32]	; (8002dc8 <GPSInit+0x68>)
 8002da6:	881a      	ldrh	r2, [r3, #0]
 8002da8:	230a      	movs	r3, #10
 8002daa:	4905      	ldr	r1, [pc, #20]	; (8002dc0 <GPSInit+0x60>)
 8002dac:	4807      	ldr	r0, [pc, #28]	; (8002dcc <GPSInit+0x6c>)
 8002dae:	f006 f8f6 	bl	8008f9e <HAL_UART_Transmit>
}
 8002db2:	bf00      	nop
 8002db4:	bd98      	pop	{r3, r4, r7, pc}
 8002db6:	bf00      	nop
 8002db8:	20000878 	.word	0x20000878
 8002dbc:	200003b0 	.word	0x200003b0
 8002dc0:	200007a4 	.word	0x200007a4
 8002dc4:	0800cfb4 	.word	0x0800cfb4
 8002dc8:	20000d20 	.word	0x20000d20
 8002dcc:	20000764 	.word	0x20000764

08002dd0 <CompassInit>:

void CompassInit(){
 8002dd0:	b5b0      	push	{r4, r5, r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
	I2Cdev_init(&hi2c3);
 8002dd4:	4824      	ldr	r0, [pc, #144]	; (8002e68 <CompassInit+0x98>)
 8002dd6:	f7fe f973 	bl	80010c0 <I2Cdev_init>

	HMC5883L_initialize();
 8002dda:	f7fe f905 	bl	8000fe8 <HMC5883L_initialize>
	while(!HMC5883L_testConnection()){
 8002dde:	e01f      	b.n	8002e20 <CompassInit+0x50>
		strSize = sprintf((char*)buffer, "Inisialisasi HMC5883L gagal!\r\n");
 8002de0:	4a22      	ldr	r2, [pc, #136]	; (8002e6c <CompassInit+0x9c>)
 8002de2:	4b23      	ldr	r3, [pc, #140]	; (8002e70 <CompassInit+0xa0>)
 8002de4:	4615      	mov	r5, r2
 8002de6:	461c      	mov	r4, r3
 8002de8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dea:	6028      	str	r0, [r5, #0]
 8002dec:	6069      	str	r1, [r5, #4]
 8002dee:	60aa      	str	r2, [r5, #8]
 8002df0:	60eb      	str	r3, [r5, #12]
 8002df2:	cc07      	ldmia	r4!, {r0, r1, r2}
 8002df4:	6128      	str	r0, [r5, #16]
 8002df6:	6169      	str	r1, [r5, #20]
 8002df8:	61aa      	str	r2, [r5, #24]
 8002dfa:	8823      	ldrh	r3, [r4, #0]
 8002dfc:	78a2      	ldrb	r2, [r4, #2]
 8002dfe:	83ab      	strh	r3, [r5, #28]
 8002e00:	4613      	mov	r3, r2
 8002e02:	77ab      	strb	r3, [r5, #30]
 8002e04:	231e      	movs	r3, #30
 8002e06:	b29a      	uxth	r2, r3
 8002e08:	4b1a      	ldr	r3, [pc, #104]	; (8002e74 <CompassInit+0xa4>)
 8002e0a:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002e0c:	4b19      	ldr	r3, [pc, #100]	; (8002e74 <CompassInit+0xa4>)
 8002e0e:	881a      	ldrh	r2, [r3, #0]
 8002e10:	230a      	movs	r3, #10
 8002e12:	4916      	ldr	r1, [pc, #88]	; (8002e6c <CompassInit+0x9c>)
 8002e14:	4818      	ldr	r0, [pc, #96]	; (8002e78 <CompassInit+0xa8>)
 8002e16:	f006 f8c2 	bl	8008f9e <HAL_UART_Transmit>
		HAL_Delay(10);
 8002e1a:	200a      	movs	r0, #10
 8002e1c:	f001 ff9e 	bl	8004d5c <HAL_Delay>
	while(!HMC5883L_testConnection()){
 8002e20:	f7fe f8f8 	bl	8001014 <HMC5883L_testConnection>
 8002e24:	4603      	mov	r3, r0
 8002e26:	f083 0301 	eor.w	r3, r3, #1
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1d7      	bne.n	8002de0 <CompassInit+0x10>
	}
	strSize = sprintf((char*)buffer, "HMC5883L Sukses!\r\n");
 8002e30:	4a0e      	ldr	r2, [pc, #56]	; (8002e6c <CompassInit+0x9c>)
 8002e32:	4b12      	ldr	r3, [pc, #72]	; (8002e7c <CompassInit+0xac>)
 8002e34:	4615      	mov	r5, r2
 8002e36:	461c      	mov	r4, r3
 8002e38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e3a:	6028      	str	r0, [r5, #0]
 8002e3c:	6069      	str	r1, [r5, #4]
 8002e3e:	60aa      	str	r2, [r5, #8]
 8002e40:	60eb      	str	r3, [r5, #12]
 8002e42:	8823      	ldrh	r3, [r4, #0]
 8002e44:	78a2      	ldrb	r2, [r4, #2]
 8002e46:	822b      	strh	r3, [r5, #16]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	74ab      	strb	r3, [r5, #18]
 8002e4c:	2312      	movs	r3, #18
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	4b08      	ldr	r3, [pc, #32]	; (8002e74 <CompassInit+0xa4>)
 8002e52:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002e54:	4b07      	ldr	r3, [pc, #28]	; (8002e74 <CompassInit+0xa4>)
 8002e56:	881a      	ldrh	r2, [r3, #0]
 8002e58:	230a      	movs	r3, #10
 8002e5a:	4904      	ldr	r1, [pc, #16]	; (8002e6c <CompassInit+0x9c>)
 8002e5c:	4806      	ldr	r0, [pc, #24]	; (8002e78 <CompassInit+0xa8>)
 8002e5e:	f006 f89e 	bl	8008f9e <HAL_UART_Transmit>
}
 8002e62:	bf00      	nop
 8002e64:	bdb0      	pop	{r4, r5, r7, pc}
 8002e66:	bf00      	nop
 8002e68:	200002b8 	.word	0x200002b8
 8002e6c:	200007a4 	.word	0x200007a4
 8002e70:	0800cfc0 	.word	0x0800cfc0
 8002e74:	20000d20 	.word	0x20000d20
 8002e78:	20000764 	.word	0x20000764
 8002e7c:	0800cfe0 	.word	0x0800cfe0

08002e80 <RemoteInit>:

void RemoteInit(){
 8002e80:	b5b0      	push	{r4, r5, r7, lr}
 8002e82:	af00      	add	r7, sp, #0
	  fly_mode = FLY_MODE_OFF;
 8002e84:	4b32      	ldr	r3, [pc, #200]	; (8002f50 <RemoteInit+0xd0>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	701a      	strb	r2, [r3, #0]
	  strSize = sprintf((char*)buffer, "Wahana Mode Off\r\n");
 8002e8a:	4a32      	ldr	r2, [pc, #200]	; (8002f54 <RemoteInit+0xd4>)
 8002e8c:	4b32      	ldr	r3, [pc, #200]	; (8002f58 <RemoteInit+0xd8>)
 8002e8e:	4615      	mov	r5, r2
 8002e90:	461c      	mov	r4, r3
 8002e92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e94:	6028      	str	r0, [r5, #0]
 8002e96:	6069      	str	r1, [r5, #4]
 8002e98:	60aa      	str	r2, [r5, #8]
 8002e9a:	60eb      	str	r3, [r5, #12]
 8002e9c:	8823      	ldrh	r3, [r4, #0]
 8002e9e:	822b      	strh	r3, [r5, #16]
 8002ea0:	2311      	movs	r3, #17
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	4b2d      	ldr	r3, [pc, #180]	; (8002f5c <RemoteInit+0xdc>)
 8002ea6:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002ea8:	4b2c      	ldr	r3, [pc, #176]	; (8002f5c <RemoteInit+0xdc>)
 8002eaa:	881a      	ldrh	r2, [r3, #0]
 8002eac:	230a      	movs	r3, #10
 8002eae:	4929      	ldr	r1, [pc, #164]	; (8002f54 <RemoteInit+0xd4>)
 8002eb0:	482b      	ldr	r0, [pc, #172]	; (8002f60 <RemoteInit+0xe0>)
 8002eb2:	f006 f874 	bl	8008f9e <HAL_UART_Transmit>

	  initPWM_DATA(&RC_CH1, &htim3, TIM_CHANNEL_2);
 8002eb6:	2204      	movs	r2, #4
 8002eb8:	492a      	ldr	r1, [pc, #168]	; (8002f64 <RemoteInit+0xe4>)
 8002eba:	482b      	ldr	r0, [pc, #172]	; (8002f68 <RemoteInit+0xe8>)
 8002ebc:	f7ff fd5c 	bl	8002978 <initPWM_DATA>
	  initPWM_DATA(&RC_CH2, &htim9, TIM_CHANNEL_2);
 8002ec0:	2204      	movs	r2, #4
 8002ec2:	492a      	ldr	r1, [pc, #168]	; (8002f6c <RemoteInit+0xec>)
 8002ec4:	482a      	ldr	r0, [pc, #168]	; (8002f70 <RemoteInit+0xf0>)
 8002ec6:	f7ff fd57 	bl	8002978 <initPWM_DATA>
	  initPWM_DATA(&RC_CH3, &htim5, TIM_CHANNEL_1);
 8002eca:	2200      	movs	r2, #0
 8002ecc:	4929      	ldr	r1, [pc, #164]	; (8002f74 <RemoteInit+0xf4>)
 8002ece:	482a      	ldr	r0, [pc, #168]	; (8002f78 <RemoteInit+0xf8>)
 8002ed0:	f7ff fd52 	bl	8002978 <initPWM_DATA>
	  initPWM_DATA(&RC_CH4, &htim3, TIM_CHANNEL_1);
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	4923      	ldr	r1, [pc, #140]	; (8002f64 <RemoteInit+0xe4>)
 8002ed8:	4828      	ldr	r0, [pc, #160]	; (8002f7c <RemoteInit+0xfc>)
 8002eda:	f7ff fd4d 	bl	8002978 <initPWM_DATA>
	  initPWM_DATA(&RC_CH5, &htim4, TIM_CHANNEL_1);
 8002ede:	2200      	movs	r2, #0
 8002ee0:	4927      	ldr	r1, [pc, #156]	; (8002f80 <RemoteInit+0x100>)
 8002ee2:	4828      	ldr	r0, [pc, #160]	; (8002f84 <RemoteInit+0x104>)
 8002ee4:	f7ff fd48 	bl	8002978 <initPWM_DATA>
	  initPWM_DATA(&RC_CH6, &htim6, 0);
 8002ee8:	2200      	movs	r2, #0
 8002eea:	4927      	ldr	r1, [pc, #156]	; (8002f88 <RemoteInit+0x108>)
 8002eec:	4827      	ldr	r0, [pc, #156]	; (8002f8c <RemoteInit+0x10c>)
 8002eee:	f7ff fd43 	bl	8002978 <initPWM_DATA>

	  HAL_TIM_IC_Start_IT(RC_CH1.htim, RC_CH1.channel);
 8002ef2:	4b1d      	ldr	r3, [pc, #116]	; (8002f68 <RemoteInit+0xe8>)
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	4b1c      	ldr	r3, [pc, #112]	; (8002f68 <RemoteInit+0xe8>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	4619      	mov	r1, r3
 8002efc:	4610      	mov	r0, r2
 8002efe:	f004 ff4b 	bl	8007d98 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(RC_CH2.htim, RC_CH2.channel);
 8002f02:	4b1b      	ldr	r3, [pc, #108]	; (8002f70 <RemoteInit+0xf0>)
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	4b1a      	ldr	r3, [pc, #104]	; (8002f70 <RemoteInit+0xf0>)
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	4610      	mov	r0, r2
 8002f0e:	f004 ff43 	bl	8007d98 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(RC_CH3.htim, RC_CH3.channel);
 8002f12:	4b19      	ldr	r3, [pc, #100]	; (8002f78 <RemoteInit+0xf8>)
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	4b18      	ldr	r3, [pc, #96]	; (8002f78 <RemoteInit+0xf8>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	4610      	mov	r0, r2
 8002f1e:	f004 ff3b 	bl	8007d98 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(RC_CH4.htim, RC_CH4.channel);
 8002f22:	4b16      	ldr	r3, [pc, #88]	; (8002f7c <RemoteInit+0xfc>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	4b15      	ldr	r3, [pc, #84]	; (8002f7c <RemoteInit+0xfc>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4610      	mov	r0, r2
 8002f2e:	f004 ff33 	bl	8007d98 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(RC_CH5.htim, RC_CH5.channel);
 8002f32:	4b14      	ldr	r3, [pc, #80]	; (8002f84 <RemoteInit+0x104>)
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	4b13      	ldr	r3, [pc, #76]	; (8002f84 <RemoteInit+0x104>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	4610      	mov	r0, r2
 8002f3e:	f004 ff2b 	bl	8007d98 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_Base_Start(RC_CH6.htim);
 8002f42:	4b12      	ldr	r3, [pc, #72]	; (8002f8c <RemoteInit+0x10c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f004 fe09 	bl	8007b5e <HAL_TIM_Base_Start>
}
 8002f4c:	bf00      	nop
 8002f4e:	bdb0      	pop	{r4, r5, r7, pc}
 8002f50:	20000bbc 	.word	0x20000bbc
 8002f54:	200007a4 	.word	0x200007a4
 8002f58:	0800ced8 	.word	0x0800ced8
 8002f5c:	20000d20 	.word	0x20000d20
 8002f60:	20000764 	.word	0x20000764
 8002f64:	200006f4 	.word	0x200006f4
 8002f68:	200006d8 	.word	0x200006d8
 8002f6c:	20000b60 	.word	0x20000b60
 8002f70:	20000d24 	.word	0x20000d24
 8002f74:	20000698 	.word	0x20000698
 8002f78:	20000c04 	.word	0x20000c04
 8002f7c:	200003f0 	.word	0x200003f0
 8002f80:	2000030c 	.word	0x2000030c
 8002f84:	20000d04 	.word	0x20000d04
 8002f88:	20000a98 	.word	0x20000a98
 8002f8c:	20000ad8 	.word	0x20000ad8

08002f90 <IMUInit>:

void IMUInit(){
 8002f90:	b5b0      	push	{r4, r5, r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
	  HAL_UART_Transmit(&huart2, (u_char*)0xA5, 1, 10);
 8002f96:	230a      	movs	r3, #10
 8002f98:	2201      	movs	r2, #1
 8002f9a:	21a5      	movs	r1, #165	; 0xa5
 8002f9c:	485b      	ldr	r0, [pc, #364]	; (800310c <IMUInit+0x17c>)
 8002f9e:	f005 fffe 	bl	8008f9e <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (u_char*)0x54, 1, 10);
 8002fa2:	230a      	movs	r3, #10
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	2154      	movs	r1, #84	; 0x54
 8002fa8:	4858      	ldr	r0, [pc, #352]	; (800310c <IMUInit+0x17c>)
 8002faa:	f005 fff8 	bl	8008f9e <HAL_UART_Transmit>

	  HAL_Delay(3000);
 8002fae:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002fb2:	f001 fed3 	bl	8004d5c <HAL_Delay>
	  strSize = sprintf((char*)buffer,"Kalibrasi tilt done\r\n");
 8002fb6:	4a56      	ldr	r2, [pc, #344]	; (8003110 <IMUInit+0x180>)
 8002fb8:	4b56      	ldr	r3, [pc, #344]	; (8003114 <IMUInit+0x184>)
 8002fba:	4615      	mov	r5, r2
 8002fbc:	461c      	mov	r4, r3
 8002fbe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fc0:	6028      	str	r0, [r5, #0]
 8002fc2:	6069      	str	r1, [r5, #4]
 8002fc4:	60aa      	str	r2, [r5, #8]
 8002fc6:	60eb      	str	r3, [r5, #12]
 8002fc8:	6820      	ldr	r0, [r4, #0]
 8002fca:	6128      	str	r0, [r5, #16]
 8002fcc:	88a3      	ldrh	r3, [r4, #4]
 8002fce:	82ab      	strh	r3, [r5, #20]
 8002fd0:	2315      	movs	r3, #21
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	4b50      	ldr	r3, [pc, #320]	; (8003118 <IMUInit+0x188>)
 8002fd6:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, buffer, strSize, 100);
 8002fd8:	4b4f      	ldr	r3, [pc, #316]	; (8003118 <IMUInit+0x188>)
 8002fda:	881a      	ldrh	r2, [r3, #0]
 8002fdc:	2364      	movs	r3, #100	; 0x64
 8002fde:	494c      	ldr	r1, [pc, #304]	; (8003110 <IMUInit+0x180>)
 8002fe0:	484e      	ldr	r0, [pc, #312]	; (800311c <IMUInit+0x18c>)
 8002fe2:	f005 ffdc 	bl	8008f9e <HAL_UART_Transmit>

	  //Kalibrasi heading
	  HAL_UART_Transmit(&huart2, (u_char*)0xA5, 1, 10);
 8002fe6:	230a      	movs	r3, #10
 8002fe8:	2201      	movs	r2, #1
 8002fea:	21a5      	movs	r1, #165	; 0xa5
 8002fec:	4847      	ldr	r0, [pc, #284]	; (800310c <IMUInit+0x17c>)
 8002fee:	f005 ffd6 	bl	8008f9e <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (u_char*)0x55, 1, 10);
 8002ff2:	230a      	movs	r3, #10
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	2155      	movs	r1, #85	; 0x55
 8002ff8:	4844      	ldr	r0, [pc, #272]	; (800310c <IMUInit+0x17c>)
 8002ffa:	f005 ffd0 	bl	8008f9e <HAL_UART_Transmit>
	  HAL_Delay(3000);
 8002ffe:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003002:	f001 feab 	bl	8004d5c <HAL_Delay>

	  strSize = sprintf((char*)buffer,"Kalibrasi heading done\r\n");
 8003006:	4a42      	ldr	r2, [pc, #264]	; (8003110 <IMUInit+0x180>)
 8003008:	4b45      	ldr	r3, [pc, #276]	; (8003120 <IMUInit+0x190>)
 800300a:	4615      	mov	r5, r2
 800300c:	461c      	mov	r4, r3
 800300e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003010:	6028      	str	r0, [r5, #0]
 8003012:	6069      	str	r1, [r5, #4]
 8003014:	60aa      	str	r2, [r5, #8]
 8003016:	60eb      	str	r3, [r5, #12]
 8003018:	cc03      	ldmia	r4!, {r0, r1}
 800301a:	6128      	str	r0, [r5, #16]
 800301c:	6169      	str	r1, [r5, #20]
 800301e:	7823      	ldrb	r3, [r4, #0]
 8003020:	762b      	strb	r3, [r5, #24]
 8003022:	2318      	movs	r3, #24
 8003024:	b29a      	uxth	r2, r3
 8003026:	4b3c      	ldr	r3, [pc, #240]	; (8003118 <IMUInit+0x188>)
 8003028:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, buffer, strSize, 100);
 800302a:	4b3b      	ldr	r3, [pc, #236]	; (8003118 <IMUInit+0x188>)
 800302c:	881a      	ldrh	r2, [r3, #0]
 800302e:	2364      	movs	r3, #100	; 0x64
 8003030:	4937      	ldr	r1, [pc, #220]	; (8003110 <IMUInit+0x180>)
 8003032:	483a      	ldr	r0, [pc, #232]	; (800311c <IMUInit+0x18c>)
 8003034:	f005 ffb3 	bl	8008f9e <HAL_UART_Transmit>

	  //Konfigurasi Output ASCII
	  HAL_UART_Transmit(&huart2, (u_char*)0xA5, 1, 10);
 8003038:	230a      	movs	r3, #10
 800303a:	2201      	movs	r2, #1
 800303c:	21a5      	movs	r1, #165	; 0xa5
 800303e:	4833      	ldr	r0, [pc, #204]	; (800310c <IMUInit+0x17c>)
 8003040:	f005 ffad 	bl	8008f9e <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (u_char*)0x52, 1, 10);
 8003044:	230a      	movs	r3, #10
 8003046:	2201      	movs	r2, #1
 8003048:	2152      	movs	r1, #82	; 0x52
 800304a:	4830      	ldr	r0, [pc, #192]	; (800310c <IMUInit+0x17c>)
 800304c:	f005 ffa7 	bl	8008f9e <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8003050:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003054:	f001 fe82 	bl	8004d5c <HAL_Delay>

	  HAL_UART_Receive_DMA(&huart2, IMUBuffer, 16);
 8003058:	2210      	movs	r2, #16
 800305a:	4932      	ldr	r1, [pc, #200]	; (8003124 <IMUInit+0x194>)
 800305c:	482b      	ldr	r0, [pc, #172]	; (800310c <IMUInit+0x17c>)
 800305e:	f006 f837 	bl	80090d0 <HAL_UART_Receive_DMA>

	  float pitchTotal = 0, yawTotal = 0, rollTotal = 0;
 8003062:	f04f 0300 	mov.w	r3, #0
 8003066:	60fb      	str	r3, [r7, #12]
 8003068:	f04f 0300 	mov.w	r3, #0
 800306c:	60bb      	str	r3, [r7, #8]
 800306e:	f04f 0300 	mov.w	r3, #0
 8003072:	607b      	str	r3, [r7, #4]

	  int i = 0;
 8003074:	2300      	movs	r3, #0
 8003076:	603b      	str	r3, [r7, #0]
	  while(i < 100){
 8003078:	e026      	b.n	80030c8 <IMUInit+0x138>
		  if(IMUDataStatus){
 800307a:	4b2b      	ldr	r3, [pc, #172]	; (8003128 <IMUInit+0x198>)
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d021      	beq.n	80030c6 <IMUInit+0x136>
			  i += 1;
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	3301      	adds	r3, #1
 8003086:	603b      	str	r3, [r7, #0]
			  getIMUData(&IMU_Data);
 8003088:	4828      	ldr	r0, [pc, #160]	; (800312c <IMUInit+0x19c>)
 800308a:	f000 f859 	bl	8003140 <getIMUData>
			  pitchTotal += IMU_Data.PITCH;
 800308e:	4b27      	ldr	r3, [pc, #156]	; (800312c <IMUInit+0x19c>)
 8003090:	edd3 7a01 	vldr	s15, [r3, #4]
 8003094:	ed97 7a03 	vldr	s14, [r7, #12]
 8003098:	ee77 7a27 	vadd.f32	s15, s14, s15
 800309c:	edc7 7a03 	vstr	s15, [r7, #12]
			  yawTotal += IMU_Data.YAW;
 80030a0:	4b22      	ldr	r3, [pc, #136]	; (800312c <IMUInit+0x19c>)
 80030a2:	edd3 7a00 	vldr	s15, [r3]
 80030a6:	ed97 7a02 	vldr	s14, [r7, #8]
 80030aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030ae:	edc7 7a02 	vstr	s15, [r7, #8]
			  rollTotal += IMU_Data.ROLL;
 80030b2:	4b1e      	ldr	r3, [pc, #120]	; (800312c <IMUInit+0x19c>)
 80030b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80030b8:	ed97 7a01 	vldr	s14, [r7, #4]
 80030bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030c0:	edc7 7a01 	vstr	s15, [r7, #4]
 80030c4:	e000      	b.n	80030c8 <IMUInit+0x138>
		  } else continue;
 80030c6:	bf00      	nop
	  while(i < 100){
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	2b63      	cmp	r3, #99	; 0x63
 80030cc:	ddd5      	ble.n	800307a <IMUInit+0xea>
	  }
	  pitchRef = pitchTotal / 100;
 80030ce:	ed97 7a03 	vldr	s14, [r7, #12]
 80030d2:	eddf 6a17 	vldr	s13, [pc, #92]	; 8003130 <IMUInit+0x1a0>
 80030d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030da:	4b16      	ldr	r3, [pc, #88]	; (8003134 <IMUInit+0x1a4>)
 80030dc:	edc3 7a00 	vstr	s15, [r3]
	  yawRef = yawTotal / 100;
 80030e0:	ed97 7a02 	vldr	s14, [r7, #8]
 80030e4:	eddf 6a12 	vldr	s13, [pc, #72]	; 8003130 <IMUInit+0x1a0>
 80030e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030ec:	4b12      	ldr	r3, [pc, #72]	; (8003138 <IMUInit+0x1a8>)
 80030ee:	edc3 7a00 	vstr	s15, [r3]
	  rollRef = rollTotal / 100;
 80030f2:	ed97 7a01 	vldr	s14, [r7, #4]
 80030f6:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8003130 <IMUInit+0x1a0>
 80030fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030fe:	4b0f      	ldr	r3, [pc, #60]	; (800313c <IMUInit+0x1ac>)
 8003100:	edc3 7a00 	vstr	s15, [r3]
}
 8003104:	bf00      	nop
 8003106:	3710      	adds	r7, #16
 8003108:	46bd      	mov	sp, r7
 800310a:	bdb0      	pop	{r4, r5, r7, pc}
 800310c:	20000c64 	.word	0x20000c64
 8003110:	200007a4 	.word	0x200007a4
 8003114:	0800cff4 	.word	0x0800cff4
 8003118:	20000d20 	.word	0x20000d20
 800311c:	20000764 	.word	0x20000764
 8003120:	0800d00c 	.word	0x0800d00c
 8003124:	20000c20 	.word	0x20000c20
 8003128:	20000478 	.word	0x20000478
 800312c:	2000068c 	.word	0x2000068c
 8003130:	42c80000 	.word	0x42c80000
 8003134:	20000210 	.word	0x20000210
 8003138:	20000214 	.word	0x20000214
 800313c:	20000218 	.word	0x20000218

08003140 <getIMUData>:
		  while(pointer != NULL);
		  GPSDataStatus = false;
	  }
}

void getIMUData(IMU_DATA *IMU_Data){
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
	if(IMUDataStatus){
 8003148:	4b59      	ldr	r3, [pc, #356]	; (80032b0 <getIMUData+0x170>)
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	2b00      	cmp	r3, #0
 800314e:	f000 80aa 	beq.w	80032a6 <getIMUData+0x166>
		  uint8_t YPR[8];
		  IMU_Data->YAW = 1000.0f, IMU_Data->PITCH = 1000.0f, IMU_Data->ROLL = 1000.0f;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a57      	ldr	r2, [pc, #348]	; (80032b4 <getIMUData+0x174>)
 8003156:	601a      	str	r2, [r3, #0]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a56      	ldr	r2, [pc, #344]	; (80032b4 <getIMUData+0x174>)
 800315c:	605a      	str	r2, [r3, #4]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a54      	ldr	r2, [pc, #336]	; (80032b4 <getIMUData+0x174>)
 8003162:	609a      	str	r2, [r3, #8]
		  char* buf;
		  buf = memchr(IMUBuffer, 0xAA, 16);
 8003164:	2210      	movs	r2, #16
 8003166:	21aa      	movs	r1, #170	; 0xaa
 8003168:	4853      	ldr	r0, [pc, #332]	; (80032b8 <getIMUData+0x178>)
 800316a:	f7fd f831 	bl	80001d0 <memchr>
 800316e:	6178      	str	r0, [r7, #20]
		  memcpy(YPR, buf, 8);
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	f107 030c 	add.w	r3, r7, #12
 8003176:	6810      	ldr	r0, [r2, #0]
 8003178:	6851      	ldr	r1, [r2, #4]
 800317a:	c303      	stmia	r3!, {r0, r1}
		  if(YPR[0] == 0xAA && YPR[7] == 0x55){
 800317c:	7b3b      	ldrb	r3, [r7, #12]
 800317e:	2baa      	cmp	r3, #170	; 0xaa
 8003180:	f040 808e 	bne.w	80032a0 <getIMUData+0x160>
 8003184:	7cfb      	ldrb	r3, [r7, #19]
 8003186:	2b55      	cmp	r3, #85	; 0x55
 8003188:	f040 808a 	bne.w	80032a0 <getIMUData+0x160>
			  IMU_Data->YAW = (float)((YPR[1] << 8 | YPR[2]) * 0.01f);
 800318c:	7b7b      	ldrb	r3, [r7, #13]
 800318e:	021b      	lsls	r3, r3, #8
 8003190:	7bba      	ldrb	r2, [r7, #14]
 8003192:	4313      	orrs	r3, r2
 8003194:	ee07 3a90 	vmov	s15, r3
 8003198:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800319c:	ed9f 7a47 	vldr	s14, [pc, #284]	; 80032bc <getIMUData+0x17c>
 80031a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	edc3 7a00 	vstr	s15, [r3]
			  if(IMU_Data->YAW > 179) IMU_Data->YAW = IMU_Data->YAW - 655;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	edd3 7a00 	vldr	s15, [r3]
 80031b0:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80032c0 <getIMUData+0x180>
 80031b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031bc:	dd09      	ble.n	80031d2 <getIMUData+0x92>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	edd3 7a00 	vldr	s15, [r3]
 80031c4:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80032c4 <getIMUData+0x184>
 80031c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	edc3 7a00 	vstr	s15, [r3]

			  sensorYaw = IMU_Data->YAW - yawRef;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	ed93 7a00 	vldr	s14, [r3]
 80031d8:	4b3b      	ldr	r3, [pc, #236]	; (80032c8 <getIMUData+0x188>)
 80031da:	edd3 7a00 	vldr	s15, [r3]
 80031de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031e2:	4b3a      	ldr	r3, [pc, #232]	; (80032cc <getIMUData+0x18c>)
 80031e4:	edc3 7a00 	vstr	s15, [r3]

			  IMU_Data->PITCH = (float)((YPR[3] << 8 | YPR[4]) * 0.01f);
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
 80031ea:	021b      	lsls	r3, r3, #8
 80031ec:	7c3a      	ldrb	r2, [r7, #16]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	ee07 3a90 	vmov	s15, r3
 80031f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031f8:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80032bc <getIMUData+0x17c>
 80031fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	edc3 7a01 	vstr	s15, [r3, #4]
			  if(IMU_Data->PITCH > 179) IMU_Data->PITCH = IMU_Data->PITCH - 655;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	edd3 7a01 	vldr	s15, [r3, #4]
 800320c:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80032c0 <getIMUData+0x180>
 8003210:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003218:	dd09      	ble.n	800322e <getIMUData+0xee>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003220:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80032c4 <getIMUData+0x184>
 8003224:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	edc3 7a01 	vstr	s15, [r3, #4]

			  sensorPitch = IMU_Data->PITCH - pitchRef;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	ed93 7a01 	vldr	s14, [r3, #4]
 8003234:	4b26      	ldr	r3, [pc, #152]	; (80032d0 <getIMUData+0x190>)
 8003236:	edd3 7a00 	vldr	s15, [r3]
 800323a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800323e:	4b25      	ldr	r3, [pc, #148]	; (80032d4 <getIMUData+0x194>)
 8003240:	edc3 7a00 	vstr	s15, [r3]

			  IMU_Data->ROLL = (float)((YPR[5] << 8 | YPR[6]) * 0.01f);
 8003244:	7c7b      	ldrb	r3, [r7, #17]
 8003246:	021b      	lsls	r3, r3, #8
 8003248:	7cba      	ldrb	r2, [r7, #18]
 800324a:	4313      	orrs	r3, r2
 800324c:	ee07 3a90 	vmov	s15, r3
 8003250:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003254:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80032bc <getIMUData+0x17c>
 8003258:	ee67 7a87 	vmul.f32	s15, s15, s14
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	edc3 7a02 	vstr	s15, [r3, #8]
			  if(IMU_Data->ROLL > 179) IMU_Data->ROLL = IMU_Data->ROLL - 655;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	edd3 7a02 	vldr	s15, [r3, #8]
 8003268:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80032c0 <getIMUData+0x180>
 800326c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003274:	dd09      	ble.n	800328a <getIMUData+0x14a>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	edd3 7a02 	vldr	s15, [r3, #8]
 800327c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80032c4 <getIMUData+0x184>
 8003280:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	edc3 7a02 	vstr	s15, [r3, #8]

			  sensorRoll = IMU_Data->ROLL - rollRef;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003290:	4b11      	ldr	r3, [pc, #68]	; (80032d8 <getIMUData+0x198>)
 8003292:	edd3 7a00 	vldr	s15, [r3]
 8003296:	ee77 7a67 	vsub.f32	s15, s14, s15
 800329a:	4b10      	ldr	r3, [pc, #64]	; (80032dc <getIMUData+0x19c>)
 800329c:	edc3 7a00 	vstr	s15, [r3]

			  //strSize = sprintf((char*)buffer, "Y: %f, P: %f, R: %f\r\n", sensorYaw, sensorPitch, sensorRoll);
			  //HAL_UART_Transmit(&huart1, buffer, strSize, 100);
		  }
		  IMUDataStatus = false;
 80032a0:	4b03      	ldr	r3, [pc, #12]	; (80032b0 <getIMUData+0x170>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	701a      	strb	r2, [r3, #0]
	}

}
 80032a6:	bf00      	nop
 80032a8:	3718      	adds	r7, #24
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	20000478 	.word	0x20000478
 80032b4:	447a0000 	.word	0x447a0000
 80032b8:	20000c20 	.word	0x20000c20
 80032bc:	3c23d70a 	.word	0x3c23d70a
 80032c0:	43330000 	.word	0x43330000
 80032c4:	4423c000 	.word	0x4423c000
 80032c8:	20000214 	.word	0x20000214
 80032cc:	20000a6c 	.word	0x20000a6c
 80032d0:	20000210 	.word	0x20000210
 80032d4:	20000bc0 	.word	0x20000bc0
 80032d8:	20000218 	.word	0x20000218
 80032dc:	20000464 	.word	0x20000464

080032e0 <setPWM_DATA>:

void setPWM_DATA(PWM_DATA* pwm_data){
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
	if(pwm_data->onRisingEdge && !pwm_data->onFallingEdge){
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	7e1b      	ldrb	r3, [r3, #24]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	f000 8087 	beq.w	8003400 <setPWM_DATA+0x120>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	7e5b      	ldrb	r3, [r3, #25]
 80032f6:	f083 0301 	eor.w	r3, r3, #1
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d07f      	beq.n	8003400 <setPWM_DATA+0x120>
		pwm_data->onRisingEdge = false;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	761a      	strb	r2, [r3, #24]
		pwm_data->onFallingEdge = true;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2201      	movs	r2, #1
 800330a:	765a      	strb	r2, [r3, #25]
		pwm_data->RisingEdgeVal = HAL_TIM_ReadCapturedValue(pwm_data->htim, pwm_data->channel);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	4619      	mov	r1, r3
 8003316:	4610      	mov	r0, r2
 8003318:	f005 f8c8 	bl	80084ac <HAL_TIM_ReadCapturedValue>
 800331c:	4602      	mov	r2, r0
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	609a      	str	r2, [r3, #8]
		__HAL_TIM_SET_CAPTUREPOLARITY(pwm_data->htim, pwm_data->channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d10a      	bne.n	8003340 <setPWM_DATA+0x60>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	6a1a      	ldr	r2, [r3, #32]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f022 020a 	bic.w	r2, r2, #10
 800333c:	621a      	str	r2, [r3, #32]
 800333e:	e027      	b.n	8003390 <setPWM_DATA+0xb0>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	2b04      	cmp	r3, #4
 8003346:	d10a      	bne.n	800335e <setPWM_DATA+0x7e>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	6a1a      	ldr	r2, [r3, #32]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800335a:	621a      	str	r2, [r3, #32]
 800335c:	e018      	b.n	8003390 <setPWM_DATA+0xb0>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	2b08      	cmp	r3, #8
 8003364:	d10a      	bne.n	800337c <setPWM_DATA+0x9c>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6a1a      	ldr	r2, [r3, #32]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 8003378:	621a      	str	r2, [r3, #32]
 800337a:	e009      	b.n	8003390 <setPWM_DATA+0xb0>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	6a1a      	ldr	r2, [r3, #32]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 800338e:	621a      	str	r2, [r3, #32]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10a      	bne.n	80033ae <setPWM_DATA+0xce>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	6a1a      	ldr	r2, [r3, #32]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f042 0202 	orr.w	r2, r2, #2
 80033aa:	621a      	str	r2, [r3, #32]
 80033ac:	e0aa      	b.n	8003504 <setPWM_DATA+0x224>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	d10a      	bne.n	80033cc <setPWM_DATA+0xec>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	6a1a      	ldr	r2, [r3, #32]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f042 0220 	orr.w	r2, r2, #32
 80033c8:	621a      	str	r2, [r3, #32]
 80033ca:	e09b      	b.n	8003504 <setPWM_DATA+0x224>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	2b08      	cmp	r3, #8
 80033d2:	d10a      	bne.n	80033ea <setPWM_DATA+0x10a>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6a1a      	ldr	r2, [r3, #32]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033e6:	621a      	str	r2, [r3, #32]
 80033e8:	e08c      	b.n	8003504 <setPWM_DATA+0x224>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	6a1a      	ldr	r2, [r3, #32]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033fc:	621a      	str	r2, [r3, #32]
 80033fe:	e081      	b.n	8003504 <setPWM_DATA+0x224>

	} else if(pwm_data->onFallingEdge && !pwm_data->onRisingEdge) {
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	7e5b      	ldrb	r3, [r3, #25]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d07d      	beq.n	8003504 <setPWM_DATA+0x224>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	7e1b      	ldrb	r3, [r3, #24]
 800340c:	f083 0301 	eor.w	r3, r3, #1
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d076      	beq.n	8003504 <setPWM_DATA+0x224>
		pwm_data->onFallingEdge = false;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	765a      	strb	r2, [r3, #25]
		pwm_data->onRisingEdge =  true;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	761a      	strb	r2, [r3, #24]
		pwm_data->FallingEdgeVal = HAL_TIM_ReadCapturedValue(pwm_data->htim, pwm_data->channel);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	4619      	mov	r1, r3
 800342c:	4610      	mov	r0, r2
 800342e:	f005 f83d 	bl	80084ac <HAL_TIM_ReadCapturedValue>
 8003432:	4602      	mov	r2, r0
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_CAPTUREPOLARITY(pwm_data->htim, pwm_data->channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d10a      	bne.n	8003456 <setPWM_DATA+0x176>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	6a1a      	ldr	r2, [r3, #32]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f022 020a 	bic.w	r2, r2, #10
 8003452:	621a      	str	r2, [r3, #32]
 8003454:	e027      	b.n	80034a6 <setPWM_DATA+0x1c6>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2b04      	cmp	r3, #4
 800345c:	d10a      	bne.n	8003474 <setPWM_DATA+0x194>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6a1a      	ldr	r2, [r3, #32]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003470:	621a      	str	r2, [r3, #32]
 8003472:	e018      	b.n	80034a6 <setPWM_DATA+0x1c6>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	2b08      	cmp	r3, #8
 800347a:	d10a      	bne.n	8003492 <setPWM_DATA+0x1b2>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	6a1a      	ldr	r2, [r3, #32]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 800348e:	621a      	str	r2, [r3, #32]
 8003490:	e009      	b.n	80034a6 <setPWM_DATA+0x1c6>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6a1a      	ldr	r2, [r3, #32]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 80034a4:	621a      	str	r2, [r3, #32]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d108      	bne.n	80034c0 <setPWM_DATA+0x1e0>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6a12      	ldr	r2, [r2, #32]
 80034bc:	621a      	str	r2, [r3, #32]
 80034be:	e021      	b.n	8003504 <setPWM_DATA+0x224>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	2b04      	cmp	r3, #4
 80034c6:	d108      	bne.n	80034da <setPWM_DATA+0x1fa>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6a12      	ldr	r2, [r2, #32]
 80034d6:	621a      	str	r2, [r3, #32]
 80034d8:	e014      	b.n	8003504 <setPWM_DATA+0x224>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	2b08      	cmp	r3, #8
 80034e0:	d108      	bne.n	80034f4 <setPWM_DATA+0x214>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6a12      	ldr	r2, [r2, #32]
 80034f0:	621a      	str	r2, [r3, #32]
 80034f2:	e007      	b.n	8003504 <setPWM_DATA+0x224>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6a12      	ldr	r2, [r2, #32]
 8003502:	621a      	str	r2, [r3, #32]
	}
	if(pwm_data->FallingEdgeVal >= pwm_data->RisingEdgeVal){
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	68da      	ldr	r2, [r3, #12]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	429a      	cmp	r2, r3
 800350e:	d30c      	bcc.n	800352a <setPWM_DATA+0x24a>
		pwm_data->DutyCycleVal = pwm_data->FallingEdgeVal - pwm_data->RisingEdgeVal;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	68da      	ldr	r2, [r3, #12]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	1ad2      	subs	r2, r2, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	611a      	str	r2, [r3, #16]
		pwm_data->FallingEdgeVal = 0;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	60da      	str	r2, [r3, #12]
		pwm_data->RisingEdgeVal = 0;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	609a      	str	r2, [r3, #8]
	}
}
 800352a:	bf00      	nop
 800352c:	3708      	adds	r7, #8
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
	...

08003534 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
  //HAL_UART_Transmit(&huart3, RxBuffer, 8, 100);
  if(huart->Instance == USART2 && !IMUDataStatus)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a10      	ldr	r2, [pc, #64]	; (8003584 <HAL_UART_RxCpltCallback+0x50>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d109      	bne.n	800355a <HAL_UART_RxCpltCallback+0x26>
 8003546:	4b10      	ldr	r3, [pc, #64]	; (8003588 <HAL_UART_RxCpltCallback+0x54>)
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	f083 0301 	eor.w	r3, r3, #1
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	d002      	beq.n	800355a <HAL_UART_RxCpltCallback+0x26>
	  IMUDataStatus = true;
 8003554:	4b0c      	ldr	r3, [pc, #48]	; (8003588 <HAL_UART_RxCpltCallback+0x54>)
 8003556:	2201      	movs	r2, #1
 8003558:	701a      	strb	r2, [r3, #0]

  if(huart->Instance == USART3){
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a0b      	ldr	r2, [pc, #44]	; (800358c <HAL_UART_RxCpltCallback+0x58>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d10b      	bne.n	800357c <HAL_UART_RxCpltCallback+0x48>
	  memcpy(GPSBuffer, gps_rx_buf, GPS_BUF_SIZE);
 8003564:	4a0a      	ldr	r2, [pc, #40]	; (8003590 <HAL_UART_RxCpltCallback+0x5c>)
 8003566:	4b0b      	ldr	r3, [pc, #44]	; (8003594 <HAL_UART_RxCpltCallback+0x60>)
 8003568:	4610      	mov	r0, r2
 800356a:	4619      	mov	r1, r3
 800356c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003570:	461a      	mov	r2, r3
 8003572:	f006 faf1 	bl	8009b58 <memcpy>
	  GPSDataStatus = true;
 8003576:	4b08      	ldr	r3, [pc, #32]	; (8003598 <HAL_UART_RxCpltCallback+0x64>)
 8003578:	2201      	movs	r2, #1
 800357a:	701a      	strb	r2, [r3, #0]
  }
 }
 800357c:	bf00      	nop
 800357e:	3708      	adds	r7, #8
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	40004400 	.word	0x40004400
 8003588:	20000478 	.word	0x20000478
 800358c:	40004800 	.word	0x40004800
 8003590:	2000047c 	.word	0x2000047c
 8003594:	20000878 	.word	0x20000878
 8003598:	20000ba0 	.word	0x20000ba0

0800359c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7 && (fly_mode == FLY_MODE_ON || fly_mode == FLY_MODE_HOLD)){
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a21      	ldr	r2, [pc, #132]	; (8003630 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d13b      	bne.n	8003626 <HAL_TIM_PeriodElapsedCallback+0x8a>
 80035ae:	4b21      	ldr	r3, [pc, #132]	; (8003634 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80035b0:	781b      	ldrb	r3, [r3, #0]
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d003      	beq.n	80035be <HAL_TIM_PeriodElapsedCallback+0x22>
 80035b6:	4b1f      	ldr	r3, [pc, #124]	; (8003634 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d133      	bne.n	8003626 <HAL_TIM_PeriodElapsedCallback+0x8a>
		PIDRoll.timesampling = PIDYaw.timesampling = PIDPitch.timesampling = 0.01;
 80035be:	4b1e      	ldr	r3, [pc, #120]	; (8003638 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80035c0:	4a1e      	ldr	r2, [pc, #120]	; (800363c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80035c2:	625a      	str	r2, [r3, #36]	; 0x24
 80035c4:	4b1c      	ldr	r3, [pc, #112]	; (8003638 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80035c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c8:	4a1d      	ldr	r2, [pc, #116]	; (8003640 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80035ca:	6253      	str	r3, [r2, #36]	; 0x24
 80035cc:	4b1c      	ldr	r3, [pc, #112]	; (8003640 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80035ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d0:	4a1c      	ldr	r2, [pc, #112]	; (8003644 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80035d2:	6253      	str	r3, [r2, #36]	; 0x24
		PIDControl(&PIDRoll, sensorRoll, inputRoll);
 80035d4:	4b1c      	ldr	r3, [pc, #112]	; (8003648 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80035d6:	edd3 7a00 	vldr	s15, [r3]
 80035da:	4b1c      	ldr	r3, [pc, #112]	; (800364c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80035dc:	ed93 7a00 	vldr	s14, [r3]
 80035e0:	eef0 0a47 	vmov.f32	s1, s14
 80035e4:	eeb0 0a67 	vmov.f32	s0, s15
 80035e8:	4816      	ldr	r0, [pc, #88]	; (8003644 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80035ea:	f000 f9b5 	bl	8003958 <PIDControl>
		PIDControl(&PIDPitch, sensorPitch, inputPitch);
 80035ee:	4b18      	ldr	r3, [pc, #96]	; (8003650 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80035f0:	edd3 7a00 	vldr	s15, [r3]
 80035f4:	4b17      	ldr	r3, [pc, #92]	; (8003654 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80035f6:	ed93 7a00 	vldr	s14, [r3]
 80035fa:	eef0 0a47 	vmov.f32	s1, s14
 80035fe:	eeb0 0a67 	vmov.f32	s0, s15
 8003602:	480d      	ldr	r0, [pc, #52]	; (8003638 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8003604:	f000 f9a8 	bl	8003958 <PIDControl>
		PIDControl(&PIDYaw, sensorYaw, inputYaw);
 8003608:	4b13      	ldr	r3, [pc, #76]	; (8003658 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800360a:	edd3 7a00 	vldr	s15, [r3]
 800360e:	4b13      	ldr	r3, [pc, #76]	; (800365c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8003610:	ed93 7a00 	vldr	s14, [r3]
 8003614:	eef0 0a47 	vmov.f32	s1, s14
 8003618:	eeb0 0a67 	vmov.f32	s0, s15
 800361c:	4808      	ldr	r0, [pc, #32]	; (8003640 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800361e:	f000 f99b 	bl	8003958 <PIDControl>
		trustControl();
 8003622:	f000 fabd 	bl	8003ba0 <trustControl>
	}
}
 8003626:	bf00      	nop
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	40001400 	.word	0x40001400
 8003634:	20000bbc 	.word	0x20000bbc
 8003638:	20000228 	.word	0x20000228
 800363c:	3c23d70a 	.word	0x3c23d70a
 8003640:	20000738 	.word	0x20000738
 8003644:	20000b38 	.word	0x20000b38
 8003648:	20000464 	.word	0x20000464
 800364c:	20000870 	.word	0x20000870
 8003650:	20000bc0 	.word	0x20000bc0
 8003654:	20000760 	.word	0x20000760
 8003658:	20000a6c 	.word	0x20000a6c
 800365c:	20000ba4 	.word	0x20000ba4

08003660 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
	if(htim == RC_CH1.htim){
 8003668:	4b81      	ldr	r3, [pc, #516]	; (8003870 <HAL_TIM_IC_CaptureCallback+0x210>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	429a      	cmp	r2, r3
 8003670:	d17a      	bne.n	8003768 <HAL_TIM_IC_CaptureCallback+0x108>
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	7f1b      	ldrb	r3, [r3, #28]
 8003676:	2b02      	cmp	r3, #2
 8003678:	d138      	bne.n	80036ec <HAL_TIM_IC_CaptureCallback+0x8c>
			setPWM_DATA(&RC_CH1);
 800367a:	487d      	ldr	r0, [pc, #500]	; (8003870 <HAL_TIM_IC_CaptureCallback+0x210>)
 800367c:	f7ff fe30 	bl	80032e0 <setPWM_DATA>
			inputRoll = map((float)RC_CH1.DutyCycleVal, 1000, 2000, -30, 30);
 8003680:	4b7b      	ldr	r3, [pc, #492]	; (8003870 <HAL_TIM_IC_CaptureCallback+0x210>)
 8003682:	691b      	ldr	r3, [r3, #16]
 8003684:	ee07 3a90 	vmov	s15, r3
 8003688:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800368c:	ed9f 7a79 	vldr	s14, [pc, #484]	; 8003874 <HAL_TIM_IC_CaptureCallback+0x214>
 8003690:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003694:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8003878 <HAL_TIM_IC_CaptureCallback+0x218>
 8003698:	ee27 7a87 	vmul.f32	s14, s15, s14
 800369c:	eddf 6a75 	vldr	s13, [pc, #468]	; 8003874 <HAL_TIM_IC_CaptureCallback+0x214>
 80036a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036a4:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80036a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80036ac:	4b73      	ldr	r3, [pc, #460]	; (800387c <HAL_TIM_IC_CaptureCallback+0x21c>)
 80036ae:	edc3 7a00 	vstr	s15, [r3]
			inputRoll = constrain(inputRoll, -30, 30);
 80036b2:	4b72      	ldr	r3, [pc, #456]	; (800387c <HAL_TIM_IC_CaptureCallback+0x21c>)
 80036b4:	edd3 7a00 	vldr	s15, [r3]
 80036b8:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 80036bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036c4:	d501      	bpl.n	80036ca <HAL_TIM_IC_CaptureCallback+0x6a>
 80036c6:	4b6e      	ldr	r3, [pc, #440]	; (8003880 <HAL_TIM_IC_CaptureCallback+0x220>)
 80036c8:	e00d      	b.n	80036e6 <HAL_TIM_IC_CaptureCallback+0x86>
 80036ca:	4b6c      	ldr	r3, [pc, #432]	; (800387c <HAL_TIM_IC_CaptureCallback+0x21c>)
 80036cc:	edd3 7a00 	vldr	s15, [r3]
 80036d0:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80036d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036dc:	dd01      	ble.n	80036e2 <HAL_TIM_IC_CaptureCallback+0x82>
 80036de:	4b69      	ldr	r3, [pc, #420]	; (8003884 <HAL_TIM_IC_CaptureCallback+0x224>)
 80036e0:	e001      	b.n	80036e6 <HAL_TIM_IC_CaptureCallback+0x86>
 80036e2:	4b66      	ldr	r3, [pc, #408]	; (800387c <HAL_TIM_IC_CaptureCallback+0x21c>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a65      	ldr	r2, [pc, #404]	; (800387c <HAL_TIM_IC_CaptureCallback+0x21c>)
 80036e8:	6013      	str	r3, [r2, #0]
	}
	else if(htim == RC_CH5.htim) {
		setPWM_DATA(&RC_CH5);
		inputFlyMode = constrain(RC_CH5.DutyCycleVal, 1000, 2000);
	}
}
 80036ea:	e0bd      	b.n	8003868 <HAL_TIM_IC_CaptureCallback+0x208>
		} else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	7f1b      	ldrb	r3, [r3, #28]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	f040 80b9 	bne.w	8003868 <HAL_TIM_IC_CaptureCallback+0x208>
			setPWM_DATA(&RC_CH4);
 80036f6:	4864      	ldr	r0, [pc, #400]	; (8003888 <HAL_TIM_IC_CaptureCallback+0x228>)
 80036f8:	f7ff fdf2 	bl	80032e0 <setPWM_DATA>
			inputYaw = map((float)RC_CH4.DutyCycleVal, 1000, 2000, -30, 30);
 80036fc:	4b62      	ldr	r3, [pc, #392]	; (8003888 <HAL_TIM_IC_CaptureCallback+0x228>)
 80036fe:	691b      	ldr	r3, [r3, #16]
 8003700:	ee07 3a90 	vmov	s15, r3
 8003704:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003708:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8003874 <HAL_TIM_IC_CaptureCallback+0x214>
 800370c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003710:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8003878 <HAL_TIM_IC_CaptureCallback+0x218>
 8003714:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003718:	eddf 6a56 	vldr	s13, [pc, #344]	; 8003874 <HAL_TIM_IC_CaptureCallback+0x214>
 800371c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003720:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003724:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003728:	4b58      	ldr	r3, [pc, #352]	; (800388c <HAL_TIM_IC_CaptureCallback+0x22c>)
 800372a:	edc3 7a00 	vstr	s15, [r3]
			inputYaw = constrain(inputYaw, -30, 30);
 800372e:	4b57      	ldr	r3, [pc, #348]	; (800388c <HAL_TIM_IC_CaptureCallback+0x22c>)
 8003730:	edd3 7a00 	vldr	s15, [r3]
 8003734:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 8003738:	eef4 7ac7 	vcmpe.f32	s15, s14
 800373c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003740:	d501      	bpl.n	8003746 <HAL_TIM_IC_CaptureCallback+0xe6>
 8003742:	4b4f      	ldr	r3, [pc, #316]	; (8003880 <HAL_TIM_IC_CaptureCallback+0x220>)
 8003744:	e00d      	b.n	8003762 <HAL_TIM_IC_CaptureCallback+0x102>
 8003746:	4b51      	ldr	r3, [pc, #324]	; (800388c <HAL_TIM_IC_CaptureCallback+0x22c>)
 8003748:	edd3 7a00 	vldr	s15, [r3]
 800374c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003750:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003758:	dd01      	ble.n	800375e <HAL_TIM_IC_CaptureCallback+0xfe>
 800375a:	4b4a      	ldr	r3, [pc, #296]	; (8003884 <HAL_TIM_IC_CaptureCallback+0x224>)
 800375c:	e001      	b.n	8003762 <HAL_TIM_IC_CaptureCallback+0x102>
 800375e:	4b4b      	ldr	r3, [pc, #300]	; (800388c <HAL_TIM_IC_CaptureCallback+0x22c>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a4a      	ldr	r2, [pc, #296]	; (800388c <HAL_TIM_IC_CaptureCallback+0x22c>)
 8003764:	6013      	str	r3, [r2, #0]
}
 8003766:	e07f      	b.n	8003868 <HAL_TIM_IC_CaptureCallback+0x208>
	else if(htim == RC_CH2.htim){
 8003768:	4b49      	ldr	r3, [pc, #292]	; (8003890 <HAL_TIM_IC_CaptureCallback+0x230>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	429a      	cmp	r2, r3
 8003770:	d138      	bne.n	80037e4 <HAL_TIM_IC_CaptureCallback+0x184>
		setPWM_DATA(&RC_CH2);
 8003772:	4847      	ldr	r0, [pc, #284]	; (8003890 <HAL_TIM_IC_CaptureCallback+0x230>)
 8003774:	f7ff fdb4 	bl	80032e0 <setPWM_DATA>
		inputPitch = map((float)RC_CH2.DutyCycleVal, 1000, 2000, -30, 30);
 8003778:	4b45      	ldr	r3, [pc, #276]	; (8003890 <HAL_TIM_IC_CaptureCallback+0x230>)
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	ee07 3a90 	vmov	s15, r3
 8003780:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003784:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8003874 <HAL_TIM_IC_CaptureCallback+0x214>
 8003788:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800378c:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8003878 <HAL_TIM_IC_CaptureCallback+0x218>
 8003790:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003794:	eddf 6a37 	vldr	s13, [pc, #220]	; 8003874 <HAL_TIM_IC_CaptureCallback+0x214>
 8003798:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800379c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80037a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037a4:	4b3b      	ldr	r3, [pc, #236]	; (8003894 <HAL_TIM_IC_CaptureCallback+0x234>)
 80037a6:	edc3 7a00 	vstr	s15, [r3]
		inputPitch = constrain(inputPitch, -30, 30);
 80037aa:	4b3a      	ldr	r3, [pc, #232]	; (8003894 <HAL_TIM_IC_CaptureCallback+0x234>)
 80037ac:	edd3 7a00 	vldr	s15, [r3]
 80037b0:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 80037b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037bc:	d501      	bpl.n	80037c2 <HAL_TIM_IC_CaptureCallback+0x162>
 80037be:	4b30      	ldr	r3, [pc, #192]	; (8003880 <HAL_TIM_IC_CaptureCallback+0x220>)
 80037c0:	e00d      	b.n	80037de <HAL_TIM_IC_CaptureCallback+0x17e>
 80037c2:	4b34      	ldr	r3, [pc, #208]	; (8003894 <HAL_TIM_IC_CaptureCallback+0x234>)
 80037c4:	edd3 7a00 	vldr	s15, [r3]
 80037c8:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80037cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037d4:	dd01      	ble.n	80037da <HAL_TIM_IC_CaptureCallback+0x17a>
 80037d6:	4b2b      	ldr	r3, [pc, #172]	; (8003884 <HAL_TIM_IC_CaptureCallback+0x224>)
 80037d8:	e001      	b.n	80037de <HAL_TIM_IC_CaptureCallback+0x17e>
 80037da:	4b2e      	ldr	r3, [pc, #184]	; (8003894 <HAL_TIM_IC_CaptureCallback+0x234>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a2d      	ldr	r2, [pc, #180]	; (8003894 <HAL_TIM_IC_CaptureCallback+0x234>)
 80037e0:	6013      	str	r3, [r2, #0]
}
 80037e2:	e041      	b.n	8003868 <HAL_TIM_IC_CaptureCallback+0x208>
	else if(htim == RC_CH3.htim) {
 80037e4:	4b2c      	ldr	r3, [pc, #176]	; (8003898 <HAL_TIM_IC_CaptureCallback+0x238>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d123      	bne.n	8003836 <HAL_TIM_IC_CaptureCallback+0x1d6>
		setPWM_DATA(&RC_CH3);
 80037ee:	482a      	ldr	r0, [pc, #168]	; (8003898 <HAL_TIM_IC_CaptureCallback+0x238>)
 80037f0:	f7ff fd76 	bl	80032e0 <setPWM_DATA>
		if(RC_CH3.DutyCycleVal >= 1150){
 80037f4:	4b28      	ldr	r3, [pc, #160]	; (8003898 <HAL_TIM_IC_CaptureCallback+0x238>)
 80037f6:	691b      	ldr	r3, [r3, #16]
 80037f8:	f240 427d 	movw	r2, #1149	; 0x47d
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d911      	bls.n	8003824 <HAL_TIM_IC_CaptureCallback+0x1c4>
			inputThrottle = constrain(RC_CH3.DutyCycleVal, 1000, 2000);
 8003800:	4b25      	ldr	r3, [pc, #148]	; (8003898 <HAL_TIM_IC_CaptureCallback+0x238>)
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003808:	d307      	bcc.n	800381a <HAL_TIM_IC_CaptureCallback+0x1ba>
 800380a:	4b23      	ldr	r3, [pc, #140]	; (8003898 <HAL_TIM_IC_CaptureCallback+0x238>)
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003812:	bf28      	it	cs
 8003814:	f44f 63fa 	movcs.w	r3, #2000	; 0x7d0
 8003818:	e001      	b.n	800381e <HAL_TIM_IC_CaptureCallback+0x1be>
 800381a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800381e:	4a1f      	ldr	r2, [pc, #124]	; (800389c <HAL_TIM_IC_CaptureCallback+0x23c>)
 8003820:	6013      	str	r3, [r2, #0]
}
 8003822:	e021      	b.n	8003868 <HAL_TIM_IC_CaptureCallback+0x208>
			RC_CH3.DutyCycleVal = 1000;
 8003824:	4b1c      	ldr	r3, [pc, #112]	; (8003898 <HAL_TIM_IC_CaptureCallback+0x238>)
 8003826:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800382a:	611a      	str	r2, [r3, #16]
			inputThrottle = 1000;
 800382c:	4b1b      	ldr	r3, [pc, #108]	; (800389c <HAL_TIM_IC_CaptureCallback+0x23c>)
 800382e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003832:	601a      	str	r2, [r3, #0]
}
 8003834:	e018      	b.n	8003868 <HAL_TIM_IC_CaptureCallback+0x208>
	else if(htim == RC_CH5.htim) {
 8003836:	4b1a      	ldr	r3, [pc, #104]	; (80038a0 <HAL_TIM_IC_CaptureCallback+0x240>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	429a      	cmp	r2, r3
 800383e:	d113      	bne.n	8003868 <HAL_TIM_IC_CaptureCallback+0x208>
		setPWM_DATA(&RC_CH5);
 8003840:	4817      	ldr	r0, [pc, #92]	; (80038a0 <HAL_TIM_IC_CaptureCallback+0x240>)
 8003842:	f7ff fd4d 	bl	80032e0 <setPWM_DATA>
		inputFlyMode = constrain(RC_CH5.DutyCycleVal, 1000, 2000);
 8003846:	4b16      	ldr	r3, [pc, #88]	; (80038a0 <HAL_TIM_IC_CaptureCallback+0x240>)
 8003848:	691b      	ldr	r3, [r3, #16]
 800384a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800384e:	d307      	bcc.n	8003860 <HAL_TIM_IC_CaptureCallback+0x200>
 8003850:	4b13      	ldr	r3, [pc, #76]	; (80038a0 <HAL_TIM_IC_CaptureCallback+0x240>)
 8003852:	691b      	ldr	r3, [r3, #16]
 8003854:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003858:	bf28      	it	cs
 800385a:	f44f 63fa 	movcs.w	r3, #2000	; 0x7d0
 800385e:	e001      	b.n	8003864 <HAL_TIM_IC_CaptureCallback+0x204>
 8003860:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003864:	4a0f      	ldr	r2, [pc, #60]	; (80038a4 <HAL_TIM_IC_CaptureCallback+0x244>)
 8003866:	6013      	str	r3, [r2, #0]
}
 8003868:	bf00      	nop
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	200006d8 	.word	0x200006d8
 8003874:	447a0000 	.word	0x447a0000
 8003878:	42700000 	.word	0x42700000
 800387c:	20000870 	.word	0x20000870
 8003880:	c1f00000 	.word	0xc1f00000
 8003884:	41f00000 	.word	0x41f00000
 8003888:	200003f0 	.word	0x200003f0
 800388c:	20000ba4 	.word	0x20000ba4
 8003890:	20000d24 	.word	0x20000d24
 8003894:	20000760 	.word	0x20000760
 8003898:	20000c04 	.word	0x20000c04
 800389c:	200003ac 	.word	0x200003ac
 80038a0:	20000d04 	.word	0x20000d04
 80038a4:	20000254 	.word	0x20000254

080038a8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	4603      	mov	r3, r0
 80038b0:	80fb      	strh	r3, [r7, #6]
	if(RC_CH6.onRisingEdge && !RC_CH6.onFallingEdge){
 80038b2:	4b24      	ldr	r3, [pc, #144]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 80038b4:	7e1b      	ldrb	r3, [r3, #24]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d013      	beq.n	80038e2 <HAL_GPIO_EXTI_Callback+0x3a>
 80038ba:	4b22      	ldr	r3, [pc, #136]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 80038bc:	7e5b      	ldrb	r3, [r3, #25]
 80038be:	f083 0301 	eor.w	r3, r3, #1
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00c      	beq.n	80038e2 <HAL_GPIO_EXTI_Callback+0x3a>
		RC_CH6.onRisingEdge = false;
 80038c8:	4b1e      	ldr	r3, [pc, #120]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	761a      	strb	r2, [r3, #24]
		RC_CH6.onFallingEdge = true;
 80038ce:	4b1d      	ldr	r3, [pc, #116]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 80038d0:	2201      	movs	r2, #1
 80038d2:	765a      	strb	r2, [r3, #25]
		RC_CH6.RisingEdgeVal = __HAL_TIM_GET_COUNTER(RC_CH6.htim);
 80038d4:	4b1b      	ldr	r3, [pc, #108]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038dc:	4a19      	ldr	r2, [pc, #100]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 80038de:	6093      	str	r3, [r2, #8]
 80038e0:	e016      	b.n	8003910 <HAL_GPIO_EXTI_Callback+0x68>

	} else if(RC_CH6.onFallingEdge && !RC_CH6.onRisingEdge) {
 80038e2:	4b18      	ldr	r3, [pc, #96]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 80038e4:	7e5b      	ldrb	r3, [r3, #25]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d012      	beq.n	8003910 <HAL_GPIO_EXTI_Callback+0x68>
 80038ea:	4b16      	ldr	r3, [pc, #88]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 80038ec:	7e1b      	ldrb	r3, [r3, #24]
 80038ee:	f083 0301 	eor.w	r3, r3, #1
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00b      	beq.n	8003910 <HAL_GPIO_EXTI_Callback+0x68>
		RC_CH6.onFallingEdge = false;
 80038f8:	4b12      	ldr	r3, [pc, #72]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	765a      	strb	r2, [r3, #25]
		RC_CH6.onRisingEdge =  true;
 80038fe:	4b11      	ldr	r3, [pc, #68]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003900:	2201      	movs	r2, #1
 8003902:	761a      	strb	r2, [r3, #24]
		RC_CH6.FallingEdgeVal = __HAL_TIM_GET_COUNTER(RC_CH6.htim);
 8003904:	4b0f      	ldr	r3, [pc, #60]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390c:	4a0d      	ldr	r2, [pc, #52]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 800390e:	60d3      	str	r3, [r2, #12]
	}
	if(RC_CH6.FallingEdgeVal >= RC_CH6.RisingEdgeVal){
 8003910:	4b0c      	ldr	r3, [pc, #48]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003912:	68da      	ldr	r2, [r3, #12]
 8003914:	4b0b      	ldr	r3, [pc, #44]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	429a      	cmp	r2, r3
 800391a:	d30c      	bcc.n	8003936 <HAL_GPIO_EXTI_Callback+0x8e>
		RC_CH6.DutyCycleVal = RC_CH6.FallingEdgeVal - RC_CH6.RisingEdgeVal;
 800391c:	4b09      	ldr	r3, [pc, #36]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 800391e:	68da      	ldr	r2, [r3, #12]
 8003920:	4b08      	ldr	r3, [pc, #32]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	4a07      	ldr	r2, [pc, #28]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003928:	6113      	str	r3, [r2, #16]
		RC_CH6.FallingEdgeVal = 0;
 800392a:	4b06      	ldr	r3, [pc, #24]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 800392c:	2200      	movs	r2, #0
 800392e:	60da      	str	r2, [r3, #12]
		RC_CH6.RisingEdgeVal = 0;
 8003930:	4b04      	ldr	r3, [pc, #16]	; (8003944 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003932:	2200      	movs	r2, #0
 8003934:	609a      	str	r2, [r3, #8]
	}
}
 8003936:	bf00      	nop
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	20000ad8 	.word	0x20000ad8

08003948 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003948:	b480      	push	{r7}
 800394a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800394c:	bf00      	nop
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
	...

08003958 <PIDControl>:

#include "pid.h"

extern TIM_HandleTypeDef htim2;

void PIDControl(PIDType_t *pidtype, float dataSensor, float setPoint){
 8003958:	b480      	push	{r7}
 800395a:	b085      	sub	sp, #20
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	ed87 0a02 	vstr	s0, [r7, #8]
 8003964:	edc7 0a01 	vstr	s1, [r7, #4]
	pidtype->setPoint = constrain(setPoint, -30, 30);
 8003968:	edd7 7a01 	vldr	s15, [r7, #4]
 800396c:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 8003970:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003978:	d501      	bpl.n	800397e <PIDControl+0x26>
 800397a:	4b54      	ldr	r3, [pc, #336]	; (8003acc <PIDControl+0x174>)
 800397c:	e00b      	b.n	8003996 <PIDControl+0x3e>
 800397e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003982:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003986:	eef4 7ac7 	vcmpe.f32	s15, s14
 800398a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800398e:	dd01      	ble.n	8003994 <PIDControl+0x3c>
 8003990:	4b4f      	ldr	r3, [pc, #316]	; (8003ad0 <PIDControl+0x178>)
 8003992:	e000      	b.n	8003996 <PIDControl+0x3e>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	68fa      	ldr	r2, [r7, #12]
 8003998:	6113      	str	r3, [r2, #16]
	pidtype->error = pidtype->setPoint - dataSensor;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	ed93 7a04 	vldr	s14, [r3, #16]
 80039a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80039a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	edc3 7a00 	vstr	s15, [r3]

	if(pidtype->error >= 180) pidtype->error -= 360;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	edd3 7a00 	vldr	s15, [r3]
 80039b4:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8003ad4 <PIDControl+0x17c>
 80039b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039c0:	db0a      	blt.n	80039d8 <PIDControl+0x80>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	edd3 7a00 	vldr	s15, [r3]
 80039c8:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8003ad8 <PIDControl+0x180>
 80039cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	edc3 7a00 	vstr	s15, [r3]
 80039d6:	e013      	b.n	8003a00 <PIDControl+0xa8>
	else if(pidtype->error < -180) pidtype->error += 360;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	edd3 7a00 	vldr	s15, [r3]
 80039de:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8003adc <PIDControl+0x184>
 80039e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ea:	d509      	bpl.n	8003a00 <PIDControl+0xa8>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	edd3 7a00 	vldr	s15, [r3]
 80039f2:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8003ad8 <PIDControl+0x180>
 80039f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	edc3 7a00 	vstr	s15, [r3]

	pidtype->sumIntegral += pidtype->error * pidtype->timesampling;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	ed93 7a03 	vldr	s14, [r3, #12]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	edd3 6a00 	vldr	s13, [r3]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003a12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	edc3 7a03 	vstr	s15, [r3, #12]
	pidtype->sumIntegral = constrain(pidtype->sumIntegral, -500, 500);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	edd3 7a03 	vldr	s15, [r3, #12]
 8003a26:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8003ae0 <PIDControl+0x188>
 8003a2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a32:	d501      	bpl.n	8003a38 <PIDControl+0xe0>
 8003a34:	4b2b      	ldr	r3, [pc, #172]	; (8003ae4 <PIDControl+0x18c>)
 8003a36:	e00d      	b.n	8003a54 <PIDControl+0xfc>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	edd3 7a03 	vldr	s15, [r3, #12]
 8003a3e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003ae8 <PIDControl+0x190>
 8003a42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a4a:	dd01      	ble.n	8003a50 <PIDControl+0xf8>
 8003a4c:	4b27      	ldr	r3, [pc, #156]	; (8003aec <PIDControl+0x194>)
 8003a4e:	e001      	b.n	8003a54 <PIDControl+0xfc>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	68fa      	ldr	r2, [r7, #12]
 8003a56:	60d3      	str	r3, [r2, #12]

	pidtype->derivative = (pidtype->error - pidtype->preverror) / pidtype->timesampling;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	ed93 7a00 	vldr	s14, [r3]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a64:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003a6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	edc3 7a02 	vstr	s15, [r3, #8]
	pidtype->preverror = pidtype->error;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	605a      	str	r2, [r3, #4]

	pidtype->output = (pidtype->kp * pidtype->error) + (pidtype->kd * pidtype->derivative) + (pidtype->ki * pidtype->sumIntegral);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	ed93 7a06 	vldr	s14, [r3, #24]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	edd3 7a00 	vldr	s15, [r3]
 8003a8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	edd3 6a07 	vldr	s13, [r3, #28]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	edd3 7a02 	vldr	s15, [r3, #8]
 8003a9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003aa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	edd3 6a08 	vldr	s13, [r3, #32]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	edd3 7a03 	vldr	s15, [r3, #12]
 8003ab0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ab4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8003abe:	bf00      	nop
 8003ac0:	3714      	adds	r7, #20
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	c1f00000 	.word	0xc1f00000
 8003ad0:	41f00000 	.word	0x41f00000
 8003ad4:	43340000 	.word	0x43340000
 8003ad8:	43b40000 	.word	0x43b40000
 8003adc:	c3340000 	.word	0xc3340000
 8003ae0:	c3fa0000 	.word	0xc3fa0000
 8003ae4:	c3fa0000 	.word	0xc3fa0000
 8003ae8:	43fa0000 	.word	0x43fa0000
 8003aec:	43fa0000 	.word	0x43fa0000

08003af0 <PIDReset>:

}
void PIDControlPITCH(PIDType_t *pidtype, float dataPitch){

}*/
void PIDReset(PIDType_t *pidtype){
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
	pidtype->sumIntegral = 0;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f04f 0200 	mov.w	r2, #0
 8003afe:	60da      	str	r2, [r3, #12]
	pidtype->output = 0;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f04f 0200 	mov.w	r2, #0
 8003b06:	615a      	str	r2, [r3, #20]

	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,1000);
 8003b08:	4b0c      	ldr	r3, [pc, #48]	; (8003b3c <PIDReset+0x4c>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b10:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,1000);
 8003b12:	4b0a      	ldr	r3, [pc, #40]	; (8003b3c <PIDReset+0x4c>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b1a:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,1000);
 8003b1c:	4b07      	ldr	r3, [pc, #28]	; (8003b3c <PIDReset+0x4c>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b24:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,1000);
 8003b26:	4b05      	ldr	r3, [pc, #20]	; (8003b3c <PIDReset+0x4c>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b2e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr
 8003b3c:	20000bc4 	.word	0x20000bc4

08003b40 <PIDInit>:
void PIDInit(PIDType_t *pidtype, double kp, double ki, double kd, double timesampling){
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b08a      	sub	sp, #40	; 0x28
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6278      	str	r0, [r7, #36]	; 0x24
 8003b48:	ed87 0b06 	vstr	d0, [r7, #24]
 8003b4c:	ed87 1b04 	vstr	d1, [r7, #16]
 8003b50:	ed87 2b02 	vstr	d2, [r7, #8]
 8003b54:	ed87 3b00 	vstr	d3, [r7]
	PIDReset(pidtype);
 8003b58:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b5a:	f7ff ffc9 	bl	8003af0 <PIDReset>

	pidtype->kp = kp;
 8003b5e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003b62:	f7fd f821 	bl	8000ba8 <__aeabi_d2f>
 8003b66:	4602      	mov	r2, r0
 8003b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6a:	619a      	str	r2, [r3, #24]
	pidtype->kd = kd;
 8003b6c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003b70:	f7fd f81a 	bl	8000ba8 <__aeabi_d2f>
 8003b74:	4602      	mov	r2, r0
 8003b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b78:	61da      	str	r2, [r3, #28]
	pidtype->ki = ki;
 8003b7a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003b7e:	f7fd f813 	bl	8000ba8 <__aeabi_d2f>
 8003b82:	4602      	mov	r2, r0
 8003b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b86:	621a      	str	r2, [r3, #32]

	pidtype->timesampling = timesampling;
 8003b88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003b8c:	f7fd f80c 	bl	8000ba8 <__aeabi_d2f>
 8003b90:	4602      	mov	r2, r0
 8003b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b94:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003b96:	bf00      	nop
 8003b98:	3728      	adds	r7, #40	; 0x28
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
	...

08003ba0 <trustControl>:
void trustControl(){
 8003ba0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003ba4:	b094      	sub	sp, #80	; 0x50
 8003ba6:	af00      	add	r7, sp, #0
	float motor1Thrust,motor2Thrust,motor3Thrust,motor4Thrust;
	float motor1Torque,motor2Torque,motor3Torque,motor4Torque;
	float thrust;
	int RPMmotor1,RPMmotor2,RPMmotor3,RPMmotor4;

	const float RADS = 57.29577795;
 8003ba8:	4be1      	ldr	r3, [pc, #900]	; (8003f30 <trustControl+0x390>)
 8003baa:	64fb      	str	r3, [r7, #76]	; 0x4c
	const float angleMotor1 = 45;
 8003bac:	4be1      	ldr	r3, [pc, #900]	; (8003f34 <trustControl+0x394>)
 8003bae:	64bb      	str	r3, [r7, #72]	; 0x48
	const float angleMotor2 = 135;
 8003bb0:	4be1      	ldr	r3, [pc, #900]	; (8003f38 <trustControl+0x398>)
 8003bb2:	647b      	str	r3, [r7, #68]	; 0x44
	const float angleMotor3 = 225;
 8003bb4:	4be1      	ldr	r3, [pc, #900]	; (8003f3c <trustControl+0x39c>)
 8003bb6:	643b      	str	r3, [r7, #64]	; 0x40
	const float angleMotor4 = 315;
 8003bb8:	4be1      	ldr	r3, [pc, #900]	; (8003f40 <trustControl+0x3a0>)
 8003bba:	63fb      	str	r3, [r7, #60]	; 0x3c
	const float L = 0.225;
 8003bbc:	4be1      	ldr	r3, [pc, #900]	; (8003f44 <trustControl+0x3a4>)
 8003bbe:	63bb      	str	r3, [r7, #56]	; 0x38

	thrust = map(inputThrottle, 1000, 2000, 0, 102.449448);
 8003bc0:	4be1      	ldr	r3, [pc, #900]	; (8003f48 <trustControl+0x3a8>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7fc fcab 	bl	8000524 <__aeabi_i2d>
 8003bce:	a3d6      	add	r3, pc, #856	; (adr r3, 8003f28 <trustControl+0x388>)
 8003bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd4:	f7fc fd10 	bl	80005f8 <__aeabi_dmul>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	460c      	mov	r4, r1
 8003bdc:	4618      	mov	r0, r3
 8003bde:	4621      	mov	r1, r4
 8003be0:	f04f 0200 	mov.w	r2, #0
 8003be4:	4bd9      	ldr	r3, [pc, #868]	; (8003f4c <trustControl+0x3ac>)
 8003be6:	f7fc fe31 	bl	800084c <__aeabi_ddiv>
 8003bea:	4603      	mov	r3, r0
 8003bec:	460c      	mov	r4, r1
 8003bee:	4618      	mov	r0, r3
 8003bf0:	4621      	mov	r1, r4
 8003bf2:	f04f 0200 	mov.w	r2, #0
 8003bf6:	f04f 0300 	mov.w	r3, #0
 8003bfa:	f7fc fb47 	bl	800028c <__adddf3>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	460c      	mov	r4, r1
 8003c02:	4618      	mov	r0, r3
 8003c04:	4621      	mov	r1, r4
 8003c06:	f7fc ffcf 	bl	8000ba8 <__aeabi_d2f>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	637b      	str	r3, [r7, #52]	; 0x34

	motor1Torque = (thrust/4 + PIDPitch.output * sin(angleMotor1/RADS) + PIDRoll.output * cos(angleMotor1 / RADS) - PIDYaw.output) * L;
 8003c0e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003c12:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003c16:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003c1a:	ee16 0a90 	vmov	r0, s13
 8003c1e:	f7fc fc93 	bl	8000548 <__aeabi_f2d>
 8003c22:	4604      	mov	r4, r0
 8003c24:	460d      	mov	r5, r1
 8003c26:	4bca      	ldr	r3, [pc, #808]	; (8003f50 <trustControl+0x3b0>)
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fc fc8c 	bl	8000548 <__aeabi_f2d>
 8003c30:	4680      	mov	r8, r0
 8003c32:	4689      	mov	r9, r1
 8003c34:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003c38:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003c3c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003c40:	ee16 0a90 	vmov	r0, s13
 8003c44:	f7fc fc80 	bl	8000548 <__aeabi_f2d>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	ec43 2b10 	vmov	d0, r2, r3
 8003c50:	f008 f80e 	bl	800bc70 <sin>
 8003c54:	ec53 2b10 	vmov	r2, r3, d0
 8003c58:	4640      	mov	r0, r8
 8003c5a:	4649      	mov	r1, r9
 8003c5c:	f7fc fccc 	bl	80005f8 <__aeabi_dmul>
 8003c60:	4602      	mov	r2, r0
 8003c62:	460b      	mov	r3, r1
 8003c64:	4620      	mov	r0, r4
 8003c66:	4629      	mov	r1, r5
 8003c68:	f7fc fb10 	bl	800028c <__adddf3>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	460c      	mov	r4, r1
 8003c70:	4625      	mov	r5, r4
 8003c72:	461c      	mov	r4, r3
 8003c74:	4bb7      	ldr	r3, [pc, #732]	; (8003f54 <trustControl+0x3b4>)
 8003c76:	695b      	ldr	r3, [r3, #20]
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7fc fc65 	bl	8000548 <__aeabi_f2d>
 8003c7e:	4680      	mov	r8, r0
 8003c80:	4689      	mov	r9, r1
 8003c82:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003c86:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003c8a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003c8e:	ee16 0a90 	vmov	r0, s13
 8003c92:	f7fc fc59 	bl	8000548 <__aeabi_f2d>
 8003c96:	4602      	mov	r2, r0
 8003c98:	460b      	mov	r3, r1
 8003c9a:	ec43 2b10 	vmov	d0, r2, r3
 8003c9e:	f007 ffa3 	bl	800bbe8 <cos>
 8003ca2:	ec53 2b10 	vmov	r2, r3, d0
 8003ca6:	4640      	mov	r0, r8
 8003ca8:	4649      	mov	r1, r9
 8003caa:	f7fc fca5 	bl	80005f8 <__aeabi_dmul>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	4620      	mov	r0, r4
 8003cb4:	4629      	mov	r1, r5
 8003cb6:	f7fc fae9 	bl	800028c <__adddf3>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	460c      	mov	r4, r1
 8003cbe:	4625      	mov	r5, r4
 8003cc0:	461c      	mov	r4, r3
 8003cc2:	4ba5      	ldr	r3, [pc, #660]	; (8003f58 <trustControl+0x3b8>)
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7fc fc3e 	bl	8000548 <__aeabi_f2d>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	460b      	mov	r3, r1
 8003cd0:	4620      	mov	r0, r4
 8003cd2:	4629      	mov	r1, r5
 8003cd4:	f7fc fad8 	bl	8000288 <__aeabi_dsub>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	460c      	mov	r4, r1
 8003cdc:	4625      	mov	r5, r4
 8003cde:	461c      	mov	r4, r3
 8003ce0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003ce2:	f7fc fc31 	bl	8000548 <__aeabi_f2d>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	460b      	mov	r3, r1
 8003cea:	4620      	mov	r0, r4
 8003cec:	4629      	mov	r1, r5
 8003cee:	f7fc fc83 	bl	80005f8 <__aeabi_dmul>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	460c      	mov	r4, r1
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	4621      	mov	r1, r4
 8003cfa:	f7fc ff55 	bl	8000ba8 <__aeabi_d2f>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	633b      	str	r3, [r7, #48]	; 0x30
	motor2Torque = (thrust/4 + PIDPitch.output * sin(angleMotor2/RADS) + PIDRoll.output * cos(angleMotor2 / RADS) + PIDYaw.output) * L;
 8003d02:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003d06:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003d0a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003d0e:	ee16 0a90 	vmov	r0, s13
 8003d12:	f7fc fc19 	bl	8000548 <__aeabi_f2d>
 8003d16:	4604      	mov	r4, r0
 8003d18:	460d      	mov	r5, r1
 8003d1a:	4b8d      	ldr	r3, [pc, #564]	; (8003f50 <trustControl+0x3b0>)
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7fc fc12 	bl	8000548 <__aeabi_f2d>
 8003d24:	4680      	mov	r8, r0
 8003d26:	4689      	mov	r9, r1
 8003d28:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003d2c:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003d30:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003d34:	ee16 0a90 	vmov	r0, s13
 8003d38:	f7fc fc06 	bl	8000548 <__aeabi_f2d>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	460b      	mov	r3, r1
 8003d40:	ec43 2b10 	vmov	d0, r2, r3
 8003d44:	f007 ff94 	bl	800bc70 <sin>
 8003d48:	ec53 2b10 	vmov	r2, r3, d0
 8003d4c:	4640      	mov	r0, r8
 8003d4e:	4649      	mov	r1, r9
 8003d50:	f7fc fc52 	bl	80005f8 <__aeabi_dmul>
 8003d54:	4602      	mov	r2, r0
 8003d56:	460b      	mov	r3, r1
 8003d58:	4620      	mov	r0, r4
 8003d5a:	4629      	mov	r1, r5
 8003d5c:	f7fc fa96 	bl	800028c <__adddf3>
 8003d60:	4603      	mov	r3, r0
 8003d62:	460c      	mov	r4, r1
 8003d64:	4625      	mov	r5, r4
 8003d66:	461c      	mov	r4, r3
 8003d68:	4b7a      	ldr	r3, [pc, #488]	; (8003f54 <trustControl+0x3b4>)
 8003d6a:	695b      	ldr	r3, [r3, #20]
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fc fbeb 	bl	8000548 <__aeabi_f2d>
 8003d72:	4680      	mov	r8, r0
 8003d74:	4689      	mov	r9, r1
 8003d76:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003d7a:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003d7e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003d82:	ee16 0a90 	vmov	r0, s13
 8003d86:	f7fc fbdf 	bl	8000548 <__aeabi_f2d>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	ec43 2b10 	vmov	d0, r2, r3
 8003d92:	f007 ff29 	bl	800bbe8 <cos>
 8003d96:	ec53 2b10 	vmov	r2, r3, d0
 8003d9a:	4640      	mov	r0, r8
 8003d9c:	4649      	mov	r1, r9
 8003d9e:	f7fc fc2b 	bl	80005f8 <__aeabi_dmul>
 8003da2:	4602      	mov	r2, r0
 8003da4:	460b      	mov	r3, r1
 8003da6:	4620      	mov	r0, r4
 8003da8:	4629      	mov	r1, r5
 8003daa:	f7fc fa6f 	bl	800028c <__adddf3>
 8003dae:	4603      	mov	r3, r0
 8003db0:	460c      	mov	r4, r1
 8003db2:	4625      	mov	r5, r4
 8003db4:	461c      	mov	r4, r3
 8003db6:	4b68      	ldr	r3, [pc, #416]	; (8003f58 <trustControl+0x3b8>)
 8003db8:	695b      	ldr	r3, [r3, #20]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7fc fbc4 	bl	8000548 <__aeabi_f2d>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	460b      	mov	r3, r1
 8003dc4:	4620      	mov	r0, r4
 8003dc6:	4629      	mov	r1, r5
 8003dc8:	f7fc fa60 	bl	800028c <__adddf3>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	460c      	mov	r4, r1
 8003dd0:	4625      	mov	r5, r4
 8003dd2:	461c      	mov	r4, r3
 8003dd4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003dd6:	f7fc fbb7 	bl	8000548 <__aeabi_f2d>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	460b      	mov	r3, r1
 8003dde:	4620      	mov	r0, r4
 8003de0:	4629      	mov	r1, r5
 8003de2:	f7fc fc09 	bl	80005f8 <__aeabi_dmul>
 8003de6:	4603      	mov	r3, r0
 8003de8:	460c      	mov	r4, r1
 8003dea:	4618      	mov	r0, r3
 8003dec:	4621      	mov	r1, r4
 8003dee:	f7fc fedb 	bl	8000ba8 <__aeabi_d2f>
 8003df2:	4603      	mov	r3, r0
 8003df4:	62fb      	str	r3, [r7, #44]	; 0x2c
	motor3Torque = (thrust/4 + PIDPitch.output * sin(angleMotor3/RADS) + PIDRoll.output * cos(angleMotor3 / RADS) - PIDYaw.output) * L;
 8003df6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003dfa:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003dfe:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003e02:	ee16 0a90 	vmov	r0, s13
 8003e06:	f7fc fb9f 	bl	8000548 <__aeabi_f2d>
 8003e0a:	4604      	mov	r4, r0
 8003e0c:	460d      	mov	r5, r1
 8003e0e:	4b50      	ldr	r3, [pc, #320]	; (8003f50 <trustControl+0x3b0>)
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7fc fb98 	bl	8000548 <__aeabi_f2d>
 8003e18:	4680      	mov	r8, r0
 8003e1a:	4689      	mov	r9, r1
 8003e1c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003e20:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003e24:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003e28:	ee16 0a90 	vmov	r0, s13
 8003e2c:	f7fc fb8c 	bl	8000548 <__aeabi_f2d>
 8003e30:	4602      	mov	r2, r0
 8003e32:	460b      	mov	r3, r1
 8003e34:	ec43 2b10 	vmov	d0, r2, r3
 8003e38:	f007 ff1a 	bl	800bc70 <sin>
 8003e3c:	ec53 2b10 	vmov	r2, r3, d0
 8003e40:	4640      	mov	r0, r8
 8003e42:	4649      	mov	r1, r9
 8003e44:	f7fc fbd8 	bl	80005f8 <__aeabi_dmul>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	4620      	mov	r0, r4
 8003e4e:	4629      	mov	r1, r5
 8003e50:	f7fc fa1c 	bl	800028c <__adddf3>
 8003e54:	4603      	mov	r3, r0
 8003e56:	460c      	mov	r4, r1
 8003e58:	4625      	mov	r5, r4
 8003e5a:	461c      	mov	r4, r3
 8003e5c:	4b3d      	ldr	r3, [pc, #244]	; (8003f54 <trustControl+0x3b4>)
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7fc fb71 	bl	8000548 <__aeabi_f2d>
 8003e66:	4680      	mov	r8, r0
 8003e68:	4689      	mov	r9, r1
 8003e6a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003e6e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003e72:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003e76:	ee16 0a90 	vmov	r0, s13
 8003e7a:	f7fc fb65 	bl	8000548 <__aeabi_f2d>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	460b      	mov	r3, r1
 8003e82:	ec43 2b10 	vmov	d0, r2, r3
 8003e86:	f007 feaf 	bl	800bbe8 <cos>
 8003e8a:	ec53 2b10 	vmov	r2, r3, d0
 8003e8e:	4640      	mov	r0, r8
 8003e90:	4649      	mov	r1, r9
 8003e92:	f7fc fbb1 	bl	80005f8 <__aeabi_dmul>
 8003e96:	4602      	mov	r2, r0
 8003e98:	460b      	mov	r3, r1
 8003e9a:	4620      	mov	r0, r4
 8003e9c:	4629      	mov	r1, r5
 8003e9e:	f7fc f9f5 	bl	800028c <__adddf3>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	460c      	mov	r4, r1
 8003ea6:	4625      	mov	r5, r4
 8003ea8:	461c      	mov	r4, r3
 8003eaa:	4b2b      	ldr	r3, [pc, #172]	; (8003f58 <trustControl+0x3b8>)
 8003eac:	695b      	ldr	r3, [r3, #20]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7fc fb4a 	bl	8000548 <__aeabi_f2d>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	4620      	mov	r0, r4
 8003eba:	4629      	mov	r1, r5
 8003ebc:	f7fc f9e4 	bl	8000288 <__aeabi_dsub>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	460c      	mov	r4, r1
 8003ec4:	4625      	mov	r5, r4
 8003ec6:	461c      	mov	r4, r3
 8003ec8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003eca:	f7fc fb3d 	bl	8000548 <__aeabi_f2d>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	4620      	mov	r0, r4
 8003ed4:	4629      	mov	r1, r5
 8003ed6:	f7fc fb8f 	bl	80005f8 <__aeabi_dmul>
 8003eda:	4603      	mov	r3, r0
 8003edc:	460c      	mov	r4, r1
 8003ede:	4618      	mov	r0, r3
 8003ee0:	4621      	mov	r1, r4
 8003ee2:	f7fc fe61 	bl	8000ba8 <__aeabi_d2f>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	62bb      	str	r3, [r7, #40]	; 0x28
	motor4Torque = (thrust/4 + PIDPitch.output * sin(angleMotor4/RADS) + PIDRoll.output * cos(angleMotor4 / RADS) + PIDYaw.output) * L;
 8003eea:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003eee:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003ef2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003ef6:	ee16 0a90 	vmov	r0, s13
 8003efa:	f7fc fb25 	bl	8000548 <__aeabi_f2d>
 8003efe:	4604      	mov	r4, r0
 8003f00:	460d      	mov	r5, r1
 8003f02:	4b13      	ldr	r3, [pc, #76]	; (8003f50 <trustControl+0x3b0>)
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7fc fb1e 	bl	8000548 <__aeabi_f2d>
 8003f0c:	4680      	mov	r8, r0
 8003f0e:	4689      	mov	r9, r1
 8003f10:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003f14:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003f18:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003f1c:	ee16 0a90 	vmov	r0, s13
 8003f20:	e01c      	b.n	8003f5c <trustControl+0x3bc>
 8003f22:	bf00      	nop
 8003f24:	f3af 8000 	nop.w
 8003f28:	c18b502b 	.word	0xc18b502b
 8003f2c:	40599cc3 	.word	0x40599cc3
 8003f30:	42652ee0 	.word	0x42652ee0
 8003f34:	42340000 	.word	0x42340000
 8003f38:	43070000 	.word	0x43070000
 8003f3c:	43610000 	.word	0x43610000
 8003f40:	439d8000 	.word	0x439d8000
 8003f44:	3e666666 	.word	0x3e666666
 8003f48:	200003ac 	.word	0x200003ac
 8003f4c:	408f4000 	.word	0x408f4000
 8003f50:	20000228 	.word	0x20000228
 8003f54:	20000b38 	.word	0x20000b38
 8003f58:	20000738 	.word	0x20000738
 8003f5c:	f7fc faf4 	bl	8000548 <__aeabi_f2d>
 8003f60:	4602      	mov	r2, r0
 8003f62:	460b      	mov	r3, r1
 8003f64:	ec43 2b10 	vmov	d0, r2, r3
 8003f68:	f007 fe82 	bl	800bc70 <sin>
 8003f6c:	ec53 2b10 	vmov	r2, r3, d0
 8003f70:	4640      	mov	r0, r8
 8003f72:	4649      	mov	r1, r9
 8003f74:	f7fc fb40 	bl	80005f8 <__aeabi_dmul>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	4620      	mov	r0, r4
 8003f7e:	4629      	mov	r1, r5
 8003f80:	f7fc f984 	bl	800028c <__adddf3>
 8003f84:	4603      	mov	r3, r0
 8003f86:	460c      	mov	r4, r1
 8003f88:	4625      	mov	r5, r4
 8003f8a:	461c      	mov	r4, r3
 8003f8c:	4bbc      	ldr	r3, [pc, #752]	; (8004280 <trustControl+0x6e0>)
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7fc fad9 	bl	8000548 <__aeabi_f2d>
 8003f96:	4680      	mov	r8, r0
 8003f98:	4689      	mov	r9, r1
 8003f9a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003f9e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003fa2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003fa6:	ee16 0a90 	vmov	r0, s13
 8003faa:	f7fc facd 	bl	8000548 <__aeabi_f2d>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	ec43 2b10 	vmov	d0, r2, r3
 8003fb6:	f007 fe17 	bl	800bbe8 <cos>
 8003fba:	ec53 2b10 	vmov	r2, r3, d0
 8003fbe:	4640      	mov	r0, r8
 8003fc0:	4649      	mov	r1, r9
 8003fc2:	f7fc fb19 	bl	80005f8 <__aeabi_dmul>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	460b      	mov	r3, r1
 8003fca:	4620      	mov	r0, r4
 8003fcc:	4629      	mov	r1, r5
 8003fce:	f7fc f95d 	bl	800028c <__adddf3>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	460c      	mov	r4, r1
 8003fd6:	4625      	mov	r5, r4
 8003fd8:	461c      	mov	r4, r3
 8003fda:	4baa      	ldr	r3, [pc, #680]	; (8004284 <trustControl+0x6e4>)
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7fc fab2 	bl	8000548 <__aeabi_f2d>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	4620      	mov	r0, r4
 8003fea:	4629      	mov	r1, r5
 8003fec:	f7fc f94e 	bl	800028c <__adddf3>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	460c      	mov	r4, r1
 8003ff4:	4625      	mov	r5, r4
 8003ff6:	461c      	mov	r4, r3
 8003ff8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003ffa:	f7fc faa5 	bl	8000548 <__aeabi_f2d>
 8003ffe:	4602      	mov	r2, r0
 8004000:	460b      	mov	r3, r1
 8004002:	4620      	mov	r0, r4
 8004004:	4629      	mov	r1, r5
 8004006:	f7fc faf7 	bl	80005f8 <__aeabi_dmul>
 800400a:	4603      	mov	r3, r0
 800400c:	460c      	mov	r4, r1
 800400e:	4618      	mov	r0, r3
 8004010:	4621      	mov	r1, r4
 8004012:	f7fc fdc9 	bl	8000ba8 <__aeabi_d2f>
 8004016:	4603      	mov	r3, r0
 8004018:	627b      	str	r3, [r7, #36]	; 0x24

	motor1Thrust = motor1Torque/L;
 800401a:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800401e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004022:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004026:	edc7 7a08 	vstr	s15, [r7, #32]
	motor2Thrust = motor2Torque/L;
 800402a:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800402e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004032:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004036:	edc7 7a07 	vstr	s15, [r7, #28]
	motor3Thrust = motor3Torque/L;
 800403a:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800403e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004042:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004046:	edc7 7a06 	vstr	s15, [r7, #24]
	motor4Thrust = motor4Torque/L;
 800404a:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800404e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004052:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004056:	edc7 7a05 	vstr	s15, [r7, #20]

	RPMmotor1 = sqrt(motor1Thrust/ 0.0449289729)/0.0019896667;
 800405a:	6a38      	ldr	r0, [r7, #32]
 800405c:	f7fc fa74 	bl	8000548 <__aeabi_f2d>
 8004060:	a383      	add	r3, pc, #524	; (adr r3, 8004270 <trustControl+0x6d0>)
 8004062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004066:	f7fc fbf1 	bl	800084c <__aeabi_ddiv>
 800406a:	4603      	mov	r3, r0
 800406c:	460c      	mov	r4, r1
 800406e:	ec44 3b17 	vmov	d7, r3, r4
 8004072:	eeb0 0a47 	vmov.f32	s0, s14
 8004076:	eef0 0a67 	vmov.f32	s1, s15
 800407a:	f007 fe41 	bl	800bd00 <sqrt>
 800407e:	ec51 0b10 	vmov	r0, r1, d0
 8004082:	a37d      	add	r3, pc, #500	; (adr r3, 8004278 <trustControl+0x6d8>)
 8004084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004088:	f7fc fbe0 	bl	800084c <__aeabi_ddiv>
 800408c:	4603      	mov	r3, r0
 800408e:	460c      	mov	r4, r1
 8004090:	4618      	mov	r0, r3
 8004092:	4621      	mov	r1, r4
 8004094:	f7fc fd60 	bl	8000b58 <__aeabi_d2iz>
 8004098:	4603      	mov	r3, r0
 800409a:	613b      	str	r3, [r7, #16]
	RPMmotor2 = sqrt(motor2Thrust/ 0.0449289729)/0.0019896667;
 800409c:	69f8      	ldr	r0, [r7, #28]
 800409e:	f7fc fa53 	bl	8000548 <__aeabi_f2d>
 80040a2:	a373      	add	r3, pc, #460	; (adr r3, 8004270 <trustControl+0x6d0>)
 80040a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a8:	f7fc fbd0 	bl	800084c <__aeabi_ddiv>
 80040ac:	4603      	mov	r3, r0
 80040ae:	460c      	mov	r4, r1
 80040b0:	ec44 3b17 	vmov	d7, r3, r4
 80040b4:	eeb0 0a47 	vmov.f32	s0, s14
 80040b8:	eef0 0a67 	vmov.f32	s1, s15
 80040bc:	f007 fe20 	bl	800bd00 <sqrt>
 80040c0:	ec51 0b10 	vmov	r0, r1, d0
 80040c4:	a36c      	add	r3, pc, #432	; (adr r3, 8004278 <trustControl+0x6d8>)
 80040c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ca:	f7fc fbbf 	bl	800084c <__aeabi_ddiv>
 80040ce:	4603      	mov	r3, r0
 80040d0:	460c      	mov	r4, r1
 80040d2:	4618      	mov	r0, r3
 80040d4:	4621      	mov	r1, r4
 80040d6:	f7fc fd3f 	bl	8000b58 <__aeabi_d2iz>
 80040da:	4603      	mov	r3, r0
 80040dc:	60fb      	str	r3, [r7, #12]
	RPMmotor3 = sqrt(motor3Thrust/ 0.0449289729)/0.0019896667;
 80040de:	69b8      	ldr	r0, [r7, #24]
 80040e0:	f7fc fa32 	bl	8000548 <__aeabi_f2d>
 80040e4:	a362      	add	r3, pc, #392	; (adr r3, 8004270 <trustControl+0x6d0>)
 80040e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ea:	f7fc fbaf 	bl	800084c <__aeabi_ddiv>
 80040ee:	4603      	mov	r3, r0
 80040f0:	460c      	mov	r4, r1
 80040f2:	ec44 3b17 	vmov	d7, r3, r4
 80040f6:	eeb0 0a47 	vmov.f32	s0, s14
 80040fa:	eef0 0a67 	vmov.f32	s1, s15
 80040fe:	f007 fdff 	bl	800bd00 <sqrt>
 8004102:	ec51 0b10 	vmov	r0, r1, d0
 8004106:	a35c      	add	r3, pc, #368	; (adr r3, 8004278 <trustControl+0x6d8>)
 8004108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800410c:	f7fc fb9e 	bl	800084c <__aeabi_ddiv>
 8004110:	4603      	mov	r3, r0
 8004112:	460c      	mov	r4, r1
 8004114:	4618      	mov	r0, r3
 8004116:	4621      	mov	r1, r4
 8004118:	f7fc fd1e 	bl	8000b58 <__aeabi_d2iz>
 800411c:	4603      	mov	r3, r0
 800411e:	60bb      	str	r3, [r7, #8]
	RPMmotor4 = sqrt(motor4Thrust/ 0.0449289729)/0.0019896667;
 8004120:	6978      	ldr	r0, [r7, #20]
 8004122:	f7fc fa11 	bl	8000548 <__aeabi_f2d>
 8004126:	a352      	add	r3, pc, #328	; (adr r3, 8004270 <trustControl+0x6d0>)
 8004128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412c:	f7fc fb8e 	bl	800084c <__aeabi_ddiv>
 8004130:	4603      	mov	r3, r0
 8004132:	460c      	mov	r4, r1
 8004134:	ec44 3b17 	vmov	d7, r3, r4
 8004138:	eeb0 0a47 	vmov.f32	s0, s14
 800413c:	eef0 0a67 	vmov.f32	s1, s15
 8004140:	f007 fdde 	bl	800bd00 <sqrt>
 8004144:	ec51 0b10 	vmov	r0, r1, d0
 8004148:	a34b      	add	r3, pc, #300	; (adr r3, 8004278 <trustControl+0x6d8>)
 800414a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414e:	f7fc fb7d 	bl	800084c <__aeabi_ddiv>
 8004152:	4603      	mov	r3, r0
 8004154:	460c      	mov	r4, r1
 8004156:	4618      	mov	r0, r3
 8004158:	4621      	mov	r1, r4
 800415a:	f7fc fcfd 	bl	8000b58 <__aeabi_d2iz>
 800415e:	4603      	mov	r3, r0
 8004160:	607b      	str	r3, [r7, #4]

	RPMmotor1 = constrain(RPMmotor1,0,12000);
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	2b00      	cmp	r3, #0
 8004166:	db06      	blt.n	8004176 <trustControl+0x5d6>
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800416e:	4293      	cmp	r3, r2
 8004170:	bfa8      	it	ge
 8004172:	4613      	movge	r3, r2
 8004174:	e000      	b.n	8004178 <trustControl+0x5d8>
 8004176:	2300      	movs	r3, #0
 8004178:	613b      	str	r3, [r7, #16]
	RPMmotor2 = constrain(RPMmotor2,0,12000);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2b00      	cmp	r3, #0
 800417e:	db06      	blt.n	800418e <trustControl+0x5ee>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8004186:	4293      	cmp	r3, r2
 8004188:	bfa8      	it	ge
 800418a:	4613      	movge	r3, r2
 800418c:	e000      	b.n	8004190 <trustControl+0x5f0>
 800418e:	2300      	movs	r3, #0
 8004190:	60fb      	str	r3, [r7, #12]
	RPMmotor3 = constrain(RPMmotor3,0,12000);
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	2b00      	cmp	r3, #0
 8004196:	db06      	blt.n	80041a6 <trustControl+0x606>
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800419e:	4293      	cmp	r3, r2
 80041a0:	bfa8      	it	ge
 80041a2:	4613      	movge	r3, r2
 80041a4:	e000      	b.n	80041a8 <trustControl+0x608>
 80041a6:	2300      	movs	r3, #0
 80041a8:	60bb      	str	r3, [r7, #8]
	RPMmotor4 = constrain(RPMmotor4,0,12000);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	db06      	blt.n	80041be <trustControl+0x61e>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80041b6:	4293      	cmp	r3, r2
 80041b8:	bfa8      	it	ge
 80041ba:	4613      	movge	r3, r2
 80041bc:	e000      	b.n	80041c0 <trustControl+0x620>
 80041be:	2300      	movs	r3, #0
 80041c0:	607b      	str	r3, [r7, #4]

	pulseESC1 = map(RPMmotor1,0,12000,1000,2000);
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80041c8:	fb02 f303 	mul.w	r3, r2, r3
 80041cc:	4a2e      	ldr	r2, [pc, #184]	; (8004288 <trustControl+0x6e8>)
 80041ce:	fb82 1203 	smull	r1, r2, r2, r3
 80041d2:	1212      	asrs	r2, r2, #8
 80041d4:	17db      	asrs	r3, r3, #31
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80041dc:	4a2b      	ldr	r2, [pc, #172]	; (800428c <trustControl+0x6ec>)
 80041de:	6013      	str	r3, [r2, #0]
	pulseESC2 = map(RPMmotor2,0,12000,1000,2000);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80041e6:	fb02 f303 	mul.w	r3, r2, r3
 80041ea:	4a27      	ldr	r2, [pc, #156]	; (8004288 <trustControl+0x6e8>)
 80041ec:	fb82 1203 	smull	r1, r2, r2, r3
 80041f0:	1212      	asrs	r2, r2, #8
 80041f2:	17db      	asrs	r3, r3, #31
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80041fa:	4a25      	ldr	r2, [pc, #148]	; (8004290 <trustControl+0x6f0>)
 80041fc:	6013      	str	r3, [r2, #0]
	pulseESC3 = map(RPMmotor3,0,12000,1000,2000);
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004204:	fb02 f303 	mul.w	r3, r2, r3
 8004208:	4a1f      	ldr	r2, [pc, #124]	; (8004288 <trustControl+0x6e8>)
 800420a:	fb82 1203 	smull	r1, r2, r2, r3
 800420e:	1212      	asrs	r2, r2, #8
 8004210:	17db      	asrs	r3, r3, #31
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8004218:	4a1e      	ldr	r2, [pc, #120]	; (8004294 <trustControl+0x6f4>)
 800421a:	6013      	str	r3, [r2, #0]
	pulseESC4 = map(RPMmotor4,0,12000,1000,2000);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004222:	fb02 f303 	mul.w	r3, r2, r3
 8004226:	4a18      	ldr	r2, [pc, #96]	; (8004288 <trustControl+0x6e8>)
 8004228:	fb82 1203 	smull	r1, r2, r2, r3
 800422c:	1212      	asrs	r2, r2, #8
 800422e:	17db      	asrs	r3, r3, #31
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8004236:	4a18      	ldr	r2, [pc, #96]	; (8004298 <trustControl+0x6f8>)
 8004238:	6013      	str	r3, [r2, #0]

	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,pulseESC1);
 800423a:	4b14      	ldr	r3, [pc, #80]	; (800428c <trustControl+0x6ec>)
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	4b17      	ldr	r3, [pc, #92]	; (800429c <trustControl+0x6fc>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,pulseESC2);
 8004244:	4b12      	ldr	r3, [pc, #72]	; (8004290 <trustControl+0x6f0>)
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	4b14      	ldr	r3, [pc, #80]	; (800429c <trustControl+0x6fc>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,pulseESC3);
 800424e:	4b11      	ldr	r3, [pc, #68]	; (8004294 <trustControl+0x6f4>)
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	4b12      	ldr	r3, [pc, #72]	; (800429c <trustControl+0x6fc>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,pulseESC4);
 8004258:	4b0f      	ldr	r3, [pc, #60]	; (8004298 <trustControl+0x6f8>)
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	4b0f      	ldr	r3, [pc, #60]	; (800429c <trustControl+0x6fc>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	641a      	str	r2, [r3, #64]	; 0x40

}
 8004262:	bf00      	nop
 8004264:	3750      	adds	r7, #80	; 0x50
 8004266:	46bd      	mov	sp, r7
 8004268:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800426c:	f3af 8000 	nop.w
 8004270:	2a7f2a64 	.word	0x2a7f2a64
 8004274:	3fa700ee 	.word	0x3fa700ee
 8004278:	2d018ef8 	.word	0x2d018ef8
 800427c:	3f604ca2 	.word	0x3f604ca2
 8004280:	20000b38 	.word	0x20000b38
 8004284:	20000738 	.word	0x20000738
 8004288:	057619f1 	.word	0x057619f1
 800428c:	20000ce4 	.word	0x20000ce4
 8004290:	20000250 	.word	0x20000250
 8004294:	20000d00 	.word	0x20000d00
 8004298:	2000086c 	.word	0x2000086c
 800429c:	20000bc4 	.word	0x20000bc4

080042a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042a6:	2300      	movs	r3, #0
 80042a8:	607b      	str	r3, [r7, #4]
 80042aa:	4b10      	ldr	r3, [pc, #64]	; (80042ec <HAL_MspInit+0x4c>)
 80042ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ae:	4a0f      	ldr	r2, [pc, #60]	; (80042ec <HAL_MspInit+0x4c>)
 80042b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042b4:	6453      	str	r3, [r2, #68]	; 0x44
 80042b6:	4b0d      	ldr	r3, [pc, #52]	; (80042ec <HAL_MspInit+0x4c>)
 80042b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042be:	607b      	str	r3, [r7, #4]
 80042c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042c2:	2300      	movs	r3, #0
 80042c4:	603b      	str	r3, [r7, #0]
 80042c6:	4b09      	ldr	r3, [pc, #36]	; (80042ec <HAL_MspInit+0x4c>)
 80042c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ca:	4a08      	ldr	r2, [pc, #32]	; (80042ec <HAL_MspInit+0x4c>)
 80042cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042d0:	6413      	str	r3, [r2, #64]	; 0x40
 80042d2:	4b06      	ldr	r3, [pc, #24]	; (80042ec <HAL_MspInit+0x4c>)
 80042d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042da:	603b      	str	r3, [r7, #0]
 80042dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042de:	bf00      	nop
 80042e0:	370c      	adds	r7, #12
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop
 80042ec:	40023800 	.word	0x40023800

080042f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b08c      	sub	sp, #48	; 0x30
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f8:	f107 031c 	add.w	r3, r7, #28
 80042fc:	2200      	movs	r2, #0
 80042fe:	601a      	str	r2, [r3, #0]
 8004300:	605a      	str	r2, [r3, #4]
 8004302:	609a      	str	r2, [r3, #8]
 8004304:	60da      	str	r2, [r3, #12]
 8004306:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a42      	ldr	r2, [pc, #264]	; (8004418 <HAL_I2C_MspInit+0x128>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d12d      	bne.n	800436e <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004312:	2300      	movs	r3, #0
 8004314:	61bb      	str	r3, [r7, #24]
 8004316:	4b41      	ldr	r3, [pc, #260]	; (800441c <HAL_I2C_MspInit+0x12c>)
 8004318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800431a:	4a40      	ldr	r2, [pc, #256]	; (800441c <HAL_I2C_MspInit+0x12c>)
 800431c:	f043 0302 	orr.w	r3, r3, #2
 8004320:	6313      	str	r3, [r2, #48]	; 0x30
 8004322:	4b3e      	ldr	r3, [pc, #248]	; (800441c <HAL_I2C_MspInit+0x12c>)
 8004324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	61bb      	str	r3, [r7, #24]
 800432c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800432e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004332:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004334:	2312      	movs	r3, #18
 8004336:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004338:	2301      	movs	r3, #1
 800433a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800433c:	2303      	movs	r3, #3
 800433e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004340:	2304      	movs	r3, #4
 8004342:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004344:	f107 031c 	add.w	r3, r7, #28
 8004348:	4619      	mov	r1, r3
 800434a:	4835      	ldr	r0, [pc, #212]	; (8004420 <HAL_I2C_MspInit+0x130>)
 800434c:	f001 f9a8 	bl	80056a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004350:	2300      	movs	r3, #0
 8004352:	617b      	str	r3, [r7, #20]
 8004354:	4b31      	ldr	r3, [pc, #196]	; (800441c <HAL_I2C_MspInit+0x12c>)
 8004356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004358:	4a30      	ldr	r2, [pc, #192]	; (800441c <HAL_I2C_MspInit+0x12c>)
 800435a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800435e:	6413      	str	r3, [r2, #64]	; 0x40
 8004360:	4b2e      	ldr	r3, [pc, #184]	; (800441c <HAL_I2C_MspInit+0x12c>)
 8004362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004364:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004368:	617b      	str	r3, [r7, #20]
 800436a:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800436c:	e050      	b.n	8004410 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a2c      	ldr	r2, [pc, #176]	; (8004424 <HAL_I2C_MspInit+0x134>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d14b      	bne.n	8004410 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004378:	2300      	movs	r3, #0
 800437a:	613b      	str	r3, [r7, #16]
 800437c:	4b27      	ldr	r3, [pc, #156]	; (800441c <HAL_I2C_MspInit+0x12c>)
 800437e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004380:	4a26      	ldr	r2, [pc, #152]	; (800441c <HAL_I2C_MspInit+0x12c>)
 8004382:	f043 0304 	orr.w	r3, r3, #4
 8004386:	6313      	str	r3, [r2, #48]	; 0x30
 8004388:	4b24      	ldr	r3, [pc, #144]	; (800441c <HAL_I2C_MspInit+0x12c>)
 800438a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800438c:	f003 0304 	and.w	r3, r3, #4
 8004390:	613b      	str	r3, [r7, #16]
 8004392:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004394:	2300      	movs	r3, #0
 8004396:	60fb      	str	r3, [r7, #12]
 8004398:	4b20      	ldr	r3, [pc, #128]	; (800441c <HAL_I2C_MspInit+0x12c>)
 800439a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439c:	4a1f      	ldr	r2, [pc, #124]	; (800441c <HAL_I2C_MspInit+0x12c>)
 800439e:	f043 0301 	orr.w	r3, r3, #1
 80043a2:	6313      	str	r3, [r2, #48]	; 0x30
 80043a4:	4b1d      	ldr	r3, [pc, #116]	; (800441c <HAL_I2C_MspInit+0x12c>)
 80043a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a8:	f003 0301 	and.w	r3, r3, #1
 80043ac:	60fb      	str	r3, [r7, #12]
 80043ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80043b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80043b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80043b6:	2312      	movs	r3, #18
 80043b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043ba:	2301      	movs	r3, #1
 80043bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043be:	2303      	movs	r3, #3
 80043c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80043c2:	2304      	movs	r3, #4
 80043c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043c6:	f107 031c 	add.w	r3, r7, #28
 80043ca:	4619      	mov	r1, r3
 80043cc:	4816      	ldr	r0, [pc, #88]	; (8004428 <HAL_I2C_MspInit+0x138>)
 80043ce:	f001 f967 	bl	80056a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80043d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80043d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80043d8:	2312      	movs	r3, #18
 80043da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043dc:	2301      	movs	r3, #1
 80043de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043e0:	2303      	movs	r3, #3
 80043e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80043e4:	2304      	movs	r3, #4
 80043e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043e8:	f107 031c 	add.w	r3, r7, #28
 80043ec:	4619      	mov	r1, r3
 80043ee:	480f      	ldr	r0, [pc, #60]	; (800442c <HAL_I2C_MspInit+0x13c>)
 80043f0:	f001 f956 	bl	80056a0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80043f4:	2300      	movs	r3, #0
 80043f6:	60bb      	str	r3, [r7, #8]
 80043f8:	4b08      	ldr	r3, [pc, #32]	; (800441c <HAL_I2C_MspInit+0x12c>)
 80043fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fc:	4a07      	ldr	r2, [pc, #28]	; (800441c <HAL_I2C_MspInit+0x12c>)
 80043fe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004402:	6413      	str	r3, [r2, #64]	; 0x40
 8004404:	4b05      	ldr	r3, [pc, #20]	; (800441c <HAL_I2C_MspInit+0x12c>)
 8004406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004408:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800440c:	60bb      	str	r3, [r7, #8]
 800440e:	68bb      	ldr	r3, [r7, #8]
}
 8004410:	bf00      	nop
 8004412:	3730      	adds	r7, #48	; 0x30
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	40005400 	.word	0x40005400
 800441c:	40023800 	.word	0x40023800
 8004420:	40020400 	.word	0x40020400
 8004424:	40005c00 	.word	0x40005c00
 8004428:	40020800 	.word	0x40020800
 800442c:	40020000 	.word	0x40020000

08004430 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b096      	sub	sp, #88	; 0x58
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004438:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800443c:	2200      	movs	r2, #0
 800443e:	601a      	str	r2, [r3, #0]
 8004440:	605a      	str	r2, [r3, #4]
 8004442:	609a      	str	r2, [r3, #8]
 8004444:	60da      	str	r2, [r3, #12]
 8004446:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a9f      	ldr	r2, [pc, #636]	; (80046cc <HAL_TIM_Base_MspInit+0x29c>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d135      	bne.n	80044be <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004452:	2300      	movs	r3, #0
 8004454:	643b      	str	r3, [r7, #64]	; 0x40
 8004456:	4b9e      	ldr	r3, [pc, #632]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800445a:	4a9d      	ldr	r2, [pc, #628]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 800445c:	f043 0301 	orr.w	r3, r3, #1
 8004460:	6453      	str	r3, [r2, #68]	; 0x44
 8004462:	4b9b      	ldr	r3, [pc, #620]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	643b      	str	r3, [r7, #64]	; 0x40
 800446c:	6c3b      	ldr	r3, [r7, #64]	; 0x40

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800446e:	2300      	movs	r3, #0
 8004470:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004472:	4b97      	ldr	r3, [pc, #604]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004476:	4a96      	ldr	r2, [pc, #600]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004478:	f043 0310 	orr.w	r3, r3, #16
 800447c:	6313      	str	r3, [r2, #48]	; 0x30
 800447e:	4b94      	ldr	r3, [pc, #592]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004482:	f003 0310 	and.w	r3, r3, #16
 8004486:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004488:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800448a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800448e:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004490:	2302      	movs	r3, #2
 8004492:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004494:	2300      	movs	r3, #0
 8004496:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004498:	2300      	movs	r3, #0
 800449a:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800449c:	2301      	movs	r3, #1
 800449e:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80044a0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80044a4:	4619      	mov	r1, r3
 80044a6:	488b      	ldr	r0, [pc, #556]	; (80046d4 <HAL_TIM_Base_MspInit+0x2a4>)
 80044a8:	f001 f8fa 	bl	80056a0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80044ac:	2200      	movs	r2, #0
 80044ae:	2100      	movs	r1, #0
 80044b0:	2018      	movs	r0, #24
 80044b2:	f000 fd50 	bl	8004f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80044b6:	2018      	movs	r0, #24
 80044b8:	f000 fd69 	bl	8004f8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 80044bc:	e183      	b.n	80047c6 <HAL_TIM_Base_MspInit+0x396>
  else if(htim_base->Instance==TIM2)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044c6:	d116      	bne.n	80044f6 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80044c8:	2300      	movs	r3, #0
 80044ca:	63bb      	str	r3, [r7, #56]	; 0x38
 80044cc:	4b80      	ldr	r3, [pc, #512]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 80044ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d0:	4a7f      	ldr	r2, [pc, #508]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 80044d2:	f043 0301 	orr.w	r3, r3, #1
 80044d6:	6413      	str	r3, [r2, #64]	; 0x40
 80044d8:	4b7d      	ldr	r3, [pc, #500]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 80044da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80044e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80044e4:	2200      	movs	r2, #0
 80044e6:	2100      	movs	r1, #0
 80044e8:	201c      	movs	r0, #28
 80044ea:	f000 fd34 	bl	8004f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80044ee:	201c      	movs	r0, #28
 80044f0:	f000 fd4d 	bl	8004f8e <HAL_NVIC_EnableIRQ>
}
 80044f4:	e167      	b.n	80047c6 <HAL_TIM_Base_MspInit+0x396>
  else if(htim_base->Instance==TIM3)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a77      	ldr	r2, [pc, #476]	; (80046d8 <HAL_TIM_Base_MspInit+0x2a8>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d152      	bne.n	80045a6 <HAL_TIM_Base_MspInit+0x176>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004500:	2300      	movs	r3, #0
 8004502:	637b      	str	r3, [r7, #52]	; 0x34
 8004504:	4b72      	ldr	r3, [pc, #456]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004508:	4a71      	ldr	r2, [pc, #452]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 800450a:	f043 0302 	orr.w	r3, r3, #2
 800450e:	6413      	str	r3, [r2, #64]	; 0x40
 8004510:	4b6f      	ldr	r3, [pc, #444]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	637b      	str	r3, [r7, #52]	; 0x34
 800451a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800451c:	2300      	movs	r3, #0
 800451e:	633b      	str	r3, [r7, #48]	; 0x30
 8004520:	4b6b      	ldr	r3, [pc, #428]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004524:	4a6a      	ldr	r2, [pc, #424]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004526:	f043 0304 	orr.w	r3, r3, #4
 800452a:	6313      	str	r3, [r2, #48]	; 0x30
 800452c:	4b68      	ldr	r3, [pc, #416]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 800452e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004530:	f003 0304 	and.w	r3, r3, #4
 8004534:	633b      	str	r3, [r7, #48]	; 0x30
 8004536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004538:	2300      	movs	r3, #0
 800453a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800453c:	4b64      	ldr	r3, [pc, #400]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 800453e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004540:	4a63      	ldr	r2, [pc, #396]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004542:	f043 0302 	orr.w	r3, r3, #2
 8004546:	6313      	str	r3, [r2, #48]	; 0x30
 8004548:	4b61      	ldr	r3, [pc, #388]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 800454a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004554:	2380      	movs	r3, #128	; 0x80
 8004556:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004558:	2302      	movs	r3, #2
 800455a:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800455c:	2300      	movs	r3, #0
 800455e:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004560:	2300      	movs	r3, #0
 8004562:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004564:	2302      	movs	r3, #2
 8004566:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004568:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800456c:	4619      	mov	r1, r3
 800456e:	485b      	ldr	r0, [pc, #364]	; (80046dc <HAL_TIM_Base_MspInit+0x2ac>)
 8004570:	f001 f896 	bl	80056a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004574:	2310      	movs	r3, #16
 8004576:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004578:	2302      	movs	r3, #2
 800457a:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457c:	2300      	movs	r3, #0
 800457e:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004580:	2300      	movs	r3, #0
 8004582:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004584:	2302      	movs	r3, #2
 8004586:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004588:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800458c:	4619      	mov	r1, r3
 800458e:	4854      	ldr	r0, [pc, #336]	; (80046e0 <HAL_TIM_Base_MspInit+0x2b0>)
 8004590:	f001 f886 	bl	80056a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004594:	2200      	movs	r2, #0
 8004596:	2100      	movs	r1, #0
 8004598:	201d      	movs	r0, #29
 800459a:	f000 fcdc 	bl	8004f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800459e:	201d      	movs	r0, #29
 80045a0:	f000 fcf5 	bl	8004f8e <HAL_NVIC_EnableIRQ>
}
 80045a4:	e10f      	b.n	80047c6 <HAL_TIM_Base_MspInit+0x396>
  else if(htim_base->Instance==TIM4)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a4e      	ldr	r2, [pc, #312]	; (80046e4 <HAL_TIM_Base_MspInit+0x2b4>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d153      	bne.n	8004658 <HAL_TIM_Base_MspInit+0x228>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80045b0:	2300      	movs	r3, #0
 80045b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80045b4:	4b46      	ldr	r3, [pc, #280]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 80045b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b8:	4a45      	ldr	r2, [pc, #276]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 80045ba:	f043 0304 	orr.w	r3, r3, #4
 80045be:	6413      	str	r3, [r2, #64]	; 0x40
 80045c0:	4b43      	ldr	r3, [pc, #268]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 80045c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c4:	f003 0304 	and.w	r3, r3, #4
 80045c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80045ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80045cc:	2300      	movs	r3, #0
 80045ce:	627b      	str	r3, [r7, #36]	; 0x24
 80045d0:	4b3f      	ldr	r3, [pc, #252]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 80045d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d4:	4a3e      	ldr	r2, [pc, #248]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 80045d6:	f043 0308 	orr.w	r3, r3, #8
 80045da:	6313      	str	r3, [r2, #48]	; 0x30
 80045dc:	4b3c      	ldr	r3, [pc, #240]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 80045de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e0:	f003 0308 	and.w	r3, r3, #8
 80045e4:	627b      	str	r3, [r7, #36]	; 0x24
 80045e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045e8:	2300      	movs	r3, #0
 80045ea:	623b      	str	r3, [r7, #32]
 80045ec:	4b38      	ldr	r3, [pc, #224]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 80045ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f0:	4a37      	ldr	r2, [pc, #220]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 80045f2:	f043 0302 	orr.w	r3, r3, #2
 80045f6:	6313      	str	r3, [r2, #48]	; 0x30
 80045f8:	4b35      	ldr	r3, [pc, #212]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 80045fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fc:	f003 0302 	and.w	r3, r3, #2
 8004600:	623b      	str	r3, [r7, #32]
 8004602:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004604:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004608:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800460a:	2302      	movs	r3, #2
 800460c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800460e:	2300      	movs	r3, #0
 8004610:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004612:	2300      	movs	r3, #0
 8004614:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004616:	2302      	movs	r3, #2
 8004618:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800461a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800461e:	4619      	mov	r1, r3
 8004620:	4831      	ldr	r0, [pc, #196]	; (80046e8 <HAL_TIM_Base_MspInit+0x2b8>)
 8004622:	f001 f83d 	bl	80056a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004626:	2380      	movs	r3, #128	; 0x80
 8004628:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800462a:	2302      	movs	r3, #2
 800462c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800462e:	2300      	movs	r3, #0
 8004630:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004632:	2300      	movs	r3, #0
 8004634:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004636:	2302      	movs	r3, #2
 8004638:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800463a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800463e:	4619      	mov	r1, r3
 8004640:	4827      	ldr	r0, [pc, #156]	; (80046e0 <HAL_TIM_Base_MspInit+0x2b0>)
 8004642:	f001 f82d 	bl	80056a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004646:	2200      	movs	r2, #0
 8004648:	2100      	movs	r1, #0
 800464a:	201e      	movs	r0, #30
 800464c:	f000 fc83 	bl	8004f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004650:	201e      	movs	r0, #30
 8004652:	f000 fc9c 	bl	8004f8e <HAL_NVIC_EnableIRQ>
}
 8004656:	e0b6      	b.n	80047c6 <HAL_TIM_Base_MspInit+0x396>
  else if(htim_base->Instance==TIM5)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a23      	ldr	r2, [pc, #140]	; (80046ec <HAL_TIM_Base_MspInit+0x2bc>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d148      	bne.n	80046f4 <HAL_TIM_Base_MspInit+0x2c4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004662:	2300      	movs	r3, #0
 8004664:	61fb      	str	r3, [r7, #28]
 8004666:	4b1a      	ldr	r3, [pc, #104]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466a:	4a19      	ldr	r2, [pc, #100]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 800466c:	f043 0308 	orr.w	r3, r3, #8
 8004670:	6413      	str	r3, [r2, #64]	; 0x40
 8004672:	4b17      	ldr	r3, [pc, #92]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004676:	f003 0308 	and.w	r3, r3, #8
 800467a:	61fb      	str	r3, [r7, #28]
 800467c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800467e:	2300      	movs	r3, #0
 8004680:	61bb      	str	r3, [r7, #24]
 8004682:	4b13      	ldr	r3, [pc, #76]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004686:	4a12      	ldr	r2, [pc, #72]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004688:	f043 0301 	orr.w	r3, r3, #1
 800468c:	6313      	str	r3, [r2, #48]	; 0x30
 800468e:	4b10      	ldr	r3, [pc, #64]	; (80046d0 <HAL_TIM_Base_MspInit+0x2a0>)
 8004690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004692:	f003 0301 	and.w	r3, r3, #1
 8004696:	61bb      	str	r3, [r7, #24]
 8004698:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800469a:	2301      	movs	r3, #1
 800469c:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800469e:	2302      	movs	r3, #2
 80046a0:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046a2:	2300      	movs	r3, #0
 80046a4:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046a6:	2300      	movs	r3, #0
 80046a8:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80046aa:	2302      	movs	r3, #2
 80046ac:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046ae:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80046b2:	4619      	mov	r1, r3
 80046b4:	480e      	ldr	r0, [pc, #56]	; (80046f0 <HAL_TIM_Base_MspInit+0x2c0>)
 80046b6:	f000 fff3 	bl	80056a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80046ba:	2200      	movs	r2, #0
 80046bc:	2100      	movs	r1, #0
 80046be:	2032      	movs	r0, #50	; 0x32
 80046c0:	f000 fc49 	bl	8004f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80046c4:	2032      	movs	r0, #50	; 0x32
 80046c6:	f000 fc62 	bl	8004f8e <HAL_NVIC_EnableIRQ>
}
 80046ca:	e07c      	b.n	80047c6 <HAL_TIM_Base_MspInit+0x396>
 80046cc:	40010000 	.word	0x40010000
 80046d0:	40023800 	.word	0x40023800
 80046d4:	40021000 	.word	0x40021000
 80046d8:	40000400 	.word	0x40000400
 80046dc:	40020800 	.word	0x40020800
 80046e0:	40020400 	.word	0x40020400
 80046e4:	40000800 	.word	0x40000800
 80046e8:	40020c00 	.word	0x40020c00
 80046ec:	40000c00 	.word	0x40000c00
 80046f0:	40020000 	.word	0x40020000
  else if(htim_base->Instance==TIM6)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a35      	ldr	r2, [pc, #212]	; (80047d0 <HAL_TIM_Base_MspInit+0x3a0>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d10e      	bne.n	800471c <HAL_TIM_Base_MspInit+0x2ec>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80046fe:	2300      	movs	r3, #0
 8004700:	617b      	str	r3, [r7, #20]
 8004702:	4b34      	ldr	r3, [pc, #208]	; (80047d4 <HAL_TIM_Base_MspInit+0x3a4>)
 8004704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004706:	4a33      	ldr	r2, [pc, #204]	; (80047d4 <HAL_TIM_Base_MspInit+0x3a4>)
 8004708:	f043 0310 	orr.w	r3, r3, #16
 800470c:	6413      	str	r3, [r2, #64]	; 0x40
 800470e:	4b31      	ldr	r3, [pc, #196]	; (80047d4 <HAL_TIM_Base_MspInit+0x3a4>)
 8004710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004712:	f003 0310 	and.w	r3, r3, #16
 8004716:	617b      	str	r3, [r7, #20]
 8004718:	697b      	ldr	r3, [r7, #20]
}
 800471a:	e054      	b.n	80047c6 <HAL_TIM_Base_MspInit+0x396>
  else if(htim_base->Instance==TIM7)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a2d      	ldr	r2, [pc, #180]	; (80047d8 <HAL_TIM_Base_MspInit+0x3a8>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d116      	bne.n	8004754 <HAL_TIM_Base_MspInit+0x324>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004726:	2300      	movs	r3, #0
 8004728:	613b      	str	r3, [r7, #16]
 800472a:	4b2a      	ldr	r3, [pc, #168]	; (80047d4 <HAL_TIM_Base_MspInit+0x3a4>)
 800472c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472e:	4a29      	ldr	r2, [pc, #164]	; (80047d4 <HAL_TIM_Base_MspInit+0x3a4>)
 8004730:	f043 0320 	orr.w	r3, r3, #32
 8004734:	6413      	str	r3, [r2, #64]	; 0x40
 8004736:	4b27      	ldr	r3, [pc, #156]	; (80047d4 <HAL_TIM_Base_MspInit+0x3a4>)
 8004738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473a:	f003 0320 	and.w	r3, r3, #32
 800473e:	613b      	str	r3, [r7, #16]
 8004740:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004742:	2200      	movs	r2, #0
 8004744:	2100      	movs	r1, #0
 8004746:	2037      	movs	r0, #55	; 0x37
 8004748:	f000 fc05 	bl	8004f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800474c:	2037      	movs	r0, #55	; 0x37
 800474e:	f000 fc1e 	bl	8004f8e <HAL_NVIC_EnableIRQ>
}
 8004752:	e038      	b.n	80047c6 <HAL_TIM_Base_MspInit+0x396>
  else if(htim_base->Instance==TIM9)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a20      	ldr	r2, [pc, #128]	; (80047dc <HAL_TIM_Base_MspInit+0x3ac>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d133      	bne.n	80047c6 <HAL_TIM_Base_MspInit+0x396>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800475e:	2300      	movs	r3, #0
 8004760:	60fb      	str	r3, [r7, #12]
 8004762:	4b1c      	ldr	r3, [pc, #112]	; (80047d4 <HAL_TIM_Base_MspInit+0x3a4>)
 8004764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004766:	4a1b      	ldr	r2, [pc, #108]	; (80047d4 <HAL_TIM_Base_MspInit+0x3a4>)
 8004768:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800476c:	6453      	str	r3, [r2, #68]	; 0x44
 800476e:	4b19      	ldr	r3, [pc, #100]	; (80047d4 <HAL_TIM_Base_MspInit+0x3a4>)
 8004770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004772:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800477a:	2300      	movs	r3, #0
 800477c:	60bb      	str	r3, [r7, #8]
 800477e:	4b15      	ldr	r3, [pc, #84]	; (80047d4 <HAL_TIM_Base_MspInit+0x3a4>)
 8004780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004782:	4a14      	ldr	r2, [pc, #80]	; (80047d4 <HAL_TIM_Base_MspInit+0x3a4>)
 8004784:	f043 0310 	orr.w	r3, r3, #16
 8004788:	6313      	str	r3, [r2, #48]	; 0x30
 800478a:	4b12      	ldr	r3, [pc, #72]	; (80047d4 <HAL_TIM_Base_MspInit+0x3a4>)
 800478c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478e:	f003 0310 	and.w	r3, r3, #16
 8004792:	60bb      	str	r3, [r7, #8]
 8004794:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004796:	2340      	movs	r3, #64	; 0x40
 8004798:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800479a:	2302      	movs	r3, #2
 800479c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800479e:	2300      	movs	r3, #0
 80047a0:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047a2:	2300      	movs	r3, #0
 80047a4:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80047a6:	2303      	movs	r3, #3
 80047a8:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80047aa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80047ae:	4619      	mov	r1, r3
 80047b0:	480b      	ldr	r0, [pc, #44]	; (80047e0 <HAL_TIM_Base_MspInit+0x3b0>)
 80047b2:	f000 ff75 	bl	80056a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80047b6:	2200      	movs	r2, #0
 80047b8:	2100      	movs	r1, #0
 80047ba:	2018      	movs	r0, #24
 80047bc:	f000 fbcb 	bl	8004f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80047c0:	2018      	movs	r0, #24
 80047c2:	f000 fbe4 	bl	8004f8e <HAL_NVIC_EnableIRQ>
}
 80047c6:	bf00      	nop
 80047c8:	3758      	adds	r7, #88	; 0x58
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	40001000 	.word	0x40001000
 80047d4:	40023800 	.word	0x40023800
 80047d8:	40001400 	.word	0x40001400
 80047dc:	40014000 	.word	0x40014000
 80047e0:	40021000 	.word	0x40021000

080047e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b088      	sub	sp, #32
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047ec:	f107 030c 	add.w	r3, r7, #12
 80047f0:	2200      	movs	r2, #0
 80047f2:	601a      	str	r2, [r3, #0]
 80047f4:	605a      	str	r2, [r3, #4]
 80047f6:	609a      	str	r2, [r3, #8]
 80047f8:	60da      	str	r2, [r3, #12]
 80047fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004804:	d11e      	bne.n	8004844 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004806:	2300      	movs	r3, #0
 8004808:	60bb      	str	r3, [r7, #8]
 800480a:	4b10      	ldr	r3, [pc, #64]	; (800484c <HAL_TIM_MspPostInit+0x68>)
 800480c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480e:	4a0f      	ldr	r2, [pc, #60]	; (800484c <HAL_TIM_MspPostInit+0x68>)
 8004810:	f043 0301 	orr.w	r3, r3, #1
 8004814:	6313      	str	r3, [r2, #48]	; 0x30
 8004816:	4b0d      	ldr	r3, [pc, #52]	; (800484c <HAL_TIM_MspPostInit+0x68>)
 8004818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	60bb      	str	r3, [r7, #8]
 8004820:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_15;
 8004822:	f248 030e 	movw	r3, #32782	; 0x800e
 8004826:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004828:	2302      	movs	r3, #2
 800482a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800482c:	2300      	movs	r3, #0
 800482e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004830:	2300      	movs	r3, #0
 8004832:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004834:	2301      	movs	r3, #1
 8004836:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004838:	f107 030c 	add.w	r3, r7, #12
 800483c:	4619      	mov	r1, r3
 800483e:	4804      	ldr	r0, [pc, #16]	; (8004850 <HAL_TIM_MspPostInit+0x6c>)
 8004840:	f000 ff2e 	bl	80056a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004844:	bf00      	nop
 8004846:	3720      	adds	r7, #32
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	40023800 	.word	0x40023800
 8004850:	40020000 	.word	0x40020000

08004854 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b08e      	sub	sp, #56	; 0x38
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800485c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004860:	2200      	movs	r2, #0
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	605a      	str	r2, [r3, #4]
 8004866:	609a      	str	r2, [r3, #8]
 8004868:	60da      	str	r2, [r3, #12]
 800486a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a7b      	ldr	r2, [pc, #492]	; (8004a60 <HAL_UART_MspInit+0x20c>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d12d      	bne.n	80048d2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004876:	2300      	movs	r3, #0
 8004878:	623b      	str	r3, [r7, #32]
 800487a:	4b7a      	ldr	r3, [pc, #488]	; (8004a64 <HAL_UART_MspInit+0x210>)
 800487c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800487e:	4a79      	ldr	r2, [pc, #484]	; (8004a64 <HAL_UART_MspInit+0x210>)
 8004880:	f043 0310 	orr.w	r3, r3, #16
 8004884:	6453      	str	r3, [r2, #68]	; 0x44
 8004886:	4b77      	ldr	r3, [pc, #476]	; (8004a64 <HAL_UART_MspInit+0x210>)
 8004888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800488a:	f003 0310 	and.w	r3, r3, #16
 800488e:	623b      	str	r3, [r7, #32]
 8004890:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004892:	2300      	movs	r3, #0
 8004894:	61fb      	str	r3, [r7, #28]
 8004896:	4b73      	ldr	r3, [pc, #460]	; (8004a64 <HAL_UART_MspInit+0x210>)
 8004898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489a:	4a72      	ldr	r2, [pc, #456]	; (8004a64 <HAL_UART_MspInit+0x210>)
 800489c:	f043 0301 	orr.w	r3, r3, #1
 80048a0:	6313      	str	r3, [r2, #48]	; 0x30
 80048a2:	4b70      	ldr	r3, [pc, #448]	; (8004a64 <HAL_UART_MspInit+0x210>)
 80048a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	61fb      	str	r3, [r7, #28]
 80048ac:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80048ae:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80048b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048b4:	2302      	movs	r3, #2
 80048b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048b8:	2300      	movs	r3, #0
 80048ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048bc:	2303      	movs	r3, #3
 80048be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80048c0:	2307      	movs	r3, #7
 80048c2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80048c8:	4619      	mov	r1, r3
 80048ca:	4867      	ldr	r0, [pc, #412]	; (8004a68 <HAL_UART_MspInit+0x214>)
 80048cc:	f000 fee8 	bl	80056a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80048d0:	e0c1      	b.n	8004a56 <HAL_UART_MspInit+0x202>
  else if(huart->Instance==USART2)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a65      	ldr	r2, [pc, #404]	; (8004a6c <HAL_UART_MspInit+0x218>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d15b      	bne.n	8004994 <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART2_CLK_ENABLE();
 80048dc:	2300      	movs	r3, #0
 80048de:	61bb      	str	r3, [r7, #24]
 80048e0:	4b60      	ldr	r3, [pc, #384]	; (8004a64 <HAL_UART_MspInit+0x210>)
 80048e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e4:	4a5f      	ldr	r2, [pc, #380]	; (8004a64 <HAL_UART_MspInit+0x210>)
 80048e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048ea:	6413      	str	r3, [r2, #64]	; 0x40
 80048ec:	4b5d      	ldr	r3, [pc, #372]	; (8004a64 <HAL_UART_MspInit+0x210>)
 80048ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048f4:	61bb      	str	r3, [r7, #24]
 80048f6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80048f8:	2300      	movs	r3, #0
 80048fa:	617b      	str	r3, [r7, #20]
 80048fc:	4b59      	ldr	r3, [pc, #356]	; (8004a64 <HAL_UART_MspInit+0x210>)
 80048fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004900:	4a58      	ldr	r2, [pc, #352]	; (8004a64 <HAL_UART_MspInit+0x210>)
 8004902:	f043 0308 	orr.w	r3, r3, #8
 8004906:	6313      	str	r3, [r2, #48]	; 0x30
 8004908:	4b56      	ldr	r3, [pc, #344]	; (8004a64 <HAL_UART_MspInit+0x210>)
 800490a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490c:	f003 0308 	and.w	r3, r3, #8
 8004910:	617b      	str	r3, [r7, #20]
 8004912:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8004914:	2360      	movs	r3, #96	; 0x60
 8004916:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004918:	2302      	movs	r3, #2
 800491a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800491c:	2300      	movs	r3, #0
 800491e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004920:	2303      	movs	r3, #3
 8004922:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004924:	2307      	movs	r3, #7
 8004926:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004928:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800492c:	4619      	mov	r1, r3
 800492e:	4850      	ldr	r0, [pc, #320]	; (8004a70 <HAL_UART_MspInit+0x21c>)
 8004930:	f000 feb6 	bl	80056a0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004934:	4b4f      	ldr	r3, [pc, #316]	; (8004a74 <HAL_UART_MspInit+0x220>)
 8004936:	4a50      	ldr	r2, [pc, #320]	; (8004a78 <HAL_UART_MspInit+0x224>)
 8004938:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800493a:	4b4e      	ldr	r3, [pc, #312]	; (8004a74 <HAL_UART_MspInit+0x220>)
 800493c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004940:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004942:	4b4c      	ldr	r3, [pc, #304]	; (8004a74 <HAL_UART_MspInit+0x220>)
 8004944:	2200      	movs	r2, #0
 8004946:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004948:	4b4a      	ldr	r3, [pc, #296]	; (8004a74 <HAL_UART_MspInit+0x220>)
 800494a:	2200      	movs	r2, #0
 800494c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800494e:	4b49      	ldr	r3, [pc, #292]	; (8004a74 <HAL_UART_MspInit+0x220>)
 8004950:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004954:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004956:	4b47      	ldr	r3, [pc, #284]	; (8004a74 <HAL_UART_MspInit+0x220>)
 8004958:	2200      	movs	r2, #0
 800495a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800495c:	4b45      	ldr	r3, [pc, #276]	; (8004a74 <HAL_UART_MspInit+0x220>)
 800495e:	2200      	movs	r2, #0
 8004960:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004962:	4b44      	ldr	r3, [pc, #272]	; (8004a74 <HAL_UART_MspInit+0x220>)
 8004964:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004968:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800496a:	4b42      	ldr	r3, [pc, #264]	; (8004a74 <HAL_UART_MspInit+0x220>)
 800496c:	2200      	movs	r2, #0
 800496e:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004970:	4b40      	ldr	r3, [pc, #256]	; (8004a74 <HAL_UART_MspInit+0x220>)
 8004972:	2200      	movs	r2, #0
 8004974:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004976:	483f      	ldr	r0, [pc, #252]	; (8004a74 <HAL_UART_MspInit+0x220>)
 8004978:	f000 fb24 	bl	8004fc4 <HAL_DMA_Init>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d001      	beq.n	8004986 <HAL_UART_MspInit+0x132>
      Error_Handler();
 8004982:	f7fe ffe1 	bl	8003948 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a3a      	ldr	r2, [pc, #232]	; (8004a74 <HAL_UART_MspInit+0x220>)
 800498a:	635a      	str	r2, [r3, #52]	; 0x34
 800498c:	4a39      	ldr	r2, [pc, #228]	; (8004a74 <HAL_UART_MspInit+0x220>)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6393      	str	r3, [r2, #56]	; 0x38
}
 8004992:	e060      	b.n	8004a56 <HAL_UART_MspInit+0x202>
  else if(huart->Instance==USART3)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a38      	ldr	r2, [pc, #224]	; (8004a7c <HAL_UART_MspInit+0x228>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d15b      	bne.n	8004a56 <HAL_UART_MspInit+0x202>
    __HAL_RCC_USART3_CLK_ENABLE();
 800499e:	2300      	movs	r3, #0
 80049a0:	613b      	str	r3, [r7, #16]
 80049a2:	4b30      	ldr	r3, [pc, #192]	; (8004a64 <HAL_UART_MspInit+0x210>)
 80049a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a6:	4a2f      	ldr	r2, [pc, #188]	; (8004a64 <HAL_UART_MspInit+0x210>)
 80049a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049ac:	6413      	str	r3, [r2, #64]	; 0x40
 80049ae:	4b2d      	ldr	r3, [pc, #180]	; (8004a64 <HAL_UART_MspInit+0x210>)
 80049b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049b6:	613b      	str	r3, [r7, #16]
 80049b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80049ba:	2300      	movs	r3, #0
 80049bc:	60fb      	str	r3, [r7, #12]
 80049be:	4b29      	ldr	r3, [pc, #164]	; (8004a64 <HAL_UART_MspInit+0x210>)
 80049c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c2:	4a28      	ldr	r2, [pc, #160]	; (8004a64 <HAL_UART_MspInit+0x210>)
 80049c4:	f043 0304 	orr.w	r3, r3, #4
 80049c8:	6313      	str	r3, [r2, #48]	; 0x30
 80049ca:	4b26      	ldr	r3, [pc, #152]	; (8004a64 <HAL_UART_MspInit+0x210>)
 80049cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ce:	f003 0304 	and.w	r3, r3, #4
 80049d2:	60fb      	str	r3, [r7, #12]
 80049d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80049d6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80049da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049dc:	2302      	movs	r3, #2
 80049de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049e0:	2300      	movs	r3, #0
 80049e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049e4:	2303      	movs	r3, #3
 80049e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80049e8:	2307      	movs	r3, #7
 80049ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049f0:	4619      	mov	r1, r3
 80049f2:	4823      	ldr	r0, [pc, #140]	; (8004a80 <HAL_UART_MspInit+0x22c>)
 80049f4:	f000 fe54 	bl	80056a0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80049f8:	4b22      	ldr	r3, [pc, #136]	; (8004a84 <HAL_UART_MspInit+0x230>)
 80049fa:	4a23      	ldr	r2, [pc, #140]	; (8004a88 <HAL_UART_MspInit+0x234>)
 80049fc:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80049fe:	4b21      	ldr	r3, [pc, #132]	; (8004a84 <HAL_UART_MspInit+0x230>)
 8004a00:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004a04:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a06:	4b1f      	ldr	r3, [pc, #124]	; (8004a84 <HAL_UART_MspInit+0x230>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a0c:	4b1d      	ldr	r3, [pc, #116]	; (8004a84 <HAL_UART_MspInit+0x230>)
 8004a0e:	2200      	movs	r2, #0
 8004a10:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004a12:	4b1c      	ldr	r3, [pc, #112]	; (8004a84 <HAL_UART_MspInit+0x230>)
 8004a14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004a18:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a1a:	4b1a      	ldr	r3, [pc, #104]	; (8004a84 <HAL_UART_MspInit+0x230>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a20:	4b18      	ldr	r3, [pc, #96]	; (8004a84 <HAL_UART_MspInit+0x230>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004a26:	4b17      	ldr	r3, [pc, #92]	; (8004a84 <HAL_UART_MspInit+0x230>)
 8004a28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a2c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004a2e:	4b15      	ldr	r3, [pc, #84]	; (8004a84 <HAL_UART_MspInit+0x230>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a34:	4b13      	ldr	r3, [pc, #76]	; (8004a84 <HAL_UART_MspInit+0x230>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004a3a:	4812      	ldr	r0, [pc, #72]	; (8004a84 <HAL_UART_MspInit+0x230>)
 8004a3c:	f000 fac2 	bl	8004fc4 <HAL_DMA_Init>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d001      	beq.n	8004a4a <HAL_UART_MspInit+0x1f6>
      Error_Handler();
 8004a46:	f7fe ff7f 	bl	8003948 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a0d      	ldr	r2, [pc, #52]	; (8004a84 <HAL_UART_MspInit+0x230>)
 8004a4e:	635a      	str	r2, [r3, #52]	; 0x34
 8004a50:	4a0c      	ldr	r2, [pc, #48]	; (8004a84 <HAL_UART_MspInit+0x230>)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6393      	str	r3, [r2, #56]	; 0x38
}
 8004a56:	bf00      	nop
 8004a58:	3738      	adds	r7, #56	; 0x38
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	40011000 	.word	0x40011000
 8004a64:	40023800 	.word	0x40023800
 8004a68:	40020000 	.word	0x40020000
 8004a6c:	40004400 	.word	0x40004400
 8004a70:	40020c00 	.word	0x40020c00
 8004a74:	20000258 	.word	0x20000258
 8004a78:	40026088 	.word	0x40026088
 8004a7c:	40004800 	.word	0x40004800
 8004a80:	40020800 	.word	0x40020800
 8004a84:	2000034c 	.word	0x2000034c
 8004a88:	40026028 	.word	0x40026028

08004a8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004a90:	bf00      	nop
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr

08004a9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004a9a:	b480      	push	{r7}
 8004a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004a9e:	e7fe      	b.n	8004a9e <HardFault_Handler+0x4>

08004aa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004aa4:	e7fe      	b.n	8004aa4 <MemManage_Handler+0x4>

08004aa6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004aaa:	e7fe      	b.n	8004aaa <BusFault_Handler+0x4>

08004aac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004aac:	b480      	push	{r7}
 8004aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ab0:	e7fe      	b.n	8004ab0 <UsageFault_Handler+0x4>

08004ab2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004ab2:	b480      	push	{r7}
 8004ab4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ab6:	bf00      	nop
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ac4:	bf00      	nop
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr

08004ace <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ace:	b480      	push	{r7}
 8004ad0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ad2:	bf00      	nop
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr

08004adc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	HAL_IncTick();
 8004ae0:	f000 f91c 	bl	8004d1c <HAL_IncTick>
  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004ae4:	bf00      	nop
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004aec:	2008      	movs	r0, #8
 8004aee:	f000 ff71 	bl	80059d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004af2:	bf00      	nop
 8004af4:	bd80      	pop	{r7, pc}
	...

08004af8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004afc:	4802      	ldr	r0, [pc, #8]	; (8004b08 <DMA1_Stream1_IRQHandler+0x10>)
 8004afe:	f000 fb67 	bl	80051d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004b02:	bf00      	nop
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	bf00      	nop
 8004b08:	2000034c 	.word	0x2000034c

08004b0c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004b10:	4802      	ldr	r0, [pc, #8]	; (8004b1c <DMA1_Stream5_IRQHandler+0x10>)
 8004b12:	f000 fb5d 	bl	80051d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004b16:	bf00      	nop
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	20000258 	.word	0x20000258

08004b20 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004b24:	4803      	ldr	r0, [pc, #12]	; (8004b34 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8004b26:	f003 f99f 	bl	8007e68 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8004b2a:	4803      	ldr	r0, [pc, #12]	; (8004b38 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8004b2c:	f003 f99c 	bl	8007e68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004b30:	bf00      	nop
 8004b32:	bd80      	pop	{r7, pc}
 8004b34:	20000af8 	.word	0x20000af8
 8004b38:	20000b60 	.word	0x20000b60

08004b3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004b40:	4802      	ldr	r0, [pc, #8]	; (8004b4c <TIM2_IRQHandler+0x10>)
 8004b42:	f003 f991 	bl	8007e68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004b46:	bf00      	nop
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	20000bc4 	.word	0x20000bc4

08004b50 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004b54:	4802      	ldr	r0, [pc, #8]	; (8004b60 <TIM3_IRQHandler+0x10>)
 8004b56:	f003 f987 	bl	8007e68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004b5a:	bf00      	nop
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	200006f4 	.word	0x200006f4

08004b64 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004b68:	4802      	ldr	r0, [pc, #8]	; (8004b74 <TIM4_IRQHandler+0x10>)
 8004b6a:	f003 f97d 	bl	8007e68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004b6e:	bf00      	nop
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	2000030c 	.word	0x2000030c

08004b78 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004b7c:	4802      	ldr	r0, [pc, #8]	; (8004b88 <TIM5_IRQHandler+0x10>)
 8004b7e:	f003 f973 	bl	8007e68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004b82:	bf00      	nop
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	20000698 	.word	0x20000698

08004b8c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004b90:	4802      	ldr	r0, [pc, #8]	; (8004b9c <TIM7_IRQHandler+0x10>)
 8004b92:	f003 f969 	bl	8007e68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004b96:	bf00      	nop
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	20000ca4 	.word	0x20000ca4

08004ba0 <_sbrk>:
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	4b11      	ldr	r3, [pc, #68]	; (8004bf0 <_sbrk+0x50>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d102      	bne.n	8004bb6 <_sbrk+0x16>
 8004bb0:	4b0f      	ldr	r3, [pc, #60]	; (8004bf0 <_sbrk+0x50>)
 8004bb2:	4a10      	ldr	r2, [pc, #64]	; (8004bf4 <_sbrk+0x54>)
 8004bb4:	601a      	str	r2, [r3, #0]
 8004bb6:	4b0e      	ldr	r3, [pc, #56]	; (8004bf0 <_sbrk+0x50>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	60fb      	str	r3, [r7, #12]
 8004bbc:	4b0c      	ldr	r3, [pc, #48]	; (8004bf0 <_sbrk+0x50>)
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	466a      	mov	r2, sp
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d907      	bls.n	8004bda <_sbrk+0x3a>
 8004bca:	f004 ff9b 	bl	8009b04 <__errno>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	230c      	movs	r3, #12
 8004bd2:	6013      	str	r3, [r2, #0]
 8004bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8004bd8:	e006      	b.n	8004be8 <_sbrk+0x48>
 8004bda:	4b05      	ldr	r3, [pc, #20]	; (8004bf0 <_sbrk+0x50>)
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4413      	add	r3, r2
 8004be2:	4a03      	ldr	r2, [pc, #12]	; (8004bf0 <_sbrk+0x50>)
 8004be4:	6013      	str	r3, [r2, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	4618      	mov	r0, r3
 8004bea:	3710      	adds	r7, #16
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	2000021c 	.word	0x2000021c
 8004bf4:	20000d48 	.word	0x20000d48

08004bf8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004bfc:	4b08      	ldr	r3, [pc, #32]	; (8004c20 <SystemInit+0x28>)
 8004bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c02:	4a07      	ldr	r2, [pc, #28]	; (8004c20 <SystemInit+0x28>)
 8004c04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004c08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004c0c:	4b04      	ldr	r3, [pc, #16]	; (8004c20 <SystemInit+0x28>)
 8004c0e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004c12:	609a      	str	r2, [r3, #8]
#endif
}
 8004c14:	bf00      	nop
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr
 8004c1e:	bf00      	nop
 8004c20:	e000ed00 	.word	0xe000ed00

08004c24 <Reset_Handler>:
 8004c24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004c5c <LoopFillZerobss+0x14>
 8004c28:	2100      	movs	r1, #0
 8004c2a:	e003      	b.n	8004c34 <LoopCopyDataInit>

08004c2c <CopyDataInit>:
 8004c2c:	4b0c      	ldr	r3, [pc, #48]	; (8004c60 <LoopFillZerobss+0x18>)
 8004c2e:	585b      	ldr	r3, [r3, r1]
 8004c30:	5043      	str	r3, [r0, r1]
 8004c32:	3104      	adds	r1, #4

08004c34 <LoopCopyDataInit>:
 8004c34:	480b      	ldr	r0, [pc, #44]	; (8004c64 <LoopFillZerobss+0x1c>)
 8004c36:	4b0c      	ldr	r3, [pc, #48]	; (8004c68 <LoopFillZerobss+0x20>)
 8004c38:	1842      	adds	r2, r0, r1
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d3f6      	bcc.n	8004c2c <CopyDataInit>
 8004c3e:	4a0b      	ldr	r2, [pc, #44]	; (8004c6c <LoopFillZerobss+0x24>)
 8004c40:	e002      	b.n	8004c48 <LoopFillZerobss>

08004c42 <FillZerobss>:
 8004c42:	2300      	movs	r3, #0
 8004c44:	f842 3b04 	str.w	r3, [r2], #4

08004c48 <LoopFillZerobss>:
 8004c48:	4b09      	ldr	r3, [pc, #36]	; (8004c70 <LoopFillZerobss+0x28>)
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d3f9      	bcc.n	8004c42 <FillZerobss>
 8004c4e:	f7ff ffd3 	bl	8004bf8 <SystemInit>
 8004c52:	f004 ff5d 	bl	8009b10 <__libc_init_array>
 8004c56:	f7fd f80f 	bl	8001c78 <main>
 8004c5a:	4770      	bx	lr
 8004c5c:	20020000 	.word	0x20020000
 8004c60:	0800d4b0 	.word	0x0800d4b0
 8004c64:	20000000 	.word	0x20000000
 8004c68:	200001e0 	.word	0x200001e0
 8004c6c:	200001e0 	.word	0x200001e0
 8004c70:	20000d48 	.word	0x20000d48

08004c74 <ADC_IRQHandler>:
 8004c74:	e7fe      	b.n	8004c74 <ADC_IRQHandler>
	...

08004c78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004c7c:	4b0e      	ldr	r3, [pc, #56]	; (8004cb8 <HAL_Init+0x40>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a0d      	ldr	r2, [pc, #52]	; (8004cb8 <HAL_Init+0x40>)
 8004c82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004c88:	4b0b      	ldr	r3, [pc, #44]	; (8004cb8 <HAL_Init+0x40>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a0a      	ldr	r2, [pc, #40]	; (8004cb8 <HAL_Init+0x40>)
 8004c8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c94:	4b08      	ldr	r3, [pc, #32]	; (8004cb8 <HAL_Init+0x40>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a07      	ldr	r2, [pc, #28]	; (8004cb8 <HAL_Init+0x40>)
 8004c9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ca0:	2003      	movs	r0, #3
 8004ca2:	f000 f94d 	bl	8004f40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ca6:	2000      	movs	r0, #0
 8004ca8:	f000 f808 	bl	8004cbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004cac:	f7ff faf8 	bl	80042a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004cb0:	2300      	movs	r3, #0
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	40023c00 	.word	0x40023c00

08004cbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b082      	sub	sp, #8
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004cc4:	4b12      	ldr	r3, [pc, #72]	; (8004d10 <HAL_InitTick+0x54>)
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	4b12      	ldr	r3, [pc, #72]	; (8004d14 <HAL_InitTick+0x58>)
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	4619      	mov	r1, r3
 8004cce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004cd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8004cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 f965 	bl	8004faa <HAL_SYSTICK_Config>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d001      	beq.n	8004cea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e00e      	b.n	8004d08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2b0f      	cmp	r3, #15
 8004cee:	d80a      	bhi.n	8004d06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	6879      	ldr	r1, [r7, #4]
 8004cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cf8:	f000 f92d 	bl	8004f56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004cfc:	4a06      	ldr	r2, [pc, #24]	; (8004d18 <HAL_InitTick+0x5c>)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004d02:	2300      	movs	r3, #0
 8004d04:	e000      	b.n	8004d08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3708      	adds	r7, #8
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}
 8004d10:	20000000 	.word	0x20000000
 8004d14:	20000008 	.word	0x20000008
 8004d18:	20000004 	.word	0x20000004

08004d1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004d20:	4b06      	ldr	r3, [pc, #24]	; (8004d3c <HAL_IncTick+0x20>)
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	461a      	mov	r2, r3
 8004d26:	4b06      	ldr	r3, [pc, #24]	; (8004d40 <HAL_IncTick+0x24>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4413      	add	r3, r2
 8004d2c:	4a04      	ldr	r2, [pc, #16]	; (8004d40 <HAL_IncTick+0x24>)
 8004d2e:	6013      	str	r3, [r2, #0]
}
 8004d30:	bf00      	nop
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	20000008 	.word	0x20000008
 8004d40:	20000d40 	.word	0x20000d40

08004d44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d44:	b480      	push	{r7}
 8004d46:	af00      	add	r7, sp, #0
  return uwTick;
 8004d48:	4b03      	ldr	r3, [pc, #12]	; (8004d58 <HAL_GetTick+0x14>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	20000d40 	.word	0x20000d40

08004d5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004d64:	f7ff ffee 	bl	8004d44 <HAL_GetTick>
 8004d68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d74:	d005      	beq.n	8004d82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004d76:	4b09      	ldr	r3, [pc, #36]	; (8004d9c <HAL_Delay+0x40>)
 8004d78:	781b      	ldrb	r3, [r3, #0]
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	4413      	add	r3, r2
 8004d80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004d82:	bf00      	nop
 8004d84:	f7ff ffde 	bl	8004d44 <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d8f7      	bhi.n	8004d84 <HAL_Delay+0x28>
  {
  }
}
 8004d94:	bf00      	nop
 8004d96:	3710      	adds	r7, #16
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	20000008 	.word	0x20000008

08004da0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f003 0307 	and.w	r3, r3, #7
 8004dae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004db0:	4b0c      	ldr	r3, [pc, #48]	; (8004de4 <__NVIC_SetPriorityGrouping+0x44>)
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004db6:	68ba      	ldr	r2, [r7, #8]
 8004db8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004dc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004dcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004dd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004dd2:	4a04      	ldr	r2, [pc, #16]	; (8004de4 <__NVIC_SetPriorityGrouping+0x44>)
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	60d3      	str	r3, [r2, #12]
}
 8004dd8:	bf00      	nop
 8004dda:	3714      	adds	r7, #20
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr
 8004de4:	e000ed00 	.word	0xe000ed00

08004de8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004de8:	b480      	push	{r7}
 8004dea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004dec:	4b04      	ldr	r3, [pc, #16]	; (8004e00 <__NVIC_GetPriorityGrouping+0x18>)
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	0a1b      	lsrs	r3, r3, #8
 8004df2:	f003 0307 	and.w	r3, r3, #7
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr
 8004e00:	e000ed00 	.word	0xe000ed00

08004e04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	db0b      	blt.n	8004e2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e16:	79fb      	ldrb	r3, [r7, #7]
 8004e18:	f003 021f 	and.w	r2, r3, #31
 8004e1c:	4907      	ldr	r1, [pc, #28]	; (8004e3c <__NVIC_EnableIRQ+0x38>)
 8004e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e22:	095b      	lsrs	r3, r3, #5
 8004e24:	2001      	movs	r0, #1
 8004e26:	fa00 f202 	lsl.w	r2, r0, r2
 8004e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004e2e:	bf00      	nop
 8004e30:	370c      	adds	r7, #12
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	e000e100 	.word	0xe000e100

08004e40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	4603      	mov	r3, r0
 8004e48:	6039      	str	r1, [r7, #0]
 8004e4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	db0a      	blt.n	8004e6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	b2da      	uxtb	r2, r3
 8004e58:	490c      	ldr	r1, [pc, #48]	; (8004e8c <__NVIC_SetPriority+0x4c>)
 8004e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e5e:	0112      	lsls	r2, r2, #4
 8004e60:	b2d2      	uxtb	r2, r2
 8004e62:	440b      	add	r3, r1
 8004e64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004e68:	e00a      	b.n	8004e80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	b2da      	uxtb	r2, r3
 8004e6e:	4908      	ldr	r1, [pc, #32]	; (8004e90 <__NVIC_SetPriority+0x50>)
 8004e70:	79fb      	ldrb	r3, [r7, #7]
 8004e72:	f003 030f 	and.w	r3, r3, #15
 8004e76:	3b04      	subs	r3, #4
 8004e78:	0112      	lsls	r2, r2, #4
 8004e7a:	b2d2      	uxtb	r2, r2
 8004e7c:	440b      	add	r3, r1
 8004e7e:	761a      	strb	r2, [r3, #24]
}
 8004e80:	bf00      	nop
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr
 8004e8c:	e000e100 	.word	0xe000e100
 8004e90:	e000ed00 	.word	0xe000ed00

08004e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b089      	sub	sp, #36	; 0x24
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f003 0307 	and.w	r3, r3, #7
 8004ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	f1c3 0307 	rsb	r3, r3, #7
 8004eae:	2b04      	cmp	r3, #4
 8004eb0:	bf28      	it	cs
 8004eb2:	2304      	movcs	r3, #4
 8004eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	3304      	adds	r3, #4
 8004eba:	2b06      	cmp	r3, #6
 8004ebc:	d902      	bls.n	8004ec4 <NVIC_EncodePriority+0x30>
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	3b03      	subs	r3, #3
 8004ec2:	e000      	b.n	8004ec6 <NVIC_EncodePriority+0x32>
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed2:	43da      	mvns	r2, r3
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	401a      	ands	r2, r3
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004edc:	f04f 31ff 	mov.w	r1, #4294967295
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ee6:	43d9      	mvns	r1, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004eec:	4313      	orrs	r3, r2
         );
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3724      	adds	r7, #36	; 0x24
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr
	...

08004efc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	3b01      	subs	r3, #1
 8004f08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004f0c:	d301      	bcc.n	8004f12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e00f      	b.n	8004f32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f12:	4a0a      	ldr	r2, [pc, #40]	; (8004f3c <SysTick_Config+0x40>)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	3b01      	subs	r3, #1
 8004f18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004f1a:	210f      	movs	r1, #15
 8004f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f20:	f7ff ff8e 	bl	8004e40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f24:	4b05      	ldr	r3, [pc, #20]	; (8004f3c <SysTick_Config+0x40>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f2a:	4b04      	ldr	r3, [pc, #16]	; (8004f3c <SysTick_Config+0x40>)
 8004f2c:	2207      	movs	r2, #7
 8004f2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3708      	adds	r7, #8
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	e000e010 	.word	0xe000e010

08004f40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f7ff ff29 	bl	8004da0 <__NVIC_SetPriorityGrouping>
}
 8004f4e:	bf00      	nop
 8004f50:	3708      	adds	r7, #8
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b086      	sub	sp, #24
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	60b9      	str	r1, [r7, #8]
 8004f60:	607a      	str	r2, [r7, #4]
 8004f62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004f64:	2300      	movs	r3, #0
 8004f66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004f68:	f7ff ff3e 	bl	8004de8 <__NVIC_GetPriorityGrouping>
 8004f6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	68b9      	ldr	r1, [r7, #8]
 8004f72:	6978      	ldr	r0, [r7, #20]
 8004f74:	f7ff ff8e 	bl	8004e94 <NVIC_EncodePriority>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f7e:	4611      	mov	r1, r2
 8004f80:	4618      	mov	r0, r3
 8004f82:	f7ff ff5d 	bl	8004e40 <__NVIC_SetPriority>
}
 8004f86:	bf00      	nop
 8004f88:	3718      	adds	r7, #24
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}

08004f8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b082      	sub	sp, #8
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	4603      	mov	r3, r0
 8004f96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7ff ff31 	bl	8004e04 <__NVIC_EnableIRQ>
}
 8004fa2:	bf00      	nop
 8004fa4:	3708      	adds	r7, #8
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}

08004faa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b082      	sub	sp, #8
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f7ff ffa2 	bl	8004efc <SysTick_Config>
 8004fb8:	4603      	mov	r3, r0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3708      	adds	r7, #8
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
	...

08004fc4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b086      	sub	sp, #24
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004fd0:	f7ff feb8 	bl	8004d44 <HAL_GetTick>
 8004fd4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d101      	bne.n	8004fe0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e099      	b.n	8005114 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2202      	movs	r2, #2
 8004fec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f022 0201 	bic.w	r2, r2, #1
 8004ffe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005000:	e00f      	b.n	8005022 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005002:	f7ff fe9f 	bl	8004d44 <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	2b05      	cmp	r3, #5
 800500e:	d908      	bls.n	8005022 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2220      	movs	r2, #32
 8005014:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2203      	movs	r2, #3
 800501a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e078      	b.n	8005114 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0301 	and.w	r3, r3, #1
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1e8      	bne.n	8005002 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005038:	697a      	ldr	r2, [r7, #20]
 800503a:	4b38      	ldr	r3, [pc, #224]	; (800511c <HAL_DMA_Init+0x158>)
 800503c:	4013      	ands	r3, r2
 800503e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	685a      	ldr	r2, [r3, #4]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800504e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	691b      	ldr	r3, [r3, #16]
 8005054:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800505a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	699b      	ldr	r3, [r3, #24]
 8005060:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005066:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6a1b      	ldr	r3, [r3, #32]
 800506c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	4313      	orrs	r3, r2
 8005072:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005078:	2b04      	cmp	r3, #4
 800507a:	d107      	bne.n	800508c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005084:	4313      	orrs	r3, r2
 8005086:	697a      	ldr	r2, [r7, #20]
 8005088:	4313      	orrs	r3, r2
 800508a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	695b      	ldr	r3, [r3, #20]
 800509a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	f023 0307 	bic.w	r3, r3, #7
 80050a2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a8:	697a      	ldr	r2, [r7, #20]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b2:	2b04      	cmp	r3, #4
 80050b4:	d117      	bne.n	80050e6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050ba:	697a      	ldr	r2, [r7, #20]
 80050bc:	4313      	orrs	r3, r2
 80050be:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d00e      	beq.n	80050e6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f000 fa6f 	bl	80055ac <DMA_CheckFifoParam>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d008      	beq.n	80050e6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2240      	movs	r2, #64	; 0x40
 80050d8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80050e2:	2301      	movs	r3, #1
 80050e4:	e016      	b.n	8005114 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 fa26 	bl	8005540 <DMA_CalcBaseAndBitshift>
 80050f4:	4603      	mov	r3, r0
 80050f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050fc:	223f      	movs	r2, #63	; 0x3f
 80050fe:	409a      	lsls	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3718      	adds	r7, #24
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	f010803f 	.word	0xf010803f

08005120 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b086      	sub	sp, #24
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	607a      	str	r2, [r7, #4]
 800512c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800512e:	2300      	movs	r3, #0
 8005130:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005136:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800513e:	2b01      	cmp	r3, #1
 8005140:	d101      	bne.n	8005146 <HAL_DMA_Start_IT+0x26>
 8005142:	2302      	movs	r3, #2
 8005144:	e040      	b.n	80051c8 <HAL_DMA_Start_IT+0xa8>
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2201      	movs	r2, #1
 800514a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b01      	cmp	r3, #1
 8005158:	d12f      	bne.n	80051ba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2202      	movs	r2, #2
 800515e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2200      	movs	r2, #0
 8005166:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	68b9      	ldr	r1, [r7, #8]
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f000 f9b8 	bl	80054e4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005178:	223f      	movs	r2, #63	; 0x3f
 800517a:	409a      	lsls	r2, r3
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f042 0216 	orr.w	r2, r2, #22
 800518e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005194:	2b00      	cmp	r3, #0
 8005196:	d007      	beq.n	80051a8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f042 0208 	orr.w	r2, r2, #8
 80051a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f042 0201 	orr.w	r2, r2, #1
 80051b6:	601a      	str	r2, [r3, #0]
 80051b8:	e005      	b.n	80051c6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80051c2:	2302      	movs	r3, #2
 80051c4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80051c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3718      	adds	r7, #24
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b086      	sub	sp, #24
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80051d8:	2300      	movs	r3, #0
 80051da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80051dc:	4b92      	ldr	r3, [pc, #584]	; (8005428 <HAL_DMA_IRQHandler+0x258>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a92      	ldr	r2, [pc, #584]	; (800542c <HAL_DMA_IRQHandler+0x25c>)
 80051e2:	fba2 2303 	umull	r2, r3, r2, r3
 80051e6:	0a9b      	lsrs	r3, r3, #10
 80051e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051fa:	2208      	movs	r2, #8
 80051fc:	409a      	lsls	r2, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	4013      	ands	r3, r2
 8005202:	2b00      	cmp	r3, #0
 8005204:	d01a      	beq.n	800523c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 0304 	and.w	r3, r3, #4
 8005210:	2b00      	cmp	r3, #0
 8005212:	d013      	beq.n	800523c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f022 0204 	bic.w	r2, r2, #4
 8005222:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005228:	2208      	movs	r2, #8
 800522a:	409a      	lsls	r2, r3
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005234:	f043 0201 	orr.w	r2, r3, #1
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005240:	2201      	movs	r2, #1
 8005242:	409a      	lsls	r2, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	4013      	ands	r3, r2
 8005248:	2b00      	cmp	r3, #0
 800524a:	d012      	beq.n	8005272 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00b      	beq.n	8005272 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800525e:	2201      	movs	r2, #1
 8005260:	409a      	lsls	r2, r3
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800526a:	f043 0202 	orr.w	r2, r3, #2
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005276:	2204      	movs	r2, #4
 8005278:	409a      	lsls	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	4013      	ands	r3, r2
 800527e:	2b00      	cmp	r3, #0
 8005280:	d012      	beq.n	80052a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0302 	and.w	r3, r3, #2
 800528c:	2b00      	cmp	r3, #0
 800528e:	d00b      	beq.n	80052a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005294:	2204      	movs	r2, #4
 8005296:	409a      	lsls	r2, r3
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052a0:	f043 0204 	orr.w	r2, r3, #4
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052ac:	2210      	movs	r2, #16
 80052ae:	409a      	lsls	r2, r3
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	4013      	ands	r3, r2
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d043      	beq.n	8005340 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0308 	and.w	r3, r3, #8
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d03c      	beq.n	8005340 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052ca:	2210      	movs	r2, #16
 80052cc:	409a      	lsls	r2, r3
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d018      	beq.n	8005312 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d108      	bne.n	8005300 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d024      	beq.n	8005340 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	4798      	blx	r3
 80052fe:	e01f      	b.n	8005340 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005304:	2b00      	cmp	r3, #0
 8005306:	d01b      	beq.n	8005340 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	4798      	blx	r3
 8005310:	e016      	b.n	8005340 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800531c:	2b00      	cmp	r3, #0
 800531e:	d107      	bne.n	8005330 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f022 0208 	bic.w	r2, r2, #8
 800532e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005334:	2b00      	cmp	r3, #0
 8005336:	d003      	beq.n	8005340 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005344:	2220      	movs	r2, #32
 8005346:	409a      	lsls	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	4013      	ands	r3, r2
 800534c:	2b00      	cmp	r3, #0
 800534e:	f000 808e 	beq.w	800546e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0310 	and.w	r3, r3, #16
 800535c:	2b00      	cmp	r3, #0
 800535e:	f000 8086 	beq.w	800546e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005366:	2220      	movs	r2, #32
 8005368:	409a      	lsls	r2, r3
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005374:	b2db      	uxtb	r3, r3
 8005376:	2b05      	cmp	r3, #5
 8005378:	d136      	bne.n	80053e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f022 0216 	bic.w	r2, r2, #22
 8005388:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	695a      	ldr	r2, [r3, #20]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005398:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d103      	bne.n	80053aa <HAL_DMA_IRQHandler+0x1da>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d007      	beq.n	80053ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f022 0208 	bic.w	r2, r2, #8
 80053b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053be:	223f      	movs	r2, #63	; 0x3f
 80053c0:	409a      	lsls	r2, r3
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2201      	movs	r2, #1
 80053d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d07d      	beq.n	80054da <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	4798      	blx	r3
        }
        return;
 80053e6:	e078      	b.n	80054da <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d01c      	beq.n	8005430 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005400:	2b00      	cmp	r3, #0
 8005402:	d108      	bne.n	8005416 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005408:	2b00      	cmp	r3, #0
 800540a:	d030      	beq.n	800546e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	4798      	blx	r3
 8005414:	e02b      	b.n	800546e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800541a:	2b00      	cmp	r3, #0
 800541c:	d027      	beq.n	800546e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	4798      	blx	r3
 8005426:	e022      	b.n	800546e <HAL_DMA_IRQHandler+0x29e>
 8005428:	20000000 	.word	0x20000000
 800542c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800543a:	2b00      	cmp	r3, #0
 800543c:	d10f      	bne.n	800545e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f022 0210 	bic.w	r2, r2, #16
 800544c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005462:	2b00      	cmp	r3, #0
 8005464:	d003      	beq.n	800546e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005472:	2b00      	cmp	r3, #0
 8005474:	d032      	beq.n	80054dc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800547a:	f003 0301 	and.w	r3, r3, #1
 800547e:	2b00      	cmp	r3, #0
 8005480:	d022      	beq.n	80054c8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2205      	movs	r2, #5
 8005486:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 0201 	bic.w	r2, r2, #1
 8005498:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	3301      	adds	r3, #1
 800549e:	60bb      	str	r3, [r7, #8]
 80054a0:	697a      	ldr	r2, [r7, #20]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d307      	bcc.n	80054b6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0301 	and.w	r3, r3, #1
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d1f2      	bne.n	800549a <HAL_DMA_IRQHandler+0x2ca>
 80054b4:	e000      	b.n	80054b8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80054b6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d005      	beq.n	80054dc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	4798      	blx	r3
 80054d8:	e000      	b.n	80054dc <HAL_DMA_IRQHandler+0x30c>
        return;
 80054da:	bf00      	nop
    }
  }
}
 80054dc:	3718      	adds	r7, #24
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	bf00      	nop

080054e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b085      	sub	sp, #20
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]
 80054f0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005500:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	683a      	ldr	r2, [r7, #0]
 8005508:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	2b40      	cmp	r3, #64	; 0x40
 8005510:	d108      	bne.n	8005524 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68ba      	ldr	r2, [r7, #8]
 8005520:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005522:	e007      	b.n	8005534 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	60da      	str	r2, [r3, #12]
}
 8005534:	bf00      	nop
 8005536:	3714      	adds	r7, #20
 8005538:	46bd      	mov	sp, r7
 800553a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553e:	4770      	bx	lr

08005540 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005540:	b480      	push	{r7}
 8005542:	b085      	sub	sp, #20
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	b2db      	uxtb	r3, r3
 800554e:	3b10      	subs	r3, #16
 8005550:	4a14      	ldr	r2, [pc, #80]	; (80055a4 <DMA_CalcBaseAndBitshift+0x64>)
 8005552:	fba2 2303 	umull	r2, r3, r2, r3
 8005556:	091b      	lsrs	r3, r3, #4
 8005558:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800555a:	4a13      	ldr	r2, [pc, #76]	; (80055a8 <DMA_CalcBaseAndBitshift+0x68>)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	4413      	add	r3, r2
 8005560:	781b      	ldrb	r3, [r3, #0]
 8005562:	461a      	mov	r2, r3
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2b03      	cmp	r3, #3
 800556c:	d909      	bls.n	8005582 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005576:	f023 0303 	bic.w	r3, r3, #3
 800557a:	1d1a      	adds	r2, r3, #4
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	659a      	str	r2, [r3, #88]	; 0x58
 8005580:	e007      	b.n	8005592 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800558a:	f023 0303 	bic.w	r3, r3, #3
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005596:	4618      	mov	r0, r3
 8005598:	3714      	adds	r7, #20
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	aaaaaaab 	.word	0xaaaaaaab
 80055a8:	0800d058 	.word	0x0800d058

080055ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b085      	sub	sp, #20
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055b4:	2300      	movs	r3, #0
 80055b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	699b      	ldr	r3, [r3, #24]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d11f      	bne.n	8005606 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	2b03      	cmp	r3, #3
 80055ca:	d855      	bhi.n	8005678 <DMA_CheckFifoParam+0xcc>
 80055cc:	a201      	add	r2, pc, #4	; (adr r2, 80055d4 <DMA_CheckFifoParam+0x28>)
 80055ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d2:	bf00      	nop
 80055d4:	080055e5 	.word	0x080055e5
 80055d8:	080055f7 	.word	0x080055f7
 80055dc:	080055e5 	.word	0x080055e5
 80055e0:	08005679 	.word	0x08005679
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d045      	beq.n	800567c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055f4:	e042      	b.n	800567c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80055fe:	d13f      	bne.n	8005680 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005604:	e03c      	b.n	8005680 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	699b      	ldr	r3, [r3, #24]
 800560a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800560e:	d121      	bne.n	8005654 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	2b03      	cmp	r3, #3
 8005614:	d836      	bhi.n	8005684 <DMA_CheckFifoParam+0xd8>
 8005616:	a201      	add	r2, pc, #4	; (adr r2, 800561c <DMA_CheckFifoParam+0x70>)
 8005618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800561c:	0800562d 	.word	0x0800562d
 8005620:	08005633 	.word	0x08005633
 8005624:	0800562d 	.word	0x0800562d
 8005628:	08005645 	.word	0x08005645
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	73fb      	strb	r3, [r7, #15]
      break;
 8005630:	e02f      	b.n	8005692 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005636:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d024      	beq.n	8005688 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005642:	e021      	b.n	8005688 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005648:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800564c:	d11e      	bne.n	800568c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005652:	e01b      	b.n	800568c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	2b02      	cmp	r3, #2
 8005658:	d902      	bls.n	8005660 <DMA_CheckFifoParam+0xb4>
 800565a:	2b03      	cmp	r3, #3
 800565c:	d003      	beq.n	8005666 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800565e:	e018      	b.n	8005692 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	73fb      	strb	r3, [r7, #15]
      break;
 8005664:	e015      	b.n	8005692 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800566a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00e      	beq.n	8005690 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	73fb      	strb	r3, [r7, #15]
      break;
 8005676:	e00b      	b.n	8005690 <DMA_CheckFifoParam+0xe4>
      break;
 8005678:	bf00      	nop
 800567a:	e00a      	b.n	8005692 <DMA_CheckFifoParam+0xe6>
      break;
 800567c:	bf00      	nop
 800567e:	e008      	b.n	8005692 <DMA_CheckFifoParam+0xe6>
      break;
 8005680:	bf00      	nop
 8005682:	e006      	b.n	8005692 <DMA_CheckFifoParam+0xe6>
      break;
 8005684:	bf00      	nop
 8005686:	e004      	b.n	8005692 <DMA_CheckFifoParam+0xe6>
      break;
 8005688:	bf00      	nop
 800568a:	e002      	b.n	8005692 <DMA_CheckFifoParam+0xe6>
      break;   
 800568c:	bf00      	nop
 800568e:	e000      	b.n	8005692 <DMA_CheckFifoParam+0xe6>
      break;
 8005690:	bf00      	nop
    }
  } 
  
  return status; 
 8005692:	7bfb      	ldrb	r3, [r7, #15]
}
 8005694:	4618      	mov	r0, r3
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b089      	sub	sp, #36	; 0x24
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80056aa:	2300      	movs	r3, #0
 80056ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80056ae:	2300      	movs	r3, #0
 80056b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80056b2:	2300      	movs	r3, #0
 80056b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80056b6:	2300      	movs	r3, #0
 80056b8:	61fb      	str	r3, [r7, #28]
 80056ba:	e16b      	b.n	8005994 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80056bc:	2201      	movs	r2, #1
 80056be:	69fb      	ldr	r3, [r7, #28]
 80056c0:	fa02 f303 	lsl.w	r3, r2, r3
 80056c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	697a      	ldr	r2, [r7, #20]
 80056cc:	4013      	ands	r3, r2
 80056ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	f040 815a 	bne.w	800598e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d00b      	beq.n	80056fa <HAL_GPIO_Init+0x5a>
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d007      	beq.n	80056fa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056ee:	2b11      	cmp	r3, #17
 80056f0:	d003      	beq.n	80056fa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	2b12      	cmp	r3, #18
 80056f8:	d130      	bne.n	800575c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	005b      	lsls	r3, r3, #1
 8005704:	2203      	movs	r2, #3
 8005706:	fa02 f303 	lsl.w	r3, r2, r3
 800570a:	43db      	mvns	r3, r3
 800570c:	69ba      	ldr	r2, [r7, #24]
 800570e:	4013      	ands	r3, r2
 8005710:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	68da      	ldr	r2, [r3, #12]
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	005b      	lsls	r3, r3, #1
 800571a:	fa02 f303 	lsl.w	r3, r2, r3
 800571e:	69ba      	ldr	r2, [r7, #24]
 8005720:	4313      	orrs	r3, r2
 8005722:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	69ba      	ldr	r2, [r7, #24]
 8005728:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005730:	2201      	movs	r2, #1
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	fa02 f303 	lsl.w	r3, r2, r3
 8005738:	43db      	mvns	r3, r3
 800573a:	69ba      	ldr	r2, [r7, #24]
 800573c:	4013      	ands	r3, r2
 800573e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	091b      	lsrs	r3, r3, #4
 8005746:	f003 0201 	and.w	r2, r3, #1
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	fa02 f303 	lsl.w	r3, r2, r3
 8005750:	69ba      	ldr	r2, [r7, #24]
 8005752:	4313      	orrs	r3, r2
 8005754:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	69ba      	ldr	r2, [r7, #24]
 800575a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005762:	69fb      	ldr	r3, [r7, #28]
 8005764:	005b      	lsls	r3, r3, #1
 8005766:	2203      	movs	r2, #3
 8005768:	fa02 f303 	lsl.w	r3, r2, r3
 800576c:	43db      	mvns	r3, r3
 800576e:	69ba      	ldr	r2, [r7, #24]
 8005770:	4013      	ands	r3, r2
 8005772:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	689a      	ldr	r2, [r3, #8]
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	005b      	lsls	r3, r3, #1
 800577c:	fa02 f303 	lsl.w	r3, r2, r3
 8005780:	69ba      	ldr	r2, [r7, #24]
 8005782:	4313      	orrs	r3, r2
 8005784:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	69ba      	ldr	r2, [r7, #24]
 800578a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	2b02      	cmp	r3, #2
 8005792:	d003      	beq.n	800579c <HAL_GPIO_Init+0xfc>
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	2b12      	cmp	r3, #18
 800579a:	d123      	bne.n	80057e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	08da      	lsrs	r2, r3, #3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	3208      	adds	r2, #8
 80057a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	f003 0307 	and.w	r3, r3, #7
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	220f      	movs	r2, #15
 80057b4:	fa02 f303 	lsl.w	r3, r2, r3
 80057b8:	43db      	mvns	r3, r3
 80057ba:	69ba      	ldr	r2, [r7, #24]
 80057bc:	4013      	ands	r3, r2
 80057be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	691a      	ldr	r2, [r3, #16]
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	f003 0307 	and.w	r3, r3, #7
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	fa02 f303 	lsl.w	r3, r2, r3
 80057d0:	69ba      	ldr	r2, [r7, #24]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	08da      	lsrs	r2, r3, #3
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	3208      	adds	r2, #8
 80057de:	69b9      	ldr	r1, [r7, #24]
 80057e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80057ea:	69fb      	ldr	r3, [r7, #28]
 80057ec:	005b      	lsls	r3, r3, #1
 80057ee:	2203      	movs	r2, #3
 80057f0:	fa02 f303 	lsl.w	r3, r2, r3
 80057f4:	43db      	mvns	r3, r3
 80057f6:	69ba      	ldr	r2, [r7, #24]
 80057f8:	4013      	ands	r3, r2
 80057fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f003 0203 	and.w	r2, r3, #3
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	005b      	lsls	r3, r3, #1
 8005808:	fa02 f303 	lsl.w	r3, r2, r3
 800580c:	69ba      	ldr	r2, [r7, #24]
 800580e:	4313      	orrs	r3, r2
 8005810:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	69ba      	ldr	r2, [r7, #24]
 8005816:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005820:	2b00      	cmp	r3, #0
 8005822:	f000 80b4 	beq.w	800598e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005826:	2300      	movs	r3, #0
 8005828:	60fb      	str	r3, [r7, #12]
 800582a:	4b5f      	ldr	r3, [pc, #380]	; (80059a8 <HAL_GPIO_Init+0x308>)
 800582c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800582e:	4a5e      	ldr	r2, [pc, #376]	; (80059a8 <HAL_GPIO_Init+0x308>)
 8005830:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005834:	6453      	str	r3, [r2, #68]	; 0x44
 8005836:	4b5c      	ldr	r3, [pc, #368]	; (80059a8 <HAL_GPIO_Init+0x308>)
 8005838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800583a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800583e:	60fb      	str	r3, [r7, #12]
 8005840:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005842:	4a5a      	ldr	r2, [pc, #360]	; (80059ac <HAL_GPIO_Init+0x30c>)
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	089b      	lsrs	r3, r3, #2
 8005848:	3302      	adds	r3, #2
 800584a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800584e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	f003 0303 	and.w	r3, r3, #3
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	220f      	movs	r2, #15
 800585a:	fa02 f303 	lsl.w	r3, r2, r3
 800585e:	43db      	mvns	r3, r3
 8005860:	69ba      	ldr	r2, [r7, #24]
 8005862:	4013      	ands	r3, r2
 8005864:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a51      	ldr	r2, [pc, #324]	; (80059b0 <HAL_GPIO_Init+0x310>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d02b      	beq.n	80058c6 <HAL_GPIO_Init+0x226>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a50      	ldr	r2, [pc, #320]	; (80059b4 <HAL_GPIO_Init+0x314>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d025      	beq.n	80058c2 <HAL_GPIO_Init+0x222>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a4f      	ldr	r2, [pc, #316]	; (80059b8 <HAL_GPIO_Init+0x318>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d01f      	beq.n	80058be <HAL_GPIO_Init+0x21e>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a4e      	ldr	r2, [pc, #312]	; (80059bc <HAL_GPIO_Init+0x31c>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d019      	beq.n	80058ba <HAL_GPIO_Init+0x21a>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a4d      	ldr	r2, [pc, #308]	; (80059c0 <HAL_GPIO_Init+0x320>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d013      	beq.n	80058b6 <HAL_GPIO_Init+0x216>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a4c      	ldr	r2, [pc, #304]	; (80059c4 <HAL_GPIO_Init+0x324>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d00d      	beq.n	80058b2 <HAL_GPIO_Init+0x212>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a4b      	ldr	r2, [pc, #300]	; (80059c8 <HAL_GPIO_Init+0x328>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d007      	beq.n	80058ae <HAL_GPIO_Init+0x20e>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a4a      	ldr	r2, [pc, #296]	; (80059cc <HAL_GPIO_Init+0x32c>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d101      	bne.n	80058aa <HAL_GPIO_Init+0x20a>
 80058a6:	2307      	movs	r3, #7
 80058a8:	e00e      	b.n	80058c8 <HAL_GPIO_Init+0x228>
 80058aa:	2308      	movs	r3, #8
 80058ac:	e00c      	b.n	80058c8 <HAL_GPIO_Init+0x228>
 80058ae:	2306      	movs	r3, #6
 80058b0:	e00a      	b.n	80058c8 <HAL_GPIO_Init+0x228>
 80058b2:	2305      	movs	r3, #5
 80058b4:	e008      	b.n	80058c8 <HAL_GPIO_Init+0x228>
 80058b6:	2304      	movs	r3, #4
 80058b8:	e006      	b.n	80058c8 <HAL_GPIO_Init+0x228>
 80058ba:	2303      	movs	r3, #3
 80058bc:	e004      	b.n	80058c8 <HAL_GPIO_Init+0x228>
 80058be:	2302      	movs	r3, #2
 80058c0:	e002      	b.n	80058c8 <HAL_GPIO_Init+0x228>
 80058c2:	2301      	movs	r3, #1
 80058c4:	e000      	b.n	80058c8 <HAL_GPIO_Init+0x228>
 80058c6:	2300      	movs	r3, #0
 80058c8:	69fa      	ldr	r2, [r7, #28]
 80058ca:	f002 0203 	and.w	r2, r2, #3
 80058ce:	0092      	lsls	r2, r2, #2
 80058d0:	4093      	lsls	r3, r2
 80058d2:	69ba      	ldr	r2, [r7, #24]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80058d8:	4934      	ldr	r1, [pc, #208]	; (80059ac <HAL_GPIO_Init+0x30c>)
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	089b      	lsrs	r3, r3, #2
 80058de:	3302      	adds	r3, #2
 80058e0:	69ba      	ldr	r2, [r7, #24]
 80058e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80058e6:	4b3a      	ldr	r3, [pc, #232]	; (80059d0 <HAL_GPIO_Init+0x330>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	43db      	mvns	r3, r3
 80058f0:	69ba      	ldr	r2, [r7, #24]
 80058f2:	4013      	ands	r3, r2
 80058f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d003      	beq.n	800590a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005902:	69ba      	ldr	r2, [r7, #24]
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	4313      	orrs	r3, r2
 8005908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800590a:	4a31      	ldr	r2, [pc, #196]	; (80059d0 <HAL_GPIO_Init+0x330>)
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005910:	4b2f      	ldr	r3, [pc, #188]	; (80059d0 <HAL_GPIO_Init+0x330>)
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	43db      	mvns	r3, r3
 800591a:	69ba      	ldr	r2, [r7, #24]
 800591c:	4013      	ands	r3, r2
 800591e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005928:	2b00      	cmp	r3, #0
 800592a:	d003      	beq.n	8005934 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800592c:	69ba      	ldr	r2, [r7, #24]
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	4313      	orrs	r3, r2
 8005932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005934:	4a26      	ldr	r2, [pc, #152]	; (80059d0 <HAL_GPIO_Init+0x330>)
 8005936:	69bb      	ldr	r3, [r7, #24]
 8005938:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800593a:	4b25      	ldr	r3, [pc, #148]	; (80059d0 <HAL_GPIO_Init+0x330>)
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	43db      	mvns	r3, r3
 8005944:	69ba      	ldr	r2, [r7, #24]
 8005946:	4013      	ands	r3, r2
 8005948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d003      	beq.n	800595e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005956:	69ba      	ldr	r2, [r7, #24]
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	4313      	orrs	r3, r2
 800595c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800595e:	4a1c      	ldr	r2, [pc, #112]	; (80059d0 <HAL_GPIO_Init+0x330>)
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005964:	4b1a      	ldr	r3, [pc, #104]	; (80059d0 <HAL_GPIO_Init+0x330>)
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	43db      	mvns	r3, r3
 800596e:	69ba      	ldr	r2, [r7, #24]
 8005970:	4013      	ands	r3, r2
 8005972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800597c:	2b00      	cmp	r3, #0
 800597e:	d003      	beq.n	8005988 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005980:	69ba      	ldr	r2, [r7, #24]
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	4313      	orrs	r3, r2
 8005986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005988:	4a11      	ldr	r2, [pc, #68]	; (80059d0 <HAL_GPIO_Init+0x330>)
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	3301      	adds	r3, #1
 8005992:	61fb      	str	r3, [r7, #28]
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	2b0f      	cmp	r3, #15
 8005998:	f67f ae90 	bls.w	80056bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800599c:	bf00      	nop
 800599e:	3724      	adds	r7, #36	; 0x24
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr
 80059a8:	40023800 	.word	0x40023800
 80059ac:	40013800 	.word	0x40013800
 80059b0:	40020000 	.word	0x40020000
 80059b4:	40020400 	.word	0x40020400
 80059b8:	40020800 	.word	0x40020800
 80059bc:	40020c00 	.word	0x40020c00
 80059c0:	40021000 	.word	0x40021000
 80059c4:	40021400 	.word	0x40021400
 80059c8:	40021800 	.word	0x40021800
 80059cc:	40021c00 	.word	0x40021c00
 80059d0:	40013c00 	.word	0x40013c00

080059d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b082      	sub	sp, #8
 80059d8:	af00      	add	r7, sp, #0
 80059da:	4603      	mov	r3, r0
 80059dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80059de:	4b08      	ldr	r3, [pc, #32]	; (8005a00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80059e0:	695a      	ldr	r2, [r3, #20]
 80059e2:	88fb      	ldrh	r3, [r7, #6]
 80059e4:	4013      	ands	r3, r2
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d006      	beq.n	80059f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80059ea:	4a05      	ldr	r2, [pc, #20]	; (8005a00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80059ec:	88fb      	ldrh	r3, [r7, #6]
 80059ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80059f0:	88fb      	ldrh	r3, [r7, #6]
 80059f2:	4618      	mov	r0, r3
 80059f4:	f7fd ff58 	bl	80038a8 <HAL_GPIO_EXTI_Callback>
  }
}
 80059f8:	bf00      	nop
 80059fa:	3708      	adds	r7, #8
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}
 8005a00:	40013c00 	.word	0x40013c00

08005a04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d101      	bne.n	8005a16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e11f      	b.n	8005c56 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a1c:	b2db      	uxtb	r3, r3
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d106      	bne.n	8005a30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f7fe fc60 	bl	80042f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2224      	movs	r2, #36	; 0x24
 8005a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f022 0201 	bic.w	r2, r2, #1
 8005a46:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005a66:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005a68:	f002 f826 	bl	8007ab8 <HAL_RCC_GetPCLK1Freq>
 8005a6c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	4a7b      	ldr	r2, [pc, #492]	; (8005c60 <HAL_I2C_Init+0x25c>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d807      	bhi.n	8005a88 <HAL_I2C_Init+0x84>
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	4a7a      	ldr	r2, [pc, #488]	; (8005c64 <HAL_I2C_Init+0x260>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	bf94      	ite	ls
 8005a80:	2301      	movls	r3, #1
 8005a82:	2300      	movhi	r3, #0
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	e006      	b.n	8005a96 <HAL_I2C_Init+0x92>
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	4a77      	ldr	r2, [pc, #476]	; (8005c68 <HAL_I2C_Init+0x264>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	bf94      	ite	ls
 8005a90:	2301      	movls	r3, #1
 8005a92:	2300      	movhi	r3, #0
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d001      	beq.n	8005a9e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e0db      	b.n	8005c56 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	4a72      	ldr	r2, [pc, #456]	; (8005c6c <HAL_I2C_Init+0x268>)
 8005aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa6:	0c9b      	lsrs	r3, r3, #18
 8005aa8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	68ba      	ldr	r2, [r7, #8]
 8005aba:	430a      	orrs	r2, r1
 8005abc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	6a1b      	ldr	r3, [r3, #32]
 8005ac4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	4a64      	ldr	r2, [pc, #400]	; (8005c60 <HAL_I2C_Init+0x25c>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d802      	bhi.n	8005ad8 <HAL_I2C_Init+0xd4>
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	3301      	adds	r3, #1
 8005ad6:	e009      	b.n	8005aec <HAL_I2C_Init+0xe8>
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005ade:	fb02 f303 	mul.w	r3, r2, r3
 8005ae2:	4a63      	ldr	r2, [pc, #396]	; (8005c70 <HAL_I2C_Init+0x26c>)
 8005ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae8:	099b      	lsrs	r3, r3, #6
 8005aea:	3301      	adds	r3, #1
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	6812      	ldr	r2, [r2, #0]
 8005af0:	430b      	orrs	r3, r1
 8005af2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	69db      	ldr	r3, [r3, #28]
 8005afa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005afe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	4956      	ldr	r1, [pc, #344]	; (8005c60 <HAL_I2C_Init+0x25c>)
 8005b08:	428b      	cmp	r3, r1
 8005b0a:	d80d      	bhi.n	8005b28 <HAL_I2C_Init+0x124>
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	1e59      	subs	r1, r3, #1
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	005b      	lsls	r3, r3, #1
 8005b16:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b1a:	3301      	adds	r3, #1
 8005b1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b20:	2b04      	cmp	r3, #4
 8005b22:	bf38      	it	cc
 8005b24:	2304      	movcc	r3, #4
 8005b26:	e04f      	b.n	8005bc8 <HAL_I2C_Init+0x1c4>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d111      	bne.n	8005b54 <HAL_I2C_Init+0x150>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	1e58      	subs	r0, r3, #1
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6859      	ldr	r1, [r3, #4]
 8005b38:	460b      	mov	r3, r1
 8005b3a:	005b      	lsls	r3, r3, #1
 8005b3c:	440b      	add	r3, r1
 8005b3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b42:	3301      	adds	r3, #1
 8005b44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	bf0c      	ite	eq
 8005b4c:	2301      	moveq	r3, #1
 8005b4e:	2300      	movne	r3, #0
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	e012      	b.n	8005b7a <HAL_I2C_Init+0x176>
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	1e58      	subs	r0, r3, #1
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6859      	ldr	r1, [r3, #4]
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	440b      	add	r3, r1
 8005b62:	0099      	lsls	r1, r3, #2
 8005b64:	440b      	add	r3, r1
 8005b66:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b6a:	3301      	adds	r3, #1
 8005b6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	bf0c      	ite	eq
 8005b74:	2301      	moveq	r3, #1
 8005b76:	2300      	movne	r3, #0
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d001      	beq.n	8005b82 <HAL_I2C_Init+0x17e>
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e022      	b.n	8005bc8 <HAL_I2C_Init+0x1c4>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d10e      	bne.n	8005ba8 <HAL_I2C_Init+0x1a4>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	1e58      	subs	r0, r3, #1
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6859      	ldr	r1, [r3, #4]
 8005b92:	460b      	mov	r3, r1
 8005b94:	005b      	lsls	r3, r3, #1
 8005b96:	440b      	add	r3, r1
 8005b98:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ba2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ba6:	e00f      	b.n	8005bc8 <HAL_I2C_Init+0x1c4>
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	1e58      	subs	r0, r3, #1
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6859      	ldr	r1, [r3, #4]
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	440b      	add	r3, r1
 8005bb6:	0099      	lsls	r1, r3, #2
 8005bb8:	440b      	add	r3, r1
 8005bba:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bc4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005bc8:	6879      	ldr	r1, [r7, #4]
 8005bca:	6809      	ldr	r1, [r1, #0]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	69da      	ldr	r2, [r3, #28]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a1b      	ldr	r3, [r3, #32]
 8005be2:	431a      	orrs	r2, r3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005bf6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	6911      	ldr	r1, [r2, #16]
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	68d2      	ldr	r2, [r2, #12]
 8005c02:	4311      	orrs	r1, r2
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	6812      	ldr	r2, [r2, #0]
 8005c08:	430b      	orrs	r3, r1
 8005c0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	695a      	ldr	r2, [r3, #20]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	431a      	orrs	r2, r3
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	430a      	orrs	r2, r1
 8005c26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f042 0201 	orr.w	r2, r2, #1
 8005c36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2220      	movs	r2, #32
 8005c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	000186a0 	.word	0x000186a0
 8005c64:	001e847f 	.word	0x001e847f
 8005c68:	003d08ff 	.word	0x003d08ff
 8005c6c:	431bde83 	.word	0x431bde83
 8005c70:	10624dd3 	.word	0x10624dd3

08005c74 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b088      	sub	sp, #32
 8005c78:	af02      	add	r7, sp, #8
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	607a      	str	r2, [r7, #4]
 8005c7e:	461a      	mov	r2, r3
 8005c80:	460b      	mov	r3, r1
 8005c82:	817b      	strh	r3, [r7, #10]
 8005c84:	4613      	mov	r3, r2
 8005c86:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005c88:	f7ff f85c 	bl	8004d44 <HAL_GetTick>
 8005c8c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	2b20      	cmp	r3, #32
 8005c98:	f040 80e0 	bne.w	8005e5c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	9300      	str	r3, [sp, #0]
 8005ca0:	2319      	movs	r3, #25
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	4970      	ldr	r1, [pc, #448]	; (8005e68 <HAL_I2C_Master_Transmit+0x1f4>)
 8005ca6:	68f8      	ldr	r0, [r7, #12]
 8005ca8:	f001 f8f0 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d001      	beq.n	8005cb6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	e0d3      	b.n	8005e5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d101      	bne.n	8005cc4 <HAL_I2C_Master_Transmit+0x50>
 8005cc0:	2302      	movs	r3, #2
 8005cc2:	e0cc      	b.n	8005e5e <HAL_I2C_Master_Transmit+0x1ea>
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 0301 	and.w	r3, r3, #1
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d007      	beq.n	8005cea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f042 0201 	orr.w	r2, r2, #1
 8005ce8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cf8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2221      	movs	r2, #33	; 0x21
 8005cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2210      	movs	r2, #16
 8005d06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	893a      	ldrh	r2, [r7, #8]
 8005d1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d20:	b29a      	uxth	r2, r3
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	4a50      	ldr	r2, [pc, #320]	; (8005e6c <HAL_I2C_Master_Transmit+0x1f8>)
 8005d2a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005d2c:	8979      	ldrh	r1, [r7, #10]
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	6a3a      	ldr	r2, [r7, #32]
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	f000 fde2 	bl	80068fc <I2C_MasterRequestWrite>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e08d      	b.n	8005e5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d42:	2300      	movs	r3, #0
 8005d44:	613b      	str	r3, [r7, #16]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	695b      	ldr	r3, [r3, #20]
 8005d4c:	613b      	str	r3, [r7, #16]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	699b      	ldr	r3, [r3, #24]
 8005d54:	613b      	str	r3, [r7, #16]
 8005d56:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005d58:	e066      	b.n	8005e28 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d5a:	697a      	ldr	r2, [r7, #20]
 8005d5c:	6a39      	ldr	r1, [r7, #32]
 8005d5e:	68f8      	ldr	r0, [r7, #12]
 8005d60:	f001 f96a 	bl	8007038 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d00d      	beq.n	8005d86 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d6e:	2b04      	cmp	r3, #4
 8005d70:	d107      	bne.n	8005d82 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e06b      	b.n	8005e5e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8a:	781a      	ldrb	r2, [r3, #0]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d96:	1c5a      	adds	r2, r3, #1
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	3b01      	subs	r3, #1
 8005da4:	b29a      	uxth	r2, r3
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dae:	3b01      	subs	r3, #1
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	695b      	ldr	r3, [r3, #20]
 8005dbc:	f003 0304 	and.w	r3, r3, #4
 8005dc0:	2b04      	cmp	r3, #4
 8005dc2:	d11b      	bne.n	8005dfc <HAL_I2C_Master_Transmit+0x188>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d017      	beq.n	8005dfc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd0:	781a      	ldrb	r2, [r3, #0]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ddc:	1c5a      	adds	r2, r3, #1
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	3b01      	subs	r3, #1
 8005dea:	b29a      	uxth	r2, r3
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005df4:	3b01      	subs	r3, #1
 8005df6:	b29a      	uxth	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dfc:	697a      	ldr	r2, [r7, #20]
 8005dfe:	6a39      	ldr	r1, [r7, #32]
 8005e00:	68f8      	ldr	r0, [r7, #12]
 8005e02:	f001 f95a 	bl	80070ba <I2C_WaitOnBTFFlagUntilTimeout>
 8005e06:	4603      	mov	r3, r0
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d00d      	beq.n	8005e28 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e10:	2b04      	cmp	r3, #4
 8005e12:	d107      	bne.n	8005e24 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e22:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e01a      	b.n	8005e5e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d194      	bne.n	8005d5a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2220      	movs	r2, #32
 8005e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	e000      	b.n	8005e5e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005e5c:	2302      	movs	r3, #2
  }
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3718      	adds	r7, #24
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	00100002 	.word	0x00100002
 8005e6c:	ffff0000 	.word	0xffff0000

08005e70 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b08c      	sub	sp, #48	; 0x30
 8005e74:	af02      	add	r7, sp, #8
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	607a      	str	r2, [r7, #4]
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	817b      	strh	r3, [r7, #10]
 8005e80:	4613      	mov	r3, r2
 8005e82:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005e84:	f7fe ff5e 	bl	8004d44 <HAL_GetTick>
 8005e88:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b20      	cmp	r3, #32
 8005e94:	f040 820b 	bne.w	80062ae <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	2319      	movs	r3, #25
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	497c      	ldr	r1, [pc, #496]	; (8006094 <HAL_I2C_Master_Receive+0x224>)
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	f000 fff2 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005eae:	2302      	movs	r3, #2
 8005eb0:	e1fe      	b.n	80062b0 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d101      	bne.n	8005ec0 <HAL_I2C_Master_Receive+0x50>
 8005ebc:	2302      	movs	r3, #2
 8005ebe:	e1f7      	b.n	80062b0 <HAL_I2C_Master_Receive+0x440>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f003 0301 	and.w	r3, r3, #1
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d007      	beq.n	8005ee6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f042 0201 	orr.w	r2, r2, #1
 8005ee4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ef4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2222      	movs	r2, #34	; 0x22
 8005efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2210      	movs	r2, #16
 8005f02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	893a      	ldrh	r2, [r7, #8]
 8005f16:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f1c:	b29a      	uxth	r2, r3
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	4a5c      	ldr	r2, [pc, #368]	; (8006098 <HAL_I2C_Master_Receive+0x228>)
 8005f26:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005f28:	8979      	ldrh	r1, [r7, #10]
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f000 fd66 	bl	8006a00 <I2C_MasterRequestRead>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d001      	beq.n	8005f3e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e1b8      	b.n	80062b0 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d113      	bne.n	8005f6e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f46:	2300      	movs	r3, #0
 8005f48:	623b      	str	r3, [r7, #32]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	695b      	ldr	r3, [r3, #20]
 8005f50:	623b      	str	r3, [r7, #32]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	699b      	ldr	r3, [r3, #24]
 8005f58:	623b      	str	r3, [r7, #32]
 8005f5a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f6a:	601a      	str	r2, [r3, #0]
 8005f6c:	e18c      	b.n	8006288 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d11b      	bne.n	8005fae <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f84:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f86:	2300      	movs	r3, #0
 8005f88:	61fb      	str	r3, [r7, #28]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	695b      	ldr	r3, [r3, #20]
 8005f90:	61fb      	str	r3, [r7, #28]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	699b      	ldr	r3, [r3, #24]
 8005f98:	61fb      	str	r3, [r7, #28]
 8005f9a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005faa:	601a      	str	r2, [r3, #0]
 8005fac:	e16c      	b.n	8006288 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d11b      	bne.n	8005fee <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fc4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005fd4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	61bb      	str	r3, [r7, #24]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	695b      	ldr	r3, [r3, #20]
 8005fe0:	61bb      	str	r3, [r7, #24]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	699b      	ldr	r3, [r3, #24]
 8005fe8:	61bb      	str	r3, [r7, #24]
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	e14c      	b.n	8006288 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ffc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ffe:	2300      	movs	r3, #0
 8006000:	617b      	str	r3, [r7, #20]
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	695b      	ldr	r3, [r3, #20]
 8006008:	617b      	str	r3, [r7, #20]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	699b      	ldr	r3, [r3, #24]
 8006010:	617b      	str	r3, [r7, #20]
 8006012:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006014:	e138      	b.n	8006288 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800601a:	2b03      	cmp	r3, #3
 800601c:	f200 80f1 	bhi.w	8006202 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006024:	2b01      	cmp	r3, #1
 8006026:	d123      	bne.n	8006070 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006028:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800602a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800602c:	68f8      	ldr	r0, [r7, #12]
 800602e:	f001 f885 	bl	800713c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	d001      	beq.n	800603c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e139      	b.n	80062b0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	691a      	ldr	r2, [r3, #16]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006046:	b2d2      	uxtb	r2, r2
 8006048:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604e:	1c5a      	adds	r2, r3, #1
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006058:	3b01      	subs	r3, #1
 800605a:	b29a      	uxth	r2, r3
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006064:	b29b      	uxth	r3, r3
 8006066:	3b01      	subs	r3, #1
 8006068:	b29a      	uxth	r2, r3
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800606e:	e10b      	b.n	8006288 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006074:	2b02      	cmp	r3, #2
 8006076:	d14e      	bne.n	8006116 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607a:	9300      	str	r3, [sp, #0]
 800607c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800607e:	2200      	movs	r2, #0
 8006080:	4906      	ldr	r1, [pc, #24]	; (800609c <HAL_I2C_Master_Receive+0x22c>)
 8006082:	68f8      	ldr	r0, [r7, #12]
 8006084:	f000 ff02 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d008      	beq.n	80060a0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e10e      	b.n	80062b0 <HAL_I2C_Master_Receive+0x440>
 8006092:	bf00      	nop
 8006094:	00100002 	.word	0x00100002
 8006098:	ffff0000 	.word	0xffff0000
 800609c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	691a      	ldr	r2, [r3, #16]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ba:	b2d2      	uxtb	r2, r2
 80060bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c2:	1c5a      	adds	r2, r3, #1
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060cc:	3b01      	subs	r3, #1
 80060ce:	b29a      	uxth	r2, r3
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060d8:	b29b      	uxth	r3, r3
 80060da:	3b01      	subs	r3, #1
 80060dc:	b29a      	uxth	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	691a      	ldr	r2, [r3, #16]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ec:	b2d2      	uxtb	r2, r2
 80060ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f4:	1c5a      	adds	r2, r3, #1
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060fe:	3b01      	subs	r3, #1
 8006100:	b29a      	uxth	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800610a:	b29b      	uxth	r3, r3
 800610c:	3b01      	subs	r3, #1
 800610e:	b29a      	uxth	r2, r3
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006114:	e0b8      	b.n	8006288 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006118:	9300      	str	r3, [sp, #0]
 800611a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800611c:	2200      	movs	r2, #0
 800611e:	4966      	ldr	r1, [pc, #408]	; (80062b8 <HAL_I2C_Master_Receive+0x448>)
 8006120:	68f8      	ldr	r0, [r7, #12]
 8006122:	f000 feb3 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 8006126:	4603      	mov	r3, r0
 8006128:	2b00      	cmp	r3, #0
 800612a:	d001      	beq.n	8006130 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e0bf      	b.n	80062b0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800613e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	691a      	ldr	r2, [r3, #16]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614a:	b2d2      	uxtb	r2, r2
 800614c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006152:	1c5a      	adds	r2, r3, #1
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800615c:	3b01      	subs	r3, #1
 800615e:	b29a      	uxth	r2, r3
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006168:	b29b      	uxth	r3, r3
 800616a:	3b01      	subs	r3, #1
 800616c:	b29a      	uxth	r2, r3
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006178:	2200      	movs	r2, #0
 800617a:	494f      	ldr	r1, [pc, #316]	; (80062b8 <HAL_I2C_Master_Receive+0x448>)
 800617c:	68f8      	ldr	r0, [r7, #12]
 800617e:	f000 fe85 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d001      	beq.n	800618c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e091      	b.n	80062b0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800619a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	691a      	ldr	r2, [r3, #16]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a6:	b2d2      	uxtb	r2, r2
 80061a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ae:	1c5a      	adds	r2, r3, #1
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061b8:	3b01      	subs	r3, #1
 80061ba:	b29a      	uxth	r2, r3
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	3b01      	subs	r3, #1
 80061c8:	b29a      	uxth	r2, r3
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	691a      	ldr	r2, [r3, #16]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d8:	b2d2      	uxtb	r2, r2
 80061da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e0:	1c5a      	adds	r2, r3, #1
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061ea:	3b01      	subs	r3, #1
 80061ec:	b29a      	uxth	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	3b01      	subs	r3, #1
 80061fa:	b29a      	uxth	r2, r3
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006200:	e042      	b.n	8006288 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006202:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006204:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006206:	68f8      	ldr	r0, [r7, #12]
 8006208:	f000 ff98 	bl	800713c <I2C_WaitOnRXNEFlagUntilTimeout>
 800620c:	4603      	mov	r3, r0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d001      	beq.n	8006216 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e04c      	b.n	80062b0 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	691a      	ldr	r2, [r3, #16]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006220:	b2d2      	uxtb	r2, r2
 8006222:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006228:	1c5a      	adds	r2, r3, #1
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006232:	3b01      	subs	r3, #1
 8006234:	b29a      	uxth	r2, r3
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800623e:	b29b      	uxth	r3, r3
 8006240:	3b01      	subs	r3, #1
 8006242:	b29a      	uxth	r2, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	695b      	ldr	r3, [r3, #20]
 800624e:	f003 0304 	and.w	r3, r3, #4
 8006252:	2b04      	cmp	r3, #4
 8006254:	d118      	bne.n	8006288 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	691a      	ldr	r2, [r3, #16]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006260:	b2d2      	uxtb	r2, r2
 8006262:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006268:	1c5a      	adds	r2, r3, #1
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006272:	3b01      	subs	r3, #1
 8006274:	b29a      	uxth	r2, r3
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800627e:	b29b      	uxth	r3, r3
 8006280:	3b01      	subs	r3, #1
 8006282:	b29a      	uxth	r2, r3
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800628c:	2b00      	cmp	r3, #0
 800628e:	f47f aec2 	bne.w	8006016 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2220      	movs	r2, #32
 8006296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80062aa:	2300      	movs	r3, #0
 80062ac:	e000      	b.n	80062b0 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80062ae:	2302      	movs	r3, #2
  }
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3728      	adds	r7, #40	; 0x28
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}
 80062b8:	00010004 	.word	0x00010004

080062bc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b088      	sub	sp, #32
 80062c0:	af02      	add	r7, sp, #8
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	4608      	mov	r0, r1
 80062c6:	4611      	mov	r1, r2
 80062c8:	461a      	mov	r2, r3
 80062ca:	4603      	mov	r3, r0
 80062cc:	817b      	strh	r3, [r7, #10]
 80062ce:	460b      	mov	r3, r1
 80062d0:	813b      	strh	r3, [r7, #8]
 80062d2:	4613      	mov	r3, r2
 80062d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80062d6:	f7fe fd35 	bl	8004d44 <HAL_GetTick>
 80062da:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	2b20      	cmp	r3, #32
 80062e6:	f040 80d9 	bne.w	800649c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	9300      	str	r3, [sp, #0]
 80062ee:	2319      	movs	r3, #25
 80062f0:	2201      	movs	r2, #1
 80062f2:	496d      	ldr	r1, [pc, #436]	; (80064a8 <HAL_I2C_Mem_Write+0x1ec>)
 80062f4:	68f8      	ldr	r0, [r7, #12]
 80062f6:	f000 fdc9 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d001      	beq.n	8006304 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006300:	2302      	movs	r3, #2
 8006302:	e0cc      	b.n	800649e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800630a:	2b01      	cmp	r3, #1
 800630c:	d101      	bne.n	8006312 <HAL_I2C_Mem_Write+0x56>
 800630e:	2302      	movs	r3, #2
 8006310:	e0c5      	b.n	800649e <HAL_I2C_Mem_Write+0x1e2>
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2201      	movs	r2, #1
 8006316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0301 	and.w	r3, r3, #1
 8006324:	2b01      	cmp	r3, #1
 8006326:	d007      	beq.n	8006338 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f042 0201 	orr.w	r2, r2, #1
 8006336:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006346:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2221      	movs	r2, #33	; 0x21
 800634c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2240      	movs	r2, #64	; 0x40
 8006354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2200      	movs	r2, #0
 800635c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6a3a      	ldr	r2, [r7, #32]
 8006362:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006368:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800636e:	b29a      	uxth	r2, r3
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	4a4d      	ldr	r2, [pc, #308]	; (80064ac <HAL_I2C_Mem_Write+0x1f0>)
 8006378:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800637a:	88f8      	ldrh	r0, [r7, #6]
 800637c:	893a      	ldrh	r2, [r7, #8]
 800637e:	8979      	ldrh	r1, [r7, #10]
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	9301      	str	r3, [sp, #4]
 8006384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006386:	9300      	str	r3, [sp, #0]
 8006388:	4603      	mov	r3, r0
 800638a:	68f8      	ldr	r0, [r7, #12]
 800638c:	f000 fc04 	bl	8006b98 <I2C_RequestMemoryWrite>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d052      	beq.n	800643c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e081      	b.n	800649e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800639e:	68f8      	ldr	r0, [r7, #12]
 80063a0:	f000 fe4a 	bl	8007038 <I2C_WaitOnTXEFlagUntilTimeout>
 80063a4:	4603      	mov	r3, r0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00d      	beq.n	80063c6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ae:	2b04      	cmp	r3, #4
 80063b0:	d107      	bne.n	80063c2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e06b      	b.n	800649e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ca:	781a      	ldrb	r2, [r3, #0]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d6:	1c5a      	adds	r2, r3, #1
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063e0:	3b01      	subs	r3, #1
 80063e2:	b29a      	uxth	r2, r3
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063ec:	b29b      	uxth	r3, r3
 80063ee:	3b01      	subs	r3, #1
 80063f0:	b29a      	uxth	r2, r3
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	695b      	ldr	r3, [r3, #20]
 80063fc:	f003 0304 	and.w	r3, r3, #4
 8006400:	2b04      	cmp	r3, #4
 8006402:	d11b      	bne.n	800643c <HAL_I2C_Mem_Write+0x180>
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006408:	2b00      	cmp	r3, #0
 800640a:	d017      	beq.n	800643c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006410:	781a      	ldrb	r2, [r3, #0]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800641c:	1c5a      	adds	r2, r3, #1
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006426:	3b01      	subs	r3, #1
 8006428:	b29a      	uxth	r2, r3
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006432:	b29b      	uxth	r3, r3
 8006434:	3b01      	subs	r3, #1
 8006436:	b29a      	uxth	r2, r3
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006440:	2b00      	cmp	r3, #0
 8006442:	d1aa      	bne.n	800639a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006444:	697a      	ldr	r2, [r7, #20]
 8006446:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f000 fe36 	bl	80070ba <I2C_WaitOnBTFFlagUntilTimeout>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d00d      	beq.n	8006470 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006458:	2b04      	cmp	r3, #4
 800645a:	d107      	bne.n	800646c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800646a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	e016      	b.n	800649e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800647e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2220      	movs	r2, #32
 8006484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006498:	2300      	movs	r3, #0
 800649a:	e000      	b.n	800649e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800649c:	2302      	movs	r3, #2
  }
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3718      	adds	r7, #24
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	00100002 	.word	0x00100002
 80064ac:	ffff0000 	.word	0xffff0000

080064b0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b08c      	sub	sp, #48	; 0x30
 80064b4:	af02      	add	r7, sp, #8
 80064b6:	60f8      	str	r0, [r7, #12]
 80064b8:	4608      	mov	r0, r1
 80064ba:	4611      	mov	r1, r2
 80064bc:	461a      	mov	r2, r3
 80064be:	4603      	mov	r3, r0
 80064c0:	817b      	strh	r3, [r7, #10]
 80064c2:	460b      	mov	r3, r1
 80064c4:	813b      	strh	r3, [r7, #8]
 80064c6:	4613      	mov	r3, r2
 80064c8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80064ca:	f7fe fc3b 	bl	8004d44 <HAL_GetTick>
 80064ce:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	2b20      	cmp	r3, #32
 80064da:	f040 8208 	bne.w	80068ee <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80064de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e0:	9300      	str	r3, [sp, #0]
 80064e2:	2319      	movs	r3, #25
 80064e4:	2201      	movs	r2, #1
 80064e6:	497b      	ldr	r1, [pc, #492]	; (80066d4 <HAL_I2C_Mem_Read+0x224>)
 80064e8:	68f8      	ldr	r0, [r7, #12]
 80064ea:	f000 fccf 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d001      	beq.n	80064f8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80064f4:	2302      	movs	r3, #2
 80064f6:	e1fb      	b.n	80068f0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d101      	bne.n	8006506 <HAL_I2C_Mem_Read+0x56>
 8006502:	2302      	movs	r3, #2
 8006504:	e1f4      	b.n	80068f0 <HAL_I2C_Mem_Read+0x440>
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2201      	movs	r2, #1
 800650a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f003 0301 	and.w	r3, r3, #1
 8006518:	2b01      	cmp	r3, #1
 800651a:	d007      	beq.n	800652c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f042 0201 	orr.w	r2, r2, #1
 800652a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800653a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2222      	movs	r2, #34	; 0x22
 8006540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2240      	movs	r2, #64	; 0x40
 8006548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006556:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800655c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006562:	b29a      	uxth	r2, r3
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	4a5b      	ldr	r2, [pc, #364]	; (80066d8 <HAL_I2C_Mem_Read+0x228>)
 800656c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800656e:	88f8      	ldrh	r0, [r7, #6]
 8006570:	893a      	ldrh	r2, [r7, #8]
 8006572:	8979      	ldrh	r1, [r7, #10]
 8006574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006576:	9301      	str	r3, [sp, #4]
 8006578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800657a:	9300      	str	r3, [sp, #0]
 800657c:	4603      	mov	r3, r0
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	f000 fb9e 	bl	8006cc0 <I2C_RequestMemoryRead>
 8006584:	4603      	mov	r3, r0
 8006586:	2b00      	cmp	r3, #0
 8006588:	d001      	beq.n	800658e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e1b0      	b.n	80068f0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006592:	2b00      	cmp	r3, #0
 8006594:	d113      	bne.n	80065be <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006596:	2300      	movs	r3, #0
 8006598:	623b      	str	r3, [r7, #32]
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	695b      	ldr	r3, [r3, #20]
 80065a0:	623b      	str	r3, [r7, #32]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	699b      	ldr	r3, [r3, #24]
 80065a8:	623b      	str	r3, [r7, #32]
 80065aa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065ba:	601a      	str	r2, [r3, #0]
 80065bc:	e184      	b.n	80068c8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d11b      	bne.n	80065fe <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065d6:	2300      	movs	r3, #0
 80065d8:	61fb      	str	r3, [r7, #28]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	695b      	ldr	r3, [r3, #20]
 80065e0:	61fb      	str	r3, [r7, #28]
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	699b      	ldr	r3, [r3, #24]
 80065e8:	61fb      	str	r3, [r7, #28]
 80065ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065fa:	601a      	str	r2, [r3, #0]
 80065fc:	e164      	b.n	80068c8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006602:	2b02      	cmp	r3, #2
 8006604:	d11b      	bne.n	800663e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006614:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681a      	ldr	r2, [r3, #0]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006624:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006626:	2300      	movs	r3, #0
 8006628:	61bb      	str	r3, [r7, #24]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	695b      	ldr	r3, [r3, #20]
 8006630:	61bb      	str	r3, [r7, #24]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	699b      	ldr	r3, [r3, #24]
 8006638:	61bb      	str	r3, [r7, #24]
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	e144      	b.n	80068c8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800663e:	2300      	movs	r3, #0
 8006640:	617b      	str	r3, [r7, #20]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	695b      	ldr	r3, [r3, #20]
 8006648:	617b      	str	r3, [r7, #20]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	699b      	ldr	r3, [r3, #24]
 8006650:	617b      	str	r3, [r7, #20]
 8006652:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006654:	e138      	b.n	80068c8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800665a:	2b03      	cmp	r3, #3
 800665c:	f200 80f1 	bhi.w	8006842 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006664:	2b01      	cmp	r3, #1
 8006666:	d123      	bne.n	80066b0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006668:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800666a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800666c:	68f8      	ldr	r0, [r7, #12]
 800666e:	f000 fd65 	bl	800713c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d001      	beq.n	800667c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e139      	b.n	80068f0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	691a      	ldr	r2, [r3, #16]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006686:	b2d2      	uxtb	r2, r2
 8006688:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668e:	1c5a      	adds	r2, r3, #1
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006698:	3b01      	subs	r3, #1
 800669a:	b29a      	uxth	r2, r3
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	3b01      	subs	r3, #1
 80066a8:	b29a      	uxth	r2, r3
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	855a      	strh	r2, [r3, #42]	; 0x2a
 80066ae:	e10b      	b.n	80068c8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066b4:	2b02      	cmp	r3, #2
 80066b6:	d14e      	bne.n	8006756 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80066b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ba:	9300      	str	r3, [sp, #0]
 80066bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066be:	2200      	movs	r2, #0
 80066c0:	4906      	ldr	r1, [pc, #24]	; (80066dc <HAL_I2C_Mem_Read+0x22c>)
 80066c2:	68f8      	ldr	r0, [r7, #12]
 80066c4:	f000 fbe2 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d008      	beq.n	80066e0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	e10e      	b.n	80068f0 <HAL_I2C_Mem_Read+0x440>
 80066d2:	bf00      	nop
 80066d4:	00100002 	.word	0x00100002
 80066d8:	ffff0000 	.word	0xffff0000
 80066dc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	691a      	ldr	r2, [r3, #16]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fa:	b2d2      	uxtb	r2, r2
 80066fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006702:	1c5a      	adds	r2, r3, #1
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800670c:	3b01      	subs	r3, #1
 800670e:	b29a      	uxth	r2, r3
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006718:	b29b      	uxth	r3, r3
 800671a:	3b01      	subs	r3, #1
 800671c:	b29a      	uxth	r2, r3
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	691a      	ldr	r2, [r3, #16]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672c:	b2d2      	uxtb	r2, r2
 800672e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006734:	1c5a      	adds	r2, r3, #1
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800673e:	3b01      	subs	r3, #1
 8006740:	b29a      	uxth	r2, r3
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800674a:	b29b      	uxth	r3, r3
 800674c:	3b01      	subs	r3, #1
 800674e:	b29a      	uxth	r2, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006754:	e0b8      	b.n	80068c8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006758:	9300      	str	r3, [sp, #0]
 800675a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800675c:	2200      	movs	r2, #0
 800675e:	4966      	ldr	r1, [pc, #408]	; (80068f8 <HAL_I2C_Mem_Read+0x448>)
 8006760:	68f8      	ldr	r0, [r7, #12]
 8006762:	f000 fb93 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d001      	beq.n	8006770 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e0bf      	b.n	80068f0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800677e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	691a      	ldr	r2, [r3, #16]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800678a:	b2d2      	uxtb	r2, r2
 800678c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006792:	1c5a      	adds	r2, r3, #1
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800679c:	3b01      	subs	r3, #1
 800679e:	b29a      	uxth	r2, r3
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	3b01      	subs	r3, #1
 80067ac:	b29a      	uxth	r2, r3
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80067b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067b8:	2200      	movs	r2, #0
 80067ba:	494f      	ldr	r1, [pc, #316]	; (80068f8 <HAL_I2C_Mem_Read+0x448>)
 80067bc:	68f8      	ldr	r0, [r7, #12]
 80067be:	f000 fb65 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 80067c2:	4603      	mov	r3, r0
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d001      	beq.n	80067cc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e091      	b.n	80068f0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	691a      	ldr	r2, [r3, #16]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e6:	b2d2      	uxtb	r2, r2
 80067e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ee:	1c5a      	adds	r2, r3, #1
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067f8:	3b01      	subs	r3, #1
 80067fa:	b29a      	uxth	r2, r3
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006804:	b29b      	uxth	r3, r3
 8006806:	3b01      	subs	r3, #1
 8006808:	b29a      	uxth	r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	691a      	ldr	r2, [r3, #16]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006818:	b2d2      	uxtb	r2, r2
 800681a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006820:	1c5a      	adds	r2, r3, #1
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800682a:	3b01      	subs	r3, #1
 800682c:	b29a      	uxth	r2, r3
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006836:	b29b      	uxth	r3, r3
 8006838:	3b01      	subs	r3, #1
 800683a:	b29a      	uxth	r2, r3
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006840:	e042      	b.n	80068c8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006844:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006846:	68f8      	ldr	r0, [r7, #12]
 8006848:	f000 fc78 	bl	800713c <I2C_WaitOnRXNEFlagUntilTimeout>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d001      	beq.n	8006856 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e04c      	b.n	80068f0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	691a      	ldr	r2, [r3, #16]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006860:	b2d2      	uxtb	r2, r2
 8006862:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006868:	1c5a      	adds	r2, r3, #1
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006872:	3b01      	subs	r3, #1
 8006874:	b29a      	uxth	r2, r3
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800687e:	b29b      	uxth	r3, r3
 8006880:	3b01      	subs	r3, #1
 8006882:	b29a      	uxth	r2, r3
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	695b      	ldr	r3, [r3, #20]
 800688e:	f003 0304 	and.w	r3, r3, #4
 8006892:	2b04      	cmp	r3, #4
 8006894:	d118      	bne.n	80068c8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	691a      	ldr	r2, [r3, #16]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a0:	b2d2      	uxtb	r2, r2
 80068a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a8:	1c5a      	adds	r2, r3, #1
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068b2:	3b01      	subs	r3, #1
 80068b4:	b29a      	uxth	r2, r3
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068be:	b29b      	uxth	r3, r3
 80068c0:	3b01      	subs	r3, #1
 80068c2:	b29a      	uxth	r2, r3
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f47f aec2 	bne.w	8006656 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2220      	movs	r2, #32
 80068d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2200      	movs	r2, #0
 80068e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80068ea:	2300      	movs	r3, #0
 80068ec:	e000      	b.n	80068f0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80068ee:	2302      	movs	r3, #2
  }
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3728      	adds	r7, #40	; 0x28
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	00010004 	.word	0x00010004

080068fc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b088      	sub	sp, #32
 8006900:	af02      	add	r7, sp, #8
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	607a      	str	r2, [r7, #4]
 8006906:	603b      	str	r3, [r7, #0]
 8006908:	460b      	mov	r3, r1
 800690a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006910:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	2b08      	cmp	r3, #8
 8006916:	d006      	beq.n	8006926 <I2C_MasterRequestWrite+0x2a>
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d003      	beq.n	8006926 <I2C_MasterRequestWrite+0x2a>
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006924:	d108      	bne.n	8006938 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006934:	601a      	str	r2, [r3, #0]
 8006936:	e00b      	b.n	8006950 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800693c:	2b12      	cmp	r3, #18
 800693e:	d107      	bne.n	8006950 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800694e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	9300      	str	r3, [sp, #0]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 fa95 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d00c      	beq.n	8006982 <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006972:	2b00      	cmp	r3, #0
 8006974:	d003      	beq.n	800697e <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f44f 7200 	mov.w	r2, #512	; 0x200
 800697c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e035      	b.n	80069ee <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800698a:	d108      	bne.n	800699e <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800698c:	897b      	ldrh	r3, [r7, #10]
 800698e:	b2db      	uxtb	r3, r3
 8006990:	461a      	mov	r2, r3
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800699a:	611a      	str	r2, [r3, #16]
 800699c:	e01b      	b.n	80069d6 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800699e:	897b      	ldrh	r3, [r7, #10]
 80069a0:	11db      	asrs	r3, r3, #7
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	f003 0306 	and.w	r3, r3, #6
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	f063 030f 	orn	r3, r3, #15
 80069ae:	b2da      	uxtb	r2, r3
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	490f      	ldr	r1, [pc, #60]	; (80069f8 <I2C_MasterRequestWrite+0xfc>)
 80069bc:	68f8      	ldr	r0, [r7, #12]
 80069be:	f000 fabc 	bl	8006f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80069c2:	4603      	mov	r3, r0
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d001      	beq.n	80069cc <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e010      	b.n	80069ee <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80069cc:	897b      	ldrh	r3, [r7, #10]
 80069ce:	b2da      	uxtb	r2, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	4908      	ldr	r1, [pc, #32]	; (80069fc <I2C_MasterRequestWrite+0x100>)
 80069dc:	68f8      	ldr	r0, [r7, #12]
 80069de:	f000 faac 	bl	8006f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80069e2:	4603      	mov	r3, r0
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d001      	beq.n	80069ec <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	e000      	b.n	80069ee <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 80069ec:	2300      	movs	r3, #0
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3718      	adds	r7, #24
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}
 80069f6:	bf00      	nop
 80069f8:	00010008 	.word	0x00010008
 80069fc:	00010002 	.word	0x00010002

08006a00 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b088      	sub	sp, #32
 8006a04:	af02      	add	r7, sp, #8
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	607a      	str	r2, [r7, #4]
 8006a0a:	603b      	str	r3, [r7, #0]
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a14:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006a24:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	2b08      	cmp	r3, #8
 8006a2a:	d006      	beq.n	8006a3a <I2C_MasterRequestRead+0x3a>
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d003      	beq.n	8006a3a <I2C_MasterRequestRead+0x3a>
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006a38:	d108      	bne.n	8006a4c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a48:	601a      	str	r2, [r3, #0]
 8006a4a:	e00b      	b.n	8006a64 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a50:	2b11      	cmp	r3, #17
 8006a52:	d107      	bne.n	8006a64 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a62:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	9300      	str	r3, [sp, #0]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006a70:	68f8      	ldr	r0, [r7, #12]
 8006a72:	f000 fa0b 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 8006a76:	4603      	mov	r3, r0
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d00c      	beq.n	8006a96 <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d003      	beq.n	8006a92 <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a90:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006a92:	2303      	movs	r3, #3
 8006a94:	e078      	b.n	8006b88 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a9e:	d108      	bne.n	8006ab2 <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006aa0:	897b      	ldrh	r3, [r7, #10]
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	f043 0301 	orr.w	r3, r3, #1
 8006aa8:	b2da      	uxtb	r2, r3
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	611a      	str	r2, [r3, #16]
 8006ab0:	e05e      	b.n	8006b70 <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006ab2:	897b      	ldrh	r3, [r7, #10]
 8006ab4:	11db      	asrs	r3, r3, #7
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	f003 0306 	and.w	r3, r3, #6
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	f063 030f 	orn	r3, r3, #15
 8006ac2:	b2da      	uxtb	r2, r3
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	4930      	ldr	r1, [pc, #192]	; (8006b90 <I2C_MasterRequestRead+0x190>)
 8006ad0:	68f8      	ldr	r0, [r7, #12]
 8006ad2:	f000 fa32 	bl	8006f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d001      	beq.n	8006ae0 <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e053      	b.n	8006b88 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006ae0:	897b      	ldrh	r3, [r7, #10]
 8006ae2:	b2da      	uxtb	r2, r3
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	4929      	ldr	r1, [pc, #164]	; (8006b94 <I2C_MasterRequestRead+0x194>)
 8006af0:	68f8      	ldr	r0, [r7, #12]
 8006af2:	f000 fa22 	bl	8006f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d001      	beq.n	8006b00 <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e043      	b.n	8006b88 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b00:	2300      	movs	r3, #0
 8006b02:	613b      	str	r3, [r7, #16]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	695b      	ldr	r3, [r3, #20]
 8006b0a:	613b      	str	r3, [r7, #16]
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	613b      	str	r3, [r7, #16]
 8006b14:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b24:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	9300      	str	r3, [sp, #0]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006b32:	68f8      	ldr	r0, [r7, #12]
 8006b34:	f000 f9aa 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d00c      	beq.n	8006b58 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d003      	beq.n	8006b54 <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b52:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006b54:	2303      	movs	r3, #3
 8006b56:	e017      	b.n	8006b88 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006b58:	897b      	ldrh	r3, [r7, #10]
 8006b5a:	11db      	asrs	r3, r3, #7
 8006b5c:	b2db      	uxtb	r3, r3
 8006b5e:	f003 0306 	and.w	r3, r3, #6
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	f063 030e 	orn	r3, r3, #14
 8006b68:	b2da      	uxtb	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	4907      	ldr	r1, [pc, #28]	; (8006b94 <I2C_MasterRequestRead+0x194>)
 8006b76:	68f8      	ldr	r0, [r7, #12]
 8006b78:	f000 f9df 	bl	8006f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d001      	beq.n	8006b86 <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	e000      	b.n	8006b88 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3718      	adds	r7, #24
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}
 8006b90:	00010008 	.word	0x00010008
 8006b94:	00010002 	.word	0x00010002

08006b98 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b088      	sub	sp, #32
 8006b9c:	af02      	add	r7, sp, #8
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	4608      	mov	r0, r1
 8006ba2:	4611      	mov	r1, r2
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	817b      	strh	r3, [r7, #10]
 8006baa:	460b      	mov	r3, r1
 8006bac:	813b      	strh	r3, [r7, #8]
 8006bae:	4613      	mov	r3, r2
 8006bb0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006bc0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc4:	9300      	str	r3, [sp, #0]
 8006bc6:	6a3b      	ldr	r3, [r7, #32]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006bce:	68f8      	ldr	r0, [r7, #12]
 8006bd0:	f000 f95c 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d00c      	beq.n	8006bf4 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d003      	beq.n	8006bf0 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006bee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006bf0:	2303      	movs	r3, #3
 8006bf2:	e05f      	b.n	8006cb4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006bf4:	897b      	ldrh	r3, [r7, #10]
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006c02:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c06:	6a3a      	ldr	r2, [r7, #32]
 8006c08:	492c      	ldr	r1, [pc, #176]	; (8006cbc <I2C_RequestMemoryWrite+0x124>)
 8006c0a:	68f8      	ldr	r0, [r7, #12]
 8006c0c:	f000 f995 	bl	8006f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c10:	4603      	mov	r3, r0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d001      	beq.n	8006c1a <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	e04c      	b.n	8006cb4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	617b      	str	r3, [r7, #20]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	695b      	ldr	r3, [r3, #20]
 8006c24:	617b      	str	r3, [r7, #20]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	699b      	ldr	r3, [r3, #24]
 8006c2c:	617b      	str	r3, [r7, #20]
 8006c2e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c32:	6a39      	ldr	r1, [r7, #32]
 8006c34:	68f8      	ldr	r0, [r7, #12]
 8006c36:	f000 f9ff 	bl	8007038 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d00d      	beq.n	8006c5c <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c44:	2b04      	cmp	r3, #4
 8006c46:	d107      	bne.n	8006c58 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c56:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e02b      	b.n	8006cb4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c5c:	88fb      	ldrh	r3, [r7, #6]
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d105      	bne.n	8006c6e <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c62:	893b      	ldrh	r3, [r7, #8]
 8006c64:	b2da      	uxtb	r2, r3
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	611a      	str	r2, [r3, #16]
 8006c6c:	e021      	b.n	8006cb2 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c6e:	893b      	ldrh	r3, [r7, #8]
 8006c70:	0a1b      	lsrs	r3, r3, #8
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	b2da      	uxtb	r2, r3
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c7e:	6a39      	ldr	r1, [r7, #32]
 8006c80:	68f8      	ldr	r0, [r7, #12]
 8006c82:	f000 f9d9 	bl	8007038 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c86:	4603      	mov	r3, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00d      	beq.n	8006ca8 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c90:	2b04      	cmp	r3, #4
 8006c92:	d107      	bne.n	8006ca4 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ca2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	e005      	b.n	8006cb4 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ca8:	893b      	ldrh	r3, [r7, #8]
 8006caa:	b2da      	uxtb	r2, r3
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006cb2:	2300      	movs	r3, #0
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3718      	adds	r7, #24
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}
 8006cbc:	00010002 	.word	0x00010002

08006cc0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b088      	sub	sp, #32
 8006cc4:	af02      	add	r7, sp, #8
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	4608      	mov	r0, r1
 8006cca:	4611      	mov	r1, r2
 8006ccc:	461a      	mov	r2, r3
 8006cce:	4603      	mov	r3, r0
 8006cd0:	817b      	strh	r3, [r7, #10]
 8006cd2:	460b      	mov	r3, r1
 8006cd4:	813b      	strh	r3, [r7, #8]
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ce8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cf8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cfc:	9300      	str	r3, [sp, #0]
 8006cfe:	6a3b      	ldr	r3, [r7, #32]
 8006d00:	2200      	movs	r2, #0
 8006d02:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d06:	68f8      	ldr	r0, [r7, #12]
 8006d08:	f000 f8c0 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00c      	beq.n	8006d2c <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d003      	beq.n	8006d28 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d26:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e0a9      	b.n	8006e80 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d2c:	897b      	ldrh	r3, [r7, #10]
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	461a      	mov	r2, r3
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006d3a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3e:	6a3a      	ldr	r2, [r7, #32]
 8006d40:	4951      	ldr	r1, [pc, #324]	; (8006e88 <I2C_RequestMemoryRead+0x1c8>)
 8006d42:	68f8      	ldr	r0, [r7, #12]
 8006d44:	f000 f8f9 	bl	8006f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d001      	beq.n	8006d52 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e096      	b.n	8006e80 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d52:	2300      	movs	r3, #0
 8006d54:	617b      	str	r3, [r7, #20]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	695b      	ldr	r3, [r3, #20]
 8006d5c:	617b      	str	r3, [r7, #20]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	699b      	ldr	r3, [r3, #24]
 8006d64:	617b      	str	r3, [r7, #20]
 8006d66:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d6a:	6a39      	ldr	r1, [r7, #32]
 8006d6c:	68f8      	ldr	r0, [r7, #12]
 8006d6e:	f000 f963 	bl	8007038 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d72:	4603      	mov	r3, r0
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00d      	beq.n	8006d94 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d7c:	2b04      	cmp	r3, #4
 8006d7e:	d107      	bne.n	8006d90 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d8e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d90:	2301      	movs	r3, #1
 8006d92:	e075      	b.n	8006e80 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d94:	88fb      	ldrh	r3, [r7, #6]
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	d105      	bne.n	8006da6 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d9a:	893b      	ldrh	r3, [r7, #8]
 8006d9c:	b2da      	uxtb	r2, r3
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	611a      	str	r2, [r3, #16]
 8006da4:	e021      	b.n	8006dea <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006da6:	893b      	ldrh	r3, [r7, #8]
 8006da8:	0a1b      	lsrs	r3, r3, #8
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	b2da      	uxtb	r2, r3
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006db4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006db6:	6a39      	ldr	r1, [r7, #32]
 8006db8:	68f8      	ldr	r0, [r7, #12]
 8006dba:	f000 f93d 	bl	8007038 <I2C_WaitOnTXEFlagUntilTimeout>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d00d      	beq.n	8006de0 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc8:	2b04      	cmp	r3, #4
 8006dca:	d107      	bne.n	8006ddc <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dda:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	e04f      	b.n	8006e80 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006de0:	893b      	ldrh	r3, [r7, #8]
 8006de2:	b2da      	uxtb	r2, r3
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006dea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dec:	6a39      	ldr	r1, [r7, #32]
 8006dee:	68f8      	ldr	r0, [r7, #12]
 8006df0:	f000 f922 	bl	8007038 <I2C_WaitOnTXEFlagUntilTimeout>
 8006df4:	4603      	mov	r3, r0
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d00d      	beq.n	8006e16 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dfe:	2b04      	cmp	r3, #4
 8006e00:	d107      	bne.n	8006e12 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e10:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	e034      	b.n	8006e80 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e24:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	6a3b      	ldr	r3, [r7, #32]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e32:	68f8      	ldr	r0, [r7, #12]
 8006e34:	f000 f82a 	bl	8006e8c <I2C_WaitOnFlagUntilTimeout>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d00c      	beq.n	8006e58 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d003      	beq.n	8006e54 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e52:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e54:	2303      	movs	r3, #3
 8006e56:	e013      	b.n	8006e80 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006e58:	897b      	ldrh	r3, [r7, #10]
 8006e5a:	b2db      	uxtb	r3, r3
 8006e5c:	f043 0301 	orr.w	r3, r3, #1
 8006e60:	b2da      	uxtb	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6a:	6a3a      	ldr	r2, [r7, #32]
 8006e6c:	4906      	ldr	r1, [pc, #24]	; (8006e88 <I2C_RequestMemoryRead+0x1c8>)
 8006e6e:	68f8      	ldr	r0, [r7, #12]
 8006e70:	f000 f863 	bl	8006f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d001      	beq.n	8006e7e <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e000      	b.n	8006e80 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8006e7e:	2300      	movs	r3, #0
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3718      	adds	r7, #24
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}
 8006e88:	00010002 	.word	0x00010002

08006e8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	60f8      	str	r0, [r7, #12]
 8006e94:	60b9      	str	r1, [r7, #8]
 8006e96:	603b      	str	r3, [r7, #0]
 8006e98:	4613      	mov	r3, r2
 8006e9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e9c:	e025      	b.n	8006eea <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ea4:	d021      	beq.n	8006eea <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ea6:	f7fd ff4d 	bl	8004d44 <HAL_GetTick>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	69bb      	ldr	r3, [r7, #24]
 8006eae:	1ad3      	subs	r3, r2, r3
 8006eb0:	683a      	ldr	r2, [r7, #0]
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	d302      	bcc.n	8006ebc <I2C_WaitOnFlagUntilTimeout+0x30>
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d116      	bne.n	8006eea <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2220      	movs	r2, #32
 8006ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ed6:	f043 0220 	orr.w	r2, r3, #32
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e023      	b.n	8006f32 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	0c1b      	lsrs	r3, r3, #16
 8006eee:	b2db      	uxtb	r3, r3
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d10d      	bne.n	8006f10 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	695b      	ldr	r3, [r3, #20]
 8006efa:	43da      	mvns	r2, r3
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	4013      	ands	r3, r2
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	bf0c      	ite	eq
 8006f06:	2301      	moveq	r3, #1
 8006f08:	2300      	movne	r3, #0
 8006f0a:	b2db      	uxtb	r3, r3
 8006f0c:	461a      	mov	r2, r3
 8006f0e:	e00c      	b.n	8006f2a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	699b      	ldr	r3, [r3, #24]
 8006f16:	43da      	mvns	r2, r3
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	bf0c      	ite	eq
 8006f22:	2301      	moveq	r3, #1
 8006f24:	2300      	movne	r3, #0
 8006f26:	b2db      	uxtb	r3, r3
 8006f28:	461a      	mov	r2, r3
 8006f2a:	79fb      	ldrb	r3, [r7, #7]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d0b6      	beq.n	8006e9e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006f30:	2300      	movs	r3, #0
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3710      	adds	r7, #16
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}

08006f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006f3a:	b580      	push	{r7, lr}
 8006f3c:	b084      	sub	sp, #16
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	60f8      	str	r0, [r7, #12]
 8006f42:	60b9      	str	r1, [r7, #8]
 8006f44:	607a      	str	r2, [r7, #4]
 8006f46:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f48:	e051      	b.n	8006fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	695b      	ldr	r3, [r3, #20]
 8006f50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f58:	d123      	bne.n	8006fa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f68:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006f72:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2220      	movs	r2, #32
 8006f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2200      	movs	r2, #0
 8006f86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f8e:	f043 0204 	orr.w	r2, r3, #4
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e046      	b.n	8007030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fa8:	d021      	beq.n	8006fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006faa:	f7fd fecb 	bl	8004d44 <HAL_GetTick>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	1ad3      	subs	r3, r2, r3
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d302      	bcc.n	8006fc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d116      	bne.n	8006fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2220      	movs	r2, #32
 8006fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fda:	f043 0220 	orr.w	r2, r3, #32
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e020      	b.n	8007030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	0c1b      	lsrs	r3, r3, #16
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d10c      	bne.n	8007012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	695b      	ldr	r3, [r3, #20]
 8006ffe:	43da      	mvns	r2, r3
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	4013      	ands	r3, r2
 8007004:	b29b      	uxth	r3, r3
 8007006:	2b00      	cmp	r3, #0
 8007008:	bf14      	ite	ne
 800700a:	2301      	movne	r3, #1
 800700c:	2300      	moveq	r3, #0
 800700e:	b2db      	uxtb	r3, r3
 8007010:	e00b      	b.n	800702a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	699b      	ldr	r3, [r3, #24]
 8007018:	43da      	mvns	r2, r3
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	4013      	ands	r3, r2
 800701e:	b29b      	uxth	r3, r3
 8007020:	2b00      	cmp	r3, #0
 8007022:	bf14      	ite	ne
 8007024:	2301      	movne	r3, #1
 8007026:	2300      	moveq	r3, #0
 8007028:	b2db      	uxtb	r3, r3
 800702a:	2b00      	cmp	r3, #0
 800702c:	d18d      	bne.n	8006f4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800702e:	2300      	movs	r3, #0
}
 8007030:	4618      	mov	r0, r3
 8007032:	3710      	adds	r7, #16
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	60f8      	str	r0, [r7, #12]
 8007040:	60b9      	str	r1, [r7, #8]
 8007042:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007044:	e02d      	b.n	80070a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f000 f8ce 	bl	80071e8 <I2C_IsAcknowledgeFailed>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d001      	beq.n	8007056 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e02d      	b.n	80070b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800705c:	d021      	beq.n	80070a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800705e:	f7fd fe71 	bl	8004d44 <HAL_GetTick>
 8007062:	4602      	mov	r2, r0
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	1ad3      	subs	r3, r2, r3
 8007068:	68ba      	ldr	r2, [r7, #8]
 800706a:	429a      	cmp	r2, r3
 800706c:	d302      	bcc.n	8007074 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d116      	bne.n	80070a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2200      	movs	r2, #0
 8007078:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2220      	movs	r2, #32
 800707e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2200      	movs	r2, #0
 8007086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800708e:	f043 0220 	orr.w	r2, r3, #32
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2200      	movs	r2, #0
 800709a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e007      	b.n	80070b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	695b      	ldr	r3, [r3, #20]
 80070a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070ac:	2b80      	cmp	r3, #128	; 0x80
 80070ae:	d1ca      	bne.n	8007046 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80070b0:	2300      	movs	r3, #0
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3710      	adds	r7, #16
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}

080070ba <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070ba:	b580      	push	{r7, lr}
 80070bc:	b084      	sub	sp, #16
 80070be:	af00      	add	r7, sp, #0
 80070c0:	60f8      	str	r0, [r7, #12]
 80070c2:	60b9      	str	r1, [r7, #8]
 80070c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80070c6:	e02d      	b.n	8007124 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80070c8:	68f8      	ldr	r0, [r7, #12]
 80070ca:	f000 f88d 	bl	80071e8 <I2C_IsAcknowledgeFailed>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d001      	beq.n	80070d8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e02d      	b.n	8007134 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070de:	d021      	beq.n	8007124 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070e0:	f7fd fe30 	bl	8004d44 <HAL_GetTick>
 80070e4:	4602      	mov	r2, r0
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	1ad3      	subs	r3, r2, r3
 80070ea:	68ba      	ldr	r2, [r7, #8]
 80070ec:	429a      	cmp	r2, r3
 80070ee:	d302      	bcc.n	80070f6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d116      	bne.n	8007124 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2200      	movs	r2, #0
 80070fa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2220      	movs	r2, #32
 8007100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2200      	movs	r2, #0
 8007108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007110:	f043 0220 	orr.w	r2, r3, #32
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2200      	movs	r2, #0
 800711c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	e007      	b.n	8007134 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	695b      	ldr	r3, [r3, #20]
 800712a:	f003 0304 	and.w	r3, r3, #4
 800712e:	2b04      	cmp	r3, #4
 8007130:	d1ca      	bne.n	80070c8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007132:	2300      	movs	r3, #0
}
 8007134:	4618      	mov	r0, r3
 8007136:	3710      	adds	r7, #16
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}

0800713c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b084      	sub	sp, #16
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007148:	e042      	b.n	80071d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	695b      	ldr	r3, [r3, #20]
 8007150:	f003 0310 	and.w	r3, r3, #16
 8007154:	2b10      	cmp	r3, #16
 8007156:	d119      	bne.n	800718c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f06f 0210 	mvn.w	r2, #16
 8007160:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2200      	movs	r2, #0
 8007166:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2220      	movs	r2, #32
 800716c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2200      	movs	r2, #0
 8007174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2200      	movs	r2, #0
 8007184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	e029      	b.n	80071e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800718c:	f7fd fdda 	bl	8004d44 <HAL_GetTick>
 8007190:	4602      	mov	r2, r0
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	1ad3      	subs	r3, r2, r3
 8007196:	68ba      	ldr	r2, [r7, #8]
 8007198:	429a      	cmp	r2, r3
 800719a:	d302      	bcc.n	80071a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d116      	bne.n	80071d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2200      	movs	r2, #0
 80071a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2220      	movs	r2, #32
 80071ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2200      	movs	r2, #0
 80071b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071bc:	f043 0220 	orr.w	r2, r3, #32
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2200      	movs	r2, #0
 80071c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80071cc:	2301      	movs	r3, #1
 80071ce:	e007      	b.n	80071e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071da:	2b40      	cmp	r3, #64	; 0x40
 80071dc:	d1b5      	bne.n	800714a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3710      	adds	r7, #16
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}

080071e8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	695b      	ldr	r3, [r3, #20]
 80071f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071fe:	d11b      	bne.n	8007238 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007208:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2220      	movs	r2, #32
 8007214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007224:	f043 0204 	orr.w	r2, r3, #4
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	e000      	b.n	800723a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007238:	2300      	movs	r3, #0
}
 800723a:	4618      	mov	r0, r3
 800723c:	370c      	adds	r7, #12
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr
	...

08007248 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b086      	sub	sp, #24
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d101      	bne.n	800725a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	e25b      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 0301 	and.w	r3, r3, #1
 8007262:	2b00      	cmp	r3, #0
 8007264:	d075      	beq.n	8007352 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007266:	4ba3      	ldr	r3, [pc, #652]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 8007268:	689b      	ldr	r3, [r3, #8]
 800726a:	f003 030c 	and.w	r3, r3, #12
 800726e:	2b04      	cmp	r3, #4
 8007270:	d00c      	beq.n	800728c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007272:	4ba0      	ldr	r3, [pc, #640]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800727a:	2b08      	cmp	r3, #8
 800727c:	d112      	bne.n	80072a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800727e:	4b9d      	ldr	r3, [pc, #628]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007286:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800728a:	d10b      	bne.n	80072a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800728c:	4b99      	ldr	r3, [pc, #612]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007294:	2b00      	cmp	r3, #0
 8007296:	d05b      	beq.n	8007350 <HAL_RCC_OscConfig+0x108>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d157      	bne.n	8007350 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	e236      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072ac:	d106      	bne.n	80072bc <HAL_RCC_OscConfig+0x74>
 80072ae:	4b91      	ldr	r3, [pc, #580]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a90      	ldr	r2, [pc, #576]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80072b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072b8:	6013      	str	r3, [r2, #0]
 80072ba:	e01d      	b.n	80072f8 <HAL_RCC_OscConfig+0xb0>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80072c4:	d10c      	bne.n	80072e0 <HAL_RCC_OscConfig+0x98>
 80072c6:	4b8b      	ldr	r3, [pc, #556]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a8a      	ldr	r2, [pc, #552]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80072cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80072d0:	6013      	str	r3, [r2, #0]
 80072d2:	4b88      	ldr	r3, [pc, #544]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a87      	ldr	r2, [pc, #540]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80072d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072dc:	6013      	str	r3, [r2, #0]
 80072de:	e00b      	b.n	80072f8 <HAL_RCC_OscConfig+0xb0>
 80072e0:	4b84      	ldr	r3, [pc, #528]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a83      	ldr	r2, [pc, #524]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80072e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072ea:	6013      	str	r3, [r2, #0]
 80072ec:	4b81      	ldr	r3, [pc, #516]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a80      	ldr	r2, [pc, #512]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80072f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80072f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d013      	beq.n	8007328 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007300:	f7fd fd20 	bl	8004d44 <HAL_GetTick>
 8007304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007306:	e008      	b.n	800731a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007308:	f7fd fd1c 	bl	8004d44 <HAL_GetTick>
 800730c:	4602      	mov	r2, r0
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	1ad3      	subs	r3, r2, r3
 8007312:	2b64      	cmp	r3, #100	; 0x64
 8007314:	d901      	bls.n	800731a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007316:	2303      	movs	r3, #3
 8007318:	e1fb      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800731a:	4b76      	ldr	r3, [pc, #472]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007322:	2b00      	cmp	r3, #0
 8007324:	d0f0      	beq.n	8007308 <HAL_RCC_OscConfig+0xc0>
 8007326:	e014      	b.n	8007352 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007328:	f7fd fd0c 	bl	8004d44 <HAL_GetTick>
 800732c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800732e:	e008      	b.n	8007342 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007330:	f7fd fd08 	bl	8004d44 <HAL_GetTick>
 8007334:	4602      	mov	r2, r0
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	1ad3      	subs	r3, r2, r3
 800733a:	2b64      	cmp	r3, #100	; 0x64
 800733c:	d901      	bls.n	8007342 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800733e:	2303      	movs	r3, #3
 8007340:	e1e7      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007342:	4b6c      	ldr	r3, [pc, #432]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1f0      	bne.n	8007330 <HAL_RCC_OscConfig+0xe8>
 800734e:	e000      	b.n	8007352 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007350:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f003 0302 	and.w	r3, r3, #2
 800735a:	2b00      	cmp	r3, #0
 800735c:	d063      	beq.n	8007426 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800735e:	4b65      	ldr	r3, [pc, #404]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	f003 030c 	and.w	r3, r3, #12
 8007366:	2b00      	cmp	r3, #0
 8007368:	d00b      	beq.n	8007382 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800736a:	4b62      	ldr	r3, [pc, #392]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007372:	2b08      	cmp	r3, #8
 8007374:	d11c      	bne.n	80073b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007376:	4b5f      	ldr	r3, [pc, #380]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800737e:	2b00      	cmp	r3, #0
 8007380:	d116      	bne.n	80073b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007382:	4b5c      	ldr	r3, [pc, #368]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f003 0302 	and.w	r3, r3, #2
 800738a:	2b00      	cmp	r3, #0
 800738c:	d005      	beq.n	800739a <HAL_RCC_OscConfig+0x152>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	2b01      	cmp	r3, #1
 8007394:	d001      	beq.n	800739a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007396:	2301      	movs	r3, #1
 8007398:	e1bb      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800739a:	4b56      	ldr	r3, [pc, #344]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	691b      	ldr	r3, [r3, #16]
 80073a6:	00db      	lsls	r3, r3, #3
 80073a8:	4952      	ldr	r1, [pc, #328]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80073aa:	4313      	orrs	r3, r2
 80073ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073ae:	e03a      	b.n	8007426 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d020      	beq.n	80073fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073b8:	4b4f      	ldr	r3, [pc, #316]	; (80074f8 <HAL_RCC_OscConfig+0x2b0>)
 80073ba:	2201      	movs	r2, #1
 80073bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073be:	f7fd fcc1 	bl	8004d44 <HAL_GetTick>
 80073c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073c4:	e008      	b.n	80073d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80073c6:	f7fd fcbd 	bl	8004d44 <HAL_GetTick>
 80073ca:	4602      	mov	r2, r0
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	1ad3      	subs	r3, r2, r3
 80073d0:	2b02      	cmp	r3, #2
 80073d2:	d901      	bls.n	80073d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80073d4:	2303      	movs	r3, #3
 80073d6:	e19c      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073d8:	4b46      	ldr	r3, [pc, #280]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f003 0302 	and.w	r3, r3, #2
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d0f0      	beq.n	80073c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073e4:	4b43      	ldr	r3, [pc, #268]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	691b      	ldr	r3, [r3, #16]
 80073f0:	00db      	lsls	r3, r3, #3
 80073f2:	4940      	ldr	r1, [pc, #256]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80073f4:	4313      	orrs	r3, r2
 80073f6:	600b      	str	r3, [r1, #0]
 80073f8:	e015      	b.n	8007426 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80073fa:	4b3f      	ldr	r3, [pc, #252]	; (80074f8 <HAL_RCC_OscConfig+0x2b0>)
 80073fc:	2200      	movs	r2, #0
 80073fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007400:	f7fd fca0 	bl	8004d44 <HAL_GetTick>
 8007404:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007406:	e008      	b.n	800741a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007408:	f7fd fc9c 	bl	8004d44 <HAL_GetTick>
 800740c:	4602      	mov	r2, r0
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	1ad3      	subs	r3, r2, r3
 8007412:	2b02      	cmp	r3, #2
 8007414:	d901      	bls.n	800741a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007416:	2303      	movs	r3, #3
 8007418:	e17b      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800741a:	4b36      	ldr	r3, [pc, #216]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f003 0302 	and.w	r3, r3, #2
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1f0      	bne.n	8007408 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0308 	and.w	r3, r3, #8
 800742e:	2b00      	cmp	r3, #0
 8007430:	d030      	beq.n	8007494 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d016      	beq.n	8007468 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800743a:	4b30      	ldr	r3, [pc, #192]	; (80074fc <HAL_RCC_OscConfig+0x2b4>)
 800743c:	2201      	movs	r2, #1
 800743e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007440:	f7fd fc80 	bl	8004d44 <HAL_GetTick>
 8007444:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007446:	e008      	b.n	800745a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007448:	f7fd fc7c 	bl	8004d44 <HAL_GetTick>
 800744c:	4602      	mov	r2, r0
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	1ad3      	subs	r3, r2, r3
 8007452:	2b02      	cmp	r3, #2
 8007454:	d901      	bls.n	800745a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007456:	2303      	movs	r3, #3
 8007458:	e15b      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800745a:	4b26      	ldr	r3, [pc, #152]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 800745c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800745e:	f003 0302 	and.w	r3, r3, #2
 8007462:	2b00      	cmp	r3, #0
 8007464:	d0f0      	beq.n	8007448 <HAL_RCC_OscConfig+0x200>
 8007466:	e015      	b.n	8007494 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007468:	4b24      	ldr	r3, [pc, #144]	; (80074fc <HAL_RCC_OscConfig+0x2b4>)
 800746a:	2200      	movs	r2, #0
 800746c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800746e:	f7fd fc69 	bl	8004d44 <HAL_GetTick>
 8007472:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007474:	e008      	b.n	8007488 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007476:	f7fd fc65 	bl	8004d44 <HAL_GetTick>
 800747a:	4602      	mov	r2, r0
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	1ad3      	subs	r3, r2, r3
 8007480:	2b02      	cmp	r3, #2
 8007482:	d901      	bls.n	8007488 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007484:	2303      	movs	r3, #3
 8007486:	e144      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007488:	4b1a      	ldr	r3, [pc, #104]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 800748a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800748c:	f003 0302 	and.w	r3, r3, #2
 8007490:	2b00      	cmp	r3, #0
 8007492:	d1f0      	bne.n	8007476 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0304 	and.w	r3, r3, #4
 800749c:	2b00      	cmp	r3, #0
 800749e:	f000 80a0 	beq.w	80075e2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074a2:	2300      	movs	r3, #0
 80074a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074a6:	4b13      	ldr	r3, [pc, #76]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80074a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d10f      	bne.n	80074d2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074b2:	2300      	movs	r3, #0
 80074b4:	60bb      	str	r3, [r7, #8]
 80074b6:	4b0f      	ldr	r3, [pc, #60]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80074b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ba:	4a0e      	ldr	r2, [pc, #56]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80074bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074c0:	6413      	str	r3, [r2, #64]	; 0x40
 80074c2:	4b0c      	ldr	r3, [pc, #48]	; (80074f4 <HAL_RCC_OscConfig+0x2ac>)
 80074c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074ca:	60bb      	str	r3, [r7, #8]
 80074cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074ce:	2301      	movs	r3, #1
 80074d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074d2:	4b0b      	ldr	r3, [pc, #44]	; (8007500 <HAL_RCC_OscConfig+0x2b8>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d121      	bne.n	8007522 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80074de:	4b08      	ldr	r3, [pc, #32]	; (8007500 <HAL_RCC_OscConfig+0x2b8>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4a07      	ldr	r2, [pc, #28]	; (8007500 <HAL_RCC_OscConfig+0x2b8>)
 80074e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074ea:	f7fd fc2b 	bl	8004d44 <HAL_GetTick>
 80074ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074f0:	e011      	b.n	8007516 <HAL_RCC_OscConfig+0x2ce>
 80074f2:	bf00      	nop
 80074f4:	40023800 	.word	0x40023800
 80074f8:	42470000 	.word	0x42470000
 80074fc:	42470e80 	.word	0x42470e80
 8007500:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007504:	f7fd fc1e 	bl	8004d44 <HAL_GetTick>
 8007508:	4602      	mov	r2, r0
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	1ad3      	subs	r3, r2, r3
 800750e:	2b02      	cmp	r3, #2
 8007510:	d901      	bls.n	8007516 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007512:	2303      	movs	r3, #3
 8007514:	e0fd      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007516:	4b81      	ldr	r3, [pc, #516]	; (800771c <HAL_RCC_OscConfig+0x4d4>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800751e:	2b00      	cmp	r3, #0
 8007520:	d0f0      	beq.n	8007504 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	2b01      	cmp	r3, #1
 8007528:	d106      	bne.n	8007538 <HAL_RCC_OscConfig+0x2f0>
 800752a:	4b7d      	ldr	r3, [pc, #500]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 800752c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800752e:	4a7c      	ldr	r2, [pc, #496]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 8007530:	f043 0301 	orr.w	r3, r3, #1
 8007534:	6713      	str	r3, [r2, #112]	; 0x70
 8007536:	e01c      	b.n	8007572 <HAL_RCC_OscConfig+0x32a>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	2b05      	cmp	r3, #5
 800753e:	d10c      	bne.n	800755a <HAL_RCC_OscConfig+0x312>
 8007540:	4b77      	ldr	r3, [pc, #476]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 8007542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007544:	4a76      	ldr	r2, [pc, #472]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 8007546:	f043 0304 	orr.w	r3, r3, #4
 800754a:	6713      	str	r3, [r2, #112]	; 0x70
 800754c:	4b74      	ldr	r3, [pc, #464]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 800754e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007550:	4a73      	ldr	r2, [pc, #460]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 8007552:	f043 0301 	orr.w	r3, r3, #1
 8007556:	6713      	str	r3, [r2, #112]	; 0x70
 8007558:	e00b      	b.n	8007572 <HAL_RCC_OscConfig+0x32a>
 800755a:	4b71      	ldr	r3, [pc, #452]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 800755c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800755e:	4a70      	ldr	r2, [pc, #448]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 8007560:	f023 0301 	bic.w	r3, r3, #1
 8007564:	6713      	str	r3, [r2, #112]	; 0x70
 8007566:	4b6e      	ldr	r3, [pc, #440]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 8007568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800756a:	4a6d      	ldr	r2, [pc, #436]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 800756c:	f023 0304 	bic.w	r3, r3, #4
 8007570:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d015      	beq.n	80075a6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800757a:	f7fd fbe3 	bl	8004d44 <HAL_GetTick>
 800757e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007580:	e00a      	b.n	8007598 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007582:	f7fd fbdf 	bl	8004d44 <HAL_GetTick>
 8007586:	4602      	mov	r2, r0
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	1ad3      	subs	r3, r2, r3
 800758c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007590:	4293      	cmp	r3, r2
 8007592:	d901      	bls.n	8007598 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007594:	2303      	movs	r3, #3
 8007596:	e0bc      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007598:	4b61      	ldr	r3, [pc, #388]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 800759a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800759c:	f003 0302 	and.w	r3, r3, #2
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d0ee      	beq.n	8007582 <HAL_RCC_OscConfig+0x33a>
 80075a4:	e014      	b.n	80075d0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075a6:	f7fd fbcd 	bl	8004d44 <HAL_GetTick>
 80075aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075ac:	e00a      	b.n	80075c4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075ae:	f7fd fbc9 	bl	8004d44 <HAL_GetTick>
 80075b2:	4602      	mov	r2, r0
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	1ad3      	subs	r3, r2, r3
 80075b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80075bc:	4293      	cmp	r3, r2
 80075be:	d901      	bls.n	80075c4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80075c0:	2303      	movs	r3, #3
 80075c2:	e0a6      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075c4:	4b56      	ldr	r3, [pc, #344]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 80075c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075c8:	f003 0302 	and.w	r3, r3, #2
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1ee      	bne.n	80075ae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80075d0:	7dfb      	ldrb	r3, [r7, #23]
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d105      	bne.n	80075e2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075d6:	4b52      	ldr	r3, [pc, #328]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 80075d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075da:	4a51      	ldr	r2, [pc, #324]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 80075dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075e0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	699b      	ldr	r3, [r3, #24]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	f000 8092 	beq.w	8007710 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80075ec:	4b4c      	ldr	r3, [pc, #304]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f003 030c 	and.w	r3, r3, #12
 80075f4:	2b08      	cmp	r3, #8
 80075f6:	d05c      	beq.n	80076b2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	699b      	ldr	r3, [r3, #24]
 80075fc:	2b02      	cmp	r3, #2
 80075fe:	d141      	bne.n	8007684 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007600:	4b48      	ldr	r3, [pc, #288]	; (8007724 <HAL_RCC_OscConfig+0x4dc>)
 8007602:	2200      	movs	r2, #0
 8007604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007606:	f7fd fb9d 	bl	8004d44 <HAL_GetTick>
 800760a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800760c:	e008      	b.n	8007620 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800760e:	f7fd fb99 	bl	8004d44 <HAL_GetTick>
 8007612:	4602      	mov	r2, r0
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	1ad3      	subs	r3, r2, r3
 8007618:	2b02      	cmp	r3, #2
 800761a:	d901      	bls.n	8007620 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800761c:	2303      	movs	r3, #3
 800761e:	e078      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007620:	4b3f      	ldr	r3, [pc, #252]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1f0      	bne.n	800760e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	69da      	ldr	r2, [r3, #28]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6a1b      	ldr	r3, [r3, #32]
 8007634:	431a      	orrs	r2, r3
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763a:	019b      	lsls	r3, r3, #6
 800763c:	431a      	orrs	r2, r3
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007642:	085b      	lsrs	r3, r3, #1
 8007644:	3b01      	subs	r3, #1
 8007646:	041b      	lsls	r3, r3, #16
 8007648:	431a      	orrs	r2, r3
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800764e:	061b      	lsls	r3, r3, #24
 8007650:	4933      	ldr	r1, [pc, #204]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 8007652:	4313      	orrs	r3, r2
 8007654:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007656:	4b33      	ldr	r3, [pc, #204]	; (8007724 <HAL_RCC_OscConfig+0x4dc>)
 8007658:	2201      	movs	r2, #1
 800765a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800765c:	f7fd fb72 	bl	8004d44 <HAL_GetTick>
 8007660:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007662:	e008      	b.n	8007676 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007664:	f7fd fb6e 	bl	8004d44 <HAL_GetTick>
 8007668:	4602      	mov	r2, r0
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	1ad3      	subs	r3, r2, r3
 800766e:	2b02      	cmp	r3, #2
 8007670:	d901      	bls.n	8007676 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007672:	2303      	movs	r3, #3
 8007674:	e04d      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007676:	4b2a      	ldr	r3, [pc, #168]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800767e:	2b00      	cmp	r3, #0
 8007680:	d0f0      	beq.n	8007664 <HAL_RCC_OscConfig+0x41c>
 8007682:	e045      	b.n	8007710 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007684:	4b27      	ldr	r3, [pc, #156]	; (8007724 <HAL_RCC_OscConfig+0x4dc>)
 8007686:	2200      	movs	r2, #0
 8007688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800768a:	f7fd fb5b 	bl	8004d44 <HAL_GetTick>
 800768e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007690:	e008      	b.n	80076a4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007692:	f7fd fb57 	bl	8004d44 <HAL_GetTick>
 8007696:	4602      	mov	r2, r0
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	1ad3      	subs	r3, r2, r3
 800769c:	2b02      	cmp	r3, #2
 800769e:	d901      	bls.n	80076a4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80076a0:	2303      	movs	r3, #3
 80076a2:	e036      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076a4:	4b1e      	ldr	r3, [pc, #120]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d1f0      	bne.n	8007692 <HAL_RCC_OscConfig+0x44a>
 80076b0:	e02e      	b.n	8007710 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d101      	bne.n	80076be <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e029      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80076be:	4b18      	ldr	r3, [pc, #96]	; (8007720 <HAL_RCC_OscConfig+0x4d8>)
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	69db      	ldr	r3, [r3, #28]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d11c      	bne.n	800770c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076dc:	429a      	cmp	r2, r3
 80076de:	d115      	bne.n	800770c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80076e0:	68fa      	ldr	r2, [r7, #12]
 80076e2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80076e6:	4013      	ands	r3, r2
 80076e8:	687a      	ldr	r2, [r7, #4]
 80076ea:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d10d      	bne.n	800770c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d106      	bne.n	800770c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007708:	429a      	cmp	r2, r3
 800770a:	d001      	beq.n	8007710 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800770c:	2301      	movs	r3, #1
 800770e:	e000      	b.n	8007712 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8007710:	2300      	movs	r3, #0
}
 8007712:	4618      	mov	r0, r3
 8007714:	3718      	adds	r7, #24
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}
 800771a:	bf00      	nop
 800771c:	40007000 	.word	0x40007000
 8007720:	40023800 	.word	0x40023800
 8007724:	42470060 	.word	0x42470060

08007728 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b084      	sub	sp, #16
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
 8007730:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d101      	bne.n	800773c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007738:	2301      	movs	r3, #1
 800773a:	e0cc      	b.n	80078d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800773c:	4b68      	ldr	r3, [pc, #416]	; (80078e0 <HAL_RCC_ClockConfig+0x1b8>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f003 030f 	and.w	r3, r3, #15
 8007744:	683a      	ldr	r2, [r7, #0]
 8007746:	429a      	cmp	r2, r3
 8007748:	d90c      	bls.n	8007764 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800774a:	4b65      	ldr	r3, [pc, #404]	; (80078e0 <HAL_RCC_ClockConfig+0x1b8>)
 800774c:	683a      	ldr	r2, [r7, #0]
 800774e:	b2d2      	uxtb	r2, r2
 8007750:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007752:	4b63      	ldr	r3, [pc, #396]	; (80078e0 <HAL_RCC_ClockConfig+0x1b8>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f003 030f 	and.w	r3, r3, #15
 800775a:	683a      	ldr	r2, [r7, #0]
 800775c:	429a      	cmp	r2, r3
 800775e:	d001      	beq.n	8007764 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007760:	2301      	movs	r3, #1
 8007762:	e0b8      	b.n	80078d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f003 0302 	and.w	r3, r3, #2
 800776c:	2b00      	cmp	r3, #0
 800776e:	d020      	beq.n	80077b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f003 0304 	and.w	r3, r3, #4
 8007778:	2b00      	cmp	r3, #0
 800777a:	d005      	beq.n	8007788 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800777c:	4b59      	ldr	r3, [pc, #356]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	4a58      	ldr	r2, [pc, #352]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 8007782:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007786:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f003 0308 	and.w	r3, r3, #8
 8007790:	2b00      	cmp	r3, #0
 8007792:	d005      	beq.n	80077a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007794:	4b53      	ldr	r3, [pc, #332]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	4a52      	ldr	r2, [pc, #328]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 800779a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800779e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077a0:	4b50      	ldr	r3, [pc, #320]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	494d      	ldr	r1, [pc, #308]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 80077ae:	4313      	orrs	r3, r2
 80077b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f003 0301 	and.w	r3, r3, #1
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d044      	beq.n	8007848 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d107      	bne.n	80077d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077c6:	4b47      	ldr	r3, [pc, #284]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d119      	bne.n	8007806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	e07f      	b.n	80078d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	685b      	ldr	r3, [r3, #4]
 80077da:	2b02      	cmp	r3, #2
 80077dc:	d003      	beq.n	80077e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80077e2:	2b03      	cmp	r3, #3
 80077e4:	d107      	bne.n	80077f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077e6:	4b3f      	ldr	r3, [pc, #252]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d109      	bne.n	8007806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e06f      	b.n	80078d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077f6:	4b3b      	ldr	r3, [pc, #236]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 0302 	and.w	r3, r3, #2
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d101      	bne.n	8007806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e067      	b.n	80078d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007806:	4b37      	ldr	r3, [pc, #220]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	f023 0203 	bic.w	r2, r3, #3
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	4934      	ldr	r1, [pc, #208]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 8007814:	4313      	orrs	r3, r2
 8007816:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007818:	f7fd fa94 	bl	8004d44 <HAL_GetTick>
 800781c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800781e:	e00a      	b.n	8007836 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007820:	f7fd fa90 	bl	8004d44 <HAL_GetTick>
 8007824:	4602      	mov	r2, r0
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	1ad3      	subs	r3, r2, r3
 800782a:	f241 3288 	movw	r2, #5000	; 0x1388
 800782e:	4293      	cmp	r3, r2
 8007830:	d901      	bls.n	8007836 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007832:	2303      	movs	r3, #3
 8007834:	e04f      	b.n	80078d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007836:	4b2b      	ldr	r3, [pc, #172]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	f003 020c 	and.w	r2, r3, #12
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	429a      	cmp	r2, r3
 8007846:	d1eb      	bne.n	8007820 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007848:	4b25      	ldr	r3, [pc, #148]	; (80078e0 <HAL_RCC_ClockConfig+0x1b8>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f003 030f 	and.w	r3, r3, #15
 8007850:	683a      	ldr	r2, [r7, #0]
 8007852:	429a      	cmp	r2, r3
 8007854:	d20c      	bcs.n	8007870 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007856:	4b22      	ldr	r3, [pc, #136]	; (80078e0 <HAL_RCC_ClockConfig+0x1b8>)
 8007858:	683a      	ldr	r2, [r7, #0]
 800785a:	b2d2      	uxtb	r2, r2
 800785c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800785e:	4b20      	ldr	r3, [pc, #128]	; (80078e0 <HAL_RCC_ClockConfig+0x1b8>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f003 030f 	and.w	r3, r3, #15
 8007866:	683a      	ldr	r2, [r7, #0]
 8007868:	429a      	cmp	r2, r3
 800786a:	d001      	beq.n	8007870 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800786c:	2301      	movs	r3, #1
 800786e:	e032      	b.n	80078d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f003 0304 	and.w	r3, r3, #4
 8007878:	2b00      	cmp	r3, #0
 800787a:	d008      	beq.n	800788e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800787c:	4b19      	ldr	r3, [pc, #100]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	4916      	ldr	r1, [pc, #88]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 800788a:	4313      	orrs	r3, r2
 800788c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f003 0308 	and.w	r3, r3, #8
 8007896:	2b00      	cmp	r3, #0
 8007898:	d009      	beq.n	80078ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800789a:	4b12      	ldr	r3, [pc, #72]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	00db      	lsls	r3, r3, #3
 80078a8:	490e      	ldr	r1, [pc, #56]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 80078aa:	4313      	orrs	r3, r2
 80078ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80078ae:	f000 f821 	bl	80078f4 <HAL_RCC_GetSysClockFreq>
 80078b2:	4601      	mov	r1, r0
 80078b4:	4b0b      	ldr	r3, [pc, #44]	; (80078e4 <HAL_RCC_ClockConfig+0x1bc>)
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	091b      	lsrs	r3, r3, #4
 80078ba:	f003 030f 	and.w	r3, r3, #15
 80078be:	4a0a      	ldr	r2, [pc, #40]	; (80078e8 <HAL_RCC_ClockConfig+0x1c0>)
 80078c0:	5cd3      	ldrb	r3, [r2, r3]
 80078c2:	fa21 f303 	lsr.w	r3, r1, r3
 80078c6:	4a09      	ldr	r2, [pc, #36]	; (80078ec <HAL_RCC_ClockConfig+0x1c4>)
 80078c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80078ca:	4b09      	ldr	r3, [pc, #36]	; (80078f0 <HAL_RCC_ClockConfig+0x1c8>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4618      	mov	r0, r3
 80078d0:	f7fd f9f4 	bl	8004cbc <HAL_InitTick>

  return HAL_OK;
 80078d4:	2300      	movs	r3, #0
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3710      	adds	r7, #16
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop
 80078e0:	40023c00 	.word	0x40023c00
 80078e4:	40023800 	.word	0x40023800
 80078e8:	0800d040 	.word	0x0800d040
 80078ec:	20000000 	.word	0x20000000
 80078f0:	20000004 	.word	0x20000004

080078f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80078f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078f6:	b085      	sub	sp, #20
 80078f8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80078fa:	2300      	movs	r3, #0
 80078fc:	607b      	str	r3, [r7, #4]
 80078fe:	2300      	movs	r3, #0
 8007900:	60fb      	str	r3, [r7, #12]
 8007902:	2300      	movs	r3, #0
 8007904:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007906:	2300      	movs	r3, #0
 8007908:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800790a:	4b63      	ldr	r3, [pc, #396]	; (8007a98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	f003 030c 	and.w	r3, r3, #12
 8007912:	2b04      	cmp	r3, #4
 8007914:	d007      	beq.n	8007926 <HAL_RCC_GetSysClockFreq+0x32>
 8007916:	2b08      	cmp	r3, #8
 8007918:	d008      	beq.n	800792c <HAL_RCC_GetSysClockFreq+0x38>
 800791a:	2b00      	cmp	r3, #0
 800791c:	f040 80b4 	bne.w	8007a88 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007920:	4b5e      	ldr	r3, [pc, #376]	; (8007a9c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007922:	60bb      	str	r3, [r7, #8]
       break;
 8007924:	e0b3      	b.n	8007a8e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007926:	4b5d      	ldr	r3, [pc, #372]	; (8007a9c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007928:	60bb      	str	r3, [r7, #8]
      break;
 800792a:	e0b0      	b.n	8007a8e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800792c:	4b5a      	ldr	r3, [pc, #360]	; (8007a98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007934:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007936:	4b58      	ldr	r3, [pc, #352]	; (8007a98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800793e:	2b00      	cmp	r3, #0
 8007940:	d04a      	beq.n	80079d8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007942:	4b55      	ldr	r3, [pc, #340]	; (8007a98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	099b      	lsrs	r3, r3, #6
 8007948:	f04f 0400 	mov.w	r4, #0
 800794c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007950:	f04f 0200 	mov.w	r2, #0
 8007954:	ea03 0501 	and.w	r5, r3, r1
 8007958:	ea04 0602 	and.w	r6, r4, r2
 800795c:	4629      	mov	r1, r5
 800795e:	4632      	mov	r2, r6
 8007960:	f04f 0300 	mov.w	r3, #0
 8007964:	f04f 0400 	mov.w	r4, #0
 8007968:	0154      	lsls	r4, r2, #5
 800796a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800796e:	014b      	lsls	r3, r1, #5
 8007970:	4619      	mov	r1, r3
 8007972:	4622      	mov	r2, r4
 8007974:	1b49      	subs	r1, r1, r5
 8007976:	eb62 0206 	sbc.w	r2, r2, r6
 800797a:	f04f 0300 	mov.w	r3, #0
 800797e:	f04f 0400 	mov.w	r4, #0
 8007982:	0194      	lsls	r4, r2, #6
 8007984:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007988:	018b      	lsls	r3, r1, #6
 800798a:	1a5b      	subs	r3, r3, r1
 800798c:	eb64 0402 	sbc.w	r4, r4, r2
 8007990:	f04f 0100 	mov.w	r1, #0
 8007994:	f04f 0200 	mov.w	r2, #0
 8007998:	00e2      	lsls	r2, r4, #3
 800799a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800799e:	00d9      	lsls	r1, r3, #3
 80079a0:	460b      	mov	r3, r1
 80079a2:	4614      	mov	r4, r2
 80079a4:	195b      	adds	r3, r3, r5
 80079a6:	eb44 0406 	adc.w	r4, r4, r6
 80079aa:	f04f 0100 	mov.w	r1, #0
 80079ae:	f04f 0200 	mov.w	r2, #0
 80079b2:	02a2      	lsls	r2, r4, #10
 80079b4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80079b8:	0299      	lsls	r1, r3, #10
 80079ba:	460b      	mov	r3, r1
 80079bc:	4614      	mov	r4, r2
 80079be:	4618      	mov	r0, r3
 80079c0:	4621      	mov	r1, r4
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f04f 0400 	mov.w	r4, #0
 80079c8:	461a      	mov	r2, r3
 80079ca:	4623      	mov	r3, r4
 80079cc:	f7f9 f98c 	bl	8000ce8 <__aeabi_uldivmod>
 80079d0:	4603      	mov	r3, r0
 80079d2:	460c      	mov	r4, r1
 80079d4:	60fb      	str	r3, [r7, #12]
 80079d6:	e049      	b.n	8007a6c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079d8:	4b2f      	ldr	r3, [pc, #188]	; (8007a98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	099b      	lsrs	r3, r3, #6
 80079de:	f04f 0400 	mov.w	r4, #0
 80079e2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80079e6:	f04f 0200 	mov.w	r2, #0
 80079ea:	ea03 0501 	and.w	r5, r3, r1
 80079ee:	ea04 0602 	and.w	r6, r4, r2
 80079f2:	4629      	mov	r1, r5
 80079f4:	4632      	mov	r2, r6
 80079f6:	f04f 0300 	mov.w	r3, #0
 80079fa:	f04f 0400 	mov.w	r4, #0
 80079fe:	0154      	lsls	r4, r2, #5
 8007a00:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007a04:	014b      	lsls	r3, r1, #5
 8007a06:	4619      	mov	r1, r3
 8007a08:	4622      	mov	r2, r4
 8007a0a:	1b49      	subs	r1, r1, r5
 8007a0c:	eb62 0206 	sbc.w	r2, r2, r6
 8007a10:	f04f 0300 	mov.w	r3, #0
 8007a14:	f04f 0400 	mov.w	r4, #0
 8007a18:	0194      	lsls	r4, r2, #6
 8007a1a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007a1e:	018b      	lsls	r3, r1, #6
 8007a20:	1a5b      	subs	r3, r3, r1
 8007a22:	eb64 0402 	sbc.w	r4, r4, r2
 8007a26:	f04f 0100 	mov.w	r1, #0
 8007a2a:	f04f 0200 	mov.w	r2, #0
 8007a2e:	00e2      	lsls	r2, r4, #3
 8007a30:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007a34:	00d9      	lsls	r1, r3, #3
 8007a36:	460b      	mov	r3, r1
 8007a38:	4614      	mov	r4, r2
 8007a3a:	195b      	adds	r3, r3, r5
 8007a3c:	eb44 0406 	adc.w	r4, r4, r6
 8007a40:	f04f 0100 	mov.w	r1, #0
 8007a44:	f04f 0200 	mov.w	r2, #0
 8007a48:	02a2      	lsls	r2, r4, #10
 8007a4a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007a4e:	0299      	lsls	r1, r3, #10
 8007a50:	460b      	mov	r3, r1
 8007a52:	4614      	mov	r4, r2
 8007a54:	4618      	mov	r0, r3
 8007a56:	4621      	mov	r1, r4
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f04f 0400 	mov.w	r4, #0
 8007a5e:	461a      	mov	r2, r3
 8007a60:	4623      	mov	r3, r4
 8007a62:	f7f9 f941 	bl	8000ce8 <__aeabi_uldivmod>
 8007a66:	4603      	mov	r3, r0
 8007a68:	460c      	mov	r4, r1
 8007a6a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007a6c:	4b0a      	ldr	r3, [pc, #40]	; (8007a98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	0c1b      	lsrs	r3, r3, #16
 8007a72:	f003 0303 	and.w	r3, r3, #3
 8007a76:	3301      	adds	r3, #1
 8007a78:	005b      	lsls	r3, r3, #1
 8007a7a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007a7c:	68fa      	ldr	r2, [r7, #12]
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a84:	60bb      	str	r3, [r7, #8]
      break;
 8007a86:	e002      	b.n	8007a8e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007a88:	4b04      	ldr	r3, [pc, #16]	; (8007a9c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007a8a:	60bb      	str	r3, [r7, #8]
      break;
 8007a8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a8e:	68bb      	ldr	r3, [r7, #8]
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3714      	adds	r7, #20
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a98:	40023800 	.word	0x40023800
 8007a9c:	00f42400 	.word	0x00f42400

08007aa0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007aa4:	4b03      	ldr	r3, [pc, #12]	; (8007ab4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	20000000 	.word	0x20000000

08007ab8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007abc:	f7ff fff0 	bl	8007aa0 <HAL_RCC_GetHCLKFreq>
 8007ac0:	4601      	mov	r1, r0
 8007ac2:	4b05      	ldr	r3, [pc, #20]	; (8007ad8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	0a9b      	lsrs	r3, r3, #10
 8007ac8:	f003 0307 	and.w	r3, r3, #7
 8007acc:	4a03      	ldr	r2, [pc, #12]	; (8007adc <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ace:	5cd3      	ldrb	r3, [r2, r3]
 8007ad0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	bd80      	pop	{r7, pc}
 8007ad8:	40023800 	.word	0x40023800
 8007adc:	0800d050 	.word	0x0800d050

08007ae0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007ae4:	f7ff ffdc 	bl	8007aa0 <HAL_RCC_GetHCLKFreq>
 8007ae8:	4601      	mov	r1, r0
 8007aea:	4b05      	ldr	r3, [pc, #20]	; (8007b00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	0b5b      	lsrs	r3, r3, #13
 8007af0:	f003 0307 	and.w	r3, r3, #7
 8007af4:	4a03      	ldr	r2, [pc, #12]	; (8007b04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007af6:	5cd3      	ldrb	r3, [r2, r3]
 8007af8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	bd80      	pop	{r7, pc}
 8007b00:	40023800 	.word	0x40023800
 8007b04:	0800d050 	.word	0x0800d050

08007b08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b082      	sub	sp, #8
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d101      	bne.n	8007b1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b16:	2301      	movs	r3, #1
 8007b18:	e01d      	b.n	8007b56 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d106      	bne.n	8007b34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f7fc fc7e 	bl	8004430 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2202      	movs	r2, #2
 8007b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	3304      	adds	r3, #4
 8007b44:	4619      	mov	r1, r3
 8007b46:	4610      	mov	r0, r2
 8007b48:	f000 fd12 	bl	8008570 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b54:	2300      	movs	r3, #0
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3708      	adds	r7, #8
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}

08007b5e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007b5e:	b480      	push	{r7}
 8007b60:	b085      	sub	sp, #20
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2202      	movs	r2, #2
 8007b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	f003 0307 	and.w	r3, r3, #7
 8007b78:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2b06      	cmp	r3, #6
 8007b7e:	d007      	beq.n	8007b90 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	681a      	ldr	r2, [r3, #0]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f042 0201 	orr.w	r2, r2, #1
 8007b8e:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2201      	movs	r2, #1
 8007b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007b98:	2300      	movs	r3, #0
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3714      	adds	r7, #20
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr

08007ba6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007ba6:	b480      	push	{r7}
 8007ba8:	b085      	sub	sp, #20
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	68da      	ldr	r2, [r3, #12]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f042 0201 	orr.w	r2, r2, #1
 8007bbc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	689b      	ldr	r3, [r3, #8]
 8007bc4:	f003 0307 	and.w	r3, r3, #7
 8007bc8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2b06      	cmp	r3, #6
 8007bce:	d007      	beq.n	8007be0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	681a      	ldr	r2, [r3, #0]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f042 0201 	orr.w	r2, r2, #1
 8007bde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007be0:	2300      	movs	r3, #0
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3714      	adds	r7, #20
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr

08007bee <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007bee:	b480      	push	{r7}
 8007bf0:	b083      	sub	sp, #12
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	68da      	ldr	r2, [r3, #12]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f022 0201 	bic.w	r2, r2, #1
 8007c04:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	6a1a      	ldr	r2, [r3, #32]
 8007c0c:	f241 1311 	movw	r3, #4369	; 0x1111
 8007c10:	4013      	ands	r3, r2
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d10f      	bne.n	8007c36 <HAL_TIM_Base_Stop_IT+0x48>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	6a1a      	ldr	r2, [r3, #32]
 8007c1c:	f240 4344 	movw	r3, #1092	; 0x444
 8007c20:	4013      	ands	r3, r2
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d107      	bne.n	8007c36 <HAL_TIM_Base_Stop_IT+0x48>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	681a      	ldr	r2, [r3, #0]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f022 0201 	bic.w	r2, r2, #1
 8007c34:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b082      	sub	sp, #8
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d101      	bne.n	8007c56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	e01d      	b.n	8007c92 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c5c:	b2db      	uxtb	r3, r3
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d106      	bne.n	8007c70 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 f815 	bl	8007c9a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2202      	movs	r2, #2
 8007c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	3304      	adds	r3, #4
 8007c80:	4619      	mov	r1, r3
 8007c82:	4610      	mov	r0, r2
 8007c84:	f000 fc74 	bl	8008570 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c90:	2300      	movs	r3, #0
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3708      	adds	r7, #8
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}

08007c9a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007c9a:	b480      	push	{r7}
 8007c9c:	b083      	sub	sp, #12
 8007c9e:	af00      	add	r7, sp, #0
 8007ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007ca2:	bf00      	nop
 8007ca4:	370c      	adds	r7, #12
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
	...

08007cb0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b084      	sub	sp, #16
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
 8007cb8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	6839      	ldr	r1, [r7, #0]
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f001 f868 	bl	8008d98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a15      	ldr	r2, [pc, #84]	; (8007d24 <HAL_TIM_PWM_Start+0x74>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d004      	beq.n	8007cdc <HAL_TIM_PWM_Start+0x2c>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a14      	ldr	r2, [pc, #80]	; (8007d28 <HAL_TIM_PWM_Start+0x78>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d101      	bne.n	8007ce0 <HAL_TIM_PWM_Start+0x30>
 8007cdc:	2301      	movs	r3, #1
 8007cde:	e000      	b.n	8007ce2 <HAL_TIM_PWM_Start+0x32>
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d007      	beq.n	8007cf6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007cf4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	f003 0307 	and.w	r3, r3, #7
 8007d00:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2b06      	cmp	r3, #6
 8007d06:	d007      	beq.n	8007d18 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f042 0201 	orr.w	r2, r2, #1
 8007d16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d18:	2300      	movs	r3, #0
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	3710      	adds	r7, #16
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}
 8007d22:	bf00      	nop
 8007d24:	40010000 	.word	0x40010000
 8007d28:	40010400 	.word	0x40010400

08007d2c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b082      	sub	sp, #8
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d101      	bne.n	8007d3e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	e01d      	b.n	8007d7a <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d106      	bne.n	8007d58 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f000 f815 	bl	8007d82 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2202      	movs	r2, #2
 8007d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	3304      	adds	r3, #4
 8007d68:	4619      	mov	r1, r3
 8007d6a:	4610      	mov	r0, r2
 8007d6c:	f000 fc00 	bl	8008570 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3708      	adds	r7, #8
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}

08007d82 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007d82:	b480      	push	{r7}
 8007d84:	b083      	sub	sp, #12
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007d8a:	bf00      	nop
 8007d8c:	370c      	adds	r7, #12
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr
	...

08007d98 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b084      	sub	sp, #16
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
 8007da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	2b0c      	cmp	r3, #12
 8007da6:	d841      	bhi.n	8007e2c <HAL_TIM_IC_Start_IT+0x94>
 8007da8:	a201      	add	r2, pc, #4	; (adr r2, 8007db0 <HAL_TIM_IC_Start_IT+0x18>)
 8007daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dae:	bf00      	nop
 8007db0:	08007de5 	.word	0x08007de5
 8007db4:	08007e2d 	.word	0x08007e2d
 8007db8:	08007e2d 	.word	0x08007e2d
 8007dbc:	08007e2d 	.word	0x08007e2d
 8007dc0:	08007df7 	.word	0x08007df7
 8007dc4:	08007e2d 	.word	0x08007e2d
 8007dc8:	08007e2d 	.word	0x08007e2d
 8007dcc:	08007e2d 	.word	0x08007e2d
 8007dd0:	08007e09 	.word	0x08007e09
 8007dd4:	08007e2d 	.word	0x08007e2d
 8007dd8:	08007e2d 	.word	0x08007e2d
 8007ddc:	08007e2d 	.word	0x08007e2d
 8007de0:	08007e1b 	.word	0x08007e1b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68da      	ldr	r2, [r3, #12]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f042 0202 	orr.w	r2, r2, #2
 8007df2:	60da      	str	r2, [r3, #12]
      break;
 8007df4:	e01b      	b.n	8007e2e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	68da      	ldr	r2, [r3, #12]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f042 0204 	orr.w	r2, r2, #4
 8007e04:	60da      	str	r2, [r3, #12]
      break;
 8007e06:	e012      	b.n	8007e2e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	68da      	ldr	r2, [r3, #12]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f042 0208 	orr.w	r2, r2, #8
 8007e16:	60da      	str	r2, [r3, #12]
      break;
 8007e18:	e009      	b.n	8007e2e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	68da      	ldr	r2, [r3, #12]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f042 0210 	orr.w	r2, r2, #16
 8007e28:	60da      	str	r2, [r3, #12]
      break;
 8007e2a:	e000      	b.n	8007e2e <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8007e2c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	2201      	movs	r2, #1
 8007e34:	6839      	ldr	r1, [r7, #0]
 8007e36:	4618      	mov	r0, r3
 8007e38:	f000 ffae 	bl	8008d98 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	f003 0307 	and.w	r3, r3, #7
 8007e46:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2b06      	cmp	r3, #6
 8007e4c:	d007      	beq.n	8007e5e <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f042 0201 	orr.w	r2, r2, #1
 8007e5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e5e:	2300      	movs	r3, #0
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3710      	adds	r7, #16
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}

08007e68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b082      	sub	sp, #8
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	691b      	ldr	r3, [r3, #16]
 8007e76:	f003 0302 	and.w	r3, r3, #2
 8007e7a:	2b02      	cmp	r3, #2
 8007e7c:	d122      	bne.n	8007ec4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	f003 0302 	and.w	r3, r3, #2
 8007e88:	2b02      	cmp	r3, #2
 8007e8a:	d11b      	bne.n	8007ec4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f06f 0202 	mvn.w	r2, #2
 8007e94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2201      	movs	r2, #1
 8007e9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	699b      	ldr	r3, [r3, #24]
 8007ea2:	f003 0303 	and.w	r3, r3, #3
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d003      	beq.n	8007eb2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f7fb fbd8 	bl	8003660 <HAL_TIM_IC_CaptureCallback>
 8007eb0:	e005      	b.n	8007ebe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 fb3e 	bl	8008534 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f000 fb45 	bl	8008548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	691b      	ldr	r3, [r3, #16]
 8007eca:	f003 0304 	and.w	r3, r3, #4
 8007ece:	2b04      	cmp	r3, #4
 8007ed0:	d122      	bne.n	8007f18 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	68db      	ldr	r3, [r3, #12]
 8007ed8:	f003 0304 	and.w	r3, r3, #4
 8007edc:	2b04      	cmp	r3, #4
 8007ede:	d11b      	bne.n	8007f18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f06f 0204 	mvn.w	r2, #4
 8007ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2202      	movs	r2, #2
 8007eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	699b      	ldr	r3, [r3, #24]
 8007ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d003      	beq.n	8007f06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f7fb fbae 	bl	8003660 <HAL_TIM_IC_CaptureCallback>
 8007f04:	e005      	b.n	8007f12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f000 fb14 	bl	8008534 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 fb1b 	bl	8008548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2200      	movs	r2, #0
 8007f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	691b      	ldr	r3, [r3, #16]
 8007f1e:	f003 0308 	and.w	r3, r3, #8
 8007f22:	2b08      	cmp	r3, #8
 8007f24:	d122      	bne.n	8007f6c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	f003 0308 	and.w	r3, r3, #8
 8007f30:	2b08      	cmp	r3, #8
 8007f32:	d11b      	bne.n	8007f6c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f06f 0208 	mvn.w	r2, #8
 8007f3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2204      	movs	r2, #4
 8007f42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	69db      	ldr	r3, [r3, #28]
 8007f4a:	f003 0303 	and.w	r3, r3, #3
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d003      	beq.n	8007f5a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f7fb fb84 	bl	8003660 <HAL_TIM_IC_CaptureCallback>
 8007f58:	e005      	b.n	8007f66 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 faea 	bl	8008534 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f000 faf1 	bl	8008548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	691b      	ldr	r3, [r3, #16]
 8007f72:	f003 0310 	and.w	r3, r3, #16
 8007f76:	2b10      	cmp	r3, #16
 8007f78:	d122      	bne.n	8007fc0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	68db      	ldr	r3, [r3, #12]
 8007f80:	f003 0310 	and.w	r3, r3, #16
 8007f84:	2b10      	cmp	r3, #16
 8007f86:	d11b      	bne.n	8007fc0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f06f 0210 	mvn.w	r2, #16
 8007f90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2208      	movs	r2, #8
 8007f96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	69db      	ldr	r3, [r3, #28]
 8007f9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d003      	beq.n	8007fae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f7fb fb5a 	bl	8003660 <HAL_TIM_IC_CaptureCallback>
 8007fac:	e005      	b.n	8007fba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 fac0 	bl	8008534 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f000 fac7 	bl	8008548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	f003 0301 	and.w	r3, r3, #1
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	d10e      	bne.n	8007fec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	68db      	ldr	r3, [r3, #12]
 8007fd4:	f003 0301 	and.w	r3, r3, #1
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d107      	bne.n	8007fec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f06f 0201 	mvn.w	r2, #1
 8007fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f7fb fad8 	bl	800359c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	691b      	ldr	r3, [r3, #16]
 8007ff2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ff6:	2b80      	cmp	r3, #128	; 0x80
 8007ff8:	d10e      	bne.n	8008018 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	68db      	ldr	r3, [r3, #12]
 8008000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008004:	2b80      	cmp	r3, #128	; 0x80
 8008006:	d107      	bne.n	8008018 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f000 ff6c 	bl	8008ef0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	691b      	ldr	r3, [r3, #16]
 800801e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008022:	2b40      	cmp	r3, #64	; 0x40
 8008024:	d10e      	bne.n	8008044 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	68db      	ldr	r3, [r3, #12]
 800802c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008030:	2b40      	cmp	r3, #64	; 0x40
 8008032:	d107      	bne.n	8008044 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800803c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 fa8c 	bl	800855c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	691b      	ldr	r3, [r3, #16]
 800804a:	f003 0320 	and.w	r3, r3, #32
 800804e:	2b20      	cmp	r3, #32
 8008050:	d10e      	bne.n	8008070 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	f003 0320 	and.w	r3, r3, #32
 800805c:	2b20      	cmp	r3, #32
 800805e:	d107      	bne.n	8008070 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f06f 0220 	mvn.w	r2, #32
 8008068:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f000 ff36 	bl	8008edc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008070:	bf00      	nop
 8008072:	3708      	adds	r7, #8
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b084      	sub	sp, #16
 800807c:	af00      	add	r7, sp, #0
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800808a:	2b01      	cmp	r3, #1
 800808c:	d101      	bne.n	8008092 <HAL_TIM_IC_ConfigChannel+0x1a>
 800808e:	2302      	movs	r3, #2
 8008090:	e08a      	b.n	80081a8 <HAL_TIM_IC_ConfigChannel+0x130>
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2201      	movs	r2, #1
 8008096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2202      	movs	r2, #2
 800809e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d11b      	bne.n	80080e0 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	6818      	ldr	r0, [r3, #0]
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	6819      	ldr	r1, [r3, #0]
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	685a      	ldr	r2, [r3, #4]
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	68db      	ldr	r3, [r3, #12]
 80080b8:	f000 fcaa 	bl	8008a10 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	699a      	ldr	r2, [r3, #24]
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f022 020c 	bic.w	r2, r2, #12
 80080ca:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	6999      	ldr	r1, [r3, #24]
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	689a      	ldr	r2, [r3, #8]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	430a      	orrs	r2, r1
 80080dc:	619a      	str	r2, [r3, #24]
 80080de:	e05a      	b.n	8008196 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2b04      	cmp	r3, #4
 80080e4:	d11c      	bne.n	8008120 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	6818      	ldr	r0, [r3, #0]
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	6819      	ldr	r1, [r3, #0]
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	685a      	ldr	r2, [r3, #4]
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	68db      	ldr	r3, [r3, #12]
 80080f6:	f000 fd2e 	bl	8008b56 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	699a      	ldr	r2, [r3, #24]
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008108:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	6999      	ldr	r1, [r3, #24]
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	021a      	lsls	r2, r3, #8
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	430a      	orrs	r2, r1
 800811c:	619a      	str	r2, [r3, #24]
 800811e:	e03a      	b.n	8008196 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2b08      	cmp	r3, #8
 8008124:	d11b      	bne.n	800815e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	6818      	ldr	r0, [r3, #0]
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	6819      	ldr	r1, [r3, #0]
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	685a      	ldr	r2, [r3, #4]
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	68db      	ldr	r3, [r3, #12]
 8008136:	f000 fd7b 	bl	8008c30 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	69da      	ldr	r2, [r3, #28]
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f022 020c 	bic.w	r2, r2, #12
 8008148:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	69d9      	ldr	r1, [r3, #28]
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	689a      	ldr	r2, [r3, #8]
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	430a      	orrs	r2, r1
 800815a:	61da      	str	r2, [r3, #28]
 800815c:	e01b      	b.n	8008196 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6818      	ldr	r0, [r3, #0]
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	6819      	ldr	r1, [r3, #0]
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	685a      	ldr	r2, [r3, #4]
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	68db      	ldr	r3, [r3, #12]
 800816e:	f000 fd9b 	bl	8008ca8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	69da      	ldr	r2, [r3, #28]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008180:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	69d9      	ldr	r1, [r3, #28]
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	021a      	lsls	r2, r3, #8
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	430a      	orrs	r2, r1
 8008194:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2201      	movs	r2, #1
 800819a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2200      	movs	r2, #0
 80081a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80081a6:	2300      	movs	r3, #0
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3710      	adds	r7, #16
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}

080081b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b084      	sub	sp, #16
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	60f8      	str	r0, [r7, #12]
 80081b8:	60b9      	str	r1, [r7, #8]
 80081ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d101      	bne.n	80081ca <HAL_TIM_PWM_ConfigChannel+0x1a>
 80081c6:	2302      	movs	r3, #2
 80081c8:	e0b4      	b.n	8008334 <HAL_TIM_PWM_ConfigChannel+0x184>
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2201      	movs	r2, #1
 80081ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2202      	movs	r2, #2
 80081d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2b0c      	cmp	r3, #12
 80081de:	f200 809f 	bhi.w	8008320 <HAL_TIM_PWM_ConfigChannel+0x170>
 80081e2:	a201      	add	r2, pc, #4	; (adr r2, 80081e8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80081e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081e8:	0800821d 	.word	0x0800821d
 80081ec:	08008321 	.word	0x08008321
 80081f0:	08008321 	.word	0x08008321
 80081f4:	08008321 	.word	0x08008321
 80081f8:	0800825d 	.word	0x0800825d
 80081fc:	08008321 	.word	0x08008321
 8008200:	08008321 	.word	0x08008321
 8008204:	08008321 	.word	0x08008321
 8008208:	0800829f 	.word	0x0800829f
 800820c:	08008321 	.word	0x08008321
 8008210:	08008321 	.word	0x08008321
 8008214:	08008321 	.word	0x08008321
 8008218:	080082df 	.word	0x080082df
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	68b9      	ldr	r1, [r7, #8]
 8008222:	4618      	mov	r0, r3
 8008224:	f000 fa44 	bl	80086b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	699a      	ldr	r2, [r3, #24]
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f042 0208 	orr.w	r2, r2, #8
 8008236:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	699a      	ldr	r2, [r3, #24]
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f022 0204 	bic.w	r2, r2, #4
 8008246:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	6999      	ldr	r1, [r3, #24]
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	691a      	ldr	r2, [r3, #16]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	430a      	orrs	r2, r1
 8008258:	619a      	str	r2, [r3, #24]
      break;
 800825a:	e062      	b.n	8008322 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	68b9      	ldr	r1, [r7, #8]
 8008262:	4618      	mov	r0, r3
 8008264:	f000 fa94 	bl	8008790 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	699a      	ldr	r2, [r3, #24]
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008276:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	699a      	ldr	r2, [r3, #24]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008286:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	6999      	ldr	r1, [r3, #24]
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	691b      	ldr	r3, [r3, #16]
 8008292:	021a      	lsls	r2, r3, #8
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	430a      	orrs	r2, r1
 800829a:	619a      	str	r2, [r3, #24]
      break;
 800829c:	e041      	b.n	8008322 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	68b9      	ldr	r1, [r7, #8]
 80082a4:	4618      	mov	r0, r3
 80082a6:	f000 fae9 	bl	800887c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	69da      	ldr	r2, [r3, #28]
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f042 0208 	orr.w	r2, r2, #8
 80082b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	69da      	ldr	r2, [r3, #28]
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f022 0204 	bic.w	r2, r2, #4
 80082c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	69d9      	ldr	r1, [r3, #28]
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	691a      	ldr	r2, [r3, #16]
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	430a      	orrs	r2, r1
 80082da:	61da      	str	r2, [r3, #28]
      break;
 80082dc:	e021      	b.n	8008322 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	68b9      	ldr	r1, [r7, #8]
 80082e4:	4618      	mov	r0, r3
 80082e6:	f000 fb3d 	bl	8008964 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	69da      	ldr	r2, [r3, #28]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80082f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	69da      	ldr	r2, [r3, #28]
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008308:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	69d9      	ldr	r1, [r3, #28]
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	691b      	ldr	r3, [r3, #16]
 8008314:	021a      	lsls	r2, r3, #8
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	430a      	orrs	r2, r1
 800831c:	61da      	str	r2, [r3, #28]
      break;
 800831e:	e000      	b.n	8008322 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8008320:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2201      	movs	r2, #1
 8008326:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2200      	movs	r2, #0
 800832e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008332:	2300      	movs	r3, #0
}
 8008334:	4618      	mov	r0, r3
 8008336:	3710      	adds	r7, #16
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}

0800833c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800834c:	2b01      	cmp	r3, #1
 800834e:	d101      	bne.n	8008354 <HAL_TIM_ConfigClockSource+0x18>
 8008350:	2302      	movs	r3, #2
 8008352:	e0a6      	b.n	80084a2 <HAL_TIM_ConfigClockSource+0x166>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2202      	movs	r2, #2
 8008360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008372:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800837a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	2b40      	cmp	r3, #64	; 0x40
 800838a:	d067      	beq.n	800845c <HAL_TIM_ConfigClockSource+0x120>
 800838c:	2b40      	cmp	r3, #64	; 0x40
 800838e:	d80b      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x6c>
 8008390:	2b10      	cmp	r3, #16
 8008392:	d073      	beq.n	800847c <HAL_TIM_ConfigClockSource+0x140>
 8008394:	2b10      	cmp	r3, #16
 8008396:	d802      	bhi.n	800839e <HAL_TIM_ConfigClockSource+0x62>
 8008398:	2b00      	cmp	r3, #0
 800839a:	d06f      	beq.n	800847c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800839c:	e078      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800839e:	2b20      	cmp	r3, #32
 80083a0:	d06c      	beq.n	800847c <HAL_TIM_ConfigClockSource+0x140>
 80083a2:	2b30      	cmp	r3, #48	; 0x30
 80083a4:	d06a      	beq.n	800847c <HAL_TIM_ConfigClockSource+0x140>
      break;
 80083a6:	e073      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80083a8:	2b70      	cmp	r3, #112	; 0x70
 80083aa:	d00d      	beq.n	80083c8 <HAL_TIM_ConfigClockSource+0x8c>
 80083ac:	2b70      	cmp	r3, #112	; 0x70
 80083ae:	d804      	bhi.n	80083ba <HAL_TIM_ConfigClockSource+0x7e>
 80083b0:	2b50      	cmp	r3, #80	; 0x50
 80083b2:	d033      	beq.n	800841c <HAL_TIM_ConfigClockSource+0xe0>
 80083b4:	2b60      	cmp	r3, #96	; 0x60
 80083b6:	d041      	beq.n	800843c <HAL_TIM_ConfigClockSource+0x100>
      break;
 80083b8:	e06a      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80083ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083be:	d066      	beq.n	800848e <HAL_TIM_ConfigClockSource+0x152>
 80083c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083c4:	d017      	beq.n	80083f6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80083c6:	e063      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6818      	ldr	r0, [r3, #0]
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	6899      	ldr	r1, [r3, #8]
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	685a      	ldr	r2, [r3, #4]
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	68db      	ldr	r3, [r3, #12]
 80083d8:	f000 fcbe 	bl	8008d58 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80083ea:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	68fa      	ldr	r2, [r7, #12]
 80083f2:	609a      	str	r2, [r3, #8]
      break;
 80083f4:	e04c      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6818      	ldr	r0, [r3, #0]
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	6899      	ldr	r1, [r3, #8]
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	685a      	ldr	r2, [r3, #4]
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	68db      	ldr	r3, [r3, #12]
 8008406:	f000 fca7 	bl	8008d58 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	689a      	ldr	r2, [r3, #8]
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008418:	609a      	str	r2, [r3, #8]
      break;
 800841a:	e039      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6818      	ldr	r0, [r3, #0]
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	6859      	ldr	r1, [r3, #4]
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	68db      	ldr	r3, [r3, #12]
 8008428:	461a      	mov	r2, r3
 800842a:	f000 fb65 	bl	8008af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	2150      	movs	r1, #80	; 0x50
 8008434:	4618      	mov	r0, r3
 8008436:	f000 fc74 	bl	8008d22 <TIM_ITRx_SetConfig>
      break;
 800843a:	e029      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6818      	ldr	r0, [r3, #0]
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	6859      	ldr	r1, [r3, #4]
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	68db      	ldr	r3, [r3, #12]
 8008448:	461a      	mov	r2, r3
 800844a:	f000 fbc1 	bl	8008bd0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	2160      	movs	r1, #96	; 0x60
 8008454:	4618      	mov	r0, r3
 8008456:	f000 fc64 	bl	8008d22 <TIM_ITRx_SetConfig>
      break;
 800845a:	e019      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6818      	ldr	r0, [r3, #0]
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	6859      	ldr	r1, [r3, #4]
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	461a      	mov	r2, r3
 800846a:	f000 fb45 	bl	8008af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	2140      	movs	r1, #64	; 0x40
 8008474:	4618      	mov	r0, r3
 8008476:	f000 fc54 	bl	8008d22 <TIM_ITRx_SetConfig>
      break;
 800847a:	e009      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4619      	mov	r1, r3
 8008486:	4610      	mov	r0, r2
 8008488:	f000 fc4b 	bl	8008d22 <TIM_ITRx_SetConfig>
      break;
 800848c:	e000      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800848e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2200      	movs	r2, #0
 800849c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084a0:	2300      	movs	r3, #0
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3710      	adds	r7, #16
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}
	...

080084ac <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b085      	sub	sp, #20
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80084b6:	2300      	movs	r3, #0
 80084b8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	2b0c      	cmp	r3, #12
 80084be:	d831      	bhi.n	8008524 <HAL_TIM_ReadCapturedValue+0x78>
 80084c0:	a201      	add	r2, pc, #4	; (adr r2, 80084c8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80084c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084c6:	bf00      	nop
 80084c8:	080084fd 	.word	0x080084fd
 80084cc:	08008525 	.word	0x08008525
 80084d0:	08008525 	.word	0x08008525
 80084d4:	08008525 	.word	0x08008525
 80084d8:	08008507 	.word	0x08008507
 80084dc:	08008525 	.word	0x08008525
 80084e0:	08008525 	.word	0x08008525
 80084e4:	08008525 	.word	0x08008525
 80084e8:	08008511 	.word	0x08008511
 80084ec:	08008525 	.word	0x08008525
 80084f0:	08008525 	.word	0x08008525
 80084f4:	08008525 	.word	0x08008525
 80084f8:	0800851b 	.word	0x0800851b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008502:	60fb      	str	r3, [r7, #12]

      break;
 8008504:	e00f      	b.n	8008526 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800850c:	60fb      	str	r3, [r7, #12]

      break;
 800850e:	e00a      	b.n	8008526 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008516:	60fb      	str	r3, [r7, #12]

      break;
 8008518:	e005      	b.n	8008526 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008520:	60fb      	str	r3, [r7, #12]

      break;
 8008522:	e000      	b.n	8008526 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008524:	bf00      	nop
  }

  return tmpreg;
 8008526:	68fb      	ldr	r3, [r7, #12]
}
 8008528:	4618      	mov	r0, r3
 800852a:	3714      	adds	r7, #20
 800852c:	46bd      	mov	sp, r7
 800852e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008532:	4770      	bx	lr

08008534 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008534:	b480      	push	{r7}
 8008536:	b083      	sub	sp, #12
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800853c:	bf00      	nop
 800853e:	370c      	adds	r7, #12
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008548:	b480      	push	{r7}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008550:	bf00      	nop
 8008552:	370c      	adds	r7, #12
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800855c:	b480      	push	{r7}
 800855e:	b083      	sub	sp, #12
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008564:	bf00      	nop
 8008566:	370c      	adds	r7, #12
 8008568:	46bd      	mov	sp, r7
 800856a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856e:	4770      	bx	lr

08008570 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008570:	b480      	push	{r7}
 8008572:	b085      	sub	sp, #20
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	4a40      	ldr	r2, [pc, #256]	; (8008684 <TIM_Base_SetConfig+0x114>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d013      	beq.n	80085b0 <TIM_Base_SetConfig+0x40>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800858e:	d00f      	beq.n	80085b0 <TIM_Base_SetConfig+0x40>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	4a3d      	ldr	r2, [pc, #244]	; (8008688 <TIM_Base_SetConfig+0x118>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d00b      	beq.n	80085b0 <TIM_Base_SetConfig+0x40>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	4a3c      	ldr	r2, [pc, #240]	; (800868c <TIM_Base_SetConfig+0x11c>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d007      	beq.n	80085b0 <TIM_Base_SetConfig+0x40>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	4a3b      	ldr	r2, [pc, #236]	; (8008690 <TIM_Base_SetConfig+0x120>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d003      	beq.n	80085b0 <TIM_Base_SetConfig+0x40>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	4a3a      	ldr	r2, [pc, #232]	; (8008694 <TIM_Base_SetConfig+0x124>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d108      	bne.n	80085c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	68fa      	ldr	r2, [r7, #12]
 80085be:	4313      	orrs	r3, r2
 80085c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	4a2f      	ldr	r2, [pc, #188]	; (8008684 <TIM_Base_SetConfig+0x114>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d02b      	beq.n	8008622 <TIM_Base_SetConfig+0xb2>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085d0:	d027      	beq.n	8008622 <TIM_Base_SetConfig+0xb2>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	4a2c      	ldr	r2, [pc, #176]	; (8008688 <TIM_Base_SetConfig+0x118>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d023      	beq.n	8008622 <TIM_Base_SetConfig+0xb2>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	4a2b      	ldr	r2, [pc, #172]	; (800868c <TIM_Base_SetConfig+0x11c>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d01f      	beq.n	8008622 <TIM_Base_SetConfig+0xb2>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	4a2a      	ldr	r2, [pc, #168]	; (8008690 <TIM_Base_SetConfig+0x120>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d01b      	beq.n	8008622 <TIM_Base_SetConfig+0xb2>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	4a29      	ldr	r2, [pc, #164]	; (8008694 <TIM_Base_SetConfig+0x124>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d017      	beq.n	8008622 <TIM_Base_SetConfig+0xb2>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	4a28      	ldr	r2, [pc, #160]	; (8008698 <TIM_Base_SetConfig+0x128>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d013      	beq.n	8008622 <TIM_Base_SetConfig+0xb2>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	4a27      	ldr	r2, [pc, #156]	; (800869c <TIM_Base_SetConfig+0x12c>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d00f      	beq.n	8008622 <TIM_Base_SetConfig+0xb2>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	4a26      	ldr	r2, [pc, #152]	; (80086a0 <TIM_Base_SetConfig+0x130>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d00b      	beq.n	8008622 <TIM_Base_SetConfig+0xb2>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	4a25      	ldr	r2, [pc, #148]	; (80086a4 <TIM_Base_SetConfig+0x134>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d007      	beq.n	8008622 <TIM_Base_SetConfig+0xb2>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	4a24      	ldr	r2, [pc, #144]	; (80086a8 <TIM_Base_SetConfig+0x138>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d003      	beq.n	8008622 <TIM_Base_SetConfig+0xb2>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	4a23      	ldr	r2, [pc, #140]	; (80086ac <TIM_Base_SetConfig+0x13c>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d108      	bne.n	8008634 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008628:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	68db      	ldr	r3, [r3, #12]
 800862e:	68fa      	ldr	r2, [r7, #12]
 8008630:	4313      	orrs	r3, r2
 8008632:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	695b      	ldr	r3, [r3, #20]
 800863e:	4313      	orrs	r3, r2
 8008640:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	689a      	ldr	r2, [r3, #8]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	681a      	ldr	r2, [r3, #0]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	4a0a      	ldr	r2, [pc, #40]	; (8008684 <TIM_Base_SetConfig+0x114>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d003      	beq.n	8008668 <TIM_Base_SetConfig+0xf8>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	4a0c      	ldr	r2, [pc, #48]	; (8008694 <TIM_Base_SetConfig+0x124>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d103      	bne.n	8008670 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	691a      	ldr	r2, [r3, #16]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2201      	movs	r2, #1
 8008674:	615a      	str	r2, [r3, #20]
}
 8008676:	bf00      	nop
 8008678:	3714      	adds	r7, #20
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr
 8008682:	bf00      	nop
 8008684:	40010000 	.word	0x40010000
 8008688:	40000400 	.word	0x40000400
 800868c:	40000800 	.word	0x40000800
 8008690:	40000c00 	.word	0x40000c00
 8008694:	40010400 	.word	0x40010400
 8008698:	40014000 	.word	0x40014000
 800869c:	40014400 	.word	0x40014400
 80086a0:	40014800 	.word	0x40014800
 80086a4:	40001800 	.word	0x40001800
 80086a8:	40001c00 	.word	0x40001c00
 80086ac:	40002000 	.word	0x40002000

080086b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b087      	sub	sp, #28
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6a1b      	ldr	r3, [r3, #32]
 80086be:	f023 0201 	bic.w	r2, r3, #1
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6a1b      	ldr	r3, [r3, #32]
 80086ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	699b      	ldr	r3, [r3, #24]
 80086d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f023 0303 	bic.w	r3, r3, #3
 80086e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	68fa      	ldr	r2, [r7, #12]
 80086ee:	4313      	orrs	r3, r2
 80086f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	f023 0302 	bic.w	r3, r3, #2
 80086f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	697a      	ldr	r2, [r7, #20]
 8008700:	4313      	orrs	r3, r2
 8008702:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	4a20      	ldr	r2, [pc, #128]	; (8008788 <TIM_OC1_SetConfig+0xd8>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d003      	beq.n	8008714 <TIM_OC1_SetConfig+0x64>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	4a1f      	ldr	r2, [pc, #124]	; (800878c <TIM_OC1_SetConfig+0xdc>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d10c      	bne.n	800872e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	f023 0308 	bic.w	r3, r3, #8
 800871a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	68db      	ldr	r3, [r3, #12]
 8008720:	697a      	ldr	r2, [r7, #20]
 8008722:	4313      	orrs	r3, r2
 8008724:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	f023 0304 	bic.w	r3, r3, #4
 800872c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	4a15      	ldr	r2, [pc, #84]	; (8008788 <TIM_OC1_SetConfig+0xd8>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d003      	beq.n	800873e <TIM_OC1_SetConfig+0x8e>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	4a14      	ldr	r2, [pc, #80]	; (800878c <TIM_OC1_SetConfig+0xdc>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d111      	bne.n	8008762 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008744:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800874c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	695b      	ldr	r3, [r3, #20]
 8008752:	693a      	ldr	r2, [r7, #16]
 8008754:	4313      	orrs	r3, r2
 8008756:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	699b      	ldr	r3, [r3, #24]
 800875c:	693a      	ldr	r2, [r7, #16]
 800875e:	4313      	orrs	r3, r2
 8008760:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	693a      	ldr	r2, [r7, #16]
 8008766:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	68fa      	ldr	r2, [r7, #12]
 800876c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	685a      	ldr	r2, [r3, #4]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	697a      	ldr	r2, [r7, #20]
 800877a:	621a      	str	r2, [r3, #32]
}
 800877c:	bf00      	nop
 800877e:	371c      	adds	r7, #28
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr
 8008788:	40010000 	.word	0x40010000
 800878c:	40010400 	.word	0x40010400

08008790 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008790:	b480      	push	{r7}
 8008792:	b087      	sub	sp, #28
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a1b      	ldr	r3, [r3, #32]
 800879e:	f023 0210 	bic.w	r2, r3, #16
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6a1b      	ldr	r3, [r3, #32]
 80087aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	699b      	ldr	r3, [r3, #24]
 80087b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	021b      	lsls	r3, r3, #8
 80087ce:	68fa      	ldr	r2, [r7, #12]
 80087d0:	4313      	orrs	r3, r2
 80087d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	f023 0320 	bic.w	r3, r3, #32
 80087da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	011b      	lsls	r3, r3, #4
 80087e2:	697a      	ldr	r2, [r7, #20]
 80087e4:	4313      	orrs	r3, r2
 80087e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	4a22      	ldr	r2, [pc, #136]	; (8008874 <TIM_OC2_SetConfig+0xe4>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d003      	beq.n	80087f8 <TIM_OC2_SetConfig+0x68>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	4a21      	ldr	r2, [pc, #132]	; (8008878 <TIM_OC2_SetConfig+0xe8>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d10d      	bne.n	8008814 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	68db      	ldr	r3, [r3, #12]
 8008804:	011b      	lsls	r3, r3, #4
 8008806:	697a      	ldr	r2, [r7, #20]
 8008808:	4313      	orrs	r3, r2
 800880a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008812:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	4a17      	ldr	r2, [pc, #92]	; (8008874 <TIM_OC2_SetConfig+0xe4>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d003      	beq.n	8008824 <TIM_OC2_SetConfig+0x94>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	4a16      	ldr	r2, [pc, #88]	; (8008878 <TIM_OC2_SetConfig+0xe8>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d113      	bne.n	800884c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800882a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008832:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	695b      	ldr	r3, [r3, #20]
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	693a      	ldr	r2, [r7, #16]
 800883c:	4313      	orrs	r3, r2
 800883e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	699b      	ldr	r3, [r3, #24]
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	693a      	ldr	r2, [r7, #16]
 8008848:	4313      	orrs	r3, r2
 800884a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	693a      	ldr	r2, [r7, #16]
 8008850:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	68fa      	ldr	r2, [r7, #12]
 8008856:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	685a      	ldr	r2, [r3, #4]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	697a      	ldr	r2, [r7, #20]
 8008864:	621a      	str	r2, [r3, #32]
}
 8008866:	bf00      	nop
 8008868:	371c      	adds	r7, #28
 800886a:	46bd      	mov	sp, r7
 800886c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008870:	4770      	bx	lr
 8008872:	bf00      	nop
 8008874:	40010000 	.word	0x40010000
 8008878:	40010400 	.word	0x40010400

0800887c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800887c:	b480      	push	{r7}
 800887e:	b087      	sub	sp, #28
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6a1b      	ldr	r3, [r3, #32]
 800888a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6a1b      	ldr	r3, [r3, #32]
 8008896:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	69db      	ldr	r3, [r3, #28]
 80088a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f023 0303 	bic.w	r3, r3, #3
 80088b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	68fa      	ldr	r2, [r7, #12]
 80088ba:	4313      	orrs	r3, r2
 80088bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80088be:	697b      	ldr	r3, [r7, #20]
 80088c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80088c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	689b      	ldr	r3, [r3, #8]
 80088ca:	021b      	lsls	r3, r3, #8
 80088cc:	697a      	ldr	r2, [r7, #20]
 80088ce:	4313      	orrs	r3, r2
 80088d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	4a21      	ldr	r2, [pc, #132]	; (800895c <TIM_OC3_SetConfig+0xe0>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d003      	beq.n	80088e2 <TIM_OC3_SetConfig+0x66>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	4a20      	ldr	r2, [pc, #128]	; (8008960 <TIM_OC3_SetConfig+0xe4>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d10d      	bne.n	80088fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80088e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	68db      	ldr	r3, [r3, #12]
 80088ee:	021b      	lsls	r3, r3, #8
 80088f0:	697a      	ldr	r2, [r7, #20]
 80088f2:	4313      	orrs	r3, r2
 80088f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80088fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	4a16      	ldr	r2, [pc, #88]	; (800895c <TIM_OC3_SetConfig+0xe0>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d003      	beq.n	800890e <TIM_OC3_SetConfig+0x92>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	4a15      	ldr	r2, [pc, #84]	; (8008960 <TIM_OC3_SetConfig+0xe4>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d113      	bne.n	8008936 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008914:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800891c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	695b      	ldr	r3, [r3, #20]
 8008922:	011b      	lsls	r3, r3, #4
 8008924:	693a      	ldr	r2, [r7, #16]
 8008926:	4313      	orrs	r3, r2
 8008928:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	699b      	ldr	r3, [r3, #24]
 800892e:	011b      	lsls	r3, r3, #4
 8008930:	693a      	ldr	r2, [r7, #16]
 8008932:	4313      	orrs	r3, r2
 8008934:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	693a      	ldr	r2, [r7, #16]
 800893a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	68fa      	ldr	r2, [r7, #12]
 8008940:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	685a      	ldr	r2, [r3, #4]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	697a      	ldr	r2, [r7, #20]
 800894e:	621a      	str	r2, [r3, #32]
}
 8008950:	bf00      	nop
 8008952:	371c      	adds	r7, #28
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr
 800895c:	40010000 	.word	0x40010000
 8008960:	40010400 	.word	0x40010400

08008964 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008964:	b480      	push	{r7}
 8008966:	b087      	sub	sp, #28
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6a1b      	ldr	r3, [r3, #32]
 8008972:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6a1b      	ldr	r3, [r3, #32]
 800897e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	69db      	ldr	r3, [r3, #28]
 800898a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008992:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800899a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	021b      	lsls	r3, r3, #8
 80089a2:	68fa      	ldr	r2, [r7, #12]
 80089a4:	4313      	orrs	r3, r2
 80089a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80089ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	031b      	lsls	r3, r3, #12
 80089b6:	693a      	ldr	r2, [r7, #16]
 80089b8:	4313      	orrs	r3, r2
 80089ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	4a12      	ldr	r2, [pc, #72]	; (8008a08 <TIM_OC4_SetConfig+0xa4>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d003      	beq.n	80089cc <TIM_OC4_SetConfig+0x68>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	4a11      	ldr	r2, [pc, #68]	; (8008a0c <TIM_OC4_SetConfig+0xa8>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d109      	bne.n	80089e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80089d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	695b      	ldr	r3, [r3, #20]
 80089d8:	019b      	lsls	r3, r3, #6
 80089da:	697a      	ldr	r2, [r7, #20]
 80089dc:	4313      	orrs	r3, r2
 80089de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	697a      	ldr	r2, [r7, #20]
 80089e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	68fa      	ldr	r2, [r7, #12]
 80089ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	685a      	ldr	r2, [r3, #4]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	693a      	ldr	r2, [r7, #16]
 80089f8:	621a      	str	r2, [r3, #32]
}
 80089fa:	bf00      	nop
 80089fc:	371c      	adds	r7, #28
 80089fe:	46bd      	mov	sp, r7
 8008a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a04:	4770      	bx	lr
 8008a06:	bf00      	nop
 8008a08:	40010000 	.word	0x40010000
 8008a0c:	40010400 	.word	0x40010400

08008a10 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b087      	sub	sp, #28
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	60f8      	str	r0, [r7, #12]
 8008a18:	60b9      	str	r1, [r7, #8]
 8008a1a:	607a      	str	r2, [r7, #4]
 8008a1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	6a1b      	ldr	r3, [r3, #32]
 8008a22:	f023 0201 	bic.w	r2, r3, #1
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	699b      	ldr	r3, [r3, #24]
 8008a2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6a1b      	ldr	r3, [r3, #32]
 8008a34:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	4a28      	ldr	r2, [pc, #160]	; (8008adc <TIM_TI1_SetConfig+0xcc>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d01b      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a44:	d017      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	4a25      	ldr	r2, [pc, #148]	; (8008ae0 <TIM_TI1_SetConfig+0xd0>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d013      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	4a24      	ldr	r2, [pc, #144]	; (8008ae4 <TIM_TI1_SetConfig+0xd4>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d00f      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	4a23      	ldr	r2, [pc, #140]	; (8008ae8 <TIM_TI1_SetConfig+0xd8>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d00b      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	4a22      	ldr	r2, [pc, #136]	; (8008aec <TIM_TI1_SetConfig+0xdc>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d007      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	4a21      	ldr	r2, [pc, #132]	; (8008af0 <TIM_TI1_SetConfig+0xe0>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d003      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	4a20      	ldr	r2, [pc, #128]	; (8008af4 <TIM_TI1_SetConfig+0xe4>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d101      	bne.n	8008a7a <TIM_TI1_SetConfig+0x6a>
 8008a76:	2301      	movs	r3, #1
 8008a78:	e000      	b.n	8008a7c <TIM_TI1_SetConfig+0x6c>
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d008      	beq.n	8008a92 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	f023 0303 	bic.w	r3, r3, #3
 8008a86:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008a88:	697a      	ldr	r2, [r7, #20]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	617b      	str	r3, [r7, #20]
 8008a90:	e003      	b.n	8008a9a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	f043 0301 	orr.w	r3, r3, #1
 8008a98:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008aa0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	011b      	lsls	r3, r3, #4
 8008aa6:	b2db      	uxtb	r3, r3
 8008aa8:	697a      	ldr	r2, [r7, #20]
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008aae:	693b      	ldr	r3, [r7, #16]
 8008ab0:	f023 030a 	bic.w	r3, r3, #10
 8008ab4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	f003 030a 	and.w	r3, r3, #10
 8008abc:	693a      	ldr	r2, [r7, #16]
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	697a      	ldr	r2, [r7, #20]
 8008ac6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	693a      	ldr	r2, [r7, #16]
 8008acc:	621a      	str	r2, [r3, #32]
}
 8008ace:	bf00      	nop
 8008ad0:	371c      	adds	r7, #28
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	40010000 	.word	0x40010000
 8008ae0:	40000400 	.word	0x40000400
 8008ae4:	40000800 	.word	0x40000800
 8008ae8:	40000c00 	.word	0x40000c00
 8008aec:	40010400 	.word	0x40010400
 8008af0:	40014000 	.word	0x40014000
 8008af4:	40001800 	.word	0x40001800

08008af8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008af8:	b480      	push	{r7}
 8008afa:	b087      	sub	sp, #28
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	60f8      	str	r0, [r7, #12]
 8008b00:	60b9      	str	r1, [r7, #8]
 8008b02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	6a1b      	ldr	r3, [r3, #32]
 8008b08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	6a1b      	ldr	r3, [r3, #32]
 8008b0e:	f023 0201 	bic.w	r2, r3, #1
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	699b      	ldr	r3, [r3, #24]
 8008b1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	011b      	lsls	r3, r3, #4
 8008b28:	693a      	ldr	r2, [r7, #16]
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	f023 030a 	bic.w	r3, r3, #10
 8008b34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008b36:	697a      	ldr	r2, [r7, #20]
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	693a      	ldr	r2, [r7, #16]
 8008b42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	697a      	ldr	r2, [r7, #20]
 8008b48:	621a      	str	r2, [r3, #32]
}
 8008b4a:	bf00      	nop
 8008b4c:	371c      	adds	r7, #28
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr

08008b56 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008b56:	b480      	push	{r7}
 8008b58:	b087      	sub	sp, #28
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	60f8      	str	r0, [r7, #12]
 8008b5e:	60b9      	str	r1, [r7, #8]
 8008b60:	607a      	str	r2, [r7, #4]
 8008b62:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	6a1b      	ldr	r3, [r3, #32]
 8008b68:	f023 0210 	bic.w	r2, r3, #16
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	699b      	ldr	r3, [r3, #24]
 8008b74:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	6a1b      	ldr	r3, [r3, #32]
 8008b7a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b82:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	021b      	lsls	r3, r3, #8
 8008b88:	697a      	ldr	r2, [r7, #20]
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008b94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	031b      	lsls	r3, r3, #12
 8008b9a:	b29b      	uxth	r3, r3
 8008b9c:	697a      	ldr	r2, [r7, #20]
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ba2:	693b      	ldr	r3, [r7, #16]
 8008ba4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008ba8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	011b      	lsls	r3, r3, #4
 8008bae:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008bb2:	693a      	ldr	r2, [r7, #16]
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	697a      	ldr	r2, [r7, #20]
 8008bbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	693a      	ldr	r2, [r7, #16]
 8008bc2:	621a      	str	r2, [r3, #32]
}
 8008bc4:	bf00      	nop
 8008bc6:	371c      	adds	r7, #28
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b087      	sub	sp, #28
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	60f8      	str	r0, [r7, #12]
 8008bd8:	60b9      	str	r1, [r7, #8]
 8008bda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	6a1b      	ldr	r3, [r3, #32]
 8008be0:	f023 0210 	bic.w	r2, r3, #16
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	699b      	ldr	r3, [r3, #24]
 8008bec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	6a1b      	ldr	r3, [r3, #32]
 8008bf2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008bfa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	031b      	lsls	r3, r3, #12
 8008c00:	697a      	ldr	r2, [r7, #20]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008c0c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	011b      	lsls	r3, r3, #4
 8008c12:	693a      	ldr	r2, [r7, #16]
 8008c14:	4313      	orrs	r3, r2
 8008c16:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	697a      	ldr	r2, [r7, #20]
 8008c1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	693a      	ldr	r2, [r7, #16]
 8008c22:	621a      	str	r2, [r3, #32]
}
 8008c24:	bf00      	nop
 8008c26:	371c      	adds	r7, #28
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr

08008c30 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b087      	sub	sp, #28
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	607a      	str	r2, [r7, #4]
 8008c3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6a1b      	ldr	r3, [r3, #32]
 8008c42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	69db      	ldr	r3, [r3, #28]
 8008c4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	6a1b      	ldr	r3, [r3, #32]
 8008c54:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	f023 0303 	bic.w	r3, r3, #3
 8008c5c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008c5e:	697a      	ldr	r2, [r7, #20]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008c6c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	011b      	lsls	r3, r3, #4
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	697a      	ldr	r2, [r7, #20]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008c80:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	021b      	lsls	r3, r3, #8
 8008c86:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008c8a:	693a      	ldr	r2, [r7, #16]
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	697a      	ldr	r2, [r7, #20]
 8008c94:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	693a      	ldr	r2, [r7, #16]
 8008c9a:	621a      	str	r2, [r3, #32]
}
 8008c9c:	bf00      	nop
 8008c9e:	371c      	adds	r7, #28
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr

08008ca8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b087      	sub	sp, #28
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	607a      	str	r2, [r7, #4]
 8008cb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	6a1b      	ldr	r3, [r3, #32]
 8008cba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	69db      	ldr	r3, [r3, #28]
 8008cc6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	6a1b      	ldr	r3, [r3, #32]
 8008ccc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008cd4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	021b      	lsls	r3, r3, #8
 8008cda:	697a      	ldr	r2, [r7, #20]
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008ce6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	031b      	lsls	r3, r3, #12
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	697a      	ldr	r2, [r7, #20]
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008cf4:	693b      	ldr	r3, [r7, #16]
 8008cf6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008cfa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	031b      	lsls	r3, r3, #12
 8008d00:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008d04:	693a      	ldr	r2, [r7, #16]
 8008d06:	4313      	orrs	r3, r2
 8008d08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	697a      	ldr	r2, [r7, #20]
 8008d0e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	693a      	ldr	r2, [r7, #16]
 8008d14:	621a      	str	r2, [r3, #32]
}
 8008d16:	bf00      	nop
 8008d18:	371c      	adds	r7, #28
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d20:	4770      	bx	lr

08008d22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d22:	b480      	push	{r7}
 8008d24:	b085      	sub	sp, #20
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
 8008d2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008d3a:	683a      	ldr	r2, [r7, #0]
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	f043 0307 	orr.w	r3, r3, #7
 8008d44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	609a      	str	r2, [r3, #8]
}
 8008d4c:	bf00      	nop
 8008d4e:	3714      	adds	r7, #20
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b087      	sub	sp, #28
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	60f8      	str	r0, [r7, #12]
 8008d60:	60b9      	str	r1, [r7, #8]
 8008d62:	607a      	str	r2, [r7, #4]
 8008d64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008d72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	021a      	lsls	r2, r3, #8
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	431a      	orrs	r2, r3
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	697a      	ldr	r2, [r7, #20]
 8008d82:	4313      	orrs	r3, r2
 8008d84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	697a      	ldr	r2, [r7, #20]
 8008d8a:	609a      	str	r2, [r3, #8]
}
 8008d8c:	bf00      	nop
 8008d8e:	371c      	adds	r7, #28
 8008d90:	46bd      	mov	sp, r7
 8008d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d96:	4770      	bx	lr

08008d98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b087      	sub	sp, #28
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	60f8      	str	r0, [r7, #12]
 8008da0:	60b9      	str	r1, [r7, #8]
 8008da2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	f003 031f 	and.w	r3, r3, #31
 8008daa:	2201      	movs	r2, #1
 8008dac:	fa02 f303 	lsl.w	r3, r2, r3
 8008db0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	6a1a      	ldr	r2, [r3, #32]
 8008db6:	697b      	ldr	r3, [r7, #20]
 8008db8:	43db      	mvns	r3, r3
 8008dba:	401a      	ands	r2, r3
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	6a1a      	ldr	r2, [r3, #32]
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	f003 031f 	and.w	r3, r3, #31
 8008dca:	6879      	ldr	r1, [r7, #4]
 8008dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8008dd0:	431a      	orrs	r2, r3
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	621a      	str	r2, [r3, #32]
}
 8008dd6:	bf00      	nop
 8008dd8:	371c      	adds	r7, #28
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr
	...

08008de4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b085      	sub	sp, #20
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
 8008dec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d101      	bne.n	8008dfc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008df8:	2302      	movs	r3, #2
 8008dfa:	e05a      	b.n	8008eb2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2202      	movs	r2, #2
 8008e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	685b      	ldr	r3, [r3, #4]
 8008e12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	689b      	ldr	r3, [r3, #8]
 8008e1a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	68fa      	ldr	r2, [r7, #12]
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	68fa      	ldr	r2, [r7, #12]
 8008e34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a21      	ldr	r2, [pc, #132]	; (8008ec0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d022      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e48:	d01d      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a1d      	ldr	r2, [pc, #116]	; (8008ec4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d018      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4a1b      	ldr	r2, [pc, #108]	; (8008ec8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d013      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	4a1a      	ldr	r2, [pc, #104]	; (8008ecc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d00e      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4a18      	ldr	r2, [pc, #96]	; (8008ed0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d009      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4a17      	ldr	r2, [pc, #92]	; (8008ed4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d004      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a15      	ldr	r2, [pc, #84]	; (8008ed8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d10c      	bne.n	8008ea0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	68ba      	ldr	r2, [r7, #8]
 8008e94:	4313      	orrs	r3, r2
 8008e96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	68ba      	ldr	r2, [r7, #8]
 8008e9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008eb0:	2300      	movs	r3, #0
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3714      	adds	r7, #20
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr
 8008ebe:	bf00      	nop
 8008ec0:	40010000 	.word	0x40010000
 8008ec4:	40000400 	.word	0x40000400
 8008ec8:	40000800 	.word	0x40000800
 8008ecc:	40000c00 	.word	0x40000c00
 8008ed0:	40010400 	.word	0x40010400
 8008ed4:	40014000 	.word	0x40014000
 8008ed8:	40001800 	.word	0x40001800

08008edc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ee4:	bf00      	nop
 8008ee6:	370c      	adds	r7, #12
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eee:	4770      	bx	lr

08008ef0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008ef0:	b480      	push	{r7}
 8008ef2:	b083      	sub	sp, #12
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008ef8:	bf00      	nop
 8008efa:	370c      	adds	r7, #12
 8008efc:	46bd      	mov	sp, r7
 8008efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f02:	4770      	bx	lr

08008f04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b082      	sub	sp, #8
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d101      	bne.n	8008f16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f12:	2301      	movs	r3, #1
 8008f14:	e03f      	b.n	8008f96 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008f1c:	b2db      	uxtb	r3, r3
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d106      	bne.n	8008f30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2200      	movs	r2, #0
 8008f26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f7fb fc92 	bl	8004854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2224      	movs	r2, #36	; 0x24
 8008f34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	68da      	ldr	r2, [r3, #12]
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f000 fa5f 	bl	800940c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	691a      	ldr	r2, [r3, #16]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008f5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	695a      	ldr	r2, [r3, #20]
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008f6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	68da      	ldr	r2, [r3, #12]
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008f7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2220      	movs	r2, #32
 8008f88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2220      	movs	r2, #32
 8008f90:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008f94:	2300      	movs	r3, #0
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3708      	adds	r7, #8
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}

08008f9e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f9e:	b580      	push	{r7, lr}
 8008fa0:	b088      	sub	sp, #32
 8008fa2:	af02      	add	r7, sp, #8
 8008fa4:	60f8      	str	r0, [r7, #12]
 8008fa6:	60b9      	str	r1, [r7, #8]
 8008fa8:	603b      	str	r3, [r7, #0]
 8008faa:	4613      	mov	r3, r2
 8008fac:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008fb8:	b2db      	uxtb	r3, r3
 8008fba:	2b20      	cmp	r3, #32
 8008fbc:	f040 8083 	bne.w	80090c6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d002      	beq.n	8008fcc <HAL_UART_Transmit+0x2e>
 8008fc6:	88fb      	ldrh	r3, [r7, #6]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d101      	bne.n	8008fd0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8008fcc:	2301      	movs	r3, #1
 8008fce:	e07b      	b.n	80090c8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008fd6:	2b01      	cmp	r3, #1
 8008fd8:	d101      	bne.n	8008fde <HAL_UART_Transmit+0x40>
 8008fda:	2302      	movs	r3, #2
 8008fdc:	e074      	b.n	80090c8 <HAL_UART_Transmit+0x12a>
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2201      	movs	r2, #1
 8008fe2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2221      	movs	r2, #33	; 0x21
 8008ff0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8008ff4:	f7fb fea6 	bl	8004d44 <HAL_GetTick>
 8008ff8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	88fa      	ldrh	r2, [r7, #6]
 8008ffe:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	88fa      	ldrh	r2, [r7, #6]
 8009004:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	2200      	movs	r2, #0
 800900a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800900e:	e042      	b.n	8009096 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009014:	b29b      	uxth	r3, r3
 8009016:	3b01      	subs	r3, #1
 8009018:	b29a      	uxth	r2, r3
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	689b      	ldr	r3, [r3, #8]
 8009022:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009026:	d122      	bne.n	800906e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	9300      	str	r3, [sp, #0]
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	2200      	movs	r2, #0
 8009030:	2180      	movs	r1, #128	; 0x80
 8009032:	68f8      	ldr	r0, [r7, #12]
 8009034:	f000 f96c 	bl	8009310 <UART_WaitOnFlagUntilTimeout>
 8009038:	4603      	mov	r3, r0
 800903a:	2b00      	cmp	r3, #0
 800903c:	d001      	beq.n	8009042 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800903e:	2303      	movs	r3, #3
 8009040:	e042      	b.n	80090c8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	881b      	ldrh	r3, [r3, #0]
 800904a:	461a      	mov	r2, r3
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009054:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	691b      	ldr	r3, [r3, #16]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d103      	bne.n	8009066 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	3302      	adds	r3, #2
 8009062:	60bb      	str	r3, [r7, #8]
 8009064:	e017      	b.n	8009096 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	3301      	adds	r3, #1
 800906a:	60bb      	str	r3, [r7, #8]
 800906c:	e013      	b.n	8009096 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	9300      	str	r3, [sp, #0]
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	2200      	movs	r2, #0
 8009076:	2180      	movs	r1, #128	; 0x80
 8009078:	68f8      	ldr	r0, [r7, #12]
 800907a:	f000 f949 	bl	8009310 <UART_WaitOnFlagUntilTimeout>
 800907e:	4603      	mov	r3, r0
 8009080:	2b00      	cmp	r3, #0
 8009082:	d001      	beq.n	8009088 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8009084:	2303      	movs	r3, #3
 8009086:	e01f      	b.n	80090c8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	1c5a      	adds	r2, r3, #1
 800908c:	60ba      	str	r2, [r7, #8]
 800908e:	781a      	ldrb	r2, [r3, #0]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800909a:	b29b      	uxth	r3, r3
 800909c:	2b00      	cmp	r3, #0
 800909e:	d1b7      	bne.n	8009010 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	9300      	str	r3, [sp, #0]
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	2200      	movs	r2, #0
 80090a8:	2140      	movs	r1, #64	; 0x40
 80090aa:	68f8      	ldr	r0, [r7, #12]
 80090ac:	f000 f930 	bl	8009310 <UART_WaitOnFlagUntilTimeout>
 80090b0:	4603      	mov	r3, r0
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d001      	beq.n	80090ba <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80090b6:	2303      	movs	r3, #3
 80090b8:	e006      	b.n	80090c8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2220      	movs	r2, #32
 80090be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80090c2:	2300      	movs	r3, #0
 80090c4:	e000      	b.n	80090c8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80090c6:	2302      	movs	r3, #2
  }
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3718      	adds	r7, #24
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b086      	sub	sp, #24
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	60b9      	str	r1, [r7, #8]
 80090da:	4613      	mov	r3, r2
 80090dc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80090e4:	b2db      	uxtb	r3, r3
 80090e6:	2b20      	cmp	r3, #32
 80090e8:	d166      	bne.n	80091b8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d002      	beq.n	80090f6 <HAL_UART_Receive_DMA+0x26>
 80090f0:	88fb      	ldrh	r3, [r7, #6]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d101      	bne.n	80090fa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80090f6:	2301      	movs	r3, #1
 80090f8:	e05f      	b.n	80091ba <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009100:	2b01      	cmp	r3, #1
 8009102:	d101      	bne.n	8009108 <HAL_UART_Receive_DMA+0x38>
 8009104:	2302      	movs	r3, #2
 8009106:	e058      	b.n	80091ba <HAL_UART_Receive_DMA+0xea>
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2201      	movs	r2, #1
 800910c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8009110:	68ba      	ldr	r2, [r7, #8]
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	88fa      	ldrh	r2, [r7, #6]
 800911a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2200      	movs	r2, #0
 8009120:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	2222      	movs	r2, #34	; 0x22
 8009126:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800912e:	4a25      	ldr	r2, [pc, #148]	; (80091c4 <HAL_UART_Receive_DMA+0xf4>)
 8009130:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009136:	4a24      	ldr	r2, [pc, #144]	; (80091c8 <HAL_UART_Receive_DMA+0xf8>)
 8009138:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800913e:	4a23      	ldr	r2, [pc, #140]	; (80091cc <HAL_UART_Receive_DMA+0xfc>)
 8009140:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009146:	2200      	movs	r2, #0
 8009148:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800914a:	f107 0308 	add.w	r3, r7, #8
 800914e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	3304      	adds	r3, #4
 800915a:	4619      	mov	r1, r3
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	681a      	ldr	r2, [r3, #0]
 8009160:	88fb      	ldrh	r3, [r7, #6]
 8009162:	f7fb ffdd 	bl	8005120 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8009166:	2300      	movs	r3, #0
 8009168:	613b      	str	r3, [r7, #16]
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	613b      	str	r3, [r7, #16]
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	685b      	ldr	r3, [r3, #4]
 8009178:	613b      	str	r3, [r7, #16]
 800917a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	2200      	movs	r2, #0
 8009180:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	68da      	ldr	r2, [r3, #12]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009192:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	695a      	ldr	r2, [r3, #20]
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f042 0201 	orr.w	r2, r2, #1
 80091a2:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	695a      	ldr	r2, [r3, #20]
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80091b2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80091b4:	2300      	movs	r3, #0
 80091b6:	e000      	b.n	80091ba <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80091b8:	2302      	movs	r3, #2
  }
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3718      	adds	r7, #24
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}
 80091c2:	bf00      	nop
 80091c4:	080091f9 	.word	0x080091f9
 80091c8:	08009261 	.word	0x08009261
 80091cc:	0800927d 	.word	0x0800927d

080091d0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80091d0:	b480      	push	{r7}
 80091d2:	b083      	sub	sp, #12
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80091d8:	bf00      	nop
 80091da:	370c      	adds	r7, #12
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr

080091e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80091e4:	b480      	push	{r7}
 80091e6:	b083      	sub	sp, #12
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80091ec:	bf00      	nop
 80091ee:	370c      	adds	r7, #12
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr

080091f8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009204:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009210:	2b00      	cmp	r3, #0
 8009212:	d11e      	bne.n	8009252 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	2200      	movs	r2, #0
 8009218:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	68da      	ldr	r2, [r3, #12]
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009228:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	695a      	ldr	r2, [r3, #20]
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f022 0201 	bic.w	r2, r2, #1
 8009238:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	695a      	ldr	r2, [r3, #20]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009248:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2220      	movs	r2, #32
 800924e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8009252:	68f8      	ldr	r0, [r7, #12]
 8009254:	f7fa f96e 	bl	8003534 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009258:	bf00      	nop
 800925a:	3710      	adds	r7, #16
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}

08009260 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b084      	sub	sp, #16
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800926c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800926e:	68f8      	ldr	r0, [r7, #12]
 8009270:	f7ff ffae 	bl	80091d0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009274:	bf00      	nop
 8009276:	3710      	adds	r7, #16
 8009278:	46bd      	mov	sp, r7
 800927a:	bd80      	pop	{r7, pc}

0800927c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b084      	sub	sp, #16
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009284:	2300      	movs	r3, #0
 8009286:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800928c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	695b      	ldr	r3, [r3, #20]
 8009294:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009298:	2b80      	cmp	r3, #128	; 0x80
 800929a:	bf0c      	ite	eq
 800929c:	2301      	moveq	r3, #1
 800929e:	2300      	movne	r3, #0
 80092a0:	b2db      	uxtb	r3, r3
 80092a2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80092aa:	b2db      	uxtb	r3, r3
 80092ac:	2b21      	cmp	r3, #33	; 0x21
 80092ae:	d108      	bne.n	80092c2 <UART_DMAError+0x46>
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d005      	beq.n	80092c2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	2200      	movs	r2, #0
 80092ba:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80092bc:	68b8      	ldr	r0, [r7, #8]
 80092be:	f000 f871 	bl	80093a4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	695b      	ldr	r3, [r3, #20]
 80092c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092cc:	2b40      	cmp	r3, #64	; 0x40
 80092ce:	bf0c      	ite	eq
 80092d0:	2301      	moveq	r3, #1
 80092d2:	2300      	movne	r3, #0
 80092d4:	b2db      	uxtb	r3, r3
 80092d6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80092de:	b2db      	uxtb	r3, r3
 80092e0:	2b22      	cmp	r3, #34	; 0x22
 80092e2:	d108      	bne.n	80092f6 <UART_DMAError+0x7a>
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d005      	beq.n	80092f6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	2200      	movs	r2, #0
 80092ee:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80092f0:	68b8      	ldr	r0, [r7, #8]
 80092f2:	f000 f86d 	bl	80093d0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092fa:	f043 0210 	orr.w	r2, r3, #16
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009302:	68b8      	ldr	r0, [r7, #8]
 8009304:	f7ff ff6e 	bl	80091e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009308:	bf00      	nop
 800930a:	3710      	adds	r7, #16
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}

08009310 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b084      	sub	sp, #16
 8009314:	af00      	add	r7, sp, #0
 8009316:	60f8      	str	r0, [r7, #12]
 8009318:	60b9      	str	r1, [r7, #8]
 800931a:	603b      	str	r3, [r7, #0]
 800931c:	4613      	mov	r3, r2
 800931e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009320:	e02c      	b.n	800937c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009322:	69bb      	ldr	r3, [r7, #24]
 8009324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009328:	d028      	beq.n	800937c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800932a:	69bb      	ldr	r3, [r7, #24]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d007      	beq.n	8009340 <UART_WaitOnFlagUntilTimeout+0x30>
 8009330:	f7fb fd08 	bl	8004d44 <HAL_GetTick>
 8009334:	4602      	mov	r2, r0
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	1ad3      	subs	r3, r2, r3
 800933a:	69ba      	ldr	r2, [r7, #24]
 800933c:	429a      	cmp	r2, r3
 800933e:	d21d      	bcs.n	800937c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	68da      	ldr	r2, [r3, #12]
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800934e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	695a      	ldr	r2, [r3, #20]
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f022 0201 	bic.w	r2, r2, #1
 800935e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2220      	movs	r2, #32
 8009364:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2220      	movs	r2, #32
 800936c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2200      	movs	r2, #0
 8009374:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8009378:	2303      	movs	r3, #3
 800937a:	e00f      	b.n	800939c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681a      	ldr	r2, [r3, #0]
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	4013      	ands	r3, r2
 8009386:	68ba      	ldr	r2, [r7, #8]
 8009388:	429a      	cmp	r2, r3
 800938a:	bf0c      	ite	eq
 800938c:	2301      	moveq	r3, #1
 800938e:	2300      	movne	r3, #0
 8009390:	b2db      	uxtb	r3, r3
 8009392:	461a      	mov	r2, r3
 8009394:	79fb      	ldrb	r3, [r7, #7]
 8009396:	429a      	cmp	r2, r3
 8009398:	d0c3      	beq.n	8009322 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800939a:	2300      	movs	r3, #0
}
 800939c:	4618      	mov	r0, r3
 800939e:	3710      	adds	r7, #16
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}

080093a4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b083      	sub	sp, #12
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	68da      	ldr	r2, [r3, #12]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80093ba:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2220      	movs	r2, #32
 80093c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80093c4:	bf00      	nop
 80093c6:	370c      	adds	r7, #12
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr

080093d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b083      	sub	sp, #12
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	68da      	ldr	r2, [r3, #12]
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80093e6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	695a      	ldr	r2, [r3, #20]
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f022 0201 	bic.w	r2, r2, #1
 80093f6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2220      	movs	r2, #32
 80093fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009400:	bf00      	nop
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr

0800940c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800940c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009410:	b085      	sub	sp, #20
 8009412:	af00      	add	r7, sp, #0
 8009414:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	691b      	ldr	r3, [r3, #16]
 800941c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	68da      	ldr	r2, [r3, #12]
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	430a      	orrs	r2, r1
 800942a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	689a      	ldr	r2, [r3, #8]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	691b      	ldr	r3, [r3, #16]
 8009434:	431a      	orrs	r2, r3
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	695b      	ldr	r3, [r3, #20]
 800943a:	431a      	orrs	r2, r3
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	69db      	ldr	r3, [r3, #28]
 8009440:	4313      	orrs	r3, r2
 8009442:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800944e:	f023 030c 	bic.w	r3, r3, #12
 8009452:	687a      	ldr	r2, [r7, #4]
 8009454:	6812      	ldr	r2, [r2, #0]
 8009456:	68f9      	ldr	r1, [r7, #12]
 8009458:	430b      	orrs	r3, r1
 800945a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	695b      	ldr	r3, [r3, #20]
 8009462:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	699a      	ldr	r2, [r3, #24]
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	430a      	orrs	r2, r1
 8009470:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	69db      	ldr	r3, [r3, #28]
 8009476:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800947a:	f040 818b 	bne.w	8009794 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4ac1      	ldr	r2, [pc, #772]	; (8009788 <UART_SetConfig+0x37c>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d005      	beq.n	8009494 <UART_SetConfig+0x88>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	4abf      	ldr	r2, [pc, #764]	; (800978c <UART_SetConfig+0x380>)
 800948e:	4293      	cmp	r3, r2
 8009490:	f040 80bd 	bne.w	800960e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009494:	f7fe fb24 	bl	8007ae0 <HAL_RCC_GetPCLK2Freq>
 8009498:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	461d      	mov	r5, r3
 800949e:	f04f 0600 	mov.w	r6, #0
 80094a2:	46a8      	mov	r8, r5
 80094a4:	46b1      	mov	r9, r6
 80094a6:	eb18 0308 	adds.w	r3, r8, r8
 80094aa:	eb49 0409 	adc.w	r4, r9, r9
 80094ae:	4698      	mov	r8, r3
 80094b0:	46a1      	mov	r9, r4
 80094b2:	eb18 0805 	adds.w	r8, r8, r5
 80094b6:	eb49 0906 	adc.w	r9, r9, r6
 80094ba:	f04f 0100 	mov.w	r1, #0
 80094be:	f04f 0200 	mov.w	r2, #0
 80094c2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80094c6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80094ca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80094ce:	4688      	mov	r8, r1
 80094d0:	4691      	mov	r9, r2
 80094d2:	eb18 0005 	adds.w	r0, r8, r5
 80094d6:	eb49 0106 	adc.w	r1, r9, r6
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	685b      	ldr	r3, [r3, #4]
 80094de:	461d      	mov	r5, r3
 80094e0:	f04f 0600 	mov.w	r6, #0
 80094e4:	196b      	adds	r3, r5, r5
 80094e6:	eb46 0406 	adc.w	r4, r6, r6
 80094ea:	461a      	mov	r2, r3
 80094ec:	4623      	mov	r3, r4
 80094ee:	f7f7 fbfb 	bl	8000ce8 <__aeabi_uldivmod>
 80094f2:	4603      	mov	r3, r0
 80094f4:	460c      	mov	r4, r1
 80094f6:	461a      	mov	r2, r3
 80094f8:	4ba5      	ldr	r3, [pc, #660]	; (8009790 <UART_SetConfig+0x384>)
 80094fa:	fba3 2302 	umull	r2, r3, r3, r2
 80094fe:	095b      	lsrs	r3, r3, #5
 8009500:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	461d      	mov	r5, r3
 8009508:	f04f 0600 	mov.w	r6, #0
 800950c:	46a9      	mov	r9, r5
 800950e:	46b2      	mov	sl, r6
 8009510:	eb19 0309 	adds.w	r3, r9, r9
 8009514:	eb4a 040a 	adc.w	r4, sl, sl
 8009518:	4699      	mov	r9, r3
 800951a:	46a2      	mov	sl, r4
 800951c:	eb19 0905 	adds.w	r9, r9, r5
 8009520:	eb4a 0a06 	adc.w	sl, sl, r6
 8009524:	f04f 0100 	mov.w	r1, #0
 8009528:	f04f 0200 	mov.w	r2, #0
 800952c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009530:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009534:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009538:	4689      	mov	r9, r1
 800953a:	4692      	mov	sl, r2
 800953c:	eb19 0005 	adds.w	r0, r9, r5
 8009540:	eb4a 0106 	adc.w	r1, sl, r6
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	461d      	mov	r5, r3
 800954a:	f04f 0600 	mov.w	r6, #0
 800954e:	196b      	adds	r3, r5, r5
 8009550:	eb46 0406 	adc.w	r4, r6, r6
 8009554:	461a      	mov	r2, r3
 8009556:	4623      	mov	r3, r4
 8009558:	f7f7 fbc6 	bl	8000ce8 <__aeabi_uldivmod>
 800955c:	4603      	mov	r3, r0
 800955e:	460c      	mov	r4, r1
 8009560:	461a      	mov	r2, r3
 8009562:	4b8b      	ldr	r3, [pc, #556]	; (8009790 <UART_SetConfig+0x384>)
 8009564:	fba3 1302 	umull	r1, r3, r3, r2
 8009568:	095b      	lsrs	r3, r3, #5
 800956a:	2164      	movs	r1, #100	; 0x64
 800956c:	fb01 f303 	mul.w	r3, r1, r3
 8009570:	1ad3      	subs	r3, r2, r3
 8009572:	00db      	lsls	r3, r3, #3
 8009574:	3332      	adds	r3, #50	; 0x32
 8009576:	4a86      	ldr	r2, [pc, #536]	; (8009790 <UART_SetConfig+0x384>)
 8009578:	fba2 2303 	umull	r2, r3, r2, r3
 800957c:	095b      	lsrs	r3, r3, #5
 800957e:	005b      	lsls	r3, r3, #1
 8009580:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009584:	4498      	add	r8, r3
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	461d      	mov	r5, r3
 800958a:	f04f 0600 	mov.w	r6, #0
 800958e:	46a9      	mov	r9, r5
 8009590:	46b2      	mov	sl, r6
 8009592:	eb19 0309 	adds.w	r3, r9, r9
 8009596:	eb4a 040a 	adc.w	r4, sl, sl
 800959a:	4699      	mov	r9, r3
 800959c:	46a2      	mov	sl, r4
 800959e:	eb19 0905 	adds.w	r9, r9, r5
 80095a2:	eb4a 0a06 	adc.w	sl, sl, r6
 80095a6:	f04f 0100 	mov.w	r1, #0
 80095aa:	f04f 0200 	mov.w	r2, #0
 80095ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80095b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80095b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80095ba:	4689      	mov	r9, r1
 80095bc:	4692      	mov	sl, r2
 80095be:	eb19 0005 	adds.w	r0, r9, r5
 80095c2:	eb4a 0106 	adc.w	r1, sl, r6
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	685b      	ldr	r3, [r3, #4]
 80095ca:	461d      	mov	r5, r3
 80095cc:	f04f 0600 	mov.w	r6, #0
 80095d0:	196b      	adds	r3, r5, r5
 80095d2:	eb46 0406 	adc.w	r4, r6, r6
 80095d6:	461a      	mov	r2, r3
 80095d8:	4623      	mov	r3, r4
 80095da:	f7f7 fb85 	bl	8000ce8 <__aeabi_uldivmod>
 80095de:	4603      	mov	r3, r0
 80095e0:	460c      	mov	r4, r1
 80095e2:	461a      	mov	r2, r3
 80095e4:	4b6a      	ldr	r3, [pc, #424]	; (8009790 <UART_SetConfig+0x384>)
 80095e6:	fba3 1302 	umull	r1, r3, r3, r2
 80095ea:	095b      	lsrs	r3, r3, #5
 80095ec:	2164      	movs	r1, #100	; 0x64
 80095ee:	fb01 f303 	mul.w	r3, r1, r3
 80095f2:	1ad3      	subs	r3, r2, r3
 80095f4:	00db      	lsls	r3, r3, #3
 80095f6:	3332      	adds	r3, #50	; 0x32
 80095f8:	4a65      	ldr	r2, [pc, #404]	; (8009790 <UART_SetConfig+0x384>)
 80095fa:	fba2 2303 	umull	r2, r3, r2, r3
 80095fe:	095b      	lsrs	r3, r3, #5
 8009600:	f003 0207 	and.w	r2, r3, #7
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4442      	add	r2, r8
 800960a:	609a      	str	r2, [r3, #8]
 800960c:	e26f      	b.n	8009aee <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800960e:	f7fe fa53 	bl	8007ab8 <HAL_RCC_GetPCLK1Freq>
 8009612:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	461d      	mov	r5, r3
 8009618:	f04f 0600 	mov.w	r6, #0
 800961c:	46a8      	mov	r8, r5
 800961e:	46b1      	mov	r9, r6
 8009620:	eb18 0308 	adds.w	r3, r8, r8
 8009624:	eb49 0409 	adc.w	r4, r9, r9
 8009628:	4698      	mov	r8, r3
 800962a:	46a1      	mov	r9, r4
 800962c:	eb18 0805 	adds.w	r8, r8, r5
 8009630:	eb49 0906 	adc.w	r9, r9, r6
 8009634:	f04f 0100 	mov.w	r1, #0
 8009638:	f04f 0200 	mov.w	r2, #0
 800963c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009640:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009644:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009648:	4688      	mov	r8, r1
 800964a:	4691      	mov	r9, r2
 800964c:	eb18 0005 	adds.w	r0, r8, r5
 8009650:	eb49 0106 	adc.w	r1, r9, r6
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	685b      	ldr	r3, [r3, #4]
 8009658:	461d      	mov	r5, r3
 800965a:	f04f 0600 	mov.w	r6, #0
 800965e:	196b      	adds	r3, r5, r5
 8009660:	eb46 0406 	adc.w	r4, r6, r6
 8009664:	461a      	mov	r2, r3
 8009666:	4623      	mov	r3, r4
 8009668:	f7f7 fb3e 	bl	8000ce8 <__aeabi_uldivmod>
 800966c:	4603      	mov	r3, r0
 800966e:	460c      	mov	r4, r1
 8009670:	461a      	mov	r2, r3
 8009672:	4b47      	ldr	r3, [pc, #284]	; (8009790 <UART_SetConfig+0x384>)
 8009674:	fba3 2302 	umull	r2, r3, r3, r2
 8009678:	095b      	lsrs	r3, r3, #5
 800967a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	461d      	mov	r5, r3
 8009682:	f04f 0600 	mov.w	r6, #0
 8009686:	46a9      	mov	r9, r5
 8009688:	46b2      	mov	sl, r6
 800968a:	eb19 0309 	adds.w	r3, r9, r9
 800968e:	eb4a 040a 	adc.w	r4, sl, sl
 8009692:	4699      	mov	r9, r3
 8009694:	46a2      	mov	sl, r4
 8009696:	eb19 0905 	adds.w	r9, r9, r5
 800969a:	eb4a 0a06 	adc.w	sl, sl, r6
 800969e:	f04f 0100 	mov.w	r1, #0
 80096a2:	f04f 0200 	mov.w	r2, #0
 80096a6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80096aa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80096ae:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80096b2:	4689      	mov	r9, r1
 80096b4:	4692      	mov	sl, r2
 80096b6:	eb19 0005 	adds.w	r0, r9, r5
 80096ba:	eb4a 0106 	adc.w	r1, sl, r6
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	685b      	ldr	r3, [r3, #4]
 80096c2:	461d      	mov	r5, r3
 80096c4:	f04f 0600 	mov.w	r6, #0
 80096c8:	196b      	adds	r3, r5, r5
 80096ca:	eb46 0406 	adc.w	r4, r6, r6
 80096ce:	461a      	mov	r2, r3
 80096d0:	4623      	mov	r3, r4
 80096d2:	f7f7 fb09 	bl	8000ce8 <__aeabi_uldivmod>
 80096d6:	4603      	mov	r3, r0
 80096d8:	460c      	mov	r4, r1
 80096da:	461a      	mov	r2, r3
 80096dc:	4b2c      	ldr	r3, [pc, #176]	; (8009790 <UART_SetConfig+0x384>)
 80096de:	fba3 1302 	umull	r1, r3, r3, r2
 80096e2:	095b      	lsrs	r3, r3, #5
 80096e4:	2164      	movs	r1, #100	; 0x64
 80096e6:	fb01 f303 	mul.w	r3, r1, r3
 80096ea:	1ad3      	subs	r3, r2, r3
 80096ec:	00db      	lsls	r3, r3, #3
 80096ee:	3332      	adds	r3, #50	; 0x32
 80096f0:	4a27      	ldr	r2, [pc, #156]	; (8009790 <UART_SetConfig+0x384>)
 80096f2:	fba2 2303 	umull	r2, r3, r2, r3
 80096f6:	095b      	lsrs	r3, r3, #5
 80096f8:	005b      	lsls	r3, r3, #1
 80096fa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80096fe:	4498      	add	r8, r3
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	461d      	mov	r5, r3
 8009704:	f04f 0600 	mov.w	r6, #0
 8009708:	46a9      	mov	r9, r5
 800970a:	46b2      	mov	sl, r6
 800970c:	eb19 0309 	adds.w	r3, r9, r9
 8009710:	eb4a 040a 	adc.w	r4, sl, sl
 8009714:	4699      	mov	r9, r3
 8009716:	46a2      	mov	sl, r4
 8009718:	eb19 0905 	adds.w	r9, r9, r5
 800971c:	eb4a 0a06 	adc.w	sl, sl, r6
 8009720:	f04f 0100 	mov.w	r1, #0
 8009724:	f04f 0200 	mov.w	r2, #0
 8009728:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800972c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009730:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009734:	4689      	mov	r9, r1
 8009736:	4692      	mov	sl, r2
 8009738:	eb19 0005 	adds.w	r0, r9, r5
 800973c:	eb4a 0106 	adc.w	r1, sl, r6
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	685b      	ldr	r3, [r3, #4]
 8009744:	461d      	mov	r5, r3
 8009746:	f04f 0600 	mov.w	r6, #0
 800974a:	196b      	adds	r3, r5, r5
 800974c:	eb46 0406 	adc.w	r4, r6, r6
 8009750:	461a      	mov	r2, r3
 8009752:	4623      	mov	r3, r4
 8009754:	f7f7 fac8 	bl	8000ce8 <__aeabi_uldivmod>
 8009758:	4603      	mov	r3, r0
 800975a:	460c      	mov	r4, r1
 800975c:	461a      	mov	r2, r3
 800975e:	4b0c      	ldr	r3, [pc, #48]	; (8009790 <UART_SetConfig+0x384>)
 8009760:	fba3 1302 	umull	r1, r3, r3, r2
 8009764:	095b      	lsrs	r3, r3, #5
 8009766:	2164      	movs	r1, #100	; 0x64
 8009768:	fb01 f303 	mul.w	r3, r1, r3
 800976c:	1ad3      	subs	r3, r2, r3
 800976e:	00db      	lsls	r3, r3, #3
 8009770:	3332      	adds	r3, #50	; 0x32
 8009772:	4a07      	ldr	r2, [pc, #28]	; (8009790 <UART_SetConfig+0x384>)
 8009774:	fba2 2303 	umull	r2, r3, r2, r3
 8009778:	095b      	lsrs	r3, r3, #5
 800977a:	f003 0207 	and.w	r2, r3, #7
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	4442      	add	r2, r8
 8009784:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8009786:	e1b2      	b.n	8009aee <UART_SetConfig+0x6e2>
 8009788:	40011000 	.word	0x40011000
 800978c:	40011400 	.word	0x40011400
 8009790:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4ad7      	ldr	r2, [pc, #860]	; (8009af8 <UART_SetConfig+0x6ec>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d005      	beq.n	80097aa <UART_SetConfig+0x39e>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4ad6      	ldr	r2, [pc, #856]	; (8009afc <UART_SetConfig+0x6f0>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	f040 80d1 	bne.w	800994c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80097aa:	f7fe f999 	bl	8007ae0 <HAL_RCC_GetPCLK2Freq>
 80097ae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	469a      	mov	sl, r3
 80097b4:	f04f 0b00 	mov.w	fp, #0
 80097b8:	46d0      	mov	r8, sl
 80097ba:	46d9      	mov	r9, fp
 80097bc:	eb18 0308 	adds.w	r3, r8, r8
 80097c0:	eb49 0409 	adc.w	r4, r9, r9
 80097c4:	4698      	mov	r8, r3
 80097c6:	46a1      	mov	r9, r4
 80097c8:	eb18 080a 	adds.w	r8, r8, sl
 80097cc:	eb49 090b 	adc.w	r9, r9, fp
 80097d0:	f04f 0100 	mov.w	r1, #0
 80097d4:	f04f 0200 	mov.w	r2, #0
 80097d8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80097dc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80097e0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80097e4:	4688      	mov	r8, r1
 80097e6:	4691      	mov	r9, r2
 80097e8:	eb1a 0508 	adds.w	r5, sl, r8
 80097ec:	eb4b 0609 	adc.w	r6, fp, r9
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	4619      	mov	r1, r3
 80097f6:	f04f 0200 	mov.w	r2, #0
 80097fa:	f04f 0300 	mov.w	r3, #0
 80097fe:	f04f 0400 	mov.w	r4, #0
 8009802:	0094      	lsls	r4, r2, #2
 8009804:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009808:	008b      	lsls	r3, r1, #2
 800980a:	461a      	mov	r2, r3
 800980c:	4623      	mov	r3, r4
 800980e:	4628      	mov	r0, r5
 8009810:	4631      	mov	r1, r6
 8009812:	f7f7 fa69 	bl	8000ce8 <__aeabi_uldivmod>
 8009816:	4603      	mov	r3, r0
 8009818:	460c      	mov	r4, r1
 800981a:	461a      	mov	r2, r3
 800981c:	4bb8      	ldr	r3, [pc, #736]	; (8009b00 <UART_SetConfig+0x6f4>)
 800981e:	fba3 2302 	umull	r2, r3, r3, r2
 8009822:	095b      	lsrs	r3, r3, #5
 8009824:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	469b      	mov	fp, r3
 800982c:	f04f 0c00 	mov.w	ip, #0
 8009830:	46d9      	mov	r9, fp
 8009832:	46e2      	mov	sl, ip
 8009834:	eb19 0309 	adds.w	r3, r9, r9
 8009838:	eb4a 040a 	adc.w	r4, sl, sl
 800983c:	4699      	mov	r9, r3
 800983e:	46a2      	mov	sl, r4
 8009840:	eb19 090b 	adds.w	r9, r9, fp
 8009844:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009848:	f04f 0100 	mov.w	r1, #0
 800984c:	f04f 0200 	mov.w	r2, #0
 8009850:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009854:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009858:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800985c:	4689      	mov	r9, r1
 800985e:	4692      	mov	sl, r2
 8009860:	eb1b 0509 	adds.w	r5, fp, r9
 8009864:	eb4c 060a 	adc.w	r6, ip, sl
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	4619      	mov	r1, r3
 800986e:	f04f 0200 	mov.w	r2, #0
 8009872:	f04f 0300 	mov.w	r3, #0
 8009876:	f04f 0400 	mov.w	r4, #0
 800987a:	0094      	lsls	r4, r2, #2
 800987c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009880:	008b      	lsls	r3, r1, #2
 8009882:	461a      	mov	r2, r3
 8009884:	4623      	mov	r3, r4
 8009886:	4628      	mov	r0, r5
 8009888:	4631      	mov	r1, r6
 800988a:	f7f7 fa2d 	bl	8000ce8 <__aeabi_uldivmod>
 800988e:	4603      	mov	r3, r0
 8009890:	460c      	mov	r4, r1
 8009892:	461a      	mov	r2, r3
 8009894:	4b9a      	ldr	r3, [pc, #616]	; (8009b00 <UART_SetConfig+0x6f4>)
 8009896:	fba3 1302 	umull	r1, r3, r3, r2
 800989a:	095b      	lsrs	r3, r3, #5
 800989c:	2164      	movs	r1, #100	; 0x64
 800989e:	fb01 f303 	mul.w	r3, r1, r3
 80098a2:	1ad3      	subs	r3, r2, r3
 80098a4:	011b      	lsls	r3, r3, #4
 80098a6:	3332      	adds	r3, #50	; 0x32
 80098a8:	4a95      	ldr	r2, [pc, #596]	; (8009b00 <UART_SetConfig+0x6f4>)
 80098aa:	fba2 2303 	umull	r2, r3, r2, r3
 80098ae:	095b      	lsrs	r3, r3, #5
 80098b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80098b4:	4498      	add	r8, r3
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	469b      	mov	fp, r3
 80098ba:	f04f 0c00 	mov.w	ip, #0
 80098be:	46d9      	mov	r9, fp
 80098c0:	46e2      	mov	sl, ip
 80098c2:	eb19 0309 	adds.w	r3, r9, r9
 80098c6:	eb4a 040a 	adc.w	r4, sl, sl
 80098ca:	4699      	mov	r9, r3
 80098cc:	46a2      	mov	sl, r4
 80098ce:	eb19 090b 	adds.w	r9, r9, fp
 80098d2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80098d6:	f04f 0100 	mov.w	r1, #0
 80098da:	f04f 0200 	mov.w	r2, #0
 80098de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80098e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80098e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80098ea:	4689      	mov	r9, r1
 80098ec:	4692      	mov	sl, r2
 80098ee:	eb1b 0509 	adds.w	r5, fp, r9
 80098f2:	eb4c 060a 	adc.w	r6, ip, sl
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	4619      	mov	r1, r3
 80098fc:	f04f 0200 	mov.w	r2, #0
 8009900:	f04f 0300 	mov.w	r3, #0
 8009904:	f04f 0400 	mov.w	r4, #0
 8009908:	0094      	lsls	r4, r2, #2
 800990a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800990e:	008b      	lsls	r3, r1, #2
 8009910:	461a      	mov	r2, r3
 8009912:	4623      	mov	r3, r4
 8009914:	4628      	mov	r0, r5
 8009916:	4631      	mov	r1, r6
 8009918:	f7f7 f9e6 	bl	8000ce8 <__aeabi_uldivmod>
 800991c:	4603      	mov	r3, r0
 800991e:	460c      	mov	r4, r1
 8009920:	461a      	mov	r2, r3
 8009922:	4b77      	ldr	r3, [pc, #476]	; (8009b00 <UART_SetConfig+0x6f4>)
 8009924:	fba3 1302 	umull	r1, r3, r3, r2
 8009928:	095b      	lsrs	r3, r3, #5
 800992a:	2164      	movs	r1, #100	; 0x64
 800992c:	fb01 f303 	mul.w	r3, r1, r3
 8009930:	1ad3      	subs	r3, r2, r3
 8009932:	011b      	lsls	r3, r3, #4
 8009934:	3332      	adds	r3, #50	; 0x32
 8009936:	4a72      	ldr	r2, [pc, #456]	; (8009b00 <UART_SetConfig+0x6f4>)
 8009938:	fba2 2303 	umull	r2, r3, r2, r3
 800993c:	095b      	lsrs	r3, r3, #5
 800993e:	f003 020f 	and.w	r2, r3, #15
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4442      	add	r2, r8
 8009948:	609a      	str	r2, [r3, #8]
 800994a:	e0d0      	b.n	8009aee <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800994c:	f7fe f8b4 	bl	8007ab8 <HAL_RCC_GetPCLK1Freq>
 8009950:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	469a      	mov	sl, r3
 8009956:	f04f 0b00 	mov.w	fp, #0
 800995a:	46d0      	mov	r8, sl
 800995c:	46d9      	mov	r9, fp
 800995e:	eb18 0308 	adds.w	r3, r8, r8
 8009962:	eb49 0409 	adc.w	r4, r9, r9
 8009966:	4698      	mov	r8, r3
 8009968:	46a1      	mov	r9, r4
 800996a:	eb18 080a 	adds.w	r8, r8, sl
 800996e:	eb49 090b 	adc.w	r9, r9, fp
 8009972:	f04f 0100 	mov.w	r1, #0
 8009976:	f04f 0200 	mov.w	r2, #0
 800997a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800997e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009982:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009986:	4688      	mov	r8, r1
 8009988:	4691      	mov	r9, r2
 800998a:	eb1a 0508 	adds.w	r5, sl, r8
 800998e:	eb4b 0609 	adc.w	r6, fp, r9
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	685b      	ldr	r3, [r3, #4]
 8009996:	4619      	mov	r1, r3
 8009998:	f04f 0200 	mov.w	r2, #0
 800999c:	f04f 0300 	mov.w	r3, #0
 80099a0:	f04f 0400 	mov.w	r4, #0
 80099a4:	0094      	lsls	r4, r2, #2
 80099a6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80099aa:	008b      	lsls	r3, r1, #2
 80099ac:	461a      	mov	r2, r3
 80099ae:	4623      	mov	r3, r4
 80099b0:	4628      	mov	r0, r5
 80099b2:	4631      	mov	r1, r6
 80099b4:	f7f7 f998 	bl	8000ce8 <__aeabi_uldivmod>
 80099b8:	4603      	mov	r3, r0
 80099ba:	460c      	mov	r4, r1
 80099bc:	461a      	mov	r2, r3
 80099be:	4b50      	ldr	r3, [pc, #320]	; (8009b00 <UART_SetConfig+0x6f4>)
 80099c0:	fba3 2302 	umull	r2, r3, r3, r2
 80099c4:	095b      	lsrs	r3, r3, #5
 80099c6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	469b      	mov	fp, r3
 80099ce:	f04f 0c00 	mov.w	ip, #0
 80099d2:	46d9      	mov	r9, fp
 80099d4:	46e2      	mov	sl, ip
 80099d6:	eb19 0309 	adds.w	r3, r9, r9
 80099da:	eb4a 040a 	adc.w	r4, sl, sl
 80099de:	4699      	mov	r9, r3
 80099e0:	46a2      	mov	sl, r4
 80099e2:	eb19 090b 	adds.w	r9, r9, fp
 80099e6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80099ea:	f04f 0100 	mov.w	r1, #0
 80099ee:	f04f 0200 	mov.w	r2, #0
 80099f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80099f6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80099fa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80099fe:	4689      	mov	r9, r1
 8009a00:	4692      	mov	sl, r2
 8009a02:	eb1b 0509 	adds.w	r5, fp, r9
 8009a06:	eb4c 060a 	adc.w	r6, ip, sl
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	685b      	ldr	r3, [r3, #4]
 8009a0e:	4619      	mov	r1, r3
 8009a10:	f04f 0200 	mov.w	r2, #0
 8009a14:	f04f 0300 	mov.w	r3, #0
 8009a18:	f04f 0400 	mov.w	r4, #0
 8009a1c:	0094      	lsls	r4, r2, #2
 8009a1e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009a22:	008b      	lsls	r3, r1, #2
 8009a24:	461a      	mov	r2, r3
 8009a26:	4623      	mov	r3, r4
 8009a28:	4628      	mov	r0, r5
 8009a2a:	4631      	mov	r1, r6
 8009a2c:	f7f7 f95c 	bl	8000ce8 <__aeabi_uldivmod>
 8009a30:	4603      	mov	r3, r0
 8009a32:	460c      	mov	r4, r1
 8009a34:	461a      	mov	r2, r3
 8009a36:	4b32      	ldr	r3, [pc, #200]	; (8009b00 <UART_SetConfig+0x6f4>)
 8009a38:	fba3 1302 	umull	r1, r3, r3, r2
 8009a3c:	095b      	lsrs	r3, r3, #5
 8009a3e:	2164      	movs	r1, #100	; 0x64
 8009a40:	fb01 f303 	mul.w	r3, r1, r3
 8009a44:	1ad3      	subs	r3, r2, r3
 8009a46:	011b      	lsls	r3, r3, #4
 8009a48:	3332      	adds	r3, #50	; 0x32
 8009a4a:	4a2d      	ldr	r2, [pc, #180]	; (8009b00 <UART_SetConfig+0x6f4>)
 8009a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8009a50:	095b      	lsrs	r3, r3, #5
 8009a52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009a56:	4498      	add	r8, r3
 8009a58:	68bb      	ldr	r3, [r7, #8]
 8009a5a:	469b      	mov	fp, r3
 8009a5c:	f04f 0c00 	mov.w	ip, #0
 8009a60:	46d9      	mov	r9, fp
 8009a62:	46e2      	mov	sl, ip
 8009a64:	eb19 0309 	adds.w	r3, r9, r9
 8009a68:	eb4a 040a 	adc.w	r4, sl, sl
 8009a6c:	4699      	mov	r9, r3
 8009a6e:	46a2      	mov	sl, r4
 8009a70:	eb19 090b 	adds.w	r9, r9, fp
 8009a74:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009a78:	f04f 0100 	mov.w	r1, #0
 8009a7c:	f04f 0200 	mov.w	r2, #0
 8009a80:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009a84:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009a88:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009a8c:	4689      	mov	r9, r1
 8009a8e:	4692      	mov	sl, r2
 8009a90:	eb1b 0509 	adds.w	r5, fp, r9
 8009a94:	eb4c 060a 	adc.w	r6, ip, sl
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	4619      	mov	r1, r3
 8009a9e:	f04f 0200 	mov.w	r2, #0
 8009aa2:	f04f 0300 	mov.w	r3, #0
 8009aa6:	f04f 0400 	mov.w	r4, #0
 8009aaa:	0094      	lsls	r4, r2, #2
 8009aac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009ab0:	008b      	lsls	r3, r1, #2
 8009ab2:	461a      	mov	r2, r3
 8009ab4:	4623      	mov	r3, r4
 8009ab6:	4628      	mov	r0, r5
 8009ab8:	4631      	mov	r1, r6
 8009aba:	f7f7 f915 	bl	8000ce8 <__aeabi_uldivmod>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	460c      	mov	r4, r1
 8009ac2:	461a      	mov	r2, r3
 8009ac4:	4b0e      	ldr	r3, [pc, #56]	; (8009b00 <UART_SetConfig+0x6f4>)
 8009ac6:	fba3 1302 	umull	r1, r3, r3, r2
 8009aca:	095b      	lsrs	r3, r3, #5
 8009acc:	2164      	movs	r1, #100	; 0x64
 8009ace:	fb01 f303 	mul.w	r3, r1, r3
 8009ad2:	1ad3      	subs	r3, r2, r3
 8009ad4:	011b      	lsls	r3, r3, #4
 8009ad6:	3332      	adds	r3, #50	; 0x32
 8009ad8:	4a09      	ldr	r2, [pc, #36]	; (8009b00 <UART_SetConfig+0x6f4>)
 8009ada:	fba2 2303 	umull	r2, r3, r2, r3
 8009ade:	095b      	lsrs	r3, r3, #5
 8009ae0:	f003 020f 	and.w	r2, r3, #15
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	4442      	add	r2, r8
 8009aea:	609a      	str	r2, [r3, #8]
}
 8009aec:	e7ff      	b.n	8009aee <UART_SetConfig+0x6e2>
 8009aee:	bf00      	nop
 8009af0:	3714      	adds	r7, #20
 8009af2:	46bd      	mov	sp, r7
 8009af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009af8:	40011000 	.word	0x40011000
 8009afc:	40011400 	.word	0x40011400
 8009b00:	51eb851f 	.word	0x51eb851f

08009b04 <__errno>:
 8009b04:	4b01      	ldr	r3, [pc, #4]	; (8009b0c <__errno+0x8>)
 8009b06:	6818      	ldr	r0, [r3, #0]
 8009b08:	4770      	bx	lr
 8009b0a:	bf00      	nop
 8009b0c:	2000000c 	.word	0x2000000c

08009b10 <__libc_init_array>:
 8009b10:	b570      	push	{r4, r5, r6, lr}
 8009b12:	4e0d      	ldr	r6, [pc, #52]	; (8009b48 <__libc_init_array+0x38>)
 8009b14:	4c0d      	ldr	r4, [pc, #52]	; (8009b4c <__libc_init_array+0x3c>)
 8009b16:	1ba4      	subs	r4, r4, r6
 8009b18:	10a4      	asrs	r4, r4, #2
 8009b1a:	2500      	movs	r5, #0
 8009b1c:	42a5      	cmp	r5, r4
 8009b1e:	d109      	bne.n	8009b34 <__libc_init_array+0x24>
 8009b20:	4e0b      	ldr	r6, [pc, #44]	; (8009b50 <__libc_init_array+0x40>)
 8009b22:	4c0c      	ldr	r4, [pc, #48]	; (8009b54 <__libc_init_array+0x44>)
 8009b24:	f003 f9c6 	bl	800ceb4 <_init>
 8009b28:	1ba4      	subs	r4, r4, r6
 8009b2a:	10a4      	asrs	r4, r4, #2
 8009b2c:	2500      	movs	r5, #0
 8009b2e:	42a5      	cmp	r5, r4
 8009b30:	d105      	bne.n	8009b3e <__libc_init_array+0x2e>
 8009b32:	bd70      	pop	{r4, r5, r6, pc}
 8009b34:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009b38:	4798      	blx	r3
 8009b3a:	3501      	adds	r5, #1
 8009b3c:	e7ee      	b.n	8009b1c <__libc_init_array+0xc>
 8009b3e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009b42:	4798      	blx	r3
 8009b44:	3501      	adds	r5, #1
 8009b46:	e7f2      	b.n	8009b2e <__libc_init_array+0x1e>
 8009b48:	0800d4a8 	.word	0x0800d4a8
 8009b4c:	0800d4a8 	.word	0x0800d4a8
 8009b50:	0800d4a8 	.word	0x0800d4a8
 8009b54:	0800d4ac 	.word	0x0800d4ac

08009b58 <memcpy>:
 8009b58:	b510      	push	{r4, lr}
 8009b5a:	1e43      	subs	r3, r0, #1
 8009b5c:	440a      	add	r2, r1
 8009b5e:	4291      	cmp	r1, r2
 8009b60:	d100      	bne.n	8009b64 <memcpy+0xc>
 8009b62:	bd10      	pop	{r4, pc}
 8009b64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b6c:	e7f7      	b.n	8009b5e <memcpy+0x6>

08009b6e <memset>:
 8009b6e:	4402      	add	r2, r0
 8009b70:	4603      	mov	r3, r0
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d100      	bne.n	8009b78 <memset+0xa>
 8009b76:	4770      	bx	lr
 8009b78:	f803 1b01 	strb.w	r1, [r3], #1
 8009b7c:	e7f9      	b.n	8009b72 <memset+0x4>

08009b7e <__cvt>:
 8009b7e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b82:	ec55 4b10 	vmov	r4, r5, d0
 8009b86:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009b88:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009b8c:	2d00      	cmp	r5, #0
 8009b8e:	460e      	mov	r6, r1
 8009b90:	4691      	mov	r9, r2
 8009b92:	4619      	mov	r1, r3
 8009b94:	bfb8      	it	lt
 8009b96:	4622      	movlt	r2, r4
 8009b98:	462b      	mov	r3, r5
 8009b9a:	f027 0720 	bic.w	r7, r7, #32
 8009b9e:	bfbb      	ittet	lt
 8009ba0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009ba4:	461d      	movlt	r5, r3
 8009ba6:	2300      	movge	r3, #0
 8009ba8:	232d      	movlt	r3, #45	; 0x2d
 8009baa:	bfb8      	it	lt
 8009bac:	4614      	movlt	r4, r2
 8009bae:	2f46      	cmp	r7, #70	; 0x46
 8009bb0:	700b      	strb	r3, [r1, #0]
 8009bb2:	d004      	beq.n	8009bbe <__cvt+0x40>
 8009bb4:	2f45      	cmp	r7, #69	; 0x45
 8009bb6:	d100      	bne.n	8009bba <__cvt+0x3c>
 8009bb8:	3601      	adds	r6, #1
 8009bba:	2102      	movs	r1, #2
 8009bbc:	e000      	b.n	8009bc0 <__cvt+0x42>
 8009bbe:	2103      	movs	r1, #3
 8009bc0:	ab03      	add	r3, sp, #12
 8009bc2:	9301      	str	r3, [sp, #4]
 8009bc4:	ab02      	add	r3, sp, #8
 8009bc6:	9300      	str	r3, [sp, #0]
 8009bc8:	4632      	mov	r2, r6
 8009bca:	4653      	mov	r3, sl
 8009bcc:	ec45 4b10 	vmov	d0, r4, r5
 8009bd0:	f000 fcde 	bl	800a590 <_dtoa_r>
 8009bd4:	2f47      	cmp	r7, #71	; 0x47
 8009bd6:	4680      	mov	r8, r0
 8009bd8:	d102      	bne.n	8009be0 <__cvt+0x62>
 8009bda:	f019 0f01 	tst.w	r9, #1
 8009bde:	d026      	beq.n	8009c2e <__cvt+0xb0>
 8009be0:	2f46      	cmp	r7, #70	; 0x46
 8009be2:	eb08 0906 	add.w	r9, r8, r6
 8009be6:	d111      	bne.n	8009c0c <__cvt+0x8e>
 8009be8:	f898 3000 	ldrb.w	r3, [r8]
 8009bec:	2b30      	cmp	r3, #48	; 0x30
 8009bee:	d10a      	bne.n	8009c06 <__cvt+0x88>
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	4620      	mov	r0, r4
 8009bf6:	4629      	mov	r1, r5
 8009bf8:	f7f6 ff66 	bl	8000ac8 <__aeabi_dcmpeq>
 8009bfc:	b918      	cbnz	r0, 8009c06 <__cvt+0x88>
 8009bfe:	f1c6 0601 	rsb	r6, r6, #1
 8009c02:	f8ca 6000 	str.w	r6, [sl]
 8009c06:	f8da 3000 	ldr.w	r3, [sl]
 8009c0a:	4499      	add	r9, r3
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	2300      	movs	r3, #0
 8009c10:	4620      	mov	r0, r4
 8009c12:	4629      	mov	r1, r5
 8009c14:	f7f6 ff58 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c18:	b938      	cbnz	r0, 8009c2a <__cvt+0xac>
 8009c1a:	2230      	movs	r2, #48	; 0x30
 8009c1c:	9b03      	ldr	r3, [sp, #12]
 8009c1e:	454b      	cmp	r3, r9
 8009c20:	d205      	bcs.n	8009c2e <__cvt+0xb0>
 8009c22:	1c59      	adds	r1, r3, #1
 8009c24:	9103      	str	r1, [sp, #12]
 8009c26:	701a      	strb	r2, [r3, #0]
 8009c28:	e7f8      	b.n	8009c1c <__cvt+0x9e>
 8009c2a:	f8cd 900c 	str.w	r9, [sp, #12]
 8009c2e:	9b03      	ldr	r3, [sp, #12]
 8009c30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c32:	eba3 0308 	sub.w	r3, r3, r8
 8009c36:	4640      	mov	r0, r8
 8009c38:	6013      	str	r3, [r2, #0]
 8009c3a:	b004      	add	sp, #16
 8009c3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009c40 <__exponent>:
 8009c40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c42:	2900      	cmp	r1, #0
 8009c44:	4604      	mov	r4, r0
 8009c46:	bfba      	itte	lt
 8009c48:	4249      	neglt	r1, r1
 8009c4a:	232d      	movlt	r3, #45	; 0x2d
 8009c4c:	232b      	movge	r3, #43	; 0x2b
 8009c4e:	2909      	cmp	r1, #9
 8009c50:	f804 2b02 	strb.w	r2, [r4], #2
 8009c54:	7043      	strb	r3, [r0, #1]
 8009c56:	dd20      	ble.n	8009c9a <__exponent+0x5a>
 8009c58:	f10d 0307 	add.w	r3, sp, #7
 8009c5c:	461f      	mov	r7, r3
 8009c5e:	260a      	movs	r6, #10
 8009c60:	fb91 f5f6 	sdiv	r5, r1, r6
 8009c64:	fb06 1115 	mls	r1, r6, r5, r1
 8009c68:	3130      	adds	r1, #48	; 0x30
 8009c6a:	2d09      	cmp	r5, #9
 8009c6c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009c70:	f103 32ff 	add.w	r2, r3, #4294967295
 8009c74:	4629      	mov	r1, r5
 8009c76:	dc09      	bgt.n	8009c8c <__exponent+0x4c>
 8009c78:	3130      	adds	r1, #48	; 0x30
 8009c7a:	3b02      	subs	r3, #2
 8009c7c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009c80:	42bb      	cmp	r3, r7
 8009c82:	4622      	mov	r2, r4
 8009c84:	d304      	bcc.n	8009c90 <__exponent+0x50>
 8009c86:	1a10      	subs	r0, r2, r0
 8009c88:	b003      	add	sp, #12
 8009c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c8c:	4613      	mov	r3, r2
 8009c8e:	e7e7      	b.n	8009c60 <__exponent+0x20>
 8009c90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c94:	f804 2b01 	strb.w	r2, [r4], #1
 8009c98:	e7f2      	b.n	8009c80 <__exponent+0x40>
 8009c9a:	2330      	movs	r3, #48	; 0x30
 8009c9c:	4419      	add	r1, r3
 8009c9e:	7083      	strb	r3, [r0, #2]
 8009ca0:	1d02      	adds	r2, r0, #4
 8009ca2:	70c1      	strb	r1, [r0, #3]
 8009ca4:	e7ef      	b.n	8009c86 <__exponent+0x46>
	...

08009ca8 <_printf_float>:
 8009ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cac:	b08d      	sub	sp, #52	; 0x34
 8009cae:	460c      	mov	r4, r1
 8009cb0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8009cb4:	4616      	mov	r6, r2
 8009cb6:	461f      	mov	r7, r3
 8009cb8:	4605      	mov	r5, r0
 8009cba:	f001 fa21 	bl	800b100 <_localeconv_r>
 8009cbe:	6803      	ldr	r3, [r0, #0]
 8009cc0:	9304      	str	r3, [sp, #16]
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f7f6 fad4 	bl	8000270 <strlen>
 8009cc8:	2300      	movs	r3, #0
 8009cca:	930a      	str	r3, [sp, #40]	; 0x28
 8009ccc:	f8d8 3000 	ldr.w	r3, [r8]
 8009cd0:	9005      	str	r0, [sp, #20]
 8009cd2:	3307      	adds	r3, #7
 8009cd4:	f023 0307 	bic.w	r3, r3, #7
 8009cd8:	f103 0208 	add.w	r2, r3, #8
 8009cdc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009ce0:	f8d4 b000 	ldr.w	fp, [r4]
 8009ce4:	f8c8 2000 	str.w	r2, [r8]
 8009ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cec:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009cf0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009cf4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009cf8:	9307      	str	r3, [sp, #28]
 8009cfa:	f8cd 8018 	str.w	r8, [sp, #24]
 8009cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8009d02:	4ba7      	ldr	r3, [pc, #668]	; (8009fa0 <_printf_float+0x2f8>)
 8009d04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d08:	f7f6 ff10 	bl	8000b2c <__aeabi_dcmpun>
 8009d0c:	bb70      	cbnz	r0, 8009d6c <_printf_float+0xc4>
 8009d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d12:	4ba3      	ldr	r3, [pc, #652]	; (8009fa0 <_printf_float+0x2f8>)
 8009d14:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d18:	f7f6 feea 	bl	8000af0 <__aeabi_dcmple>
 8009d1c:	bb30      	cbnz	r0, 8009d6c <_printf_float+0xc4>
 8009d1e:	2200      	movs	r2, #0
 8009d20:	2300      	movs	r3, #0
 8009d22:	4640      	mov	r0, r8
 8009d24:	4649      	mov	r1, r9
 8009d26:	f7f6 fed9 	bl	8000adc <__aeabi_dcmplt>
 8009d2a:	b110      	cbz	r0, 8009d32 <_printf_float+0x8a>
 8009d2c:	232d      	movs	r3, #45	; 0x2d
 8009d2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d32:	4a9c      	ldr	r2, [pc, #624]	; (8009fa4 <_printf_float+0x2fc>)
 8009d34:	4b9c      	ldr	r3, [pc, #624]	; (8009fa8 <_printf_float+0x300>)
 8009d36:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009d3a:	bf8c      	ite	hi
 8009d3c:	4690      	movhi	r8, r2
 8009d3e:	4698      	movls	r8, r3
 8009d40:	2303      	movs	r3, #3
 8009d42:	f02b 0204 	bic.w	r2, fp, #4
 8009d46:	6123      	str	r3, [r4, #16]
 8009d48:	6022      	str	r2, [r4, #0]
 8009d4a:	f04f 0900 	mov.w	r9, #0
 8009d4e:	9700      	str	r7, [sp, #0]
 8009d50:	4633      	mov	r3, r6
 8009d52:	aa0b      	add	r2, sp, #44	; 0x2c
 8009d54:	4621      	mov	r1, r4
 8009d56:	4628      	mov	r0, r5
 8009d58:	f000 f9e6 	bl	800a128 <_printf_common>
 8009d5c:	3001      	adds	r0, #1
 8009d5e:	f040 808d 	bne.w	8009e7c <_printf_float+0x1d4>
 8009d62:	f04f 30ff 	mov.w	r0, #4294967295
 8009d66:	b00d      	add	sp, #52	; 0x34
 8009d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d6c:	4642      	mov	r2, r8
 8009d6e:	464b      	mov	r3, r9
 8009d70:	4640      	mov	r0, r8
 8009d72:	4649      	mov	r1, r9
 8009d74:	f7f6 feda 	bl	8000b2c <__aeabi_dcmpun>
 8009d78:	b110      	cbz	r0, 8009d80 <_printf_float+0xd8>
 8009d7a:	4a8c      	ldr	r2, [pc, #560]	; (8009fac <_printf_float+0x304>)
 8009d7c:	4b8c      	ldr	r3, [pc, #560]	; (8009fb0 <_printf_float+0x308>)
 8009d7e:	e7da      	b.n	8009d36 <_printf_float+0x8e>
 8009d80:	6861      	ldr	r1, [r4, #4]
 8009d82:	1c4b      	adds	r3, r1, #1
 8009d84:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009d88:	a80a      	add	r0, sp, #40	; 0x28
 8009d8a:	d13e      	bne.n	8009e0a <_printf_float+0x162>
 8009d8c:	2306      	movs	r3, #6
 8009d8e:	6063      	str	r3, [r4, #4]
 8009d90:	2300      	movs	r3, #0
 8009d92:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009d96:	ab09      	add	r3, sp, #36	; 0x24
 8009d98:	9300      	str	r3, [sp, #0]
 8009d9a:	ec49 8b10 	vmov	d0, r8, r9
 8009d9e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009da2:	6022      	str	r2, [r4, #0]
 8009da4:	f8cd a004 	str.w	sl, [sp, #4]
 8009da8:	6861      	ldr	r1, [r4, #4]
 8009daa:	4628      	mov	r0, r5
 8009dac:	f7ff fee7 	bl	8009b7e <__cvt>
 8009db0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009db4:	2b47      	cmp	r3, #71	; 0x47
 8009db6:	4680      	mov	r8, r0
 8009db8:	d109      	bne.n	8009dce <_printf_float+0x126>
 8009dba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dbc:	1cd8      	adds	r0, r3, #3
 8009dbe:	db02      	blt.n	8009dc6 <_printf_float+0x11e>
 8009dc0:	6862      	ldr	r2, [r4, #4]
 8009dc2:	4293      	cmp	r3, r2
 8009dc4:	dd47      	ble.n	8009e56 <_printf_float+0x1ae>
 8009dc6:	f1aa 0a02 	sub.w	sl, sl, #2
 8009dca:	fa5f fa8a 	uxtb.w	sl, sl
 8009dce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009dd2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009dd4:	d824      	bhi.n	8009e20 <_printf_float+0x178>
 8009dd6:	3901      	subs	r1, #1
 8009dd8:	4652      	mov	r2, sl
 8009dda:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009dde:	9109      	str	r1, [sp, #36]	; 0x24
 8009de0:	f7ff ff2e 	bl	8009c40 <__exponent>
 8009de4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009de6:	1813      	adds	r3, r2, r0
 8009de8:	2a01      	cmp	r2, #1
 8009dea:	4681      	mov	r9, r0
 8009dec:	6123      	str	r3, [r4, #16]
 8009dee:	dc02      	bgt.n	8009df6 <_printf_float+0x14e>
 8009df0:	6822      	ldr	r2, [r4, #0]
 8009df2:	07d1      	lsls	r1, r2, #31
 8009df4:	d501      	bpl.n	8009dfa <_printf_float+0x152>
 8009df6:	3301      	adds	r3, #1
 8009df8:	6123      	str	r3, [r4, #16]
 8009dfa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d0a5      	beq.n	8009d4e <_printf_float+0xa6>
 8009e02:	232d      	movs	r3, #45	; 0x2d
 8009e04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e08:	e7a1      	b.n	8009d4e <_printf_float+0xa6>
 8009e0a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8009e0e:	f000 8177 	beq.w	800a100 <_printf_float+0x458>
 8009e12:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009e16:	d1bb      	bne.n	8009d90 <_printf_float+0xe8>
 8009e18:	2900      	cmp	r1, #0
 8009e1a:	d1b9      	bne.n	8009d90 <_printf_float+0xe8>
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	e7b6      	b.n	8009d8e <_printf_float+0xe6>
 8009e20:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8009e24:	d119      	bne.n	8009e5a <_printf_float+0x1b2>
 8009e26:	2900      	cmp	r1, #0
 8009e28:	6863      	ldr	r3, [r4, #4]
 8009e2a:	dd0c      	ble.n	8009e46 <_printf_float+0x19e>
 8009e2c:	6121      	str	r1, [r4, #16]
 8009e2e:	b913      	cbnz	r3, 8009e36 <_printf_float+0x18e>
 8009e30:	6822      	ldr	r2, [r4, #0]
 8009e32:	07d2      	lsls	r2, r2, #31
 8009e34:	d502      	bpl.n	8009e3c <_printf_float+0x194>
 8009e36:	3301      	adds	r3, #1
 8009e38:	440b      	add	r3, r1
 8009e3a:	6123      	str	r3, [r4, #16]
 8009e3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e3e:	65a3      	str	r3, [r4, #88]	; 0x58
 8009e40:	f04f 0900 	mov.w	r9, #0
 8009e44:	e7d9      	b.n	8009dfa <_printf_float+0x152>
 8009e46:	b913      	cbnz	r3, 8009e4e <_printf_float+0x1a6>
 8009e48:	6822      	ldr	r2, [r4, #0]
 8009e4a:	07d0      	lsls	r0, r2, #31
 8009e4c:	d501      	bpl.n	8009e52 <_printf_float+0x1aa>
 8009e4e:	3302      	adds	r3, #2
 8009e50:	e7f3      	b.n	8009e3a <_printf_float+0x192>
 8009e52:	2301      	movs	r3, #1
 8009e54:	e7f1      	b.n	8009e3a <_printf_float+0x192>
 8009e56:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8009e5a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	db05      	blt.n	8009e6e <_printf_float+0x1c6>
 8009e62:	6822      	ldr	r2, [r4, #0]
 8009e64:	6123      	str	r3, [r4, #16]
 8009e66:	07d1      	lsls	r1, r2, #31
 8009e68:	d5e8      	bpl.n	8009e3c <_printf_float+0x194>
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	e7e5      	b.n	8009e3a <_printf_float+0x192>
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	bfd4      	ite	le
 8009e72:	f1c3 0302 	rsble	r3, r3, #2
 8009e76:	2301      	movgt	r3, #1
 8009e78:	4413      	add	r3, r2
 8009e7a:	e7de      	b.n	8009e3a <_printf_float+0x192>
 8009e7c:	6823      	ldr	r3, [r4, #0]
 8009e7e:	055a      	lsls	r2, r3, #21
 8009e80:	d407      	bmi.n	8009e92 <_printf_float+0x1ea>
 8009e82:	6923      	ldr	r3, [r4, #16]
 8009e84:	4642      	mov	r2, r8
 8009e86:	4631      	mov	r1, r6
 8009e88:	4628      	mov	r0, r5
 8009e8a:	47b8      	blx	r7
 8009e8c:	3001      	adds	r0, #1
 8009e8e:	d12b      	bne.n	8009ee8 <_printf_float+0x240>
 8009e90:	e767      	b.n	8009d62 <_printf_float+0xba>
 8009e92:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009e96:	f240 80dc 	bls.w	800a052 <_printf_float+0x3aa>
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009ea2:	f7f6 fe11 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	d033      	beq.n	8009f12 <_printf_float+0x26a>
 8009eaa:	2301      	movs	r3, #1
 8009eac:	4a41      	ldr	r2, [pc, #260]	; (8009fb4 <_printf_float+0x30c>)
 8009eae:	4631      	mov	r1, r6
 8009eb0:	4628      	mov	r0, r5
 8009eb2:	47b8      	blx	r7
 8009eb4:	3001      	adds	r0, #1
 8009eb6:	f43f af54 	beq.w	8009d62 <_printf_float+0xba>
 8009eba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	db02      	blt.n	8009ec8 <_printf_float+0x220>
 8009ec2:	6823      	ldr	r3, [r4, #0]
 8009ec4:	07d8      	lsls	r0, r3, #31
 8009ec6:	d50f      	bpl.n	8009ee8 <_printf_float+0x240>
 8009ec8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ecc:	4631      	mov	r1, r6
 8009ece:	4628      	mov	r0, r5
 8009ed0:	47b8      	blx	r7
 8009ed2:	3001      	adds	r0, #1
 8009ed4:	f43f af45 	beq.w	8009d62 <_printf_float+0xba>
 8009ed8:	f04f 0800 	mov.w	r8, #0
 8009edc:	f104 091a 	add.w	r9, r4, #26
 8009ee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ee2:	3b01      	subs	r3, #1
 8009ee4:	4543      	cmp	r3, r8
 8009ee6:	dc09      	bgt.n	8009efc <_printf_float+0x254>
 8009ee8:	6823      	ldr	r3, [r4, #0]
 8009eea:	079b      	lsls	r3, r3, #30
 8009eec:	f100 8103 	bmi.w	800a0f6 <_printf_float+0x44e>
 8009ef0:	68e0      	ldr	r0, [r4, #12]
 8009ef2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ef4:	4298      	cmp	r0, r3
 8009ef6:	bfb8      	it	lt
 8009ef8:	4618      	movlt	r0, r3
 8009efa:	e734      	b.n	8009d66 <_printf_float+0xbe>
 8009efc:	2301      	movs	r3, #1
 8009efe:	464a      	mov	r2, r9
 8009f00:	4631      	mov	r1, r6
 8009f02:	4628      	mov	r0, r5
 8009f04:	47b8      	blx	r7
 8009f06:	3001      	adds	r0, #1
 8009f08:	f43f af2b 	beq.w	8009d62 <_printf_float+0xba>
 8009f0c:	f108 0801 	add.w	r8, r8, #1
 8009f10:	e7e6      	b.n	8009ee0 <_printf_float+0x238>
 8009f12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	dc2b      	bgt.n	8009f70 <_printf_float+0x2c8>
 8009f18:	2301      	movs	r3, #1
 8009f1a:	4a26      	ldr	r2, [pc, #152]	; (8009fb4 <_printf_float+0x30c>)
 8009f1c:	4631      	mov	r1, r6
 8009f1e:	4628      	mov	r0, r5
 8009f20:	47b8      	blx	r7
 8009f22:	3001      	adds	r0, #1
 8009f24:	f43f af1d 	beq.w	8009d62 <_printf_float+0xba>
 8009f28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f2a:	b923      	cbnz	r3, 8009f36 <_printf_float+0x28e>
 8009f2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f2e:	b913      	cbnz	r3, 8009f36 <_printf_float+0x28e>
 8009f30:	6823      	ldr	r3, [r4, #0]
 8009f32:	07d9      	lsls	r1, r3, #31
 8009f34:	d5d8      	bpl.n	8009ee8 <_printf_float+0x240>
 8009f36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f3a:	4631      	mov	r1, r6
 8009f3c:	4628      	mov	r0, r5
 8009f3e:	47b8      	blx	r7
 8009f40:	3001      	adds	r0, #1
 8009f42:	f43f af0e 	beq.w	8009d62 <_printf_float+0xba>
 8009f46:	f04f 0900 	mov.w	r9, #0
 8009f4a:	f104 0a1a 	add.w	sl, r4, #26
 8009f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f50:	425b      	negs	r3, r3
 8009f52:	454b      	cmp	r3, r9
 8009f54:	dc01      	bgt.n	8009f5a <_printf_float+0x2b2>
 8009f56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f58:	e794      	b.n	8009e84 <_printf_float+0x1dc>
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	4652      	mov	r2, sl
 8009f5e:	4631      	mov	r1, r6
 8009f60:	4628      	mov	r0, r5
 8009f62:	47b8      	blx	r7
 8009f64:	3001      	adds	r0, #1
 8009f66:	f43f aefc 	beq.w	8009d62 <_printf_float+0xba>
 8009f6a:	f109 0901 	add.w	r9, r9, #1
 8009f6e:	e7ee      	b.n	8009f4e <_printf_float+0x2a6>
 8009f70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009f74:	429a      	cmp	r2, r3
 8009f76:	bfa8      	it	ge
 8009f78:	461a      	movge	r2, r3
 8009f7a:	2a00      	cmp	r2, #0
 8009f7c:	4691      	mov	r9, r2
 8009f7e:	dd07      	ble.n	8009f90 <_printf_float+0x2e8>
 8009f80:	4613      	mov	r3, r2
 8009f82:	4631      	mov	r1, r6
 8009f84:	4642      	mov	r2, r8
 8009f86:	4628      	mov	r0, r5
 8009f88:	47b8      	blx	r7
 8009f8a:	3001      	adds	r0, #1
 8009f8c:	f43f aee9 	beq.w	8009d62 <_printf_float+0xba>
 8009f90:	f104 031a 	add.w	r3, r4, #26
 8009f94:	f04f 0b00 	mov.w	fp, #0
 8009f98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f9c:	9306      	str	r3, [sp, #24]
 8009f9e:	e015      	b.n	8009fcc <_printf_float+0x324>
 8009fa0:	7fefffff 	.word	0x7fefffff
 8009fa4:	0800d064 	.word	0x0800d064
 8009fa8:	0800d060 	.word	0x0800d060
 8009fac:	0800d06c 	.word	0x0800d06c
 8009fb0:	0800d068 	.word	0x0800d068
 8009fb4:	0800d070 	.word	0x0800d070
 8009fb8:	2301      	movs	r3, #1
 8009fba:	9a06      	ldr	r2, [sp, #24]
 8009fbc:	4631      	mov	r1, r6
 8009fbe:	4628      	mov	r0, r5
 8009fc0:	47b8      	blx	r7
 8009fc2:	3001      	adds	r0, #1
 8009fc4:	f43f aecd 	beq.w	8009d62 <_printf_float+0xba>
 8009fc8:	f10b 0b01 	add.w	fp, fp, #1
 8009fcc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009fd0:	ebaa 0309 	sub.w	r3, sl, r9
 8009fd4:	455b      	cmp	r3, fp
 8009fd6:	dcef      	bgt.n	8009fb8 <_printf_float+0x310>
 8009fd8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fdc:	429a      	cmp	r2, r3
 8009fde:	44d0      	add	r8, sl
 8009fe0:	db15      	blt.n	800a00e <_printf_float+0x366>
 8009fe2:	6823      	ldr	r3, [r4, #0]
 8009fe4:	07da      	lsls	r2, r3, #31
 8009fe6:	d412      	bmi.n	800a00e <_printf_float+0x366>
 8009fe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fea:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009fec:	eba3 020a 	sub.w	r2, r3, sl
 8009ff0:	eba3 0a01 	sub.w	sl, r3, r1
 8009ff4:	4592      	cmp	sl, r2
 8009ff6:	bfa8      	it	ge
 8009ff8:	4692      	movge	sl, r2
 8009ffa:	f1ba 0f00 	cmp.w	sl, #0
 8009ffe:	dc0e      	bgt.n	800a01e <_printf_float+0x376>
 800a000:	f04f 0800 	mov.w	r8, #0
 800a004:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a008:	f104 091a 	add.w	r9, r4, #26
 800a00c:	e019      	b.n	800a042 <_printf_float+0x39a>
 800a00e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a012:	4631      	mov	r1, r6
 800a014:	4628      	mov	r0, r5
 800a016:	47b8      	blx	r7
 800a018:	3001      	adds	r0, #1
 800a01a:	d1e5      	bne.n	8009fe8 <_printf_float+0x340>
 800a01c:	e6a1      	b.n	8009d62 <_printf_float+0xba>
 800a01e:	4653      	mov	r3, sl
 800a020:	4642      	mov	r2, r8
 800a022:	4631      	mov	r1, r6
 800a024:	4628      	mov	r0, r5
 800a026:	47b8      	blx	r7
 800a028:	3001      	adds	r0, #1
 800a02a:	d1e9      	bne.n	800a000 <_printf_float+0x358>
 800a02c:	e699      	b.n	8009d62 <_printf_float+0xba>
 800a02e:	2301      	movs	r3, #1
 800a030:	464a      	mov	r2, r9
 800a032:	4631      	mov	r1, r6
 800a034:	4628      	mov	r0, r5
 800a036:	47b8      	blx	r7
 800a038:	3001      	adds	r0, #1
 800a03a:	f43f ae92 	beq.w	8009d62 <_printf_float+0xba>
 800a03e:	f108 0801 	add.w	r8, r8, #1
 800a042:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a046:	1a9b      	subs	r3, r3, r2
 800a048:	eba3 030a 	sub.w	r3, r3, sl
 800a04c:	4543      	cmp	r3, r8
 800a04e:	dcee      	bgt.n	800a02e <_printf_float+0x386>
 800a050:	e74a      	b.n	8009ee8 <_printf_float+0x240>
 800a052:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a054:	2a01      	cmp	r2, #1
 800a056:	dc01      	bgt.n	800a05c <_printf_float+0x3b4>
 800a058:	07db      	lsls	r3, r3, #31
 800a05a:	d53a      	bpl.n	800a0d2 <_printf_float+0x42a>
 800a05c:	2301      	movs	r3, #1
 800a05e:	4642      	mov	r2, r8
 800a060:	4631      	mov	r1, r6
 800a062:	4628      	mov	r0, r5
 800a064:	47b8      	blx	r7
 800a066:	3001      	adds	r0, #1
 800a068:	f43f ae7b 	beq.w	8009d62 <_printf_float+0xba>
 800a06c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a070:	4631      	mov	r1, r6
 800a072:	4628      	mov	r0, r5
 800a074:	47b8      	blx	r7
 800a076:	3001      	adds	r0, #1
 800a078:	f108 0801 	add.w	r8, r8, #1
 800a07c:	f43f ae71 	beq.w	8009d62 <_printf_float+0xba>
 800a080:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a082:	2200      	movs	r2, #0
 800a084:	f103 3aff 	add.w	sl, r3, #4294967295
 800a088:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a08c:	2300      	movs	r3, #0
 800a08e:	f7f6 fd1b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a092:	b9c8      	cbnz	r0, 800a0c8 <_printf_float+0x420>
 800a094:	4653      	mov	r3, sl
 800a096:	4642      	mov	r2, r8
 800a098:	4631      	mov	r1, r6
 800a09a:	4628      	mov	r0, r5
 800a09c:	47b8      	blx	r7
 800a09e:	3001      	adds	r0, #1
 800a0a0:	d10e      	bne.n	800a0c0 <_printf_float+0x418>
 800a0a2:	e65e      	b.n	8009d62 <_printf_float+0xba>
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	4652      	mov	r2, sl
 800a0a8:	4631      	mov	r1, r6
 800a0aa:	4628      	mov	r0, r5
 800a0ac:	47b8      	blx	r7
 800a0ae:	3001      	adds	r0, #1
 800a0b0:	f43f ae57 	beq.w	8009d62 <_printf_float+0xba>
 800a0b4:	f108 0801 	add.w	r8, r8, #1
 800a0b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0ba:	3b01      	subs	r3, #1
 800a0bc:	4543      	cmp	r3, r8
 800a0be:	dcf1      	bgt.n	800a0a4 <_printf_float+0x3fc>
 800a0c0:	464b      	mov	r3, r9
 800a0c2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a0c6:	e6de      	b.n	8009e86 <_printf_float+0x1de>
 800a0c8:	f04f 0800 	mov.w	r8, #0
 800a0cc:	f104 0a1a 	add.w	sl, r4, #26
 800a0d0:	e7f2      	b.n	800a0b8 <_printf_float+0x410>
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	e7df      	b.n	800a096 <_printf_float+0x3ee>
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	464a      	mov	r2, r9
 800a0da:	4631      	mov	r1, r6
 800a0dc:	4628      	mov	r0, r5
 800a0de:	47b8      	blx	r7
 800a0e0:	3001      	adds	r0, #1
 800a0e2:	f43f ae3e 	beq.w	8009d62 <_printf_float+0xba>
 800a0e6:	f108 0801 	add.w	r8, r8, #1
 800a0ea:	68e3      	ldr	r3, [r4, #12]
 800a0ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a0ee:	1a9b      	subs	r3, r3, r2
 800a0f0:	4543      	cmp	r3, r8
 800a0f2:	dcf0      	bgt.n	800a0d6 <_printf_float+0x42e>
 800a0f4:	e6fc      	b.n	8009ef0 <_printf_float+0x248>
 800a0f6:	f04f 0800 	mov.w	r8, #0
 800a0fa:	f104 0919 	add.w	r9, r4, #25
 800a0fe:	e7f4      	b.n	800a0ea <_printf_float+0x442>
 800a100:	2900      	cmp	r1, #0
 800a102:	f43f ae8b 	beq.w	8009e1c <_printf_float+0x174>
 800a106:	2300      	movs	r3, #0
 800a108:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a10c:	ab09      	add	r3, sp, #36	; 0x24
 800a10e:	9300      	str	r3, [sp, #0]
 800a110:	ec49 8b10 	vmov	d0, r8, r9
 800a114:	6022      	str	r2, [r4, #0]
 800a116:	f8cd a004 	str.w	sl, [sp, #4]
 800a11a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a11e:	4628      	mov	r0, r5
 800a120:	f7ff fd2d 	bl	8009b7e <__cvt>
 800a124:	4680      	mov	r8, r0
 800a126:	e648      	b.n	8009dba <_printf_float+0x112>

0800a128 <_printf_common>:
 800a128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a12c:	4691      	mov	r9, r2
 800a12e:	461f      	mov	r7, r3
 800a130:	688a      	ldr	r2, [r1, #8]
 800a132:	690b      	ldr	r3, [r1, #16]
 800a134:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a138:	4293      	cmp	r3, r2
 800a13a:	bfb8      	it	lt
 800a13c:	4613      	movlt	r3, r2
 800a13e:	f8c9 3000 	str.w	r3, [r9]
 800a142:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a146:	4606      	mov	r6, r0
 800a148:	460c      	mov	r4, r1
 800a14a:	b112      	cbz	r2, 800a152 <_printf_common+0x2a>
 800a14c:	3301      	adds	r3, #1
 800a14e:	f8c9 3000 	str.w	r3, [r9]
 800a152:	6823      	ldr	r3, [r4, #0]
 800a154:	0699      	lsls	r1, r3, #26
 800a156:	bf42      	ittt	mi
 800a158:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a15c:	3302      	addmi	r3, #2
 800a15e:	f8c9 3000 	strmi.w	r3, [r9]
 800a162:	6825      	ldr	r5, [r4, #0]
 800a164:	f015 0506 	ands.w	r5, r5, #6
 800a168:	d107      	bne.n	800a17a <_printf_common+0x52>
 800a16a:	f104 0a19 	add.w	sl, r4, #25
 800a16e:	68e3      	ldr	r3, [r4, #12]
 800a170:	f8d9 2000 	ldr.w	r2, [r9]
 800a174:	1a9b      	subs	r3, r3, r2
 800a176:	42ab      	cmp	r3, r5
 800a178:	dc28      	bgt.n	800a1cc <_printf_common+0xa4>
 800a17a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a17e:	6822      	ldr	r2, [r4, #0]
 800a180:	3300      	adds	r3, #0
 800a182:	bf18      	it	ne
 800a184:	2301      	movne	r3, #1
 800a186:	0692      	lsls	r2, r2, #26
 800a188:	d42d      	bmi.n	800a1e6 <_printf_common+0xbe>
 800a18a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a18e:	4639      	mov	r1, r7
 800a190:	4630      	mov	r0, r6
 800a192:	47c0      	blx	r8
 800a194:	3001      	adds	r0, #1
 800a196:	d020      	beq.n	800a1da <_printf_common+0xb2>
 800a198:	6823      	ldr	r3, [r4, #0]
 800a19a:	68e5      	ldr	r5, [r4, #12]
 800a19c:	f8d9 2000 	ldr.w	r2, [r9]
 800a1a0:	f003 0306 	and.w	r3, r3, #6
 800a1a4:	2b04      	cmp	r3, #4
 800a1a6:	bf08      	it	eq
 800a1a8:	1aad      	subeq	r5, r5, r2
 800a1aa:	68a3      	ldr	r3, [r4, #8]
 800a1ac:	6922      	ldr	r2, [r4, #16]
 800a1ae:	bf0c      	ite	eq
 800a1b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a1b4:	2500      	movne	r5, #0
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	bfc4      	itt	gt
 800a1ba:	1a9b      	subgt	r3, r3, r2
 800a1bc:	18ed      	addgt	r5, r5, r3
 800a1be:	f04f 0900 	mov.w	r9, #0
 800a1c2:	341a      	adds	r4, #26
 800a1c4:	454d      	cmp	r5, r9
 800a1c6:	d11a      	bne.n	800a1fe <_printf_common+0xd6>
 800a1c8:	2000      	movs	r0, #0
 800a1ca:	e008      	b.n	800a1de <_printf_common+0xb6>
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	4652      	mov	r2, sl
 800a1d0:	4639      	mov	r1, r7
 800a1d2:	4630      	mov	r0, r6
 800a1d4:	47c0      	blx	r8
 800a1d6:	3001      	adds	r0, #1
 800a1d8:	d103      	bne.n	800a1e2 <_printf_common+0xba>
 800a1da:	f04f 30ff 	mov.w	r0, #4294967295
 800a1de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1e2:	3501      	adds	r5, #1
 800a1e4:	e7c3      	b.n	800a16e <_printf_common+0x46>
 800a1e6:	18e1      	adds	r1, r4, r3
 800a1e8:	1c5a      	adds	r2, r3, #1
 800a1ea:	2030      	movs	r0, #48	; 0x30
 800a1ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a1f0:	4422      	add	r2, r4
 800a1f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a1f6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a1fa:	3302      	adds	r3, #2
 800a1fc:	e7c5      	b.n	800a18a <_printf_common+0x62>
 800a1fe:	2301      	movs	r3, #1
 800a200:	4622      	mov	r2, r4
 800a202:	4639      	mov	r1, r7
 800a204:	4630      	mov	r0, r6
 800a206:	47c0      	blx	r8
 800a208:	3001      	adds	r0, #1
 800a20a:	d0e6      	beq.n	800a1da <_printf_common+0xb2>
 800a20c:	f109 0901 	add.w	r9, r9, #1
 800a210:	e7d8      	b.n	800a1c4 <_printf_common+0x9c>
	...

0800a214 <_printf_i>:
 800a214:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a218:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a21c:	460c      	mov	r4, r1
 800a21e:	7e09      	ldrb	r1, [r1, #24]
 800a220:	b085      	sub	sp, #20
 800a222:	296e      	cmp	r1, #110	; 0x6e
 800a224:	4617      	mov	r7, r2
 800a226:	4606      	mov	r6, r0
 800a228:	4698      	mov	r8, r3
 800a22a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a22c:	f000 80b3 	beq.w	800a396 <_printf_i+0x182>
 800a230:	d822      	bhi.n	800a278 <_printf_i+0x64>
 800a232:	2963      	cmp	r1, #99	; 0x63
 800a234:	d036      	beq.n	800a2a4 <_printf_i+0x90>
 800a236:	d80a      	bhi.n	800a24e <_printf_i+0x3a>
 800a238:	2900      	cmp	r1, #0
 800a23a:	f000 80b9 	beq.w	800a3b0 <_printf_i+0x19c>
 800a23e:	2958      	cmp	r1, #88	; 0x58
 800a240:	f000 8083 	beq.w	800a34a <_printf_i+0x136>
 800a244:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a248:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a24c:	e032      	b.n	800a2b4 <_printf_i+0xa0>
 800a24e:	2964      	cmp	r1, #100	; 0x64
 800a250:	d001      	beq.n	800a256 <_printf_i+0x42>
 800a252:	2969      	cmp	r1, #105	; 0x69
 800a254:	d1f6      	bne.n	800a244 <_printf_i+0x30>
 800a256:	6820      	ldr	r0, [r4, #0]
 800a258:	6813      	ldr	r3, [r2, #0]
 800a25a:	0605      	lsls	r5, r0, #24
 800a25c:	f103 0104 	add.w	r1, r3, #4
 800a260:	d52a      	bpl.n	800a2b8 <_printf_i+0xa4>
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	6011      	str	r1, [r2, #0]
 800a266:	2b00      	cmp	r3, #0
 800a268:	da03      	bge.n	800a272 <_printf_i+0x5e>
 800a26a:	222d      	movs	r2, #45	; 0x2d
 800a26c:	425b      	negs	r3, r3
 800a26e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a272:	486f      	ldr	r0, [pc, #444]	; (800a430 <_printf_i+0x21c>)
 800a274:	220a      	movs	r2, #10
 800a276:	e039      	b.n	800a2ec <_printf_i+0xd8>
 800a278:	2973      	cmp	r1, #115	; 0x73
 800a27a:	f000 809d 	beq.w	800a3b8 <_printf_i+0x1a4>
 800a27e:	d808      	bhi.n	800a292 <_printf_i+0x7e>
 800a280:	296f      	cmp	r1, #111	; 0x6f
 800a282:	d020      	beq.n	800a2c6 <_printf_i+0xb2>
 800a284:	2970      	cmp	r1, #112	; 0x70
 800a286:	d1dd      	bne.n	800a244 <_printf_i+0x30>
 800a288:	6823      	ldr	r3, [r4, #0]
 800a28a:	f043 0320 	orr.w	r3, r3, #32
 800a28e:	6023      	str	r3, [r4, #0]
 800a290:	e003      	b.n	800a29a <_printf_i+0x86>
 800a292:	2975      	cmp	r1, #117	; 0x75
 800a294:	d017      	beq.n	800a2c6 <_printf_i+0xb2>
 800a296:	2978      	cmp	r1, #120	; 0x78
 800a298:	d1d4      	bne.n	800a244 <_printf_i+0x30>
 800a29a:	2378      	movs	r3, #120	; 0x78
 800a29c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a2a0:	4864      	ldr	r0, [pc, #400]	; (800a434 <_printf_i+0x220>)
 800a2a2:	e055      	b.n	800a350 <_printf_i+0x13c>
 800a2a4:	6813      	ldr	r3, [r2, #0]
 800a2a6:	1d19      	adds	r1, r3, #4
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	6011      	str	r1, [r2, #0]
 800a2ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a2b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	e08c      	b.n	800a3d2 <_printf_i+0x1be>
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	6011      	str	r1, [r2, #0]
 800a2bc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a2c0:	bf18      	it	ne
 800a2c2:	b21b      	sxthne	r3, r3
 800a2c4:	e7cf      	b.n	800a266 <_printf_i+0x52>
 800a2c6:	6813      	ldr	r3, [r2, #0]
 800a2c8:	6825      	ldr	r5, [r4, #0]
 800a2ca:	1d18      	adds	r0, r3, #4
 800a2cc:	6010      	str	r0, [r2, #0]
 800a2ce:	0628      	lsls	r0, r5, #24
 800a2d0:	d501      	bpl.n	800a2d6 <_printf_i+0xc2>
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	e002      	b.n	800a2dc <_printf_i+0xc8>
 800a2d6:	0668      	lsls	r0, r5, #25
 800a2d8:	d5fb      	bpl.n	800a2d2 <_printf_i+0xbe>
 800a2da:	881b      	ldrh	r3, [r3, #0]
 800a2dc:	4854      	ldr	r0, [pc, #336]	; (800a430 <_printf_i+0x21c>)
 800a2de:	296f      	cmp	r1, #111	; 0x6f
 800a2e0:	bf14      	ite	ne
 800a2e2:	220a      	movne	r2, #10
 800a2e4:	2208      	moveq	r2, #8
 800a2e6:	2100      	movs	r1, #0
 800a2e8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a2ec:	6865      	ldr	r5, [r4, #4]
 800a2ee:	60a5      	str	r5, [r4, #8]
 800a2f0:	2d00      	cmp	r5, #0
 800a2f2:	f2c0 8095 	blt.w	800a420 <_printf_i+0x20c>
 800a2f6:	6821      	ldr	r1, [r4, #0]
 800a2f8:	f021 0104 	bic.w	r1, r1, #4
 800a2fc:	6021      	str	r1, [r4, #0]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d13d      	bne.n	800a37e <_printf_i+0x16a>
 800a302:	2d00      	cmp	r5, #0
 800a304:	f040 808e 	bne.w	800a424 <_printf_i+0x210>
 800a308:	4665      	mov	r5, ip
 800a30a:	2a08      	cmp	r2, #8
 800a30c:	d10b      	bne.n	800a326 <_printf_i+0x112>
 800a30e:	6823      	ldr	r3, [r4, #0]
 800a310:	07db      	lsls	r3, r3, #31
 800a312:	d508      	bpl.n	800a326 <_printf_i+0x112>
 800a314:	6923      	ldr	r3, [r4, #16]
 800a316:	6862      	ldr	r2, [r4, #4]
 800a318:	429a      	cmp	r2, r3
 800a31a:	bfde      	ittt	le
 800a31c:	2330      	movle	r3, #48	; 0x30
 800a31e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a322:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a326:	ebac 0305 	sub.w	r3, ip, r5
 800a32a:	6123      	str	r3, [r4, #16]
 800a32c:	f8cd 8000 	str.w	r8, [sp]
 800a330:	463b      	mov	r3, r7
 800a332:	aa03      	add	r2, sp, #12
 800a334:	4621      	mov	r1, r4
 800a336:	4630      	mov	r0, r6
 800a338:	f7ff fef6 	bl	800a128 <_printf_common>
 800a33c:	3001      	adds	r0, #1
 800a33e:	d14d      	bne.n	800a3dc <_printf_i+0x1c8>
 800a340:	f04f 30ff 	mov.w	r0, #4294967295
 800a344:	b005      	add	sp, #20
 800a346:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a34a:	4839      	ldr	r0, [pc, #228]	; (800a430 <_printf_i+0x21c>)
 800a34c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a350:	6813      	ldr	r3, [r2, #0]
 800a352:	6821      	ldr	r1, [r4, #0]
 800a354:	1d1d      	adds	r5, r3, #4
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	6015      	str	r5, [r2, #0]
 800a35a:	060a      	lsls	r2, r1, #24
 800a35c:	d50b      	bpl.n	800a376 <_printf_i+0x162>
 800a35e:	07ca      	lsls	r2, r1, #31
 800a360:	bf44      	itt	mi
 800a362:	f041 0120 	orrmi.w	r1, r1, #32
 800a366:	6021      	strmi	r1, [r4, #0]
 800a368:	b91b      	cbnz	r3, 800a372 <_printf_i+0x15e>
 800a36a:	6822      	ldr	r2, [r4, #0]
 800a36c:	f022 0220 	bic.w	r2, r2, #32
 800a370:	6022      	str	r2, [r4, #0]
 800a372:	2210      	movs	r2, #16
 800a374:	e7b7      	b.n	800a2e6 <_printf_i+0xd2>
 800a376:	064d      	lsls	r5, r1, #25
 800a378:	bf48      	it	mi
 800a37a:	b29b      	uxthmi	r3, r3
 800a37c:	e7ef      	b.n	800a35e <_printf_i+0x14a>
 800a37e:	4665      	mov	r5, ip
 800a380:	fbb3 f1f2 	udiv	r1, r3, r2
 800a384:	fb02 3311 	mls	r3, r2, r1, r3
 800a388:	5cc3      	ldrb	r3, [r0, r3]
 800a38a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a38e:	460b      	mov	r3, r1
 800a390:	2900      	cmp	r1, #0
 800a392:	d1f5      	bne.n	800a380 <_printf_i+0x16c>
 800a394:	e7b9      	b.n	800a30a <_printf_i+0xf6>
 800a396:	6813      	ldr	r3, [r2, #0]
 800a398:	6825      	ldr	r5, [r4, #0]
 800a39a:	6961      	ldr	r1, [r4, #20]
 800a39c:	1d18      	adds	r0, r3, #4
 800a39e:	6010      	str	r0, [r2, #0]
 800a3a0:	0628      	lsls	r0, r5, #24
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	d501      	bpl.n	800a3aa <_printf_i+0x196>
 800a3a6:	6019      	str	r1, [r3, #0]
 800a3a8:	e002      	b.n	800a3b0 <_printf_i+0x19c>
 800a3aa:	066a      	lsls	r2, r5, #25
 800a3ac:	d5fb      	bpl.n	800a3a6 <_printf_i+0x192>
 800a3ae:	8019      	strh	r1, [r3, #0]
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	6123      	str	r3, [r4, #16]
 800a3b4:	4665      	mov	r5, ip
 800a3b6:	e7b9      	b.n	800a32c <_printf_i+0x118>
 800a3b8:	6813      	ldr	r3, [r2, #0]
 800a3ba:	1d19      	adds	r1, r3, #4
 800a3bc:	6011      	str	r1, [r2, #0]
 800a3be:	681d      	ldr	r5, [r3, #0]
 800a3c0:	6862      	ldr	r2, [r4, #4]
 800a3c2:	2100      	movs	r1, #0
 800a3c4:	4628      	mov	r0, r5
 800a3c6:	f7f5 ff03 	bl	80001d0 <memchr>
 800a3ca:	b108      	cbz	r0, 800a3d0 <_printf_i+0x1bc>
 800a3cc:	1b40      	subs	r0, r0, r5
 800a3ce:	6060      	str	r0, [r4, #4]
 800a3d0:	6863      	ldr	r3, [r4, #4]
 800a3d2:	6123      	str	r3, [r4, #16]
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3da:	e7a7      	b.n	800a32c <_printf_i+0x118>
 800a3dc:	6923      	ldr	r3, [r4, #16]
 800a3de:	462a      	mov	r2, r5
 800a3e0:	4639      	mov	r1, r7
 800a3e2:	4630      	mov	r0, r6
 800a3e4:	47c0      	blx	r8
 800a3e6:	3001      	adds	r0, #1
 800a3e8:	d0aa      	beq.n	800a340 <_printf_i+0x12c>
 800a3ea:	6823      	ldr	r3, [r4, #0]
 800a3ec:	079b      	lsls	r3, r3, #30
 800a3ee:	d413      	bmi.n	800a418 <_printf_i+0x204>
 800a3f0:	68e0      	ldr	r0, [r4, #12]
 800a3f2:	9b03      	ldr	r3, [sp, #12]
 800a3f4:	4298      	cmp	r0, r3
 800a3f6:	bfb8      	it	lt
 800a3f8:	4618      	movlt	r0, r3
 800a3fa:	e7a3      	b.n	800a344 <_printf_i+0x130>
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	464a      	mov	r2, r9
 800a400:	4639      	mov	r1, r7
 800a402:	4630      	mov	r0, r6
 800a404:	47c0      	blx	r8
 800a406:	3001      	adds	r0, #1
 800a408:	d09a      	beq.n	800a340 <_printf_i+0x12c>
 800a40a:	3501      	adds	r5, #1
 800a40c:	68e3      	ldr	r3, [r4, #12]
 800a40e:	9a03      	ldr	r2, [sp, #12]
 800a410:	1a9b      	subs	r3, r3, r2
 800a412:	42ab      	cmp	r3, r5
 800a414:	dcf2      	bgt.n	800a3fc <_printf_i+0x1e8>
 800a416:	e7eb      	b.n	800a3f0 <_printf_i+0x1dc>
 800a418:	2500      	movs	r5, #0
 800a41a:	f104 0919 	add.w	r9, r4, #25
 800a41e:	e7f5      	b.n	800a40c <_printf_i+0x1f8>
 800a420:	2b00      	cmp	r3, #0
 800a422:	d1ac      	bne.n	800a37e <_printf_i+0x16a>
 800a424:	7803      	ldrb	r3, [r0, #0]
 800a426:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a42a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a42e:	e76c      	b.n	800a30a <_printf_i+0xf6>
 800a430:	0800d072 	.word	0x0800d072
 800a434:	0800d083 	.word	0x0800d083

0800a438 <siprintf>:
 800a438:	b40e      	push	{r1, r2, r3}
 800a43a:	b500      	push	{lr}
 800a43c:	b09c      	sub	sp, #112	; 0x70
 800a43e:	ab1d      	add	r3, sp, #116	; 0x74
 800a440:	9002      	str	r0, [sp, #8]
 800a442:	9006      	str	r0, [sp, #24]
 800a444:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a448:	4809      	ldr	r0, [pc, #36]	; (800a470 <siprintf+0x38>)
 800a44a:	9107      	str	r1, [sp, #28]
 800a44c:	9104      	str	r1, [sp, #16]
 800a44e:	4909      	ldr	r1, [pc, #36]	; (800a474 <siprintf+0x3c>)
 800a450:	f853 2b04 	ldr.w	r2, [r3], #4
 800a454:	9105      	str	r1, [sp, #20]
 800a456:	6800      	ldr	r0, [r0, #0]
 800a458:	9301      	str	r3, [sp, #4]
 800a45a:	a902      	add	r1, sp, #8
 800a45c:	f001 fa52 	bl	800b904 <_svfiprintf_r>
 800a460:	9b02      	ldr	r3, [sp, #8]
 800a462:	2200      	movs	r2, #0
 800a464:	701a      	strb	r2, [r3, #0]
 800a466:	b01c      	add	sp, #112	; 0x70
 800a468:	f85d eb04 	ldr.w	lr, [sp], #4
 800a46c:	b003      	add	sp, #12
 800a46e:	4770      	bx	lr
 800a470:	2000000c 	.word	0x2000000c
 800a474:	ffff0208 	.word	0xffff0208

0800a478 <quorem>:
 800a478:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a47c:	6903      	ldr	r3, [r0, #16]
 800a47e:	690c      	ldr	r4, [r1, #16]
 800a480:	42a3      	cmp	r3, r4
 800a482:	4680      	mov	r8, r0
 800a484:	f2c0 8082 	blt.w	800a58c <quorem+0x114>
 800a488:	3c01      	subs	r4, #1
 800a48a:	f101 0714 	add.w	r7, r1, #20
 800a48e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a492:	f100 0614 	add.w	r6, r0, #20
 800a496:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a49a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a49e:	eb06 030c 	add.w	r3, r6, ip
 800a4a2:	3501      	adds	r5, #1
 800a4a4:	eb07 090c 	add.w	r9, r7, ip
 800a4a8:	9301      	str	r3, [sp, #4]
 800a4aa:	fbb0 f5f5 	udiv	r5, r0, r5
 800a4ae:	b395      	cbz	r5, 800a516 <quorem+0x9e>
 800a4b0:	f04f 0a00 	mov.w	sl, #0
 800a4b4:	4638      	mov	r0, r7
 800a4b6:	46b6      	mov	lr, r6
 800a4b8:	46d3      	mov	fp, sl
 800a4ba:	f850 2b04 	ldr.w	r2, [r0], #4
 800a4be:	b293      	uxth	r3, r2
 800a4c0:	fb05 a303 	mla	r3, r5, r3, sl
 800a4c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a4c8:	b29b      	uxth	r3, r3
 800a4ca:	ebab 0303 	sub.w	r3, fp, r3
 800a4ce:	0c12      	lsrs	r2, r2, #16
 800a4d0:	f8de b000 	ldr.w	fp, [lr]
 800a4d4:	fb05 a202 	mla	r2, r5, r2, sl
 800a4d8:	fa13 f38b 	uxtah	r3, r3, fp
 800a4dc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a4e0:	fa1f fb82 	uxth.w	fp, r2
 800a4e4:	f8de 2000 	ldr.w	r2, [lr]
 800a4e8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a4ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a4f0:	b29b      	uxth	r3, r3
 800a4f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4f6:	4581      	cmp	r9, r0
 800a4f8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a4fc:	f84e 3b04 	str.w	r3, [lr], #4
 800a500:	d2db      	bcs.n	800a4ba <quorem+0x42>
 800a502:	f856 300c 	ldr.w	r3, [r6, ip]
 800a506:	b933      	cbnz	r3, 800a516 <quorem+0x9e>
 800a508:	9b01      	ldr	r3, [sp, #4]
 800a50a:	3b04      	subs	r3, #4
 800a50c:	429e      	cmp	r6, r3
 800a50e:	461a      	mov	r2, r3
 800a510:	d330      	bcc.n	800a574 <quorem+0xfc>
 800a512:	f8c8 4010 	str.w	r4, [r8, #16]
 800a516:	4640      	mov	r0, r8
 800a518:	f001 f81e 	bl	800b558 <__mcmp>
 800a51c:	2800      	cmp	r0, #0
 800a51e:	db25      	blt.n	800a56c <quorem+0xf4>
 800a520:	3501      	adds	r5, #1
 800a522:	4630      	mov	r0, r6
 800a524:	f04f 0c00 	mov.w	ip, #0
 800a528:	f857 2b04 	ldr.w	r2, [r7], #4
 800a52c:	f8d0 e000 	ldr.w	lr, [r0]
 800a530:	b293      	uxth	r3, r2
 800a532:	ebac 0303 	sub.w	r3, ip, r3
 800a536:	0c12      	lsrs	r2, r2, #16
 800a538:	fa13 f38e 	uxtah	r3, r3, lr
 800a53c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a540:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a544:	b29b      	uxth	r3, r3
 800a546:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a54a:	45b9      	cmp	r9, r7
 800a54c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a550:	f840 3b04 	str.w	r3, [r0], #4
 800a554:	d2e8      	bcs.n	800a528 <quorem+0xb0>
 800a556:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a55a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a55e:	b92a      	cbnz	r2, 800a56c <quorem+0xf4>
 800a560:	3b04      	subs	r3, #4
 800a562:	429e      	cmp	r6, r3
 800a564:	461a      	mov	r2, r3
 800a566:	d30b      	bcc.n	800a580 <quorem+0x108>
 800a568:	f8c8 4010 	str.w	r4, [r8, #16]
 800a56c:	4628      	mov	r0, r5
 800a56e:	b003      	add	sp, #12
 800a570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a574:	6812      	ldr	r2, [r2, #0]
 800a576:	3b04      	subs	r3, #4
 800a578:	2a00      	cmp	r2, #0
 800a57a:	d1ca      	bne.n	800a512 <quorem+0x9a>
 800a57c:	3c01      	subs	r4, #1
 800a57e:	e7c5      	b.n	800a50c <quorem+0x94>
 800a580:	6812      	ldr	r2, [r2, #0]
 800a582:	3b04      	subs	r3, #4
 800a584:	2a00      	cmp	r2, #0
 800a586:	d1ef      	bne.n	800a568 <quorem+0xf0>
 800a588:	3c01      	subs	r4, #1
 800a58a:	e7ea      	b.n	800a562 <quorem+0xea>
 800a58c:	2000      	movs	r0, #0
 800a58e:	e7ee      	b.n	800a56e <quorem+0xf6>

0800a590 <_dtoa_r>:
 800a590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a594:	ec57 6b10 	vmov	r6, r7, d0
 800a598:	b097      	sub	sp, #92	; 0x5c
 800a59a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a59c:	9106      	str	r1, [sp, #24]
 800a59e:	4604      	mov	r4, r0
 800a5a0:	920b      	str	r2, [sp, #44]	; 0x2c
 800a5a2:	9312      	str	r3, [sp, #72]	; 0x48
 800a5a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a5a8:	e9cd 6700 	strd	r6, r7, [sp]
 800a5ac:	b93d      	cbnz	r5, 800a5be <_dtoa_r+0x2e>
 800a5ae:	2010      	movs	r0, #16
 800a5b0:	f000 fdb4 	bl	800b11c <malloc>
 800a5b4:	6260      	str	r0, [r4, #36]	; 0x24
 800a5b6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a5ba:	6005      	str	r5, [r0, #0]
 800a5bc:	60c5      	str	r5, [r0, #12]
 800a5be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a5c0:	6819      	ldr	r1, [r3, #0]
 800a5c2:	b151      	cbz	r1, 800a5da <_dtoa_r+0x4a>
 800a5c4:	685a      	ldr	r2, [r3, #4]
 800a5c6:	604a      	str	r2, [r1, #4]
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	4093      	lsls	r3, r2
 800a5cc:	608b      	str	r3, [r1, #8]
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	f000 fde0 	bl	800b194 <_Bfree>
 800a5d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	601a      	str	r2, [r3, #0]
 800a5da:	1e3b      	subs	r3, r7, #0
 800a5dc:	bfbb      	ittet	lt
 800a5de:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a5e2:	9301      	strlt	r3, [sp, #4]
 800a5e4:	2300      	movge	r3, #0
 800a5e6:	2201      	movlt	r2, #1
 800a5e8:	bfac      	ite	ge
 800a5ea:	f8c8 3000 	strge.w	r3, [r8]
 800a5ee:	f8c8 2000 	strlt.w	r2, [r8]
 800a5f2:	4baf      	ldr	r3, [pc, #700]	; (800a8b0 <_dtoa_r+0x320>)
 800a5f4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a5f8:	ea33 0308 	bics.w	r3, r3, r8
 800a5fc:	d114      	bne.n	800a628 <_dtoa_r+0x98>
 800a5fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a600:	f242 730f 	movw	r3, #9999	; 0x270f
 800a604:	6013      	str	r3, [r2, #0]
 800a606:	9b00      	ldr	r3, [sp, #0]
 800a608:	b923      	cbnz	r3, 800a614 <_dtoa_r+0x84>
 800a60a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a60e:	2800      	cmp	r0, #0
 800a610:	f000 8542 	beq.w	800b098 <_dtoa_r+0xb08>
 800a614:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a616:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a8c4 <_dtoa_r+0x334>
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	f000 8544 	beq.w	800b0a8 <_dtoa_r+0xb18>
 800a620:	f10b 0303 	add.w	r3, fp, #3
 800a624:	f000 bd3e 	b.w	800b0a4 <_dtoa_r+0xb14>
 800a628:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a62c:	2200      	movs	r2, #0
 800a62e:	2300      	movs	r3, #0
 800a630:	4630      	mov	r0, r6
 800a632:	4639      	mov	r1, r7
 800a634:	f7f6 fa48 	bl	8000ac8 <__aeabi_dcmpeq>
 800a638:	4681      	mov	r9, r0
 800a63a:	b168      	cbz	r0, 800a658 <_dtoa_r+0xc8>
 800a63c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a63e:	2301      	movs	r3, #1
 800a640:	6013      	str	r3, [r2, #0]
 800a642:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a644:	2b00      	cmp	r3, #0
 800a646:	f000 8524 	beq.w	800b092 <_dtoa_r+0xb02>
 800a64a:	4b9a      	ldr	r3, [pc, #616]	; (800a8b4 <_dtoa_r+0x324>)
 800a64c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a64e:	f103 3bff 	add.w	fp, r3, #4294967295
 800a652:	6013      	str	r3, [r2, #0]
 800a654:	f000 bd28 	b.w	800b0a8 <_dtoa_r+0xb18>
 800a658:	aa14      	add	r2, sp, #80	; 0x50
 800a65a:	a915      	add	r1, sp, #84	; 0x54
 800a65c:	ec47 6b10 	vmov	d0, r6, r7
 800a660:	4620      	mov	r0, r4
 800a662:	f000 fff0 	bl	800b646 <__d2b>
 800a666:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a66a:	9004      	str	r0, [sp, #16]
 800a66c:	2d00      	cmp	r5, #0
 800a66e:	d07c      	beq.n	800a76a <_dtoa_r+0x1da>
 800a670:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a674:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800a678:	46b2      	mov	sl, r6
 800a67a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800a67e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a682:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a686:	2200      	movs	r2, #0
 800a688:	4b8b      	ldr	r3, [pc, #556]	; (800a8b8 <_dtoa_r+0x328>)
 800a68a:	4650      	mov	r0, sl
 800a68c:	4659      	mov	r1, fp
 800a68e:	f7f5 fdfb 	bl	8000288 <__aeabi_dsub>
 800a692:	a381      	add	r3, pc, #516	; (adr r3, 800a898 <_dtoa_r+0x308>)
 800a694:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a698:	f7f5 ffae 	bl	80005f8 <__aeabi_dmul>
 800a69c:	a380      	add	r3, pc, #512	; (adr r3, 800a8a0 <_dtoa_r+0x310>)
 800a69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a2:	f7f5 fdf3 	bl	800028c <__adddf3>
 800a6a6:	4606      	mov	r6, r0
 800a6a8:	4628      	mov	r0, r5
 800a6aa:	460f      	mov	r7, r1
 800a6ac:	f7f5 ff3a 	bl	8000524 <__aeabi_i2d>
 800a6b0:	a37d      	add	r3, pc, #500	; (adr r3, 800a8a8 <_dtoa_r+0x318>)
 800a6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b6:	f7f5 ff9f 	bl	80005f8 <__aeabi_dmul>
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	460b      	mov	r3, r1
 800a6be:	4630      	mov	r0, r6
 800a6c0:	4639      	mov	r1, r7
 800a6c2:	f7f5 fde3 	bl	800028c <__adddf3>
 800a6c6:	4606      	mov	r6, r0
 800a6c8:	460f      	mov	r7, r1
 800a6ca:	f7f6 fa45 	bl	8000b58 <__aeabi_d2iz>
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	4682      	mov	sl, r0
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	4630      	mov	r0, r6
 800a6d6:	4639      	mov	r1, r7
 800a6d8:	f7f6 fa00 	bl	8000adc <__aeabi_dcmplt>
 800a6dc:	b148      	cbz	r0, 800a6f2 <_dtoa_r+0x162>
 800a6de:	4650      	mov	r0, sl
 800a6e0:	f7f5 ff20 	bl	8000524 <__aeabi_i2d>
 800a6e4:	4632      	mov	r2, r6
 800a6e6:	463b      	mov	r3, r7
 800a6e8:	f7f6 f9ee 	bl	8000ac8 <__aeabi_dcmpeq>
 800a6ec:	b908      	cbnz	r0, 800a6f2 <_dtoa_r+0x162>
 800a6ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a6f2:	f1ba 0f16 	cmp.w	sl, #22
 800a6f6:	d859      	bhi.n	800a7ac <_dtoa_r+0x21c>
 800a6f8:	4970      	ldr	r1, [pc, #448]	; (800a8bc <_dtoa_r+0x32c>)
 800a6fa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a6fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a702:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a706:	f7f6 fa07 	bl	8000b18 <__aeabi_dcmpgt>
 800a70a:	2800      	cmp	r0, #0
 800a70c:	d050      	beq.n	800a7b0 <_dtoa_r+0x220>
 800a70e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a712:	2300      	movs	r3, #0
 800a714:	930f      	str	r3, [sp, #60]	; 0x3c
 800a716:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a718:	1b5d      	subs	r5, r3, r5
 800a71a:	f1b5 0801 	subs.w	r8, r5, #1
 800a71e:	bf49      	itett	mi
 800a720:	f1c5 0301 	rsbmi	r3, r5, #1
 800a724:	2300      	movpl	r3, #0
 800a726:	9305      	strmi	r3, [sp, #20]
 800a728:	f04f 0800 	movmi.w	r8, #0
 800a72c:	bf58      	it	pl
 800a72e:	9305      	strpl	r3, [sp, #20]
 800a730:	f1ba 0f00 	cmp.w	sl, #0
 800a734:	db3e      	blt.n	800a7b4 <_dtoa_r+0x224>
 800a736:	2300      	movs	r3, #0
 800a738:	44d0      	add	r8, sl
 800a73a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a73e:	9307      	str	r3, [sp, #28]
 800a740:	9b06      	ldr	r3, [sp, #24]
 800a742:	2b09      	cmp	r3, #9
 800a744:	f200 8090 	bhi.w	800a868 <_dtoa_r+0x2d8>
 800a748:	2b05      	cmp	r3, #5
 800a74a:	bfc4      	itt	gt
 800a74c:	3b04      	subgt	r3, #4
 800a74e:	9306      	strgt	r3, [sp, #24]
 800a750:	9b06      	ldr	r3, [sp, #24]
 800a752:	f1a3 0302 	sub.w	r3, r3, #2
 800a756:	bfcc      	ite	gt
 800a758:	2500      	movgt	r5, #0
 800a75a:	2501      	movle	r5, #1
 800a75c:	2b03      	cmp	r3, #3
 800a75e:	f200 808f 	bhi.w	800a880 <_dtoa_r+0x2f0>
 800a762:	e8df f003 	tbb	[pc, r3]
 800a766:	7f7d      	.short	0x7f7d
 800a768:	7131      	.short	0x7131
 800a76a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800a76e:	441d      	add	r5, r3
 800a770:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a774:	2820      	cmp	r0, #32
 800a776:	dd13      	ble.n	800a7a0 <_dtoa_r+0x210>
 800a778:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a77c:	9b00      	ldr	r3, [sp, #0]
 800a77e:	fa08 f800 	lsl.w	r8, r8, r0
 800a782:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a786:	fa23 f000 	lsr.w	r0, r3, r0
 800a78a:	ea48 0000 	orr.w	r0, r8, r0
 800a78e:	f7f5 feb9 	bl	8000504 <__aeabi_ui2d>
 800a792:	2301      	movs	r3, #1
 800a794:	4682      	mov	sl, r0
 800a796:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a79a:	3d01      	subs	r5, #1
 800a79c:	9313      	str	r3, [sp, #76]	; 0x4c
 800a79e:	e772      	b.n	800a686 <_dtoa_r+0xf6>
 800a7a0:	9b00      	ldr	r3, [sp, #0]
 800a7a2:	f1c0 0020 	rsb	r0, r0, #32
 800a7a6:	fa03 f000 	lsl.w	r0, r3, r0
 800a7aa:	e7f0      	b.n	800a78e <_dtoa_r+0x1fe>
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	e7b1      	b.n	800a714 <_dtoa_r+0x184>
 800a7b0:	900f      	str	r0, [sp, #60]	; 0x3c
 800a7b2:	e7b0      	b.n	800a716 <_dtoa_r+0x186>
 800a7b4:	9b05      	ldr	r3, [sp, #20]
 800a7b6:	eba3 030a 	sub.w	r3, r3, sl
 800a7ba:	9305      	str	r3, [sp, #20]
 800a7bc:	f1ca 0300 	rsb	r3, sl, #0
 800a7c0:	9307      	str	r3, [sp, #28]
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	930e      	str	r3, [sp, #56]	; 0x38
 800a7c6:	e7bb      	b.n	800a740 <_dtoa_r+0x1b0>
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	930a      	str	r3, [sp, #40]	; 0x28
 800a7cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	dd59      	ble.n	800a886 <_dtoa_r+0x2f6>
 800a7d2:	9302      	str	r3, [sp, #8]
 800a7d4:	4699      	mov	r9, r3
 800a7d6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a7d8:	2200      	movs	r2, #0
 800a7da:	6072      	str	r2, [r6, #4]
 800a7dc:	2204      	movs	r2, #4
 800a7de:	f102 0014 	add.w	r0, r2, #20
 800a7e2:	4298      	cmp	r0, r3
 800a7e4:	6871      	ldr	r1, [r6, #4]
 800a7e6:	d953      	bls.n	800a890 <_dtoa_r+0x300>
 800a7e8:	4620      	mov	r0, r4
 800a7ea:	f000 fc9f 	bl	800b12c <_Balloc>
 800a7ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7f0:	6030      	str	r0, [r6, #0]
 800a7f2:	f1b9 0f0e 	cmp.w	r9, #14
 800a7f6:	f8d3 b000 	ldr.w	fp, [r3]
 800a7fa:	f200 80e6 	bhi.w	800a9ca <_dtoa_r+0x43a>
 800a7fe:	2d00      	cmp	r5, #0
 800a800:	f000 80e3 	beq.w	800a9ca <_dtoa_r+0x43a>
 800a804:	ed9d 7b00 	vldr	d7, [sp]
 800a808:	f1ba 0f00 	cmp.w	sl, #0
 800a80c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a810:	dd74      	ble.n	800a8fc <_dtoa_r+0x36c>
 800a812:	4a2a      	ldr	r2, [pc, #168]	; (800a8bc <_dtoa_r+0x32c>)
 800a814:	f00a 030f 	and.w	r3, sl, #15
 800a818:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a81c:	ed93 7b00 	vldr	d7, [r3]
 800a820:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a824:	06f0      	lsls	r0, r6, #27
 800a826:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a82a:	d565      	bpl.n	800a8f8 <_dtoa_r+0x368>
 800a82c:	4b24      	ldr	r3, [pc, #144]	; (800a8c0 <_dtoa_r+0x330>)
 800a82e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a832:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a836:	f7f6 f809 	bl	800084c <__aeabi_ddiv>
 800a83a:	e9cd 0100 	strd	r0, r1, [sp]
 800a83e:	f006 060f 	and.w	r6, r6, #15
 800a842:	2503      	movs	r5, #3
 800a844:	4f1e      	ldr	r7, [pc, #120]	; (800a8c0 <_dtoa_r+0x330>)
 800a846:	e04c      	b.n	800a8e2 <_dtoa_r+0x352>
 800a848:	2301      	movs	r3, #1
 800a84a:	930a      	str	r3, [sp, #40]	; 0x28
 800a84c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a84e:	4453      	add	r3, sl
 800a850:	f103 0901 	add.w	r9, r3, #1
 800a854:	9302      	str	r3, [sp, #8]
 800a856:	464b      	mov	r3, r9
 800a858:	2b01      	cmp	r3, #1
 800a85a:	bfb8      	it	lt
 800a85c:	2301      	movlt	r3, #1
 800a85e:	e7ba      	b.n	800a7d6 <_dtoa_r+0x246>
 800a860:	2300      	movs	r3, #0
 800a862:	e7b2      	b.n	800a7ca <_dtoa_r+0x23a>
 800a864:	2300      	movs	r3, #0
 800a866:	e7f0      	b.n	800a84a <_dtoa_r+0x2ba>
 800a868:	2501      	movs	r5, #1
 800a86a:	2300      	movs	r3, #0
 800a86c:	9306      	str	r3, [sp, #24]
 800a86e:	950a      	str	r5, [sp, #40]	; 0x28
 800a870:	f04f 33ff 	mov.w	r3, #4294967295
 800a874:	9302      	str	r3, [sp, #8]
 800a876:	4699      	mov	r9, r3
 800a878:	2200      	movs	r2, #0
 800a87a:	2312      	movs	r3, #18
 800a87c:	920b      	str	r2, [sp, #44]	; 0x2c
 800a87e:	e7aa      	b.n	800a7d6 <_dtoa_r+0x246>
 800a880:	2301      	movs	r3, #1
 800a882:	930a      	str	r3, [sp, #40]	; 0x28
 800a884:	e7f4      	b.n	800a870 <_dtoa_r+0x2e0>
 800a886:	2301      	movs	r3, #1
 800a888:	9302      	str	r3, [sp, #8]
 800a88a:	4699      	mov	r9, r3
 800a88c:	461a      	mov	r2, r3
 800a88e:	e7f5      	b.n	800a87c <_dtoa_r+0x2ec>
 800a890:	3101      	adds	r1, #1
 800a892:	6071      	str	r1, [r6, #4]
 800a894:	0052      	lsls	r2, r2, #1
 800a896:	e7a2      	b.n	800a7de <_dtoa_r+0x24e>
 800a898:	636f4361 	.word	0x636f4361
 800a89c:	3fd287a7 	.word	0x3fd287a7
 800a8a0:	8b60c8b3 	.word	0x8b60c8b3
 800a8a4:	3fc68a28 	.word	0x3fc68a28
 800a8a8:	509f79fb 	.word	0x509f79fb
 800a8ac:	3fd34413 	.word	0x3fd34413
 800a8b0:	7ff00000 	.word	0x7ff00000
 800a8b4:	0800d071 	.word	0x0800d071
 800a8b8:	3ff80000 	.word	0x3ff80000
 800a8bc:	0800d0d0 	.word	0x0800d0d0
 800a8c0:	0800d0a8 	.word	0x0800d0a8
 800a8c4:	0800d09d 	.word	0x0800d09d
 800a8c8:	07f1      	lsls	r1, r6, #31
 800a8ca:	d508      	bpl.n	800a8de <_dtoa_r+0x34e>
 800a8cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a8d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8d4:	f7f5 fe90 	bl	80005f8 <__aeabi_dmul>
 800a8d8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a8dc:	3501      	adds	r5, #1
 800a8de:	1076      	asrs	r6, r6, #1
 800a8e0:	3708      	adds	r7, #8
 800a8e2:	2e00      	cmp	r6, #0
 800a8e4:	d1f0      	bne.n	800a8c8 <_dtoa_r+0x338>
 800a8e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a8ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8ee:	f7f5 ffad 	bl	800084c <__aeabi_ddiv>
 800a8f2:	e9cd 0100 	strd	r0, r1, [sp]
 800a8f6:	e01a      	b.n	800a92e <_dtoa_r+0x39e>
 800a8f8:	2502      	movs	r5, #2
 800a8fa:	e7a3      	b.n	800a844 <_dtoa_r+0x2b4>
 800a8fc:	f000 80a0 	beq.w	800aa40 <_dtoa_r+0x4b0>
 800a900:	f1ca 0600 	rsb	r6, sl, #0
 800a904:	4b9f      	ldr	r3, [pc, #636]	; (800ab84 <_dtoa_r+0x5f4>)
 800a906:	4fa0      	ldr	r7, [pc, #640]	; (800ab88 <_dtoa_r+0x5f8>)
 800a908:	f006 020f 	and.w	r2, r6, #15
 800a90c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a914:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a918:	f7f5 fe6e 	bl	80005f8 <__aeabi_dmul>
 800a91c:	e9cd 0100 	strd	r0, r1, [sp]
 800a920:	1136      	asrs	r6, r6, #4
 800a922:	2300      	movs	r3, #0
 800a924:	2502      	movs	r5, #2
 800a926:	2e00      	cmp	r6, #0
 800a928:	d17f      	bne.n	800aa2a <_dtoa_r+0x49a>
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d1e1      	bne.n	800a8f2 <_dtoa_r+0x362>
 800a92e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a930:	2b00      	cmp	r3, #0
 800a932:	f000 8087 	beq.w	800aa44 <_dtoa_r+0x4b4>
 800a936:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a93a:	2200      	movs	r2, #0
 800a93c:	4b93      	ldr	r3, [pc, #588]	; (800ab8c <_dtoa_r+0x5fc>)
 800a93e:	4630      	mov	r0, r6
 800a940:	4639      	mov	r1, r7
 800a942:	f7f6 f8cb 	bl	8000adc <__aeabi_dcmplt>
 800a946:	2800      	cmp	r0, #0
 800a948:	d07c      	beq.n	800aa44 <_dtoa_r+0x4b4>
 800a94a:	f1b9 0f00 	cmp.w	r9, #0
 800a94e:	d079      	beq.n	800aa44 <_dtoa_r+0x4b4>
 800a950:	9b02      	ldr	r3, [sp, #8]
 800a952:	2b00      	cmp	r3, #0
 800a954:	dd35      	ble.n	800a9c2 <_dtoa_r+0x432>
 800a956:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a95a:	9308      	str	r3, [sp, #32]
 800a95c:	4639      	mov	r1, r7
 800a95e:	2200      	movs	r2, #0
 800a960:	4b8b      	ldr	r3, [pc, #556]	; (800ab90 <_dtoa_r+0x600>)
 800a962:	4630      	mov	r0, r6
 800a964:	f7f5 fe48 	bl	80005f8 <__aeabi_dmul>
 800a968:	e9cd 0100 	strd	r0, r1, [sp]
 800a96c:	9f02      	ldr	r7, [sp, #8]
 800a96e:	3501      	adds	r5, #1
 800a970:	4628      	mov	r0, r5
 800a972:	f7f5 fdd7 	bl	8000524 <__aeabi_i2d>
 800a976:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a97a:	f7f5 fe3d 	bl	80005f8 <__aeabi_dmul>
 800a97e:	2200      	movs	r2, #0
 800a980:	4b84      	ldr	r3, [pc, #528]	; (800ab94 <_dtoa_r+0x604>)
 800a982:	f7f5 fc83 	bl	800028c <__adddf3>
 800a986:	4605      	mov	r5, r0
 800a988:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a98c:	2f00      	cmp	r7, #0
 800a98e:	d15d      	bne.n	800aa4c <_dtoa_r+0x4bc>
 800a990:	2200      	movs	r2, #0
 800a992:	4b81      	ldr	r3, [pc, #516]	; (800ab98 <_dtoa_r+0x608>)
 800a994:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a998:	f7f5 fc76 	bl	8000288 <__aeabi_dsub>
 800a99c:	462a      	mov	r2, r5
 800a99e:	4633      	mov	r3, r6
 800a9a0:	e9cd 0100 	strd	r0, r1, [sp]
 800a9a4:	f7f6 f8b8 	bl	8000b18 <__aeabi_dcmpgt>
 800a9a8:	2800      	cmp	r0, #0
 800a9aa:	f040 8288 	bne.w	800aebe <_dtoa_r+0x92e>
 800a9ae:	462a      	mov	r2, r5
 800a9b0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a9b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9b8:	f7f6 f890 	bl	8000adc <__aeabi_dcmplt>
 800a9bc:	2800      	cmp	r0, #0
 800a9be:	f040 827c 	bne.w	800aeba <_dtoa_r+0x92a>
 800a9c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a9c6:	e9cd 2300 	strd	r2, r3, [sp]
 800a9ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	f2c0 8150 	blt.w	800ac72 <_dtoa_r+0x6e2>
 800a9d2:	f1ba 0f0e 	cmp.w	sl, #14
 800a9d6:	f300 814c 	bgt.w	800ac72 <_dtoa_r+0x6e2>
 800a9da:	4b6a      	ldr	r3, [pc, #424]	; (800ab84 <_dtoa_r+0x5f4>)
 800a9dc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a9e0:	ed93 7b00 	vldr	d7, [r3]
 800a9e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a9ec:	f280 80d8 	bge.w	800aba0 <_dtoa_r+0x610>
 800a9f0:	f1b9 0f00 	cmp.w	r9, #0
 800a9f4:	f300 80d4 	bgt.w	800aba0 <_dtoa_r+0x610>
 800a9f8:	f040 825e 	bne.w	800aeb8 <_dtoa_r+0x928>
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	4b66      	ldr	r3, [pc, #408]	; (800ab98 <_dtoa_r+0x608>)
 800aa00:	ec51 0b17 	vmov	r0, r1, d7
 800aa04:	f7f5 fdf8 	bl	80005f8 <__aeabi_dmul>
 800aa08:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa0c:	f7f6 f87a 	bl	8000b04 <__aeabi_dcmpge>
 800aa10:	464f      	mov	r7, r9
 800aa12:	464e      	mov	r6, r9
 800aa14:	2800      	cmp	r0, #0
 800aa16:	f040 8234 	bne.w	800ae82 <_dtoa_r+0x8f2>
 800aa1a:	2331      	movs	r3, #49	; 0x31
 800aa1c:	f10b 0501 	add.w	r5, fp, #1
 800aa20:	f88b 3000 	strb.w	r3, [fp]
 800aa24:	f10a 0a01 	add.w	sl, sl, #1
 800aa28:	e22f      	b.n	800ae8a <_dtoa_r+0x8fa>
 800aa2a:	07f2      	lsls	r2, r6, #31
 800aa2c:	d505      	bpl.n	800aa3a <_dtoa_r+0x4aa>
 800aa2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa32:	f7f5 fde1 	bl	80005f8 <__aeabi_dmul>
 800aa36:	3501      	adds	r5, #1
 800aa38:	2301      	movs	r3, #1
 800aa3a:	1076      	asrs	r6, r6, #1
 800aa3c:	3708      	adds	r7, #8
 800aa3e:	e772      	b.n	800a926 <_dtoa_r+0x396>
 800aa40:	2502      	movs	r5, #2
 800aa42:	e774      	b.n	800a92e <_dtoa_r+0x39e>
 800aa44:	f8cd a020 	str.w	sl, [sp, #32]
 800aa48:	464f      	mov	r7, r9
 800aa4a:	e791      	b.n	800a970 <_dtoa_r+0x3e0>
 800aa4c:	4b4d      	ldr	r3, [pc, #308]	; (800ab84 <_dtoa_r+0x5f4>)
 800aa4e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aa52:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800aa56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d047      	beq.n	800aaec <_dtoa_r+0x55c>
 800aa5c:	4602      	mov	r2, r0
 800aa5e:	460b      	mov	r3, r1
 800aa60:	2000      	movs	r0, #0
 800aa62:	494e      	ldr	r1, [pc, #312]	; (800ab9c <_dtoa_r+0x60c>)
 800aa64:	f7f5 fef2 	bl	800084c <__aeabi_ddiv>
 800aa68:	462a      	mov	r2, r5
 800aa6a:	4633      	mov	r3, r6
 800aa6c:	f7f5 fc0c 	bl	8000288 <__aeabi_dsub>
 800aa70:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800aa74:	465d      	mov	r5, fp
 800aa76:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa7a:	f7f6 f86d 	bl	8000b58 <__aeabi_d2iz>
 800aa7e:	4606      	mov	r6, r0
 800aa80:	f7f5 fd50 	bl	8000524 <__aeabi_i2d>
 800aa84:	4602      	mov	r2, r0
 800aa86:	460b      	mov	r3, r1
 800aa88:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa8c:	f7f5 fbfc 	bl	8000288 <__aeabi_dsub>
 800aa90:	3630      	adds	r6, #48	; 0x30
 800aa92:	f805 6b01 	strb.w	r6, [r5], #1
 800aa96:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800aa9a:	e9cd 0100 	strd	r0, r1, [sp]
 800aa9e:	f7f6 f81d 	bl	8000adc <__aeabi_dcmplt>
 800aaa2:	2800      	cmp	r0, #0
 800aaa4:	d163      	bne.n	800ab6e <_dtoa_r+0x5de>
 800aaa6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aaaa:	2000      	movs	r0, #0
 800aaac:	4937      	ldr	r1, [pc, #220]	; (800ab8c <_dtoa_r+0x5fc>)
 800aaae:	f7f5 fbeb 	bl	8000288 <__aeabi_dsub>
 800aab2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800aab6:	f7f6 f811 	bl	8000adc <__aeabi_dcmplt>
 800aaba:	2800      	cmp	r0, #0
 800aabc:	f040 80b7 	bne.w	800ac2e <_dtoa_r+0x69e>
 800aac0:	eba5 030b 	sub.w	r3, r5, fp
 800aac4:	429f      	cmp	r7, r3
 800aac6:	f77f af7c 	ble.w	800a9c2 <_dtoa_r+0x432>
 800aaca:	2200      	movs	r2, #0
 800aacc:	4b30      	ldr	r3, [pc, #192]	; (800ab90 <_dtoa_r+0x600>)
 800aace:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aad2:	f7f5 fd91 	bl	80005f8 <__aeabi_dmul>
 800aad6:	2200      	movs	r2, #0
 800aad8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800aadc:	4b2c      	ldr	r3, [pc, #176]	; (800ab90 <_dtoa_r+0x600>)
 800aade:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aae2:	f7f5 fd89 	bl	80005f8 <__aeabi_dmul>
 800aae6:	e9cd 0100 	strd	r0, r1, [sp]
 800aaea:	e7c4      	b.n	800aa76 <_dtoa_r+0x4e6>
 800aaec:	462a      	mov	r2, r5
 800aaee:	4633      	mov	r3, r6
 800aaf0:	f7f5 fd82 	bl	80005f8 <__aeabi_dmul>
 800aaf4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800aaf8:	eb0b 0507 	add.w	r5, fp, r7
 800aafc:	465e      	mov	r6, fp
 800aafe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab02:	f7f6 f829 	bl	8000b58 <__aeabi_d2iz>
 800ab06:	4607      	mov	r7, r0
 800ab08:	f7f5 fd0c 	bl	8000524 <__aeabi_i2d>
 800ab0c:	3730      	adds	r7, #48	; 0x30
 800ab0e:	4602      	mov	r2, r0
 800ab10:	460b      	mov	r3, r1
 800ab12:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab16:	f7f5 fbb7 	bl	8000288 <__aeabi_dsub>
 800ab1a:	f806 7b01 	strb.w	r7, [r6], #1
 800ab1e:	42ae      	cmp	r6, r5
 800ab20:	e9cd 0100 	strd	r0, r1, [sp]
 800ab24:	f04f 0200 	mov.w	r2, #0
 800ab28:	d126      	bne.n	800ab78 <_dtoa_r+0x5e8>
 800ab2a:	4b1c      	ldr	r3, [pc, #112]	; (800ab9c <_dtoa_r+0x60c>)
 800ab2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ab30:	f7f5 fbac 	bl	800028c <__adddf3>
 800ab34:	4602      	mov	r2, r0
 800ab36:	460b      	mov	r3, r1
 800ab38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab3c:	f7f5 ffec 	bl	8000b18 <__aeabi_dcmpgt>
 800ab40:	2800      	cmp	r0, #0
 800ab42:	d174      	bne.n	800ac2e <_dtoa_r+0x69e>
 800ab44:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ab48:	2000      	movs	r0, #0
 800ab4a:	4914      	ldr	r1, [pc, #80]	; (800ab9c <_dtoa_r+0x60c>)
 800ab4c:	f7f5 fb9c 	bl	8000288 <__aeabi_dsub>
 800ab50:	4602      	mov	r2, r0
 800ab52:	460b      	mov	r3, r1
 800ab54:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab58:	f7f5 ffc0 	bl	8000adc <__aeabi_dcmplt>
 800ab5c:	2800      	cmp	r0, #0
 800ab5e:	f43f af30 	beq.w	800a9c2 <_dtoa_r+0x432>
 800ab62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ab66:	2b30      	cmp	r3, #48	; 0x30
 800ab68:	f105 32ff 	add.w	r2, r5, #4294967295
 800ab6c:	d002      	beq.n	800ab74 <_dtoa_r+0x5e4>
 800ab6e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ab72:	e04a      	b.n	800ac0a <_dtoa_r+0x67a>
 800ab74:	4615      	mov	r5, r2
 800ab76:	e7f4      	b.n	800ab62 <_dtoa_r+0x5d2>
 800ab78:	4b05      	ldr	r3, [pc, #20]	; (800ab90 <_dtoa_r+0x600>)
 800ab7a:	f7f5 fd3d 	bl	80005f8 <__aeabi_dmul>
 800ab7e:	e9cd 0100 	strd	r0, r1, [sp]
 800ab82:	e7bc      	b.n	800aafe <_dtoa_r+0x56e>
 800ab84:	0800d0d0 	.word	0x0800d0d0
 800ab88:	0800d0a8 	.word	0x0800d0a8
 800ab8c:	3ff00000 	.word	0x3ff00000
 800ab90:	40240000 	.word	0x40240000
 800ab94:	401c0000 	.word	0x401c0000
 800ab98:	40140000 	.word	0x40140000
 800ab9c:	3fe00000 	.word	0x3fe00000
 800aba0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800aba4:	465d      	mov	r5, fp
 800aba6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abaa:	4630      	mov	r0, r6
 800abac:	4639      	mov	r1, r7
 800abae:	f7f5 fe4d 	bl	800084c <__aeabi_ddiv>
 800abb2:	f7f5 ffd1 	bl	8000b58 <__aeabi_d2iz>
 800abb6:	4680      	mov	r8, r0
 800abb8:	f7f5 fcb4 	bl	8000524 <__aeabi_i2d>
 800abbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abc0:	f7f5 fd1a 	bl	80005f8 <__aeabi_dmul>
 800abc4:	4602      	mov	r2, r0
 800abc6:	460b      	mov	r3, r1
 800abc8:	4630      	mov	r0, r6
 800abca:	4639      	mov	r1, r7
 800abcc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800abd0:	f7f5 fb5a 	bl	8000288 <__aeabi_dsub>
 800abd4:	f805 6b01 	strb.w	r6, [r5], #1
 800abd8:	eba5 060b 	sub.w	r6, r5, fp
 800abdc:	45b1      	cmp	r9, r6
 800abde:	4602      	mov	r2, r0
 800abe0:	460b      	mov	r3, r1
 800abe2:	d139      	bne.n	800ac58 <_dtoa_r+0x6c8>
 800abe4:	f7f5 fb52 	bl	800028c <__adddf3>
 800abe8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abec:	4606      	mov	r6, r0
 800abee:	460f      	mov	r7, r1
 800abf0:	f7f5 ff92 	bl	8000b18 <__aeabi_dcmpgt>
 800abf4:	b9c8      	cbnz	r0, 800ac2a <_dtoa_r+0x69a>
 800abf6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abfa:	4630      	mov	r0, r6
 800abfc:	4639      	mov	r1, r7
 800abfe:	f7f5 ff63 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac02:	b110      	cbz	r0, 800ac0a <_dtoa_r+0x67a>
 800ac04:	f018 0f01 	tst.w	r8, #1
 800ac08:	d10f      	bne.n	800ac2a <_dtoa_r+0x69a>
 800ac0a:	9904      	ldr	r1, [sp, #16]
 800ac0c:	4620      	mov	r0, r4
 800ac0e:	f000 fac1 	bl	800b194 <_Bfree>
 800ac12:	2300      	movs	r3, #0
 800ac14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ac16:	702b      	strb	r3, [r5, #0]
 800ac18:	f10a 0301 	add.w	r3, sl, #1
 800ac1c:	6013      	str	r3, [r2, #0]
 800ac1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	f000 8241 	beq.w	800b0a8 <_dtoa_r+0xb18>
 800ac26:	601d      	str	r5, [r3, #0]
 800ac28:	e23e      	b.n	800b0a8 <_dtoa_r+0xb18>
 800ac2a:	f8cd a020 	str.w	sl, [sp, #32]
 800ac2e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ac32:	2a39      	cmp	r2, #57	; 0x39
 800ac34:	f105 33ff 	add.w	r3, r5, #4294967295
 800ac38:	d108      	bne.n	800ac4c <_dtoa_r+0x6bc>
 800ac3a:	459b      	cmp	fp, r3
 800ac3c:	d10a      	bne.n	800ac54 <_dtoa_r+0x6c4>
 800ac3e:	9b08      	ldr	r3, [sp, #32]
 800ac40:	3301      	adds	r3, #1
 800ac42:	9308      	str	r3, [sp, #32]
 800ac44:	2330      	movs	r3, #48	; 0x30
 800ac46:	f88b 3000 	strb.w	r3, [fp]
 800ac4a:	465b      	mov	r3, fp
 800ac4c:	781a      	ldrb	r2, [r3, #0]
 800ac4e:	3201      	adds	r2, #1
 800ac50:	701a      	strb	r2, [r3, #0]
 800ac52:	e78c      	b.n	800ab6e <_dtoa_r+0x5de>
 800ac54:	461d      	mov	r5, r3
 800ac56:	e7ea      	b.n	800ac2e <_dtoa_r+0x69e>
 800ac58:	2200      	movs	r2, #0
 800ac5a:	4b9b      	ldr	r3, [pc, #620]	; (800aec8 <_dtoa_r+0x938>)
 800ac5c:	f7f5 fccc 	bl	80005f8 <__aeabi_dmul>
 800ac60:	2200      	movs	r2, #0
 800ac62:	2300      	movs	r3, #0
 800ac64:	4606      	mov	r6, r0
 800ac66:	460f      	mov	r7, r1
 800ac68:	f7f5 ff2e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac6c:	2800      	cmp	r0, #0
 800ac6e:	d09a      	beq.n	800aba6 <_dtoa_r+0x616>
 800ac70:	e7cb      	b.n	800ac0a <_dtoa_r+0x67a>
 800ac72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac74:	2a00      	cmp	r2, #0
 800ac76:	f000 808b 	beq.w	800ad90 <_dtoa_r+0x800>
 800ac7a:	9a06      	ldr	r2, [sp, #24]
 800ac7c:	2a01      	cmp	r2, #1
 800ac7e:	dc6e      	bgt.n	800ad5e <_dtoa_r+0x7ce>
 800ac80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ac82:	2a00      	cmp	r2, #0
 800ac84:	d067      	beq.n	800ad56 <_dtoa_r+0x7c6>
 800ac86:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ac8a:	9f07      	ldr	r7, [sp, #28]
 800ac8c:	9d05      	ldr	r5, [sp, #20]
 800ac8e:	9a05      	ldr	r2, [sp, #20]
 800ac90:	2101      	movs	r1, #1
 800ac92:	441a      	add	r2, r3
 800ac94:	4620      	mov	r0, r4
 800ac96:	9205      	str	r2, [sp, #20]
 800ac98:	4498      	add	r8, r3
 800ac9a:	f000 fb1b 	bl	800b2d4 <__i2b>
 800ac9e:	4606      	mov	r6, r0
 800aca0:	2d00      	cmp	r5, #0
 800aca2:	dd0c      	ble.n	800acbe <_dtoa_r+0x72e>
 800aca4:	f1b8 0f00 	cmp.w	r8, #0
 800aca8:	dd09      	ble.n	800acbe <_dtoa_r+0x72e>
 800acaa:	4545      	cmp	r5, r8
 800acac:	9a05      	ldr	r2, [sp, #20]
 800acae:	462b      	mov	r3, r5
 800acb0:	bfa8      	it	ge
 800acb2:	4643      	movge	r3, r8
 800acb4:	1ad2      	subs	r2, r2, r3
 800acb6:	9205      	str	r2, [sp, #20]
 800acb8:	1aed      	subs	r5, r5, r3
 800acba:	eba8 0803 	sub.w	r8, r8, r3
 800acbe:	9b07      	ldr	r3, [sp, #28]
 800acc0:	b1eb      	cbz	r3, 800acfe <_dtoa_r+0x76e>
 800acc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d067      	beq.n	800ad98 <_dtoa_r+0x808>
 800acc8:	b18f      	cbz	r7, 800acee <_dtoa_r+0x75e>
 800acca:	4631      	mov	r1, r6
 800accc:	463a      	mov	r2, r7
 800acce:	4620      	mov	r0, r4
 800acd0:	f000 fba0 	bl	800b414 <__pow5mult>
 800acd4:	9a04      	ldr	r2, [sp, #16]
 800acd6:	4601      	mov	r1, r0
 800acd8:	4606      	mov	r6, r0
 800acda:	4620      	mov	r0, r4
 800acdc:	f000 fb03 	bl	800b2e6 <__multiply>
 800ace0:	9904      	ldr	r1, [sp, #16]
 800ace2:	9008      	str	r0, [sp, #32]
 800ace4:	4620      	mov	r0, r4
 800ace6:	f000 fa55 	bl	800b194 <_Bfree>
 800acea:	9b08      	ldr	r3, [sp, #32]
 800acec:	9304      	str	r3, [sp, #16]
 800acee:	9b07      	ldr	r3, [sp, #28]
 800acf0:	1bda      	subs	r2, r3, r7
 800acf2:	d004      	beq.n	800acfe <_dtoa_r+0x76e>
 800acf4:	9904      	ldr	r1, [sp, #16]
 800acf6:	4620      	mov	r0, r4
 800acf8:	f000 fb8c 	bl	800b414 <__pow5mult>
 800acfc:	9004      	str	r0, [sp, #16]
 800acfe:	2101      	movs	r1, #1
 800ad00:	4620      	mov	r0, r4
 800ad02:	f000 fae7 	bl	800b2d4 <__i2b>
 800ad06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ad08:	4607      	mov	r7, r0
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	f000 81d0 	beq.w	800b0b0 <_dtoa_r+0xb20>
 800ad10:	461a      	mov	r2, r3
 800ad12:	4601      	mov	r1, r0
 800ad14:	4620      	mov	r0, r4
 800ad16:	f000 fb7d 	bl	800b414 <__pow5mult>
 800ad1a:	9b06      	ldr	r3, [sp, #24]
 800ad1c:	2b01      	cmp	r3, #1
 800ad1e:	4607      	mov	r7, r0
 800ad20:	dc40      	bgt.n	800ada4 <_dtoa_r+0x814>
 800ad22:	9b00      	ldr	r3, [sp, #0]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d139      	bne.n	800ad9c <_dtoa_r+0x80c>
 800ad28:	9b01      	ldr	r3, [sp, #4]
 800ad2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d136      	bne.n	800ada0 <_dtoa_r+0x810>
 800ad32:	9b01      	ldr	r3, [sp, #4]
 800ad34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ad38:	0d1b      	lsrs	r3, r3, #20
 800ad3a:	051b      	lsls	r3, r3, #20
 800ad3c:	b12b      	cbz	r3, 800ad4a <_dtoa_r+0x7ba>
 800ad3e:	9b05      	ldr	r3, [sp, #20]
 800ad40:	3301      	adds	r3, #1
 800ad42:	9305      	str	r3, [sp, #20]
 800ad44:	f108 0801 	add.w	r8, r8, #1
 800ad48:	2301      	movs	r3, #1
 800ad4a:	9307      	str	r3, [sp, #28]
 800ad4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d12a      	bne.n	800ada8 <_dtoa_r+0x818>
 800ad52:	2001      	movs	r0, #1
 800ad54:	e030      	b.n	800adb8 <_dtoa_r+0x828>
 800ad56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ad58:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ad5c:	e795      	b.n	800ac8a <_dtoa_r+0x6fa>
 800ad5e:	9b07      	ldr	r3, [sp, #28]
 800ad60:	f109 37ff 	add.w	r7, r9, #4294967295
 800ad64:	42bb      	cmp	r3, r7
 800ad66:	bfbf      	itttt	lt
 800ad68:	9b07      	ldrlt	r3, [sp, #28]
 800ad6a:	9707      	strlt	r7, [sp, #28]
 800ad6c:	1afa      	sublt	r2, r7, r3
 800ad6e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800ad70:	bfbb      	ittet	lt
 800ad72:	189b      	addlt	r3, r3, r2
 800ad74:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ad76:	1bdf      	subge	r7, r3, r7
 800ad78:	2700      	movlt	r7, #0
 800ad7a:	f1b9 0f00 	cmp.w	r9, #0
 800ad7e:	bfb5      	itete	lt
 800ad80:	9b05      	ldrlt	r3, [sp, #20]
 800ad82:	9d05      	ldrge	r5, [sp, #20]
 800ad84:	eba3 0509 	sublt.w	r5, r3, r9
 800ad88:	464b      	movge	r3, r9
 800ad8a:	bfb8      	it	lt
 800ad8c:	2300      	movlt	r3, #0
 800ad8e:	e77e      	b.n	800ac8e <_dtoa_r+0x6fe>
 800ad90:	9f07      	ldr	r7, [sp, #28]
 800ad92:	9d05      	ldr	r5, [sp, #20]
 800ad94:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800ad96:	e783      	b.n	800aca0 <_dtoa_r+0x710>
 800ad98:	9a07      	ldr	r2, [sp, #28]
 800ad9a:	e7ab      	b.n	800acf4 <_dtoa_r+0x764>
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	e7d4      	b.n	800ad4a <_dtoa_r+0x7ba>
 800ada0:	9b00      	ldr	r3, [sp, #0]
 800ada2:	e7d2      	b.n	800ad4a <_dtoa_r+0x7ba>
 800ada4:	2300      	movs	r3, #0
 800ada6:	9307      	str	r3, [sp, #28]
 800ada8:	693b      	ldr	r3, [r7, #16]
 800adaa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800adae:	6918      	ldr	r0, [r3, #16]
 800adb0:	f000 fa42 	bl	800b238 <__hi0bits>
 800adb4:	f1c0 0020 	rsb	r0, r0, #32
 800adb8:	4440      	add	r0, r8
 800adba:	f010 001f 	ands.w	r0, r0, #31
 800adbe:	d047      	beq.n	800ae50 <_dtoa_r+0x8c0>
 800adc0:	f1c0 0320 	rsb	r3, r0, #32
 800adc4:	2b04      	cmp	r3, #4
 800adc6:	dd3b      	ble.n	800ae40 <_dtoa_r+0x8b0>
 800adc8:	9b05      	ldr	r3, [sp, #20]
 800adca:	f1c0 001c 	rsb	r0, r0, #28
 800adce:	4403      	add	r3, r0
 800add0:	9305      	str	r3, [sp, #20]
 800add2:	4405      	add	r5, r0
 800add4:	4480      	add	r8, r0
 800add6:	9b05      	ldr	r3, [sp, #20]
 800add8:	2b00      	cmp	r3, #0
 800adda:	dd05      	ble.n	800ade8 <_dtoa_r+0x858>
 800addc:	461a      	mov	r2, r3
 800adde:	9904      	ldr	r1, [sp, #16]
 800ade0:	4620      	mov	r0, r4
 800ade2:	f000 fb65 	bl	800b4b0 <__lshift>
 800ade6:	9004      	str	r0, [sp, #16]
 800ade8:	f1b8 0f00 	cmp.w	r8, #0
 800adec:	dd05      	ble.n	800adfa <_dtoa_r+0x86a>
 800adee:	4639      	mov	r1, r7
 800adf0:	4642      	mov	r2, r8
 800adf2:	4620      	mov	r0, r4
 800adf4:	f000 fb5c 	bl	800b4b0 <__lshift>
 800adf8:	4607      	mov	r7, r0
 800adfa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800adfc:	b353      	cbz	r3, 800ae54 <_dtoa_r+0x8c4>
 800adfe:	4639      	mov	r1, r7
 800ae00:	9804      	ldr	r0, [sp, #16]
 800ae02:	f000 fba9 	bl	800b558 <__mcmp>
 800ae06:	2800      	cmp	r0, #0
 800ae08:	da24      	bge.n	800ae54 <_dtoa_r+0x8c4>
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	220a      	movs	r2, #10
 800ae0e:	9904      	ldr	r1, [sp, #16]
 800ae10:	4620      	mov	r0, r4
 800ae12:	f000 f9d6 	bl	800b1c2 <__multadd>
 800ae16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae18:	9004      	str	r0, [sp, #16]
 800ae1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	f000 814d 	beq.w	800b0be <_dtoa_r+0xb2e>
 800ae24:	2300      	movs	r3, #0
 800ae26:	4631      	mov	r1, r6
 800ae28:	220a      	movs	r2, #10
 800ae2a:	4620      	mov	r0, r4
 800ae2c:	f000 f9c9 	bl	800b1c2 <__multadd>
 800ae30:	9b02      	ldr	r3, [sp, #8]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	4606      	mov	r6, r0
 800ae36:	dc4f      	bgt.n	800aed8 <_dtoa_r+0x948>
 800ae38:	9b06      	ldr	r3, [sp, #24]
 800ae3a:	2b02      	cmp	r3, #2
 800ae3c:	dd4c      	ble.n	800aed8 <_dtoa_r+0x948>
 800ae3e:	e011      	b.n	800ae64 <_dtoa_r+0x8d4>
 800ae40:	d0c9      	beq.n	800add6 <_dtoa_r+0x846>
 800ae42:	9a05      	ldr	r2, [sp, #20]
 800ae44:	331c      	adds	r3, #28
 800ae46:	441a      	add	r2, r3
 800ae48:	9205      	str	r2, [sp, #20]
 800ae4a:	441d      	add	r5, r3
 800ae4c:	4498      	add	r8, r3
 800ae4e:	e7c2      	b.n	800add6 <_dtoa_r+0x846>
 800ae50:	4603      	mov	r3, r0
 800ae52:	e7f6      	b.n	800ae42 <_dtoa_r+0x8b2>
 800ae54:	f1b9 0f00 	cmp.w	r9, #0
 800ae58:	dc38      	bgt.n	800aecc <_dtoa_r+0x93c>
 800ae5a:	9b06      	ldr	r3, [sp, #24]
 800ae5c:	2b02      	cmp	r3, #2
 800ae5e:	dd35      	ble.n	800aecc <_dtoa_r+0x93c>
 800ae60:	f8cd 9008 	str.w	r9, [sp, #8]
 800ae64:	9b02      	ldr	r3, [sp, #8]
 800ae66:	b963      	cbnz	r3, 800ae82 <_dtoa_r+0x8f2>
 800ae68:	4639      	mov	r1, r7
 800ae6a:	2205      	movs	r2, #5
 800ae6c:	4620      	mov	r0, r4
 800ae6e:	f000 f9a8 	bl	800b1c2 <__multadd>
 800ae72:	4601      	mov	r1, r0
 800ae74:	4607      	mov	r7, r0
 800ae76:	9804      	ldr	r0, [sp, #16]
 800ae78:	f000 fb6e 	bl	800b558 <__mcmp>
 800ae7c:	2800      	cmp	r0, #0
 800ae7e:	f73f adcc 	bgt.w	800aa1a <_dtoa_r+0x48a>
 800ae82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae84:	465d      	mov	r5, fp
 800ae86:	ea6f 0a03 	mvn.w	sl, r3
 800ae8a:	f04f 0900 	mov.w	r9, #0
 800ae8e:	4639      	mov	r1, r7
 800ae90:	4620      	mov	r0, r4
 800ae92:	f000 f97f 	bl	800b194 <_Bfree>
 800ae96:	2e00      	cmp	r6, #0
 800ae98:	f43f aeb7 	beq.w	800ac0a <_dtoa_r+0x67a>
 800ae9c:	f1b9 0f00 	cmp.w	r9, #0
 800aea0:	d005      	beq.n	800aeae <_dtoa_r+0x91e>
 800aea2:	45b1      	cmp	r9, r6
 800aea4:	d003      	beq.n	800aeae <_dtoa_r+0x91e>
 800aea6:	4649      	mov	r1, r9
 800aea8:	4620      	mov	r0, r4
 800aeaa:	f000 f973 	bl	800b194 <_Bfree>
 800aeae:	4631      	mov	r1, r6
 800aeb0:	4620      	mov	r0, r4
 800aeb2:	f000 f96f 	bl	800b194 <_Bfree>
 800aeb6:	e6a8      	b.n	800ac0a <_dtoa_r+0x67a>
 800aeb8:	2700      	movs	r7, #0
 800aeba:	463e      	mov	r6, r7
 800aebc:	e7e1      	b.n	800ae82 <_dtoa_r+0x8f2>
 800aebe:	f8dd a020 	ldr.w	sl, [sp, #32]
 800aec2:	463e      	mov	r6, r7
 800aec4:	e5a9      	b.n	800aa1a <_dtoa_r+0x48a>
 800aec6:	bf00      	nop
 800aec8:	40240000 	.word	0x40240000
 800aecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aece:	f8cd 9008 	str.w	r9, [sp, #8]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	f000 80fa 	beq.w	800b0cc <_dtoa_r+0xb3c>
 800aed8:	2d00      	cmp	r5, #0
 800aeda:	dd05      	ble.n	800aee8 <_dtoa_r+0x958>
 800aedc:	4631      	mov	r1, r6
 800aede:	462a      	mov	r2, r5
 800aee0:	4620      	mov	r0, r4
 800aee2:	f000 fae5 	bl	800b4b0 <__lshift>
 800aee6:	4606      	mov	r6, r0
 800aee8:	9b07      	ldr	r3, [sp, #28]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d04c      	beq.n	800af88 <_dtoa_r+0x9f8>
 800aeee:	6871      	ldr	r1, [r6, #4]
 800aef0:	4620      	mov	r0, r4
 800aef2:	f000 f91b 	bl	800b12c <_Balloc>
 800aef6:	6932      	ldr	r2, [r6, #16]
 800aef8:	3202      	adds	r2, #2
 800aefa:	4605      	mov	r5, r0
 800aefc:	0092      	lsls	r2, r2, #2
 800aefe:	f106 010c 	add.w	r1, r6, #12
 800af02:	300c      	adds	r0, #12
 800af04:	f7fe fe28 	bl	8009b58 <memcpy>
 800af08:	2201      	movs	r2, #1
 800af0a:	4629      	mov	r1, r5
 800af0c:	4620      	mov	r0, r4
 800af0e:	f000 facf 	bl	800b4b0 <__lshift>
 800af12:	9b00      	ldr	r3, [sp, #0]
 800af14:	f8cd b014 	str.w	fp, [sp, #20]
 800af18:	f003 0301 	and.w	r3, r3, #1
 800af1c:	46b1      	mov	r9, r6
 800af1e:	9307      	str	r3, [sp, #28]
 800af20:	4606      	mov	r6, r0
 800af22:	4639      	mov	r1, r7
 800af24:	9804      	ldr	r0, [sp, #16]
 800af26:	f7ff faa7 	bl	800a478 <quorem>
 800af2a:	4649      	mov	r1, r9
 800af2c:	4605      	mov	r5, r0
 800af2e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800af32:	9804      	ldr	r0, [sp, #16]
 800af34:	f000 fb10 	bl	800b558 <__mcmp>
 800af38:	4632      	mov	r2, r6
 800af3a:	9000      	str	r0, [sp, #0]
 800af3c:	4639      	mov	r1, r7
 800af3e:	4620      	mov	r0, r4
 800af40:	f000 fb24 	bl	800b58c <__mdiff>
 800af44:	68c3      	ldr	r3, [r0, #12]
 800af46:	4602      	mov	r2, r0
 800af48:	bb03      	cbnz	r3, 800af8c <_dtoa_r+0x9fc>
 800af4a:	4601      	mov	r1, r0
 800af4c:	9008      	str	r0, [sp, #32]
 800af4e:	9804      	ldr	r0, [sp, #16]
 800af50:	f000 fb02 	bl	800b558 <__mcmp>
 800af54:	9a08      	ldr	r2, [sp, #32]
 800af56:	4603      	mov	r3, r0
 800af58:	4611      	mov	r1, r2
 800af5a:	4620      	mov	r0, r4
 800af5c:	9308      	str	r3, [sp, #32]
 800af5e:	f000 f919 	bl	800b194 <_Bfree>
 800af62:	9b08      	ldr	r3, [sp, #32]
 800af64:	b9a3      	cbnz	r3, 800af90 <_dtoa_r+0xa00>
 800af66:	9a06      	ldr	r2, [sp, #24]
 800af68:	b992      	cbnz	r2, 800af90 <_dtoa_r+0xa00>
 800af6a:	9a07      	ldr	r2, [sp, #28]
 800af6c:	b982      	cbnz	r2, 800af90 <_dtoa_r+0xa00>
 800af6e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800af72:	d029      	beq.n	800afc8 <_dtoa_r+0xa38>
 800af74:	9b00      	ldr	r3, [sp, #0]
 800af76:	2b00      	cmp	r3, #0
 800af78:	dd01      	ble.n	800af7e <_dtoa_r+0x9ee>
 800af7a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800af7e:	9b05      	ldr	r3, [sp, #20]
 800af80:	1c5d      	adds	r5, r3, #1
 800af82:	f883 8000 	strb.w	r8, [r3]
 800af86:	e782      	b.n	800ae8e <_dtoa_r+0x8fe>
 800af88:	4630      	mov	r0, r6
 800af8a:	e7c2      	b.n	800af12 <_dtoa_r+0x982>
 800af8c:	2301      	movs	r3, #1
 800af8e:	e7e3      	b.n	800af58 <_dtoa_r+0x9c8>
 800af90:	9a00      	ldr	r2, [sp, #0]
 800af92:	2a00      	cmp	r2, #0
 800af94:	db04      	blt.n	800afa0 <_dtoa_r+0xa10>
 800af96:	d125      	bne.n	800afe4 <_dtoa_r+0xa54>
 800af98:	9a06      	ldr	r2, [sp, #24]
 800af9a:	bb1a      	cbnz	r2, 800afe4 <_dtoa_r+0xa54>
 800af9c:	9a07      	ldr	r2, [sp, #28]
 800af9e:	bb0a      	cbnz	r2, 800afe4 <_dtoa_r+0xa54>
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	ddec      	ble.n	800af7e <_dtoa_r+0x9ee>
 800afa4:	2201      	movs	r2, #1
 800afa6:	9904      	ldr	r1, [sp, #16]
 800afa8:	4620      	mov	r0, r4
 800afaa:	f000 fa81 	bl	800b4b0 <__lshift>
 800afae:	4639      	mov	r1, r7
 800afb0:	9004      	str	r0, [sp, #16]
 800afb2:	f000 fad1 	bl	800b558 <__mcmp>
 800afb6:	2800      	cmp	r0, #0
 800afb8:	dc03      	bgt.n	800afc2 <_dtoa_r+0xa32>
 800afba:	d1e0      	bne.n	800af7e <_dtoa_r+0x9ee>
 800afbc:	f018 0f01 	tst.w	r8, #1
 800afc0:	d0dd      	beq.n	800af7e <_dtoa_r+0x9ee>
 800afc2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800afc6:	d1d8      	bne.n	800af7a <_dtoa_r+0x9ea>
 800afc8:	9b05      	ldr	r3, [sp, #20]
 800afca:	9a05      	ldr	r2, [sp, #20]
 800afcc:	1c5d      	adds	r5, r3, #1
 800afce:	2339      	movs	r3, #57	; 0x39
 800afd0:	7013      	strb	r3, [r2, #0]
 800afd2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800afd6:	2b39      	cmp	r3, #57	; 0x39
 800afd8:	f105 32ff 	add.w	r2, r5, #4294967295
 800afdc:	d04f      	beq.n	800b07e <_dtoa_r+0xaee>
 800afde:	3301      	adds	r3, #1
 800afe0:	7013      	strb	r3, [r2, #0]
 800afe2:	e754      	b.n	800ae8e <_dtoa_r+0x8fe>
 800afe4:	9a05      	ldr	r2, [sp, #20]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	f102 0501 	add.w	r5, r2, #1
 800afec:	dd06      	ble.n	800affc <_dtoa_r+0xa6c>
 800afee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800aff2:	d0e9      	beq.n	800afc8 <_dtoa_r+0xa38>
 800aff4:	f108 0801 	add.w	r8, r8, #1
 800aff8:	9b05      	ldr	r3, [sp, #20]
 800affa:	e7c2      	b.n	800af82 <_dtoa_r+0x9f2>
 800affc:	9a02      	ldr	r2, [sp, #8]
 800affe:	f805 8c01 	strb.w	r8, [r5, #-1]
 800b002:	eba5 030b 	sub.w	r3, r5, fp
 800b006:	4293      	cmp	r3, r2
 800b008:	d021      	beq.n	800b04e <_dtoa_r+0xabe>
 800b00a:	2300      	movs	r3, #0
 800b00c:	220a      	movs	r2, #10
 800b00e:	9904      	ldr	r1, [sp, #16]
 800b010:	4620      	mov	r0, r4
 800b012:	f000 f8d6 	bl	800b1c2 <__multadd>
 800b016:	45b1      	cmp	r9, r6
 800b018:	9004      	str	r0, [sp, #16]
 800b01a:	f04f 0300 	mov.w	r3, #0
 800b01e:	f04f 020a 	mov.w	r2, #10
 800b022:	4649      	mov	r1, r9
 800b024:	4620      	mov	r0, r4
 800b026:	d105      	bne.n	800b034 <_dtoa_r+0xaa4>
 800b028:	f000 f8cb 	bl	800b1c2 <__multadd>
 800b02c:	4681      	mov	r9, r0
 800b02e:	4606      	mov	r6, r0
 800b030:	9505      	str	r5, [sp, #20]
 800b032:	e776      	b.n	800af22 <_dtoa_r+0x992>
 800b034:	f000 f8c5 	bl	800b1c2 <__multadd>
 800b038:	4631      	mov	r1, r6
 800b03a:	4681      	mov	r9, r0
 800b03c:	2300      	movs	r3, #0
 800b03e:	220a      	movs	r2, #10
 800b040:	4620      	mov	r0, r4
 800b042:	f000 f8be 	bl	800b1c2 <__multadd>
 800b046:	4606      	mov	r6, r0
 800b048:	e7f2      	b.n	800b030 <_dtoa_r+0xaa0>
 800b04a:	f04f 0900 	mov.w	r9, #0
 800b04e:	2201      	movs	r2, #1
 800b050:	9904      	ldr	r1, [sp, #16]
 800b052:	4620      	mov	r0, r4
 800b054:	f000 fa2c 	bl	800b4b0 <__lshift>
 800b058:	4639      	mov	r1, r7
 800b05a:	9004      	str	r0, [sp, #16]
 800b05c:	f000 fa7c 	bl	800b558 <__mcmp>
 800b060:	2800      	cmp	r0, #0
 800b062:	dcb6      	bgt.n	800afd2 <_dtoa_r+0xa42>
 800b064:	d102      	bne.n	800b06c <_dtoa_r+0xadc>
 800b066:	f018 0f01 	tst.w	r8, #1
 800b06a:	d1b2      	bne.n	800afd2 <_dtoa_r+0xa42>
 800b06c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b070:	2b30      	cmp	r3, #48	; 0x30
 800b072:	f105 32ff 	add.w	r2, r5, #4294967295
 800b076:	f47f af0a 	bne.w	800ae8e <_dtoa_r+0x8fe>
 800b07a:	4615      	mov	r5, r2
 800b07c:	e7f6      	b.n	800b06c <_dtoa_r+0xadc>
 800b07e:	4593      	cmp	fp, r2
 800b080:	d105      	bne.n	800b08e <_dtoa_r+0xafe>
 800b082:	2331      	movs	r3, #49	; 0x31
 800b084:	f10a 0a01 	add.w	sl, sl, #1
 800b088:	f88b 3000 	strb.w	r3, [fp]
 800b08c:	e6ff      	b.n	800ae8e <_dtoa_r+0x8fe>
 800b08e:	4615      	mov	r5, r2
 800b090:	e79f      	b.n	800afd2 <_dtoa_r+0xa42>
 800b092:	f8df b064 	ldr.w	fp, [pc, #100]	; 800b0f8 <_dtoa_r+0xb68>
 800b096:	e007      	b.n	800b0a8 <_dtoa_r+0xb18>
 800b098:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b09a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800b0fc <_dtoa_r+0xb6c>
 800b09e:	b11b      	cbz	r3, 800b0a8 <_dtoa_r+0xb18>
 800b0a0:	f10b 0308 	add.w	r3, fp, #8
 800b0a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b0a6:	6013      	str	r3, [r2, #0]
 800b0a8:	4658      	mov	r0, fp
 800b0aa:	b017      	add	sp, #92	; 0x5c
 800b0ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0b0:	9b06      	ldr	r3, [sp, #24]
 800b0b2:	2b01      	cmp	r3, #1
 800b0b4:	f77f ae35 	ble.w	800ad22 <_dtoa_r+0x792>
 800b0b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b0ba:	9307      	str	r3, [sp, #28]
 800b0bc:	e649      	b.n	800ad52 <_dtoa_r+0x7c2>
 800b0be:	9b02      	ldr	r3, [sp, #8]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	dc03      	bgt.n	800b0cc <_dtoa_r+0xb3c>
 800b0c4:	9b06      	ldr	r3, [sp, #24]
 800b0c6:	2b02      	cmp	r3, #2
 800b0c8:	f73f aecc 	bgt.w	800ae64 <_dtoa_r+0x8d4>
 800b0cc:	465d      	mov	r5, fp
 800b0ce:	4639      	mov	r1, r7
 800b0d0:	9804      	ldr	r0, [sp, #16]
 800b0d2:	f7ff f9d1 	bl	800a478 <quorem>
 800b0d6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b0da:	f805 8b01 	strb.w	r8, [r5], #1
 800b0de:	9a02      	ldr	r2, [sp, #8]
 800b0e0:	eba5 030b 	sub.w	r3, r5, fp
 800b0e4:	429a      	cmp	r2, r3
 800b0e6:	ddb0      	ble.n	800b04a <_dtoa_r+0xaba>
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	220a      	movs	r2, #10
 800b0ec:	9904      	ldr	r1, [sp, #16]
 800b0ee:	4620      	mov	r0, r4
 800b0f0:	f000 f867 	bl	800b1c2 <__multadd>
 800b0f4:	9004      	str	r0, [sp, #16]
 800b0f6:	e7ea      	b.n	800b0ce <_dtoa_r+0xb3e>
 800b0f8:	0800d070 	.word	0x0800d070
 800b0fc:	0800d094 	.word	0x0800d094

0800b100 <_localeconv_r>:
 800b100:	4b04      	ldr	r3, [pc, #16]	; (800b114 <_localeconv_r+0x14>)
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	6a18      	ldr	r0, [r3, #32]
 800b106:	4b04      	ldr	r3, [pc, #16]	; (800b118 <_localeconv_r+0x18>)
 800b108:	2800      	cmp	r0, #0
 800b10a:	bf08      	it	eq
 800b10c:	4618      	moveq	r0, r3
 800b10e:	30f0      	adds	r0, #240	; 0xf0
 800b110:	4770      	bx	lr
 800b112:	bf00      	nop
 800b114:	2000000c 	.word	0x2000000c
 800b118:	20000070 	.word	0x20000070

0800b11c <malloc>:
 800b11c:	4b02      	ldr	r3, [pc, #8]	; (800b128 <malloc+0xc>)
 800b11e:	4601      	mov	r1, r0
 800b120:	6818      	ldr	r0, [r3, #0]
 800b122:	f000 bb3b 	b.w	800b79c <_malloc_r>
 800b126:	bf00      	nop
 800b128:	2000000c 	.word	0x2000000c

0800b12c <_Balloc>:
 800b12c:	b570      	push	{r4, r5, r6, lr}
 800b12e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b130:	4604      	mov	r4, r0
 800b132:	460e      	mov	r6, r1
 800b134:	b93d      	cbnz	r5, 800b146 <_Balloc+0x1a>
 800b136:	2010      	movs	r0, #16
 800b138:	f7ff fff0 	bl	800b11c <malloc>
 800b13c:	6260      	str	r0, [r4, #36]	; 0x24
 800b13e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b142:	6005      	str	r5, [r0, #0]
 800b144:	60c5      	str	r5, [r0, #12]
 800b146:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b148:	68eb      	ldr	r3, [r5, #12]
 800b14a:	b183      	cbz	r3, 800b16e <_Balloc+0x42>
 800b14c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b14e:	68db      	ldr	r3, [r3, #12]
 800b150:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b154:	b9b8      	cbnz	r0, 800b186 <_Balloc+0x5a>
 800b156:	2101      	movs	r1, #1
 800b158:	fa01 f506 	lsl.w	r5, r1, r6
 800b15c:	1d6a      	adds	r2, r5, #5
 800b15e:	0092      	lsls	r2, r2, #2
 800b160:	4620      	mov	r0, r4
 800b162:	f000 fabf 	bl	800b6e4 <_calloc_r>
 800b166:	b160      	cbz	r0, 800b182 <_Balloc+0x56>
 800b168:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b16c:	e00e      	b.n	800b18c <_Balloc+0x60>
 800b16e:	2221      	movs	r2, #33	; 0x21
 800b170:	2104      	movs	r1, #4
 800b172:	4620      	mov	r0, r4
 800b174:	f000 fab6 	bl	800b6e4 <_calloc_r>
 800b178:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b17a:	60e8      	str	r0, [r5, #12]
 800b17c:	68db      	ldr	r3, [r3, #12]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d1e4      	bne.n	800b14c <_Balloc+0x20>
 800b182:	2000      	movs	r0, #0
 800b184:	bd70      	pop	{r4, r5, r6, pc}
 800b186:	6802      	ldr	r2, [r0, #0]
 800b188:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b18c:	2300      	movs	r3, #0
 800b18e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b192:	e7f7      	b.n	800b184 <_Balloc+0x58>

0800b194 <_Bfree>:
 800b194:	b570      	push	{r4, r5, r6, lr}
 800b196:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b198:	4606      	mov	r6, r0
 800b19a:	460d      	mov	r5, r1
 800b19c:	b93c      	cbnz	r4, 800b1ae <_Bfree+0x1a>
 800b19e:	2010      	movs	r0, #16
 800b1a0:	f7ff ffbc 	bl	800b11c <malloc>
 800b1a4:	6270      	str	r0, [r6, #36]	; 0x24
 800b1a6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b1aa:	6004      	str	r4, [r0, #0]
 800b1ac:	60c4      	str	r4, [r0, #12]
 800b1ae:	b13d      	cbz	r5, 800b1c0 <_Bfree+0x2c>
 800b1b0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b1b2:	686a      	ldr	r2, [r5, #4]
 800b1b4:	68db      	ldr	r3, [r3, #12]
 800b1b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b1ba:	6029      	str	r1, [r5, #0]
 800b1bc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b1c0:	bd70      	pop	{r4, r5, r6, pc}

0800b1c2 <__multadd>:
 800b1c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1c6:	690d      	ldr	r5, [r1, #16]
 800b1c8:	461f      	mov	r7, r3
 800b1ca:	4606      	mov	r6, r0
 800b1cc:	460c      	mov	r4, r1
 800b1ce:	f101 0c14 	add.w	ip, r1, #20
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	f8dc 0000 	ldr.w	r0, [ip]
 800b1d8:	b281      	uxth	r1, r0
 800b1da:	fb02 7101 	mla	r1, r2, r1, r7
 800b1de:	0c0f      	lsrs	r7, r1, #16
 800b1e0:	0c00      	lsrs	r0, r0, #16
 800b1e2:	fb02 7000 	mla	r0, r2, r0, r7
 800b1e6:	b289      	uxth	r1, r1
 800b1e8:	3301      	adds	r3, #1
 800b1ea:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b1ee:	429d      	cmp	r5, r3
 800b1f0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b1f4:	f84c 1b04 	str.w	r1, [ip], #4
 800b1f8:	dcec      	bgt.n	800b1d4 <__multadd+0x12>
 800b1fa:	b1d7      	cbz	r7, 800b232 <__multadd+0x70>
 800b1fc:	68a3      	ldr	r3, [r4, #8]
 800b1fe:	42ab      	cmp	r3, r5
 800b200:	dc12      	bgt.n	800b228 <__multadd+0x66>
 800b202:	6861      	ldr	r1, [r4, #4]
 800b204:	4630      	mov	r0, r6
 800b206:	3101      	adds	r1, #1
 800b208:	f7ff ff90 	bl	800b12c <_Balloc>
 800b20c:	6922      	ldr	r2, [r4, #16]
 800b20e:	3202      	adds	r2, #2
 800b210:	f104 010c 	add.w	r1, r4, #12
 800b214:	4680      	mov	r8, r0
 800b216:	0092      	lsls	r2, r2, #2
 800b218:	300c      	adds	r0, #12
 800b21a:	f7fe fc9d 	bl	8009b58 <memcpy>
 800b21e:	4621      	mov	r1, r4
 800b220:	4630      	mov	r0, r6
 800b222:	f7ff ffb7 	bl	800b194 <_Bfree>
 800b226:	4644      	mov	r4, r8
 800b228:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b22c:	3501      	adds	r5, #1
 800b22e:	615f      	str	r7, [r3, #20]
 800b230:	6125      	str	r5, [r4, #16]
 800b232:	4620      	mov	r0, r4
 800b234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b238 <__hi0bits>:
 800b238:	0c02      	lsrs	r2, r0, #16
 800b23a:	0412      	lsls	r2, r2, #16
 800b23c:	4603      	mov	r3, r0
 800b23e:	b9b2      	cbnz	r2, 800b26e <__hi0bits+0x36>
 800b240:	0403      	lsls	r3, r0, #16
 800b242:	2010      	movs	r0, #16
 800b244:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b248:	bf04      	itt	eq
 800b24a:	021b      	lsleq	r3, r3, #8
 800b24c:	3008      	addeq	r0, #8
 800b24e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b252:	bf04      	itt	eq
 800b254:	011b      	lsleq	r3, r3, #4
 800b256:	3004      	addeq	r0, #4
 800b258:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b25c:	bf04      	itt	eq
 800b25e:	009b      	lsleq	r3, r3, #2
 800b260:	3002      	addeq	r0, #2
 800b262:	2b00      	cmp	r3, #0
 800b264:	db06      	blt.n	800b274 <__hi0bits+0x3c>
 800b266:	005b      	lsls	r3, r3, #1
 800b268:	d503      	bpl.n	800b272 <__hi0bits+0x3a>
 800b26a:	3001      	adds	r0, #1
 800b26c:	4770      	bx	lr
 800b26e:	2000      	movs	r0, #0
 800b270:	e7e8      	b.n	800b244 <__hi0bits+0xc>
 800b272:	2020      	movs	r0, #32
 800b274:	4770      	bx	lr

0800b276 <__lo0bits>:
 800b276:	6803      	ldr	r3, [r0, #0]
 800b278:	f013 0207 	ands.w	r2, r3, #7
 800b27c:	4601      	mov	r1, r0
 800b27e:	d00b      	beq.n	800b298 <__lo0bits+0x22>
 800b280:	07da      	lsls	r2, r3, #31
 800b282:	d423      	bmi.n	800b2cc <__lo0bits+0x56>
 800b284:	0798      	lsls	r0, r3, #30
 800b286:	bf49      	itett	mi
 800b288:	085b      	lsrmi	r3, r3, #1
 800b28a:	089b      	lsrpl	r3, r3, #2
 800b28c:	2001      	movmi	r0, #1
 800b28e:	600b      	strmi	r3, [r1, #0]
 800b290:	bf5c      	itt	pl
 800b292:	600b      	strpl	r3, [r1, #0]
 800b294:	2002      	movpl	r0, #2
 800b296:	4770      	bx	lr
 800b298:	b298      	uxth	r0, r3
 800b29a:	b9a8      	cbnz	r0, 800b2c8 <__lo0bits+0x52>
 800b29c:	0c1b      	lsrs	r3, r3, #16
 800b29e:	2010      	movs	r0, #16
 800b2a0:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b2a4:	bf04      	itt	eq
 800b2a6:	0a1b      	lsreq	r3, r3, #8
 800b2a8:	3008      	addeq	r0, #8
 800b2aa:	071a      	lsls	r2, r3, #28
 800b2ac:	bf04      	itt	eq
 800b2ae:	091b      	lsreq	r3, r3, #4
 800b2b0:	3004      	addeq	r0, #4
 800b2b2:	079a      	lsls	r2, r3, #30
 800b2b4:	bf04      	itt	eq
 800b2b6:	089b      	lsreq	r3, r3, #2
 800b2b8:	3002      	addeq	r0, #2
 800b2ba:	07da      	lsls	r2, r3, #31
 800b2bc:	d402      	bmi.n	800b2c4 <__lo0bits+0x4e>
 800b2be:	085b      	lsrs	r3, r3, #1
 800b2c0:	d006      	beq.n	800b2d0 <__lo0bits+0x5a>
 800b2c2:	3001      	adds	r0, #1
 800b2c4:	600b      	str	r3, [r1, #0]
 800b2c6:	4770      	bx	lr
 800b2c8:	4610      	mov	r0, r2
 800b2ca:	e7e9      	b.n	800b2a0 <__lo0bits+0x2a>
 800b2cc:	2000      	movs	r0, #0
 800b2ce:	4770      	bx	lr
 800b2d0:	2020      	movs	r0, #32
 800b2d2:	4770      	bx	lr

0800b2d4 <__i2b>:
 800b2d4:	b510      	push	{r4, lr}
 800b2d6:	460c      	mov	r4, r1
 800b2d8:	2101      	movs	r1, #1
 800b2da:	f7ff ff27 	bl	800b12c <_Balloc>
 800b2de:	2201      	movs	r2, #1
 800b2e0:	6144      	str	r4, [r0, #20]
 800b2e2:	6102      	str	r2, [r0, #16]
 800b2e4:	bd10      	pop	{r4, pc}

0800b2e6 <__multiply>:
 800b2e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ea:	4614      	mov	r4, r2
 800b2ec:	690a      	ldr	r2, [r1, #16]
 800b2ee:	6923      	ldr	r3, [r4, #16]
 800b2f0:	429a      	cmp	r2, r3
 800b2f2:	bfb8      	it	lt
 800b2f4:	460b      	movlt	r3, r1
 800b2f6:	4688      	mov	r8, r1
 800b2f8:	bfbc      	itt	lt
 800b2fa:	46a0      	movlt	r8, r4
 800b2fc:	461c      	movlt	r4, r3
 800b2fe:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b302:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b306:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b30a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b30e:	eb07 0609 	add.w	r6, r7, r9
 800b312:	42b3      	cmp	r3, r6
 800b314:	bfb8      	it	lt
 800b316:	3101      	addlt	r1, #1
 800b318:	f7ff ff08 	bl	800b12c <_Balloc>
 800b31c:	f100 0514 	add.w	r5, r0, #20
 800b320:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b324:	462b      	mov	r3, r5
 800b326:	2200      	movs	r2, #0
 800b328:	4573      	cmp	r3, lr
 800b32a:	d316      	bcc.n	800b35a <__multiply+0x74>
 800b32c:	f104 0214 	add.w	r2, r4, #20
 800b330:	f108 0114 	add.w	r1, r8, #20
 800b334:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b338:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b33c:	9300      	str	r3, [sp, #0]
 800b33e:	9b00      	ldr	r3, [sp, #0]
 800b340:	9201      	str	r2, [sp, #4]
 800b342:	4293      	cmp	r3, r2
 800b344:	d80c      	bhi.n	800b360 <__multiply+0x7a>
 800b346:	2e00      	cmp	r6, #0
 800b348:	dd03      	ble.n	800b352 <__multiply+0x6c>
 800b34a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d05d      	beq.n	800b40e <__multiply+0x128>
 800b352:	6106      	str	r6, [r0, #16]
 800b354:	b003      	add	sp, #12
 800b356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b35a:	f843 2b04 	str.w	r2, [r3], #4
 800b35e:	e7e3      	b.n	800b328 <__multiply+0x42>
 800b360:	f8b2 b000 	ldrh.w	fp, [r2]
 800b364:	f1bb 0f00 	cmp.w	fp, #0
 800b368:	d023      	beq.n	800b3b2 <__multiply+0xcc>
 800b36a:	4689      	mov	r9, r1
 800b36c:	46ac      	mov	ip, r5
 800b36e:	f04f 0800 	mov.w	r8, #0
 800b372:	f859 4b04 	ldr.w	r4, [r9], #4
 800b376:	f8dc a000 	ldr.w	sl, [ip]
 800b37a:	b2a3      	uxth	r3, r4
 800b37c:	fa1f fa8a 	uxth.w	sl, sl
 800b380:	fb0b a303 	mla	r3, fp, r3, sl
 800b384:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b388:	f8dc 4000 	ldr.w	r4, [ip]
 800b38c:	4443      	add	r3, r8
 800b38e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b392:	fb0b 840a 	mla	r4, fp, sl, r8
 800b396:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b39a:	46e2      	mov	sl, ip
 800b39c:	b29b      	uxth	r3, r3
 800b39e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b3a2:	454f      	cmp	r7, r9
 800b3a4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b3a8:	f84a 3b04 	str.w	r3, [sl], #4
 800b3ac:	d82b      	bhi.n	800b406 <__multiply+0x120>
 800b3ae:	f8cc 8004 	str.w	r8, [ip, #4]
 800b3b2:	9b01      	ldr	r3, [sp, #4]
 800b3b4:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b3b8:	3204      	adds	r2, #4
 800b3ba:	f1ba 0f00 	cmp.w	sl, #0
 800b3be:	d020      	beq.n	800b402 <__multiply+0x11c>
 800b3c0:	682b      	ldr	r3, [r5, #0]
 800b3c2:	4689      	mov	r9, r1
 800b3c4:	46a8      	mov	r8, r5
 800b3c6:	f04f 0b00 	mov.w	fp, #0
 800b3ca:	f8b9 c000 	ldrh.w	ip, [r9]
 800b3ce:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b3d2:	fb0a 440c 	mla	r4, sl, ip, r4
 800b3d6:	445c      	add	r4, fp
 800b3d8:	46c4      	mov	ip, r8
 800b3da:	b29b      	uxth	r3, r3
 800b3dc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b3e0:	f84c 3b04 	str.w	r3, [ip], #4
 800b3e4:	f859 3b04 	ldr.w	r3, [r9], #4
 800b3e8:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b3ec:	0c1b      	lsrs	r3, r3, #16
 800b3ee:	fb0a b303 	mla	r3, sl, r3, fp
 800b3f2:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b3f6:	454f      	cmp	r7, r9
 800b3f8:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b3fc:	d805      	bhi.n	800b40a <__multiply+0x124>
 800b3fe:	f8c8 3004 	str.w	r3, [r8, #4]
 800b402:	3504      	adds	r5, #4
 800b404:	e79b      	b.n	800b33e <__multiply+0x58>
 800b406:	46d4      	mov	ip, sl
 800b408:	e7b3      	b.n	800b372 <__multiply+0x8c>
 800b40a:	46e0      	mov	r8, ip
 800b40c:	e7dd      	b.n	800b3ca <__multiply+0xe4>
 800b40e:	3e01      	subs	r6, #1
 800b410:	e799      	b.n	800b346 <__multiply+0x60>
	...

0800b414 <__pow5mult>:
 800b414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b418:	4615      	mov	r5, r2
 800b41a:	f012 0203 	ands.w	r2, r2, #3
 800b41e:	4606      	mov	r6, r0
 800b420:	460f      	mov	r7, r1
 800b422:	d007      	beq.n	800b434 <__pow5mult+0x20>
 800b424:	3a01      	subs	r2, #1
 800b426:	4c21      	ldr	r4, [pc, #132]	; (800b4ac <__pow5mult+0x98>)
 800b428:	2300      	movs	r3, #0
 800b42a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b42e:	f7ff fec8 	bl	800b1c2 <__multadd>
 800b432:	4607      	mov	r7, r0
 800b434:	10ad      	asrs	r5, r5, #2
 800b436:	d035      	beq.n	800b4a4 <__pow5mult+0x90>
 800b438:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b43a:	b93c      	cbnz	r4, 800b44c <__pow5mult+0x38>
 800b43c:	2010      	movs	r0, #16
 800b43e:	f7ff fe6d 	bl	800b11c <malloc>
 800b442:	6270      	str	r0, [r6, #36]	; 0x24
 800b444:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b448:	6004      	str	r4, [r0, #0]
 800b44a:	60c4      	str	r4, [r0, #12]
 800b44c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b450:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b454:	b94c      	cbnz	r4, 800b46a <__pow5mult+0x56>
 800b456:	f240 2171 	movw	r1, #625	; 0x271
 800b45a:	4630      	mov	r0, r6
 800b45c:	f7ff ff3a 	bl	800b2d4 <__i2b>
 800b460:	2300      	movs	r3, #0
 800b462:	f8c8 0008 	str.w	r0, [r8, #8]
 800b466:	4604      	mov	r4, r0
 800b468:	6003      	str	r3, [r0, #0]
 800b46a:	f04f 0800 	mov.w	r8, #0
 800b46e:	07eb      	lsls	r3, r5, #31
 800b470:	d50a      	bpl.n	800b488 <__pow5mult+0x74>
 800b472:	4639      	mov	r1, r7
 800b474:	4622      	mov	r2, r4
 800b476:	4630      	mov	r0, r6
 800b478:	f7ff ff35 	bl	800b2e6 <__multiply>
 800b47c:	4639      	mov	r1, r7
 800b47e:	4681      	mov	r9, r0
 800b480:	4630      	mov	r0, r6
 800b482:	f7ff fe87 	bl	800b194 <_Bfree>
 800b486:	464f      	mov	r7, r9
 800b488:	106d      	asrs	r5, r5, #1
 800b48a:	d00b      	beq.n	800b4a4 <__pow5mult+0x90>
 800b48c:	6820      	ldr	r0, [r4, #0]
 800b48e:	b938      	cbnz	r0, 800b4a0 <__pow5mult+0x8c>
 800b490:	4622      	mov	r2, r4
 800b492:	4621      	mov	r1, r4
 800b494:	4630      	mov	r0, r6
 800b496:	f7ff ff26 	bl	800b2e6 <__multiply>
 800b49a:	6020      	str	r0, [r4, #0]
 800b49c:	f8c0 8000 	str.w	r8, [r0]
 800b4a0:	4604      	mov	r4, r0
 800b4a2:	e7e4      	b.n	800b46e <__pow5mult+0x5a>
 800b4a4:	4638      	mov	r0, r7
 800b4a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4aa:	bf00      	nop
 800b4ac:	0800d198 	.word	0x0800d198

0800b4b0 <__lshift>:
 800b4b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4b4:	460c      	mov	r4, r1
 800b4b6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b4ba:	6923      	ldr	r3, [r4, #16]
 800b4bc:	6849      	ldr	r1, [r1, #4]
 800b4be:	eb0a 0903 	add.w	r9, sl, r3
 800b4c2:	68a3      	ldr	r3, [r4, #8]
 800b4c4:	4607      	mov	r7, r0
 800b4c6:	4616      	mov	r6, r2
 800b4c8:	f109 0501 	add.w	r5, r9, #1
 800b4cc:	42ab      	cmp	r3, r5
 800b4ce:	db32      	blt.n	800b536 <__lshift+0x86>
 800b4d0:	4638      	mov	r0, r7
 800b4d2:	f7ff fe2b 	bl	800b12c <_Balloc>
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	4680      	mov	r8, r0
 800b4da:	f100 0114 	add.w	r1, r0, #20
 800b4de:	461a      	mov	r2, r3
 800b4e0:	4553      	cmp	r3, sl
 800b4e2:	db2b      	blt.n	800b53c <__lshift+0x8c>
 800b4e4:	6920      	ldr	r0, [r4, #16]
 800b4e6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b4ea:	f104 0314 	add.w	r3, r4, #20
 800b4ee:	f016 021f 	ands.w	r2, r6, #31
 800b4f2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b4f6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b4fa:	d025      	beq.n	800b548 <__lshift+0x98>
 800b4fc:	f1c2 0e20 	rsb	lr, r2, #32
 800b500:	2000      	movs	r0, #0
 800b502:	681e      	ldr	r6, [r3, #0]
 800b504:	468a      	mov	sl, r1
 800b506:	4096      	lsls	r6, r2
 800b508:	4330      	orrs	r0, r6
 800b50a:	f84a 0b04 	str.w	r0, [sl], #4
 800b50e:	f853 0b04 	ldr.w	r0, [r3], #4
 800b512:	459c      	cmp	ip, r3
 800b514:	fa20 f00e 	lsr.w	r0, r0, lr
 800b518:	d814      	bhi.n	800b544 <__lshift+0x94>
 800b51a:	6048      	str	r0, [r1, #4]
 800b51c:	b108      	cbz	r0, 800b522 <__lshift+0x72>
 800b51e:	f109 0502 	add.w	r5, r9, #2
 800b522:	3d01      	subs	r5, #1
 800b524:	4638      	mov	r0, r7
 800b526:	f8c8 5010 	str.w	r5, [r8, #16]
 800b52a:	4621      	mov	r1, r4
 800b52c:	f7ff fe32 	bl	800b194 <_Bfree>
 800b530:	4640      	mov	r0, r8
 800b532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b536:	3101      	adds	r1, #1
 800b538:	005b      	lsls	r3, r3, #1
 800b53a:	e7c7      	b.n	800b4cc <__lshift+0x1c>
 800b53c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b540:	3301      	adds	r3, #1
 800b542:	e7cd      	b.n	800b4e0 <__lshift+0x30>
 800b544:	4651      	mov	r1, sl
 800b546:	e7dc      	b.n	800b502 <__lshift+0x52>
 800b548:	3904      	subs	r1, #4
 800b54a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b54e:	f841 2f04 	str.w	r2, [r1, #4]!
 800b552:	459c      	cmp	ip, r3
 800b554:	d8f9      	bhi.n	800b54a <__lshift+0x9a>
 800b556:	e7e4      	b.n	800b522 <__lshift+0x72>

0800b558 <__mcmp>:
 800b558:	6903      	ldr	r3, [r0, #16]
 800b55a:	690a      	ldr	r2, [r1, #16]
 800b55c:	1a9b      	subs	r3, r3, r2
 800b55e:	b530      	push	{r4, r5, lr}
 800b560:	d10c      	bne.n	800b57c <__mcmp+0x24>
 800b562:	0092      	lsls	r2, r2, #2
 800b564:	3014      	adds	r0, #20
 800b566:	3114      	adds	r1, #20
 800b568:	1884      	adds	r4, r0, r2
 800b56a:	4411      	add	r1, r2
 800b56c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b570:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b574:	4295      	cmp	r5, r2
 800b576:	d003      	beq.n	800b580 <__mcmp+0x28>
 800b578:	d305      	bcc.n	800b586 <__mcmp+0x2e>
 800b57a:	2301      	movs	r3, #1
 800b57c:	4618      	mov	r0, r3
 800b57e:	bd30      	pop	{r4, r5, pc}
 800b580:	42a0      	cmp	r0, r4
 800b582:	d3f3      	bcc.n	800b56c <__mcmp+0x14>
 800b584:	e7fa      	b.n	800b57c <__mcmp+0x24>
 800b586:	f04f 33ff 	mov.w	r3, #4294967295
 800b58a:	e7f7      	b.n	800b57c <__mcmp+0x24>

0800b58c <__mdiff>:
 800b58c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b590:	460d      	mov	r5, r1
 800b592:	4607      	mov	r7, r0
 800b594:	4611      	mov	r1, r2
 800b596:	4628      	mov	r0, r5
 800b598:	4614      	mov	r4, r2
 800b59a:	f7ff ffdd 	bl	800b558 <__mcmp>
 800b59e:	1e06      	subs	r6, r0, #0
 800b5a0:	d108      	bne.n	800b5b4 <__mdiff+0x28>
 800b5a2:	4631      	mov	r1, r6
 800b5a4:	4638      	mov	r0, r7
 800b5a6:	f7ff fdc1 	bl	800b12c <_Balloc>
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b5b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5b4:	bfa4      	itt	ge
 800b5b6:	4623      	movge	r3, r4
 800b5b8:	462c      	movge	r4, r5
 800b5ba:	4638      	mov	r0, r7
 800b5bc:	6861      	ldr	r1, [r4, #4]
 800b5be:	bfa6      	itte	ge
 800b5c0:	461d      	movge	r5, r3
 800b5c2:	2600      	movge	r6, #0
 800b5c4:	2601      	movlt	r6, #1
 800b5c6:	f7ff fdb1 	bl	800b12c <_Balloc>
 800b5ca:	692b      	ldr	r3, [r5, #16]
 800b5cc:	60c6      	str	r6, [r0, #12]
 800b5ce:	6926      	ldr	r6, [r4, #16]
 800b5d0:	f105 0914 	add.w	r9, r5, #20
 800b5d4:	f104 0214 	add.w	r2, r4, #20
 800b5d8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b5dc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b5e0:	f100 0514 	add.w	r5, r0, #20
 800b5e4:	f04f 0e00 	mov.w	lr, #0
 800b5e8:	f852 ab04 	ldr.w	sl, [r2], #4
 800b5ec:	f859 4b04 	ldr.w	r4, [r9], #4
 800b5f0:	fa1e f18a 	uxtah	r1, lr, sl
 800b5f4:	b2a3      	uxth	r3, r4
 800b5f6:	1ac9      	subs	r1, r1, r3
 800b5f8:	0c23      	lsrs	r3, r4, #16
 800b5fa:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b5fe:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b602:	b289      	uxth	r1, r1
 800b604:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b608:	45c8      	cmp	r8, r9
 800b60a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b60e:	4694      	mov	ip, r2
 800b610:	f845 3b04 	str.w	r3, [r5], #4
 800b614:	d8e8      	bhi.n	800b5e8 <__mdiff+0x5c>
 800b616:	45bc      	cmp	ip, r7
 800b618:	d304      	bcc.n	800b624 <__mdiff+0x98>
 800b61a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b61e:	b183      	cbz	r3, 800b642 <__mdiff+0xb6>
 800b620:	6106      	str	r6, [r0, #16]
 800b622:	e7c5      	b.n	800b5b0 <__mdiff+0x24>
 800b624:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b628:	fa1e f381 	uxtah	r3, lr, r1
 800b62c:	141a      	asrs	r2, r3, #16
 800b62e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b632:	b29b      	uxth	r3, r3
 800b634:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b638:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b63c:	f845 3b04 	str.w	r3, [r5], #4
 800b640:	e7e9      	b.n	800b616 <__mdiff+0x8a>
 800b642:	3e01      	subs	r6, #1
 800b644:	e7e9      	b.n	800b61a <__mdiff+0x8e>

0800b646 <__d2b>:
 800b646:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b64a:	460e      	mov	r6, r1
 800b64c:	2101      	movs	r1, #1
 800b64e:	ec59 8b10 	vmov	r8, r9, d0
 800b652:	4615      	mov	r5, r2
 800b654:	f7ff fd6a 	bl	800b12c <_Balloc>
 800b658:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b65c:	4607      	mov	r7, r0
 800b65e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b662:	bb34      	cbnz	r4, 800b6b2 <__d2b+0x6c>
 800b664:	9301      	str	r3, [sp, #4]
 800b666:	f1b8 0300 	subs.w	r3, r8, #0
 800b66a:	d027      	beq.n	800b6bc <__d2b+0x76>
 800b66c:	a802      	add	r0, sp, #8
 800b66e:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b672:	f7ff fe00 	bl	800b276 <__lo0bits>
 800b676:	9900      	ldr	r1, [sp, #0]
 800b678:	b1f0      	cbz	r0, 800b6b8 <__d2b+0x72>
 800b67a:	9a01      	ldr	r2, [sp, #4]
 800b67c:	f1c0 0320 	rsb	r3, r0, #32
 800b680:	fa02 f303 	lsl.w	r3, r2, r3
 800b684:	430b      	orrs	r3, r1
 800b686:	40c2      	lsrs	r2, r0
 800b688:	617b      	str	r3, [r7, #20]
 800b68a:	9201      	str	r2, [sp, #4]
 800b68c:	9b01      	ldr	r3, [sp, #4]
 800b68e:	61bb      	str	r3, [r7, #24]
 800b690:	2b00      	cmp	r3, #0
 800b692:	bf14      	ite	ne
 800b694:	2102      	movne	r1, #2
 800b696:	2101      	moveq	r1, #1
 800b698:	6139      	str	r1, [r7, #16]
 800b69a:	b1c4      	cbz	r4, 800b6ce <__d2b+0x88>
 800b69c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b6a0:	4404      	add	r4, r0
 800b6a2:	6034      	str	r4, [r6, #0]
 800b6a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b6a8:	6028      	str	r0, [r5, #0]
 800b6aa:	4638      	mov	r0, r7
 800b6ac:	b003      	add	sp, #12
 800b6ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b6b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b6b6:	e7d5      	b.n	800b664 <__d2b+0x1e>
 800b6b8:	6179      	str	r1, [r7, #20]
 800b6ba:	e7e7      	b.n	800b68c <__d2b+0x46>
 800b6bc:	a801      	add	r0, sp, #4
 800b6be:	f7ff fdda 	bl	800b276 <__lo0bits>
 800b6c2:	9b01      	ldr	r3, [sp, #4]
 800b6c4:	617b      	str	r3, [r7, #20]
 800b6c6:	2101      	movs	r1, #1
 800b6c8:	6139      	str	r1, [r7, #16]
 800b6ca:	3020      	adds	r0, #32
 800b6cc:	e7e5      	b.n	800b69a <__d2b+0x54>
 800b6ce:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b6d2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b6d6:	6030      	str	r0, [r6, #0]
 800b6d8:	6918      	ldr	r0, [r3, #16]
 800b6da:	f7ff fdad 	bl	800b238 <__hi0bits>
 800b6de:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b6e2:	e7e1      	b.n	800b6a8 <__d2b+0x62>

0800b6e4 <_calloc_r>:
 800b6e4:	b538      	push	{r3, r4, r5, lr}
 800b6e6:	fb02 f401 	mul.w	r4, r2, r1
 800b6ea:	4621      	mov	r1, r4
 800b6ec:	f000 f856 	bl	800b79c <_malloc_r>
 800b6f0:	4605      	mov	r5, r0
 800b6f2:	b118      	cbz	r0, 800b6fc <_calloc_r+0x18>
 800b6f4:	4622      	mov	r2, r4
 800b6f6:	2100      	movs	r1, #0
 800b6f8:	f7fe fa39 	bl	8009b6e <memset>
 800b6fc:	4628      	mov	r0, r5
 800b6fe:	bd38      	pop	{r3, r4, r5, pc}

0800b700 <_free_r>:
 800b700:	b538      	push	{r3, r4, r5, lr}
 800b702:	4605      	mov	r5, r0
 800b704:	2900      	cmp	r1, #0
 800b706:	d045      	beq.n	800b794 <_free_r+0x94>
 800b708:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b70c:	1f0c      	subs	r4, r1, #4
 800b70e:	2b00      	cmp	r3, #0
 800b710:	bfb8      	it	lt
 800b712:	18e4      	addlt	r4, r4, r3
 800b714:	f000 fa29 	bl	800bb6a <__malloc_lock>
 800b718:	4a1f      	ldr	r2, [pc, #124]	; (800b798 <_free_r+0x98>)
 800b71a:	6813      	ldr	r3, [r2, #0]
 800b71c:	4610      	mov	r0, r2
 800b71e:	b933      	cbnz	r3, 800b72e <_free_r+0x2e>
 800b720:	6063      	str	r3, [r4, #4]
 800b722:	6014      	str	r4, [r2, #0]
 800b724:	4628      	mov	r0, r5
 800b726:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b72a:	f000 ba1f 	b.w	800bb6c <__malloc_unlock>
 800b72e:	42a3      	cmp	r3, r4
 800b730:	d90c      	bls.n	800b74c <_free_r+0x4c>
 800b732:	6821      	ldr	r1, [r4, #0]
 800b734:	1862      	adds	r2, r4, r1
 800b736:	4293      	cmp	r3, r2
 800b738:	bf04      	itt	eq
 800b73a:	681a      	ldreq	r2, [r3, #0]
 800b73c:	685b      	ldreq	r3, [r3, #4]
 800b73e:	6063      	str	r3, [r4, #4]
 800b740:	bf04      	itt	eq
 800b742:	1852      	addeq	r2, r2, r1
 800b744:	6022      	streq	r2, [r4, #0]
 800b746:	6004      	str	r4, [r0, #0]
 800b748:	e7ec      	b.n	800b724 <_free_r+0x24>
 800b74a:	4613      	mov	r3, r2
 800b74c:	685a      	ldr	r2, [r3, #4]
 800b74e:	b10a      	cbz	r2, 800b754 <_free_r+0x54>
 800b750:	42a2      	cmp	r2, r4
 800b752:	d9fa      	bls.n	800b74a <_free_r+0x4a>
 800b754:	6819      	ldr	r1, [r3, #0]
 800b756:	1858      	adds	r0, r3, r1
 800b758:	42a0      	cmp	r0, r4
 800b75a:	d10b      	bne.n	800b774 <_free_r+0x74>
 800b75c:	6820      	ldr	r0, [r4, #0]
 800b75e:	4401      	add	r1, r0
 800b760:	1858      	adds	r0, r3, r1
 800b762:	4282      	cmp	r2, r0
 800b764:	6019      	str	r1, [r3, #0]
 800b766:	d1dd      	bne.n	800b724 <_free_r+0x24>
 800b768:	6810      	ldr	r0, [r2, #0]
 800b76a:	6852      	ldr	r2, [r2, #4]
 800b76c:	605a      	str	r2, [r3, #4]
 800b76e:	4401      	add	r1, r0
 800b770:	6019      	str	r1, [r3, #0]
 800b772:	e7d7      	b.n	800b724 <_free_r+0x24>
 800b774:	d902      	bls.n	800b77c <_free_r+0x7c>
 800b776:	230c      	movs	r3, #12
 800b778:	602b      	str	r3, [r5, #0]
 800b77a:	e7d3      	b.n	800b724 <_free_r+0x24>
 800b77c:	6820      	ldr	r0, [r4, #0]
 800b77e:	1821      	adds	r1, r4, r0
 800b780:	428a      	cmp	r2, r1
 800b782:	bf04      	itt	eq
 800b784:	6811      	ldreq	r1, [r2, #0]
 800b786:	6852      	ldreq	r2, [r2, #4]
 800b788:	6062      	str	r2, [r4, #4]
 800b78a:	bf04      	itt	eq
 800b78c:	1809      	addeq	r1, r1, r0
 800b78e:	6021      	streq	r1, [r4, #0]
 800b790:	605c      	str	r4, [r3, #4]
 800b792:	e7c7      	b.n	800b724 <_free_r+0x24>
 800b794:	bd38      	pop	{r3, r4, r5, pc}
 800b796:	bf00      	nop
 800b798:	20000220 	.word	0x20000220

0800b79c <_malloc_r>:
 800b79c:	b570      	push	{r4, r5, r6, lr}
 800b79e:	1ccd      	adds	r5, r1, #3
 800b7a0:	f025 0503 	bic.w	r5, r5, #3
 800b7a4:	3508      	adds	r5, #8
 800b7a6:	2d0c      	cmp	r5, #12
 800b7a8:	bf38      	it	cc
 800b7aa:	250c      	movcc	r5, #12
 800b7ac:	2d00      	cmp	r5, #0
 800b7ae:	4606      	mov	r6, r0
 800b7b0:	db01      	blt.n	800b7b6 <_malloc_r+0x1a>
 800b7b2:	42a9      	cmp	r1, r5
 800b7b4:	d903      	bls.n	800b7be <_malloc_r+0x22>
 800b7b6:	230c      	movs	r3, #12
 800b7b8:	6033      	str	r3, [r6, #0]
 800b7ba:	2000      	movs	r0, #0
 800b7bc:	bd70      	pop	{r4, r5, r6, pc}
 800b7be:	f000 f9d4 	bl	800bb6a <__malloc_lock>
 800b7c2:	4a21      	ldr	r2, [pc, #132]	; (800b848 <_malloc_r+0xac>)
 800b7c4:	6814      	ldr	r4, [r2, #0]
 800b7c6:	4621      	mov	r1, r4
 800b7c8:	b991      	cbnz	r1, 800b7f0 <_malloc_r+0x54>
 800b7ca:	4c20      	ldr	r4, [pc, #128]	; (800b84c <_malloc_r+0xb0>)
 800b7cc:	6823      	ldr	r3, [r4, #0]
 800b7ce:	b91b      	cbnz	r3, 800b7d8 <_malloc_r+0x3c>
 800b7d0:	4630      	mov	r0, r6
 800b7d2:	f000 f98f 	bl	800baf4 <_sbrk_r>
 800b7d6:	6020      	str	r0, [r4, #0]
 800b7d8:	4629      	mov	r1, r5
 800b7da:	4630      	mov	r0, r6
 800b7dc:	f000 f98a 	bl	800baf4 <_sbrk_r>
 800b7e0:	1c43      	adds	r3, r0, #1
 800b7e2:	d124      	bne.n	800b82e <_malloc_r+0x92>
 800b7e4:	230c      	movs	r3, #12
 800b7e6:	6033      	str	r3, [r6, #0]
 800b7e8:	4630      	mov	r0, r6
 800b7ea:	f000 f9bf 	bl	800bb6c <__malloc_unlock>
 800b7ee:	e7e4      	b.n	800b7ba <_malloc_r+0x1e>
 800b7f0:	680b      	ldr	r3, [r1, #0]
 800b7f2:	1b5b      	subs	r3, r3, r5
 800b7f4:	d418      	bmi.n	800b828 <_malloc_r+0x8c>
 800b7f6:	2b0b      	cmp	r3, #11
 800b7f8:	d90f      	bls.n	800b81a <_malloc_r+0x7e>
 800b7fa:	600b      	str	r3, [r1, #0]
 800b7fc:	50cd      	str	r5, [r1, r3]
 800b7fe:	18cc      	adds	r4, r1, r3
 800b800:	4630      	mov	r0, r6
 800b802:	f000 f9b3 	bl	800bb6c <__malloc_unlock>
 800b806:	f104 000b 	add.w	r0, r4, #11
 800b80a:	1d23      	adds	r3, r4, #4
 800b80c:	f020 0007 	bic.w	r0, r0, #7
 800b810:	1ac3      	subs	r3, r0, r3
 800b812:	d0d3      	beq.n	800b7bc <_malloc_r+0x20>
 800b814:	425a      	negs	r2, r3
 800b816:	50e2      	str	r2, [r4, r3]
 800b818:	e7d0      	b.n	800b7bc <_malloc_r+0x20>
 800b81a:	428c      	cmp	r4, r1
 800b81c:	684b      	ldr	r3, [r1, #4]
 800b81e:	bf16      	itet	ne
 800b820:	6063      	strne	r3, [r4, #4]
 800b822:	6013      	streq	r3, [r2, #0]
 800b824:	460c      	movne	r4, r1
 800b826:	e7eb      	b.n	800b800 <_malloc_r+0x64>
 800b828:	460c      	mov	r4, r1
 800b82a:	6849      	ldr	r1, [r1, #4]
 800b82c:	e7cc      	b.n	800b7c8 <_malloc_r+0x2c>
 800b82e:	1cc4      	adds	r4, r0, #3
 800b830:	f024 0403 	bic.w	r4, r4, #3
 800b834:	42a0      	cmp	r0, r4
 800b836:	d005      	beq.n	800b844 <_malloc_r+0xa8>
 800b838:	1a21      	subs	r1, r4, r0
 800b83a:	4630      	mov	r0, r6
 800b83c:	f000 f95a 	bl	800baf4 <_sbrk_r>
 800b840:	3001      	adds	r0, #1
 800b842:	d0cf      	beq.n	800b7e4 <_malloc_r+0x48>
 800b844:	6025      	str	r5, [r4, #0]
 800b846:	e7db      	b.n	800b800 <_malloc_r+0x64>
 800b848:	20000220 	.word	0x20000220
 800b84c:	20000224 	.word	0x20000224

0800b850 <__ssputs_r>:
 800b850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b854:	688e      	ldr	r6, [r1, #8]
 800b856:	429e      	cmp	r6, r3
 800b858:	4682      	mov	sl, r0
 800b85a:	460c      	mov	r4, r1
 800b85c:	4690      	mov	r8, r2
 800b85e:	4699      	mov	r9, r3
 800b860:	d837      	bhi.n	800b8d2 <__ssputs_r+0x82>
 800b862:	898a      	ldrh	r2, [r1, #12]
 800b864:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b868:	d031      	beq.n	800b8ce <__ssputs_r+0x7e>
 800b86a:	6825      	ldr	r5, [r4, #0]
 800b86c:	6909      	ldr	r1, [r1, #16]
 800b86e:	1a6f      	subs	r7, r5, r1
 800b870:	6965      	ldr	r5, [r4, #20]
 800b872:	2302      	movs	r3, #2
 800b874:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b878:	fb95 f5f3 	sdiv	r5, r5, r3
 800b87c:	f109 0301 	add.w	r3, r9, #1
 800b880:	443b      	add	r3, r7
 800b882:	429d      	cmp	r5, r3
 800b884:	bf38      	it	cc
 800b886:	461d      	movcc	r5, r3
 800b888:	0553      	lsls	r3, r2, #21
 800b88a:	d530      	bpl.n	800b8ee <__ssputs_r+0x9e>
 800b88c:	4629      	mov	r1, r5
 800b88e:	f7ff ff85 	bl	800b79c <_malloc_r>
 800b892:	4606      	mov	r6, r0
 800b894:	b950      	cbnz	r0, 800b8ac <__ssputs_r+0x5c>
 800b896:	230c      	movs	r3, #12
 800b898:	f8ca 3000 	str.w	r3, [sl]
 800b89c:	89a3      	ldrh	r3, [r4, #12]
 800b89e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8a2:	81a3      	strh	r3, [r4, #12]
 800b8a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b8a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8ac:	463a      	mov	r2, r7
 800b8ae:	6921      	ldr	r1, [r4, #16]
 800b8b0:	f7fe f952 	bl	8009b58 <memcpy>
 800b8b4:	89a3      	ldrh	r3, [r4, #12]
 800b8b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b8ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8be:	81a3      	strh	r3, [r4, #12]
 800b8c0:	6126      	str	r6, [r4, #16]
 800b8c2:	6165      	str	r5, [r4, #20]
 800b8c4:	443e      	add	r6, r7
 800b8c6:	1bed      	subs	r5, r5, r7
 800b8c8:	6026      	str	r6, [r4, #0]
 800b8ca:	60a5      	str	r5, [r4, #8]
 800b8cc:	464e      	mov	r6, r9
 800b8ce:	454e      	cmp	r6, r9
 800b8d0:	d900      	bls.n	800b8d4 <__ssputs_r+0x84>
 800b8d2:	464e      	mov	r6, r9
 800b8d4:	4632      	mov	r2, r6
 800b8d6:	4641      	mov	r1, r8
 800b8d8:	6820      	ldr	r0, [r4, #0]
 800b8da:	f000 f92d 	bl	800bb38 <memmove>
 800b8de:	68a3      	ldr	r3, [r4, #8]
 800b8e0:	1b9b      	subs	r3, r3, r6
 800b8e2:	60a3      	str	r3, [r4, #8]
 800b8e4:	6823      	ldr	r3, [r4, #0]
 800b8e6:	441e      	add	r6, r3
 800b8e8:	6026      	str	r6, [r4, #0]
 800b8ea:	2000      	movs	r0, #0
 800b8ec:	e7dc      	b.n	800b8a8 <__ssputs_r+0x58>
 800b8ee:	462a      	mov	r2, r5
 800b8f0:	f000 f93d 	bl	800bb6e <_realloc_r>
 800b8f4:	4606      	mov	r6, r0
 800b8f6:	2800      	cmp	r0, #0
 800b8f8:	d1e2      	bne.n	800b8c0 <__ssputs_r+0x70>
 800b8fa:	6921      	ldr	r1, [r4, #16]
 800b8fc:	4650      	mov	r0, sl
 800b8fe:	f7ff feff 	bl	800b700 <_free_r>
 800b902:	e7c8      	b.n	800b896 <__ssputs_r+0x46>

0800b904 <_svfiprintf_r>:
 800b904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b908:	461d      	mov	r5, r3
 800b90a:	898b      	ldrh	r3, [r1, #12]
 800b90c:	061f      	lsls	r7, r3, #24
 800b90e:	b09d      	sub	sp, #116	; 0x74
 800b910:	4680      	mov	r8, r0
 800b912:	460c      	mov	r4, r1
 800b914:	4616      	mov	r6, r2
 800b916:	d50f      	bpl.n	800b938 <_svfiprintf_r+0x34>
 800b918:	690b      	ldr	r3, [r1, #16]
 800b91a:	b96b      	cbnz	r3, 800b938 <_svfiprintf_r+0x34>
 800b91c:	2140      	movs	r1, #64	; 0x40
 800b91e:	f7ff ff3d 	bl	800b79c <_malloc_r>
 800b922:	6020      	str	r0, [r4, #0]
 800b924:	6120      	str	r0, [r4, #16]
 800b926:	b928      	cbnz	r0, 800b934 <_svfiprintf_r+0x30>
 800b928:	230c      	movs	r3, #12
 800b92a:	f8c8 3000 	str.w	r3, [r8]
 800b92e:	f04f 30ff 	mov.w	r0, #4294967295
 800b932:	e0c8      	b.n	800bac6 <_svfiprintf_r+0x1c2>
 800b934:	2340      	movs	r3, #64	; 0x40
 800b936:	6163      	str	r3, [r4, #20]
 800b938:	2300      	movs	r3, #0
 800b93a:	9309      	str	r3, [sp, #36]	; 0x24
 800b93c:	2320      	movs	r3, #32
 800b93e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b942:	2330      	movs	r3, #48	; 0x30
 800b944:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b948:	9503      	str	r5, [sp, #12]
 800b94a:	f04f 0b01 	mov.w	fp, #1
 800b94e:	4637      	mov	r7, r6
 800b950:	463d      	mov	r5, r7
 800b952:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b956:	b10b      	cbz	r3, 800b95c <_svfiprintf_r+0x58>
 800b958:	2b25      	cmp	r3, #37	; 0x25
 800b95a:	d13e      	bne.n	800b9da <_svfiprintf_r+0xd6>
 800b95c:	ebb7 0a06 	subs.w	sl, r7, r6
 800b960:	d00b      	beq.n	800b97a <_svfiprintf_r+0x76>
 800b962:	4653      	mov	r3, sl
 800b964:	4632      	mov	r2, r6
 800b966:	4621      	mov	r1, r4
 800b968:	4640      	mov	r0, r8
 800b96a:	f7ff ff71 	bl	800b850 <__ssputs_r>
 800b96e:	3001      	adds	r0, #1
 800b970:	f000 80a4 	beq.w	800babc <_svfiprintf_r+0x1b8>
 800b974:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b976:	4453      	add	r3, sl
 800b978:	9309      	str	r3, [sp, #36]	; 0x24
 800b97a:	783b      	ldrb	r3, [r7, #0]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	f000 809d 	beq.w	800babc <_svfiprintf_r+0x1b8>
 800b982:	2300      	movs	r3, #0
 800b984:	f04f 32ff 	mov.w	r2, #4294967295
 800b988:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b98c:	9304      	str	r3, [sp, #16]
 800b98e:	9307      	str	r3, [sp, #28]
 800b990:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b994:	931a      	str	r3, [sp, #104]	; 0x68
 800b996:	462f      	mov	r7, r5
 800b998:	2205      	movs	r2, #5
 800b99a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b99e:	4850      	ldr	r0, [pc, #320]	; (800bae0 <_svfiprintf_r+0x1dc>)
 800b9a0:	f7f4 fc16 	bl	80001d0 <memchr>
 800b9a4:	9b04      	ldr	r3, [sp, #16]
 800b9a6:	b9d0      	cbnz	r0, 800b9de <_svfiprintf_r+0xda>
 800b9a8:	06d9      	lsls	r1, r3, #27
 800b9aa:	bf44      	itt	mi
 800b9ac:	2220      	movmi	r2, #32
 800b9ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b9b2:	071a      	lsls	r2, r3, #28
 800b9b4:	bf44      	itt	mi
 800b9b6:	222b      	movmi	r2, #43	; 0x2b
 800b9b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b9bc:	782a      	ldrb	r2, [r5, #0]
 800b9be:	2a2a      	cmp	r2, #42	; 0x2a
 800b9c0:	d015      	beq.n	800b9ee <_svfiprintf_r+0xea>
 800b9c2:	9a07      	ldr	r2, [sp, #28]
 800b9c4:	462f      	mov	r7, r5
 800b9c6:	2000      	movs	r0, #0
 800b9c8:	250a      	movs	r5, #10
 800b9ca:	4639      	mov	r1, r7
 800b9cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9d0:	3b30      	subs	r3, #48	; 0x30
 800b9d2:	2b09      	cmp	r3, #9
 800b9d4:	d94d      	bls.n	800ba72 <_svfiprintf_r+0x16e>
 800b9d6:	b1b8      	cbz	r0, 800ba08 <_svfiprintf_r+0x104>
 800b9d8:	e00f      	b.n	800b9fa <_svfiprintf_r+0xf6>
 800b9da:	462f      	mov	r7, r5
 800b9dc:	e7b8      	b.n	800b950 <_svfiprintf_r+0x4c>
 800b9de:	4a40      	ldr	r2, [pc, #256]	; (800bae0 <_svfiprintf_r+0x1dc>)
 800b9e0:	1a80      	subs	r0, r0, r2
 800b9e2:	fa0b f000 	lsl.w	r0, fp, r0
 800b9e6:	4318      	orrs	r0, r3
 800b9e8:	9004      	str	r0, [sp, #16]
 800b9ea:	463d      	mov	r5, r7
 800b9ec:	e7d3      	b.n	800b996 <_svfiprintf_r+0x92>
 800b9ee:	9a03      	ldr	r2, [sp, #12]
 800b9f0:	1d11      	adds	r1, r2, #4
 800b9f2:	6812      	ldr	r2, [r2, #0]
 800b9f4:	9103      	str	r1, [sp, #12]
 800b9f6:	2a00      	cmp	r2, #0
 800b9f8:	db01      	blt.n	800b9fe <_svfiprintf_r+0xfa>
 800b9fa:	9207      	str	r2, [sp, #28]
 800b9fc:	e004      	b.n	800ba08 <_svfiprintf_r+0x104>
 800b9fe:	4252      	negs	r2, r2
 800ba00:	f043 0302 	orr.w	r3, r3, #2
 800ba04:	9207      	str	r2, [sp, #28]
 800ba06:	9304      	str	r3, [sp, #16]
 800ba08:	783b      	ldrb	r3, [r7, #0]
 800ba0a:	2b2e      	cmp	r3, #46	; 0x2e
 800ba0c:	d10c      	bne.n	800ba28 <_svfiprintf_r+0x124>
 800ba0e:	787b      	ldrb	r3, [r7, #1]
 800ba10:	2b2a      	cmp	r3, #42	; 0x2a
 800ba12:	d133      	bne.n	800ba7c <_svfiprintf_r+0x178>
 800ba14:	9b03      	ldr	r3, [sp, #12]
 800ba16:	1d1a      	adds	r2, r3, #4
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	9203      	str	r2, [sp, #12]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	bfb8      	it	lt
 800ba20:	f04f 33ff 	movlt.w	r3, #4294967295
 800ba24:	3702      	adds	r7, #2
 800ba26:	9305      	str	r3, [sp, #20]
 800ba28:	4d2e      	ldr	r5, [pc, #184]	; (800bae4 <_svfiprintf_r+0x1e0>)
 800ba2a:	7839      	ldrb	r1, [r7, #0]
 800ba2c:	2203      	movs	r2, #3
 800ba2e:	4628      	mov	r0, r5
 800ba30:	f7f4 fbce 	bl	80001d0 <memchr>
 800ba34:	b138      	cbz	r0, 800ba46 <_svfiprintf_r+0x142>
 800ba36:	2340      	movs	r3, #64	; 0x40
 800ba38:	1b40      	subs	r0, r0, r5
 800ba3a:	fa03 f000 	lsl.w	r0, r3, r0
 800ba3e:	9b04      	ldr	r3, [sp, #16]
 800ba40:	4303      	orrs	r3, r0
 800ba42:	3701      	adds	r7, #1
 800ba44:	9304      	str	r3, [sp, #16]
 800ba46:	7839      	ldrb	r1, [r7, #0]
 800ba48:	4827      	ldr	r0, [pc, #156]	; (800bae8 <_svfiprintf_r+0x1e4>)
 800ba4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba4e:	2206      	movs	r2, #6
 800ba50:	1c7e      	adds	r6, r7, #1
 800ba52:	f7f4 fbbd 	bl	80001d0 <memchr>
 800ba56:	2800      	cmp	r0, #0
 800ba58:	d038      	beq.n	800bacc <_svfiprintf_r+0x1c8>
 800ba5a:	4b24      	ldr	r3, [pc, #144]	; (800baec <_svfiprintf_r+0x1e8>)
 800ba5c:	bb13      	cbnz	r3, 800baa4 <_svfiprintf_r+0x1a0>
 800ba5e:	9b03      	ldr	r3, [sp, #12]
 800ba60:	3307      	adds	r3, #7
 800ba62:	f023 0307 	bic.w	r3, r3, #7
 800ba66:	3308      	adds	r3, #8
 800ba68:	9303      	str	r3, [sp, #12]
 800ba6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba6c:	444b      	add	r3, r9
 800ba6e:	9309      	str	r3, [sp, #36]	; 0x24
 800ba70:	e76d      	b.n	800b94e <_svfiprintf_r+0x4a>
 800ba72:	fb05 3202 	mla	r2, r5, r2, r3
 800ba76:	2001      	movs	r0, #1
 800ba78:	460f      	mov	r7, r1
 800ba7a:	e7a6      	b.n	800b9ca <_svfiprintf_r+0xc6>
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	3701      	adds	r7, #1
 800ba80:	9305      	str	r3, [sp, #20]
 800ba82:	4619      	mov	r1, r3
 800ba84:	250a      	movs	r5, #10
 800ba86:	4638      	mov	r0, r7
 800ba88:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba8c:	3a30      	subs	r2, #48	; 0x30
 800ba8e:	2a09      	cmp	r2, #9
 800ba90:	d903      	bls.n	800ba9a <_svfiprintf_r+0x196>
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d0c8      	beq.n	800ba28 <_svfiprintf_r+0x124>
 800ba96:	9105      	str	r1, [sp, #20]
 800ba98:	e7c6      	b.n	800ba28 <_svfiprintf_r+0x124>
 800ba9a:	fb05 2101 	mla	r1, r5, r1, r2
 800ba9e:	2301      	movs	r3, #1
 800baa0:	4607      	mov	r7, r0
 800baa2:	e7f0      	b.n	800ba86 <_svfiprintf_r+0x182>
 800baa4:	ab03      	add	r3, sp, #12
 800baa6:	9300      	str	r3, [sp, #0]
 800baa8:	4622      	mov	r2, r4
 800baaa:	4b11      	ldr	r3, [pc, #68]	; (800baf0 <_svfiprintf_r+0x1ec>)
 800baac:	a904      	add	r1, sp, #16
 800baae:	4640      	mov	r0, r8
 800bab0:	f7fe f8fa 	bl	8009ca8 <_printf_float>
 800bab4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800bab8:	4681      	mov	r9, r0
 800baba:	d1d6      	bne.n	800ba6a <_svfiprintf_r+0x166>
 800babc:	89a3      	ldrh	r3, [r4, #12]
 800babe:	065b      	lsls	r3, r3, #25
 800bac0:	f53f af35 	bmi.w	800b92e <_svfiprintf_r+0x2a>
 800bac4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bac6:	b01d      	add	sp, #116	; 0x74
 800bac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bacc:	ab03      	add	r3, sp, #12
 800bace:	9300      	str	r3, [sp, #0]
 800bad0:	4622      	mov	r2, r4
 800bad2:	4b07      	ldr	r3, [pc, #28]	; (800baf0 <_svfiprintf_r+0x1ec>)
 800bad4:	a904      	add	r1, sp, #16
 800bad6:	4640      	mov	r0, r8
 800bad8:	f7fe fb9c 	bl	800a214 <_printf_i>
 800badc:	e7ea      	b.n	800bab4 <_svfiprintf_r+0x1b0>
 800bade:	bf00      	nop
 800bae0:	0800d1a4 	.word	0x0800d1a4
 800bae4:	0800d1aa 	.word	0x0800d1aa
 800bae8:	0800d1ae 	.word	0x0800d1ae
 800baec:	08009ca9 	.word	0x08009ca9
 800baf0:	0800b851 	.word	0x0800b851

0800baf4 <_sbrk_r>:
 800baf4:	b538      	push	{r3, r4, r5, lr}
 800baf6:	4c06      	ldr	r4, [pc, #24]	; (800bb10 <_sbrk_r+0x1c>)
 800baf8:	2300      	movs	r3, #0
 800bafa:	4605      	mov	r5, r0
 800bafc:	4608      	mov	r0, r1
 800bafe:	6023      	str	r3, [r4, #0]
 800bb00:	f7f9 f84e 	bl	8004ba0 <_sbrk>
 800bb04:	1c43      	adds	r3, r0, #1
 800bb06:	d102      	bne.n	800bb0e <_sbrk_r+0x1a>
 800bb08:	6823      	ldr	r3, [r4, #0]
 800bb0a:	b103      	cbz	r3, 800bb0e <_sbrk_r+0x1a>
 800bb0c:	602b      	str	r3, [r5, #0]
 800bb0e:	bd38      	pop	{r3, r4, r5, pc}
 800bb10:	20000d44 	.word	0x20000d44

0800bb14 <__ascii_mbtowc>:
 800bb14:	b082      	sub	sp, #8
 800bb16:	b901      	cbnz	r1, 800bb1a <__ascii_mbtowc+0x6>
 800bb18:	a901      	add	r1, sp, #4
 800bb1a:	b142      	cbz	r2, 800bb2e <__ascii_mbtowc+0x1a>
 800bb1c:	b14b      	cbz	r3, 800bb32 <__ascii_mbtowc+0x1e>
 800bb1e:	7813      	ldrb	r3, [r2, #0]
 800bb20:	600b      	str	r3, [r1, #0]
 800bb22:	7812      	ldrb	r2, [r2, #0]
 800bb24:	1c10      	adds	r0, r2, #0
 800bb26:	bf18      	it	ne
 800bb28:	2001      	movne	r0, #1
 800bb2a:	b002      	add	sp, #8
 800bb2c:	4770      	bx	lr
 800bb2e:	4610      	mov	r0, r2
 800bb30:	e7fb      	b.n	800bb2a <__ascii_mbtowc+0x16>
 800bb32:	f06f 0001 	mvn.w	r0, #1
 800bb36:	e7f8      	b.n	800bb2a <__ascii_mbtowc+0x16>

0800bb38 <memmove>:
 800bb38:	4288      	cmp	r0, r1
 800bb3a:	b510      	push	{r4, lr}
 800bb3c:	eb01 0302 	add.w	r3, r1, r2
 800bb40:	d807      	bhi.n	800bb52 <memmove+0x1a>
 800bb42:	1e42      	subs	r2, r0, #1
 800bb44:	4299      	cmp	r1, r3
 800bb46:	d00a      	beq.n	800bb5e <memmove+0x26>
 800bb48:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb4c:	f802 4f01 	strb.w	r4, [r2, #1]!
 800bb50:	e7f8      	b.n	800bb44 <memmove+0xc>
 800bb52:	4283      	cmp	r3, r0
 800bb54:	d9f5      	bls.n	800bb42 <memmove+0xa>
 800bb56:	1881      	adds	r1, r0, r2
 800bb58:	1ad2      	subs	r2, r2, r3
 800bb5a:	42d3      	cmn	r3, r2
 800bb5c:	d100      	bne.n	800bb60 <memmove+0x28>
 800bb5e:	bd10      	pop	{r4, pc}
 800bb60:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bb64:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800bb68:	e7f7      	b.n	800bb5a <memmove+0x22>

0800bb6a <__malloc_lock>:
 800bb6a:	4770      	bx	lr

0800bb6c <__malloc_unlock>:
 800bb6c:	4770      	bx	lr

0800bb6e <_realloc_r>:
 800bb6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb70:	4607      	mov	r7, r0
 800bb72:	4614      	mov	r4, r2
 800bb74:	460e      	mov	r6, r1
 800bb76:	b921      	cbnz	r1, 800bb82 <_realloc_r+0x14>
 800bb78:	4611      	mov	r1, r2
 800bb7a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bb7e:	f7ff be0d 	b.w	800b79c <_malloc_r>
 800bb82:	b922      	cbnz	r2, 800bb8e <_realloc_r+0x20>
 800bb84:	f7ff fdbc 	bl	800b700 <_free_r>
 800bb88:	4625      	mov	r5, r4
 800bb8a:	4628      	mov	r0, r5
 800bb8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb8e:	f000 f821 	bl	800bbd4 <_malloc_usable_size_r>
 800bb92:	42a0      	cmp	r0, r4
 800bb94:	d20f      	bcs.n	800bbb6 <_realloc_r+0x48>
 800bb96:	4621      	mov	r1, r4
 800bb98:	4638      	mov	r0, r7
 800bb9a:	f7ff fdff 	bl	800b79c <_malloc_r>
 800bb9e:	4605      	mov	r5, r0
 800bba0:	2800      	cmp	r0, #0
 800bba2:	d0f2      	beq.n	800bb8a <_realloc_r+0x1c>
 800bba4:	4631      	mov	r1, r6
 800bba6:	4622      	mov	r2, r4
 800bba8:	f7fd ffd6 	bl	8009b58 <memcpy>
 800bbac:	4631      	mov	r1, r6
 800bbae:	4638      	mov	r0, r7
 800bbb0:	f7ff fda6 	bl	800b700 <_free_r>
 800bbb4:	e7e9      	b.n	800bb8a <_realloc_r+0x1c>
 800bbb6:	4635      	mov	r5, r6
 800bbb8:	e7e7      	b.n	800bb8a <_realloc_r+0x1c>

0800bbba <__ascii_wctomb>:
 800bbba:	b149      	cbz	r1, 800bbd0 <__ascii_wctomb+0x16>
 800bbbc:	2aff      	cmp	r2, #255	; 0xff
 800bbbe:	bf85      	ittet	hi
 800bbc0:	238a      	movhi	r3, #138	; 0x8a
 800bbc2:	6003      	strhi	r3, [r0, #0]
 800bbc4:	700a      	strbls	r2, [r1, #0]
 800bbc6:	f04f 30ff 	movhi.w	r0, #4294967295
 800bbca:	bf98      	it	ls
 800bbcc:	2001      	movls	r0, #1
 800bbce:	4770      	bx	lr
 800bbd0:	4608      	mov	r0, r1
 800bbd2:	4770      	bx	lr

0800bbd4 <_malloc_usable_size_r>:
 800bbd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbd8:	1f18      	subs	r0, r3, #4
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	bfbc      	itt	lt
 800bbde:	580b      	ldrlt	r3, [r1, r0]
 800bbe0:	18c0      	addlt	r0, r0, r3
 800bbe2:	4770      	bx	lr
 800bbe4:	0000      	movs	r0, r0
	...

0800bbe8 <cos>:
 800bbe8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bbea:	ec51 0b10 	vmov	r0, r1, d0
 800bbee:	4a1e      	ldr	r2, [pc, #120]	; (800bc68 <cos+0x80>)
 800bbf0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bbf4:	4293      	cmp	r3, r2
 800bbf6:	dc06      	bgt.n	800bc06 <cos+0x1e>
 800bbf8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800bc60 <cos+0x78>
 800bbfc:	f000 fb80 	bl	800c300 <__kernel_cos>
 800bc00:	ec51 0b10 	vmov	r0, r1, d0
 800bc04:	e007      	b.n	800bc16 <cos+0x2e>
 800bc06:	4a19      	ldr	r2, [pc, #100]	; (800bc6c <cos+0x84>)
 800bc08:	4293      	cmp	r3, r2
 800bc0a:	dd09      	ble.n	800bc20 <cos+0x38>
 800bc0c:	ee10 2a10 	vmov	r2, s0
 800bc10:	460b      	mov	r3, r1
 800bc12:	f7f4 fb39 	bl	8000288 <__aeabi_dsub>
 800bc16:	ec41 0b10 	vmov	d0, r0, r1
 800bc1a:	b005      	add	sp, #20
 800bc1c:	f85d fb04 	ldr.w	pc, [sp], #4
 800bc20:	4668      	mov	r0, sp
 800bc22:	f000 f8c9 	bl	800bdb8 <__ieee754_rem_pio2>
 800bc26:	f000 0003 	and.w	r0, r0, #3
 800bc2a:	2801      	cmp	r0, #1
 800bc2c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bc30:	ed9d 0b00 	vldr	d0, [sp]
 800bc34:	d007      	beq.n	800bc46 <cos+0x5e>
 800bc36:	2802      	cmp	r0, #2
 800bc38:	d00e      	beq.n	800bc58 <cos+0x70>
 800bc3a:	2800      	cmp	r0, #0
 800bc3c:	d0de      	beq.n	800bbfc <cos+0x14>
 800bc3e:	2001      	movs	r0, #1
 800bc40:	f000 ff66 	bl	800cb10 <__kernel_sin>
 800bc44:	e7dc      	b.n	800bc00 <cos+0x18>
 800bc46:	f000 ff63 	bl	800cb10 <__kernel_sin>
 800bc4a:	ec53 2b10 	vmov	r2, r3, d0
 800bc4e:	ee10 0a10 	vmov	r0, s0
 800bc52:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bc56:	e7de      	b.n	800bc16 <cos+0x2e>
 800bc58:	f000 fb52 	bl	800c300 <__kernel_cos>
 800bc5c:	e7f5      	b.n	800bc4a <cos+0x62>
 800bc5e:	bf00      	nop
	...
 800bc68:	3fe921fb 	.word	0x3fe921fb
 800bc6c:	7fefffff 	.word	0x7fefffff

0800bc70 <sin>:
 800bc70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bc72:	ec51 0b10 	vmov	r0, r1, d0
 800bc76:	4a20      	ldr	r2, [pc, #128]	; (800bcf8 <sin+0x88>)
 800bc78:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	dc07      	bgt.n	800bc90 <sin+0x20>
 800bc80:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800bcf0 <sin+0x80>
 800bc84:	2000      	movs	r0, #0
 800bc86:	f000 ff43 	bl	800cb10 <__kernel_sin>
 800bc8a:	ec51 0b10 	vmov	r0, r1, d0
 800bc8e:	e007      	b.n	800bca0 <sin+0x30>
 800bc90:	4a1a      	ldr	r2, [pc, #104]	; (800bcfc <sin+0x8c>)
 800bc92:	4293      	cmp	r3, r2
 800bc94:	dd09      	ble.n	800bcaa <sin+0x3a>
 800bc96:	ee10 2a10 	vmov	r2, s0
 800bc9a:	460b      	mov	r3, r1
 800bc9c:	f7f4 faf4 	bl	8000288 <__aeabi_dsub>
 800bca0:	ec41 0b10 	vmov	d0, r0, r1
 800bca4:	b005      	add	sp, #20
 800bca6:	f85d fb04 	ldr.w	pc, [sp], #4
 800bcaa:	4668      	mov	r0, sp
 800bcac:	f000 f884 	bl	800bdb8 <__ieee754_rem_pio2>
 800bcb0:	f000 0003 	and.w	r0, r0, #3
 800bcb4:	2801      	cmp	r0, #1
 800bcb6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bcba:	ed9d 0b00 	vldr	d0, [sp]
 800bcbe:	d004      	beq.n	800bcca <sin+0x5a>
 800bcc0:	2802      	cmp	r0, #2
 800bcc2:	d005      	beq.n	800bcd0 <sin+0x60>
 800bcc4:	b970      	cbnz	r0, 800bce4 <sin+0x74>
 800bcc6:	2001      	movs	r0, #1
 800bcc8:	e7dd      	b.n	800bc86 <sin+0x16>
 800bcca:	f000 fb19 	bl	800c300 <__kernel_cos>
 800bcce:	e7dc      	b.n	800bc8a <sin+0x1a>
 800bcd0:	2001      	movs	r0, #1
 800bcd2:	f000 ff1d 	bl	800cb10 <__kernel_sin>
 800bcd6:	ec53 2b10 	vmov	r2, r3, d0
 800bcda:	ee10 0a10 	vmov	r0, s0
 800bcde:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bce2:	e7dd      	b.n	800bca0 <sin+0x30>
 800bce4:	f000 fb0c 	bl	800c300 <__kernel_cos>
 800bce8:	e7f5      	b.n	800bcd6 <sin+0x66>
 800bcea:	bf00      	nop
 800bcec:	f3af 8000 	nop.w
	...
 800bcf8:	3fe921fb 	.word	0x3fe921fb
 800bcfc:	7fefffff 	.word	0x7fefffff

0800bd00 <sqrt>:
 800bd00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd04:	ed2d 8b02 	vpush	{d8}
 800bd08:	b08b      	sub	sp, #44	; 0x2c
 800bd0a:	ec55 4b10 	vmov	r4, r5, d0
 800bd0e:	f000 fa45 	bl	800c19c <__ieee754_sqrt>
 800bd12:	4b26      	ldr	r3, [pc, #152]	; (800bdac <sqrt+0xac>)
 800bd14:	eeb0 8a40 	vmov.f32	s16, s0
 800bd18:	eef0 8a60 	vmov.f32	s17, s1
 800bd1c:	f993 6000 	ldrsb.w	r6, [r3]
 800bd20:	1c73      	adds	r3, r6, #1
 800bd22:	d02a      	beq.n	800bd7a <sqrt+0x7a>
 800bd24:	4622      	mov	r2, r4
 800bd26:	462b      	mov	r3, r5
 800bd28:	4620      	mov	r0, r4
 800bd2a:	4629      	mov	r1, r5
 800bd2c:	f7f4 fefe 	bl	8000b2c <__aeabi_dcmpun>
 800bd30:	4607      	mov	r7, r0
 800bd32:	bb10      	cbnz	r0, 800bd7a <sqrt+0x7a>
 800bd34:	f04f 0800 	mov.w	r8, #0
 800bd38:	f04f 0900 	mov.w	r9, #0
 800bd3c:	4642      	mov	r2, r8
 800bd3e:	464b      	mov	r3, r9
 800bd40:	4620      	mov	r0, r4
 800bd42:	4629      	mov	r1, r5
 800bd44:	f7f4 feca 	bl	8000adc <__aeabi_dcmplt>
 800bd48:	b1b8      	cbz	r0, 800bd7a <sqrt+0x7a>
 800bd4a:	2301      	movs	r3, #1
 800bd4c:	9300      	str	r3, [sp, #0]
 800bd4e:	4b18      	ldr	r3, [pc, #96]	; (800bdb0 <sqrt+0xb0>)
 800bd50:	9301      	str	r3, [sp, #4]
 800bd52:	9708      	str	r7, [sp, #32]
 800bd54:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800bd58:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800bd5c:	b9b6      	cbnz	r6, 800bd8c <sqrt+0x8c>
 800bd5e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800bd62:	4668      	mov	r0, sp
 800bd64:	f001 f81c 	bl	800cda0 <matherr>
 800bd68:	b1d0      	cbz	r0, 800bda0 <sqrt+0xa0>
 800bd6a:	9b08      	ldr	r3, [sp, #32]
 800bd6c:	b11b      	cbz	r3, 800bd76 <sqrt+0x76>
 800bd6e:	f7fd fec9 	bl	8009b04 <__errno>
 800bd72:	9b08      	ldr	r3, [sp, #32]
 800bd74:	6003      	str	r3, [r0, #0]
 800bd76:	ed9d 8b06 	vldr	d8, [sp, #24]
 800bd7a:	eeb0 0a48 	vmov.f32	s0, s16
 800bd7e:	eef0 0a68 	vmov.f32	s1, s17
 800bd82:	b00b      	add	sp, #44	; 0x2c
 800bd84:	ecbd 8b02 	vpop	{d8}
 800bd88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd8c:	4642      	mov	r2, r8
 800bd8e:	464b      	mov	r3, r9
 800bd90:	4640      	mov	r0, r8
 800bd92:	4649      	mov	r1, r9
 800bd94:	f7f4 fd5a 	bl	800084c <__aeabi_ddiv>
 800bd98:	2e02      	cmp	r6, #2
 800bd9a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bd9e:	d1e0      	bne.n	800bd62 <sqrt+0x62>
 800bda0:	f7fd feb0 	bl	8009b04 <__errno>
 800bda4:	2321      	movs	r3, #33	; 0x21
 800bda6:	6003      	str	r3, [r0, #0]
 800bda8:	e7df      	b.n	800bd6a <sqrt+0x6a>
 800bdaa:	bf00      	nop
 800bdac:	200001dc 	.word	0x200001dc
 800bdb0:	0800d2c0 	.word	0x0800d2c0
 800bdb4:	00000000 	.word	0x00000000

0800bdb8 <__ieee754_rem_pio2>:
 800bdb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdbc:	ec57 6b10 	vmov	r6, r7, d0
 800bdc0:	4bc3      	ldr	r3, [pc, #780]	; (800c0d0 <__ieee754_rem_pio2+0x318>)
 800bdc2:	b08d      	sub	sp, #52	; 0x34
 800bdc4:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800bdc8:	4598      	cmp	r8, r3
 800bdca:	4604      	mov	r4, r0
 800bdcc:	9704      	str	r7, [sp, #16]
 800bdce:	dc07      	bgt.n	800bde0 <__ieee754_rem_pio2+0x28>
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	ed84 0b00 	vstr	d0, [r4]
 800bdd8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bddc:	2500      	movs	r5, #0
 800bdde:	e027      	b.n	800be30 <__ieee754_rem_pio2+0x78>
 800bde0:	4bbc      	ldr	r3, [pc, #752]	; (800c0d4 <__ieee754_rem_pio2+0x31c>)
 800bde2:	4598      	cmp	r8, r3
 800bde4:	dc75      	bgt.n	800bed2 <__ieee754_rem_pio2+0x11a>
 800bde6:	9b04      	ldr	r3, [sp, #16]
 800bde8:	4dbb      	ldr	r5, [pc, #748]	; (800c0d8 <__ieee754_rem_pio2+0x320>)
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	ee10 0a10 	vmov	r0, s0
 800bdf0:	a3a9      	add	r3, pc, #676	; (adr r3, 800c098 <__ieee754_rem_pio2+0x2e0>)
 800bdf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf6:	4639      	mov	r1, r7
 800bdf8:	dd36      	ble.n	800be68 <__ieee754_rem_pio2+0xb0>
 800bdfa:	f7f4 fa45 	bl	8000288 <__aeabi_dsub>
 800bdfe:	45a8      	cmp	r8, r5
 800be00:	4606      	mov	r6, r0
 800be02:	460f      	mov	r7, r1
 800be04:	d018      	beq.n	800be38 <__ieee754_rem_pio2+0x80>
 800be06:	a3a6      	add	r3, pc, #664	; (adr r3, 800c0a0 <__ieee754_rem_pio2+0x2e8>)
 800be08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be0c:	f7f4 fa3c 	bl	8000288 <__aeabi_dsub>
 800be10:	4602      	mov	r2, r0
 800be12:	460b      	mov	r3, r1
 800be14:	e9c4 2300 	strd	r2, r3, [r4]
 800be18:	4630      	mov	r0, r6
 800be1a:	4639      	mov	r1, r7
 800be1c:	f7f4 fa34 	bl	8000288 <__aeabi_dsub>
 800be20:	a39f      	add	r3, pc, #636	; (adr r3, 800c0a0 <__ieee754_rem_pio2+0x2e8>)
 800be22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be26:	f7f4 fa2f 	bl	8000288 <__aeabi_dsub>
 800be2a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800be2e:	2501      	movs	r5, #1
 800be30:	4628      	mov	r0, r5
 800be32:	b00d      	add	sp, #52	; 0x34
 800be34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be38:	a39b      	add	r3, pc, #620	; (adr r3, 800c0a8 <__ieee754_rem_pio2+0x2f0>)
 800be3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be3e:	f7f4 fa23 	bl	8000288 <__aeabi_dsub>
 800be42:	a39b      	add	r3, pc, #620	; (adr r3, 800c0b0 <__ieee754_rem_pio2+0x2f8>)
 800be44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be48:	4606      	mov	r6, r0
 800be4a:	460f      	mov	r7, r1
 800be4c:	f7f4 fa1c 	bl	8000288 <__aeabi_dsub>
 800be50:	4602      	mov	r2, r0
 800be52:	460b      	mov	r3, r1
 800be54:	e9c4 2300 	strd	r2, r3, [r4]
 800be58:	4630      	mov	r0, r6
 800be5a:	4639      	mov	r1, r7
 800be5c:	f7f4 fa14 	bl	8000288 <__aeabi_dsub>
 800be60:	a393      	add	r3, pc, #588	; (adr r3, 800c0b0 <__ieee754_rem_pio2+0x2f8>)
 800be62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be66:	e7de      	b.n	800be26 <__ieee754_rem_pio2+0x6e>
 800be68:	f7f4 fa10 	bl	800028c <__adddf3>
 800be6c:	45a8      	cmp	r8, r5
 800be6e:	4606      	mov	r6, r0
 800be70:	460f      	mov	r7, r1
 800be72:	d016      	beq.n	800bea2 <__ieee754_rem_pio2+0xea>
 800be74:	a38a      	add	r3, pc, #552	; (adr r3, 800c0a0 <__ieee754_rem_pio2+0x2e8>)
 800be76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be7a:	f7f4 fa07 	bl	800028c <__adddf3>
 800be7e:	4602      	mov	r2, r0
 800be80:	460b      	mov	r3, r1
 800be82:	e9c4 2300 	strd	r2, r3, [r4]
 800be86:	4630      	mov	r0, r6
 800be88:	4639      	mov	r1, r7
 800be8a:	f7f4 f9fd 	bl	8000288 <__aeabi_dsub>
 800be8e:	a384      	add	r3, pc, #528	; (adr r3, 800c0a0 <__ieee754_rem_pio2+0x2e8>)
 800be90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be94:	f7f4 f9fa 	bl	800028c <__adddf3>
 800be98:	f04f 35ff 	mov.w	r5, #4294967295
 800be9c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bea0:	e7c6      	b.n	800be30 <__ieee754_rem_pio2+0x78>
 800bea2:	a381      	add	r3, pc, #516	; (adr r3, 800c0a8 <__ieee754_rem_pio2+0x2f0>)
 800bea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea8:	f7f4 f9f0 	bl	800028c <__adddf3>
 800beac:	a380      	add	r3, pc, #512	; (adr r3, 800c0b0 <__ieee754_rem_pio2+0x2f8>)
 800beae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb2:	4606      	mov	r6, r0
 800beb4:	460f      	mov	r7, r1
 800beb6:	f7f4 f9e9 	bl	800028c <__adddf3>
 800beba:	4602      	mov	r2, r0
 800bebc:	460b      	mov	r3, r1
 800bebe:	e9c4 2300 	strd	r2, r3, [r4]
 800bec2:	4630      	mov	r0, r6
 800bec4:	4639      	mov	r1, r7
 800bec6:	f7f4 f9df 	bl	8000288 <__aeabi_dsub>
 800beca:	a379      	add	r3, pc, #484	; (adr r3, 800c0b0 <__ieee754_rem_pio2+0x2f8>)
 800becc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed0:	e7e0      	b.n	800be94 <__ieee754_rem_pio2+0xdc>
 800bed2:	4b82      	ldr	r3, [pc, #520]	; (800c0dc <__ieee754_rem_pio2+0x324>)
 800bed4:	4598      	cmp	r8, r3
 800bed6:	f300 80d0 	bgt.w	800c07a <__ieee754_rem_pio2+0x2c2>
 800beda:	f000 fed3 	bl	800cc84 <fabs>
 800bede:	ec57 6b10 	vmov	r6, r7, d0
 800bee2:	ee10 0a10 	vmov	r0, s0
 800bee6:	a374      	add	r3, pc, #464	; (adr r3, 800c0b8 <__ieee754_rem_pio2+0x300>)
 800bee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beec:	4639      	mov	r1, r7
 800beee:	f7f4 fb83 	bl	80005f8 <__aeabi_dmul>
 800bef2:	2200      	movs	r2, #0
 800bef4:	4b7a      	ldr	r3, [pc, #488]	; (800c0e0 <__ieee754_rem_pio2+0x328>)
 800bef6:	f7f4 f9c9 	bl	800028c <__adddf3>
 800befa:	f7f4 fe2d 	bl	8000b58 <__aeabi_d2iz>
 800befe:	4605      	mov	r5, r0
 800bf00:	f7f4 fb10 	bl	8000524 <__aeabi_i2d>
 800bf04:	a364      	add	r3, pc, #400	; (adr r3, 800c098 <__ieee754_rem_pio2+0x2e0>)
 800bf06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf0e:	f7f4 fb73 	bl	80005f8 <__aeabi_dmul>
 800bf12:	4602      	mov	r2, r0
 800bf14:	460b      	mov	r3, r1
 800bf16:	4630      	mov	r0, r6
 800bf18:	4639      	mov	r1, r7
 800bf1a:	f7f4 f9b5 	bl	8000288 <__aeabi_dsub>
 800bf1e:	a360      	add	r3, pc, #384	; (adr r3, 800c0a0 <__ieee754_rem_pio2+0x2e8>)
 800bf20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf24:	4682      	mov	sl, r0
 800bf26:	468b      	mov	fp, r1
 800bf28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf2c:	f7f4 fb64 	bl	80005f8 <__aeabi_dmul>
 800bf30:	2d1f      	cmp	r5, #31
 800bf32:	4606      	mov	r6, r0
 800bf34:	460f      	mov	r7, r1
 800bf36:	dc0c      	bgt.n	800bf52 <__ieee754_rem_pio2+0x19a>
 800bf38:	1e6a      	subs	r2, r5, #1
 800bf3a:	4b6a      	ldr	r3, [pc, #424]	; (800c0e4 <__ieee754_rem_pio2+0x32c>)
 800bf3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf40:	4543      	cmp	r3, r8
 800bf42:	d006      	beq.n	800bf52 <__ieee754_rem_pio2+0x19a>
 800bf44:	4632      	mov	r2, r6
 800bf46:	463b      	mov	r3, r7
 800bf48:	4650      	mov	r0, sl
 800bf4a:	4659      	mov	r1, fp
 800bf4c:	f7f4 f99c 	bl	8000288 <__aeabi_dsub>
 800bf50:	e00e      	b.n	800bf70 <__ieee754_rem_pio2+0x1b8>
 800bf52:	4632      	mov	r2, r6
 800bf54:	463b      	mov	r3, r7
 800bf56:	4650      	mov	r0, sl
 800bf58:	4659      	mov	r1, fp
 800bf5a:	f7f4 f995 	bl	8000288 <__aeabi_dsub>
 800bf5e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bf62:	9305      	str	r3, [sp, #20]
 800bf64:	9a05      	ldr	r2, [sp, #20]
 800bf66:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bf6a:	1ad3      	subs	r3, r2, r3
 800bf6c:	2b10      	cmp	r3, #16
 800bf6e:	dc02      	bgt.n	800bf76 <__ieee754_rem_pio2+0x1be>
 800bf70:	e9c4 0100 	strd	r0, r1, [r4]
 800bf74:	e039      	b.n	800bfea <__ieee754_rem_pio2+0x232>
 800bf76:	a34c      	add	r3, pc, #304	; (adr r3, 800c0a8 <__ieee754_rem_pio2+0x2f0>)
 800bf78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf80:	f7f4 fb3a 	bl	80005f8 <__aeabi_dmul>
 800bf84:	4606      	mov	r6, r0
 800bf86:	460f      	mov	r7, r1
 800bf88:	4602      	mov	r2, r0
 800bf8a:	460b      	mov	r3, r1
 800bf8c:	4650      	mov	r0, sl
 800bf8e:	4659      	mov	r1, fp
 800bf90:	f7f4 f97a 	bl	8000288 <__aeabi_dsub>
 800bf94:	4602      	mov	r2, r0
 800bf96:	460b      	mov	r3, r1
 800bf98:	4680      	mov	r8, r0
 800bf9a:	4689      	mov	r9, r1
 800bf9c:	4650      	mov	r0, sl
 800bf9e:	4659      	mov	r1, fp
 800bfa0:	f7f4 f972 	bl	8000288 <__aeabi_dsub>
 800bfa4:	4632      	mov	r2, r6
 800bfa6:	463b      	mov	r3, r7
 800bfa8:	f7f4 f96e 	bl	8000288 <__aeabi_dsub>
 800bfac:	a340      	add	r3, pc, #256	; (adr r3, 800c0b0 <__ieee754_rem_pio2+0x2f8>)
 800bfae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb2:	4606      	mov	r6, r0
 800bfb4:	460f      	mov	r7, r1
 800bfb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfba:	f7f4 fb1d 	bl	80005f8 <__aeabi_dmul>
 800bfbe:	4632      	mov	r2, r6
 800bfc0:	463b      	mov	r3, r7
 800bfc2:	f7f4 f961 	bl	8000288 <__aeabi_dsub>
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	460b      	mov	r3, r1
 800bfca:	4606      	mov	r6, r0
 800bfcc:	460f      	mov	r7, r1
 800bfce:	4640      	mov	r0, r8
 800bfd0:	4649      	mov	r1, r9
 800bfd2:	f7f4 f959 	bl	8000288 <__aeabi_dsub>
 800bfd6:	9a05      	ldr	r2, [sp, #20]
 800bfd8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bfdc:	1ad3      	subs	r3, r2, r3
 800bfde:	2b31      	cmp	r3, #49	; 0x31
 800bfe0:	dc20      	bgt.n	800c024 <__ieee754_rem_pio2+0x26c>
 800bfe2:	e9c4 0100 	strd	r0, r1, [r4]
 800bfe6:	46c2      	mov	sl, r8
 800bfe8:	46cb      	mov	fp, r9
 800bfea:	e9d4 8900 	ldrd	r8, r9, [r4]
 800bfee:	4650      	mov	r0, sl
 800bff0:	4642      	mov	r2, r8
 800bff2:	464b      	mov	r3, r9
 800bff4:	4659      	mov	r1, fp
 800bff6:	f7f4 f947 	bl	8000288 <__aeabi_dsub>
 800bffa:	463b      	mov	r3, r7
 800bffc:	4632      	mov	r2, r6
 800bffe:	f7f4 f943 	bl	8000288 <__aeabi_dsub>
 800c002:	9b04      	ldr	r3, [sp, #16]
 800c004:	2b00      	cmp	r3, #0
 800c006:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c00a:	f6bf af11 	bge.w	800be30 <__ieee754_rem_pio2+0x78>
 800c00e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c012:	6063      	str	r3, [r4, #4]
 800c014:	f8c4 8000 	str.w	r8, [r4]
 800c018:	60a0      	str	r0, [r4, #8]
 800c01a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c01e:	60e3      	str	r3, [r4, #12]
 800c020:	426d      	negs	r5, r5
 800c022:	e705      	b.n	800be30 <__ieee754_rem_pio2+0x78>
 800c024:	a326      	add	r3, pc, #152	; (adr r3, 800c0c0 <__ieee754_rem_pio2+0x308>)
 800c026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c02a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c02e:	f7f4 fae3 	bl	80005f8 <__aeabi_dmul>
 800c032:	4606      	mov	r6, r0
 800c034:	460f      	mov	r7, r1
 800c036:	4602      	mov	r2, r0
 800c038:	460b      	mov	r3, r1
 800c03a:	4640      	mov	r0, r8
 800c03c:	4649      	mov	r1, r9
 800c03e:	f7f4 f923 	bl	8000288 <__aeabi_dsub>
 800c042:	4602      	mov	r2, r0
 800c044:	460b      	mov	r3, r1
 800c046:	4682      	mov	sl, r0
 800c048:	468b      	mov	fp, r1
 800c04a:	4640      	mov	r0, r8
 800c04c:	4649      	mov	r1, r9
 800c04e:	f7f4 f91b 	bl	8000288 <__aeabi_dsub>
 800c052:	4632      	mov	r2, r6
 800c054:	463b      	mov	r3, r7
 800c056:	f7f4 f917 	bl	8000288 <__aeabi_dsub>
 800c05a:	a31b      	add	r3, pc, #108	; (adr r3, 800c0c8 <__ieee754_rem_pio2+0x310>)
 800c05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c060:	4606      	mov	r6, r0
 800c062:	460f      	mov	r7, r1
 800c064:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c068:	f7f4 fac6 	bl	80005f8 <__aeabi_dmul>
 800c06c:	4632      	mov	r2, r6
 800c06e:	463b      	mov	r3, r7
 800c070:	f7f4 f90a 	bl	8000288 <__aeabi_dsub>
 800c074:	4606      	mov	r6, r0
 800c076:	460f      	mov	r7, r1
 800c078:	e764      	b.n	800bf44 <__ieee754_rem_pio2+0x18c>
 800c07a:	4b1b      	ldr	r3, [pc, #108]	; (800c0e8 <__ieee754_rem_pio2+0x330>)
 800c07c:	4598      	cmp	r8, r3
 800c07e:	dd35      	ble.n	800c0ec <__ieee754_rem_pio2+0x334>
 800c080:	ee10 2a10 	vmov	r2, s0
 800c084:	463b      	mov	r3, r7
 800c086:	4630      	mov	r0, r6
 800c088:	4639      	mov	r1, r7
 800c08a:	f7f4 f8fd 	bl	8000288 <__aeabi_dsub>
 800c08e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c092:	e9c4 0100 	strd	r0, r1, [r4]
 800c096:	e6a1      	b.n	800bddc <__ieee754_rem_pio2+0x24>
 800c098:	54400000 	.word	0x54400000
 800c09c:	3ff921fb 	.word	0x3ff921fb
 800c0a0:	1a626331 	.word	0x1a626331
 800c0a4:	3dd0b461 	.word	0x3dd0b461
 800c0a8:	1a600000 	.word	0x1a600000
 800c0ac:	3dd0b461 	.word	0x3dd0b461
 800c0b0:	2e037073 	.word	0x2e037073
 800c0b4:	3ba3198a 	.word	0x3ba3198a
 800c0b8:	6dc9c883 	.word	0x6dc9c883
 800c0bc:	3fe45f30 	.word	0x3fe45f30
 800c0c0:	2e000000 	.word	0x2e000000
 800c0c4:	3ba3198a 	.word	0x3ba3198a
 800c0c8:	252049c1 	.word	0x252049c1
 800c0cc:	397b839a 	.word	0x397b839a
 800c0d0:	3fe921fb 	.word	0x3fe921fb
 800c0d4:	4002d97b 	.word	0x4002d97b
 800c0d8:	3ff921fb 	.word	0x3ff921fb
 800c0dc:	413921fb 	.word	0x413921fb
 800c0e0:	3fe00000 	.word	0x3fe00000
 800c0e4:	0800d2c8 	.word	0x0800d2c8
 800c0e8:	7fefffff 	.word	0x7fefffff
 800c0ec:	ea4f 5528 	mov.w	r5, r8, asr #20
 800c0f0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800c0f4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800c0f8:	4630      	mov	r0, r6
 800c0fa:	460f      	mov	r7, r1
 800c0fc:	f7f4 fd2c 	bl	8000b58 <__aeabi_d2iz>
 800c100:	f7f4 fa10 	bl	8000524 <__aeabi_i2d>
 800c104:	4602      	mov	r2, r0
 800c106:	460b      	mov	r3, r1
 800c108:	4630      	mov	r0, r6
 800c10a:	4639      	mov	r1, r7
 800c10c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c110:	f7f4 f8ba 	bl	8000288 <__aeabi_dsub>
 800c114:	2200      	movs	r2, #0
 800c116:	4b1f      	ldr	r3, [pc, #124]	; (800c194 <__ieee754_rem_pio2+0x3dc>)
 800c118:	f7f4 fa6e 	bl	80005f8 <__aeabi_dmul>
 800c11c:	460f      	mov	r7, r1
 800c11e:	4606      	mov	r6, r0
 800c120:	f7f4 fd1a 	bl	8000b58 <__aeabi_d2iz>
 800c124:	f7f4 f9fe 	bl	8000524 <__aeabi_i2d>
 800c128:	4602      	mov	r2, r0
 800c12a:	460b      	mov	r3, r1
 800c12c:	4630      	mov	r0, r6
 800c12e:	4639      	mov	r1, r7
 800c130:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c134:	f7f4 f8a8 	bl	8000288 <__aeabi_dsub>
 800c138:	2200      	movs	r2, #0
 800c13a:	4b16      	ldr	r3, [pc, #88]	; (800c194 <__ieee754_rem_pio2+0x3dc>)
 800c13c:	f7f4 fa5c 	bl	80005f8 <__aeabi_dmul>
 800c140:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c144:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800c148:	f04f 0803 	mov.w	r8, #3
 800c14c:	2600      	movs	r6, #0
 800c14e:	2700      	movs	r7, #0
 800c150:	4632      	mov	r2, r6
 800c152:	463b      	mov	r3, r7
 800c154:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c158:	f108 3aff 	add.w	sl, r8, #4294967295
 800c15c:	f7f4 fcb4 	bl	8000ac8 <__aeabi_dcmpeq>
 800c160:	b9b0      	cbnz	r0, 800c190 <__ieee754_rem_pio2+0x3d8>
 800c162:	4b0d      	ldr	r3, [pc, #52]	; (800c198 <__ieee754_rem_pio2+0x3e0>)
 800c164:	9301      	str	r3, [sp, #4]
 800c166:	2302      	movs	r3, #2
 800c168:	9300      	str	r3, [sp, #0]
 800c16a:	462a      	mov	r2, r5
 800c16c:	4643      	mov	r3, r8
 800c16e:	4621      	mov	r1, r4
 800c170:	a806      	add	r0, sp, #24
 800c172:	f000 f98d 	bl	800c490 <__kernel_rem_pio2>
 800c176:	9b04      	ldr	r3, [sp, #16]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	4605      	mov	r5, r0
 800c17c:	f6bf ae58 	bge.w	800be30 <__ieee754_rem_pio2+0x78>
 800c180:	6863      	ldr	r3, [r4, #4]
 800c182:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c186:	6063      	str	r3, [r4, #4]
 800c188:	68e3      	ldr	r3, [r4, #12]
 800c18a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c18e:	e746      	b.n	800c01e <__ieee754_rem_pio2+0x266>
 800c190:	46d0      	mov	r8, sl
 800c192:	e7dd      	b.n	800c150 <__ieee754_rem_pio2+0x398>
 800c194:	41700000 	.word	0x41700000
 800c198:	0800d348 	.word	0x0800d348

0800c19c <__ieee754_sqrt>:
 800c19c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1a0:	4955      	ldr	r1, [pc, #340]	; (800c2f8 <__ieee754_sqrt+0x15c>)
 800c1a2:	ec55 4b10 	vmov	r4, r5, d0
 800c1a6:	43a9      	bics	r1, r5
 800c1a8:	462b      	mov	r3, r5
 800c1aa:	462a      	mov	r2, r5
 800c1ac:	d112      	bne.n	800c1d4 <__ieee754_sqrt+0x38>
 800c1ae:	ee10 2a10 	vmov	r2, s0
 800c1b2:	ee10 0a10 	vmov	r0, s0
 800c1b6:	4629      	mov	r1, r5
 800c1b8:	f7f4 fa1e 	bl	80005f8 <__aeabi_dmul>
 800c1bc:	4602      	mov	r2, r0
 800c1be:	460b      	mov	r3, r1
 800c1c0:	4620      	mov	r0, r4
 800c1c2:	4629      	mov	r1, r5
 800c1c4:	f7f4 f862 	bl	800028c <__adddf3>
 800c1c8:	4604      	mov	r4, r0
 800c1ca:	460d      	mov	r5, r1
 800c1cc:	ec45 4b10 	vmov	d0, r4, r5
 800c1d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1d4:	2d00      	cmp	r5, #0
 800c1d6:	ee10 0a10 	vmov	r0, s0
 800c1da:	4621      	mov	r1, r4
 800c1dc:	dc0f      	bgt.n	800c1fe <__ieee754_sqrt+0x62>
 800c1de:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c1e2:	4330      	orrs	r0, r6
 800c1e4:	d0f2      	beq.n	800c1cc <__ieee754_sqrt+0x30>
 800c1e6:	b155      	cbz	r5, 800c1fe <__ieee754_sqrt+0x62>
 800c1e8:	ee10 2a10 	vmov	r2, s0
 800c1ec:	4620      	mov	r0, r4
 800c1ee:	4629      	mov	r1, r5
 800c1f0:	f7f4 f84a 	bl	8000288 <__aeabi_dsub>
 800c1f4:	4602      	mov	r2, r0
 800c1f6:	460b      	mov	r3, r1
 800c1f8:	f7f4 fb28 	bl	800084c <__aeabi_ddiv>
 800c1fc:	e7e4      	b.n	800c1c8 <__ieee754_sqrt+0x2c>
 800c1fe:	151b      	asrs	r3, r3, #20
 800c200:	d073      	beq.n	800c2ea <__ieee754_sqrt+0x14e>
 800c202:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c206:	07dd      	lsls	r5, r3, #31
 800c208:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800c20c:	bf48      	it	mi
 800c20e:	0fc8      	lsrmi	r0, r1, #31
 800c210:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800c214:	bf44      	itt	mi
 800c216:	0049      	lslmi	r1, r1, #1
 800c218:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800c21c:	2500      	movs	r5, #0
 800c21e:	1058      	asrs	r0, r3, #1
 800c220:	0fcb      	lsrs	r3, r1, #31
 800c222:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800c226:	0049      	lsls	r1, r1, #1
 800c228:	2316      	movs	r3, #22
 800c22a:	462c      	mov	r4, r5
 800c22c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800c230:	19a7      	adds	r7, r4, r6
 800c232:	4297      	cmp	r7, r2
 800c234:	bfde      	ittt	le
 800c236:	19bc      	addle	r4, r7, r6
 800c238:	1bd2      	suble	r2, r2, r7
 800c23a:	19ad      	addle	r5, r5, r6
 800c23c:	0fcf      	lsrs	r7, r1, #31
 800c23e:	3b01      	subs	r3, #1
 800c240:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800c244:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c248:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c24c:	d1f0      	bne.n	800c230 <__ieee754_sqrt+0x94>
 800c24e:	f04f 0c20 	mov.w	ip, #32
 800c252:	469e      	mov	lr, r3
 800c254:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c258:	42a2      	cmp	r2, r4
 800c25a:	eb06 070e 	add.w	r7, r6, lr
 800c25e:	dc02      	bgt.n	800c266 <__ieee754_sqrt+0xca>
 800c260:	d112      	bne.n	800c288 <__ieee754_sqrt+0xec>
 800c262:	428f      	cmp	r7, r1
 800c264:	d810      	bhi.n	800c288 <__ieee754_sqrt+0xec>
 800c266:	2f00      	cmp	r7, #0
 800c268:	eb07 0e06 	add.w	lr, r7, r6
 800c26c:	da42      	bge.n	800c2f4 <__ieee754_sqrt+0x158>
 800c26e:	f1be 0f00 	cmp.w	lr, #0
 800c272:	db3f      	blt.n	800c2f4 <__ieee754_sqrt+0x158>
 800c274:	f104 0801 	add.w	r8, r4, #1
 800c278:	1b12      	subs	r2, r2, r4
 800c27a:	428f      	cmp	r7, r1
 800c27c:	bf88      	it	hi
 800c27e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800c282:	1bc9      	subs	r1, r1, r7
 800c284:	4433      	add	r3, r6
 800c286:	4644      	mov	r4, r8
 800c288:	0052      	lsls	r2, r2, #1
 800c28a:	f1bc 0c01 	subs.w	ip, ip, #1
 800c28e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800c292:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c296:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c29a:	d1dd      	bne.n	800c258 <__ieee754_sqrt+0xbc>
 800c29c:	430a      	orrs	r2, r1
 800c29e:	d006      	beq.n	800c2ae <__ieee754_sqrt+0x112>
 800c2a0:	1c5c      	adds	r4, r3, #1
 800c2a2:	bf13      	iteet	ne
 800c2a4:	3301      	addne	r3, #1
 800c2a6:	3501      	addeq	r5, #1
 800c2a8:	4663      	moveq	r3, ip
 800c2aa:	f023 0301 	bicne.w	r3, r3, #1
 800c2ae:	106a      	asrs	r2, r5, #1
 800c2b0:	085b      	lsrs	r3, r3, #1
 800c2b2:	07e9      	lsls	r1, r5, #31
 800c2b4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800c2b8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800c2bc:	bf48      	it	mi
 800c2be:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800c2c2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800c2c6:	461c      	mov	r4, r3
 800c2c8:	e780      	b.n	800c1cc <__ieee754_sqrt+0x30>
 800c2ca:	0aca      	lsrs	r2, r1, #11
 800c2cc:	3815      	subs	r0, #21
 800c2ce:	0549      	lsls	r1, r1, #21
 800c2d0:	2a00      	cmp	r2, #0
 800c2d2:	d0fa      	beq.n	800c2ca <__ieee754_sqrt+0x12e>
 800c2d4:	02d6      	lsls	r6, r2, #11
 800c2d6:	d50a      	bpl.n	800c2ee <__ieee754_sqrt+0x152>
 800c2d8:	f1c3 0420 	rsb	r4, r3, #32
 800c2dc:	fa21 f404 	lsr.w	r4, r1, r4
 800c2e0:	1e5d      	subs	r5, r3, #1
 800c2e2:	4099      	lsls	r1, r3
 800c2e4:	4322      	orrs	r2, r4
 800c2e6:	1b43      	subs	r3, r0, r5
 800c2e8:	e78b      	b.n	800c202 <__ieee754_sqrt+0x66>
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	e7f0      	b.n	800c2d0 <__ieee754_sqrt+0x134>
 800c2ee:	0052      	lsls	r2, r2, #1
 800c2f0:	3301      	adds	r3, #1
 800c2f2:	e7ef      	b.n	800c2d4 <__ieee754_sqrt+0x138>
 800c2f4:	46a0      	mov	r8, r4
 800c2f6:	e7bf      	b.n	800c278 <__ieee754_sqrt+0xdc>
 800c2f8:	7ff00000 	.word	0x7ff00000
 800c2fc:	00000000 	.word	0x00000000

0800c300 <__kernel_cos>:
 800c300:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c304:	ec59 8b10 	vmov	r8, r9, d0
 800c308:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800c30c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800c310:	ed2d 8b02 	vpush	{d8}
 800c314:	eeb0 8a41 	vmov.f32	s16, s2
 800c318:	eef0 8a61 	vmov.f32	s17, s3
 800c31c:	da07      	bge.n	800c32e <__kernel_cos+0x2e>
 800c31e:	ee10 0a10 	vmov	r0, s0
 800c322:	4649      	mov	r1, r9
 800c324:	f7f4 fc18 	bl	8000b58 <__aeabi_d2iz>
 800c328:	2800      	cmp	r0, #0
 800c32a:	f000 8089 	beq.w	800c440 <__kernel_cos+0x140>
 800c32e:	4642      	mov	r2, r8
 800c330:	464b      	mov	r3, r9
 800c332:	4640      	mov	r0, r8
 800c334:	4649      	mov	r1, r9
 800c336:	f7f4 f95f 	bl	80005f8 <__aeabi_dmul>
 800c33a:	2200      	movs	r2, #0
 800c33c:	4b4e      	ldr	r3, [pc, #312]	; (800c478 <__kernel_cos+0x178>)
 800c33e:	4604      	mov	r4, r0
 800c340:	460d      	mov	r5, r1
 800c342:	f7f4 f959 	bl	80005f8 <__aeabi_dmul>
 800c346:	a340      	add	r3, pc, #256	; (adr r3, 800c448 <__kernel_cos+0x148>)
 800c348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c34c:	4682      	mov	sl, r0
 800c34e:	468b      	mov	fp, r1
 800c350:	4620      	mov	r0, r4
 800c352:	4629      	mov	r1, r5
 800c354:	f7f4 f950 	bl	80005f8 <__aeabi_dmul>
 800c358:	a33d      	add	r3, pc, #244	; (adr r3, 800c450 <__kernel_cos+0x150>)
 800c35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c35e:	f7f3 ff95 	bl	800028c <__adddf3>
 800c362:	4622      	mov	r2, r4
 800c364:	462b      	mov	r3, r5
 800c366:	f7f4 f947 	bl	80005f8 <__aeabi_dmul>
 800c36a:	a33b      	add	r3, pc, #236	; (adr r3, 800c458 <__kernel_cos+0x158>)
 800c36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c370:	f7f3 ff8a 	bl	8000288 <__aeabi_dsub>
 800c374:	4622      	mov	r2, r4
 800c376:	462b      	mov	r3, r5
 800c378:	f7f4 f93e 	bl	80005f8 <__aeabi_dmul>
 800c37c:	a338      	add	r3, pc, #224	; (adr r3, 800c460 <__kernel_cos+0x160>)
 800c37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c382:	f7f3 ff83 	bl	800028c <__adddf3>
 800c386:	4622      	mov	r2, r4
 800c388:	462b      	mov	r3, r5
 800c38a:	f7f4 f935 	bl	80005f8 <__aeabi_dmul>
 800c38e:	a336      	add	r3, pc, #216	; (adr r3, 800c468 <__kernel_cos+0x168>)
 800c390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c394:	f7f3 ff78 	bl	8000288 <__aeabi_dsub>
 800c398:	4622      	mov	r2, r4
 800c39a:	462b      	mov	r3, r5
 800c39c:	f7f4 f92c 	bl	80005f8 <__aeabi_dmul>
 800c3a0:	a333      	add	r3, pc, #204	; (adr r3, 800c470 <__kernel_cos+0x170>)
 800c3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3a6:	f7f3 ff71 	bl	800028c <__adddf3>
 800c3aa:	4622      	mov	r2, r4
 800c3ac:	462b      	mov	r3, r5
 800c3ae:	f7f4 f923 	bl	80005f8 <__aeabi_dmul>
 800c3b2:	4622      	mov	r2, r4
 800c3b4:	462b      	mov	r3, r5
 800c3b6:	f7f4 f91f 	bl	80005f8 <__aeabi_dmul>
 800c3ba:	ec53 2b18 	vmov	r2, r3, d8
 800c3be:	4604      	mov	r4, r0
 800c3c0:	460d      	mov	r5, r1
 800c3c2:	4640      	mov	r0, r8
 800c3c4:	4649      	mov	r1, r9
 800c3c6:	f7f4 f917 	bl	80005f8 <__aeabi_dmul>
 800c3ca:	460b      	mov	r3, r1
 800c3cc:	4602      	mov	r2, r0
 800c3ce:	4629      	mov	r1, r5
 800c3d0:	4620      	mov	r0, r4
 800c3d2:	f7f3 ff59 	bl	8000288 <__aeabi_dsub>
 800c3d6:	4b29      	ldr	r3, [pc, #164]	; (800c47c <__kernel_cos+0x17c>)
 800c3d8:	429e      	cmp	r6, r3
 800c3da:	4680      	mov	r8, r0
 800c3dc:	4689      	mov	r9, r1
 800c3de:	dc11      	bgt.n	800c404 <__kernel_cos+0x104>
 800c3e0:	4602      	mov	r2, r0
 800c3e2:	460b      	mov	r3, r1
 800c3e4:	4650      	mov	r0, sl
 800c3e6:	4659      	mov	r1, fp
 800c3e8:	f7f3 ff4e 	bl	8000288 <__aeabi_dsub>
 800c3ec:	460b      	mov	r3, r1
 800c3ee:	4924      	ldr	r1, [pc, #144]	; (800c480 <__kernel_cos+0x180>)
 800c3f0:	4602      	mov	r2, r0
 800c3f2:	2000      	movs	r0, #0
 800c3f4:	f7f3 ff48 	bl	8000288 <__aeabi_dsub>
 800c3f8:	ecbd 8b02 	vpop	{d8}
 800c3fc:	ec41 0b10 	vmov	d0, r0, r1
 800c400:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c404:	4b1f      	ldr	r3, [pc, #124]	; (800c484 <__kernel_cos+0x184>)
 800c406:	491e      	ldr	r1, [pc, #120]	; (800c480 <__kernel_cos+0x180>)
 800c408:	429e      	cmp	r6, r3
 800c40a:	bfcc      	ite	gt
 800c40c:	4d1e      	ldrgt	r5, [pc, #120]	; (800c488 <__kernel_cos+0x188>)
 800c40e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800c412:	2400      	movs	r4, #0
 800c414:	4622      	mov	r2, r4
 800c416:	462b      	mov	r3, r5
 800c418:	2000      	movs	r0, #0
 800c41a:	f7f3 ff35 	bl	8000288 <__aeabi_dsub>
 800c41e:	4622      	mov	r2, r4
 800c420:	4606      	mov	r6, r0
 800c422:	460f      	mov	r7, r1
 800c424:	462b      	mov	r3, r5
 800c426:	4650      	mov	r0, sl
 800c428:	4659      	mov	r1, fp
 800c42a:	f7f3 ff2d 	bl	8000288 <__aeabi_dsub>
 800c42e:	4642      	mov	r2, r8
 800c430:	464b      	mov	r3, r9
 800c432:	f7f3 ff29 	bl	8000288 <__aeabi_dsub>
 800c436:	4602      	mov	r2, r0
 800c438:	460b      	mov	r3, r1
 800c43a:	4630      	mov	r0, r6
 800c43c:	4639      	mov	r1, r7
 800c43e:	e7d9      	b.n	800c3f4 <__kernel_cos+0xf4>
 800c440:	2000      	movs	r0, #0
 800c442:	490f      	ldr	r1, [pc, #60]	; (800c480 <__kernel_cos+0x180>)
 800c444:	e7d8      	b.n	800c3f8 <__kernel_cos+0xf8>
 800c446:	bf00      	nop
 800c448:	be8838d4 	.word	0xbe8838d4
 800c44c:	bda8fae9 	.word	0xbda8fae9
 800c450:	bdb4b1c4 	.word	0xbdb4b1c4
 800c454:	3e21ee9e 	.word	0x3e21ee9e
 800c458:	809c52ad 	.word	0x809c52ad
 800c45c:	3e927e4f 	.word	0x3e927e4f
 800c460:	19cb1590 	.word	0x19cb1590
 800c464:	3efa01a0 	.word	0x3efa01a0
 800c468:	16c15177 	.word	0x16c15177
 800c46c:	3f56c16c 	.word	0x3f56c16c
 800c470:	5555554c 	.word	0x5555554c
 800c474:	3fa55555 	.word	0x3fa55555
 800c478:	3fe00000 	.word	0x3fe00000
 800c47c:	3fd33332 	.word	0x3fd33332
 800c480:	3ff00000 	.word	0x3ff00000
 800c484:	3fe90000 	.word	0x3fe90000
 800c488:	3fd20000 	.word	0x3fd20000
 800c48c:	00000000 	.word	0x00000000

0800c490 <__kernel_rem_pio2>:
 800c490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c494:	ed2d 8b02 	vpush	{d8}
 800c498:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800c49c:	1ed4      	subs	r4, r2, #3
 800c49e:	9308      	str	r3, [sp, #32]
 800c4a0:	9101      	str	r1, [sp, #4]
 800c4a2:	4bc5      	ldr	r3, [pc, #788]	; (800c7b8 <__kernel_rem_pio2+0x328>)
 800c4a4:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800c4a6:	9009      	str	r0, [sp, #36]	; 0x24
 800c4a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c4ac:	9304      	str	r3, [sp, #16]
 800c4ae:	9b08      	ldr	r3, [sp, #32]
 800c4b0:	3b01      	subs	r3, #1
 800c4b2:	9307      	str	r3, [sp, #28]
 800c4b4:	2318      	movs	r3, #24
 800c4b6:	fb94 f4f3 	sdiv	r4, r4, r3
 800c4ba:	f06f 0317 	mvn.w	r3, #23
 800c4be:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800c4c2:	fb04 3303 	mla	r3, r4, r3, r3
 800c4c6:	eb03 0a02 	add.w	sl, r3, r2
 800c4ca:	9b04      	ldr	r3, [sp, #16]
 800c4cc:	9a07      	ldr	r2, [sp, #28]
 800c4ce:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800c7a8 <__kernel_rem_pio2+0x318>
 800c4d2:	eb03 0802 	add.w	r8, r3, r2
 800c4d6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800c4d8:	1aa7      	subs	r7, r4, r2
 800c4da:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c4de:	ae22      	add	r6, sp, #136	; 0x88
 800c4e0:	2500      	movs	r5, #0
 800c4e2:	4545      	cmp	r5, r8
 800c4e4:	dd13      	ble.n	800c50e <__kernel_rem_pio2+0x7e>
 800c4e6:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800c7a8 <__kernel_rem_pio2+0x318>
 800c4ea:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800c4ee:	2600      	movs	r6, #0
 800c4f0:	9b04      	ldr	r3, [sp, #16]
 800c4f2:	429e      	cmp	r6, r3
 800c4f4:	dc32      	bgt.n	800c55c <__kernel_rem_pio2+0xcc>
 800c4f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4f8:	9302      	str	r3, [sp, #8]
 800c4fa:	9b08      	ldr	r3, [sp, #32]
 800c4fc:	199d      	adds	r5, r3, r6
 800c4fe:	ab22      	add	r3, sp, #136	; 0x88
 800c500:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c504:	9306      	str	r3, [sp, #24]
 800c506:	ec59 8b18 	vmov	r8, r9, d8
 800c50a:	2700      	movs	r7, #0
 800c50c:	e01f      	b.n	800c54e <__kernel_rem_pio2+0xbe>
 800c50e:	42ef      	cmn	r7, r5
 800c510:	d407      	bmi.n	800c522 <__kernel_rem_pio2+0x92>
 800c512:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c516:	f7f4 f805 	bl	8000524 <__aeabi_i2d>
 800c51a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c51e:	3501      	adds	r5, #1
 800c520:	e7df      	b.n	800c4e2 <__kernel_rem_pio2+0x52>
 800c522:	ec51 0b18 	vmov	r0, r1, d8
 800c526:	e7f8      	b.n	800c51a <__kernel_rem_pio2+0x8a>
 800c528:	9906      	ldr	r1, [sp, #24]
 800c52a:	9d02      	ldr	r5, [sp, #8]
 800c52c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800c530:	9106      	str	r1, [sp, #24]
 800c532:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800c536:	9502      	str	r5, [sp, #8]
 800c538:	f7f4 f85e 	bl	80005f8 <__aeabi_dmul>
 800c53c:	4602      	mov	r2, r0
 800c53e:	460b      	mov	r3, r1
 800c540:	4640      	mov	r0, r8
 800c542:	4649      	mov	r1, r9
 800c544:	f7f3 fea2 	bl	800028c <__adddf3>
 800c548:	3701      	adds	r7, #1
 800c54a:	4680      	mov	r8, r0
 800c54c:	4689      	mov	r9, r1
 800c54e:	9b07      	ldr	r3, [sp, #28]
 800c550:	429f      	cmp	r7, r3
 800c552:	dde9      	ble.n	800c528 <__kernel_rem_pio2+0x98>
 800c554:	e8eb 8902 	strd	r8, r9, [fp], #8
 800c558:	3601      	adds	r6, #1
 800c55a:	e7c9      	b.n	800c4f0 <__kernel_rem_pio2+0x60>
 800c55c:	9b04      	ldr	r3, [sp, #16]
 800c55e:	aa0e      	add	r2, sp, #56	; 0x38
 800c560:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c564:	930c      	str	r3, [sp, #48]	; 0x30
 800c566:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800c568:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c56c:	9c04      	ldr	r4, [sp, #16]
 800c56e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c570:	ab9a      	add	r3, sp, #616	; 0x268
 800c572:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800c576:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c57a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c57e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800c582:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800c586:	ab9a      	add	r3, sp, #616	; 0x268
 800c588:	445b      	add	r3, fp
 800c58a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800c58e:	2500      	movs	r5, #0
 800c590:	1b63      	subs	r3, r4, r5
 800c592:	2b00      	cmp	r3, #0
 800c594:	dc78      	bgt.n	800c688 <__kernel_rem_pio2+0x1f8>
 800c596:	4650      	mov	r0, sl
 800c598:	ec49 8b10 	vmov	d0, r8, r9
 800c59c:	f000 fc04 	bl	800cda8 <scalbn>
 800c5a0:	ec57 6b10 	vmov	r6, r7, d0
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c5aa:	ee10 0a10 	vmov	r0, s0
 800c5ae:	4639      	mov	r1, r7
 800c5b0:	f7f4 f822 	bl	80005f8 <__aeabi_dmul>
 800c5b4:	ec41 0b10 	vmov	d0, r0, r1
 800c5b8:	f000 fb6e 	bl	800cc98 <floor>
 800c5bc:	2200      	movs	r2, #0
 800c5be:	ec51 0b10 	vmov	r0, r1, d0
 800c5c2:	4b7e      	ldr	r3, [pc, #504]	; (800c7bc <__kernel_rem_pio2+0x32c>)
 800c5c4:	f7f4 f818 	bl	80005f8 <__aeabi_dmul>
 800c5c8:	4602      	mov	r2, r0
 800c5ca:	460b      	mov	r3, r1
 800c5cc:	4630      	mov	r0, r6
 800c5ce:	4639      	mov	r1, r7
 800c5d0:	f7f3 fe5a 	bl	8000288 <__aeabi_dsub>
 800c5d4:	460f      	mov	r7, r1
 800c5d6:	4606      	mov	r6, r0
 800c5d8:	f7f4 fabe 	bl	8000b58 <__aeabi_d2iz>
 800c5dc:	9006      	str	r0, [sp, #24]
 800c5de:	f7f3 ffa1 	bl	8000524 <__aeabi_i2d>
 800c5e2:	4602      	mov	r2, r0
 800c5e4:	460b      	mov	r3, r1
 800c5e6:	4630      	mov	r0, r6
 800c5e8:	4639      	mov	r1, r7
 800c5ea:	f7f3 fe4d 	bl	8000288 <__aeabi_dsub>
 800c5ee:	f1ba 0f00 	cmp.w	sl, #0
 800c5f2:	4606      	mov	r6, r0
 800c5f4:	460f      	mov	r7, r1
 800c5f6:	dd6c      	ble.n	800c6d2 <__kernel_rem_pio2+0x242>
 800c5f8:	1e62      	subs	r2, r4, #1
 800c5fa:	ab0e      	add	r3, sp, #56	; 0x38
 800c5fc:	f1ca 0118 	rsb	r1, sl, #24
 800c600:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c604:	9d06      	ldr	r5, [sp, #24]
 800c606:	fa40 f301 	asr.w	r3, r0, r1
 800c60a:	441d      	add	r5, r3
 800c60c:	408b      	lsls	r3, r1
 800c60e:	1ac0      	subs	r0, r0, r3
 800c610:	ab0e      	add	r3, sp, #56	; 0x38
 800c612:	9506      	str	r5, [sp, #24]
 800c614:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800c618:	f1ca 0317 	rsb	r3, sl, #23
 800c61c:	fa40 f303 	asr.w	r3, r0, r3
 800c620:	9302      	str	r3, [sp, #8]
 800c622:	9b02      	ldr	r3, [sp, #8]
 800c624:	2b00      	cmp	r3, #0
 800c626:	dd62      	ble.n	800c6ee <__kernel_rem_pio2+0x25e>
 800c628:	9b06      	ldr	r3, [sp, #24]
 800c62a:	2200      	movs	r2, #0
 800c62c:	3301      	adds	r3, #1
 800c62e:	9306      	str	r3, [sp, #24]
 800c630:	4615      	mov	r5, r2
 800c632:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c636:	4294      	cmp	r4, r2
 800c638:	f300 8095 	bgt.w	800c766 <__kernel_rem_pio2+0x2d6>
 800c63c:	f1ba 0f00 	cmp.w	sl, #0
 800c640:	dd07      	ble.n	800c652 <__kernel_rem_pio2+0x1c2>
 800c642:	f1ba 0f01 	cmp.w	sl, #1
 800c646:	f000 80a2 	beq.w	800c78e <__kernel_rem_pio2+0x2fe>
 800c64a:	f1ba 0f02 	cmp.w	sl, #2
 800c64e:	f000 80c1 	beq.w	800c7d4 <__kernel_rem_pio2+0x344>
 800c652:	9b02      	ldr	r3, [sp, #8]
 800c654:	2b02      	cmp	r3, #2
 800c656:	d14a      	bne.n	800c6ee <__kernel_rem_pio2+0x25e>
 800c658:	4632      	mov	r2, r6
 800c65a:	463b      	mov	r3, r7
 800c65c:	2000      	movs	r0, #0
 800c65e:	4958      	ldr	r1, [pc, #352]	; (800c7c0 <__kernel_rem_pio2+0x330>)
 800c660:	f7f3 fe12 	bl	8000288 <__aeabi_dsub>
 800c664:	4606      	mov	r6, r0
 800c666:	460f      	mov	r7, r1
 800c668:	2d00      	cmp	r5, #0
 800c66a:	d040      	beq.n	800c6ee <__kernel_rem_pio2+0x25e>
 800c66c:	4650      	mov	r0, sl
 800c66e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800c7b0 <__kernel_rem_pio2+0x320>
 800c672:	f000 fb99 	bl	800cda8 <scalbn>
 800c676:	4630      	mov	r0, r6
 800c678:	4639      	mov	r1, r7
 800c67a:	ec53 2b10 	vmov	r2, r3, d0
 800c67e:	f7f3 fe03 	bl	8000288 <__aeabi_dsub>
 800c682:	4606      	mov	r6, r0
 800c684:	460f      	mov	r7, r1
 800c686:	e032      	b.n	800c6ee <__kernel_rem_pio2+0x25e>
 800c688:	2200      	movs	r2, #0
 800c68a:	4b4e      	ldr	r3, [pc, #312]	; (800c7c4 <__kernel_rem_pio2+0x334>)
 800c68c:	4640      	mov	r0, r8
 800c68e:	4649      	mov	r1, r9
 800c690:	f7f3 ffb2 	bl	80005f8 <__aeabi_dmul>
 800c694:	f7f4 fa60 	bl	8000b58 <__aeabi_d2iz>
 800c698:	f7f3 ff44 	bl	8000524 <__aeabi_i2d>
 800c69c:	2200      	movs	r2, #0
 800c69e:	4b4a      	ldr	r3, [pc, #296]	; (800c7c8 <__kernel_rem_pio2+0x338>)
 800c6a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c6a4:	f7f3 ffa8 	bl	80005f8 <__aeabi_dmul>
 800c6a8:	4602      	mov	r2, r0
 800c6aa:	460b      	mov	r3, r1
 800c6ac:	4640      	mov	r0, r8
 800c6ae:	4649      	mov	r1, r9
 800c6b0:	f7f3 fdea 	bl	8000288 <__aeabi_dsub>
 800c6b4:	f7f4 fa50 	bl	8000b58 <__aeabi_d2iz>
 800c6b8:	ab0e      	add	r3, sp, #56	; 0x38
 800c6ba:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800c6be:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800c6c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6c6:	f7f3 fde1 	bl	800028c <__adddf3>
 800c6ca:	3501      	adds	r5, #1
 800c6cc:	4680      	mov	r8, r0
 800c6ce:	4689      	mov	r9, r1
 800c6d0:	e75e      	b.n	800c590 <__kernel_rem_pio2+0x100>
 800c6d2:	d105      	bne.n	800c6e0 <__kernel_rem_pio2+0x250>
 800c6d4:	1e63      	subs	r3, r4, #1
 800c6d6:	aa0e      	add	r2, sp, #56	; 0x38
 800c6d8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c6dc:	15c3      	asrs	r3, r0, #23
 800c6de:	e79f      	b.n	800c620 <__kernel_rem_pio2+0x190>
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	4b3a      	ldr	r3, [pc, #232]	; (800c7cc <__kernel_rem_pio2+0x33c>)
 800c6e4:	f7f4 fa0e 	bl	8000b04 <__aeabi_dcmpge>
 800c6e8:	2800      	cmp	r0, #0
 800c6ea:	d139      	bne.n	800c760 <__kernel_rem_pio2+0x2d0>
 800c6ec:	9002      	str	r0, [sp, #8]
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	4630      	mov	r0, r6
 800c6f4:	4639      	mov	r1, r7
 800c6f6:	f7f4 f9e7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c6fa:	2800      	cmp	r0, #0
 800c6fc:	f000 80c7 	beq.w	800c88e <__kernel_rem_pio2+0x3fe>
 800c700:	1e65      	subs	r5, r4, #1
 800c702:	462b      	mov	r3, r5
 800c704:	2200      	movs	r2, #0
 800c706:	9904      	ldr	r1, [sp, #16]
 800c708:	428b      	cmp	r3, r1
 800c70a:	da6a      	bge.n	800c7e2 <__kernel_rem_pio2+0x352>
 800c70c:	2a00      	cmp	r2, #0
 800c70e:	f000 8088 	beq.w	800c822 <__kernel_rem_pio2+0x392>
 800c712:	ab0e      	add	r3, sp, #56	; 0x38
 800c714:	f1aa 0a18 	sub.w	sl, sl, #24
 800c718:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	f000 80b4 	beq.w	800c88a <__kernel_rem_pio2+0x3fa>
 800c722:	4650      	mov	r0, sl
 800c724:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800c7b0 <__kernel_rem_pio2+0x320>
 800c728:	f000 fb3e 	bl	800cda8 <scalbn>
 800c72c:	00ec      	lsls	r4, r5, #3
 800c72e:	ab72      	add	r3, sp, #456	; 0x1c8
 800c730:	191e      	adds	r6, r3, r4
 800c732:	ec59 8b10 	vmov	r8, r9, d0
 800c736:	f106 0a08 	add.w	sl, r6, #8
 800c73a:	462f      	mov	r7, r5
 800c73c:	2f00      	cmp	r7, #0
 800c73e:	f280 80df 	bge.w	800c900 <__kernel_rem_pio2+0x470>
 800c742:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800c7a8 <__kernel_rem_pio2+0x318>
 800c746:	f04f 0a00 	mov.w	sl, #0
 800c74a:	eba5 030a 	sub.w	r3, r5, sl
 800c74e:	2b00      	cmp	r3, #0
 800c750:	f2c0 810a 	blt.w	800c968 <__kernel_rem_pio2+0x4d8>
 800c754:	f8df b078 	ldr.w	fp, [pc, #120]	; 800c7d0 <__kernel_rem_pio2+0x340>
 800c758:	ec59 8b18 	vmov	r8, r9, d8
 800c75c:	2700      	movs	r7, #0
 800c75e:	e0f5      	b.n	800c94c <__kernel_rem_pio2+0x4bc>
 800c760:	2302      	movs	r3, #2
 800c762:	9302      	str	r3, [sp, #8]
 800c764:	e760      	b.n	800c628 <__kernel_rem_pio2+0x198>
 800c766:	ab0e      	add	r3, sp, #56	; 0x38
 800c768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c76c:	b94d      	cbnz	r5, 800c782 <__kernel_rem_pio2+0x2f2>
 800c76e:	b12b      	cbz	r3, 800c77c <__kernel_rem_pio2+0x2ec>
 800c770:	a80e      	add	r0, sp, #56	; 0x38
 800c772:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c776:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800c77a:	2301      	movs	r3, #1
 800c77c:	3201      	adds	r2, #1
 800c77e:	461d      	mov	r5, r3
 800c780:	e759      	b.n	800c636 <__kernel_rem_pio2+0x1a6>
 800c782:	a80e      	add	r0, sp, #56	; 0x38
 800c784:	1acb      	subs	r3, r1, r3
 800c786:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800c78a:	462b      	mov	r3, r5
 800c78c:	e7f6      	b.n	800c77c <__kernel_rem_pio2+0x2ec>
 800c78e:	1e62      	subs	r2, r4, #1
 800c790:	ab0e      	add	r3, sp, #56	; 0x38
 800c792:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c796:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c79a:	a90e      	add	r1, sp, #56	; 0x38
 800c79c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c7a0:	e757      	b.n	800c652 <__kernel_rem_pio2+0x1c2>
 800c7a2:	bf00      	nop
 800c7a4:	f3af 8000 	nop.w
	...
 800c7b4:	3ff00000 	.word	0x3ff00000
 800c7b8:	0800d490 	.word	0x0800d490
 800c7bc:	40200000 	.word	0x40200000
 800c7c0:	3ff00000 	.word	0x3ff00000
 800c7c4:	3e700000 	.word	0x3e700000
 800c7c8:	41700000 	.word	0x41700000
 800c7cc:	3fe00000 	.word	0x3fe00000
 800c7d0:	0800d450 	.word	0x0800d450
 800c7d4:	1e62      	subs	r2, r4, #1
 800c7d6:	ab0e      	add	r3, sp, #56	; 0x38
 800c7d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7dc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c7e0:	e7db      	b.n	800c79a <__kernel_rem_pio2+0x30a>
 800c7e2:	a90e      	add	r1, sp, #56	; 0x38
 800c7e4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c7e8:	3b01      	subs	r3, #1
 800c7ea:	430a      	orrs	r2, r1
 800c7ec:	e78b      	b.n	800c706 <__kernel_rem_pio2+0x276>
 800c7ee:	3301      	adds	r3, #1
 800c7f0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800c7f4:	2900      	cmp	r1, #0
 800c7f6:	d0fa      	beq.n	800c7ee <__kernel_rem_pio2+0x35e>
 800c7f8:	9a08      	ldr	r2, [sp, #32]
 800c7fa:	4422      	add	r2, r4
 800c7fc:	00d2      	lsls	r2, r2, #3
 800c7fe:	a922      	add	r1, sp, #136	; 0x88
 800c800:	18e3      	adds	r3, r4, r3
 800c802:	9206      	str	r2, [sp, #24]
 800c804:	440a      	add	r2, r1
 800c806:	9302      	str	r3, [sp, #8]
 800c808:	f10b 0108 	add.w	r1, fp, #8
 800c80c:	f102 0308 	add.w	r3, r2, #8
 800c810:	1c66      	adds	r6, r4, #1
 800c812:	910a      	str	r1, [sp, #40]	; 0x28
 800c814:	2500      	movs	r5, #0
 800c816:	930d      	str	r3, [sp, #52]	; 0x34
 800c818:	9b02      	ldr	r3, [sp, #8]
 800c81a:	42b3      	cmp	r3, r6
 800c81c:	da04      	bge.n	800c828 <__kernel_rem_pio2+0x398>
 800c81e:	461c      	mov	r4, r3
 800c820:	e6a6      	b.n	800c570 <__kernel_rem_pio2+0xe0>
 800c822:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c824:	2301      	movs	r3, #1
 800c826:	e7e3      	b.n	800c7f0 <__kernel_rem_pio2+0x360>
 800c828:	9b06      	ldr	r3, [sp, #24]
 800c82a:	18ef      	adds	r7, r5, r3
 800c82c:	ab22      	add	r3, sp, #136	; 0x88
 800c82e:	441f      	add	r7, r3
 800c830:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c832:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c836:	f7f3 fe75 	bl	8000524 <__aeabi_i2d>
 800c83a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c83c:	461c      	mov	r4, r3
 800c83e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c840:	e9c7 0100 	strd	r0, r1, [r7]
 800c844:	eb03 0b05 	add.w	fp, r3, r5
 800c848:	2700      	movs	r7, #0
 800c84a:	f04f 0800 	mov.w	r8, #0
 800c84e:	f04f 0900 	mov.w	r9, #0
 800c852:	9b07      	ldr	r3, [sp, #28]
 800c854:	429f      	cmp	r7, r3
 800c856:	dd08      	ble.n	800c86a <__kernel_rem_pio2+0x3da>
 800c858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c85a:	aa72      	add	r2, sp, #456	; 0x1c8
 800c85c:	18eb      	adds	r3, r5, r3
 800c85e:	4413      	add	r3, r2
 800c860:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800c864:	3601      	adds	r6, #1
 800c866:	3508      	adds	r5, #8
 800c868:	e7d6      	b.n	800c818 <__kernel_rem_pio2+0x388>
 800c86a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c86e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c872:	f7f3 fec1 	bl	80005f8 <__aeabi_dmul>
 800c876:	4602      	mov	r2, r0
 800c878:	460b      	mov	r3, r1
 800c87a:	4640      	mov	r0, r8
 800c87c:	4649      	mov	r1, r9
 800c87e:	f7f3 fd05 	bl	800028c <__adddf3>
 800c882:	3701      	adds	r7, #1
 800c884:	4680      	mov	r8, r0
 800c886:	4689      	mov	r9, r1
 800c888:	e7e3      	b.n	800c852 <__kernel_rem_pio2+0x3c2>
 800c88a:	3d01      	subs	r5, #1
 800c88c:	e741      	b.n	800c712 <__kernel_rem_pio2+0x282>
 800c88e:	f1ca 0000 	rsb	r0, sl, #0
 800c892:	ec47 6b10 	vmov	d0, r6, r7
 800c896:	f000 fa87 	bl	800cda8 <scalbn>
 800c89a:	ec57 6b10 	vmov	r6, r7, d0
 800c89e:	2200      	movs	r2, #0
 800c8a0:	4b99      	ldr	r3, [pc, #612]	; (800cb08 <__kernel_rem_pio2+0x678>)
 800c8a2:	ee10 0a10 	vmov	r0, s0
 800c8a6:	4639      	mov	r1, r7
 800c8a8:	f7f4 f92c 	bl	8000b04 <__aeabi_dcmpge>
 800c8ac:	b1f8      	cbz	r0, 800c8ee <__kernel_rem_pio2+0x45e>
 800c8ae:	2200      	movs	r2, #0
 800c8b0:	4b96      	ldr	r3, [pc, #600]	; (800cb0c <__kernel_rem_pio2+0x67c>)
 800c8b2:	4630      	mov	r0, r6
 800c8b4:	4639      	mov	r1, r7
 800c8b6:	f7f3 fe9f 	bl	80005f8 <__aeabi_dmul>
 800c8ba:	f7f4 f94d 	bl	8000b58 <__aeabi_d2iz>
 800c8be:	4680      	mov	r8, r0
 800c8c0:	f7f3 fe30 	bl	8000524 <__aeabi_i2d>
 800c8c4:	2200      	movs	r2, #0
 800c8c6:	4b90      	ldr	r3, [pc, #576]	; (800cb08 <__kernel_rem_pio2+0x678>)
 800c8c8:	f7f3 fe96 	bl	80005f8 <__aeabi_dmul>
 800c8cc:	460b      	mov	r3, r1
 800c8ce:	4602      	mov	r2, r0
 800c8d0:	4639      	mov	r1, r7
 800c8d2:	4630      	mov	r0, r6
 800c8d4:	f7f3 fcd8 	bl	8000288 <__aeabi_dsub>
 800c8d8:	f7f4 f93e 	bl	8000b58 <__aeabi_d2iz>
 800c8dc:	1c65      	adds	r5, r4, #1
 800c8de:	ab0e      	add	r3, sp, #56	; 0x38
 800c8e0:	f10a 0a18 	add.w	sl, sl, #24
 800c8e4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c8e8:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800c8ec:	e719      	b.n	800c722 <__kernel_rem_pio2+0x292>
 800c8ee:	4630      	mov	r0, r6
 800c8f0:	4639      	mov	r1, r7
 800c8f2:	f7f4 f931 	bl	8000b58 <__aeabi_d2iz>
 800c8f6:	ab0e      	add	r3, sp, #56	; 0x38
 800c8f8:	4625      	mov	r5, r4
 800c8fa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c8fe:	e710      	b.n	800c722 <__kernel_rem_pio2+0x292>
 800c900:	ab0e      	add	r3, sp, #56	; 0x38
 800c902:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c906:	f7f3 fe0d 	bl	8000524 <__aeabi_i2d>
 800c90a:	4642      	mov	r2, r8
 800c90c:	464b      	mov	r3, r9
 800c90e:	f7f3 fe73 	bl	80005f8 <__aeabi_dmul>
 800c912:	2200      	movs	r2, #0
 800c914:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800c918:	4b7c      	ldr	r3, [pc, #496]	; (800cb0c <__kernel_rem_pio2+0x67c>)
 800c91a:	4640      	mov	r0, r8
 800c91c:	4649      	mov	r1, r9
 800c91e:	f7f3 fe6b 	bl	80005f8 <__aeabi_dmul>
 800c922:	3f01      	subs	r7, #1
 800c924:	4680      	mov	r8, r0
 800c926:	4689      	mov	r9, r1
 800c928:	e708      	b.n	800c73c <__kernel_rem_pio2+0x2ac>
 800c92a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800c92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c932:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800c936:	f7f3 fe5f 	bl	80005f8 <__aeabi_dmul>
 800c93a:	4602      	mov	r2, r0
 800c93c:	460b      	mov	r3, r1
 800c93e:	4640      	mov	r0, r8
 800c940:	4649      	mov	r1, r9
 800c942:	f7f3 fca3 	bl	800028c <__adddf3>
 800c946:	3701      	adds	r7, #1
 800c948:	4680      	mov	r8, r0
 800c94a:	4689      	mov	r9, r1
 800c94c:	9b04      	ldr	r3, [sp, #16]
 800c94e:	429f      	cmp	r7, r3
 800c950:	dc01      	bgt.n	800c956 <__kernel_rem_pio2+0x4c6>
 800c952:	45ba      	cmp	sl, r7
 800c954:	dae9      	bge.n	800c92a <__kernel_rem_pio2+0x49a>
 800c956:	ab4a      	add	r3, sp, #296	; 0x128
 800c958:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c95c:	e9c3 8900 	strd	r8, r9, [r3]
 800c960:	f10a 0a01 	add.w	sl, sl, #1
 800c964:	3e08      	subs	r6, #8
 800c966:	e6f0      	b.n	800c74a <__kernel_rem_pio2+0x2ba>
 800c968:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800c96a:	2b03      	cmp	r3, #3
 800c96c:	d85b      	bhi.n	800ca26 <__kernel_rem_pio2+0x596>
 800c96e:	e8df f003 	tbb	[pc, r3]
 800c972:	264a      	.short	0x264a
 800c974:	0226      	.short	0x0226
 800c976:	ab9a      	add	r3, sp, #616	; 0x268
 800c978:	441c      	add	r4, r3
 800c97a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800c97e:	46a2      	mov	sl, r4
 800c980:	46ab      	mov	fp, r5
 800c982:	f1bb 0f00 	cmp.w	fp, #0
 800c986:	dc6c      	bgt.n	800ca62 <__kernel_rem_pio2+0x5d2>
 800c988:	46a2      	mov	sl, r4
 800c98a:	46ab      	mov	fp, r5
 800c98c:	f1bb 0f01 	cmp.w	fp, #1
 800c990:	f300 8086 	bgt.w	800caa0 <__kernel_rem_pio2+0x610>
 800c994:	2000      	movs	r0, #0
 800c996:	2100      	movs	r1, #0
 800c998:	2d01      	cmp	r5, #1
 800c99a:	f300 80a0 	bgt.w	800cade <__kernel_rem_pio2+0x64e>
 800c99e:	9b02      	ldr	r3, [sp, #8]
 800c9a0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800c9a4:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	f040 809e 	bne.w	800caea <__kernel_rem_pio2+0x65a>
 800c9ae:	9b01      	ldr	r3, [sp, #4]
 800c9b0:	e9c3 7800 	strd	r7, r8, [r3]
 800c9b4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c9b8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c9bc:	e033      	b.n	800ca26 <__kernel_rem_pio2+0x596>
 800c9be:	3408      	adds	r4, #8
 800c9c0:	ab4a      	add	r3, sp, #296	; 0x128
 800c9c2:	441c      	add	r4, r3
 800c9c4:	462e      	mov	r6, r5
 800c9c6:	2000      	movs	r0, #0
 800c9c8:	2100      	movs	r1, #0
 800c9ca:	2e00      	cmp	r6, #0
 800c9cc:	da3a      	bge.n	800ca44 <__kernel_rem_pio2+0x5b4>
 800c9ce:	9b02      	ldr	r3, [sp, #8]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d03d      	beq.n	800ca50 <__kernel_rem_pio2+0x5c0>
 800c9d4:	4602      	mov	r2, r0
 800c9d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c9da:	9c01      	ldr	r4, [sp, #4]
 800c9dc:	e9c4 2300 	strd	r2, r3, [r4]
 800c9e0:	4602      	mov	r2, r0
 800c9e2:	460b      	mov	r3, r1
 800c9e4:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800c9e8:	f7f3 fc4e 	bl	8000288 <__aeabi_dsub>
 800c9ec:	ae4c      	add	r6, sp, #304	; 0x130
 800c9ee:	2401      	movs	r4, #1
 800c9f0:	42a5      	cmp	r5, r4
 800c9f2:	da30      	bge.n	800ca56 <__kernel_rem_pio2+0x5c6>
 800c9f4:	9b02      	ldr	r3, [sp, #8]
 800c9f6:	b113      	cbz	r3, 800c9fe <__kernel_rem_pio2+0x56e>
 800c9f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c9fc:	4619      	mov	r1, r3
 800c9fe:	9b01      	ldr	r3, [sp, #4]
 800ca00:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ca04:	e00f      	b.n	800ca26 <__kernel_rem_pio2+0x596>
 800ca06:	ab9a      	add	r3, sp, #616	; 0x268
 800ca08:	441c      	add	r4, r3
 800ca0a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800ca0e:	2000      	movs	r0, #0
 800ca10:	2100      	movs	r1, #0
 800ca12:	2d00      	cmp	r5, #0
 800ca14:	da10      	bge.n	800ca38 <__kernel_rem_pio2+0x5a8>
 800ca16:	9b02      	ldr	r3, [sp, #8]
 800ca18:	b113      	cbz	r3, 800ca20 <__kernel_rem_pio2+0x590>
 800ca1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ca1e:	4619      	mov	r1, r3
 800ca20:	9b01      	ldr	r3, [sp, #4]
 800ca22:	e9c3 0100 	strd	r0, r1, [r3]
 800ca26:	9b06      	ldr	r3, [sp, #24]
 800ca28:	f003 0007 	and.w	r0, r3, #7
 800ca2c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800ca30:	ecbd 8b02 	vpop	{d8}
 800ca34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca38:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ca3c:	f7f3 fc26 	bl	800028c <__adddf3>
 800ca40:	3d01      	subs	r5, #1
 800ca42:	e7e6      	b.n	800ca12 <__kernel_rem_pio2+0x582>
 800ca44:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ca48:	f7f3 fc20 	bl	800028c <__adddf3>
 800ca4c:	3e01      	subs	r6, #1
 800ca4e:	e7bc      	b.n	800c9ca <__kernel_rem_pio2+0x53a>
 800ca50:	4602      	mov	r2, r0
 800ca52:	460b      	mov	r3, r1
 800ca54:	e7c1      	b.n	800c9da <__kernel_rem_pio2+0x54a>
 800ca56:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800ca5a:	f7f3 fc17 	bl	800028c <__adddf3>
 800ca5e:	3401      	adds	r4, #1
 800ca60:	e7c6      	b.n	800c9f0 <__kernel_rem_pio2+0x560>
 800ca62:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800ca66:	ed3a 7b02 	vldmdb	sl!, {d7}
 800ca6a:	4640      	mov	r0, r8
 800ca6c:	ec53 2b17 	vmov	r2, r3, d7
 800ca70:	4649      	mov	r1, r9
 800ca72:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ca76:	f7f3 fc09 	bl	800028c <__adddf3>
 800ca7a:	4602      	mov	r2, r0
 800ca7c:	460b      	mov	r3, r1
 800ca7e:	4606      	mov	r6, r0
 800ca80:	460f      	mov	r7, r1
 800ca82:	4640      	mov	r0, r8
 800ca84:	4649      	mov	r1, r9
 800ca86:	f7f3 fbff 	bl	8000288 <__aeabi_dsub>
 800ca8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca8e:	f7f3 fbfd 	bl	800028c <__adddf3>
 800ca92:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ca96:	e9ca 0100 	strd	r0, r1, [sl]
 800ca9a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800ca9e:	e770      	b.n	800c982 <__kernel_rem_pio2+0x4f2>
 800caa0:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800caa4:	ed3a 7b02 	vldmdb	sl!, {d7}
 800caa8:	4630      	mov	r0, r6
 800caaa:	ec53 2b17 	vmov	r2, r3, d7
 800caae:	4639      	mov	r1, r7
 800cab0:	ed8d 7b04 	vstr	d7, [sp, #16]
 800cab4:	f7f3 fbea 	bl	800028c <__adddf3>
 800cab8:	4602      	mov	r2, r0
 800caba:	460b      	mov	r3, r1
 800cabc:	4680      	mov	r8, r0
 800cabe:	4689      	mov	r9, r1
 800cac0:	4630      	mov	r0, r6
 800cac2:	4639      	mov	r1, r7
 800cac4:	f7f3 fbe0 	bl	8000288 <__aeabi_dsub>
 800cac8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cacc:	f7f3 fbde 	bl	800028c <__adddf3>
 800cad0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cad4:	e9ca 0100 	strd	r0, r1, [sl]
 800cad8:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800cadc:	e756      	b.n	800c98c <__kernel_rem_pio2+0x4fc>
 800cade:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800cae2:	f7f3 fbd3 	bl	800028c <__adddf3>
 800cae6:	3d01      	subs	r5, #1
 800cae8:	e756      	b.n	800c998 <__kernel_rem_pio2+0x508>
 800caea:	9b01      	ldr	r3, [sp, #4]
 800caec:	9a01      	ldr	r2, [sp, #4]
 800caee:	601f      	str	r7, [r3, #0]
 800caf0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800caf4:	605c      	str	r4, [r3, #4]
 800caf6:	609d      	str	r5, [r3, #8]
 800caf8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800cafc:	60d3      	str	r3, [r2, #12]
 800cafe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cb02:	6110      	str	r0, [r2, #16]
 800cb04:	6153      	str	r3, [r2, #20]
 800cb06:	e78e      	b.n	800ca26 <__kernel_rem_pio2+0x596>
 800cb08:	41700000 	.word	0x41700000
 800cb0c:	3e700000 	.word	0x3e700000

0800cb10 <__kernel_sin>:
 800cb10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb14:	ec55 4b10 	vmov	r4, r5, d0
 800cb18:	b085      	sub	sp, #20
 800cb1a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cb1e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800cb22:	ed8d 1b00 	vstr	d1, [sp]
 800cb26:	9002      	str	r0, [sp, #8]
 800cb28:	da06      	bge.n	800cb38 <__kernel_sin+0x28>
 800cb2a:	ee10 0a10 	vmov	r0, s0
 800cb2e:	4629      	mov	r1, r5
 800cb30:	f7f4 f812 	bl	8000b58 <__aeabi_d2iz>
 800cb34:	2800      	cmp	r0, #0
 800cb36:	d051      	beq.n	800cbdc <__kernel_sin+0xcc>
 800cb38:	4622      	mov	r2, r4
 800cb3a:	462b      	mov	r3, r5
 800cb3c:	4620      	mov	r0, r4
 800cb3e:	4629      	mov	r1, r5
 800cb40:	f7f3 fd5a 	bl	80005f8 <__aeabi_dmul>
 800cb44:	4682      	mov	sl, r0
 800cb46:	468b      	mov	fp, r1
 800cb48:	4602      	mov	r2, r0
 800cb4a:	460b      	mov	r3, r1
 800cb4c:	4620      	mov	r0, r4
 800cb4e:	4629      	mov	r1, r5
 800cb50:	f7f3 fd52 	bl	80005f8 <__aeabi_dmul>
 800cb54:	a341      	add	r3, pc, #260	; (adr r3, 800cc5c <__kernel_sin+0x14c>)
 800cb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb5a:	4680      	mov	r8, r0
 800cb5c:	4689      	mov	r9, r1
 800cb5e:	4650      	mov	r0, sl
 800cb60:	4659      	mov	r1, fp
 800cb62:	f7f3 fd49 	bl	80005f8 <__aeabi_dmul>
 800cb66:	a33f      	add	r3, pc, #252	; (adr r3, 800cc64 <__kernel_sin+0x154>)
 800cb68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb6c:	f7f3 fb8c 	bl	8000288 <__aeabi_dsub>
 800cb70:	4652      	mov	r2, sl
 800cb72:	465b      	mov	r3, fp
 800cb74:	f7f3 fd40 	bl	80005f8 <__aeabi_dmul>
 800cb78:	a33c      	add	r3, pc, #240	; (adr r3, 800cc6c <__kernel_sin+0x15c>)
 800cb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb7e:	f7f3 fb85 	bl	800028c <__adddf3>
 800cb82:	4652      	mov	r2, sl
 800cb84:	465b      	mov	r3, fp
 800cb86:	f7f3 fd37 	bl	80005f8 <__aeabi_dmul>
 800cb8a:	a33a      	add	r3, pc, #232	; (adr r3, 800cc74 <__kernel_sin+0x164>)
 800cb8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb90:	f7f3 fb7a 	bl	8000288 <__aeabi_dsub>
 800cb94:	4652      	mov	r2, sl
 800cb96:	465b      	mov	r3, fp
 800cb98:	f7f3 fd2e 	bl	80005f8 <__aeabi_dmul>
 800cb9c:	a337      	add	r3, pc, #220	; (adr r3, 800cc7c <__kernel_sin+0x16c>)
 800cb9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba2:	f7f3 fb73 	bl	800028c <__adddf3>
 800cba6:	9b02      	ldr	r3, [sp, #8]
 800cba8:	4606      	mov	r6, r0
 800cbaa:	460f      	mov	r7, r1
 800cbac:	b9db      	cbnz	r3, 800cbe6 <__kernel_sin+0xd6>
 800cbae:	4602      	mov	r2, r0
 800cbb0:	460b      	mov	r3, r1
 800cbb2:	4650      	mov	r0, sl
 800cbb4:	4659      	mov	r1, fp
 800cbb6:	f7f3 fd1f 	bl	80005f8 <__aeabi_dmul>
 800cbba:	a325      	add	r3, pc, #148	; (adr r3, 800cc50 <__kernel_sin+0x140>)
 800cbbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbc0:	f7f3 fb62 	bl	8000288 <__aeabi_dsub>
 800cbc4:	4642      	mov	r2, r8
 800cbc6:	464b      	mov	r3, r9
 800cbc8:	f7f3 fd16 	bl	80005f8 <__aeabi_dmul>
 800cbcc:	4602      	mov	r2, r0
 800cbce:	460b      	mov	r3, r1
 800cbd0:	4620      	mov	r0, r4
 800cbd2:	4629      	mov	r1, r5
 800cbd4:	f7f3 fb5a 	bl	800028c <__adddf3>
 800cbd8:	4604      	mov	r4, r0
 800cbda:	460d      	mov	r5, r1
 800cbdc:	ec45 4b10 	vmov	d0, r4, r5
 800cbe0:	b005      	add	sp, #20
 800cbe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbe6:	2200      	movs	r2, #0
 800cbe8:	4b1b      	ldr	r3, [pc, #108]	; (800cc58 <__kernel_sin+0x148>)
 800cbea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cbee:	f7f3 fd03 	bl	80005f8 <__aeabi_dmul>
 800cbf2:	4632      	mov	r2, r6
 800cbf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cbf8:	463b      	mov	r3, r7
 800cbfa:	4640      	mov	r0, r8
 800cbfc:	4649      	mov	r1, r9
 800cbfe:	f7f3 fcfb 	bl	80005f8 <__aeabi_dmul>
 800cc02:	4602      	mov	r2, r0
 800cc04:	460b      	mov	r3, r1
 800cc06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc0a:	f7f3 fb3d 	bl	8000288 <__aeabi_dsub>
 800cc0e:	4652      	mov	r2, sl
 800cc10:	465b      	mov	r3, fp
 800cc12:	f7f3 fcf1 	bl	80005f8 <__aeabi_dmul>
 800cc16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc1a:	f7f3 fb35 	bl	8000288 <__aeabi_dsub>
 800cc1e:	a30c      	add	r3, pc, #48	; (adr r3, 800cc50 <__kernel_sin+0x140>)
 800cc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc24:	4606      	mov	r6, r0
 800cc26:	460f      	mov	r7, r1
 800cc28:	4640      	mov	r0, r8
 800cc2a:	4649      	mov	r1, r9
 800cc2c:	f7f3 fce4 	bl	80005f8 <__aeabi_dmul>
 800cc30:	4602      	mov	r2, r0
 800cc32:	460b      	mov	r3, r1
 800cc34:	4630      	mov	r0, r6
 800cc36:	4639      	mov	r1, r7
 800cc38:	f7f3 fb28 	bl	800028c <__adddf3>
 800cc3c:	4602      	mov	r2, r0
 800cc3e:	460b      	mov	r3, r1
 800cc40:	4620      	mov	r0, r4
 800cc42:	4629      	mov	r1, r5
 800cc44:	f7f3 fb20 	bl	8000288 <__aeabi_dsub>
 800cc48:	e7c6      	b.n	800cbd8 <__kernel_sin+0xc8>
 800cc4a:	bf00      	nop
 800cc4c:	f3af 8000 	nop.w
 800cc50:	55555549 	.word	0x55555549
 800cc54:	3fc55555 	.word	0x3fc55555
 800cc58:	3fe00000 	.word	0x3fe00000
 800cc5c:	5acfd57c 	.word	0x5acfd57c
 800cc60:	3de5d93a 	.word	0x3de5d93a
 800cc64:	8a2b9ceb 	.word	0x8a2b9ceb
 800cc68:	3e5ae5e6 	.word	0x3e5ae5e6
 800cc6c:	57b1fe7d 	.word	0x57b1fe7d
 800cc70:	3ec71de3 	.word	0x3ec71de3
 800cc74:	19c161d5 	.word	0x19c161d5
 800cc78:	3f2a01a0 	.word	0x3f2a01a0
 800cc7c:	1110f8a6 	.word	0x1110f8a6
 800cc80:	3f811111 	.word	0x3f811111

0800cc84 <fabs>:
 800cc84:	ec51 0b10 	vmov	r0, r1, d0
 800cc88:	ee10 2a10 	vmov	r2, s0
 800cc8c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cc90:	ec43 2b10 	vmov	d0, r2, r3
 800cc94:	4770      	bx	lr
	...

0800cc98 <floor>:
 800cc98:	ec51 0b10 	vmov	r0, r1, d0
 800cc9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cca0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800cca4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800cca8:	2e13      	cmp	r6, #19
 800ccaa:	460c      	mov	r4, r1
 800ccac:	ee10 5a10 	vmov	r5, s0
 800ccb0:	4680      	mov	r8, r0
 800ccb2:	dc34      	bgt.n	800cd1e <floor+0x86>
 800ccb4:	2e00      	cmp	r6, #0
 800ccb6:	da16      	bge.n	800cce6 <floor+0x4e>
 800ccb8:	a335      	add	r3, pc, #212	; (adr r3, 800cd90 <floor+0xf8>)
 800ccba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccbe:	f7f3 fae5 	bl	800028c <__adddf3>
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	f7f3 ff27 	bl	8000b18 <__aeabi_dcmpgt>
 800ccca:	b148      	cbz	r0, 800cce0 <floor+0x48>
 800cccc:	2c00      	cmp	r4, #0
 800ccce:	da59      	bge.n	800cd84 <floor+0xec>
 800ccd0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800ccd4:	4a30      	ldr	r2, [pc, #192]	; (800cd98 <floor+0x100>)
 800ccd6:	432b      	orrs	r3, r5
 800ccd8:	2500      	movs	r5, #0
 800ccda:	42ab      	cmp	r3, r5
 800ccdc:	bf18      	it	ne
 800ccde:	4614      	movne	r4, r2
 800cce0:	4621      	mov	r1, r4
 800cce2:	4628      	mov	r0, r5
 800cce4:	e025      	b.n	800cd32 <floor+0x9a>
 800cce6:	4f2d      	ldr	r7, [pc, #180]	; (800cd9c <floor+0x104>)
 800cce8:	4137      	asrs	r7, r6
 800ccea:	ea01 0307 	and.w	r3, r1, r7
 800ccee:	4303      	orrs	r3, r0
 800ccf0:	d01f      	beq.n	800cd32 <floor+0x9a>
 800ccf2:	a327      	add	r3, pc, #156	; (adr r3, 800cd90 <floor+0xf8>)
 800ccf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccf8:	f7f3 fac8 	bl	800028c <__adddf3>
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	2300      	movs	r3, #0
 800cd00:	f7f3 ff0a 	bl	8000b18 <__aeabi_dcmpgt>
 800cd04:	2800      	cmp	r0, #0
 800cd06:	d0eb      	beq.n	800cce0 <floor+0x48>
 800cd08:	2c00      	cmp	r4, #0
 800cd0a:	bfbe      	ittt	lt
 800cd0c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800cd10:	fa43 f606 	asrlt.w	r6, r3, r6
 800cd14:	19a4      	addlt	r4, r4, r6
 800cd16:	ea24 0407 	bic.w	r4, r4, r7
 800cd1a:	2500      	movs	r5, #0
 800cd1c:	e7e0      	b.n	800cce0 <floor+0x48>
 800cd1e:	2e33      	cmp	r6, #51	; 0x33
 800cd20:	dd0b      	ble.n	800cd3a <floor+0xa2>
 800cd22:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cd26:	d104      	bne.n	800cd32 <floor+0x9a>
 800cd28:	ee10 2a10 	vmov	r2, s0
 800cd2c:	460b      	mov	r3, r1
 800cd2e:	f7f3 faad 	bl	800028c <__adddf3>
 800cd32:	ec41 0b10 	vmov	d0, r0, r1
 800cd36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd3a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800cd3e:	f04f 33ff 	mov.w	r3, #4294967295
 800cd42:	fa23 f707 	lsr.w	r7, r3, r7
 800cd46:	4207      	tst	r7, r0
 800cd48:	d0f3      	beq.n	800cd32 <floor+0x9a>
 800cd4a:	a311      	add	r3, pc, #68	; (adr r3, 800cd90 <floor+0xf8>)
 800cd4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd50:	f7f3 fa9c 	bl	800028c <__adddf3>
 800cd54:	2200      	movs	r2, #0
 800cd56:	2300      	movs	r3, #0
 800cd58:	f7f3 fede 	bl	8000b18 <__aeabi_dcmpgt>
 800cd5c:	2800      	cmp	r0, #0
 800cd5e:	d0bf      	beq.n	800cce0 <floor+0x48>
 800cd60:	2c00      	cmp	r4, #0
 800cd62:	da02      	bge.n	800cd6a <floor+0xd2>
 800cd64:	2e14      	cmp	r6, #20
 800cd66:	d103      	bne.n	800cd70 <floor+0xd8>
 800cd68:	3401      	adds	r4, #1
 800cd6a:	ea25 0507 	bic.w	r5, r5, r7
 800cd6e:	e7b7      	b.n	800cce0 <floor+0x48>
 800cd70:	2301      	movs	r3, #1
 800cd72:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800cd76:	fa03 f606 	lsl.w	r6, r3, r6
 800cd7a:	4435      	add	r5, r6
 800cd7c:	4545      	cmp	r5, r8
 800cd7e:	bf38      	it	cc
 800cd80:	18e4      	addcc	r4, r4, r3
 800cd82:	e7f2      	b.n	800cd6a <floor+0xd2>
 800cd84:	2500      	movs	r5, #0
 800cd86:	462c      	mov	r4, r5
 800cd88:	e7aa      	b.n	800cce0 <floor+0x48>
 800cd8a:	bf00      	nop
 800cd8c:	f3af 8000 	nop.w
 800cd90:	8800759c 	.word	0x8800759c
 800cd94:	7e37e43c 	.word	0x7e37e43c
 800cd98:	bff00000 	.word	0xbff00000
 800cd9c:	000fffff 	.word	0x000fffff

0800cda0 <matherr>:
 800cda0:	2000      	movs	r0, #0
 800cda2:	4770      	bx	lr
 800cda4:	0000      	movs	r0, r0
	...

0800cda8 <scalbn>:
 800cda8:	b570      	push	{r4, r5, r6, lr}
 800cdaa:	ec55 4b10 	vmov	r4, r5, d0
 800cdae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800cdb2:	4606      	mov	r6, r0
 800cdb4:	462b      	mov	r3, r5
 800cdb6:	b9aa      	cbnz	r2, 800cde4 <scalbn+0x3c>
 800cdb8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cdbc:	4323      	orrs	r3, r4
 800cdbe:	d03b      	beq.n	800ce38 <scalbn+0x90>
 800cdc0:	4b31      	ldr	r3, [pc, #196]	; (800ce88 <scalbn+0xe0>)
 800cdc2:	4629      	mov	r1, r5
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	ee10 0a10 	vmov	r0, s0
 800cdca:	f7f3 fc15 	bl	80005f8 <__aeabi_dmul>
 800cdce:	4b2f      	ldr	r3, [pc, #188]	; (800ce8c <scalbn+0xe4>)
 800cdd0:	429e      	cmp	r6, r3
 800cdd2:	4604      	mov	r4, r0
 800cdd4:	460d      	mov	r5, r1
 800cdd6:	da12      	bge.n	800cdfe <scalbn+0x56>
 800cdd8:	a327      	add	r3, pc, #156	; (adr r3, 800ce78 <scalbn+0xd0>)
 800cdda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdde:	f7f3 fc0b 	bl	80005f8 <__aeabi_dmul>
 800cde2:	e009      	b.n	800cdf8 <scalbn+0x50>
 800cde4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800cde8:	428a      	cmp	r2, r1
 800cdea:	d10c      	bne.n	800ce06 <scalbn+0x5e>
 800cdec:	ee10 2a10 	vmov	r2, s0
 800cdf0:	4620      	mov	r0, r4
 800cdf2:	4629      	mov	r1, r5
 800cdf4:	f7f3 fa4a 	bl	800028c <__adddf3>
 800cdf8:	4604      	mov	r4, r0
 800cdfa:	460d      	mov	r5, r1
 800cdfc:	e01c      	b.n	800ce38 <scalbn+0x90>
 800cdfe:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ce02:	460b      	mov	r3, r1
 800ce04:	3a36      	subs	r2, #54	; 0x36
 800ce06:	4432      	add	r2, r6
 800ce08:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ce0c:	428a      	cmp	r2, r1
 800ce0e:	dd0b      	ble.n	800ce28 <scalbn+0x80>
 800ce10:	ec45 4b11 	vmov	d1, r4, r5
 800ce14:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800ce80 <scalbn+0xd8>
 800ce18:	f000 f83c 	bl	800ce94 <copysign>
 800ce1c:	a318      	add	r3, pc, #96	; (adr r3, 800ce80 <scalbn+0xd8>)
 800ce1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce22:	ec51 0b10 	vmov	r0, r1, d0
 800ce26:	e7da      	b.n	800cdde <scalbn+0x36>
 800ce28:	2a00      	cmp	r2, #0
 800ce2a:	dd08      	ble.n	800ce3e <scalbn+0x96>
 800ce2c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ce30:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ce34:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ce38:	ec45 4b10 	vmov	d0, r4, r5
 800ce3c:	bd70      	pop	{r4, r5, r6, pc}
 800ce3e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ce42:	da0d      	bge.n	800ce60 <scalbn+0xb8>
 800ce44:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ce48:	429e      	cmp	r6, r3
 800ce4a:	ec45 4b11 	vmov	d1, r4, r5
 800ce4e:	dce1      	bgt.n	800ce14 <scalbn+0x6c>
 800ce50:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800ce78 <scalbn+0xd0>
 800ce54:	f000 f81e 	bl	800ce94 <copysign>
 800ce58:	a307      	add	r3, pc, #28	; (adr r3, 800ce78 <scalbn+0xd0>)
 800ce5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce5e:	e7e0      	b.n	800ce22 <scalbn+0x7a>
 800ce60:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ce64:	3236      	adds	r2, #54	; 0x36
 800ce66:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ce6a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ce6e:	4620      	mov	r0, r4
 800ce70:	4629      	mov	r1, r5
 800ce72:	2200      	movs	r2, #0
 800ce74:	4b06      	ldr	r3, [pc, #24]	; (800ce90 <scalbn+0xe8>)
 800ce76:	e7b2      	b.n	800cdde <scalbn+0x36>
 800ce78:	c2f8f359 	.word	0xc2f8f359
 800ce7c:	01a56e1f 	.word	0x01a56e1f
 800ce80:	8800759c 	.word	0x8800759c
 800ce84:	7e37e43c 	.word	0x7e37e43c
 800ce88:	43500000 	.word	0x43500000
 800ce8c:	ffff3cb0 	.word	0xffff3cb0
 800ce90:	3c900000 	.word	0x3c900000

0800ce94 <copysign>:
 800ce94:	ec51 0b10 	vmov	r0, r1, d0
 800ce98:	ee11 0a90 	vmov	r0, s3
 800ce9c:	ee10 2a10 	vmov	r2, s0
 800cea0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800cea4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800cea8:	ea41 0300 	orr.w	r3, r1, r0
 800ceac:	ec43 2b10 	vmov	d0, r2, r3
 800ceb0:	4770      	bx	lr
	...

0800ceb4 <_init>:
 800ceb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceb6:	bf00      	nop
 800ceb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ceba:	bc08      	pop	{r3}
 800cebc:	469e      	mov	lr, r3
 800cebe:	4770      	bx	lr

0800cec0 <_fini>:
 800cec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cec2:	bf00      	nop
 800cec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cec6:	bc08      	pop	{r3}
 800cec8:	469e      	mov	lr, r3
 800ceca:	4770      	bx	lr
