# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Heun/Desktop/cose222/RV32I_Class_Project/RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data_inst.v
