/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_ADC_SAR */
.set ADC_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_Bypass */
.set ADC_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_Bypass__0__MASK, 0x10
.set ADC_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_Bypass__0__PORT, 0
.set ADC_Bypass__0__SHIFT, 4
.set ADC_Bypass__AG, CYREG_PRT0_AG
.set ADC_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_Bypass__DR, CYREG_PRT0_DR
.set ADC_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_Bypass__MASK, 0x10
.set ADC_Bypass__PORT, 0
.set ADC_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_Bypass__PS, CYREG_PRT0_PS
.set ADC_Bypass__SHIFT, 4
.set ADC_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x40
.set ADC_IRQ__INTC_NUMBER, 6
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_theACLK */
.set ADC_theACLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* Miscellaneous */
.set ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set ADC_TS_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set ADC_TS_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ADC_TS_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set ADC_TS_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set ADC_TS_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set ADC_TS_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set ADC_TS_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ADC_TS_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ADC_TS_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set ADC_TS_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ADC_TS_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set ADC_TS_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set ADC_TS_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ADC_TS_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ADC_TS_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ADC_TS_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set ADC_TS_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set ADC_TS_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set ADC_TS_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_TS_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_TS_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_TS_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_TS_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set ADC_TS_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set ADC_TS_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set ADC_TS_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set ADC_TS_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set ADC_TS_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set ADC_TS_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set ADC_TS_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set ADC_TS_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set ADC_TS_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set ADC_TS_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set ADC_TS_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set ADC_TS_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B1_UDB09_CTL
.set ADC_TS_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set ADC_TS_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_TS_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set ADC_TS_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set ADC_TS_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set ADC_TS_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_TS_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_TS_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set ADC_TS_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set ADC_TS_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_TS_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB10_MSK
.set ADC_TS_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set ADC_TS_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB10_ST
.set ADC_TS_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_TS_FinalBuf__DRQ_NUMBER, 0
.set ADC_TS_FinalBuf__NUMBEROF_TDS, 0
.set ADC_TS_FinalBuf__PRIORITY, 2
.set ADC_TS_FinalBuf__TERMIN_EN, 0
.set ADC_TS_FinalBuf__TERMIN_SEL, 0
.set ADC_TS_FinalBuf__TERMOUT0_EN, 1
.set ADC_TS_FinalBuf__TERMOUT0_SEL, 0
.set ADC_TS_FinalBuf__TERMOUT1_EN, 0
.set ADC_TS_FinalBuf__TERMOUT1_SEL, 0
.set ADC_TS_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_TS_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_TS_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_TS_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_TS_IntClock__INDEX, 0x01
.set ADC_TS_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_TS_IntClock__PM_ACT_MSK, 0x02
.set ADC_TS_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_TS_IntClock__PM_STBY_MSK, 0x02
.set ADC_TS_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_TS_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_TS_IRQ__INTC_MASK, 0x80
.set ADC_TS_IRQ__INTC_NUMBER, 7
.set ADC_TS_IRQ__INTC_PRIOR_NUM, 7
.set ADC_TS_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set ADC_TS_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_TS_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_TS_SAR_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_TS_SAR_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_TS_SAR_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_TS_SAR_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_TS_SAR_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_TS_SAR_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_TS_SAR_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_TS_SAR_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_TS_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_TS_SAR_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_TS_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_TS_SAR_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_TS_SAR_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_TS_SAR_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_TS_SAR_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_TS_SAR_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_TS_SAR_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_TS_SAR_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_TS_SAR_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_TS_SAR_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_TS_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_TS_TempBuf__DRQ_NUMBER, 1
.set ADC_TS_TempBuf__NUMBEROF_TDS, 0
.set ADC_TS_TempBuf__PRIORITY, 2
.set ADC_TS_TempBuf__TERMIN_EN, 0
.set ADC_TS_TempBuf__TERMIN_SEL, 0
.set ADC_TS_TempBuf__TERMOUT0_EN, 1
.set ADC_TS_TempBuf__TERMOUT0_SEL, 1
.set ADC_TS_TempBuf__TERMOUT1_EN, 0
.set ADC_TS_TempBuf__TERMOUT1_SEL, 0
.set COUNT_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set COUNT_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set COUNT_ISR__INTC_MASK, 0x01
.set COUNT_ISR__INTC_NUMBER, 0
.set COUNT_ISR__INTC_PRIOR_NUM, 1
.set COUNT_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set COUNT_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set COUNT_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set PM1_BRAKEn__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set PM1_BRAKEn__0__MASK, 0x01
.set PM1_BRAKEn__0__PC, CYREG_PRT12_PC0
.set PM1_BRAKEn__0__PORT, 12
.set PM1_BRAKEn__0__SHIFT, 0
.set PM1_BRAKEn__AG, CYREG_PRT12_AG
.set PM1_BRAKEn__BIE, CYREG_PRT12_BIE
.set PM1_BRAKEn__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PM1_BRAKEn__BYP, CYREG_PRT12_BYP
.set PM1_BRAKEn__DM0, CYREG_PRT12_DM0
.set PM1_BRAKEn__DM1, CYREG_PRT12_DM1
.set PM1_BRAKEn__DM2, CYREG_PRT12_DM2
.set PM1_BRAKEn__DR, CYREG_PRT12_DR
.set PM1_BRAKEn__INP_DIS, CYREG_PRT12_INP_DIS
.set PM1_BRAKEn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PM1_BRAKEn__MASK, 0x01
.set PM1_BRAKEn__PORT, 12
.set PM1_BRAKEn__PRT, CYREG_PRT12_PRT
.set PM1_BRAKEn__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PM1_BRAKEn__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PM1_BRAKEn__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PM1_BRAKEn__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PM1_BRAKEn__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PM1_BRAKEn__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PM1_BRAKEn__PS, CYREG_PRT12_PS
.set PM1_BRAKEn__SHIFT, 0
.set PM1_BRAKEn__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PM1_BRAKEn__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PM1_BRAKEn__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PM1_BRAKEn__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PM1_BRAKEn__SLW, CYREG_PRT12_SLW
.set PM1_DIR__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set PM1_DIR__0__MASK, 0x02
.set PM1_DIR__0__PC, CYREG_PRT12_PC1
.set PM1_DIR__0__PORT, 12
.set PM1_DIR__0__SHIFT, 1
.set PM1_DIR__AG, CYREG_PRT12_AG
.set PM1_DIR__BIE, CYREG_PRT12_BIE
.set PM1_DIR__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PM1_DIR__BYP, CYREG_PRT12_BYP
.set PM1_DIR__DM0, CYREG_PRT12_DM0
.set PM1_DIR__DM1, CYREG_PRT12_DM1
.set PM1_DIR__DM2, CYREG_PRT12_DM2
.set PM1_DIR__DR, CYREG_PRT12_DR
.set PM1_DIR__INP_DIS, CYREG_PRT12_INP_DIS
.set PM1_DIR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PM1_DIR__MASK, 0x02
.set PM1_DIR__PORT, 12
.set PM1_DIR__PRT, CYREG_PRT12_PRT
.set PM1_DIR__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PM1_DIR__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PM1_DIR__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PM1_DIR__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PM1_DIR__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PM1_DIR__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PM1_DIR__PS, CYREG_PRT12_PS
.set PM1_DIR__SHIFT, 1
.set PM1_DIR__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PM1_DIR__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PM1_DIR__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PM1_DIR__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PM1_DIR__SLW, CYREG_PRT12_SLW
.set PM1_DirCounter_bQuadDec_Stsreg__0__MASK, 0x01
.set PM1_DirCounter_bQuadDec_Stsreg__0__POS, 0
.set PM1_DirCounter_bQuadDec_Stsreg__1__MASK, 0x02
.set PM1_DirCounter_bQuadDec_Stsreg__1__POS, 1
.set PM1_DirCounter_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PM1_DirCounter_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set PM1_DirCounter_bQuadDec_Stsreg__2__MASK, 0x04
.set PM1_DirCounter_bQuadDec_Stsreg__2__POS, 2
.set PM1_DirCounter_bQuadDec_Stsreg__3__MASK, 0x08
.set PM1_DirCounter_bQuadDec_Stsreg__3__POS, 3
.set PM1_DirCounter_bQuadDec_Stsreg__MASK, 0x0F
.set PM1_DirCounter_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set PM1_DirCounter_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PM1_DirCounter_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set PM1_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB00_ST
.set PM1_DirCounter_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set PM1_DirCounter_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set PM1_DirCounter_isr__INTC_MASK, 0x100
.set PM1_DirCounter_isr__INTC_NUMBER, 8
.set PM1_DirCounter_isr__INTC_PRIOR_NUM, 7
.set PM1_DirCounter_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set PM1_DirCounter_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set PM1_DirCounter_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set PM1_ENABLE__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set PM1_ENABLE__0__MASK, 0x04
.set PM1_ENABLE__0__PC, CYREG_PRT12_PC2
.set PM1_ENABLE__0__PORT, 12
.set PM1_ENABLE__0__SHIFT, 2
.set PM1_ENABLE__AG, CYREG_PRT12_AG
.set PM1_ENABLE__BIE, CYREG_PRT12_BIE
.set PM1_ENABLE__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PM1_ENABLE__BYP, CYREG_PRT12_BYP
.set PM1_ENABLE__DM0, CYREG_PRT12_DM0
.set PM1_ENABLE__DM1, CYREG_PRT12_DM1
.set PM1_ENABLE__DM2, CYREG_PRT12_DM2
.set PM1_ENABLE__DR, CYREG_PRT12_DR
.set PM1_ENABLE__INP_DIS, CYREG_PRT12_INP_DIS
.set PM1_ENABLE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PM1_ENABLE__MASK, 0x04
.set PM1_ENABLE__PORT, 12
.set PM1_ENABLE__PRT, CYREG_PRT12_PRT
.set PM1_ENABLE__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PM1_ENABLE__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PM1_ENABLE__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PM1_ENABLE__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PM1_ENABLE__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PM1_ENABLE__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PM1_ENABLE__PS, CYREG_PRT12_PS
.set PM1_ENABLE__SHIFT, 2
.set PM1_ENABLE__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PM1_ENABLE__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PM1_ENABLE__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PM1_ENABLE__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PM1_ENABLE__SLW, CYREG_PRT12_SLW
.set PM1_HA_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set PM1_HA_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set PM1_HA_ISR__INTC_MASK, 0x02
.set PM1_HA_ISR__INTC_NUMBER, 1
.set PM1_HA_ISR__INTC_PRIOR_NUM, 0
.set PM1_HA_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set PM1_HA_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set PM1_HA_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__0__POS, 0
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__1__POS, 1
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__2__POS, 2
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__3__POS, 3
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PM1_HA_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__COUNT_REG, CYREG_B0_UDB04_CTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set PM1_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PM1_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set PM1_HA_TIMER_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B1_UDB07_F1
.set PM1_SPD_VDAC8_viDAC8__CR0, CYREG_DAC3_CR0
.set PM1_SPD_VDAC8_viDAC8__CR1, CYREG_DAC3_CR1
.set PM1_SPD_VDAC8_viDAC8__D, CYREG_DAC3_D
.set PM1_SPD_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set PM1_SPD_VDAC8_viDAC8__PM_ACT_MSK, 0x08
.set PM1_SPD_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set PM1_SPD_VDAC8_viDAC8__PM_STBY_MSK, 0x08
.set PM1_SPD_VDAC8_viDAC8__STROBE, CYREG_DAC3_STROBE
.set PM1_SPD_VDAC8_viDAC8__SW0, CYREG_DAC3_SW0
.set PM1_SPD_VDAC8_viDAC8__SW2, CYREG_DAC3_SW2
.set PM1_SPD_VDAC8_viDAC8__SW3, CYREG_DAC3_SW3
.set PM1_SPD_VDAC8_viDAC8__SW4, CYREG_DAC3_SW4
.set PM1_SPD_VDAC8_viDAC8__TR, CYREG_DAC3_TR
.set PM1_SPD_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set PM1_SPD_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set PM1_SPD_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set PM1_SPD_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set PM1_SPD_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set PM1_SPD_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set PM1_SPD_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set PM1_SPD_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set PM1_SPD_VDAC8_viDAC8__TST, CYREG_DAC3_TST
.set PM1_SPEED__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set PM1_SPEED__0__MASK, 0x20
.set PM1_SPEED__0__PC, CYREG_PRT3_PC5
.set PM1_SPEED__0__PORT, 3
.set PM1_SPEED__0__SHIFT, 5
.set PM1_SPEED__AG, CYREG_PRT3_AG
.set PM1_SPEED__AMUX, CYREG_PRT3_AMUX
.set PM1_SPEED__BIE, CYREG_PRT3_BIE
.set PM1_SPEED__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PM1_SPEED__BYP, CYREG_PRT3_BYP
.set PM1_SPEED__CTL, CYREG_PRT3_CTL
.set PM1_SPEED__DM0, CYREG_PRT3_DM0
.set PM1_SPEED__DM1, CYREG_PRT3_DM1
.set PM1_SPEED__DM2, CYREG_PRT3_DM2
.set PM1_SPEED__DR, CYREG_PRT3_DR
.set PM1_SPEED__INP_DIS, CYREG_PRT3_INP_DIS
.set PM1_SPEED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PM1_SPEED__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PM1_SPEED__LCD_EN, CYREG_PRT3_LCD_EN
.set PM1_SPEED__MASK, 0x20
.set PM1_SPEED__PORT, 3
.set PM1_SPEED__PRT, CYREG_PRT3_PRT
.set PM1_SPEED__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PM1_SPEED__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PM1_SPEED__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PM1_SPEED__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PM1_SPEED__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PM1_SPEED__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PM1_SPEED__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PM1_SPEED__PS, CYREG_PRT3_PS
.set PM1_SPEED__SHIFT, 5
.set PM1_SPEED__SLW, CYREG_PRT3_SLW
.set PM1_input__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set PM1_input__0__MASK, 0x10
.set PM1_input__0__PC, CYREG_PRT2_PC4
.set PM1_input__0__PORT, 2
.set PM1_input__0__SHIFT, 4
.set PM1_input__1__INTTYPE, CYREG_PICU2_INTTYPE5
.set PM1_input__1__MASK, 0x20
.set PM1_input__1__PC, CYREG_PRT2_PC5
.set PM1_input__1__PORT, 2
.set PM1_input__1__SHIFT, 5
.set PM1_input__AG, CYREG_PRT2_AG
.set PM1_input__AMUX, CYREG_PRT2_AMUX
.set PM1_input__BIE, CYREG_PRT2_BIE
.set PM1_input__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PM1_input__BYP, CYREG_PRT2_BYP
.set PM1_input__CTL, CYREG_PRT2_CTL
.set PM1_input__DM0, CYREG_PRT2_DM0
.set PM1_input__DM1, CYREG_PRT2_DM1
.set PM1_input__DM2, CYREG_PRT2_DM2
.set PM1_input__DR, CYREG_PRT2_DR
.set PM1_input__INP_DIS, CYREG_PRT2_INP_DIS
.set PM1_input__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PM1_input__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PM1_input__LCD_EN, CYREG_PRT2_LCD_EN
.set PM1_input__MASK, 0x30
.set PM1_input__PM1_HA__INTTYPE, CYREG_PICU2_INTTYPE4
.set PM1_input__PM1_HA__MASK, 0x10
.set PM1_input__PM1_HA__PC, CYREG_PRT2_PC4
.set PM1_input__PM1_HA__PORT, 2
.set PM1_input__PM1_HA__SHIFT, 4
.set PM1_input__PM1_HB__INTTYPE, CYREG_PICU2_INTTYPE5
.set PM1_input__PM1_HB__MASK, 0x20
.set PM1_input__PM1_HB__PC, CYREG_PRT2_PC5
.set PM1_input__PM1_HB__PORT, 2
.set PM1_input__PM1_HB__SHIFT, 5
.set PM1_input__PORT, 2
.set PM1_input__PRT, CYREG_PRT2_PRT
.set PM1_input__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PM1_input__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PM1_input__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PM1_input__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PM1_input__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PM1_input__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PM1_input__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PM1_input__PS, CYREG_PRT2_PS
.set PM1_input__SHIFT, 4
.set PM1_input__SLW, CYREG_PRT2_SLW
.set PM2_BRAKEn__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set PM2_BRAKEn__0__MASK, 0x20
.set PM2_BRAKEn__0__PC, CYREG_PRT1_PC5
.set PM2_BRAKEn__0__PORT, 1
.set PM2_BRAKEn__0__SHIFT, 5
.set PM2_BRAKEn__AG, CYREG_PRT1_AG
.set PM2_BRAKEn__AMUX, CYREG_PRT1_AMUX
.set PM2_BRAKEn__BIE, CYREG_PRT1_BIE
.set PM2_BRAKEn__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PM2_BRAKEn__BYP, CYREG_PRT1_BYP
.set PM2_BRAKEn__CTL, CYREG_PRT1_CTL
.set PM2_BRAKEn__DM0, CYREG_PRT1_DM0
.set PM2_BRAKEn__DM1, CYREG_PRT1_DM1
.set PM2_BRAKEn__DM2, CYREG_PRT1_DM2
.set PM2_BRAKEn__DR, CYREG_PRT1_DR
.set PM2_BRAKEn__INP_DIS, CYREG_PRT1_INP_DIS
.set PM2_BRAKEn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PM2_BRAKEn__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PM2_BRAKEn__LCD_EN, CYREG_PRT1_LCD_EN
.set PM2_BRAKEn__MASK, 0x20
.set PM2_BRAKEn__PORT, 1
.set PM2_BRAKEn__PRT, CYREG_PRT1_PRT
.set PM2_BRAKEn__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PM2_BRAKEn__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PM2_BRAKEn__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PM2_BRAKEn__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PM2_BRAKEn__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PM2_BRAKEn__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PM2_BRAKEn__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PM2_BRAKEn__PS, CYREG_PRT1_PS
.set PM2_BRAKEn__SHIFT, 5
.set PM2_BRAKEn__SLW, CYREG_PRT1_SLW
.set PM2_DIR__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set PM2_DIR__0__MASK, 0x40
.set PM2_DIR__0__PC, CYREG_PRT1_PC6
.set PM2_DIR__0__PORT, 1
.set PM2_DIR__0__SHIFT, 6
.set PM2_DIR__AG, CYREG_PRT1_AG
.set PM2_DIR__AMUX, CYREG_PRT1_AMUX
.set PM2_DIR__BIE, CYREG_PRT1_BIE
.set PM2_DIR__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PM2_DIR__BYP, CYREG_PRT1_BYP
.set PM2_DIR__CTL, CYREG_PRT1_CTL
.set PM2_DIR__DM0, CYREG_PRT1_DM0
.set PM2_DIR__DM1, CYREG_PRT1_DM1
.set PM2_DIR__DM2, CYREG_PRT1_DM2
.set PM2_DIR__DR, CYREG_PRT1_DR
.set PM2_DIR__INP_DIS, CYREG_PRT1_INP_DIS
.set PM2_DIR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PM2_DIR__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PM2_DIR__LCD_EN, CYREG_PRT1_LCD_EN
.set PM2_DIR__MASK, 0x40
.set PM2_DIR__PORT, 1
.set PM2_DIR__PRT, CYREG_PRT1_PRT
.set PM2_DIR__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PM2_DIR__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PM2_DIR__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PM2_DIR__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PM2_DIR__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PM2_DIR__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PM2_DIR__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PM2_DIR__PS, CYREG_PRT1_PS
.set PM2_DIR__SHIFT, 6
.set PM2_DIR__SLW, CYREG_PRT1_SLW
.set PM2_DirCounter_bQuadDec_Stsreg__0__MASK, 0x01
.set PM2_DirCounter_bQuadDec_Stsreg__0__POS, 0
.set PM2_DirCounter_bQuadDec_Stsreg__1__MASK, 0x02
.set PM2_DirCounter_bQuadDec_Stsreg__1__POS, 1
.set PM2_DirCounter_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PM2_DirCounter_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set PM2_DirCounter_bQuadDec_Stsreg__2__MASK, 0x04
.set PM2_DirCounter_bQuadDec_Stsreg__2__POS, 2
.set PM2_DirCounter_bQuadDec_Stsreg__3__MASK, 0x08
.set PM2_DirCounter_bQuadDec_Stsreg__3__POS, 3
.set PM2_DirCounter_bQuadDec_Stsreg__MASK, 0x0F
.set PM2_DirCounter_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set PM2_DirCounter_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PM2_DirCounter_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PM2_DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PM2_DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set PM2_DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set PM2_DirCounter_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set PM2_DirCounter_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set PM2_DirCounter_isr__INTC_MASK, 0x200
.set PM2_DirCounter_isr__INTC_NUMBER, 9
.set PM2_DirCounter_isr__INTC_PRIOR_NUM, 7
.set PM2_DirCounter_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set PM2_DirCounter_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set PM2_DirCounter_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set PM2_ENABLE__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set PM2_ENABLE__0__MASK, 0x80
.set PM2_ENABLE__0__PC, CYREG_PRT1_PC7
.set PM2_ENABLE__0__PORT, 1
.set PM2_ENABLE__0__SHIFT, 7
.set PM2_ENABLE__AG, CYREG_PRT1_AG
.set PM2_ENABLE__AMUX, CYREG_PRT1_AMUX
.set PM2_ENABLE__BIE, CYREG_PRT1_BIE
.set PM2_ENABLE__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PM2_ENABLE__BYP, CYREG_PRT1_BYP
.set PM2_ENABLE__CTL, CYREG_PRT1_CTL
.set PM2_ENABLE__DM0, CYREG_PRT1_DM0
.set PM2_ENABLE__DM1, CYREG_PRT1_DM1
.set PM2_ENABLE__DM2, CYREG_PRT1_DM2
.set PM2_ENABLE__DR, CYREG_PRT1_DR
.set PM2_ENABLE__INP_DIS, CYREG_PRT1_INP_DIS
.set PM2_ENABLE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PM2_ENABLE__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PM2_ENABLE__LCD_EN, CYREG_PRT1_LCD_EN
.set PM2_ENABLE__MASK, 0x80
.set PM2_ENABLE__PORT, 1
.set PM2_ENABLE__PRT, CYREG_PRT1_PRT
.set PM2_ENABLE__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PM2_ENABLE__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PM2_ENABLE__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PM2_ENABLE__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PM2_ENABLE__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PM2_ENABLE__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PM2_ENABLE__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PM2_ENABLE__PS, CYREG_PRT1_PS
.set PM2_ENABLE__SHIFT, 7
.set PM2_ENABLE__SLW, CYREG_PRT1_SLW
.set PM2_HA_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set PM2_HA_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set PM2_HA_ISR__INTC_MASK, 0x04
.set PM2_HA_ISR__INTC_NUMBER, 2
.set PM2_HA_ISR__INTC_PRIOR_NUM, 7
.set PM2_HA_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set PM2_HA_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set PM2_HA_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__0__POS, 0
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__1__POS, 1
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__2__POS, 2
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__3__POS, 3
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set PM2_HA_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__CONTROL_REG, CYREG_B0_UDB11_CTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__COUNT_REG, CYREG_B0_UDB11_CTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter__PERIOD_REG, CYREG_B0_UDB11_MSK
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__MASK_REG, CYREG_B0_UDB11_MSK
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set PM2_HA_TIMER_TimerUDB_sCapCount_counter_ST__STATUS_REG, CYREG_B0_UDB11_ST
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PM2_HA_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B0_UDB06_A0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B0_UDB06_A1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B0_UDB06_D0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B0_UDB06_D1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B0_UDB06_F0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B0_UDB06_F1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B0_UDB07_A0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B0_UDB07_A1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B0_UDB07_D0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B0_UDB07_D1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B0_UDB07_F0
.set PM2_HA_TIMER_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B0_UDB07_F1
.set PM2_SPD_VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set PM2_SPD_VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set PM2_SPD_VDAC8_viDAC8__D, CYREG_DAC2_D
.set PM2_SPD_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set PM2_SPD_VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set PM2_SPD_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set PM2_SPD_VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set PM2_SPD_VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set PM2_SPD_VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set PM2_SPD_VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set PM2_SPD_VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set PM2_SPD_VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set PM2_SPD_VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set PM2_SPD_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set PM2_SPD_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set PM2_SPD_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set PM2_SPD_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set PM2_SPD_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set PM2_SPD_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set PM2_SPD_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set PM2_SPD_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set PM2_SPD_VDAC8_viDAC8__TST, CYREG_DAC2_TST
.set PM2_SPEED__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set PM2_SPEED__0__MASK, 0x10
.set PM2_SPEED__0__PC, CYREG_PRT3_PC4
.set PM2_SPEED__0__PORT, 3
.set PM2_SPEED__0__SHIFT, 4
.set PM2_SPEED__AG, CYREG_PRT3_AG
.set PM2_SPEED__AMUX, CYREG_PRT3_AMUX
.set PM2_SPEED__BIE, CYREG_PRT3_BIE
.set PM2_SPEED__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PM2_SPEED__BYP, CYREG_PRT3_BYP
.set PM2_SPEED__CTL, CYREG_PRT3_CTL
.set PM2_SPEED__DM0, CYREG_PRT3_DM0
.set PM2_SPEED__DM1, CYREG_PRT3_DM1
.set PM2_SPEED__DM2, CYREG_PRT3_DM2
.set PM2_SPEED__DR, CYREG_PRT3_DR
.set PM2_SPEED__INP_DIS, CYREG_PRT3_INP_DIS
.set PM2_SPEED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PM2_SPEED__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PM2_SPEED__LCD_EN, CYREG_PRT3_LCD_EN
.set PM2_SPEED__MASK, 0x10
.set PM2_SPEED__PORT, 3
.set PM2_SPEED__PRT, CYREG_PRT3_PRT
.set PM2_SPEED__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PM2_SPEED__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PM2_SPEED__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PM2_SPEED__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PM2_SPEED__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PM2_SPEED__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PM2_SPEED__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PM2_SPEED__PS, CYREG_PRT3_PS
.set PM2_SPEED__SHIFT, 4
.set PM2_SPEED__SLW, CYREG_PRT3_SLW
.set PM2_input__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set PM2_input__0__MASK, 0x40
.set PM2_input__0__PC, CYREG_PRT2_PC6
.set PM2_input__0__PORT, 2
.set PM2_input__0__SHIFT, 6
.set PM2_input__1__INTTYPE, CYREG_PICU2_INTTYPE7
.set PM2_input__1__MASK, 0x80
.set PM2_input__1__PC, CYREG_PRT2_PC7
.set PM2_input__1__PORT, 2
.set PM2_input__1__SHIFT, 7
.set PM2_input__AG, CYREG_PRT2_AG
.set PM2_input__AMUX, CYREG_PRT2_AMUX
.set PM2_input__BIE, CYREG_PRT2_BIE
.set PM2_input__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PM2_input__BYP, CYREG_PRT2_BYP
.set PM2_input__CTL, CYREG_PRT2_CTL
.set PM2_input__DM0, CYREG_PRT2_DM0
.set PM2_input__DM1, CYREG_PRT2_DM1
.set PM2_input__DM2, CYREG_PRT2_DM2
.set PM2_input__DR, CYREG_PRT2_DR
.set PM2_input__INP_DIS, CYREG_PRT2_INP_DIS
.set PM2_input__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PM2_input__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PM2_input__LCD_EN, CYREG_PRT2_LCD_EN
.set PM2_input__MASK, 0xC0
.set PM2_input__PM2_HA__INTTYPE, CYREG_PICU2_INTTYPE6
.set PM2_input__PM2_HA__MASK, 0x40
.set PM2_input__PM2_HA__PC, CYREG_PRT2_PC6
.set PM2_input__PM2_HA__PORT, 2
.set PM2_input__PM2_HA__SHIFT, 6
.set PM2_input__PM2_HB__INTTYPE, CYREG_PICU2_INTTYPE7
.set PM2_input__PM2_HB__MASK, 0x80
.set PM2_input__PM2_HB__PC, CYREG_PRT2_PC7
.set PM2_input__PM2_HB__PORT, 2
.set PM2_input__PM2_HB__SHIFT, 7
.set PM2_input__PORT, 2
.set PM2_input__PRT, CYREG_PRT2_PRT
.set PM2_input__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PM2_input__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PM2_input__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PM2_input__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PM2_input__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PM2_input__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PM2_input__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PM2_input__PS, CYREG_PRT2_PS
.set PM2_input__SHIFT, 6
.set PM2_input__SLW, CYREG_PRT2_SLW
.set RVT_COMMAND_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RVT_COMMAND_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RVT_COMMAND_ISR__INTC_MASK, 0x08
.set RVT_COMMAND_ISR__INTC_NUMBER, 3
.set RVT_COMMAND_ISR__INTC_PRIOR_NUM, 7
.set RVT_COMMAND_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set RVT_COMMAND_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RVT_COMMAND_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set RxInt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RxInt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RxInt__INTC_MASK, 0x10
.set RxInt__INTC_NUMBER, 4
.set RxInt__INTC_PRIOR_NUM, 7
.set RxInt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set RxInt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RxInt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW
.set SPD_CLOCK_10K__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set SPD_CLOCK_10K__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set SPD_CLOCK_10K__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set SPD_CLOCK_10K__CFG2_SRC_SEL_MASK, 0x07
.set SPD_CLOCK_10K__INDEX, 0x03
.set SPD_CLOCK_10K__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPD_CLOCK_10K__PM_ACT_MSK, 0x08
.set SPD_CLOCK_10K__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPD_CLOCK_10K__PM_STBY_MSK, 0x08
.set SPD_CLOCK_25__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set SPD_CLOCK_25__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set SPD_CLOCK_25__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set SPD_CLOCK_25__CFG2_SRC_SEL_MASK, 0x07
.set SPD_CLOCK_25__INDEX, 0x05
.set SPD_CLOCK_25__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPD_CLOCK_25__PM_ACT_MSK, 0x20
.set SPD_CLOCK_25__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPD_CLOCK_25__PM_STBY_MSK, 0x20
.set SPD_COMMAND_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPD_COMMAND_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPD_COMMAND_ISR__INTC_MASK, 0x20
.set SPD_COMMAND_ISR__INTC_NUMBER, 5
.set SPD_COMMAND_ISR__INTC_PRIOR_NUM, 7
.set SPD_COMMAND_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set SPD_COMMAND_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPD_COMMAND_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x02
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x04
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x04
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x400
.set UART_RXInternalInterrupt__INTC_NUMBER, 10
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set control_clk__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set control_clk__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set control_clk__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set control_clk__CFG2_SRC_SEL_MASK, 0x07
.set control_clk__INDEX, 0x04
.set control_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set control_clk__PM_ACT_MSK, 0x10
.set control_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set control_clk__PM_STBY_MSK, 0x10
.set control_clk_1__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set control_clk_1__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set control_clk_1__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set control_clk_1__CFG2_SRC_SEL_MASK, 0x07
.set control_clk_1__INDEX, 0x06
.set control_clk_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set control_clk_1__PM_ACT_MSK, 0x40
.set control_clk_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set control_clk_1__PM_STBY_MSK, 0x40
.set pote_PIN__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set pote_PIN__0__MASK, 0x80
.set pote_PIN__0__PC, CYREG_PRT3_PC7
.set pote_PIN__0__PORT, 3
.set pote_PIN__0__SHIFT, 7
.set pote_PIN__AG, CYREG_PRT3_AG
.set pote_PIN__AMUX, CYREG_PRT3_AMUX
.set pote_PIN__BIE, CYREG_PRT3_BIE
.set pote_PIN__BIT_MASK, CYREG_PRT3_BIT_MASK
.set pote_PIN__BYP, CYREG_PRT3_BYP
.set pote_PIN__CTL, CYREG_PRT3_CTL
.set pote_PIN__DM0, CYREG_PRT3_DM0
.set pote_PIN__DM1, CYREG_PRT3_DM1
.set pote_PIN__DM2, CYREG_PRT3_DM2
.set pote_PIN__DR, CYREG_PRT3_DR
.set pote_PIN__INP_DIS, CYREG_PRT3_INP_DIS
.set pote_PIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set pote_PIN__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set pote_PIN__LCD_EN, CYREG_PRT3_LCD_EN
.set pote_PIN__MASK, 0x80
.set pote_PIN__PORT, 3
.set pote_PIN__PRT, CYREG_PRT3_PRT
.set pote_PIN__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set pote_PIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set pote_PIN__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set pote_PIN__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set pote_PIN__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set pote_PIN__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set pote_PIN__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set pote_PIN__PS, CYREG_PRT3_PS
.set pote_PIN__SHIFT, 7
.set pote_PIN__SLW, CYREG_PRT3_SLW
.set tension_PIN__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set tension_PIN__0__MASK, 0x40
.set tension_PIN__0__PC, CYREG_PRT3_PC6
.set tension_PIN__0__PORT, 3
.set tension_PIN__0__SHIFT, 6
.set tension_PIN__AG, CYREG_PRT3_AG
.set tension_PIN__AMUX, CYREG_PRT3_AMUX
.set tension_PIN__BIE, CYREG_PRT3_BIE
.set tension_PIN__BIT_MASK, CYREG_PRT3_BIT_MASK
.set tension_PIN__BYP, CYREG_PRT3_BYP
.set tension_PIN__CTL, CYREG_PRT3_CTL
.set tension_PIN__DM0, CYREG_PRT3_DM0
.set tension_PIN__DM1, CYREG_PRT3_DM1
.set tension_PIN__DM2, CYREG_PRT3_DM2
.set tension_PIN__DR, CYREG_PRT3_DR
.set tension_PIN__INP_DIS, CYREG_PRT3_INP_DIS
.set tension_PIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set tension_PIN__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set tension_PIN__LCD_EN, CYREG_PRT3_LCD_EN
.set tension_PIN__MASK, 0x40
.set tension_PIN__PORT, 3
.set tension_PIN__PRT, CYREG_PRT3_PRT
.set tension_PIN__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set tension_PIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set tension_PIN__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set tension_PIN__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set tension_PIN__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set tension_PIN__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set tension_PIN__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set tension_PIN__PS, CYREG_PRT3_PS
.set tension_PIN__SHIFT, 6
.set tension_PIN__SLW, CYREG_PRT3_SLW
.set tensor_control_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set tensor_control_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set tensor_control_isr__INTC_MASK, 0x800
.set tensor_control_isr__INTC_NUMBER, 11
.set tensor_control_isr__INTC_PRIOR_NUM, 7
.set tensor_control_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set tensor_control_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set tensor_control_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000FFF
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
