

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Sat Aug 08 16:28:53 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        axi_interfaces_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.65|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    4|    4|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |    3|    3|         1|          1|          1|     4|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|     274|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      14|
|Register         |        -|      -|     271|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     271|     288|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_7_fu_429_p2     |     +    |      0|  0|   6|           4|           6|
    |tmp_3_1_fu_262_p2   |     +    |      0|  0|  32|          32|          32|
    |tmp_3_2_fu_287_p2   |     +    |      0|  0|  32|          32|          32|
    |tmp_3_3_fu_312_p2   |     +    |      0|  0|  32|          32|          32|
    |tmp_3_4_fu_337_p2   |     +    |      0|  0|  32|          32|          32|
    |tmp_3_5_fu_362_p2   |     +    |      0|  0|  32|          32|          32|
    |tmp_3_6_fu_387_p2   |     +    |      0|  0|  32|          32|          32|
    |tmp_3_7_fu_412_p2   |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_237_p2     |     +    |      0|  0|  32|          32|          32|
    |ap_sig_bdd_327      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_329      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_331      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_333      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_335      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_337      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_339      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_341      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_439_p2  |   icmp   |      0|  0|   3|           6|           7|
    |ap_sig_bdd_109      |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 274|         275|         278|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   1|          3|    1|          3|
    |ap_sig_ioackin_d_o_0_TREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_d_o_1_TREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_d_o_2_TREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_d_o_3_TREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_d_o_4_TREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_d_o_5_TREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_d_o_6_TREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_d_o_7_TREADY  |   1|          2|    1|          2|
    |i1_reg_211                   |   5|          2|    5|         10|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  14|         21|   14|         29|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |acc_0                        |  32|   0|   32|          0|
    |acc_1                        |  32|   0|   32|          0|
    |acc_2                        |  32|   0|   32|          0|
    |acc_3                        |  32|   0|   32|          0|
    |acc_4                        |  32|   0|   32|          0|
    |acc_5                        |  32|   0|   32|          0|
    |acc_6                        |  32|   0|   32|          0|
    |acc_7                        |  32|   0|   32|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_reg_ioackin_d_o_0_TREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_d_o_1_TREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_d_o_2_TREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_d_o_3_TREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_d_o_4_TREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_d_o_5_TREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_d_o_6_TREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_d_o_7_TREADY  |   1|   0|    1|          0|
    |i1_reg_211                   |   5|   0|    5|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 271|   0|  271|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_rst_n      |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_start      |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_done       | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_idle       | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_ready      | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|d_o_0_TDATA   | out |   16|    axis    |      d_o_0     |    pointer   |
|d_o_0_TVALID  | out |    1|    axis    |      d_o_0     |    pointer   |
|d_o_0_TREADY  |  in |    1|    axis    |      d_o_0     |    pointer   |
|d_o_1_TDATA   | out |   16|    axis    |      d_o_1     |    pointer   |
|d_o_1_TVALID  | out |    1|    axis    |      d_o_1     |    pointer   |
|d_o_1_TREADY  |  in |    1|    axis    |      d_o_1     |    pointer   |
|d_o_2_TDATA   | out |   16|    axis    |      d_o_2     |    pointer   |
|d_o_2_TVALID  | out |    1|    axis    |      d_o_2     |    pointer   |
|d_o_2_TREADY  |  in |    1|    axis    |      d_o_2     |    pointer   |
|d_o_3_TDATA   | out |   16|    axis    |      d_o_3     |    pointer   |
|d_o_3_TVALID  | out |    1|    axis    |      d_o_3     |    pointer   |
|d_o_3_TREADY  |  in |    1|    axis    |      d_o_3     |    pointer   |
|d_o_4_TDATA   | out |   16|    axis    |      d_o_4     |    pointer   |
|d_o_4_TVALID  | out |    1|    axis    |      d_o_4     |    pointer   |
|d_o_4_TREADY  |  in |    1|    axis    |      d_o_4     |    pointer   |
|d_o_5_TDATA   | out |   16|    axis    |      d_o_5     |    pointer   |
|d_o_5_TVALID  | out |    1|    axis    |      d_o_5     |    pointer   |
|d_o_5_TREADY  |  in |    1|    axis    |      d_o_5     |    pointer   |
|d_o_6_TDATA   | out |   16|    axis    |      d_o_6     |    pointer   |
|d_o_6_TVALID  | out |    1|    axis    |      d_o_6     |    pointer   |
|d_o_6_TREADY  |  in |    1|    axis    |      d_o_6     |    pointer   |
|d_o_7_TDATA   | out |   16|    axis    |      d_o_7     |    pointer   |
|d_o_7_TVALID  | out |    1|    axis    |      d_o_7     |    pointer   |
|d_o_7_TREADY  |  in |    1|    axis    |      d_o_7     |    pointer   |
|d_i_0_TDATA   |  in |   16|    axis    |      d_i_0     |    pointer   |
|d_i_0_TVALID  |  in |    1|    axis    |      d_i_0     |    pointer   |
|d_i_0_TREADY  | out |    1|    axis    |      d_i_0     |    pointer   |
|d_i_1_TDATA   |  in |   16|    axis    |      d_i_1     |    pointer   |
|d_i_1_TVALID  |  in |    1|    axis    |      d_i_1     |    pointer   |
|d_i_1_TREADY  | out |    1|    axis    |      d_i_1     |    pointer   |
|d_i_2_TDATA   |  in |   16|    axis    |      d_i_2     |    pointer   |
|d_i_2_TVALID  |  in |    1|    axis    |      d_i_2     |    pointer   |
|d_i_2_TREADY  | out |    1|    axis    |      d_i_2     |    pointer   |
|d_i_3_TDATA   |  in |   16|    axis    |      d_i_3     |    pointer   |
|d_i_3_TVALID  |  in |    1|    axis    |      d_i_3     |    pointer   |
|d_i_3_TREADY  | out |    1|    axis    |      d_i_3     |    pointer   |
|d_i_4_TDATA   |  in |   16|    axis    |      d_i_4     |    pointer   |
|d_i_4_TVALID  |  in |    1|    axis    |      d_i_4     |    pointer   |
|d_i_4_TREADY  | out |    1|    axis    |      d_i_4     |    pointer   |
|d_i_5_TDATA   |  in |   16|    axis    |      d_i_5     |    pointer   |
|d_i_5_TVALID  |  in |    1|    axis    |      d_i_5     |    pointer   |
|d_i_5_TREADY  | out |    1|    axis    |      d_i_5     |    pointer   |
|d_i_6_TDATA   |  in |   16|    axis    |      d_i_6     |    pointer   |
|d_i_6_TVALID  |  in |    1|    axis    |      d_i_6     |    pointer   |
|d_i_6_TREADY  | out |    1|    axis    |      d_i_6     |    pointer   |
|d_i_7_TDATA   |  in |   16|    axis    |      d_i_7     |    pointer   |
|d_i_7_TVALID  |  in |    1|    axis    |      d_i_7     |    pointer   |
|d_i_7_TREADY  | out |    1|    axis    |      d_i_7     |    pointer   |
+--------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.09ns
ST_1: stg_3 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_0, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_4 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_1, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_5 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_2, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_6 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_3, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_7 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_4, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_8 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_5, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_9 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_6, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_10 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_7, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_11 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_0, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_12 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_1, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_13 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_2, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_14 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_3, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_15 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_4, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_16 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_5, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_17 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_6, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_18 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_7, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_19 [1/1] 1.09ns
:16  br label %rewind_header


 <State 2>: 2.65ns
ST_2: do_init [1/1] 0.00ns
rewind_header:0  %do_init = phi i1 [ true, %0 ], [ false, %1 ], [ true, %2 ]

ST_2: i1 [1/1] 0.00ns
rewind_header:1  %i1 = phi i5 [ 0, %0 ], [ %tmp_11, %1 ], [ 0, %2 ]

ST_2: stg_22 [1/1] 0.00ns
rewind_header:2  br i1 %do_init, label %rewind_init, label %1

ST_2: stg_23 [1/1] 0.00ns
rewind_init:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_7), !map !0

ST_2: stg_24 [1/1] 0.00ns
rewind_init:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_6), !map !6

ST_2: stg_25 [1/1] 0.00ns
rewind_init:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_5), !map !12

ST_2: stg_26 [1/1] 0.00ns
rewind_init:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_4), !map !18

ST_2: stg_27 [1/1] 0.00ns
rewind_init:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_3), !map !24

ST_2: stg_28 [1/1] 0.00ns
rewind_init:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_2), !map !30

ST_2: stg_29 [1/1] 0.00ns
rewind_init:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_1), !map !36

ST_2: stg_30 [1/1] 0.00ns
rewind_init:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_0), !map !42

ST_2: stg_31 [1/1] 0.00ns
rewind_init:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_7), !map !48

ST_2: stg_32 [1/1] 0.00ns
rewind_init:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_6), !map !52

ST_2: stg_33 [1/1] 0.00ns
rewind_init:10  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_5), !map !56

ST_2: stg_34 [1/1] 0.00ns
rewind_init:11  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_4), !map !60

ST_2: stg_35 [1/1] 0.00ns
rewind_init:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_3), !map !64

ST_2: stg_36 [1/1] 0.00ns
rewind_init:13  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_2), !map !68

ST_2: stg_37 [1/1] 0.00ns
rewind_init:14  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_1), !map !72

ST_2: stg_38 [1/1] 0.00ns
rewind_init:15  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_0), !map !76

ST_2: stg_39 [1/1] 0.00ns
rewind_init:16  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @axi_interfaces_str) nounwind

ST_2: stg_40 [1/1] 0.00ns
rewind_init:17  br label %1

ST_2: i1_cast [1/1] 0.00ns
:0  %i1_cast = zext i5 %i1 to i6

ST_2: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_2: stg_43 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind

ST_2: tmp [1/1] 0.00ns
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind

ST_2: stg_45 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: acc_0_load [1/1] 0.00ns
:5  %acc_0_load = load i32* @acc_0, align 16

ST_2: d_i_0_read [1/1] 0.00ns
:6  %d_i_0_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_0)

ST_2: tmp_2 [1/1] 0.00ns
:7  %tmp_2 = sext i16 %d_i_0_read to i32

ST_2: tmp_3 [1/1] 1.70ns
:8  %tmp_3 = add nsw i32 %tmp_2, %acc_0_load

ST_2: stg_50 [1/1] 0.00ns
:9  store i32 %tmp_3, i32* @acc_0, align 16

ST_2: tmp_1 [1/1] 0.00ns
:10  %tmp_1 = trunc i32 %tmp_3 to i16

ST_2: stg_52 [1/1] 0.00ns
:11  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_0, i16 %tmp_1)

ST_2: empty_2 [1/1] 0.00ns
:12  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp) nounwind

ST_2: acc_1_load [1/1] 0.00ns
:13  %acc_1_load = load i32* @acc_1, align 4

ST_2: d_i_1_read [1/1] 0.00ns
:14  %d_i_1_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_1)

ST_2: tmp_2_1 [1/1] 0.00ns
:15  %tmp_2_1 = sext i16 %d_i_1_read to i32

ST_2: tmp_3_1 [1/1] 1.70ns
:16  %tmp_3_1 = add nsw i32 %tmp_2_1, %acc_1_load

ST_2: stg_58 [1/1] 0.00ns
:17  store i32 %tmp_3_1, i32* @acc_1, align 4

ST_2: tmp_4 [1/1] 0.00ns
:18  %tmp_4 = trunc i32 %tmp_3_1 to i16

ST_2: stg_60 [1/1] 0.00ns
:19  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_1, i16 %tmp_4)

ST_2: acc_2_load [1/1] 0.00ns
:20  %acc_2_load = load i32* @acc_2, align 8

ST_2: d_i_2_read [1/1] 0.00ns
:21  %d_i_2_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_2)

ST_2: tmp_2_2 [1/1] 0.00ns
:22  %tmp_2_2 = sext i16 %d_i_2_read to i32

ST_2: tmp_3_2 [1/1] 1.70ns
:23  %tmp_3_2 = add nsw i32 %tmp_2_2, %acc_2_load

ST_2: stg_65 [1/1] 0.00ns
:24  store i32 %tmp_3_2, i32* @acc_2, align 8

ST_2: tmp_5 [1/1] 0.00ns
:25  %tmp_5 = trunc i32 %tmp_3_2 to i16

ST_2: stg_67 [1/1] 0.00ns
:26  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_2, i16 %tmp_5)

ST_2: acc_3_load [1/1] 0.00ns
:27  %acc_3_load = load i32* @acc_3, align 4

ST_2: d_i_3_read [1/1] 0.00ns
:28  %d_i_3_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_3)

ST_2: tmp_2_3 [1/1] 0.00ns
:29  %tmp_2_3 = sext i16 %d_i_3_read to i32

ST_2: tmp_3_3 [1/1] 1.70ns
:30  %tmp_3_3 = add nsw i32 %tmp_2_3, %acc_3_load

ST_2: stg_72 [1/1] 0.00ns
:31  store i32 %tmp_3_3, i32* @acc_3, align 4

ST_2: tmp_6 [1/1] 0.00ns
:32  %tmp_6 = trunc i32 %tmp_3_3 to i16

ST_2: stg_74 [1/1] 0.00ns
:33  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_3, i16 %tmp_6)

ST_2: acc_4_load [1/1] 0.00ns
:34  %acc_4_load = load i32* @acc_4, align 16

ST_2: d_i_4_read [1/1] 0.00ns
:35  %d_i_4_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_4)

ST_2: tmp_2_4 [1/1] 0.00ns
:36  %tmp_2_4 = sext i16 %d_i_4_read to i32

ST_2: tmp_3_4 [1/1] 1.70ns
:37  %tmp_3_4 = add nsw i32 %tmp_2_4, %acc_4_load

ST_2: stg_79 [1/1] 0.00ns
:38  store i32 %tmp_3_4, i32* @acc_4, align 16

ST_2: tmp_7 [1/1] 0.00ns
:39  %tmp_7 = trunc i32 %tmp_3_4 to i16

ST_2: stg_81 [1/1] 0.00ns
:40  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_4, i16 %tmp_7)

ST_2: acc_5_load [1/1] 0.00ns
:41  %acc_5_load = load i32* @acc_5, align 4

ST_2: d_i_5_read [1/1] 0.00ns
:42  %d_i_5_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_5)

ST_2: tmp_2_5 [1/1] 0.00ns
:43  %tmp_2_5 = sext i16 %d_i_5_read to i32

ST_2: tmp_3_5 [1/1] 1.70ns
:44  %tmp_3_5 = add nsw i32 %tmp_2_5, %acc_5_load

ST_2: stg_86 [1/1] 0.00ns
:45  store i32 %tmp_3_5, i32* @acc_5, align 4

ST_2: tmp_8 [1/1] 0.00ns
:46  %tmp_8 = trunc i32 %tmp_3_5 to i16

ST_2: stg_88 [1/1] 0.00ns
:47  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_5, i16 %tmp_8)

ST_2: acc_6_load [1/1] 0.00ns
:48  %acc_6_load = load i32* @acc_6, align 8

ST_2: d_i_6_read [1/1] 0.00ns
:49  %d_i_6_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_6)

ST_2: tmp_2_6 [1/1] 0.00ns
:50  %tmp_2_6 = sext i16 %d_i_6_read to i32

ST_2: tmp_3_6 [1/1] 1.70ns
:51  %tmp_3_6 = add nsw i32 %tmp_2_6, %acc_6_load

ST_2: stg_93 [1/1] 0.00ns
:52  store i32 %tmp_3_6, i32* @acc_6, align 8

ST_2: tmp_9 [1/1] 0.00ns
:53  %tmp_9 = trunc i32 %tmp_3_6 to i16

ST_2: stg_95 [1/1] 0.00ns
:54  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_6, i16 %tmp_9)

ST_2: acc_7_load [1/1] 0.00ns
:55  %acc_7_load = load i32* @acc_7, align 4

ST_2: d_i_7_read [1/1] 0.00ns
:56  %d_i_7_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_7)

ST_2: tmp_2_7 [1/1] 0.00ns
:57  %tmp_2_7 = sext i16 %d_i_7_read to i32

ST_2: tmp_3_7 [1/1] 1.70ns
:58  %tmp_3_7 = add nsw i32 %tmp_2_7, %acc_7_load

ST_2: stg_100 [1/1] 0.00ns
:59  store i32 %tmp_3_7, i32* @acc_7, align 4

ST_2: tmp_10 [1/1] 0.00ns
:60  %tmp_10 = trunc i32 %tmp_3_7 to i16

ST_2: stg_102 [1/1] 0.00ns
:61  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_7, i16 %tmp_10)

ST_2: i_1_7 [1/1] 1.34ns
:62  %i_1_7 = add i6 8, %i1_cast

ST_2: tmp_11 [1/1] 0.00ns
:63  %tmp_11 = trunc i6 %i_1_7 to i5

ST_2: exitcond [1/1] 1.31ns
:64  %exitcond = icmp eq i6 %i_1_7, -32

ST_2: stg_106 [1/1] 0.00ns
:65  br i1 %exitcond, label %2, label %rewind_header

ST_2: stg_107 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Return()

ST_2: stg_108 [1/1] 0.00ns
:1  br label %rewind_header



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4dcb6fa20; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4dcb6eee0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4dcb6fab0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4dcb70170; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4dcb6ff30; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4dcb70200; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4dcb70290; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4dcb70440; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4dcb705f0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4dcb6e8b0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4dfd2bb30; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4dfd2d000; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4dfd2b620; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4dfd2bc50; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4dfd2c160; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4dfd2bce0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ acc_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x4dfd2ce50; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x4dfd2d120; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x4dfd2bd70; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x4dfd2c790; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x4dfd2c820; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x4dfd2c9d0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x4dfd2c1f0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x4dfd2bf20; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3      (specinterface    ) [ 000]
stg_4      (specinterface    ) [ 000]
stg_5      (specinterface    ) [ 000]
stg_6      (specinterface    ) [ 000]
stg_7      (specinterface    ) [ 000]
stg_8      (specinterface    ) [ 000]
stg_9      (specinterface    ) [ 000]
stg_10     (specinterface    ) [ 000]
stg_11     (specinterface    ) [ 000]
stg_12     (specinterface    ) [ 000]
stg_13     (specinterface    ) [ 000]
stg_14     (specinterface    ) [ 000]
stg_15     (specinterface    ) [ 000]
stg_16     (specinterface    ) [ 000]
stg_17     (specinterface    ) [ 000]
stg_18     (specinterface    ) [ 000]
stg_19     (br               ) [ 011]
do_init    (phi              ) [ 001]
i1         (phi              ) [ 001]
stg_22     (br               ) [ 000]
stg_23     (specbitsmap      ) [ 000]
stg_24     (specbitsmap      ) [ 000]
stg_25     (specbitsmap      ) [ 000]
stg_26     (specbitsmap      ) [ 000]
stg_27     (specbitsmap      ) [ 000]
stg_28     (specbitsmap      ) [ 000]
stg_29     (specbitsmap      ) [ 000]
stg_30     (specbitsmap      ) [ 000]
stg_31     (specbitsmap      ) [ 000]
stg_32     (specbitsmap      ) [ 000]
stg_33     (specbitsmap      ) [ 000]
stg_34     (specbitsmap      ) [ 000]
stg_35     (specbitsmap      ) [ 000]
stg_36     (specbitsmap      ) [ 000]
stg_37     (specbitsmap      ) [ 000]
stg_38     (specbitsmap      ) [ 000]
stg_39     (spectopmodule    ) [ 000]
stg_40     (br               ) [ 000]
i1_cast    (zext             ) [ 000]
empty      (speclooptripcount) [ 000]
stg_43     (specloopname     ) [ 000]
tmp        (specregionbegin  ) [ 000]
stg_45     (specpipeline     ) [ 000]
acc_0_load (load             ) [ 000]
d_i_0_read (read             ) [ 000]
tmp_2      (sext             ) [ 000]
tmp_3      (add              ) [ 000]
stg_50     (store            ) [ 000]
tmp_1      (trunc            ) [ 000]
stg_52     (write            ) [ 000]
empty_2    (specregionend    ) [ 000]
acc_1_load (load             ) [ 000]
d_i_1_read (read             ) [ 000]
tmp_2_1    (sext             ) [ 000]
tmp_3_1    (add              ) [ 000]
stg_58     (store            ) [ 000]
tmp_4      (trunc            ) [ 000]
stg_60     (write            ) [ 000]
acc_2_load (load             ) [ 000]
d_i_2_read (read             ) [ 000]
tmp_2_2    (sext             ) [ 000]
tmp_3_2    (add              ) [ 000]
stg_65     (store            ) [ 000]
tmp_5      (trunc            ) [ 000]
stg_67     (write            ) [ 000]
acc_3_load (load             ) [ 000]
d_i_3_read (read             ) [ 000]
tmp_2_3    (sext             ) [ 000]
tmp_3_3    (add              ) [ 000]
stg_72     (store            ) [ 000]
tmp_6      (trunc            ) [ 000]
stg_74     (write            ) [ 000]
acc_4_load (load             ) [ 000]
d_i_4_read (read             ) [ 000]
tmp_2_4    (sext             ) [ 000]
tmp_3_4    (add              ) [ 000]
stg_79     (store            ) [ 000]
tmp_7      (trunc            ) [ 000]
stg_81     (write            ) [ 000]
acc_5_load (load             ) [ 000]
d_i_5_read (read             ) [ 000]
tmp_2_5    (sext             ) [ 000]
tmp_3_5    (add              ) [ 000]
stg_86     (store            ) [ 000]
tmp_8      (trunc            ) [ 000]
stg_88     (write            ) [ 000]
acc_6_load (load             ) [ 000]
d_i_6_read (read             ) [ 000]
tmp_2_6    (sext             ) [ 000]
tmp_3_6    (add              ) [ 000]
stg_93     (store            ) [ 000]
tmp_9      (trunc            ) [ 000]
stg_95     (write            ) [ 000]
acc_7_load (load             ) [ 000]
d_i_7_read (read             ) [ 000]
tmp_2_7    (sext             ) [ 000]
tmp_3_7    (add              ) [ 000]
stg_100    (store            ) [ 000]
tmp_10     (trunc            ) [ 000]
stg_102    (write            ) [ 000]
i_1_7      (add              ) [ 000]
tmp_11     (trunc            ) [ 011]
exitcond   (icmp             ) [ 001]
stg_106    (br               ) [ 011]
stg_107    (return           ) [ 000]
stg_108    (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_o_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_o_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_o_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_o_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_o_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_o_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_o_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_i_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_i_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_i_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="d_i_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="d_i_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="d_i_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="d_i_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="d_i_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="acc_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="acc_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="acc_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="acc_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="acc_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="acc_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="acc_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="acc_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_interfaces_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="d_i_0_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_0_read/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="stg_52_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_52/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="d_i_1_read_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_1_read/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="stg_60_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="0" index="2" bw="16" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_60/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="d_i_2_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_2_read/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="stg_67_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="0" index="2" bw="16" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_67/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="d_i_3_read_read_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="0"/>
<pin id="134" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_3_read/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="stg_74_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="16" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_74/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="d_i_4_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_4_read/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="stg_81_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="16" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_81/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="d_i_5_read_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="0"/>
<pin id="160" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_5_read/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="stg_88_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="0" index="2" bw="16" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_88/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="d_i_6_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_6_read/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="stg_95_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="0" index="2" bw="16" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_95/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="d_i_7_read_read_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_7_read/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="stg_102_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="0" index="2" bw="16" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_102/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="do_init_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="do_init_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="4" bw="1" slack="0"/>
<pin id="206" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="1"/>
<pin id="213" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="i1_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="4" bw="1" slack="0"/>
<pin id="221" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i1_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="acc_0_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="stg_50_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_50/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="acc_1_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_load/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_2_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_3_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="stg_58_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_58/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="acc_2_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_load/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_2_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_2/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_3_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_2/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="stg_65_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_65/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_5_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="acc_3_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_load/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_2_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_3/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_3_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_3/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="stg_72_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_72/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_6_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="acc_4_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_4_load/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_2_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_4/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_3_4_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_4/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="stg_79_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_79/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_7_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="acc_5_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_5_load/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_2_5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_5/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_3_5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_5/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="stg_86_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_86/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_8_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="acc_6_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_6_load/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_2_6_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_6/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_3_6_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_6/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="stg_93_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_93/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_9_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="acc_7_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_7_load/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_2_7_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_7/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_3_7_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_7/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="stg_100_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_100/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_10_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="i_1_7_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1_7/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_11_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="0"/>
<pin id="437" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="exitcond_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="6" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="stg_107_fu_445">
<pin_list>
<pin id="446" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="stg_107/2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_11_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="82" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="84" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="82" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="84" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="82" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="84" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="82" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="84" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="82" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="84" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="82" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="84" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="82" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="84" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="82" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="84" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="223"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="60" pin="0"/><net_sink comp="215" pin=4"/></net>

<net id="228"><net_src comp="215" pin="6"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="92" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="229" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="237" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="105" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="254" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="262" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="118" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="279" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="287" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="131" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="304" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="312" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="332"><net_src comp="40" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="144" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="329" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="337" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="157" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="354" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="362" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="382"><net_src comp="44" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="170" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="379" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="44" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="387" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="407"><net_src comp="46" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="183" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="404" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="46" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="412" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="433"><net_src comp="88" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="225" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="429" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="90" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="435" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="215" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_o_0 | {2 }
	Port: d_o_1 | {2 }
	Port: d_o_2 | {2 }
	Port: d_o_3 | {2 }
	Port: d_o_4 | {2 }
	Port: d_o_5 | {2 }
	Port: d_o_6 | {2 }
	Port: d_o_7 | {2 }
  - Chain level:
	State 1
	State 2
		stg_22 : 1
		i1_cast : 1
		tmp_3 : 1
		stg_50 : 2
		tmp_1 : 2
		stg_52 : 3
		empty_2 : 1
		tmp_3_1 : 1
		stg_58 : 2
		tmp_4 : 2
		stg_60 : 3
		tmp_3_2 : 1
		stg_65 : 2
		tmp_5 : 2
		stg_67 : 3
		tmp_3_3 : 1
		stg_72 : 2
		tmp_6 : 2
		stg_74 : 3
		tmp_3_4 : 1
		stg_79 : 2
		tmp_7 : 2
		stg_81 : 3
		tmp_3_5 : 1
		stg_86 : 2
		tmp_8 : 2
		stg_88 : 3
		tmp_3_6 : 1
		stg_93 : 2
		tmp_9 : 2
		stg_95 : 3
		tmp_3_7 : 1
		stg_100 : 2
		tmp_10 : 2
		stg_102 : 3
		i_1_7 : 2
		tmp_11 : 3
		exitcond : 3
		stg_106 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |      tmp_3_fu_237      |    0    |    32   |
|          |     tmp_3_1_fu_262     |    0    |    32   |
|          |     tmp_3_2_fu_287     |    0    |    32   |
|          |     tmp_3_3_fu_312     |    0    |    32   |
|    add   |     tmp_3_4_fu_337     |    0    |    32   |
|          |     tmp_3_5_fu_362     |    0    |    32   |
|          |     tmp_3_6_fu_387     |    0    |    32   |
|          |     tmp_3_7_fu_412     |    0    |    32   |
|          |      i_1_7_fu_429      |    0    |    5    |
|----------|------------------------|---------|---------|
|   icmp   |     exitcond_fu_439    |    0    |    3    |
|----------|------------------------|---------|---------|
|          |  d_i_0_read_read_fu_92 |    0    |    0    |
|          | d_i_1_read_read_fu_105 |    0    |    0    |
|          | d_i_2_read_read_fu_118 |    0    |    0    |
|   read   | d_i_3_read_read_fu_131 |    0    |    0    |
|          | d_i_4_read_read_fu_144 |    0    |    0    |
|          | d_i_5_read_read_fu_157 |    0    |    0    |
|          | d_i_6_read_read_fu_170 |    0    |    0    |
|          | d_i_7_read_read_fu_183 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   stg_52_write_fu_98   |    0    |    0    |
|          |   stg_60_write_fu_111  |    0    |    0    |
|          |   stg_67_write_fu_124  |    0    |    0    |
|   write  |   stg_74_write_fu_137  |    0    |    0    |
|          |   stg_81_write_fu_150  |    0    |    0    |
|          |   stg_88_write_fu_163  |    0    |    0    |
|          |   stg_95_write_fu_176  |    0    |    0    |
|          |  stg_102_write_fu_189  |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |     i1_cast_fu_225     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_2_fu_233      |    0    |    0    |
|          |     tmp_2_1_fu_258     |    0    |    0    |
|          |     tmp_2_2_fu_283     |    0    |    0    |
|   sext   |     tmp_2_3_fu_308     |    0    |    0    |
|          |     tmp_2_4_fu_333     |    0    |    0    |
|          |     tmp_2_5_fu_358     |    0    |    0    |
|          |     tmp_2_6_fu_383     |    0    |    0    |
|          |     tmp_2_7_fu_408     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_1_fu_249      |    0    |    0    |
|          |      tmp_4_fu_274      |    0    |    0    |
|          |      tmp_5_fu_299      |    0    |    0    |
|          |      tmp_6_fu_324      |    0    |    0    |
|   trunc  |      tmp_7_fu_349      |    0    |    0    |
|          |      tmp_8_fu_374      |    0    |    0    |
|          |      tmp_9_fu_399      |    0    |    0    |
|          |      tmp_10_fu_424     |    0    |    0    |
|          |      tmp_11_fu_435     |    0    |    0    |
|----------|------------------------|---------|---------|
|  return  |     stg_107_fu_445     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   264   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|do_init_reg_196|    1   |
|   i1_reg_211  |    5   |
| tmp_11_reg_447|    5   |
+---------------+--------+
|     Total     |   11   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   264  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   264  |
+-----------+--------+--------+
