Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Thu Nov  6 16:39:33 2025
| Host             : Peaceinlife running 64-bit major release  (build 9200)
| Command          : report_power -file FFT_OUT_power_routed.rpt -pb FFT_OUT_power_summary_routed.pb -rpx FFT_OUT_power_routed.rpx
| Design           : FFT_OUT
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.834        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.679        |
| Device Static (W)        | 0.155        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.8         |
| Junction Temperature (C) | 46.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        6 |       --- |             --- |
| Slice Logic              |     0.005 |     9892 |       --- |             --- |
|   LUT as Logic           |     0.004 |     3044 |     53200 |            5.72 |
|   Register               |    <0.001 |     4452 |    106400 |            4.18 |
|   CARRY4                 |    <0.001 |      226 |     13300 |            1.70 |
|   LUT as Shift Register  |    <0.001 |      252 |     17400 |            1.45 |
|   F7/F8 Muxes            |    <0.001 |      101 |     53200 |            0.19 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |     1090 |       --- |             --- |
| Signals                  |     0.007 |     7262 |       --- |             --- |
| Block RAM                |     0.003 |       94 |       140 |           67.14 |
| PLL                      |     0.121 |        1 |         4 |           25.00 |
| DSPs                     |     0.005 |       12 |       220 |            5.45 |
| I/O                      |     0.003 |       24 |       125 |           19.20 |
| PS7                      |     1.528 |        1 |       --- |             --- |
| Static Power             |     0.155 |          |           |                 |
| Total                    |     1.834 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.060 |       0.040 |      0.019 |
| Vccaux    |       1.800 |     0.076 |       0.060 |      0.016 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.000 |      0.007 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.755 |       0.723 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.019 |       0.016 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_pll_ip                                                                            | u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst/clk_out1_pll_ip      |            20.8 |
| clkfbout_pll_ip                                                                            | u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst/clkfbout_pll_ip      |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clk                                                                                    | sys_clk                                                              |            20.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| FFT_OUT                    |     1.679 |
|   dbg_hub                  |     0.002 |
|     inst                   |     0.002 |
|       BSCANID.u_xsdbm_id   |     0.002 |
|   u_FIFO_to_FFT            |     0.146 |
|     u_ad_fifo              |     0.122 |
|       u_ad_da_t            |     0.121 |
|     u_fft_t                |     0.014 |
|       fft_inst             |     0.014 |
|     u_ila_2                |     0.010 |
|       inst                 |     0.010 |
|   zynq_a9_wrapper_i        |     1.528 |
|     zynq_a9_i              |     1.528 |
|       processing_system7_0 |     1.528 |
+----------------------------+-----------+


