#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f805de169d0 .scope module, "CPU_tb" "CPU_tb" 2 2;
 .timescale 0 0;
v0x7f805dc0a090_0 .var "clk", 0 0;
v0x7f805dc0a120_0 .var "rst", 0 0;
S_0x7f805de18440 .scope module, "cpu" "CPU" 2 20, 3 7 0, S_0x7f805de169d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x7f805dc09920_0 .net "WE", 0 0, v0x7f805dc07e90_0;  1 drivers
v0x7f805dc099c0_0 .net "alu_op", 0 0, v0x7f805dc07f40_0;  1 drivers
v0x7f805dc09aa0_0 .net "clk", 0 0, v0x7f805dc0a090_0;  1 drivers
v0x7f805dc09b70_0 .net "inst", 15 0, L_0x7f805dc0a250;  1 drivers
v0x7f805dc09c00_0 .net "outA", 15 0, L_0x7f805dc0a5e0;  1 drivers
v0x7f805dc09d10_0 .net "outB", 15 0, L_0x7f805dc0a8b0;  1 drivers
v0x7f805dc09de0_0 .net "pc_addr", 7 0, v0x7f805dc08900_0;  1 drivers
v0x7f805dc09eb0_0 .net "result", 15 0, v0x7f805de0a0d0_0;  1 drivers
v0x7f805dc09f80_0 .net "rst", 0 0, v0x7f805dc0a120_0;  1 drivers
L_0x7f805dc0a340 .part L_0x7f805dc0a250, 9, 7;
L_0x7f805dc0a960 .part L_0x7f805dc0a250, 6, 3;
L_0x7f805dc0aac0 .part L_0x7f805dc0a250, 3, 3;
L_0x7f805dc0ab60 .part L_0x7f805dc0a250, 0, 3;
S_0x7f805de19070 .scope module, "alu" "ALU" 3 22, 4 1 0, S_0x7f805de18440;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "alu_op";
    .port_info 3 /OUTPUT 16 "Z";
v0x7f805de0a0d0_0 .var "Z", 15 0;
v0x7f805dc07980_0 .net "alu_op", 0 0, v0x7f805dc07f40_0;  alias, 1 drivers
v0x7f805dc07a30_0 .net "in1", 15 0, L_0x7f805dc0a5e0;  alias, 1 drivers
v0x7f805dc07af0_0 .net "in2", 15 0, L_0x7f805dc0a8b0;  alias, 1 drivers
E_0x7f805de1a360 .event edge, v0x7f805dc07980_0, v0x7f805dc07a30_0, v0x7f805dc07af0_0;
S_0x7f805dc07c00 .scope module, "ctl" "ctrlUnit" 3 18, 5 1 0, S_0x7f805de18440;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opCode";
    .port_info 1 /OUTPUT 1 "WE";
    .port_info 2 /OUTPUT 1 "alu_op";
v0x7f805dc07e90_0 .var "WE", 0 0;
v0x7f805dc07f40_0 .var "alu_op", 0 0;
v0x7f805dc08000_0 .net "opCode", 6 0, L_0x7f805dc0a340;  1 drivers
E_0x7f805dc07e40 .event edge, v0x7f805dc08000_0;
S_0x7f805dc080f0 .scope module, "insMem" "InsMem" 3 17, 6 1 0, S_0x7f805de18440;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /OUTPUT 16 "inst";
L_0x7f805dc0a250 .functor BUFZ 16, L_0x7f805dc0a1b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f805dc082e0_0 .net *"_ivl_0", 15 0, L_0x7f805dc0a1b0;  1 drivers
v0x7f805dc083a0_0 .net "addr", 7 0, v0x7f805dc08900_0;  alias, 1 drivers
v0x7f805dc08450 .array "insMem", 63 0, 15 0;
v0x7f805dc08500_0 .net "inst", 15 0, L_0x7f805dc0a250;  alias, 1 drivers
L_0x7f805dc0a1b0 .array/port v0x7f805dc08450, v0x7f805dc08900_0;
S_0x7f805dc085e0 .scope module, "pc" "PC" 3 16, 7 1 0, S_0x7f805de18440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "pc";
v0x7f805dc08850_0 .net "clk", 0 0, v0x7f805dc0a090_0;  alias, 1 drivers
v0x7f805dc08900_0 .var "pc", 7 0;
v0x7f805dc089c0_0 .net "rst", 0 0, v0x7f805dc0a120_0;  alias, 1 drivers
E_0x7f805dc08810 .event posedge, v0x7f805dc08850_0;
S_0x7f805dc08ab0 .scope module, "regs" "regFile" 3 19, 8 1 0, S_0x7f805de18440;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "addrA";
    .port_info 1 /INPUT 3 "addrB";
    .port_info 2 /INPUT 3 "inAddr";
    .port_info 3 /OUTPUT 16 "outA";
    .port_info 4 /OUTPUT 16 "outB";
    .port_info 5 /INPUT 16 "inData";
    .port_info 6 /INPUT 1 "WE";
    .port_info 7 /INPUT 1 "clk";
L_0x7f805dc0a5e0 .functor BUFZ 16, L_0x7f805dc0a3e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f805dc0a8b0 .functor BUFZ 16, L_0x7f805dc0a690, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f805dc08de0_0 .net "WE", 0 0, v0x7f805dc07e90_0;  alias, 1 drivers
v0x7f805dc08e80_0 .net *"_ivl_0", 15 0, L_0x7f805dc0a3e0;  1 drivers
v0x7f805dc08f20_0 .net *"_ivl_10", 4 0, L_0x7f805dc0a750;  1 drivers
L_0x7f805df63050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f805dc08fe0_0 .net *"_ivl_13", 1 0, L_0x7f805df63050;  1 drivers
v0x7f805dc09090_0 .net *"_ivl_2", 4 0, L_0x7f805dc0a480;  1 drivers
L_0x7f805df63008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f805dc09180_0 .net *"_ivl_5", 1 0, L_0x7f805df63008;  1 drivers
v0x7f805dc09230_0 .net *"_ivl_8", 15 0, L_0x7f805dc0a690;  1 drivers
v0x7f805dc092e0_0 .net "addrA", 2 0, L_0x7f805dc0a960;  1 drivers
v0x7f805dc09390_0 .net "addrB", 2 0, L_0x7f805dc0aac0;  1 drivers
v0x7f805dc094a0_0 .net "clk", 0 0, v0x7f805dc0a090_0;  alias, 1 drivers
v0x7f805dc09550_0 .net "inAddr", 2 0, L_0x7f805dc0ab60;  1 drivers
v0x7f805dc095e0_0 .net "inData", 15 0, v0x7f805de0a0d0_0;  alias, 1 drivers
v0x7f805dc09670_0 .net "outA", 15 0, L_0x7f805dc0a5e0;  alias, 1 drivers
v0x7f805dc09720_0 .net "outB", 15 0, L_0x7f805dc0a8b0;  alias, 1 drivers
v0x7f805dc097d0 .array "regs", 7 0, 15 0;
E_0x7f805dc08db0 .event negedge, v0x7f805dc08850_0;
L_0x7f805dc0a3e0 .array/port v0x7f805dc097d0, L_0x7f805dc0a480;
L_0x7f805dc0a480 .concat [ 3 2 0 0], L_0x7f805dc0a960, L_0x7f805df63008;
L_0x7f805dc0a690 .array/port v0x7f805dc097d0, L_0x7f805dc0a750;
L_0x7f805dc0a750 .concat [ 3 2 0 0], L_0x7f805dc0aac0, L_0x7f805df63050;
    .scope S_0x7f805dc085e0;
T_0 ;
    %wait E_0x7f805dc08810;
    %load/vec4 v0x7f805dc089c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f805dc08900_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f805dc08900_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f805dc08900_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f805dc080f0;
T_1 ;
    %vpi_call 6 9 "$readmemh", "ins.data", v0x7f805dc08450 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f805dc07c00;
T_2 ;
    %wait E_0x7f805dc07e40;
    %load/vec4 v0x7f805dc08000_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f805dc07e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f805dc07f40_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f805dc07e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f805dc07f40_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f805dc08ab0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f805dc097d0, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f805dc097d0, 4, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f805dc097d0, 4, 0;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f805dc097d0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x7f805dc08ab0;
T_4 ;
    %wait E_0x7f805dc08db0;
    %load/vec4 v0x7f805dc08de0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7f805dc095e0_0;
    %load/vec4 v0x7f805dc09550_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7f805dc097d0, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f805de19070;
T_5 ;
    %wait E_0x7f805de1a360;
    %load/vec4 v0x7f805dc07980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7f805dc07a30_0;
    %load/vec4 v0x7f805dc07af0_0;
    %add;
    %store/vec4 v0x7f805de0a0d0_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 1, 16;
    %store/vec4 v0x7f805de0a0d0_0, 0, 16;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f805de169d0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x7f805dc0a090_0;
    %inv;
    %store/vec4 v0x7f805dc0a090_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f805de169d0;
T_7 ;
    %vpi_call 2 8 "$dumpfile", "mytest.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f805de169d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f805dc0a090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f805dc0a120_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f805dc0a120_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 17 "$stop" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./ALU.v";
    "./ctrlUnit.v";
    "./InsMem.v";
    "./pc.v";
    "./regFile.v";
