/*
 *  * Copyright (c) 2024 Chair for Chip Design for Embedded Computing,
 *                    Technische Universitaet Braunschweig, Germany
 *                    www.tu-braunschweig.de/en/eis
 * 
 * Use of this source code is governed by an MIT-style
 * license that can be found in the LICENSE file or at
 * https://opensource.org/licenses/MIT
 * 
 */
//
// Created by gesper on 06.04.22.
//

#ifdef SIMULATION

namespace VPRO {
    bool has_printed_load_reverse_warning{false};
    bool has_printed_divl_warning{false};
    bool has_printed_divh_warning{false};
}

#endif
