

================================================================
== Vitis HLS Report for 'xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10'
================================================================
* Date:           Thu Mar 25 15:01:48 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_down_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 3.588 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        6|  2073605| 40.002 ns | 13.825 ms |    6|  2073605|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_56_3_VITIS_LOOP_60_4  |        1|  2073600|         2|          1|          1| 1 ~ 2073600 |    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     162|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     134|    -|
|Register         |        -|     -|     139|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     139|     296|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U114  |mul_mul_16ns_16ns_32_4_1  |  i0 * i1  |
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln56_1_fu_145_p2              |     +    |   0|  0|  23|           1|          16|
    |add_ln56_fu_126_p2                |     +    |   0|  0|  39|          32|           1|
    |j_1_fu_173_p2                     |     +    |   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln56_fu_121_p2               |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln60_fu_132_p2               |   icmp   |   0|  0|  13|          16|          16|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |or_ln66_fu_167_p2                 |    or    |   0|  0|   2|           1|           1|
    |select_ln56_1_fu_151_p3           |  select  |   0|  0|  16|           1|          16|
    |select_ln56_fu_137_p3             |  select  |   0|  0|  16|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 162|         106|          90|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  38|          7|    1|          7|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_95_p4  |   9|          2|   16|         32|
    |i_reg_91                   |   9|          2|   16|         32|
    |in_cols_blk_n              |   9|          2|    1|          2|
    |in_rows_blk_n              |   9|          2|    1|          2|
    |indvar_flatten_reg_80      |   9|          2|   32|         64|
    |j_reg_102                  |   9|          2|   16|         32|
    |p_filter_out_blk_n         |   9|          2|    1|          2|
    |pyr1_out_mat_432_blk_n     |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 134|         28|   87|        180|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |bound_reg_200            |  32|   0|   32|          0|
    |i_reg_91                 |  16|   0|   16|          0|
    |icmp_ln56_reg_205        |   1|   0|    1|          0|
    |in_cols_read_reg_185     |  16|   0|   16|          0|
    |indvar_flatten_reg_80    |  32|   0|   32|          0|
    |j_reg_102                |  16|   0|   16|          0|
    |or_ln66_reg_219          |   1|   0|    1|          0|
    |select_ln56_1_reg_214    |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 139|   0|  139|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_56_3_proc10 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_56_3_proc10 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_56_3_proc10 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_56_3_proc10 | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_56_3_proc10 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_56_3_proc10 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_56_3_proc10 | return value |
|in_rows_dout             |  in |   16|   ap_fifo  |                                   in_rows                                   |    pointer   |
|in_rows_empty_n          |  in |    1|   ap_fifo  |                                   in_rows                                   |    pointer   |
|in_rows_read             | out |    1|   ap_fifo  |                                   in_rows                                   |    pointer   |
|in_cols_dout             |  in |   16|   ap_fifo  |                                   in_cols                                   |    pointer   |
|in_cols_empty_n          |  in |    1|   ap_fifo  |                                   in_cols                                   |    pointer   |
|in_cols_read             | out |    1|   ap_fifo  |                                   in_cols                                   |    pointer   |
|pyr1_out_mat_432_din     | out |    8|   ap_fifo  |                               pyr1_out_mat_432                              |    pointer   |
|pyr1_out_mat_432_full_n  |  in |    1|   ap_fifo  |                               pyr1_out_mat_432                              |    pointer   |
|pyr1_out_mat_432_write   | out |    1|   ap_fifo  |                               pyr1_out_mat_432                              |    pointer   |
|p_filter_out_dout        |  in |    8|   ap_fifo  |                                 p_filter_out                                |    pointer   |
|p_filter_out_empty_n     |  in |    1|   ap_fifo  |                                 p_filter_out                                |    pointer   |
|p_filter_out_read        | out |    1|   ap_fifo  |                                 p_filter_out                                |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

