ncverilog(64): 12.20-s012: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	12.20-s012: Started on Nov 08, 2020 at 16:54:47 CST
ncverilog
	player_tb.sv
	../AudPlayer.sv
	+access+r
Recompiling... reason: file '../I2cInitializer.sv' is newer than expected.
	expected: Sat Nov  7 03:12:53 2020
	actual:   Sun Nov  8 16:38:04 2020
file: player_tb.sv
	module worklib.player_tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.AudPlayer:sv <0x7764221b>
			streams:   5, words:  2600
		worklib.player_tb:sv <0x1e82e865>
			streams:  13, words: 10479
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   2       2
		Registers:                16      16
		Scalar wires:              7       -
		Vectored wires:            1       -
		Always blocks:             4       4
		Initial blocks:            2       2
		Cont. assignments:         1       1
		Pseudo assignments:        3       3
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.player_tb:sv
Loading snapshot worklib.player_tb:sv .................... Done
*Verdi3* Loading libsscore_ius122.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /opt/CAD/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi3_2013.07, Linux x86_64/64bit, 07/04/2013
(C) 1996 - 2013 by Synopsys, Inc.
*Verdi3* : Create FSDB file 'player.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
Too slow, abort.
Simulation complete via $finish(1) at time 0 FS + 1
./player_tb.sv:103         $finish;
ncsim> exit
TOOL:	ncverilog	12.20-s012: Exiting on Nov 08, 2020 at 16:55:35 CST  (total: 00:00:48)
