{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716110482420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716110482424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 21:21:22 2024 " "Processing started: Sun May 19 21:21:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716110482424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110482424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D_H -c D_H " "Command: quartus_map --read_settings_files=on --write_settings_files=off D_H -c D_H" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110482424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716110482969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716110482969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-LFSR_beh " "Found design unit 1: LFSR-LFSR_beh" {  } { { "LFSR.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/LFSR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488683 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_state_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_state_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_state_FSM-FSM " "Found design unit 1: game_state_FSM-FSM" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488687 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_state_FSM " "Found entity 1: game_state_FSM" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charrender.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file charrender.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharRender-aCharRender " "Found design unit 1: CharRender-aCharRender" {  } { { "CharRender.vhdl" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/CharRender.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488691 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharRender " "Found entity 1: CharRender" {  } { { "CharRender.vhdl" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/CharRender.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-aClockDivider " "Found design unit 1: ClockDivider-aClockDivider" {  } { { "ClockDivider.vhdl" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ClockDivider.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488695 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.vhdl" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ClockDivider.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD2SevenSeg-aBCD2SevenSeg " "Found design unit 1: BCD2SevenSeg-aBCD2SevenSeg" {  } { { "BCD2SevenSeg.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/BCD2SevenSeg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488698 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD2SevenSeg " "Found entity 1: BCD2SevenSeg" {  } { { "BCD2SevenSeg.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/BCD2SevenSeg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-atimer " "Found design unit 1: timer-atimer" {  } { { "timer.vhdl" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/timer.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488702 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhdl" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/timer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bcdcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDCounter-aBCDCounter " "Found design unit 1: BCDCounter-aBCDCounter" {  } { { "BCDCounter.vhdl" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/BCDCounter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488706 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDCounter " "Found entity 1: BCDCounter" {  } { { "BCDCounter.vhdl" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/BCDCounter.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/vga_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488710 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488713 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488717 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488721 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dp_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_CLK-rtl " "Found design unit 1: DP_CLK-rtl" {  } { { "DP_CLK.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/DP_CLK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488725 ""} { "Info" "ISGN_ENTITY_NAME" "1 DP_CLK " "Found entity 1: DP_CLK" {  } { { "DP_CLK.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/DP_CLK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_clk/dp_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file dp_clk/dp_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP_CLK_0002 " "Found entity 1: DP_CLK_0002" {  } { { "DP_CLK/DP_CLK_0002.v" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/DP_CLK/DP_CLK_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/main_dd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/main_dd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_dd " "Found entity 1: main_dd" {  } { { "output_files/main_dd.bdf" "" { Schematic "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/output_files/main_dd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-Behavioral " "Found design unit 1: pipes-Behavioral" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488736 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flappy_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flappy_text-behavior " "Found design unit 1: flappy_text-behavior" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488740 ""} { "Info" "ISGN_ENTITY_NAME" "1 flappy_text " "Found entity 1: flappy_text" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_dd " "Elaborating entity \"main_dd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716110488804 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "game_state_FSM inst2 " "Block or symbol \"game_state_FSM\" of instance \"inst2\" overlaps another block or symbol" {  } { { "output_files/main_dd.bdf" "" { Schematic "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/output_files/main_dd.bdf" { { 152 488 696 360 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1716110488805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst33 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst33\"" {  } { { "output_files/main_dd.bdf" "inst33" { Schematic "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/output_files/main_dd.bdf" { { 328 1416 1640 504 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_CLK DP_CLK:inst " "Elaborating entity \"DP_CLK\" for hierarchy \"DP_CLK:inst\"" {  } { { "output_files/main_dd.bdf" "inst" { Schematic "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/output_files/main_dd.bdf" { { 112 168 328 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_CLK_0002 DP_CLK:inst\|DP_CLK_0002:dp_clk_inst " "Elaborating entity \"DP_CLK_0002\" for hierarchy \"DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\"" {  } { { "DP_CLK.vhd" "dp_clk_inst" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/DP_CLK.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "DP_CLK/DP_CLK_0002.v" "altera_pll_i" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/DP_CLK/DP_CLK_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488847 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716110488849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "DP_CLK/DP_CLK_0002.v" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/DP_CLK/DP_CLK_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488849 ""}  } { { "DP_CLK/DP_CLK_0002.v" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/DP_CLK/DP_CLK_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716110488849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:inst141 " "Elaborating entity \"ball\" for hierarchy \"ball:inst141\"" {  } { { "output_files/main_dd.bdf" "inst141" { Schematic "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/output_files/main_dd.bdf" { { 344 1152 1368 552 "inst141" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488853 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "size ball.vhd(22) " "VHDL Signal Declaration warning at ball.vhd(22): used explicit default value for signal \"size\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488854 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ball_x_pos ball.vhd(23) " "VHDL Signal Declaration warning at ball.vhd(23): used explicit default value for signal \"ball_x_pos\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488854 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state ball.vhd(34) " "VHDL Process Statement warning at ball.vhd(34): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488854 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_x_pos ball.vhd(36) " "VHDL Process Statement warning at ball.vhd(36): signal \"ball_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488854 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column ball.vhd(36) " "VHDL Process Statement warning at ball.vhd(36): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488854 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size ball.vhd(36) " "VHDL Process Statement warning at ball.vhd(36): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488854 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_y_pos ball.vhd(36) " "VHDL Process Statement warning at ball.vhd(36): signal \"ball_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488854 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row ball.vhd(36) " "VHDL Process Statement warning at ball.vhd(36): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488854 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on ball.vhd(42) " "VHDL Process Statement warning at ball.vhd(42): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on ball.vhd(43) " "VHDL Process Statement warning at ball.vhd(43): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on ball.vhd(44) " "VHDL Process Statement warning at ball.vhd(44): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "displayText ball.vhd(47) " "VHDL Process Statement warning at ball.vhd(47): signal \"displayText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "displayText ball.vhd(48) " "VHDL Process Statement warning at ball.vhd(48): signal \"displayText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "displayText ball.vhd(50) " "VHDL Process Statement warning at ball.vhd(50): signal \"displayText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe ball.vhd(52) " "VHDL Process Statement warning at ball.vhd(52): signal \"pipe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "displayText ball.vhd(65) " "VHDL Process Statement warning at ball.vhd(65): signal \"displayText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "displayText ball.vhd(66) " "VHDL Process Statement warning at ball.vhd(66): signal \"displayText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "displayText ball.vhd(67) " "VHDL Process Statement warning at ball.vhd(67): signal \"displayText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ball_on ball.vhd(32) " "VHDL Process Statement warning at ball.vhd(32): inferring latch(es) for signal or variable \"ball_on\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "initial_click ball.vhd(79) " "VHDL Process Statement warning at ball.vhd(79): signal \"initial_click\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mbL ball.vhd(79) " "VHDL Process Statement warning at ball.vhd(79): signal \"mbL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mbR ball.vhd(79) " "VHDL Process Statement warning at ball.vhd(79): signal \"mbR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488855 "|main_dd|ball:inst141"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_on\[0\] ball.vhd(32) " "Inferred latch for \"ball_on\[0\]\" at ball.vhd(32)" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488857 "|main_dd|ball:inst141"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_on\[1\] ball.vhd(32) " "Inferred latch for \"ball_on\[1\]\" at ball.vhd(32)" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488857 "|main_dd|ball:inst141"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_on\[2\] ball.vhd(32) " "Inferred latch for \"ball_on\[2\]\" at ball.vhd(32)" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488857 "|main_dd|ball:inst141"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_on\[3\] ball.vhd(32) " "Inferred latch for \"ball_on\[3\]\" at ball.vhd(32)" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488857 "|main_dd|ball:inst141"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst1\"" {  } { { "output_files/main_dd.bdf" "inst1" { Schematic "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/output_files/main_dd.bdf" { { -72 160 424 72 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488865 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716110488866 "|main_dd|MOUSE:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488866 "|main_dd|MOUSE:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488866 "|main_dd|MOUSE:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488866 "|main_dd|MOUSE:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488867 "|main_dd|MOUSE:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst4 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst4\"" {  } { { "output_files/main_dd.bdf" "inst4" { Schematic "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/output_files/main_dd.bdf" { { 152 1136 1400 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst4\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst4\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110488922 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716110488922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716110488964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 char_rom:inst4\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"char_rom:inst4\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flappy_text flappy_text:inst3 " "Elaborating entity \"flappy_text\" for hierarchy \"flappy_text:inst3\"" {  } { { "output_files/main_dd.bdf" "inst3" { Schematic "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/output_files/main_dd.bdf" { { 152 856 1120 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488979 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vA flappy_text.vhd(37) " "VHDL Variable Declaration warning at flappy_text.vhd(37): used initial value expression for variable \"vA\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 37 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vB flappy_text.vhd(38) " "VHDL Variable Declaration warning at flappy_text.vhd(38): used initial value expression for variable \"vB\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 38 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vD flappy_text.vhd(40) " "VHDL Variable Declaration warning at flappy_text.vhd(40): used initial value expression for variable \"vD\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 40 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vE flappy_text.vhd(41) " "VHDL Variable Declaration warning at flappy_text.vhd(41): used initial value expression for variable \"vE\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 41 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vF flappy_text.vhd(42) " "VHDL Variable Declaration warning at flappy_text.vhd(42): used initial value expression for variable \"vF\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 42 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vI flappy_text.vhd(45) " "VHDL Variable Declaration warning at flappy_text.vhd(45): used initial value expression for variable \"vI\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 45 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vL flappy_text.vhd(48) " "VHDL Variable Declaration warning at flappy_text.vhd(48): used initial value expression for variable \"vL\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 48 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vN flappy_text.vhd(50) " "VHDL Variable Declaration warning at flappy_text.vhd(50): used initial value expression for variable \"vN\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 50 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vO flappy_text.vhd(51) " "VHDL Variable Declaration warning at flappy_text.vhd(51): used initial value expression for variable \"vO\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 51 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vP flappy_text.vhd(52) " "VHDL Variable Declaration warning at flappy_text.vhd(52): used initial value expression for variable \"vP\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 52 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vR flappy_text.vhd(54) " "VHDL Variable Declaration warning at flappy_text.vhd(54): used initial value expression for variable \"vR\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 54 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vS flappy_text.vhd(55) " "VHDL Variable Declaration warning at flappy_text.vhd(55): used initial value expression for variable \"vS\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 55 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vT flappy_text.vhd(56) " "VHDL Variable Declaration warning at flappy_text.vhd(56): used initial value expression for variable \"vT\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 56 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vU flappy_text.vhd(57) " "VHDL Variable Declaration warning at flappy_text.vhd(57): used initial value expression for variable \"vU\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 57 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488980 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vY flappy_text.vhd(61) " "VHDL Variable Declaration warning at flappy_text.vhd(61): used initial value expression for variable \"vY\" because variable was never assigned a value" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 61 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state flappy_text.vhd(65) " "VHDL Process Statement warning at flappy_text.vhd(65): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state flappy_text.vhd(155) " "VHDL Process Statement warning at flappy_text.vhd(155): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state flappy_text.vhd(177) " "VHDL Process Statement warning at flappy_text.vhd(177): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state flappy_text.vhd(201) " "VHDL Process Statement warning at flappy_text.vhd(201): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "character_address flappy_text.vhd(32) " "VHDL Process Statement warning at flappy_text.vhd(32): inferring latch(es) for signal or variable \"character_address\", which holds its previous value in one or more paths through the process" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_row flappy_text.vhd(32) " "VHDL Process Statement warning at flappy_text.vhd(32): inferring latch(es) for signal or variable \"font_row\", which holds its previous value in one or more paths through the process" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_col flappy_text.vhd(32) " "VHDL Process Statement warning at flappy_text.vhd(32): inferring latch(es) for signal or variable \"font_col\", which holds its previous value in one or more paths through the process" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[0\] flappy_text.vhd(32) " "Inferred latch for \"font_col\[0\]\" at flappy_text.vhd(32)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[1\] flappy_text.vhd(32) " "Inferred latch for \"font_col\[1\]\" at flappy_text.vhd(32)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[2\] flappy_text.vhd(32) " "Inferred latch for \"font_col\[2\]\" at flappy_text.vhd(32)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[0\] flappy_text.vhd(32) " "Inferred latch for \"font_row\[0\]\" at flappy_text.vhd(32)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[1\] flappy_text.vhd(32) " "Inferred latch for \"font_row\[1\]\" at flappy_text.vhd(32)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[2\] flappy_text.vhd(32) " "Inferred latch for \"font_row\[2\]\" at flappy_text.vhd(32)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[0\] flappy_text.vhd(32) " "Inferred latch for \"character_address\[0\]\" at flappy_text.vhd(32)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[1\] flappy_text.vhd(32) " "Inferred latch for \"character_address\[1\]\" at flappy_text.vhd(32)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[2\] flappy_text.vhd(32) " "Inferred latch for \"character_address\[2\]\" at flappy_text.vhd(32)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[3\] flappy_text.vhd(32) " "Inferred latch for \"character_address\[3\]\" at flappy_text.vhd(32)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[4\] flappy_text.vhd(32) " "Inferred latch for \"character_address\[4\]\" at flappy_text.vhd(32)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[5\] flappy_text.vhd(32) " "Inferred latch for \"character_address\[5\]\" at flappy_text.vhd(32)" {  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488981 "|main_dd|flappy_text:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_state_FSM game_state_FSM:inst2 " "Elaborating entity \"game_state_FSM\" for hierarchy \"game_state_FSM:inst2\"" {  } { { "output_files/main_dd.bdf" "inst2" { Schematic "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/output_files/main_dd.bdf" { { 152 488 696 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488982 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset game_state_FSM.vhd(11) " "VHDL Signal Declaration warning at game_state_FSM.vhd(11): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716110488983 "|main_dd|game_state_FSM:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "is_paused game_state_FSM.vhd(14) " "VHDL Signal Declaration warning at game_state_FSM.vhd(14): used implicit default value for signal \"is_paused\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716110488983 "|main_dd|game_state_FSM:inst2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "lastMBL game_state_FSM.vhd(24) " "VHDL Variable Declaration warning at game_state_FSM.vhd(24): used initial value expression for variable \"lastMBL\" because variable was never assigned a value" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 24 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488983 "|main_dd|game_state_FSM:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "onMBLPress game_state_FSM.vhd(25) " "Verilog HDL or VHDL warning at game_state_FSM.vhd(25): object \"onMBLPress\" assigned a value but never read" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716110488983 "|main_dd|game_state_FSM:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "whileMBLDown game_state_FSM.vhd(26) " "Verilog HDL or VHDL warning at game_state_FSM.vhd(26): object \"whileMBLDown\" assigned a value but never read" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716110488983 "|main_dd|game_state_FSM:inst2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "lastMBR game_state_FSM.vhd(27) " "VHDL Variable Declaration warning at game_state_FSM.vhd(27): used initial value expression for variable \"lastMBR\" because variable was never assigned a value" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 27 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488983 "|main_dd|game_state_FSM:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "onMBRPress game_state_FSM.vhd(28) " "Verilog HDL or VHDL warning at game_state_FSM.vhd(28): object \"onMBRPress\" assigned a value but never read" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716110488983 "|main_dd|game_state_FSM:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "whileMBRDown game_state_FSM.vhd(29) " "Verilog HDL or VHDL warning at game_state_FSM.vhd(29): object \"whileMBRDown\" assigned a value but never read" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716110488983 "|main_dd|game_state_FSM:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mode game_state_FSM.vhd(110) " "VHDL Process Statement warning at game_state_FSM.vhd(110): inferring latch(es) for signal or variable \"mode\", which holds its previous value in one or more paths through the process" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716110488983 "|main_dd|game_state_FSM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode game_state_FSM.vhd(110) " "Inferred latch for \"mode\" at game_state_FSM.vhd(110)" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488983 "|main_dd|game_state_FSM:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:inst10 " "Elaborating entity \"pipes\" for hierarchy \"pipes:inst10\"" {  } { { "output_files/main_dd.bdf" "inst10" { Schematic "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/output_files/main_dd.bdf" { { 432 776 984 608 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488985 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe_speed pipes.vhd(31) " "VHDL Signal Declaration warning at pipes.vhd(31): used explicit default value for signal \"pipe_speed\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "running pipes.vhd(34) " "VHDL Signal Declaration warning at pipes.vhd(34): used explicit default value for signal \"running\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "paused pipes.vhd(35) " "VHDL Signal Declaration warning at pipes.vhd(35): used explicit default value for signal \"paused\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "running pipes.vhd(44) " "VHDL Process Statement warning at pipes.vhd(44): signal \"running\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paused pipes.vhd(44) " "VHDL Process Statement warning at pipes.vhd(44): signal \"paused\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_width_end pipes.vhd(58) " "VHDL Process Statement warning at pipes.vhd(58): signal \"pipe_width_end\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_gap pipes.vhd(62) " "VHDL Process Statement warning at pipes.vhd(62): signal \"pipe_gap\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column pipes.vhd(67) " "VHDL Process Statement warning at pipes.vhd(67): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_width_start pipes.vhd(67) " "VHDL Process Statement warning at pipes.vhd(67): signal \"pipe_width_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_width_end pipes.vhd(67) " "VHDL Process Statement warning at pipes.vhd(67): signal \"pipe_width_end\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row pipes.vhd(68) " "VHDL Process Statement warning at pipes.vhd(68): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_height_gap pipes.vhd(68) " "VHDL Process Statement warning at pipes.vhd(68): signal \"pipe_height_gap\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pipe_height_gap pipes.vhd(42) " "VHDL Process Statement warning at pipes.vhd(42): inferring latch(es) for signal or variable \"pipe_height_gap\", which holds its previous value in one or more paths through the process" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paused pipes.vhd(78) " "VHDL Process Statement warning at pipes.vhd(78): signal \"paused\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[0\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[0\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[1\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[1\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[2\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[2\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[3\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[3\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[4\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[4\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[5\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[5\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[6\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[6\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[7\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[7\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[8\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[8\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[9\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[9\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[10\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[10\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[11\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[11\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[12\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[12\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[13\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[13\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[14\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[14\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[15\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[15\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[16\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[16\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488986 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[17\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[17\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[18\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[18\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[19\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[19\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[20\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[20\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[21\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[21\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[22\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[22\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[23\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[23\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[24\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[24\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[25\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[25\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[26\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[26\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[27\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[27\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[28\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[28\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[29\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[29\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[30\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[30\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_height_gap\[31\] pipes.vhd(42) " "Inferred latch for \"pipe_height_gap\[31\]\" at pipes.vhd(42)" {  } { { "pipes.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/pipes.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110488987 "|main_dd|pipes:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:inst39 " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:inst39\"" {  } { { "output_files/main_dd.bdf" "inst39" { Schematic "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/output_files/main_dd.bdf" { { 544 464 624 624 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst77 " "Elaborating entity \"timer\" for hierarchy \"timer:inst77\"" {  } { { "output_files/main_dd.bdf" "inst77" { Schematic "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/output_files/main_dd.bdf" { { 552 1408 1608 696 "inst77" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488990 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vQ1 timer.vhdl(102) " "VHDL Process Statement warning at timer.vhdl(102): signal \"vQ1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhdl" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/timer.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488991 "|main_dd|timer:inst77"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vQ2 timer.vhdl(102) " "VHDL Process Statement warning at timer.vhdl(102): signal \"vQ2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhdl" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/timer.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488991 "|main_dd|timer:inst77"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vQ3 timer.vhdl(102) " "VHDL Process Statement warning at timer.vhdl(102): signal \"vQ3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhdl" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/timer.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488991 "|main_dd|timer:inst77"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider timer:inst77\|ClockDivider:dummy " "Elaborating entity \"ClockDivider\" for hierarchy \"timer:inst77\|ClockDivider:dummy\"" {  } { { "timer.vhdl" "dummy" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/timer.vhdl" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDCounter timer:inst77\|BCDCounter:dummy2 " "Elaborating entity \"BCDCounter\" for hierarchy \"timer:inst77\|BCDCounter:dummy2\"" {  } { { "timer.vhdl" "dummy2" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/timer.vhdl" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488993 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minNum BCDCounter.vhdl(21) " "VHDL Process Statement warning at BCDCounter.vhdl(21): signal \"minNum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhdl" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/BCDCounter.vhdl" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716110488994 "|main_dd|timer:inst7|BCDCounter:dummy2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2SevenSeg timer:inst77\|BCD2SevenSeg:dummy5 " "Elaborating entity \"BCD2SevenSeg\" for hierarchy \"timer:inst77\|BCD2SevenSeg:dummy5\"" {  } { { "timer.vhdl" "dummy5" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/timer.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110488997 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ball:inst141\|ball_on\[0\] ball:inst141\|ball_on\[1\] " "Duplicate LATCH primitive \"ball:inst141\|ball_on\[0\]\" merged with LATCH primitive \"ball:inst141\|ball_on\[1\]\"" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110489497 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ball:inst141\|ball_on\[2\] ball:inst141\|ball_on\[1\] " "Duplicate LATCH primitive \"ball:inst141\|ball_on\[2\]\" merged with LATCH primitive \"ball:inst141\|ball_on\[1\]\"" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110489497 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ball:inst141\|ball_on\[3\] ball:inst141\|ball_on\[1\] " "Duplicate LATCH primitive \"ball:inst141\|ball_on\[3\]\" merged with LATCH primitive \"ball:inst141\|ball_on\[1\]\"" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716110489497 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1716110489497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst3\|font_col\[2\] " "Latch flappy_text:inst3\|font_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst33\|pixel_row\[5\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst33\|pixel_row\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/vga_sync.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716110489497 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716110489497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst3\|font_col\[1\] " "Latch flappy_text:inst3\|font_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst33\|pixel_row\[5\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst33\|pixel_row\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/vga_sync.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716110489497 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716110489497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst3\|font_row\[0\] " "Latch flappy_text:inst3\|font_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst33\|pixel_row\[5\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst33\|pixel_row\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/vga_sync.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716110489497 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716110489497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst3\|font_row\[1\] " "Latch flappy_text:inst3\|font_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst33\|pixel_row\[5\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst33\|pixel_row\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/vga_sync.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716110489498 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716110489498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst3\|font_row\[2\] " "Latch flappy_text:inst3\|font_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst33\|pixel_row\[5\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst33\|pixel_row\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/vga_sync.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716110489498 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716110489498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst3\|character_address\[0\] " "Latch flappy_text:inst3\|character_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_state_FSM:inst2\|state.intro " "Ports D and ENA on the latch are fed by the same signal game_state_FSM:inst2\|state.intro" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716110489498 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716110489498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst3\|character_address\[1\] " "Latch flappy_text:inst3\|character_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_state_FSM:inst2\|state.intro " "Ports D and ENA on the latch are fed by the same signal game_state_FSM:inst2\|state.intro" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716110489498 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716110489498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst3\|character_address\[2\] " "Latch flappy_text:inst3\|character_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_state_FSM:inst2\|state.intro " "Ports D and ENA on the latch are fed by the same signal game_state_FSM:inst2\|state.intro" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716110489498 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716110489498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst3\|character_address\[3\] " "Latch flappy_text:inst3\|character_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_state_FSM:inst2\|state.intro " "Ports D and ENA on the latch are fed by the same signal game_state_FSM:inst2\|state.intro" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716110489498 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716110489498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst3\|character_address\[4\] " "Latch flappy_text:inst3\|character_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_state_FSM:inst2\|state.intro " "Ports D and ENA on the latch are fed by the same signal game_state_FSM:inst2\|state.intro" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716110489498 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716110489498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst3\|character_address\[5\] " "Latch flappy_text:inst3\|character_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_state_FSM:inst2\|state.intro " "Ports D and ENA on the latch are fed by the same signal game_state_FSM:inst2\|state.intro" {  } { { "game_state_FSM.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/game_state_FSM.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716110489498 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716110489498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flappy_text:inst3\|font_col\[0\] " "Latch flappy_text:inst3\|font_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst33\|pixel_row\[5\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst33\|pixel_row\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/vga_sync.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716110489498 ""}  } { { "flappy_text.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/flappy_text.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716110489498 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716110489499 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716110489499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716110489935 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:inst141\|ball_y_pos\[8\] High " "Register ball:inst141\|ball_y_pos\[8\] will power up to High" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 82 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716110490017 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:inst141\|ball_y_pos\[7\] High " "Register ball:inst141\|ball_y_pos\[7\] will power up to High" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 82 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716110490017 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:inst141\|ball_y_pos\[6\] Low " "Register ball:inst141\|ball_y_pos\[6\] will power up to Low" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 82 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716110490017 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:inst141\|ball_y_pos\[5\] Low " "Register ball:inst141\|ball_y_pos\[5\] will power up to Low" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 82 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716110490017 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:inst141\|ball_y_pos\[4\] High " "Register ball:inst141\|ball_y_pos\[4\] will power up to High" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 82 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716110490017 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:inst141\|ball_y_pos\[2\] Low " "Register ball:inst141\|ball_y_pos\[2\] will power up to Low" {  } { { "ball.vhd" "" { Text "C:/Users/lemry/Documents/COMPSYS305-2024-TEAM15/src/main/D_H/ball.vhd" 82 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716110490017 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1716110490017 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716110490164 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716110490179 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716110490179 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716110490330 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716110490330 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DP_CLK:inst\|DP_CLK_0002:dp_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716110490365 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716110490365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "698 " "Implemented 698 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716110490413 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716110490413 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716110490413 ""} { "Info" "ICUT_CUT_TM_LCELLS" "637 " "Implemented 637 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716110490413 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716110490413 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716110490413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716110490413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4949 " "Peak virtual memory: 4949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716110490434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 21:21:30 2024 " "Processing ended: Sun May 19 21:21:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716110490434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716110490434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716110490434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716110490434 ""}
