#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002537c151ae0 .scope module, "tb_cpu" "tb_cpu" 2 4;
 .timescale -9 -9;
P_000002537c2292b0 .param/l "AWIDTH" 0 2 8, +C4<00000000000000000000000000000101>;
P_000002537c2292e8 .param/l "WIDTH_DATA" 0 2 7, +C4<00000000000000000000000000100000>;
v000002537c1c21a0_0 .net "address_memory_data", 9 0, v000002537c1c30a0_0;  1 drivers
v000002537c1c24c0_0 .net "address_memory_inst", 4 0, v000002537c1c3500_0;  1 drivers
v000002537c1c2740_0 .var "clk", 0 0;
v000002537c1c2a60_0 .var "instruction", 31 0;
v000002537c1c2ce0_0 .var "memory_data_in", 31 0;
v000002537c1c31e0_0 .net "memory_data_out", 31 0, v000002537c1c2d80_0;  1 drivers
v000002537c1c2560_0 .net "op_ALU", 3 0, v000002537c1c2240_0;  1 drivers
v000002537c1c3f00_0 .net "operand_a", 31 0, v000002537c1c3960_0;  1 drivers
v000002537c1c3280_0 .net "operand_b", 31 0, v000002537c1c2e20_0;  1 drivers
v000002537c1c3320_0 .net "read_data_enable", 0 0, v000002537c1c2420_0;  1 drivers
v000002537c1c3a00_0 .net "read_inst_enable", 0 0, v000002537c1c2ec0_0;  1 drivers
v000002537c1c3d20_0 .var "reset", 0 0;
v000002537c1c3aa0_0 .var "result_alu", 31 0;
v000002537c1c3b40_0 .net "write_data_enable", 0 0, v000002537c1c27e0_0;  1 drivers
S_000002537c151c70 .scope module, "u_cpu" "cpu" 2 27, 3 4 0, S_000002537c151ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 5 "address_memory_inst";
    .port_info 4 /OUTPUT 1 "read_inst_enable";
    .port_info 5 /OUTPUT 32 "memory_data_out";
    .port_info 6 /INPUT 32 "memory_data_in";
    .port_info 7 /OUTPUT 1 "read_data_enable";
    .port_info 8 /OUTPUT 1 "write_data_enable";
    .port_info 9 /OUTPUT 10 "address_memory_data";
    .port_info 10 /INPUT 32 "result_alu";
    .port_info 11 /OUTPUT 32 "operand_a";
    .port_info 12 /OUTPUT 32 "operand_b";
    .port_info 13 /OUTPUT 4 "op_ALU";
    .port_info 14 /INPUT 1 "stack_full_operations";
    .port_info 15 /INPUT 32 "stack_data_out_operations";
    .port_info 16 /OUTPUT 1 "stack_push_operations";
    .port_info 17 /OUTPUT 1 "stack_pop_operations";
    .port_info 18 /OUTPUT 32 "stack_data_in_operations";
    .port_info 19 /INPUT 1 "stack_full_subroutines";
    .port_info 20 /INPUT 32 "stack_data_out_subroutines";
    .port_info 21 /OUTPUT 1 "stack_push_subroutines";
    .port_info 22 /OUTPUT 1 "stack_pop_subroutines";
    .port_info 23 /OUTPUT 32 "stack_data_in_subroutines";
P_000002537c16db50 .param/l "ADD" 1 3 46, +C4<00000000000000000000000000000100>;
P_000002537c16db88 .param/l "AND" 1 3 50, +C4<00000000000000000000000000001000>;
P_000002537c16dbc0 .param/l "AWIDTH" 0 3 5, +C4<00000000000000000000000000000101>;
P_000002537c16dbf8 .param/l "CALL" 1 3 62, +C4<00000000000000000000000000010100>;
P_000002537c16dc30 .param/l "CMP" 1 3 54, +C4<00000000000000000000000000001100>;
P_000002537c16dc68 .param/l "CMP_IF_EQ" 1 3 79, +C4<00000000000000000000000000001111>;
P_000002537c16dca0 .param/l "CMP_IF_GE" 1 3 85, +C4<00000000000000000000000000010101>;
P_000002537c16dcd8 .param/l "CMP_IF_GT" 1 3 81, +C4<00000000000000000000000000010001>;
P_000002537c16dd10 .param/l "CMP_IF_LE" 1 3 87, +C4<00000000000000000000000000010111>;
P_000002537c16dd48 .param/l "CMP_IF_LT" 1 3 83, +C4<00000000000000000000000000010011>;
P_000002537c16dd80 .param/l "DECODE" 1 3 69, +C4<00000000000000000000000000000011>;
P_000002537c16ddb8 .param/l "DIV" 1 3 49, +C4<00000000000000000000000000000111>;
P_000002537c16ddf0 .param/l "ENABLE_WRITE_DATA" 1 3 76, +C4<00000000000000000000000000001011>;
P_000002537c16de28 .param/l "GET_DATA" 1 3 74, +C4<00000000000000000000000000001000>;
P_000002537c16de60 .param/l "GET_INST" 1 3 67, +C4<00000000000000000000000000000001>;
P_000002537c16de98 .param/l "GOTO" 1 3 56, +C4<00000000000000000000000000001110>;
P_000002537c16ded0 .param/l "IF_EQ" 1 3 57, +C4<00000000000000000000000000001111>;
P_000002537c16df08 .param/l "IF_GE" 1 3 60, +C4<00000000000000000000000000010010>;
P_000002537c16df40 .param/l "IF_GT" 1 3 58, +C4<00000000000000000000000000010000>;
P_000002537c16df78 .param/l "IF_LE" 1 3 61, +C4<00000000000000000000000000010011>;
P_000002537c16dfb0 .param/l "IF_LT" 1 3 59, +C4<00000000000000000000000000010001>;
P_000002537c16dfe8 .param/l "LOAD_INST" 1 3 66, +C4<00000000000000000000000000000000>;
P_000002537c16e020 .param/l "MUL" 1 3 48, +C4<00000000000000000000000000000110>;
P_000002537c16e058 .param/l "NAND" 1 3 51, +C4<00000000000000000000000000001001>;
P_000002537c16e090 .param/l "NOT" 1 3 55, +C4<00000000000000000000000000001101>;
P_000002537c16e0c8 .param/l "OP_ALU" 1 3 72, +C4<00000000000000000000000000000110>;
P_000002537c16e100 .param/l "OR" 1 3 52, +C4<00000000000000000000000000001010>;
P_000002537c16e138 .param/l "PCOUNTER_INC" 1 3 68, +C4<00000000000000000000000000000010>;
P_000002537c16e170 .param/l "POP" 1 3 45, +C4<00000000000000000000000000000011>;
P_000002537c16e1a8 .param/l "POP_IF_EQ" 1 3 78, +C4<00000000000000000000000000001110>;
P_000002537c16e1e0 .param/l "POP_IF_GE" 1 3 84, +C4<00000000000000000000000000010100>;
P_000002537c16e218 .param/l "POP_IF_GT" 1 3 80, +C4<00000000000000000000000000010000>;
P_000002537c16e250 .param/l "POP_IF_LE" 1 3 86, +C4<00000000000000000000000000010110>;
P_000002537c16e288 .param/l "POP_IF_LT" 1 3 82, +C4<00000000000000000000000000010010>;
P_000002537c16e2c0 .param/l "POP_SUBROUTINE" 1 3 89, +C4<00000000000000000000000000011001>;
P_000002537c16e2f8 .param/l "POP_TEMP1" 1 3 70, +C4<00000000000000000000000000000100>;
P_000002537c16e330 .param/l "POP_TEMP2" 1 3 71, +C4<00000000000000000000000000000101>;
P_000002537c16e368 .param/l "PUSH" 1 3 42, +C4<00000000000000000000000000000000>;
P_000002537c16e3a0 .param/l "PUSH_I" 1 3 43, +C4<00000000000000000000000000000001>;
P_000002537c16e3d8 .param/l "PUSH_M" 1 3 75, +C4<00000000000000000000000000001001>;
P_000002537c16e410 .param/l "PUSH_OP_RESULT" 1 3 73, +C4<00000000000000000000000000000111>;
P_000002537c16e448 .param/l "PUSH_SUBROUTINE" 1 3 88, +C4<00000000000000000000000000011000>;
P_000002537c16e480 .param/l "PUSH_T" 1 3 44, +C4<00000000000000000000000000000010>;
P_000002537c16e4b8 .param/l "RET" 1 3 63, +C4<00000000000000000000000000010101>;
P_000002537c16e4f0 .param/l "SUB" 1 3 47, +C4<00000000000000000000000000000101>;
P_000002537c16e528 .param/l "UPDATE_PCOUNTER" 1 3 90, +C4<00000000000000000000000000011010>;
P_000002537c16e560 .param/l "WIDTH_DATA" 0 3 5, +C4<00000000000000000000000000100000>;
P_000002537c16e598 .param/l "WRITE_DATA" 1 3 77, +C4<00000000000000000000000000001101>;
P_000002537c16e5d0 .param/l "XOR" 1 3 53, +C4<00000000000000000000000000001011>;
v000002537c238ae0_0 .var "TOS", 31 0;
v000002537c1c3460_0 .var "Temp1", 31 0;
v000002537c1c30a0_0 .var "address_memory_data", 9 0;
v000002537c1c3500_0 .var "address_memory_inst", 4 0;
v000002537c1c3000_0 .net "clk", 0 0, v000002537c1c2740_0;  1 drivers
v000002537c1c35a0_0 .net "instruction", 31 0, v000002537c1c2a60_0;  1 drivers
v000002537c1c3640_0 .net "memory_data_in", 31 0, v000002537c1c2ce0_0;  1 drivers
v000002537c1c2d80_0 .var "memory_data_out", 31 0;
v000002537c1c36e0_0 .var "next_state", 5 0;
v000002537c1c2240_0 .var "op_ALU", 3 0;
v000002537c1c2060_0 .var "operand", 26 0;
v000002537c1c3960_0 .var "operand_a", 31 0;
v000002537c1c2e20_0 .var "operand_b", 31 0;
v000002537c1c22e0_0 .var "operation", 4 0;
v000002537c1c38c0_0 .var "pcounter", 4 0;
v000002537c1c2420_0 .var "read_data_enable", 0 0;
v000002537c1c2ec0_0 .var "read_inst_enable", 0 0;
v000002537c1c2b00_0 .net "reset", 0 0, v000002537c1c3d20_0;  1 drivers
RS_000002537c1716c8 .resolv tri, v000002537c15bd30_0, v000002537c1c3aa0_0;
v000002537c1c29c0_0 .net8 "result_alu", 31 0, RS_000002537c1716c8;  2 drivers
v000002537c1c3140_0 .var "stack_data_in_operations", 31 0;
v000002537c1c3820_0 .var "stack_data_in_subroutines", 31 0;
v000002537c1c2f60_0 .net "stack_data_out_operations", 31 0, v000002537c238b80_0;  1 drivers
v000002537c1c33c0_0 .net "stack_data_out_subroutines", 31 0, v000002537c238c20_0;  1 drivers
v000002537c1c3e60_0 .net "stack_full_operations", 0 0, L_000002537c1c3be0;  1 drivers
v000002537c1c2100_0 .net "stack_full_subroutines", 0 0, L_000002537c1c3c80;  1 drivers
v000002537c1c2380_0 .var "stack_pop_operations", 0 0;
v000002537c1c3780_0 .var "stack_pop_subroutines", 0 0;
v000002537c1c2920_0 .var "stack_push_operations", 0 0;
v000002537c1c2ba0_0 .var "stack_push_subroutines", 0 0;
v000002537c1c2c40_0 .var "state", 5 0;
v000002537c1c27e0_0 .var "write_data_enable", 0 0;
E_000002537c16aae0/0 .event anyedge, v000002537c1c2c40_0, v000002537c1c38c0_0, v000002537c1c22e0_0, v000002537c1c2060_0;
E_000002537c16aae0/1 .event anyedge, v000002537c1c3460_0, v000002537c238b80_0, v000002537c15bd30_0, v000002537c1c3640_0;
E_000002537c16aae0/2 .event anyedge, v000002537c238ae0_0, v000002537c238c20_0;
E_000002537c16aae0 .event/or E_000002537c16aae0/0, E_000002537c16aae0/1, E_000002537c16aae0/2;
E_000002537c16afe0 .event anyedge, v000002537c1c35a0_0;
L_000002537c1c2600 .part v000002537c1c2a60_0, 27, 5;
S_000002537c11b380 .scope module, "alu_cpu" "alu" 3 96, 4 1 0, S_000002537c151c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 5 "op_code";
    .port_info 3 /OUTPUT 32 "result";
P_000002537c123ae0 .param/l "ADD" 1 4 13, +C4<00000000000000000000000000000100>;
P_000002537c123b18 .param/l "AND" 1 4 17, +C4<00000000000000000000000000001000>;
P_000002537c123b50 .param/l "CMP" 1 4 21, +C4<00000000000000000000000000001100>;
P_000002537c123b88 .param/l "DIV" 1 4 16, +C4<00000000000000000000000000000111>;
P_000002537c123bc0 .param/l "MUL" 1 4 15, +C4<00000000000000000000000000000110>;
P_000002537c123bf8 .param/l "NAND" 1 4 18, +C4<00000000000000000000000000001001>;
P_000002537c123c30 .param/l "NOT" 1 4 22, +C4<00000000000000000000000000001101>;
P_000002537c123c68 .param/l "OR" 1 4 19, +C4<00000000000000000000000000001010>;
P_000002537c123ca0 .param/l "SUB" 1 4 14, +C4<00000000000000000000000000000101>;
P_000002537c123cd8 .param/l "WIDTH_DATA" 0 4 2, +C4<00000000000000000000000000100000>;
P_000002537c123d10 .param/l "XOR" 1 4 20, +C4<00000000000000000000000000001011>;
v000002537c160680_0 .net "op_code", 4 0, L_000002537c1c2600;  1 drivers
v000002537c15d330_0 .net "operand_a", 31 0, v000002537c1c3960_0;  alias, 1 drivers
v000002537c160540_0 .net "operand_b", 31 0, v000002537c1c2e20_0;  alias, 1 drivers
v000002537c15bd30_0 .var "result", 31 0;
E_000002537c16aa60 .event anyedge, v000002537c160680_0, v000002537c15d330_0, v000002537c160540_0;
S_000002537c123d50 .scope module, "stack_operations" "stack" 3 104, 5 1 0, S_000002537c151c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_000002537c22a8b0 .param/l "DEPTH" 0 5 2, +C4<00000000000000000000000000100000>;
P_000002537c22a8e8 .param/l "WIDTH_DATA" 0 5 2, +C4<00000000000000000000000000100000>;
L_000002537c2390a8 .functor BUFT 1, C4<00000000000000000000001111111111>, C4<0>, C4<0>, C4<0>;
v000002537c0e2ed0_0 .net/2u *"_ivl_0", 31 0, L_000002537c2390a8;  1 drivers
L_000002537c2390f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002537c156f80_0 .net/2u *"_ivl_4", 31 0, L_000002537c2390f0;  1 drivers
v000002537c238d60_0 .net "clk", 0 0, v000002537c1c2740_0;  alias, 1 drivers
v000002537c238900_0 .net "data_in", 31 0, v000002537c1c3140_0;  1 drivers
v000002537c238b80_0 .var "data_out", 31 0;
v000002537c238400_0 .net "empty", 0 0, L_000002537c1c26a0;  1 drivers
v000002537c238180_0 .net "full", 0 0, L_000002537c1c3be0;  alias, 1 drivers
v000002537c238cc0_0 .net "pop", 0 0, v000002537c1c2380_0;  1 drivers
v000002537c238f40_0 .net "push", 0 0, v000002537c1c2920_0;  1 drivers
v000002537c238a40_0 .net "reset", 0 0, v000002537c1c3d20_0;  alias, 1 drivers
v000002537c238e00 .array "stack", 0 31, 31 0;
v000002537c238ea0_0 .var "topPositionStack", 31 0;
v000002537c2389a0_0 .var "topPositionStack_next", 31 0;
E_000002537c16a7a0 .event posedge, v000002537c238d60_0;
E_000002537c16a8e0/0 .event anyedge, v000002537c238f40_0, v000002537c238180_0, v000002537c238ea0_0, v000002537c238cc0_0;
E_000002537c16a8e0/1 .event anyedge, v000002537c238400_0;
E_000002537c16a8e0 .event/or E_000002537c16a8e0/0, E_000002537c16a8e0/1;
L_000002537c1c3be0 .cmp/eq 32, v000002537c238ea0_0, L_000002537c2390a8;
L_000002537c1c26a0 .cmp/eq 32, v000002537c238ea0_0, L_000002537c2390f0;
S_000002537c0e28b0 .scope module, "stack_subroutines" "stack" 3 115, 5 1 0, S_000002537c151c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_000002537c22ad30 .param/l "DEPTH" 0 5 2, +C4<00000000000000000000000000100000>;
P_000002537c22ad68 .param/l "WIDTH_DATA" 0 5 2, +C4<00000000000000000000000000100000>;
L_000002537c239138 .functor BUFT 1, C4<00000000000000000000001111111111>, C4<0>, C4<0>, C4<0>;
v000002537c238fe0_0 .net/2u *"_ivl_0", 31 0, L_000002537c239138;  1 drivers
L_000002537c239180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002537c2380e0_0 .net/2u *"_ivl_4", 31 0, L_000002537c239180;  1 drivers
v000002537c2385e0_0 .net "clk", 0 0, v000002537c1c2740_0;  alias, 1 drivers
v000002537c2384a0_0 .net "data_in", 31 0, v000002537c1c3820_0;  1 drivers
v000002537c238c20_0 .var "data_out", 31 0;
v000002537c238860_0 .net "empty", 0 0, L_000002537c1c3dc0;  1 drivers
v000002537c238220_0 .net "full", 0 0, L_000002537c1c3c80;  alias, 1 drivers
v000002537c2382c0_0 .net "pop", 0 0, v000002537c1c3780_0;  1 drivers
v000002537c238360_0 .net "push", 0 0, v000002537c1c2ba0_0;  1 drivers
v000002537c238680_0 .net "reset", 0 0, v000002537c1c3d20_0;  alias, 1 drivers
v000002537c238540 .array "stack", 0 31, 31 0;
v000002537c238720_0 .var "topPositionStack", 31 0;
v000002537c2387c0_0 .var "topPositionStack_next", 31 0;
E_000002537c16aea0/0 .event anyedge, v000002537c238360_0, v000002537c238220_0, v000002537c238720_0, v000002537c2382c0_0;
E_000002537c16aea0/1 .event anyedge, v000002537c238860_0;
E_000002537c16aea0 .event/or E_000002537c16aea0/0, E_000002537c16aea0/1;
L_000002537c1c3c80 .cmp/eq 32, v000002537c238720_0, L_000002537c239138;
L_000002537c1c3dc0 .cmp/eq 32, v000002537c238720_0, L_000002537c239180;
    .scope S_000002537c11b380;
T_0 ;
    %wait E_000002537c16aa60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002537c15bd30_0, 0, 32;
    %load/vec4 v000002537c160680_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002537c15bd30_0, 0, 32;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v000002537c15d330_0;
    %load/vec4 v000002537c160540_0;
    %add;
    %store/vec4 v000002537c15bd30_0, 0, 32;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v000002537c15d330_0;
    %load/vec4 v000002537c160540_0;
    %sub;
    %store/vec4 v000002537c15bd30_0, 0, 32;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v000002537c15d330_0;
    %load/vec4 v000002537c160540_0;
    %mul;
    %store/vec4 v000002537c15bd30_0, 0, 32;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v000002537c160540_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %load/vec4 v000002537c15d330_0;
    %load/vec4 v000002537c160540_0;
    %div;
    %store/vec4 v000002537c15bd30_0, 0, 32;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002537c15bd30_0, 0, 32;
T_0.12 ;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v000002537c15d330_0;
    %load/vec4 v000002537c160540_0;
    %and;
    %store/vec4 v000002537c15bd30_0, 0, 32;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v000002537c15d330_0;
    %load/vec4 v000002537c160540_0;
    %and;
    %inv;
    %store/vec4 v000002537c15bd30_0, 0, 32;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v000002537c15d330_0;
    %load/vec4 v000002537c160540_0;
    %or;
    %store/vec4 v000002537c15bd30_0, 0, 32;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v000002537c15d330_0;
    %inv;
    %store/vec4 v000002537c15bd30_0, 0, 32;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v000002537c15d330_0;
    %load/vec4 v000002537c160540_0;
    %cmp/e;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002537c15bd30_0, 0, 32;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v000002537c160540_0;
    %load/vec4 v000002537c15d330_0;
    %cmp/u;
    %jmp/0xz  T_0.15, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002537c15bd30_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002537c15bd30_0, 0, 32;
T_0.16 ;
T_0.14 ;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002537c123d50;
T_1 ;
    %wait E_000002537c16a7a0;
    %load/vec4 v000002537c238a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002537c238ea0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002537c238f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000002537c238180_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002537c238900_0;
    %ix/getv 3, v000002537c238ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002537c238e00, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002537c238cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v000002537c238400_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v000002537c238ea0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002537c238e00, 4;
    %assign/vec4 v000002537c238b80_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002537c123d50;
T_2 ;
    %wait E_000002537c16a8e0;
    %load/vec4 v000002537c238f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000002537c238180_0;
    %nor/r;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002537c238ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002537c2389a0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002537c238cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.5, 9;
    %load/vec4 v000002537c238400_0;
    %nor/r;
    %and;
T_2.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v000002537c238ea0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002537c2389a0_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000002537c238ea0_0;
    %store/vec4 v000002537c2389a0_0, 0, 32;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002537c123d50;
T_3 ;
    %wait E_000002537c16a7a0;
    %load/vec4 v000002537c238a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002537c2389a0_0;
    %assign/vec4 v000002537c238ea0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002537c0e28b0;
T_4 ;
    %wait E_000002537c16a7a0;
    %load/vec4 v000002537c238680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002537c238720_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002537c238360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v000002537c238220_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002537c2384a0_0;
    %ix/getv 3, v000002537c238720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002537c238540, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002537c2382c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %load/vec4 v000002537c238860_0;
    %nor/r;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v000002537c238720_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002537c238540, 4;
    %assign/vec4 v000002537c238c20_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002537c0e28b0;
T_5 ;
    %wait E_000002537c16aea0;
    %load/vec4 v000002537c238360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002537c238220_0;
    %nor/r;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002537c238720_0;
    %addi 1, 0, 32;
    %store/vec4 v000002537c2387c0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002537c2382c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.5, 9;
    %load/vec4 v000002537c238860_0;
    %nor/r;
    %and;
T_5.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v000002537c238720_0;
    %subi 1, 0, 32;
    %store/vec4 v000002537c2387c0_0, 0, 32;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000002537c238720_0;
    %store/vec4 v000002537c2387c0_0, 0, 32;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002537c0e28b0;
T_6 ;
    %wait E_000002537c16a7a0;
    %load/vec4 v000002537c238680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002537c2387c0_0;
    %assign/vec4 v000002537c238720_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002537c151c70;
T_7 ;
    %wait E_000002537c16afe0;
    %load/vec4 v000002537c1c35a0_0;
    %parti/s 5, 31, 6;
    %store/vec4 v000002537c1c22e0_0, 0, 5;
    %load/vec4 v000002537c1c35a0_0;
    %parti/s 27, 0, 2;
    %store/vec4 v000002537c1c2060_0, 0, 27;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002537c151c70;
T_8 ;
    %wait E_000002537c16a7a0;
    %load/vec4 v000002537c1c2b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002537c1c2c40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002537c1c38c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002537c1c36e0_0;
    %assign/vec4 v000002537c1c2c40_0, 0;
    %load/vec4 v000002537c1c36e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %load/vec4 v000002537c1c38c0_0;
    %assign/vec4 v000002537c1c38c0_0, 0;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000002537c1c38c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002537c1c38c0_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002537c151c70;
T_9 ;
    %wait E_000002537c16aae0;
    %load/vec4 v000002537c1c2c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %jmp T_9.25;
T_9.0 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c38c0_0;
    %store/vec4 v000002537c1c3500_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2ec0_0, 0, 1;
    %jmp T_9.25;
T_9.1 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c2ec0_0, 0, 1;
    %jmp T_9.25;
T_9.2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c2920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c27e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c2920_0, 0, 1;
    %jmp T_9.25;
T_9.3 ;
    %load/vec4 v000002537c1c22e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.36, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.37, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.38, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.39, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.40, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.41, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.42, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_9.43, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_9.44, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_9.45, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_9.46, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_9.47, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %jmp T_9.49;
T_9.26 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2420_0, 0, 1;
    %load/vec4 v000002537c1c2060_0;
    %pad/u 10;
    %store/vec4 v000002537c1c30a0_0, 0, 10;
    %jmp T_9.49;
T_9.27 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2060_0;
    %pad/u 32;
    %store/vec4 v000002537c1c3140_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2920_0, 0, 1;
    %jmp T_9.49;
T_9.28 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c3460_0;
    %store/vec4 v000002537c1c3140_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2920_0, 0, 1;
    %jmp T_9.49;
T_9.29 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2f60_0;
    %store/vec4 v000002537c238ae0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %jmp T_9.49;
T_9.30 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %jmp T_9.49;
T_9.31 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %jmp T_9.49;
T_9.32 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %jmp T_9.49;
T_9.33 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %jmp T_9.49;
T_9.34 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %jmp T_9.49;
T_9.35 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %jmp T_9.49;
T_9.36 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %jmp T_9.49;
T_9.37 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %jmp T_9.49;
T_9.38 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %jmp T_9.49;
T_9.39 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %jmp T_9.49;
T_9.40 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2060_0;
    %pad/u 5;
    %assign/vec4 v000002537c1c38c0_0, 0;
    %jmp T_9.49;
T_9.41 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %jmp T_9.49;
T_9.42 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %jmp T_9.49;
T_9.43 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %jmp T_9.49;
T_9.44 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %jmp T_9.49;
T_9.45 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %jmp T_9.49;
T_9.46 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c38c0_0;
    %pad/u 32;
    %store/vec4 v000002537c1c3820_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2ba0_0, 0, 1;
    %jmp T_9.49;
T_9.47 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c3780_0, 0, 1;
    %jmp T_9.49;
T_9.49 ;
    %pop/vec4 1;
    %jmp T_9.25;
T_9.4 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2f60_0;
    %store/vec4 v000002537c1c3960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %jmp T_9.25;
T_9.5 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2f60_0;
    %store/vec4 v000002537c1c2e20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %jmp T_9.25;
T_9.6 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c22e0_0;
    %pad/u 4;
    %store/vec4 v000002537c1c2240_0, 0, 4;
    %jmp T_9.25;
T_9.7 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c29c0_0;
    %store/vec4 v000002537c1c3140_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2920_0, 0, 1;
    %jmp T_9.25;
T_9.8 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c2920_0, 0, 1;
    %jmp T_9.25;
T_9.9 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c3640_0;
    %store/vec4 v000002537c1c3140_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c2920_0, 0, 1;
    %jmp T_9.25;
T_9.10 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c27e0_0, 0, 1;
    %jmp T_9.25;
T_9.11 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c238ae0_0;
    %store/vec4 v000002537c1c2d80_0, 0, 32;
    %jmp T_9.25;
T_9.12 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2f60_0;
    %store/vec4 v000002537c1c3460_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %jmp T_9.25;
T_9.13 ;
    %load/vec4 v000002537c1c3460_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.50, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2060_0;
    %pad/u 5;
    %store/vec4 v000002537c1c38c0_0, 0, 5;
    %jmp T_9.51;
T_9.50 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
T_9.51 ;
    %jmp T_9.25;
T_9.14 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2f60_0;
    %store/vec4 v000002537c1c3460_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %jmp T_9.25;
T_9.15 ;
    %load/vec4 v000002537c1c3460_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.52, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2060_0;
    %pad/u 5;
    %store/vec4 v000002537c1c38c0_0, 0, 5;
    %jmp T_9.53;
T_9.52 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
T_9.53 ;
    %jmp T_9.25;
T_9.16 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2f60_0;
    %store/vec4 v000002537c1c3460_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %jmp T_9.25;
T_9.17 ;
    %load/vec4 v000002537c1c3460_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_9.54, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2060_0;
    %pad/u 5;
    %store/vec4 v000002537c1c38c0_0, 0, 5;
    %jmp T_9.55;
T_9.54 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
T_9.55 ;
    %jmp T_9.25;
T_9.18 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2f60_0;
    %store/vec4 v000002537c1c3460_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %jmp T_9.25;
T_9.19 ;
    %load/vec4 v000002537c1c3460_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.56, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2060_0;
    %pad/u 5;
    %store/vec4 v000002537c1c38c0_0, 0, 5;
    %jmp T_9.57;
T_9.56 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
T_9.57 ;
    %jmp T_9.25;
T_9.20 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2f60_0;
    %store/vec4 v000002537c1c3460_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c2380_0, 0, 1;
    %jmp T_9.25;
T_9.21 ;
    %load/vec4 v000002537c1c3460_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_9.58, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2060_0;
    %pad/u 5;
    %store/vec4 v000002537c1c38c0_0, 0, 5;
    %jmp T_9.59;
T_9.58 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
T_9.59 ;
    %jmp T_9.25;
T_9.22 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c2ba0_0, 0, 1;
    %jmp T_9.25;
T_9.23 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c33c0_0;
    %pad/u 27;
    %store/vec4 v000002537c1c2060_0, 0, 27;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c3780_0, 0, 1;
    %jmp T_9.25;
T_9.24 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002537c1c36e0_0, 0, 6;
    %load/vec4 v000002537c1c2060_0;
    %pad/u 5;
    %store/vec4 v000002537c1c38c0_0, 0, 5;
    %jmp T_9.25;
T_9.25 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002537c151ae0;
T_10 ;
    %delay 5, 0;
    %load/vec4 v000002537c1c2740_0;
    %inv;
    %store/vec4 v000002537c1c2740_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000002537c151ae0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c3d20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002537c1c3d20_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002537c1c3d20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002537c151ae0;
T_12 ;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu/alu.v";
    "./stack/stack.v";
