--------------------------------------------------------------------------------
-- Company: 
-- Engineer:
--
-- Create Date:   17:48:01 12/03/2019
-- Design Name:   
-- Module Name:   D:/VHDL PROGRAMMING/Seven_segmentation/segmentationTEST.vhd
-- Project Name:  Seven_segmentation
-- Target Device:  
-- Tool versions:  
-- Description:   
-- 
-- VHDL Test Bench Created by ISE for module: seven_segmentationMODULE
-- 
-- Dependencies:
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-- Notes: 
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for the ports of the unit under test.  Xilinx recommends
-- that these types always be used for the top-level I/O of a design in order
-- to guarantee that the testbench will bind correctly to the post-implementation 
-- simulation model.
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
 
ENTITY segmentationTEST IS
END segmentationTEST;
 
ARCHITECTURE behavior OF segmentationTEST IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT seven_segmentationMODULE
    PORT(
         A : IN  std_logic;
         B : IN  std_logic;
         C : IN  std_logic;
         D : IN  std_logic;
         S0 : OUT  std_logic;
         S1 : OUT  std_logic;
         S2 : OUT  std_logic;
         S3 : OUT  std_logic;
         S4 : OUT  std_logic;
         S5 : OUT  std_logic;
         S6 : OUT  std_logic
        );
    END COMPONENT;
    

   --Inputs
   signal A : std_logic := '0';
   signal B : std_logic := '0';
   signal C : std_logic := '0';
   signal D : std_logic := '0';

 	--Outputs
   signal S0 : std_logic;
   signal S1 : std_logic;
   signal S2 : std_logic;
   signal S3 : std_logic;
   signal S4 : std_logic;
   signal S5 : std_logic;
   signal S6 : std_logic;
   -- No clocks detected in port list. Replace <clock> below with 
   -- appropriate port name 
 
  
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: seven_segmentationMODULE PORT MAP (
          A => A,
          B => B,
          C => C,
          D => D,
          S0 => S0,
          S1 => S1,
          S2 => S2,
          S3 => S3,
          S4 => S4,
          S5 => S5,
          S6 => S6
        );

   -- Clock process definitions
  

   -- Stimulus process
   stim_proc: process
   begin		
      -- hold reset state for 100 ns.
      wait for 100 ns;	
		A <= '0';
		B <= '0';
		C <= '0';
		D <= '0';
      wait for 5 ns;	
		A <= '0';
		B <= '0';
		C <= '0';
		D <= '1';
      wait for 5 ns;	
		A <= '0';
		B <= '0';
		C <= '1';
		D <= '0';
      wait for 5 ns;	
		A <= '0';
		B <= '0';
		C <= '1';
		D <= '1';
      wait for 5 ns;	
		A <= '0';
		B <= '1';
		C <= '0';
		D <= '0';
      wait for 5 ns;	
		A <= '0';
		B <= '1';
		C <= '0';
		D <= '1';
      wait for 5 ns;	
		A <= '0';
		B <= '1';
		C <= '1';
		D <= '0';
      wait for 5 ns;	
		A <= '0';
		B <= '1';
		C <= '1';
		D <= '1';
      wait for 5 ns;	
		A <= '1';
		B <= '0';
		C <= '0';
		D <= '0';
      wait for 5 ns;	
		A <= '1';
		B <= '0';
		C <= '0';
		D <= '1';
     
      -- insert stimulus here 

      wait;
   end process;

END;
