# -------------------------------------------------------------------------- #
#
# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
# Date created = 08:51:22  April 13, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Rush3dNano_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEBA6U23I7DK
set_global_assignment -name TOP_LEVEL_ENTITY Rush3dNano
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 19.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:51:22  APRIL 13, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "19.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name VERILOG_FILE Rush3dNano.v
set_global_assignment -name VERILOG_FILE I2C.v
set_global_assignment -name VERILOG_FILE HdmiOutput.v
set_global_assignment -name VERILOG_FILE I2CData.v
set_global_assignment -name VERILOG_FILE FreqDivider.v
set_global_assignment -name QIP_FILE PLL.qip
set_global_assignment -name SIP_FILE PLL.sip
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_V11 -to FPGA_CLK1_50
set_location_assignment PIN_AD12 -to HDMI_TX[0]
set_location_assignment PIN_AE12 -to HDMI_TX[1]
set_location_assignment PIN_W8 -to HDMI_TX[2]
set_location_assignment PIN_Y8 -to HDMI_TX[3]
set_location_assignment PIN_AD11 -to HDMI_TX[4]
set_location_assignment PIN_AD10 -to HDMI_TX[5]
set_location_assignment PIN_AE11 -to HDMI_TX[6]
set_location_assignment PIN_Y5 -to HDMI_TX[7]
set_location_assignment PIN_AF10 -to HDMI_TX[8]
set_location_assignment PIN_Y4 -to HDMI_TX[9]
set_location_assignment PIN_AE9 -to HDMI_TX[10]
set_location_assignment PIN_AB4 -to HDMI_TX[11]
set_location_assignment PIN_AE7 -to HDMI_TX[12]
set_location_assignment PIN_AF6 -to HDMI_TX[13]
set_location_assignment PIN_AF8 -to HDMI_TX[14]
set_location_assignment PIN_AF5 -to HDMI_TX[15]
set_location_assignment PIN_AE4 -to HDMI_TX[16]
set_location_assignment PIN_AH2 -to HDMI_TX[17]
set_location_assignment PIN_AH4 -to HDMI_TX[18]
set_location_assignment PIN_AH5 -to HDMI_TX[19]
set_location_assignment PIN_AH6 -to HDMI_TX[20]
set_location_assignment PIN_AG6 -to HDMI_TX[21]
set_location_assignment PIN_AF9 -to HDMI_TX[22]
set_location_assignment PIN_AE8 -to HDMI_TX[23]
set_location_assignment PIN_AG5 -to HDMI_TX_CLK
set_location_assignment PIN_AD19 -to HDMI_TX_DE
set_location_assignment PIN_T8 -to HDMI_TX_HS
set_location_assignment PIN_V13 -to HDMI_TX_VS
set_location_assignment PIN_U10 -to I2C_SCL
set_location_assignment PIN_AA4 -to I2C_SDA
set_location_assignment PIN_Y24 -to SW[0]
set_location_assignment PIN_W24 -to SW[1]
set_location_assignment PIN_W21 -to SW[2]
set_location_assignment PIN_W20 -to SW[3]
set_location_assignment PIN_AH17 -to reset_KEY0
set_location_assignment PIN_AH16 -to start_KEY1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_CLK1_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[16]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[17]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[18]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[19]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[20]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[21]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[22]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX[23]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_DE
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_HS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_VS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to I2C_SCL
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to I2C_SDA
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to reset_KEY0
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to start_KEY1
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top