m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/simulation/modelsim
Ebuildaddress
Z1 w1587444940
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/buildAddress.vhd
Z7 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/buildAddress.vhd
l0
L7
VIm]FLf]Vjl7h;eNK<h5BE2
!s100 PF;9fWWEdEo=^UOjN44L43
Z8 OV;C;10.5b;63
31
Z9 !s110 1587446435
!i10b 1
Z10 !s108 1587446435.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/buildAddress.vhd|
Z12 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/buildAddress.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Aa_custominstruction
R2
R3
R4
R5
DEx4 work 12 buildaddress 0 22 Im]FLf]Vjl7h;eNK<h5BE2
l52
L32
VbPb7c3kD7fWL9?bXfSiz@0
!s100 J2?EJ@H_VRi2^B2UX:@DU3
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ebuildaddress_tb
Z15 w1587446371
R3
R2
R4
R5
R0
Z16 8C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/buildAddress_tb.vhd
Z17 FC:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/buildAddress_tb.vhd
l0
L6
VZa;^@cCj8O6zgTa5I@SAV3
!s100 RTG_jI]`FEOQP;GJj`SY93
R8
31
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/buildAddress_tb.vhd|
Z19 !s107 C:/Users/Louis-Normand/Documents/Travail/LUT-Brain/SDRAM_Nios_Test/hdl/buildAddress_tb.vhd|
!i113 1
R13
R14
Atb
R3
R2
R4
R5
DEx4 work 15 buildaddress_tb 0 22 Za;^@cCj8O6zgTa5I@SAV3
l54
L9
V>_9XM`WJL5WIh:BoHD;e`2
!s100 3?470<Hnl3U9?=bCIA@a62
R8
31
R9
!i10b 1
R10
R18
R19
!i113 1
R13
R14
