Copyright 1986-2024 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov  8 22:35:27 MST 2024
| Date         : Sun May 25 12:00:00 2025
| Host         : DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file timing_report.rpt
| Design       : performance_analyzer
| Device       : 7z020clg400-1
| Speed File   : -1
------------------------------------------------------------------------------------

Timing Summary Report

-------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
-------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Time
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                     :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        

-------------------------------------------------------------------------------------------------
| Check Timing
| ------------
-------------------------------------------------------------------------------------------------

Clock Group:             sys_clk
Clock:                   sys_clk
Period:                  10.000ns (Frequency: 100.000MHz)
Generated by:            create_clock

  Clock           Target    Achieved    WNS      TNS      TNS Failing Endpoints  TNS Total Endpoints
  -----           ------    --------    ---      ---      ---------------------  -------------------
  sys_clk         10.000    11.760      -1.760   -45.230  156                    1247

-------------------------------------------------------------------------------------------------
| Timing Details
| --------------
-------------------------------------------------------------------------------------------------

Critical Path Analysis:

Startpoint: alu_test/src1_reg[0] (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: alu_test/result_reg[31] (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: Setup

Point                                                   Incr       Path
--------------------------------------------------------------------------
clock sys_clk (rise edge)                              0.000      0.000
clock network delay (ideal)                            0.000      0.000
alu_test/src1_reg[0]/C                                  0.000      0.000 r
alu_test/src1_reg[0]/Q                                  0.456      0.456 r
alu_test/alu_op_i_1/I0                                  0.000      0.456 r
alu_test/alu_op_i_1/O                                   0.124      0.580 r
alu_test/result_i_1/I0                                  0.000      0.580 r
alu_test/result_i_1/O                                   0.379      0.959 r
alu_test/result_i_2/I1                                  0.000      0.959 r
alu_test/result_i_2/O                                   0.355      1.314 r
alu_test/result_i_3/I0                                  0.000      1.314 r
alu_test/result_i_3/O                                   0.124      1.438 r
alu_test/result_i_4/I1                                  0.000      1.438 r
alu_test/result_i_4/O                                   0.355      1.793 r
alu_test/result_i_5/I0                                  0.000      1.793 r
alu_test/result_i_5/O                                   0.124      1.917 r
alu_test/result_i_6/I1                                  0.000      1.917 r
alu_test/result_i_6/O                                   0.355      2.272 r
alu_test/result_i_7/I0                                  0.000      2.272 r
alu_test/result_i_7/O                                   0.124      2.396 r
alu_test/result_i_8/I1                                  0.000      2.396 r
alu_test/result_i_8/O                                   0.355      2.751 r
alu_test/result_i_9/I0                                  0.000      2.751 r
alu_test/result_i_9/O                                   0.124      2.875 r
alu_test/result_i_10/I1                                 0.000      2.875 r
alu_test/result_i_10/O                                  0.355      3.230 r
alu_test/result_i_11/I0                                 0.000      3.230 r
alu_test/result_i_11/O                                  0.124      3.354 r
alu_test/result_i_12/I1                                 0.000      3.354 r
alu_test/result_i_12/O                                  0.355      3.709 r
alu_test/result_i_13/I0                                 0.000      3.709 r
alu_test/result_i_13/O                                  0.124      3.833 r
alu_test/result_i_14/I1                                 0.000      3.833 r
alu_test/result_i_14/O                                  0.355      4.188 r
alu_test/result_i_15/I0                                 0.000      4.188 r
alu_test/result_i_15/O                                  0.124      4.312 r
alu_test/result_i_16/I1                                 0.000      4.312 r
alu_test/result_i_16/O                                  0.355      4.667 r
alu_test/result_i_17/I0                                 0.000      4.667 r
alu_test/result_i_17/O                                  0.124      4.791 r
alu_test/result_i_18/I1                                 0.000      4.791 r
alu_test/result_i_18/O                                  0.355      5.146 r
alu_test/result_i_19/I0                                 0.000      5.146 r
alu_test/result_i_19/O                                  0.124      5.270 r
alu_test/result_i_20/I1                                 0.000      5.270 r
alu_test/result_i_20/O                                  0.355      5.625 r
alu_test/result_i_21/I0                                 0.000      5.625 r
alu_test/result_i_21/O                                  0.124      5.749 r
alu_test/result_i_22/I1                                 0.000      5.749 r
alu_test/result_i_22/O                                  0.355      6.104 r
alu_test/result_i_23/I0                                 0.000      6.104 r
alu_test/result_i_23/O                                  0.124      6.228 r
alu_test/result_i_24/I1                                 0.000      6.228 r
alu_test/result_i_24/O                                  0.355      6.583 r
alu_test/result_i_25/I0                                 0.000      6.583 r
alu_test/result_i_25/O                                  0.124      6.707 r
alu_test/result_i_26/I1                                 0.000      6.707 r
alu_test/result_i_26/O                                  0.355      7.062 r
alu_test/result_i_27/I0                                 0.000      7.062 r
alu_test/result_i_27/O                                  0.124      7.186 r
alu_test/result_i_28/I1                                 0.000      7.186 r
alu_test/result_i_28/O                                  0.355      7.541 r
alu_test/result_i_29/I0                                 0.000      7.541 r
alu_test/result_i_29/O                                  0.124      7.665 r
alu_test/result_i_30/I1                                 0.000      7.665 r
alu_test/result_i_30/O                                  0.355      8.020 r
alu_test/result_i_31/I0                                 0.000      8.020 r
alu_test/result_i_31/O                                  0.124      8.144 r
alu_test/result_reg[31]/D                               0.000      8.144 r
data arrival time                                                  8.144

clock sys_clk (rise edge)                              10.000     10.000
clock network delay (ideal)                            0.000     10.000
alu_test/result_reg[31]/C                               0.000     10.000 r
library setup time                                     -0.384      9.616
data required time                                                 9.616
--------------------------------------------------------------------------
data required time                                                 9.616
data arrival time                                                 -8.144
--------------------------------------------------------------------------
slack (VIOLATED)                                                  1.472

This path has positive slack but shows the critical path through the ALU.
The actual worst path has WNS = -1.760 ns as shown in the summary table.

Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.760ns  (required time - arrival time)
  Source:                 alu_test/src1_reg[15]/C
                            (rising edge-triggered flip-flop clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_test/result_reg[31]/D
                            (rising edge-triggered flip-flop clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.376ns  (logic 8.234ns (72.4%)  route 3.142ns (27.6%))
  Logic Levels:           29
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
  Inter-SLR Compensation: 0.000ns
  Clock Net Delay (Source): 0.000ns (ideal)
  Clock Net Delay (Destination): 0.000ns (ideal)

  Maximum Data Path: alu_test/src1_reg[15]/C to alu_test/result_reg[31]/D
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         clock network delay (ideal)  0.000     0.000    
    SLICE_X45Y67         FDRE                          0.000     0.000 r  alu_test/src1_reg[15]/C
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)          0.456     0.456 r  alu_test/src1_reg[15]/Q
                         net (fo=32, routed)           0.987     1.443    alu_test/src1[15]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)         0.124     1.567 r  alu_test/result_i_1/O
                         net (fo=1, routed)            0.000     1.567    alu_test/result_i_1_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I1_O)         0.355     1.922 r  alu_test/result_i_2/O
                         net (fo=1, routed)            0.000     1.922    alu_test/result_i_2_n_0
    [... additional logic levels ...]
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)         0.355    11.376 r  alu_test/result_i_31/O
                         net (fo=1, routed)            0.000    11.376    alu_test/result_i_31_n_0
    SLICE_X52Y75         FDRE                          0.000    11.376 r  alu_test/result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock network delay (ideal)  0.000    10.000    
    SLICE_X52Y75         FDRE                          0.000    10.000 r  alu_test/result_reg[31]/C
                         clock uncertainty            -0.100     9.900    
    SLICE_X52Y75         FDRE (Setup_fdre_C_D)        -0.284     9.616    
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack (VIOLATED)                      -1.760    

-------------------------------------------------------------------------------------------------
| Summary
| -------
-------------------------------------------------------------------------------------------------

Setup :          156 Failing Endpoints,  Worst Slack       -1.760ns,  Total Violation     -45.230ns
Hold  :            0 Failing Endpoints,  Worst Slack        0.000ns,  Total Violation       0.000ns
Pulse Width :      0 Failing Endpoints,  Worst Slack       49.500ns,  Total Violation       0.000ns

Clock Summary:
Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk      {0.000 5.000}      10.000          100.000        

-------------------------------------------------------------------------------------------------
| Clock Details
| -------------
-------------------------------------------------------------------------------------------------

Clock: sys_clk
  Description: create_clock -period 10.000 -name sys_clk [get_ports clk]
  Period: 10.000ns
  Frequency: 100.000MHz
  Waveform: {0.000 5.000}
  Sources: {clk}

-------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
-------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -1.760      -45.230                    156                 1247        0.000        0.000                      0                 1247       49.500        0.000                       0                  1248  

All Constraints Met : No 