ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"FT_CoPro_Cmds.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Ft_Gpu_Copro_SendCmd,"ax",%progbits
  18              		.align	1
  19              		.global	Ft_Gpu_Copro_SendCmd
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-sp-d16
  25              	Ft_Gpu_Copro_SendCmd:
  26              	.LFB64:
  27              		.file 1 "FT_Eve_Hal/FT_CoPro_Cmds.c"
   1:FT_Eve_Hal/FT_CoPro_Cmds.c **** /*
   2:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
   3:FT_Eve_Hal/FT_CoPro_Cmds.c **** Copyright (c) BridgeTek Pte Ltd 2015
   4:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
   5:FT_Eve_Hal/FT_CoPro_Cmds.c **** THIS SOFTWARE IS PROVIDED BY BridgeTek Pte Ltd "AS IS"
   6:FT_Eve_Hal/FT_CoPro_Cmds.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
   7:FT_Eve_Hal/FT_CoPro_Cmds.c **** OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL
   8:FT_Eve_Hal/FT_CoPro_Cmds.c **** BridgeTek Pte Ltd BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
   9:FT_Eve_Hal/FT_CoPro_Cmds.c **** SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  10:FT_Eve_Hal/FT_CoPro_Cmds.c **** OF SUBSTITUTE GOODS OR SERVICES LOSS OF USE, DATA, OR PROFITS OR BUSINESS INTERRUPTION)
  11:FT_Eve_Hal/FT_CoPro_Cmds.c **** HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
  12:FT_Eve_Hal/FT_CoPro_Cmds.c **** TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  13:FT_Eve_Hal/FT_CoPro_Cmds.c **** EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  14:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
  15:FT_Eve_Hal/FT_CoPro_Cmds.c **** FTDI DRIVERS MAY BE USED ONLY IN CONJUNCTION WITH PRODUCTS BASED ON FTDI PARTS.
  16:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
  17:FT_Eve_Hal/FT_CoPro_Cmds.c **** FTDI DRIVERS MAY BE DISTRIBUTED IN ANY FORM AS LONG AS LICENSE INFORMATION IS NOT MODIFIED.
  18:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
  19:FT_Eve_Hal/FT_CoPro_Cmds.c **** IF A CUSTOM VENDOR ID AND/OR PRODUCT ID OR DESCRIPTION STRING ARE USED, IT IS THE
  20:FT_Eve_Hal/FT_CoPro_Cmds.c **** RESPONSIBILITY OF THE PRODUCT MANUFACTURER TO MAINTAIN ANY CHANGES AND SUBSEQUENT WHQL
  21:FT_Eve_Hal/FT_CoPro_Cmds.c **** RE-CERTIFICATION AS A RESULT OF MAKING THESE CHANGES.
  22:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
  23:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
  24:FT_Eve_Hal/FT_CoPro_Cmds.c ****  */
  25:FT_Eve_Hal/FT_CoPro_Cmds.c **** #include "FT_Platform.h"
  26:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
  27:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
  28:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_SetBitmap(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t source, ft_uint16_t fmt, f
  29:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
  30:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
  31:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETBITMAP);
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 2


  32:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, source);
  33:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)w<<16)|(fmt & 0xffff)));
  34:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, h);
  35:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
  36:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
  37:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_SetScratch(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t handle)
  38:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
  39:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
  40:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETSCRATCH);
  41:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, handle);
  42:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
  43:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
  44:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
  45:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Text(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t font
  46:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
  47:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	ft_uint16_t len = strlen(s);
  48:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3 + len + 1);
  49:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_TEXT);
  50:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
  51:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(font&0xffff)));
  52:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_SendStr(phost, s);
  53:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3 + len + 1));
  54:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
  55:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Number(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t fo
  56:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
  57:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
  58:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_NUMBER);
  59:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
  60:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(font&0xffff)));
  61:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, n);
  62:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
  63:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
  64:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_LoadIdentity(Ft_Gpu_Hal_Context_t *phost)
  65:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
  66:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
  67:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_LOADIDENTITY);
  68:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
  69:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
  70:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Toggle(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t w,
  71:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
  72:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	ft_uint16_t len = strlen(s);
  73:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4 + len + 1);
  74:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_TOGGLE);
  75:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
  76:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)font<<16)|(w&0xffff)));
  77:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)state<<16)|options));
  78:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_SendStr(phost, s);
  79:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4 + len + 1));
  80:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
  81:FT_Eve_Hal/FT_CoPro_Cmds.c **** /* Error handling for val is not done, so better to always use range of 65535 in order that needle 
  82:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Gauge(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t r, 
  83:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
  84:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
  85:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_GAUGE);
  86:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
  87:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(r&0xffff)));
  88:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)minor<<16)|(major&0xffff)));
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 3


  89:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)range<<16)|(val&0xffff)));
  90:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
  91:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
  92:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_RegRead(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t result)
  93:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
  94:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
  95:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_REGREAD);
  96:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
  97:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, 0);
  98:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
  99:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 100:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 101:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 102:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_VideoStart(Ft_Gpu_Hal_Context_t *phost)
 103:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 104:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 105:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_VIDEOSTART);
 106:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 107:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 108:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 109:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_GetProps(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t w, ft_uint
 110:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 111:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 112:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_GETPROPS);
 113:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 114:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, w);
 115:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, h);
 116:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 117:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 118:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Memcpy(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t dest, ft_uint32_t src, ft_uin
 119:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 120:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 121:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_MEMCPY);
 122:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, dest);
 123:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, src);
 124:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, num);
 125:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 126:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 127:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Spinner(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_uint16_t 
 128:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 129:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 130:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SPINNER);
 131:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 132:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)scale<<16)|(style&0xffff)));
 133:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 134:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 135:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_BgColor(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t c)
 136:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 137:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 138:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_BGCOLOR);
 139:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, c);
 140:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 141:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 142:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Swap(Ft_Gpu_Hal_Context_t *phost)
 143:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 144:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 145:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SWAP);
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 4


 146:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 147:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 148:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Inflate(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr)
 149:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 150:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 151:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_INFLATE);
 152:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 153:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 154:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 155:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Translate(Ft_Gpu_Hal_Context_t *phost,ft_int32_t tx, ft_int32_t ty)
 156:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 157:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 158:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_TRANSLATE);
 159:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx);
 160:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty);
 161:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 162:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 163:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Stop(Ft_Gpu_Hal_Context_t *phost)
 164:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 165:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 166:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_STOP);
 167:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 168:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 169:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 170:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_SetBase(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t base)
 171:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 172:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 173:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETBASE);
 174:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, base);
 175:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 176:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 177:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 178:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Slider(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t w,
 179:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 180:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 181:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SLIDER);
 182:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 183:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 184:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)val<<16)|(options&0xffff)));
 185:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, range);
 186:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 187:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 188:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 189:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 190:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_VideoFrame(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t dst, ft_uint32_t ptr)
 191:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 192:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 193:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_VIDEOFRAME);
 194:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, dst);
 195:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 196:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 197:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 198:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 199:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 200:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_TouchTransform(Ft_Gpu_Hal_Context_t *phost,ft_int32_t x0, ft_int32_t y0, ft_
 201:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 202:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*6*2+FT_CMD_SIZE*2);
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 5


 203:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_TOUCH_TRANSFORM);
 204:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, x0);
 205:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, y0);
 206:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, x1);
 207:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, y1);
 208:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, x2);
 209:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, y2);
 210:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx0);
 211:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty0);
 212:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx1);
 213:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty1);
 214:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx2);
 215:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty2);
 216:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, result);
 217:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*6*2+FT_CMD_SIZE*2));
 218:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 219:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Interrupt(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ms)
 220:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 221:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 222:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_INTERRUPT);
 223:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ms);
 224:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 225:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 226:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_FgColor(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t c)
 227:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 228:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 229:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_FGCOLOR);
 230:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, c);
 231:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 232:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 233:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Rotate(Ft_Gpu_Hal_Context_t *phost,ft_int32_t a)
 234:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 235:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 236:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_ROTATE);
 237:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, a);
 238:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 239:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 240:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Button(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t w,
 241:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 242:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	ft_uint16_t len = strlen(s);
 243:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4 + len + 1);
 244:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_BUTTON);
 245:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 246:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 247:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(font&0xffff)));
 248:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_SendStr(phost, s);
 249:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4 + len + 1));
 250:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 251:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_MemWrite(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t num)
 252:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 253:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 254:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_MEMWRITE);
 255:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 256:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, num);
 257:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 258:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 259:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Scrollbar(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 6


 260:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 261:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 262:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SCROLLBAR);
 263:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 264:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 265:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)val<<16)|(options&0xffff)));
 266:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)range<<16)|(size&0xffff)));
 267:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 268:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 269:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_GetMatrix(Ft_Gpu_Hal_Context_t *phost,ft_int32_t a, ft_int32_t b, ft_int32_t
 270:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 271:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*7);
 272:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_GETMATRIX);
 273:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, a);
 274:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, b);
 275:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, c);
 276:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, d);
 277:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, e);
 278:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, f);
 279:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*7));
 280:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 281:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 282:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Sketch(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_uint16_t w
 283:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 284:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 285:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SKETCH);
 286:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 287:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 288:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 289:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, format);
 290:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 291:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 292:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_801_ENABLE
 293:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_CSketch(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_uint16_t 
 294:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 295:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 296:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_CSKETCH);
 297:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 298:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 299:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 300:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)freq<<16)|(format&0xffff)));
 301:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 302:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 303:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 304:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 305:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_RomFont(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t font, ft_uint32_t romslot)
 306:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 307:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 308:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_ROMFONT);
 309:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, font);
 310:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, romslot);
 311:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 312:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 313:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_PlayVideo(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t options)
 314:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 315:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 316:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_PLAYVIDEO);
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 7


 317:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, options);
 318:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 319:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 320:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 321:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_MemSet(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t value, ft_ui
 322:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 323:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 324:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_MEMSET);
 325:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 326:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, value);
 327:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, num);
 328:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 329:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 330:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_GradColor(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t c)
 331:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 332:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 333:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_GRADCOLOR);
 334:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, c);
 335:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 336:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 337:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 338:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Sync(Ft_Gpu_Hal_Context_t *phost)
 339:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 340:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 341:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SYNC);
 342:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 343:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 344:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 345:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_BitmapTransform(Ft_Gpu_Hal_Context_t *phost,ft_int32_t x0, ft_int32_t y0, ft
 346:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 347:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*6*2+FT_CMD_SIZE*2);
 348:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_BITMAP_TRANSFORM);
 349:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, x0);
 350:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, y0);
 351:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, x1);
 352:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, y1);
 353:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, x2);
 354:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, y2);
 355:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx0);
 356:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty0);
 357:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx1);
 358:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty1);
 359:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx2);
 360:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty2);
 361:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, result);
 362:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*6*2+FT_CMD_SIZE*2));
 363:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 364:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Calibrate(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t result)
 365:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 366:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 367:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_CALIBRATE);
 368:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, result);
 369:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 370:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_WaitCmdfifo_empty(phost);
 371:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 372:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 373:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_SetFont(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t font, ft_uint32_t ptr)
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 8


 374:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 375:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 376:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETFONT);
 377:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, font);
 378:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 379:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 380:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 381:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Logo(Ft_Gpu_Hal_Context_t *phost)
 382:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 383:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 384:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_LOGO);
 385:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,FT_CMD_SIZE*1);
 386:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 387:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Append(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t num)
 388:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 389:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 390:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_APPEND);
 391:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 392:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, num);
 393:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 394:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 395:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_MemZero(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t num)
 396:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 397:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 398:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_MEMZERO);
 399:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 400:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, num);
 401:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 402:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 403:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Scale(Ft_Gpu_Hal_Context_t *phost,ft_int32_t sx, ft_int32_t sy)
 404:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 405:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 406:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SCALE);
 407:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, sx);
 408:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, sy);
 409:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 410:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 411:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Clock(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t r, 
 412:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 413:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 414:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_CLOCK);
 415:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 416:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(r&0xffff)));
 417:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)m<<16)|(h&0xffff)));
 418:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)ms<<16)|(s&0xffff)));
 419:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 420:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 421:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 422:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Gradient(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x0, ft_int16_t y0, ft_uint32
 423:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 424:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 425:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_GRADIENT);
 426:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y0<<16)|(x0 & 0xffff)));
 427:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, rgb0);
 428:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y1<<16)|(x1 & 0xffff)));
 429:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, rgb1);
 430:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 9


 431:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 432:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 433:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_SetMatrix(Ft_Gpu_Hal_Context_t *phost)
 434:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 435:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 436:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETMATRIX);
 437:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 438:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 439:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 440:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Track(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t w, 
 441:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 442:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 443:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_TRACK);
 444:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 445:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 446:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tag);
 447:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 448:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 449:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 450:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Int_RAMShared(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr)
 451:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 452:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 453:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_INT_RAMSHARED);
 454:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 455:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 456:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 457:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Int_SWLoadImage(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t opt
 458:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 459:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 460:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_INT_SWLOADIMAGE);
 461:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 462:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, options);
 463:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 464:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 465:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 466:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_GetPtr(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t result)
 467:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 468:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 469:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_GETPTR);
 470:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, result);
 471:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 472:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 473:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 474:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Progress(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t 
 475:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 476:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 477:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_PROGRESS);
 478:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 479:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 480:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)val<<16)|(options&0xffff)));
 481:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, range);
 482:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 483:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 484:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 485:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_ColdStart(Ft_Gpu_Hal_Context_t *phost)
 486:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 487:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 10


 488:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_COLDSTART);
 489:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 490:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 491:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 492:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_MediaFifo(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t size)
 493:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 494:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 495:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_MEDIAFIFO);
 496:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 497:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, size);
 498:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 499:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 500:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 501:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Keys(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t w, f
 502:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 503:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	ft_uint16_t len = strlen(s);
 504:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4 + len + 1);
 505:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_KEYS);
 506:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 507:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 508:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(font&0xffff)));
 509:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_SendStr(phost, s);
 510:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4 + len + 1));
 511:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 512:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 513:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Dial(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t r, f
 514:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 515:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 516:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_DIAL);
 517:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 518:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(r&0xffff)));
 519:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, val);
 520:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 521:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 522:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 523:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Snapshot2(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t fmt, ft_uint32_t ptr, ft_i
 524:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 525:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 526:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SNAPSHOT2);
 527:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, fmt);
 528:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 529:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 530:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 531:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 532:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 533:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 534:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_LoadImage(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t options)
 535:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 536:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 537:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_LOADIMAGE);
 538:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 539:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, options);
 540:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 541:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 542:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 543:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_SetFont2(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t font, ft_uint32_t ptr, ft_u
 544:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 11


 545:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 546:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETFONT2);
 547:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, font);
 548:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 549:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, firstchar);
 550:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 551:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 552:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_SetRotate(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t r)
 553:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 554:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 555:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETROTATE);
 556:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, r);
 557:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 558:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 559:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 560:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Dlstart(Ft_Gpu_Hal_Context_t *phost)
 561:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 562:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 563:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_DLSTART);
 564:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 565:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 566:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 567:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Snapshot(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr)
 568:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 569:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 570:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SNAPSHOT);
 571:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 572:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 573:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 574:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 575:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_ScreenSaver(Ft_Gpu_Hal_Context_t *phost)
 576:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 577:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 578:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SCREENSAVER);
 579:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 580:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 581:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_MemCrc(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t num, ft_uint
 582:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 583:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 584:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_MEMCRC);
 585:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 586:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, num);
 587:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, result);
 588:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 589:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 590:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 591:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 592:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 593:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_Copro_SendCmd(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t cmd)
 594:FT_Eve_Hal/FT_CoPro_Cmds.c **** { 
  28              		.loc 1 594 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 12


  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 595:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef STM32F7
 596:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_Transfer32(phost,cmd);
  38              		.loc 1 596 0
  39 0002 FFF7FEFF 		bl	Ft_Gpu_Hal_Transfer32
  40              	.LVL1:
 597:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 598:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 599:FT_Eve_Hal/FT_CoPro_Cmds.c **** #if defined(MSVC_PLATFORM) || defined(MSVC_FT800EMU)
 600:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef BUFFER_OPTIMIZATION
 601:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_App_WrCoCmd_Buffer(phost,cmd);
 602:FT_Eve_Hal/FT_CoPro_Cmds.c **** #else
 603:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	//Ft_App_WrCoCmd_Buffer(phost,cmd);
 604:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_Transfer32(phost,cmd);
 605:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 606:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 607:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 608:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef ARDUINO_PLATFORM
 609:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef ARDUINO_PLATFORM_COCMD_BURST
 610:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_Transfer32(phost,cmd);
 611:FT_Eve_Hal/FT_CoPro_Cmds.c **** #else
 612:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_WrCmd32(phost,cmd);
 613:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 614:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 615:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 616:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT900_PLATFORM
 617:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_Transfer32(phost,cmd);
 618:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 619:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
  41              		.loc 1 619 0
  42 0006 08BD     		pop	{r3, pc}
  43              		.cfi_endproc
  44              	.LFE64:
  46              		.section	.text.Ft_Gpu_CoCmd_SendStr,"ax",%progbits
  47              		.align	1
  48              		.global	Ft_Gpu_CoCmd_SendStr
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  52              		.fpu fpv5-sp-d16
  54              	Ft_Gpu_CoCmd_SendStr:
  55              	.LFB65:
 620:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 621:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_SendStr(Ft_Gpu_Hal_Context_t *phost,const ft_char8_t *s)
 622:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
  56              		.loc 1 622 0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60              	.LVL2:
  61 0000 08B5     		push	{r3, lr}
  62              	.LCFI1:
  63              		.cfi_def_cfa_offset 8
  64              		.cfi_offset 3, -8
  65              		.cfi_offset 14, -4
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 13


 623:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef STM32F7
 624:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_TransferString(phost,s);
  66              		.loc 1 624 0
  67 0002 FFF7FEFF 		bl	Ft_Gpu_Hal_TransferString
  68              	.LVL3:
 625:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 626:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 627:FT_Eve_Hal/FT_CoPro_Cmds.c **** #if defined(MSVC_PLATFORM) || defined(MSVC_FT800EMU)
 628:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef BUFFER_OPTIMIZATION 
 629:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_App_WrCoStr_Buffer(phost,s);
 630:FT_Eve_Hal/FT_CoPro_Cmds.c **** #else
 631:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_TransferString(phost,s);
 632:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 633:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif  
 634:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 635:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef ARDUINO_PLATFORM
 636:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef ARDUINO_PLATFORM_COCMD_BURST
 637:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_TransferString(phost,s);
 638:FT_Eve_Hal/FT_CoPro_Cmds.c **** #else
 639:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	ft_uint16_t length = 0;
 640:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	length = strlen(s) + 1;//last for the null termination
 641:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_WrCmdBuf(phost,(ft_uint8_t*)s,length);
 642:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif  
 643:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 644:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 645:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT900_PLATFORM
 646:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_TransferString(phost,s);
 647:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 648:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
  69              		.loc 1 648 0
  70 0006 08BD     		pop	{r3, pc}
  71              		.cfi_endproc
  72              	.LFE65:
  74              		.section	.text.Ft_Gpu_CoCmd_StartFunc,"ax",%progbits
  75              		.align	1
  76              		.global	Ft_Gpu_CoCmd_StartFunc
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  80              		.fpu fpv5-sp-d16
  82              	Ft_Gpu_CoCmd_StartFunc:
  83              	.LFB66:
 649:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 650:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 651:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_StartFunc(Ft_Gpu_Hal_Context_t *phost,ft_uint16_t count)
 652:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
  84              		.loc 1 652 0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88              	.LVL4:
  89 0000 38B5     		push	{r3, r4, r5, lr}
  90              	.LCFI2:
  91              		.cfi_def_cfa_offset 16
  92              		.cfi_offset 3, -16
  93              		.cfi_offset 4, -12
  94              		.cfi_offset 5, -8
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 14


  95              		.cfi_offset 14, -4
  96 0002 0446     		mov	r4, r0
  97 0004 0D46     		mov	r5, r1
 653:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef STM32F7
 654:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_CheckCmdBuffer(phost,count);
  98              		.loc 1 654 0
  99 0006 FFF7FEFF 		bl	Ft_Gpu_Hal_CheckCmdBuffer
 100              	.LVL5:
 655:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_StartCmdTransfer(phost,FT_GPU_WRITE,count);
 101              		.loc 1 655 0
 102 000a 2A46     		mov	r2, r5
 103 000c 0121     		movs	r1, #1
 104 000e 2046     		mov	r0, r4
 105 0010 FFF7FEFF 		bl	Ft_Gpu_Hal_StartCmdTransfer
 106              	.LVL6:
 656:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 657:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef ARDUINO_PLATFORM  
 658:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef ARDUINO_PLATFORM_COCMD_BURST 
 659:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_CheckCmdBuffer(phost,count);
 660:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_StartCmdTransfer(phost,FT_GPU_WRITE,count);
 661:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif  
 662:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 663:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 664:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT900_PLATFORM
 665:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_CheckCmdBuffer(phost,count);
 666:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_StartCmdTransfer(phost,FT_GPU_WRITE,count);
 667:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 668:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 669:FT_Eve_Hal/FT_CoPro_Cmds.c **** #if defined(MSVC_PLATFORM) || defined(MSVC_FT800EMU)
 670:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifndef BUFFER_OPTIMIZATION
 671:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_CheckCmdBuffer(phost,count);
 672:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_StartCmdTransfer(phost,FT_GPU_WRITE,count);
 673:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 674:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 675:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 107              		.loc 1 675 0
 108 0014 38BD     		pop	{r3, r4, r5, pc}
 109              		.cfi_endproc
 110              	.LFE66:
 112              		.section	.text.Ft_Gpu_CoCmd_EndFunc,"ax",%progbits
 113              		.align	1
 114              		.global	Ft_Gpu_CoCmd_EndFunc
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 118              		.fpu fpv5-sp-d16
 120              	Ft_Gpu_CoCmd_EndFunc:
 121              	.LFB67:
 676:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 677:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 678:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_EndFunc(Ft_Gpu_Hal_Context_t *phost,ft_uint16_t count)
 679:FT_Eve_Hal/FT_CoPro_Cmds.c **** {
 122              		.loc 1 679 0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              	.LVL7:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 15


 127 0000 38B5     		push	{r3, r4, r5, lr}
 128              	.LCFI3:
 129              		.cfi_def_cfa_offset 16
 130              		.cfi_offset 3, -16
 131              		.cfi_offset 4, -12
 132              		.cfi_offset 5, -8
 133              		.cfi_offset 14, -4
 134 0002 0446     		mov	r4, r0
 135 0004 0D46     		mov	r5, r1
 680:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef STM32F7
 681:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_EndTransfer(phost);
 136              		.loc 1 681 0
 137 0006 FFF7FEFF 		bl	Ft_Gpu_Hal_EndTransfer
 138              	.LVL8:
 682:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_Updatecmdfifo(phost,count);
 139              		.loc 1 682 0
 140 000a 2946     		mov	r1, r5
 141 000c 2046     		mov	r0, r4
 142 000e FFF7FEFF 		bl	Ft_Gpu_Hal_Updatecmdfifo
 143              	.LVL9:
 683:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 684:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef ARDUINO_PLATFORM    
 685:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef ARDUINO_PLATFORM_COCMD_BURST 
 686:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_EndTransfer(phost);
 687:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_Updatecmdfifo(phost,count);
 688:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 689:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 690:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 691:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT900_PLATFORM
 692:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_EndTransfer(phost);
 693:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_Updatecmdfifo(phost,count);
 694:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 695:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 696:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 697:FT_Eve_Hal/FT_CoPro_Cmds.c **** #if defined(MSVC_PLATFORM) || defined(MSVC_FT800EMU)
 698:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifndef BUFFER_OPTIMIZATION
 699:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_EndTransfer(phost);
 700:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_Updatecmdfifo(phost,count);
 701:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 702:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 703:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 704:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 144              		.loc 1 704 0
 145 0012 38BD     		pop	{r3, r4, r5, pc}
 146              		.cfi_endproc
 147              	.LFE67:
 149              		.section	.text.Ft_Gpu_CoCmd_SetBitmap,"ax",%progbits
 150              		.align	1
 151              		.global	Ft_Gpu_CoCmd_SetBitmap
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 155              		.fpu fpv5-sp-d16
 157              	Ft_Gpu_CoCmd_SetBitmap:
 158              	.LFB3:
  29:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 159              		.loc 1 29 0
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 16


 160              		.cfi_startproc
 161              		@ args = 4, pretend = 0, frame = 0
 162              		@ frame_needed = 0, uses_anonymous_args = 0
 163              	.LVL10:
 164 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 165              	.LCFI4:
 166              		.cfi_def_cfa_offset 24
 167              		.cfi_offset 3, -24
 168              		.cfi_offset 4, -20
 169              		.cfi_offset 5, -16
 170              		.cfi_offset 6, -12
 171              		.cfi_offset 7, -8
 172              		.cfi_offset 14, -4
 173 0002 0446     		mov	r4, r0
 174 0004 0F46     		mov	r7, r1
 175 0006 1546     		mov	r5, r2
 176 0008 1E46     		mov	r6, r3
  30:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETBITMAP);
 177              		.loc 1 30 0
 178 000a 1021     		movs	r1, #16
 179              	.LVL11:
 180 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 181              	.LVL12:
  31:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, source);
 182              		.loc 1 31 0
 183 0010 6FF0BC01 		mvn	r1, #188
 184 0014 2046     		mov	r0, r4
 185 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 186              	.LVL13:
  32:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)w<<16)|(fmt & 0xffff)));
 187              		.loc 1 32 0
 188 001a 3946     		mov	r1, r7
 189 001c 2046     		mov	r0, r4
 190 001e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 191              	.LVL14:
  33:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, h);
 192              		.loc 1 33 0
 193 0022 45EA0641 		orr	r1, r5, r6, lsl #16
 194 0026 2046     		mov	r0, r4
 195 0028 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 196              	.LVL15:
  34:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 197              		.loc 1 34 0
 198 002c BDF81810 		ldrh	r1, [sp, #24]
 199 0030 2046     		mov	r0, r4
 200 0032 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 201              	.LVL16:
  35:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 202              		.loc 1 35 0
 203 0036 1021     		movs	r1, #16
 204 0038 2046     		mov	r0, r4
 205 003a FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 206              	.LVL17:
  36:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_SetScratch(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t handle)
 207              		.loc 1 36 0
 208 003e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 209              		.cfi_endproc
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 17


 210              	.LFE3:
 212              		.section	.text.Ft_Gpu_CoCmd_SetScratch,"ax",%progbits
 213              		.align	1
 214              		.global	Ft_Gpu_CoCmd_SetScratch
 215              		.syntax unified
 216              		.thumb
 217              		.thumb_func
 218              		.fpu fpv5-sp-d16
 220              	Ft_Gpu_CoCmd_SetScratch:
 221              	.LFB4:
  38:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 222              		.loc 1 38 0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 0
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226              	.LVL18:
 227 0000 38B5     		push	{r3, r4, r5, lr}
 228              	.LCFI5:
 229              		.cfi_def_cfa_offset 16
 230              		.cfi_offset 3, -16
 231              		.cfi_offset 4, -12
 232              		.cfi_offset 5, -8
 233              		.cfi_offset 14, -4
 234 0002 0446     		mov	r4, r0
 235 0004 0D46     		mov	r5, r1
  39:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETSCRATCH);
 236              		.loc 1 39 0
 237 0006 0821     		movs	r1, #8
 238              	.LVL19:
 239 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 240              	.LVL20:
  40:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, handle);
 241              		.loc 1 40 0
 242 000c 6FF0C301 		mvn	r1, #195
 243 0010 2046     		mov	r0, r4
 244 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 245              	.LVL21:
  41:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 246              		.loc 1 41 0
 247 0016 2946     		mov	r1, r5
 248 0018 2046     		mov	r0, r4
 249 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 250              	.LVL22:
  42:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 251              		.loc 1 42 0
 252 001e 0821     		movs	r1, #8
 253 0020 2046     		mov	r0, r4
 254 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 255              	.LVL23:
  43:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 256              		.loc 1 43 0
 257 0026 38BD     		pop	{r3, r4, r5, pc}
 258              		.cfi_endproc
 259              	.LFE4:
 261              		.section	.text.Ft_Gpu_CoCmd_Text,"ax",%progbits
 262              		.align	1
 263              		.global	Ft_Gpu_CoCmd_Text
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 18


 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 267              		.fpu fpv5-sp-d16
 269              	Ft_Gpu_CoCmd_Text:
 270              	.LFB5:
  46:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	ft_uint16_t len = strlen(s);
 271              		.loc 1 46 0
 272              		.cfi_startproc
 273              		@ args = 8, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              	.LVL24:
 276 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 277              	.LCFI6:
 278              		.cfi_def_cfa_offset 24
 279              		.cfi_offset 4, -24
 280              		.cfi_offset 5, -20
 281              		.cfi_offset 6, -16
 282              		.cfi_offset 7, -12
 283              		.cfi_offset 8, -8
 284              		.cfi_offset 14, -4
 285 0004 0446     		mov	r4, r0
 286 0006 0F46     		mov	r7, r1
 287 0008 9046     		mov	r8, r2
 288 000a 1E46     		mov	r6, r3
  47:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3 + len + 1);
 289              		.loc 1 47 0
 290 000c 0798     		ldr	r0, [sp, #28]
 291              	.LVL25:
 292 000e FFF7FEFF 		bl	strlen
 293              	.LVL26:
 294 0012 85B2     		uxth	r5, r0
 295              	.LVL27:
  48:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_TEXT);
 296              		.loc 1 48 0
 297 0014 0D35     		adds	r5, r5, #13
 298              	.LVL28:
 299 0016 ADB2     		uxth	r5, r5
 300              	.LVL29:
 301 0018 2946     		mov	r1, r5
 302 001a 2046     		mov	r0, r4
 303              	.LVL30:
 304 001c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 305              	.LVL31:
  49:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 306              		.loc 1 49 0
 307 0020 6FF0F301 		mvn	r1, #243
 308 0024 2046     		mov	r0, r4
 309 0026 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 310              	.LVL32:
  50:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(font&0xffff)));
 311              		.loc 1 50 0
 312 002a B9B2     		uxth	r1, r7
 313 002c 41EA0841 		orr	r1, r1, r8, lsl #16
 314 0030 2046     		mov	r0, r4
 315 0032 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 316              	.LVL33:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 19


  51:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_SendStr(phost, s);
 317              		.loc 1 51 0
 318 0036 B6B2     		uxth	r6, r6
 319 0038 BDF81810 		ldrh	r1, [sp, #24]
 320 003c 46EA0141 		orr	r1, r6, r1, lsl #16
 321 0040 2046     		mov	r0, r4
 322 0042 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 323              	.LVL34:
  52:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3 + len + 1));
 324              		.loc 1 52 0
 325 0046 0799     		ldr	r1, [sp, #28]
 326 0048 2046     		mov	r0, r4
 327 004a FFF7FEFF 		bl	Ft_Gpu_CoCmd_SendStr
 328              	.LVL35:
  53:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 329              		.loc 1 53 0
 330 004e 2946     		mov	r1, r5
 331 0050 2046     		mov	r0, r4
 332 0052 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 333              	.LVL36:
  54:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Number(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t fo
 334              		.loc 1 54 0
 335 0056 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 336              		.cfi_endproc
 337              	.LFE5:
 339              		.section	.text.Ft_Gpu_CoCmd_Number,"ax",%progbits
 340              		.align	1
 341              		.global	Ft_Gpu_CoCmd_Number
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 345              		.fpu fpv5-sp-d16
 347              	Ft_Gpu_CoCmd_Number:
 348              	.LFB6:
  56:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 349              		.loc 1 56 0
 350              		.cfi_startproc
 351              		@ args = 8, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 353              	.LVL37:
 354 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 355              	.LCFI7:
 356              		.cfi_def_cfa_offset 24
 357              		.cfi_offset 3, -24
 358              		.cfi_offset 4, -20
 359              		.cfi_offset 5, -16
 360              		.cfi_offset 6, -12
 361              		.cfi_offset 7, -8
 362              		.cfi_offset 14, -4
 363 0002 0446     		mov	r4, r0
 364 0004 0E46     		mov	r6, r1
 365 0006 1746     		mov	r7, r2
 366 0008 1D46     		mov	r5, r3
  57:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_NUMBER);
 367              		.loc 1 57 0
 368 000a 1021     		movs	r1, #16
 369              	.LVL38:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 20


 370 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 371              	.LVL39:
  58:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 372              		.loc 1 58 0
 373 0010 6FF0D101 		mvn	r1, #209
 374 0014 2046     		mov	r0, r4
 375 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 376              	.LVL40:
  59:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(font&0xffff)));
 377              		.loc 1 59 0
 378 001a B1B2     		uxth	r1, r6
 379 001c 41EA0741 		orr	r1, r1, r7, lsl #16
 380 0020 2046     		mov	r0, r4
 381 0022 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 382              	.LVL41:
  60:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, n);
 383              		.loc 1 60 0
 384 0026 ADB2     		uxth	r5, r5
 385 0028 BDF81810 		ldrh	r1, [sp, #24]
 386 002c 45EA0141 		orr	r1, r5, r1, lsl #16
 387 0030 2046     		mov	r0, r4
 388 0032 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 389              	.LVL42:
  61:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 390              		.loc 1 61 0
 391 0036 0799     		ldr	r1, [sp, #28]
 392 0038 2046     		mov	r0, r4
 393 003a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 394              	.LVL43:
  62:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 395              		.loc 1 62 0
 396 003e 1021     		movs	r1, #16
 397 0040 2046     		mov	r0, r4
 398 0042 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 399              	.LVL44:
  63:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_LoadIdentity(Ft_Gpu_Hal_Context_t *phost)
 400              		.loc 1 63 0
 401 0046 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 402              		.cfi_endproc
 403              	.LFE6:
 405              		.section	.text.Ft_Gpu_CoCmd_LoadIdentity,"ax",%progbits
 406              		.align	1
 407              		.global	Ft_Gpu_CoCmd_LoadIdentity
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 411              		.fpu fpv5-sp-d16
 413              	Ft_Gpu_CoCmd_LoadIdentity:
 414              	.LFB7:
  65:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 415              		.loc 1 65 0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              	.LVL45:
 420 0000 10B5     		push	{r4, lr}
 421              	.LCFI8:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 21


 422              		.cfi_def_cfa_offset 8
 423              		.cfi_offset 4, -8
 424              		.cfi_offset 14, -4
 425 0002 0446     		mov	r4, r0
  66:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_LOADIDENTITY);
 426              		.loc 1 66 0
 427 0004 0421     		movs	r1, #4
 428 0006 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 429              	.LVL46:
  67:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 430              		.loc 1 67 0
 431 000a 6FF0D901 		mvn	r1, #217
 432 000e 2046     		mov	r0, r4
 433 0010 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 434              	.LVL47:
  68:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 435              		.loc 1 68 0
 436 0014 0421     		movs	r1, #4
 437 0016 2046     		mov	r0, r4
 438 0018 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 439              	.LVL48:
  69:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Toggle(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t w,
 440              		.loc 1 69 0
 441 001c 10BD     		pop	{r4, pc}
 442              		.cfi_endproc
 443              	.LFE7:
 445              		.section	.text.Ft_Gpu_CoCmd_Toggle,"ax",%progbits
 446              		.align	1
 447              		.global	Ft_Gpu_CoCmd_Toggle
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 451              		.fpu fpv5-sp-d16
 453              	Ft_Gpu_CoCmd_Toggle:
 454              	.LFB8:
  71:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	ft_uint16_t len = strlen(s);
 455              		.loc 1 71 0
 456              		.cfi_startproc
 457              		@ args = 16, pretend = 0, frame = 0
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459              	.LVL49:
 460 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 461              	.LCFI9:
 462              		.cfi_def_cfa_offset 24
 463              		.cfi_offset 4, -24
 464              		.cfi_offset 5, -20
 465              		.cfi_offset 6, -16
 466              		.cfi_offset 7, -12
 467              		.cfi_offset 8, -8
 468              		.cfi_offset 14, -4
 469 0004 0446     		mov	r4, r0
 470 0006 0F46     		mov	r7, r1
 471 0008 9046     		mov	r8, r2
 472 000a 1E46     		mov	r6, r3
  72:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4 + len + 1);
 473              		.loc 1 72 0
 474 000c 0998     		ldr	r0, [sp, #36]
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 22


 475              	.LVL50:
 476 000e FFF7FEFF 		bl	strlen
 477              	.LVL51:
 478 0012 85B2     		uxth	r5, r0
 479              	.LVL52:
  73:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_TOGGLE);
 480              		.loc 1 73 0
 481 0014 1135     		adds	r5, r5, #17
 482              	.LVL53:
 483 0016 ADB2     		uxth	r5, r5
 484              	.LVL54:
 485 0018 2946     		mov	r1, r5
 486 001a 2046     		mov	r0, r4
 487              	.LVL55:
 488 001c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 489              	.LVL56:
  74:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 490              		.loc 1 74 0
 491 0020 6FF0ED01 		mvn	r1, #237
 492 0024 2046     		mov	r0, r4
 493 0026 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 494              	.LVL57:
  75:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)font<<16)|(w&0xffff)));
 495              		.loc 1 75 0
 496 002a B9B2     		uxth	r1, r7
 497 002c 41EA0841 		orr	r1, r1, r8, lsl #16
 498 0030 2046     		mov	r0, r4
 499 0032 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 500              	.LVL58:
  76:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)state<<16)|options));
 501              		.loc 1 76 0
 502 0036 B6B2     		uxth	r6, r6
 503 0038 BDF91810 		ldrsh	r1, [sp, #24]
 504 003c 46EA0141 		orr	r1, r6, r1, lsl #16
 505 0040 2046     		mov	r0, r4
 506 0042 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 507              	.LVL59:
  77:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_SendStr(phost, s);
 508              		.loc 1 77 0
 509 0046 BDF81C30 		ldrh	r3, [sp, #28]
 510 004a BDF82010 		ldrh	r1, [sp, #32]
 511 004e 43EA0141 		orr	r1, r3, r1, lsl #16
 512 0052 2046     		mov	r0, r4
 513 0054 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 514              	.LVL60:
  78:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4 + len + 1));
 515              		.loc 1 78 0
 516 0058 0999     		ldr	r1, [sp, #36]
 517 005a 2046     		mov	r0, r4
 518 005c FFF7FEFF 		bl	Ft_Gpu_CoCmd_SendStr
 519              	.LVL61:
  79:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 520              		.loc 1 79 0
 521 0060 2946     		mov	r1, r5
 522 0062 2046     		mov	r0, r4
 523 0064 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 524              	.LVL62:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 23


  80:FT_Eve_Hal/FT_CoPro_Cmds.c **** /* Error handling for val is not done, so better to always use range of 65535 in order that needle 
 525              		.loc 1 80 0
 526 0068 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 527              		.cfi_endproc
 528              	.LFE8:
 530              		.section	.text.Ft_Gpu_CoCmd_Gauge,"ax",%progbits
 531              		.align	1
 532              		.global	Ft_Gpu_CoCmd_Gauge
 533              		.syntax unified
 534              		.thumb
 535              		.thumb_func
 536              		.fpu fpv5-sp-d16
 538              	Ft_Gpu_CoCmd_Gauge:
 539              	.LFB9:
  83:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 540              		.loc 1 83 0
 541              		.cfi_startproc
 542              		@ args = 20, pretend = 0, frame = 0
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 544              	.LVL63:
 545 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 546              	.LCFI10:
 547              		.cfi_def_cfa_offset 24
 548              		.cfi_offset 3, -24
 549              		.cfi_offset 4, -20
 550              		.cfi_offset 5, -16
 551              		.cfi_offset 6, -12
 552              		.cfi_offset 7, -8
 553              		.cfi_offset 14, -4
 554 0002 0446     		mov	r4, r0
 555 0004 0E46     		mov	r6, r1
 556 0006 1746     		mov	r7, r2
 557 0008 1D46     		mov	r5, r3
  84:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_GAUGE);
 558              		.loc 1 84 0
 559 000a 1421     		movs	r1, #20
 560              	.LVL64:
 561 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 562              	.LVL65:
  85:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 563              		.loc 1 85 0
 564 0010 6FF0EC01 		mvn	r1, #236
 565 0014 2046     		mov	r0, r4
 566 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 567              	.LVL66:
  86:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(r&0xffff)));
 568              		.loc 1 86 0
 569 001a B1B2     		uxth	r1, r6
 570 001c 41EA0741 		orr	r1, r1, r7, lsl #16
 571 0020 2046     		mov	r0, r4
 572 0022 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 573              	.LVL67:
  87:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)minor<<16)|(major&0xffff)));
 574              		.loc 1 87 0
 575 0026 ADB2     		uxth	r5, r5
 576 0028 BDF81810 		ldrh	r1, [sp, #24]
 577 002c 45EA0141 		orr	r1, r5, r1, lsl #16
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 24


 578 0030 2046     		mov	r0, r4
 579 0032 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 580              	.LVL68:
  88:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)range<<16)|(val&0xffff)));
 581              		.loc 1 88 0
 582 0036 BDF81C30 		ldrh	r3, [sp, #28]
 583 003a BDF82010 		ldrh	r1, [sp, #32]
 584 003e 43EA0141 		orr	r1, r3, r1, lsl #16
 585 0042 2046     		mov	r0, r4
 586 0044 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 587              	.LVL69:
  89:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 588              		.loc 1 89 0
 589 0048 BDF82430 		ldrh	r3, [sp, #36]
 590 004c BDF82810 		ldrh	r1, [sp, #40]
 591 0050 43EA0141 		orr	r1, r3, r1, lsl #16
 592 0054 2046     		mov	r0, r4
 593 0056 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 594              	.LVL70:
  90:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 595              		.loc 1 90 0
 596 005a 1421     		movs	r1, #20
 597 005c 2046     		mov	r0, r4
 598 005e FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 599              	.LVL71:
  91:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_RegRead(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t result)
 600              		.loc 1 91 0
 601 0062 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 602              		.cfi_endproc
 603              	.LFE9:
 605              		.section	.text.Ft_Gpu_CoCmd_RegRead,"ax",%progbits
 606              		.align	1
 607              		.global	Ft_Gpu_CoCmd_RegRead
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 611              		.fpu fpv5-sp-d16
 613              	Ft_Gpu_CoCmd_RegRead:
 614              	.LFB10:
  93:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 615              		.loc 1 93 0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 0, uses_anonymous_args = 0
 619              	.LVL72:
 620 0000 38B5     		push	{r3, r4, r5, lr}
 621              	.LCFI11:
 622              		.cfi_def_cfa_offset 16
 623              		.cfi_offset 3, -16
 624              		.cfi_offset 4, -12
 625              		.cfi_offset 5, -8
 626              		.cfi_offset 14, -4
 627 0002 0446     		mov	r4, r0
 628 0004 0D46     		mov	r5, r1
  94:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_REGREAD);
 629              		.loc 1 94 0
 630 0006 0C21     		movs	r1, #12
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 25


 631              	.LVL73:
 632 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 633              	.LVL74:
  95:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 634              		.loc 1 95 0
 635 000c 6FF0E601 		mvn	r1, #230
 636 0010 2046     		mov	r0, r4
 637 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 638              	.LVL75:
  96:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, 0);
 639              		.loc 1 96 0
 640 0016 2946     		mov	r1, r5
 641 0018 2046     		mov	r0, r4
 642 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 643              	.LVL76:
  97:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 644              		.loc 1 97 0
 645 001e 0021     		movs	r1, #0
 646 0020 2046     		mov	r0, r4
 647 0022 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 648              	.LVL77:
  98:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 649              		.loc 1 98 0
 650 0026 0C21     		movs	r1, #12
 651 0028 2046     		mov	r0, r4
 652 002a FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 653              	.LVL78:
 100:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 654              		.loc 1 100 0
 655 002e 38BD     		pop	{r3, r4, r5, pc}
 656              		.cfi_endproc
 657              	.LFE10:
 659              		.section	.text.Ft_Gpu_CoCmd_VideoStart,"ax",%progbits
 660              		.align	1
 661              		.global	Ft_Gpu_CoCmd_VideoStart
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 665              		.fpu fpv5-sp-d16
 667              	Ft_Gpu_CoCmd_VideoStart:
 668              	.LFB11:
 103:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 669              		.loc 1 103 0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 0
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 673              	.LVL79:
 674 0000 10B5     		push	{r4, lr}
 675              	.LCFI12:
 676              		.cfi_def_cfa_offset 8
 677              		.cfi_offset 4, -8
 678              		.cfi_offset 14, -4
 679 0002 0446     		mov	r4, r0
 104:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_VIDEOSTART);
 680              		.loc 1 104 0
 681 0004 0421     		movs	r1, #4
 682 0006 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 26


 683              	.LVL80:
 105:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 684              		.loc 1 105 0
 685 000a 6FF0BF01 		mvn	r1, #191
 686 000e 2046     		mov	r0, r4
 687 0010 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 688              	.LVL81:
 106:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 689              		.loc 1 106 0
 690 0014 0421     		movs	r1, #4
 691 0016 2046     		mov	r0, r4
 692 0018 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 693              	.LVL82:
 107:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 694              		.loc 1 107 0
 695 001c 10BD     		pop	{r4, pc}
 696              		.cfi_endproc
 697              	.LFE11:
 699              		.section	.text.Ft_Gpu_CoCmd_GetProps,"ax",%progbits
 700              		.align	1
 701              		.global	Ft_Gpu_CoCmd_GetProps
 702              		.syntax unified
 703              		.thumb
 704              		.thumb_func
 705              		.fpu fpv5-sp-d16
 707              	Ft_Gpu_CoCmd_GetProps:
 708              	.LFB12:
 110:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 709              		.loc 1 110 0
 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 0
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713              	.LVL83:
 714 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 715              	.LCFI13:
 716              		.cfi_def_cfa_offset 24
 717              		.cfi_offset 3, -24
 718              		.cfi_offset 4, -20
 719              		.cfi_offset 5, -16
 720              		.cfi_offset 6, -12
 721              		.cfi_offset 7, -8
 722              		.cfi_offset 14, -4
 723 0002 0446     		mov	r4, r0
 724 0004 0F46     		mov	r7, r1
 725 0006 1646     		mov	r6, r2
 726 0008 1D46     		mov	r5, r3
 111:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_GETPROPS);
 727              		.loc 1 111 0
 728 000a 1021     		movs	r1, #16
 729              	.LVL84:
 730 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 731              	.LVL85:
 112:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 732              		.loc 1 112 0
 733 0010 6FF0DA01 		mvn	r1, #218
 734 0014 2046     		mov	r0, r4
 735 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 27


 736              	.LVL86:
 113:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, w);
 737              		.loc 1 113 0
 738 001a 3946     		mov	r1, r7
 739 001c 2046     		mov	r0, r4
 740 001e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 741              	.LVL87:
 114:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, h);
 742              		.loc 1 114 0
 743 0022 3146     		mov	r1, r6
 744 0024 2046     		mov	r0, r4
 745 0026 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 746              	.LVL88:
 115:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 747              		.loc 1 115 0
 748 002a 2946     		mov	r1, r5
 749 002c 2046     		mov	r0, r4
 750 002e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 751              	.LVL89:
 116:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 752              		.loc 1 116 0
 753 0032 1021     		movs	r1, #16
 754 0034 2046     		mov	r0, r4
 755 0036 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 756              	.LVL90:
 117:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Memcpy(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t dest, ft_uint32_t src, ft_uin
 757              		.loc 1 117 0
 758 003a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 759              		.cfi_endproc
 760              	.LFE12:
 762              		.section	.text.Ft_Gpu_CoCmd_Memcpy,"ax",%progbits
 763              		.align	1
 764              		.global	Ft_Gpu_CoCmd_Memcpy
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 768              		.fpu fpv5-sp-d16
 770              	Ft_Gpu_CoCmd_Memcpy:
 771              	.LFB13:
 119:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 772              		.loc 1 119 0
 773              		.cfi_startproc
 774              		@ args = 0, pretend = 0, frame = 0
 775              		@ frame_needed = 0, uses_anonymous_args = 0
 776              	.LVL91:
 777 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 778              	.LCFI14:
 779              		.cfi_def_cfa_offset 24
 780              		.cfi_offset 3, -24
 781              		.cfi_offset 4, -20
 782              		.cfi_offset 5, -16
 783              		.cfi_offset 6, -12
 784              		.cfi_offset 7, -8
 785              		.cfi_offset 14, -4
 786 0002 0446     		mov	r4, r0
 787 0004 0F46     		mov	r7, r1
 788 0006 1646     		mov	r6, r2
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 28


 789 0008 1D46     		mov	r5, r3
 120:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_MEMCPY);
 790              		.loc 1 120 0
 791 000a 1021     		movs	r1, #16
 792              	.LVL92:
 793 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 794              	.LVL93:
 121:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, dest);
 795              		.loc 1 121 0
 796 0010 6FF0E201 		mvn	r1, #226
 797 0014 2046     		mov	r0, r4
 798 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 799              	.LVL94:
 122:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, src);
 800              		.loc 1 122 0
 801 001a 3946     		mov	r1, r7
 802 001c 2046     		mov	r0, r4
 803 001e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 804              	.LVL95:
 123:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, num);
 805              		.loc 1 123 0
 806 0022 3146     		mov	r1, r6
 807 0024 2046     		mov	r0, r4
 808 0026 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 809              	.LVL96:
 124:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 810              		.loc 1 124 0
 811 002a 2946     		mov	r1, r5
 812 002c 2046     		mov	r0, r4
 813 002e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 814              	.LVL97:
 125:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 815              		.loc 1 125 0
 816 0032 1021     		movs	r1, #16
 817 0034 2046     		mov	r0, r4
 818 0036 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 819              	.LVL98:
 126:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Spinner(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_uint16_t 
 820              		.loc 1 126 0
 821 003a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 822              		.cfi_endproc
 823              	.LFE13:
 825              		.section	.text.Ft_Gpu_CoCmd_Spinner,"ax",%progbits
 826              		.align	1
 827              		.global	Ft_Gpu_CoCmd_Spinner
 828              		.syntax unified
 829              		.thumb
 830              		.thumb_func
 831              		.fpu fpv5-sp-d16
 833              	Ft_Gpu_CoCmd_Spinner:
 834              	.LFB14:
 128:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 835              		.loc 1 128 0
 836              		.cfi_startproc
 837              		@ args = 4, pretend = 0, frame = 0
 838              		@ frame_needed = 0, uses_anonymous_args = 0
 839              	.LVL99:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 29


 840 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 841              	.LCFI15:
 842              		.cfi_def_cfa_offset 24
 843              		.cfi_offset 3, -24
 844              		.cfi_offset 4, -20
 845              		.cfi_offset 5, -16
 846              		.cfi_offset 6, -12
 847              		.cfi_offset 7, -8
 848              		.cfi_offset 14, -4
 849 0002 0446     		mov	r4, r0
 850 0004 0D46     		mov	r5, r1
 851 0006 1746     		mov	r7, r2
 852 0008 1E46     		mov	r6, r3
 129:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SPINNER);
 853              		.loc 1 129 0
 854 000a 0C21     		movs	r1, #12
 855              	.LVL100:
 856 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 857              	.LVL101:
 130:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 858              		.loc 1 130 0
 859 0010 6FF0E901 		mvn	r1, #233
 860 0014 2046     		mov	r0, r4
 861 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 862              	.LVL102:
 131:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)scale<<16)|(style&0xffff)));
 863              		.loc 1 131 0
 864 001a A9B2     		uxth	r1, r5
 865 001c 41EA0741 		orr	r1, r1, r7, lsl #16
 866 0020 2046     		mov	r0, r4
 867 0022 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 868              	.LVL103:
 132:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 869              		.loc 1 132 0
 870 0026 BDF81810 		ldrh	r1, [sp, #24]
 871 002a 46EA0141 		orr	r1, r6, r1, lsl #16
 872 002e 2046     		mov	r0, r4
 873 0030 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 874              	.LVL104:
 133:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 875              		.loc 1 133 0
 876 0034 0C21     		movs	r1, #12
 877 0036 2046     		mov	r0, r4
 878 0038 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 879              	.LVL105:
 134:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_BgColor(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t c)
 880              		.loc 1 134 0
 881 003c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 882              		.cfi_endproc
 883              	.LFE14:
 885              		.section	.text.Ft_Gpu_CoCmd_BgColor,"ax",%progbits
 886              		.align	1
 887              		.global	Ft_Gpu_CoCmd_BgColor
 888              		.syntax unified
 889              		.thumb
 890              		.thumb_func
 891              		.fpu fpv5-sp-d16
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 30


 893              	Ft_Gpu_CoCmd_BgColor:
 894              	.LFB15:
 136:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 895              		.loc 1 136 0
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 0
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899              	.LVL106:
 900 0000 38B5     		push	{r3, r4, r5, lr}
 901              	.LCFI16:
 902              		.cfi_def_cfa_offset 16
 903              		.cfi_offset 3, -16
 904              		.cfi_offset 4, -12
 905              		.cfi_offset 5, -8
 906              		.cfi_offset 14, -4
 907 0002 0446     		mov	r4, r0
 908 0004 0D46     		mov	r5, r1
 137:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_BGCOLOR);
 909              		.loc 1 137 0
 910 0006 0821     		movs	r1, #8
 911              	.LVL107:
 912 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 913              	.LVL108:
 138:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, c);
 914              		.loc 1 138 0
 915 000c 6FF0F601 		mvn	r1, #246
 916 0010 2046     		mov	r0, r4
 917 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 918              	.LVL109:
 139:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 919              		.loc 1 139 0
 920 0016 2946     		mov	r1, r5
 921 0018 2046     		mov	r0, r4
 922 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 923              	.LVL110:
 140:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 924              		.loc 1 140 0
 925 001e 0821     		movs	r1, #8
 926 0020 2046     		mov	r0, r4
 927 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 928              	.LVL111:
 141:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Swap(Ft_Gpu_Hal_Context_t *phost)
 929              		.loc 1 141 0
 930 0026 38BD     		pop	{r3, r4, r5, pc}
 931              		.cfi_endproc
 932              	.LFE15:
 934              		.section	.text.Ft_Gpu_CoCmd_Swap,"ax",%progbits
 935              		.align	1
 936              		.global	Ft_Gpu_CoCmd_Swap
 937              		.syntax unified
 938              		.thumb
 939              		.thumb_func
 940              		.fpu fpv5-sp-d16
 942              	Ft_Gpu_CoCmd_Swap:
 943              	.LFB16:
 143:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 944              		.loc 1 143 0
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 31


 945              		.cfi_startproc
 946              		@ args = 0, pretend = 0, frame = 0
 947              		@ frame_needed = 0, uses_anonymous_args = 0
 948              	.LVL112:
 949 0000 10B5     		push	{r4, lr}
 950              	.LCFI17:
 951              		.cfi_def_cfa_offset 8
 952              		.cfi_offset 4, -8
 953              		.cfi_offset 14, -4
 954 0002 0446     		mov	r4, r0
 144:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SWAP);
 955              		.loc 1 144 0
 956 0004 0421     		movs	r1, #4
 957 0006 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 958              	.LVL113:
 145:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 959              		.loc 1 145 0
 960 000a 6FF0FE01 		mvn	r1, #254
 961 000e 2046     		mov	r0, r4
 962 0010 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 963              	.LVL114:
 146:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 964              		.loc 1 146 0
 965 0014 0421     		movs	r1, #4
 966 0016 2046     		mov	r0, r4
 967 0018 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 968              	.LVL115:
 147:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Inflate(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr)
 969              		.loc 1 147 0
 970 001c 10BD     		pop	{r4, pc}
 971              		.cfi_endproc
 972              	.LFE16:
 974              		.section	.text.Ft_Gpu_CoCmd_Inflate,"ax",%progbits
 975              		.align	1
 976              		.global	Ft_Gpu_CoCmd_Inflate
 977              		.syntax unified
 978              		.thumb
 979              		.thumb_func
 980              		.fpu fpv5-sp-d16
 982              	Ft_Gpu_CoCmd_Inflate:
 983              	.LFB17:
 149:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 984              		.loc 1 149 0
 985              		.cfi_startproc
 986              		@ args = 0, pretend = 0, frame = 0
 987              		@ frame_needed = 0, uses_anonymous_args = 0
 988              	.LVL116:
 989 0000 38B5     		push	{r3, r4, r5, lr}
 990              	.LCFI18:
 991              		.cfi_def_cfa_offset 16
 992              		.cfi_offset 3, -16
 993              		.cfi_offset 4, -12
 994              		.cfi_offset 5, -8
 995              		.cfi_offset 14, -4
 996 0002 0446     		mov	r4, r0
 997 0004 0D46     		mov	r5, r1
 150:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_INFLATE);
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 32


 998              		.loc 1 150 0
 999 0006 0821     		movs	r1, #8
 1000              	.LVL117:
 1001 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1002              	.LVL118:
 151:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 1003              		.loc 1 151 0
 1004 000c 6FF0DD01 		mvn	r1, #221
 1005 0010 2046     		mov	r0, r4
 1006 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1007              	.LVL119:
 152:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 1008              		.loc 1 152 0
 1009 0016 2946     		mov	r1, r5
 1010 0018 2046     		mov	r0, r4
 1011 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1012              	.LVL120:
 153:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1013              		.loc 1 153 0
 1014 001e 0821     		movs	r1, #8
 1015 0020 2046     		mov	r0, r4
 1016 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1017              	.LVL121:
 154:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Translate(Ft_Gpu_Hal_Context_t *phost,ft_int32_t tx, ft_int32_t ty)
 1018              		.loc 1 154 0
 1019 0026 38BD     		pop	{r3, r4, r5, pc}
 1020              		.cfi_endproc
 1021              	.LFE17:
 1023              		.section	.text.Ft_Gpu_CoCmd_Translate,"ax",%progbits
 1024              		.align	1
 1025              		.global	Ft_Gpu_CoCmd_Translate
 1026              		.syntax unified
 1027              		.thumb
 1028              		.thumb_func
 1029              		.fpu fpv5-sp-d16
 1031              	Ft_Gpu_CoCmd_Translate:
 1032              	.LFB18:
 156:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 1033              		.loc 1 156 0
 1034              		.cfi_startproc
 1035              		@ args = 0, pretend = 0, frame = 0
 1036              		@ frame_needed = 0, uses_anonymous_args = 0
 1037              	.LVL122:
 1038 0000 70B5     		push	{r4, r5, r6, lr}
 1039              	.LCFI19:
 1040              		.cfi_def_cfa_offset 16
 1041              		.cfi_offset 4, -16
 1042              		.cfi_offset 5, -12
 1043              		.cfi_offset 6, -8
 1044              		.cfi_offset 14, -4
 1045 0002 0446     		mov	r4, r0
 1046 0004 0E46     		mov	r6, r1
 1047 0006 1546     		mov	r5, r2
 157:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_TRANSLATE);
 1048              		.loc 1 157 0
 1049 0008 0C21     		movs	r1, #12
 1050              	.LVL123:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 33


 1051 000a FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1052              	.LVL124:
 158:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx);
 1053              		.loc 1 158 0
 1054 000e 6FF0D801 		mvn	r1, #216
 1055 0012 2046     		mov	r0, r4
 1056 0014 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1057              	.LVL125:
 159:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty);
 1058              		.loc 1 159 0
 1059 0018 3146     		mov	r1, r6
 1060 001a 2046     		mov	r0, r4
 1061 001c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1062              	.LVL126:
 160:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 1063              		.loc 1 160 0
 1064 0020 2946     		mov	r1, r5
 1065 0022 2046     		mov	r0, r4
 1066 0024 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1067              	.LVL127:
 161:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1068              		.loc 1 161 0
 1069 0028 0C21     		movs	r1, #12
 1070 002a 2046     		mov	r0, r4
 1071 002c FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1072              	.LVL128:
 162:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Stop(Ft_Gpu_Hal_Context_t *phost)
 1073              		.loc 1 162 0
 1074 0030 70BD     		pop	{r4, r5, r6, pc}
 1075              		.cfi_endproc
 1076              	.LFE18:
 1078              		.section	.text.Ft_Gpu_CoCmd_Stop,"ax",%progbits
 1079              		.align	1
 1080              		.global	Ft_Gpu_CoCmd_Stop
 1081              		.syntax unified
 1082              		.thumb
 1083              		.thumb_func
 1084              		.fpu fpv5-sp-d16
 1086              	Ft_Gpu_CoCmd_Stop:
 1087              	.LFB19:
 164:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 1088              		.loc 1 164 0
 1089              		.cfi_startproc
 1090              		@ args = 0, pretend = 0, frame = 0
 1091              		@ frame_needed = 0, uses_anonymous_args = 0
 1092              	.LVL129:
 1093 0000 10B5     		push	{r4, lr}
 1094              	.LCFI20:
 1095              		.cfi_def_cfa_offset 8
 1096              		.cfi_offset 4, -8
 1097              		.cfi_offset 14, -4
 1098 0002 0446     		mov	r4, r0
 165:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_STOP);
 1099              		.loc 1 165 0
 1100 0004 0421     		movs	r1, #4
 1101 0006 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1102              	.LVL130:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 34


 166:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 1103              		.loc 1 166 0
 1104 000a 6FF0E801 		mvn	r1, #232
 1105 000e 2046     		mov	r0, r4
 1106 0010 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1107              	.LVL131:
 167:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1108              		.loc 1 167 0
 1109 0014 0421     		movs	r1, #4
 1110 0016 2046     		mov	r0, r4
 1111 0018 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1112              	.LVL132:
 168:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 1113              		.loc 1 168 0
 1114 001c 10BD     		pop	{r4, pc}
 1115              		.cfi_endproc
 1116              	.LFE19:
 1118              		.section	.text.Ft_Gpu_CoCmd_SetBase,"ax",%progbits
 1119              		.align	1
 1120              		.global	Ft_Gpu_CoCmd_SetBase
 1121              		.syntax unified
 1122              		.thumb
 1123              		.thumb_func
 1124              		.fpu fpv5-sp-d16
 1126              	Ft_Gpu_CoCmd_SetBase:
 1127              	.LFB20:
 171:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 1128              		.loc 1 171 0
 1129              		.cfi_startproc
 1130              		@ args = 0, pretend = 0, frame = 0
 1131              		@ frame_needed = 0, uses_anonymous_args = 0
 1132              	.LVL133:
 1133 0000 38B5     		push	{r3, r4, r5, lr}
 1134              	.LCFI21:
 1135              		.cfi_def_cfa_offset 16
 1136              		.cfi_offset 3, -16
 1137              		.cfi_offset 4, -12
 1138              		.cfi_offset 5, -8
 1139              		.cfi_offset 14, -4
 1140 0002 0446     		mov	r4, r0
 1141 0004 0D46     		mov	r5, r1
 172:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETBASE);
 1142              		.loc 1 172 0
 1143 0006 0821     		movs	r1, #8
 1144              	.LVL134:
 1145 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1146              	.LVL135:
 173:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, base);
 1147              		.loc 1 173 0
 1148 000c 6FF0C701 		mvn	r1, #199
 1149 0010 2046     		mov	r0, r4
 1150 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1151              	.LVL136:
 174:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 1152              		.loc 1 174 0
 1153 0016 2946     		mov	r1, r5
 1154 0018 2046     		mov	r0, r4
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 35


 1155 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1156              	.LVL137:
 175:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1157              		.loc 1 175 0
 1158 001e 0821     		movs	r1, #8
 1159 0020 2046     		mov	r0, r4
 1160 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1161              	.LVL138:
 176:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 1162              		.loc 1 176 0
 1163 0026 38BD     		pop	{r3, r4, r5, pc}
 1164              		.cfi_endproc
 1165              	.LFE20:
 1167              		.section	.text.Ft_Gpu_CoCmd_Slider,"ax",%progbits
 1168              		.align	1
 1169              		.global	Ft_Gpu_CoCmd_Slider
 1170              		.syntax unified
 1171              		.thumb
 1172              		.thumb_func
 1173              		.fpu fpv5-sp-d16
 1175              	Ft_Gpu_CoCmd_Slider:
 1176              	.LFB21:
 179:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 1177              		.loc 1 179 0
 1178              		.cfi_startproc
 1179              		@ args = 16, pretend = 0, frame = 0
 1180              		@ frame_needed = 0, uses_anonymous_args = 0
 1181              	.LVL139:
 1182 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1183              	.LCFI22:
 1184              		.cfi_def_cfa_offset 24
 1185              		.cfi_offset 3, -24
 1186              		.cfi_offset 4, -20
 1187              		.cfi_offset 5, -16
 1188              		.cfi_offset 6, -12
 1189              		.cfi_offset 7, -8
 1190              		.cfi_offset 14, -4
 1191 0002 0446     		mov	r4, r0
 1192 0004 0E46     		mov	r6, r1
 1193 0006 1746     		mov	r7, r2
 1194 0008 1D46     		mov	r5, r3
 180:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SLIDER);
 1195              		.loc 1 180 0
 1196 000a 1421     		movs	r1, #20
 1197              	.LVL140:
 1198 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1199              	.LVL141:
 181:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 1200              		.loc 1 181 0
 1201 0010 6FF0EF01 		mvn	r1, #239
 1202 0014 2046     		mov	r0, r4
 1203 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1204              	.LVL142:
 182:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 1205              		.loc 1 182 0
 1206 001a B1B2     		uxth	r1, r6
 1207 001c 41EA0741 		orr	r1, r1, r7, lsl #16
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 36


 1208 0020 2046     		mov	r0, r4
 1209 0022 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1210              	.LVL143:
 183:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)val<<16)|(options&0xffff)));
 1211              		.loc 1 183 0
 1212 0026 ADB2     		uxth	r5, r5
 1213 0028 BDF91810 		ldrsh	r1, [sp, #24]
 1214 002c 45EA0141 		orr	r1, r5, r1, lsl #16
 1215 0030 2046     		mov	r0, r4
 1216 0032 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1217              	.LVL144:
 184:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, range);
 1218              		.loc 1 184 0
 1219 0036 BDF81C30 		ldrh	r3, [sp, #28]
 1220 003a BDF82010 		ldrh	r1, [sp, #32]
 1221 003e 43EA0141 		orr	r1, r3, r1, lsl #16
 1222 0042 2046     		mov	r0, r4
 1223 0044 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1224              	.LVL145:
 185:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 1225              		.loc 1 185 0
 1226 0048 BDF82410 		ldrh	r1, [sp, #36]
 1227 004c 2046     		mov	r0, r4
 1228 004e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1229              	.LVL146:
 186:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1230              		.loc 1 186 0
 1231 0052 1421     		movs	r1, #20
 1232 0054 2046     		mov	r0, r4
 1233 0056 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1234              	.LVL147:
 187:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 1235              		.loc 1 187 0
 1236 005a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1237              		.cfi_endproc
 1238              	.LFE21:
 1240              		.section	.text.Ft_Gpu_CoCmd_VideoFrame,"ax",%progbits
 1241              		.align	1
 1242              		.global	Ft_Gpu_CoCmd_VideoFrame
 1243              		.syntax unified
 1244              		.thumb
 1245              		.thumb_func
 1246              		.fpu fpv5-sp-d16
 1248              	Ft_Gpu_CoCmd_VideoFrame:
 1249              	.LFB22:
 191:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 1250              		.loc 1 191 0
 1251              		.cfi_startproc
 1252              		@ args = 0, pretend = 0, frame = 0
 1253              		@ frame_needed = 0, uses_anonymous_args = 0
 1254              	.LVL148:
 1255 0000 70B5     		push	{r4, r5, r6, lr}
 1256              	.LCFI23:
 1257              		.cfi_def_cfa_offset 16
 1258              		.cfi_offset 4, -16
 1259              		.cfi_offset 5, -12
 1260              		.cfi_offset 6, -8
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 37


 1261              		.cfi_offset 14, -4
 1262 0002 0446     		mov	r4, r0
 1263 0004 0E46     		mov	r6, r1
 1264 0006 1546     		mov	r5, r2
 192:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_VIDEOFRAME);
 1265              		.loc 1 192 0
 1266 0008 0C21     		movs	r1, #12
 1267              	.LVL149:
 1268 000a FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1269              	.LVL150:
 193:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, dst);
 1270              		.loc 1 193 0
 1271 000e 6FF0BE01 		mvn	r1, #190
 1272 0012 2046     		mov	r0, r4
 1273 0014 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1274              	.LVL151:
 194:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 1275              		.loc 1 194 0
 1276 0018 3146     		mov	r1, r6
 1277 001a 2046     		mov	r0, r4
 1278 001c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1279              	.LVL152:
 195:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 1280              		.loc 1 195 0
 1281 0020 2946     		mov	r1, r5
 1282 0022 2046     		mov	r0, r4
 1283 0024 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1284              	.LVL153:
 196:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1285              		.loc 1 196 0
 1286 0028 0C21     		movs	r1, #12
 1287 002a 2046     		mov	r0, r4
 1288 002c FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1289              	.LVL154:
 197:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 1290              		.loc 1 197 0
 1291 0030 70BD     		pop	{r4, r5, r6, pc}
 1292              		.cfi_endproc
 1293              	.LFE22:
 1295              		.section	.text.Ft_Gpu_CoCmd_TouchTransform,"ax",%progbits
 1296              		.align	1
 1297              		.global	Ft_Gpu_CoCmd_TouchTransform
 1298              		.syntax unified
 1299              		.thumb
 1300              		.thumb_func
 1301              		.fpu fpv5-sp-d16
 1303              	Ft_Gpu_CoCmd_TouchTransform:
 1304              	.LFB23:
 201:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*6*2+FT_CMD_SIZE*2);
 1305              		.loc 1 201 0
 1306              		.cfi_startproc
 1307              		@ args = 40, pretend = 0, frame = 0
 1308              		@ frame_needed = 0, uses_anonymous_args = 0
 1309              	.LVL155:
 1310 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1311              	.LCFI24:
 1312              		.cfi_def_cfa_offset 24
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 38


 1313              		.cfi_offset 3, -24
 1314              		.cfi_offset 4, -20
 1315              		.cfi_offset 5, -16
 1316              		.cfi_offset 6, -12
 1317              		.cfi_offset 7, -8
 1318              		.cfi_offset 14, -4
 1319 0002 0446     		mov	r4, r0
 1320 0004 0F46     		mov	r7, r1
 1321 0006 1646     		mov	r6, r2
 1322 0008 1D46     		mov	r5, r3
 202:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_TOUCH_TRANSFORM);
 1323              		.loc 1 202 0
 1324 000a 3821     		movs	r1, #56
 1325              	.LVL156:
 1326 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1327              	.LVL157:
 203:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, x0);
 1328              		.loc 1 203 0
 1329 0010 6FF0DF01 		mvn	r1, #223
 1330 0014 2046     		mov	r0, r4
 1331 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1332              	.LVL158:
 204:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, y0);
 1333              		.loc 1 204 0
 1334 001a 3946     		mov	r1, r7
 1335 001c 2046     		mov	r0, r4
 1336 001e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1337              	.LVL159:
 205:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, x1);
 1338              		.loc 1 205 0
 1339 0022 3146     		mov	r1, r6
 1340 0024 2046     		mov	r0, r4
 1341 0026 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1342              	.LVL160:
 206:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, y1);
 1343              		.loc 1 206 0
 1344 002a 2946     		mov	r1, r5
 1345 002c 2046     		mov	r0, r4
 1346 002e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1347              	.LVL161:
 207:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, x2);
 1348              		.loc 1 207 0
 1349 0032 0699     		ldr	r1, [sp, #24]
 1350 0034 2046     		mov	r0, r4
 1351 0036 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1352              	.LVL162:
 208:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, y2);
 1353              		.loc 1 208 0
 1354 003a 0799     		ldr	r1, [sp, #28]
 1355 003c 2046     		mov	r0, r4
 1356 003e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1357              	.LVL163:
 209:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx0);
 1358              		.loc 1 209 0
 1359 0042 0899     		ldr	r1, [sp, #32]
 1360 0044 2046     		mov	r0, r4
 1361 0046 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 39


 1362              	.LVL164:
 210:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty0);
 1363              		.loc 1 210 0
 1364 004a 0999     		ldr	r1, [sp, #36]
 1365 004c 2046     		mov	r0, r4
 1366 004e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1367              	.LVL165:
 211:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx1);
 1368              		.loc 1 211 0
 1369 0052 0A99     		ldr	r1, [sp, #40]
 1370 0054 2046     		mov	r0, r4
 1371 0056 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1372              	.LVL166:
 212:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty1);
 1373              		.loc 1 212 0
 1374 005a 0B99     		ldr	r1, [sp, #44]
 1375 005c 2046     		mov	r0, r4
 1376 005e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1377              	.LVL167:
 213:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx2);
 1378              		.loc 1 213 0
 1379 0062 0C99     		ldr	r1, [sp, #48]
 1380 0064 2046     		mov	r0, r4
 1381 0066 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1382              	.LVL168:
 214:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty2);
 1383              		.loc 1 214 0
 1384 006a 0D99     		ldr	r1, [sp, #52]
 1385 006c 2046     		mov	r0, r4
 1386 006e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1387              	.LVL169:
 215:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, result);
 1388              		.loc 1 215 0
 1389 0072 0E99     		ldr	r1, [sp, #56]
 1390 0074 2046     		mov	r0, r4
 1391 0076 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1392              	.LVL170:
 216:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*6*2+FT_CMD_SIZE*2));
 1393              		.loc 1 216 0
 1394 007a BDF83C10 		ldrh	r1, [sp, #60]
 1395 007e 2046     		mov	r0, r4
 1396 0080 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1397              	.LVL171:
 217:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1398              		.loc 1 217 0
 1399 0084 3821     		movs	r1, #56
 1400 0086 2046     		mov	r0, r4
 1401 0088 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1402              	.LVL172:
 218:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Interrupt(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ms)
 1403              		.loc 1 218 0
 1404 008c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1405              		.cfi_endproc
 1406              	.LFE23:
 1408              		.section	.text.Ft_Gpu_CoCmd_Interrupt,"ax",%progbits
 1409              		.align	1
 1410              		.global	Ft_Gpu_CoCmd_Interrupt
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 40


 1411              		.syntax unified
 1412              		.thumb
 1413              		.thumb_func
 1414              		.fpu fpv5-sp-d16
 1416              	Ft_Gpu_CoCmd_Interrupt:
 1417              	.LFB24:
 220:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 1418              		.loc 1 220 0
 1419              		.cfi_startproc
 1420              		@ args = 0, pretend = 0, frame = 0
 1421              		@ frame_needed = 0, uses_anonymous_args = 0
 1422              	.LVL173:
 1423 0000 38B5     		push	{r3, r4, r5, lr}
 1424              	.LCFI25:
 1425              		.cfi_def_cfa_offset 16
 1426              		.cfi_offset 3, -16
 1427              		.cfi_offset 4, -12
 1428              		.cfi_offset 5, -8
 1429              		.cfi_offset 14, -4
 1430 0002 0446     		mov	r4, r0
 1431 0004 0D46     		mov	r5, r1
 221:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_INTERRUPT);
 1432              		.loc 1 221 0
 1433 0006 0821     		movs	r1, #8
 1434              	.LVL174:
 1435 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1436              	.LVL175:
 222:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ms);
 1437              		.loc 1 222 0
 1438 000c 6FF0FD01 		mvn	r1, #253
 1439 0010 2046     		mov	r0, r4
 1440 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1441              	.LVL176:
 223:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 1442              		.loc 1 223 0
 1443 0016 2946     		mov	r1, r5
 1444 0018 2046     		mov	r0, r4
 1445 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1446              	.LVL177:
 224:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1447              		.loc 1 224 0
 1448 001e 0821     		movs	r1, #8
 1449 0020 2046     		mov	r0, r4
 1450 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1451              	.LVL178:
 225:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_FgColor(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t c)
 1452              		.loc 1 225 0
 1453 0026 38BD     		pop	{r3, r4, r5, pc}
 1454              		.cfi_endproc
 1455              	.LFE24:
 1457              		.section	.text.Ft_Gpu_CoCmd_FgColor,"ax",%progbits
 1458              		.align	1
 1459              		.global	Ft_Gpu_CoCmd_FgColor
 1460              		.syntax unified
 1461              		.thumb
 1462              		.thumb_func
 1463              		.fpu fpv5-sp-d16
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 41


 1465              	Ft_Gpu_CoCmd_FgColor:
 1466              	.LFB25:
 227:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 1467              		.loc 1 227 0
 1468              		.cfi_startproc
 1469              		@ args = 0, pretend = 0, frame = 0
 1470              		@ frame_needed = 0, uses_anonymous_args = 0
 1471              	.LVL179:
 1472 0000 38B5     		push	{r3, r4, r5, lr}
 1473              	.LCFI26:
 1474              		.cfi_def_cfa_offset 16
 1475              		.cfi_offset 3, -16
 1476              		.cfi_offset 4, -12
 1477              		.cfi_offset 5, -8
 1478              		.cfi_offset 14, -4
 1479 0002 0446     		mov	r4, r0
 1480 0004 0D46     		mov	r5, r1
 228:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_FGCOLOR);
 1481              		.loc 1 228 0
 1482 0006 0821     		movs	r1, #8
 1483              	.LVL180:
 1484 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1485              	.LVL181:
 229:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, c);
 1486              		.loc 1 229 0
 1487 000c 6FF0F501 		mvn	r1, #245
 1488 0010 2046     		mov	r0, r4
 1489 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1490              	.LVL182:
 230:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 1491              		.loc 1 230 0
 1492 0016 2946     		mov	r1, r5
 1493 0018 2046     		mov	r0, r4
 1494 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1495              	.LVL183:
 231:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1496              		.loc 1 231 0
 1497 001e 0821     		movs	r1, #8
 1498 0020 2046     		mov	r0, r4
 1499 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1500              	.LVL184:
 232:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Rotate(Ft_Gpu_Hal_Context_t *phost,ft_int32_t a)
 1501              		.loc 1 232 0
 1502 0026 38BD     		pop	{r3, r4, r5, pc}
 1503              		.cfi_endproc
 1504              	.LFE25:
 1506              		.section	.text.Ft_Gpu_CoCmd_Rotate,"ax",%progbits
 1507              		.align	1
 1508              		.global	Ft_Gpu_CoCmd_Rotate
 1509              		.syntax unified
 1510              		.thumb
 1511              		.thumb_func
 1512              		.fpu fpv5-sp-d16
 1514              	Ft_Gpu_CoCmd_Rotate:
 1515              	.LFB26:
 234:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 1516              		.loc 1 234 0
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 42


 1517              		.cfi_startproc
 1518              		@ args = 0, pretend = 0, frame = 0
 1519              		@ frame_needed = 0, uses_anonymous_args = 0
 1520              	.LVL185:
 1521 0000 38B5     		push	{r3, r4, r5, lr}
 1522              	.LCFI27:
 1523              		.cfi_def_cfa_offset 16
 1524              		.cfi_offset 3, -16
 1525              		.cfi_offset 4, -12
 1526              		.cfi_offset 5, -8
 1527              		.cfi_offset 14, -4
 1528 0002 0446     		mov	r4, r0
 1529 0004 0D46     		mov	r5, r1
 235:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_ROTATE);
 1530              		.loc 1 235 0
 1531 0006 0821     		movs	r1, #8
 1532              	.LVL186:
 1533 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1534              	.LVL187:
 236:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, a);
 1535              		.loc 1 236 0
 1536 000c 6FF0D601 		mvn	r1, #214
 1537 0010 2046     		mov	r0, r4
 1538 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1539              	.LVL188:
 237:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 1540              		.loc 1 237 0
 1541 0016 2946     		mov	r1, r5
 1542 0018 2046     		mov	r0, r4
 1543 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1544              	.LVL189:
 238:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1545              		.loc 1 238 0
 1546 001e 0821     		movs	r1, #8
 1547 0020 2046     		mov	r0, r4
 1548 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1549              	.LVL190:
 239:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Button(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t w,
 1550              		.loc 1 239 0
 1551 0026 38BD     		pop	{r3, r4, r5, pc}
 1552              		.cfi_endproc
 1553              	.LFE26:
 1555              		.section	.text.Ft_Gpu_CoCmd_Button,"ax",%progbits
 1556              		.align	1
 1557              		.global	Ft_Gpu_CoCmd_Button
 1558              		.syntax unified
 1559              		.thumb
 1560              		.thumb_func
 1561              		.fpu fpv5-sp-d16
 1563              	Ft_Gpu_CoCmd_Button:
 1564              	.LFB27:
 241:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	ft_uint16_t len = strlen(s);
 1565              		.loc 1 241 0
 1566              		.cfi_startproc
 1567              		@ args = 16, pretend = 0, frame = 0
 1568              		@ frame_needed = 0, uses_anonymous_args = 0
 1569              	.LVL191:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 43


 1570 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1571              	.LCFI28:
 1572              		.cfi_def_cfa_offset 24
 1573              		.cfi_offset 4, -24
 1574              		.cfi_offset 5, -20
 1575              		.cfi_offset 6, -16
 1576              		.cfi_offset 7, -12
 1577              		.cfi_offset 8, -8
 1578              		.cfi_offset 14, -4
 1579 0004 0446     		mov	r4, r0
 1580 0006 0F46     		mov	r7, r1
 1581 0008 9046     		mov	r8, r2
 1582 000a 1E46     		mov	r6, r3
 242:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4 + len + 1);
 1583              		.loc 1 242 0
 1584 000c 0998     		ldr	r0, [sp, #36]
 1585              	.LVL192:
 1586 000e FFF7FEFF 		bl	strlen
 1587              	.LVL193:
 1588 0012 85B2     		uxth	r5, r0
 1589              	.LVL194:
 243:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_BUTTON);
 1590              		.loc 1 243 0
 1591 0014 1135     		adds	r5, r5, #17
 1592              	.LVL195:
 1593 0016 ADB2     		uxth	r5, r5
 1594              	.LVL196:
 1595 0018 2946     		mov	r1, r5
 1596 001a 2046     		mov	r0, r4
 1597              	.LVL197:
 1598 001c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1599              	.LVL198:
 244:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 1600              		.loc 1 244 0
 1601 0020 6FF0F201 		mvn	r1, #242
 1602 0024 2046     		mov	r0, r4
 1603 0026 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1604              	.LVL199:
 245:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 1605              		.loc 1 245 0
 1606 002a B9B2     		uxth	r1, r7
 1607 002c 41EA0841 		orr	r1, r1, r8, lsl #16
 1608 0030 2046     		mov	r0, r4
 1609 0032 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1610              	.LVL200:
 246:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(font&0xffff)));
 1611              		.loc 1 246 0
 1612 0036 B6B2     		uxth	r6, r6
 1613 0038 BDF91810 		ldrsh	r1, [sp, #24]
 1614 003c 46EA0141 		orr	r1, r6, r1, lsl #16
 1615 0040 2046     		mov	r0, r4
 1616 0042 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1617              	.LVL201:
 247:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_SendStr(phost, s);
 1618              		.loc 1 247 0
 1619 0046 BDF81C30 		ldrh	r3, [sp, #28]
 1620 004a BDF82010 		ldrh	r1, [sp, #32]
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 44


 1621 004e 43EA0141 		orr	r1, r3, r1, lsl #16
 1622 0052 2046     		mov	r0, r4
 1623 0054 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1624              	.LVL202:
 248:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4 + len + 1));
 1625              		.loc 1 248 0
 1626 0058 0999     		ldr	r1, [sp, #36]
 1627 005a 2046     		mov	r0, r4
 1628 005c FFF7FEFF 		bl	Ft_Gpu_CoCmd_SendStr
 1629              	.LVL203:
 249:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1630              		.loc 1 249 0
 1631 0060 2946     		mov	r1, r5
 1632 0062 2046     		mov	r0, r4
 1633 0064 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1634              	.LVL204:
 250:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_MemWrite(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t num)
 1635              		.loc 1 250 0
 1636 0068 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1637              		.cfi_endproc
 1638              	.LFE27:
 1640              		.section	.text.Ft_Gpu_CoCmd_MemWrite,"ax",%progbits
 1641              		.align	1
 1642              		.global	Ft_Gpu_CoCmd_MemWrite
 1643              		.syntax unified
 1644              		.thumb
 1645              		.thumb_func
 1646              		.fpu fpv5-sp-d16
 1648              	Ft_Gpu_CoCmd_MemWrite:
 1649              	.LFB28:
 252:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 1650              		.loc 1 252 0
 1651              		.cfi_startproc
 1652              		@ args = 0, pretend = 0, frame = 0
 1653              		@ frame_needed = 0, uses_anonymous_args = 0
 1654              	.LVL205:
 1655 0000 70B5     		push	{r4, r5, r6, lr}
 1656              	.LCFI29:
 1657              		.cfi_def_cfa_offset 16
 1658              		.cfi_offset 4, -16
 1659              		.cfi_offset 5, -12
 1660              		.cfi_offset 6, -8
 1661              		.cfi_offset 14, -4
 1662 0002 0446     		mov	r4, r0
 1663 0004 0E46     		mov	r6, r1
 1664 0006 1546     		mov	r5, r2
 253:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_MEMWRITE);
 1665              		.loc 1 253 0
 1666 0008 0C21     		movs	r1, #12
 1667              	.LVL206:
 1668 000a FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1669              	.LVL207:
 254:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 1670              		.loc 1 254 0
 1671 000e 6FF0E501 		mvn	r1, #229
 1672 0012 2046     		mov	r0, r4
 1673 0014 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 45


 1674              	.LVL208:
 255:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, num);
 1675              		.loc 1 255 0
 1676 0018 3146     		mov	r1, r6
 1677 001a 2046     		mov	r0, r4
 1678 001c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1679              	.LVL209:
 256:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 1680              		.loc 1 256 0
 1681 0020 2946     		mov	r1, r5
 1682 0022 2046     		mov	r0, r4
 1683 0024 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1684              	.LVL210:
 257:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1685              		.loc 1 257 0
 1686 0028 0C21     		movs	r1, #12
 1687 002a 2046     		mov	r0, r4
 1688 002c FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1689              	.LVL211:
 258:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Scrollbar(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t
 1690              		.loc 1 258 0
 1691 0030 70BD     		pop	{r4, r5, r6, pc}
 1692              		.cfi_endproc
 1693              	.LFE28:
 1695              		.section	.text.Ft_Gpu_CoCmd_Scrollbar,"ax",%progbits
 1696              		.align	1
 1697              		.global	Ft_Gpu_CoCmd_Scrollbar
 1698              		.syntax unified
 1699              		.thumb
 1700              		.thumb_func
 1701              		.fpu fpv5-sp-d16
 1703              	Ft_Gpu_CoCmd_Scrollbar:
 1704              	.LFB29:
 260:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 1705              		.loc 1 260 0
 1706              		.cfi_startproc
 1707              		@ args = 20, pretend = 0, frame = 0
 1708              		@ frame_needed = 0, uses_anonymous_args = 0
 1709              	.LVL212:
 1710 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1711              	.LCFI30:
 1712              		.cfi_def_cfa_offset 24
 1713              		.cfi_offset 3, -24
 1714              		.cfi_offset 4, -20
 1715              		.cfi_offset 5, -16
 1716              		.cfi_offset 6, -12
 1717              		.cfi_offset 7, -8
 1718              		.cfi_offset 14, -4
 1719 0002 0446     		mov	r4, r0
 1720 0004 0E46     		mov	r6, r1
 1721 0006 1746     		mov	r7, r2
 1722 0008 1D46     		mov	r5, r3
 261:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SCROLLBAR);
 1723              		.loc 1 261 0
 1724 000a 1421     		movs	r1, #20
 1725              	.LVL213:
 1726 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 46


 1727              	.LVL214:
 262:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 1728              		.loc 1 262 0
 1729 0010 6FF0EE01 		mvn	r1, #238
 1730 0014 2046     		mov	r0, r4
 1731 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1732              	.LVL215:
 263:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 1733              		.loc 1 263 0
 1734 001a B1B2     		uxth	r1, r6
 1735 001c 41EA0741 		orr	r1, r1, r7, lsl #16
 1736 0020 2046     		mov	r0, r4
 1737 0022 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1738              	.LVL216:
 264:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)val<<16)|(options&0xffff)));
 1739              		.loc 1 264 0
 1740 0026 ADB2     		uxth	r5, r5
 1741 0028 BDF91810 		ldrsh	r1, [sp, #24]
 1742 002c 45EA0141 		orr	r1, r5, r1, lsl #16
 1743 0030 2046     		mov	r0, r4
 1744 0032 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1745              	.LVL217:
 265:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)range<<16)|(size&0xffff)));
 1746              		.loc 1 265 0
 1747 0036 BDF81C30 		ldrh	r3, [sp, #28]
 1748 003a BDF82010 		ldrh	r1, [sp, #32]
 1749 003e 43EA0141 		orr	r1, r3, r1, lsl #16
 1750 0042 2046     		mov	r0, r4
 1751 0044 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1752              	.LVL218:
 266:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 1753              		.loc 1 266 0
 1754 0048 BDF82430 		ldrh	r3, [sp, #36]
 1755 004c BDF82810 		ldrh	r1, [sp, #40]
 1756 0050 43EA0141 		orr	r1, r3, r1, lsl #16
 1757 0054 2046     		mov	r0, r4
 1758 0056 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1759              	.LVL219:
 267:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1760              		.loc 1 267 0
 1761 005a 1421     		movs	r1, #20
 1762 005c 2046     		mov	r0, r4
 1763 005e FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1764              	.LVL220:
 268:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_GetMatrix(Ft_Gpu_Hal_Context_t *phost,ft_int32_t a, ft_int32_t b, ft_int32_t
 1765              		.loc 1 268 0
 1766 0062 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1767              		.cfi_endproc
 1768              	.LFE29:
 1770              		.section	.text.Ft_Gpu_CoCmd_GetMatrix,"ax",%progbits
 1771              		.align	1
 1772              		.global	Ft_Gpu_CoCmd_GetMatrix
 1773              		.syntax unified
 1774              		.thumb
 1775              		.thumb_func
 1776              		.fpu fpv5-sp-d16
 1778              	Ft_Gpu_CoCmd_GetMatrix:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 47


 1779              	.LFB30:
 270:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*7);
 1780              		.loc 1 270 0
 1781              		.cfi_startproc
 1782              		@ args = 12, pretend = 0, frame = 0
 1783              		@ frame_needed = 0, uses_anonymous_args = 0
 1784              	.LVL221:
 1785 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1786              	.LCFI31:
 1787              		.cfi_def_cfa_offset 24
 1788              		.cfi_offset 3, -24
 1789              		.cfi_offset 4, -20
 1790              		.cfi_offset 5, -16
 1791              		.cfi_offset 6, -12
 1792              		.cfi_offset 7, -8
 1793              		.cfi_offset 14, -4
 1794 0002 0446     		mov	r4, r0
 1795 0004 0F46     		mov	r7, r1
 1796 0006 1646     		mov	r6, r2
 1797 0008 1D46     		mov	r5, r3
 271:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_GETMATRIX);
 1798              		.loc 1 271 0
 1799 000a 1C21     		movs	r1, #28
 1800              	.LVL222:
 1801 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1802              	.LVL223:
 272:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, a);
 1803              		.loc 1 272 0
 1804 0010 6FF0CC01 		mvn	r1, #204
 1805 0014 2046     		mov	r0, r4
 1806 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1807              	.LVL224:
 273:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, b);
 1808              		.loc 1 273 0
 1809 001a 3946     		mov	r1, r7
 1810 001c 2046     		mov	r0, r4
 1811 001e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1812              	.LVL225:
 274:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, c);
 1813              		.loc 1 274 0
 1814 0022 3146     		mov	r1, r6
 1815 0024 2046     		mov	r0, r4
 1816 0026 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1817              	.LVL226:
 275:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, d);
 1818              		.loc 1 275 0
 1819 002a 2946     		mov	r1, r5
 1820 002c 2046     		mov	r0, r4
 1821 002e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1822              	.LVL227:
 276:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, e);
 1823              		.loc 1 276 0
 1824 0032 0699     		ldr	r1, [sp, #24]
 1825 0034 2046     		mov	r0, r4
 1826 0036 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1827              	.LVL228:
 277:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, f);
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 48


 1828              		.loc 1 277 0
 1829 003a 0799     		ldr	r1, [sp, #28]
 1830 003c 2046     		mov	r0, r4
 1831 003e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1832              	.LVL229:
 278:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*7));
 1833              		.loc 1 278 0
 1834 0042 0899     		ldr	r1, [sp, #32]
 1835 0044 2046     		mov	r0, r4
 1836 0046 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1837              	.LVL230:
 279:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1838              		.loc 1 279 0
 1839 004a 1C21     		movs	r1, #28
 1840 004c 2046     		mov	r0, r4
 1841 004e FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1842              	.LVL231:
 280:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 1843              		.loc 1 280 0
 1844 0052 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1845              		.cfi_endproc
 1846              	.LFE30:
 1848              		.section	.text.Ft_Gpu_CoCmd_Sketch,"ax",%progbits
 1849              		.align	1
 1850              		.global	Ft_Gpu_CoCmd_Sketch
 1851              		.syntax unified
 1852              		.thumb
 1853              		.thumb_func
 1854              		.fpu fpv5-sp-d16
 1856              	Ft_Gpu_CoCmd_Sketch:
 1857              	.LFB31:
 283:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 1858              		.loc 1 283 0
 1859              		.cfi_startproc
 1860              		@ args = 12, pretend = 0, frame = 0
 1861              		@ frame_needed = 0, uses_anonymous_args = 0
 1862              	.LVL232:
 1863 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1864              	.LCFI32:
 1865              		.cfi_def_cfa_offset 24
 1866              		.cfi_offset 3, -24
 1867              		.cfi_offset 4, -20
 1868              		.cfi_offset 5, -16
 1869              		.cfi_offset 6, -12
 1870              		.cfi_offset 7, -8
 1871              		.cfi_offset 14, -4
 1872 0002 0446     		mov	r4, r0
 1873 0004 0D46     		mov	r5, r1
 1874 0006 1746     		mov	r7, r2
 1875 0008 1E46     		mov	r6, r3
 284:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SKETCH);
 1876              		.loc 1 284 0
 1877 000a 1421     		movs	r1, #20
 1878              	.LVL233:
 1879 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1880              	.LVL234:
 285:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 49


 1881              		.loc 1 285 0
 1882 0010 6FF0CF01 		mvn	r1, #207
 1883 0014 2046     		mov	r0, r4
 1884 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1885              	.LVL235:
 286:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 1886              		.loc 1 286 0
 1887 001a A9B2     		uxth	r1, r5
 1888 001c 41EA0741 		orr	r1, r1, r7, lsl #16
 1889 0020 2046     		mov	r0, r4
 1890 0022 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1891              	.LVL236:
 287:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 1892              		.loc 1 287 0
 1893 0026 BDF81810 		ldrh	r1, [sp, #24]
 1894 002a 46EA0141 		orr	r1, r6, r1, lsl #16
 1895 002e 2046     		mov	r0, r4
 1896 0030 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1897              	.LVL237:
 288:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, format);
 1898              		.loc 1 288 0
 1899 0034 0799     		ldr	r1, [sp, #28]
 1900 0036 2046     		mov	r0, r4
 1901 0038 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1902              	.LVL238:
 289:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 1903              		.loc 1 289 0
 1904 003c BDF82010 		ldrh	r1, [sp, #32]
 1905 0040 2046     		mov	r0, r4
 1906 0042 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1907              	.LVL239:
 290:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1908              		.loc 1 290 0
 1909 0046 1421     		movs	r1, #20
 1910 0048 2046     		mov	r0, r4
 1911 004a FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1912              	.LVL240:
 291:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_801_ENABLE
 1913              		.loc 1 291 0
 1914 004e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1915              		.cfi_endproc
 1916              	.LFE31:
 1918              		.section	.text.Ft_Gpu_CoCmd_RomFont,"ax",%progbits
 1919              		.align	1
 1920              		.global	Ft_Gpu_CoCmd_RomFont
 1921              		.syntax unified
 1922              		.thumb
 1923              		.thumb_func
 1924              		.fpu fpv5-sp-d16
 1926              	Ft_Gpu_CoCmd_RomFont:
 1927              	.LFB32:
 306:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 1928              		.loc 1 306 0
 1929              		.cfi_startproc
 1930              		@ args = 0, pretend = 0, frame = 0
 1931              		@ frame_needed = 0, uses_anonymous_args = 0
 1932              	.LVL241:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 50


 1933 0000 70B5     		push	{r4, r5, r6, lr}
 1934              	.LCFI33:
 1935              		.cfi_def_cfa_offset 16
 1936              		.cfi_offset 4, -16
 1937              		.cfi_offset 5, -12
 1938              		.cfi_offset 6, -8
 1939              		.cfi_offset 14, -4
 1940 0002 0446     		mov	r4, r0
 1941 0004 0E46     		mov	r6, r1
 1942 0006 1546     		mov	r5, r2
 307:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_ROMFONT);
 1943              		.loc 1 307 0
 1944 0008 0C21     		movs	r1, #12
 1945              	.LVL242:
 1946 000a FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 1947              	.LVL243:
 308:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, font);
 1948              		.loc 1 308 0
 1949 000e 6FF0C001 		mvn	r1, #192
 1950 0012 2046     		mov	r0, r4
 1951 0014 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1952              	.LVL244:
 309:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, romslot);
 1953              		.loc 1 309 0
 1954 0018 3146     		mov	r1, r6
 1955 001a 2046     		mov	r0, r4
 1956 001c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1957              	.LVL245:
 310:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 1958              		.loc 1 310 0
 1959 0020 2946     		mov	r1, r5
 1960 0022 2046     		mov	r0, r4
 1961 0024 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 1962              	.LVL246:
 311:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 1963              		.loc 1 311 0
 1964 0028 0C21     		movs	r1, #12
 1965 002a 2046     		mov	r0, r4
 1966 002c FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 1967              	.LVL247:
 312:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_PlayVideo(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t options)
 1968              		.loc 1 312 0
 1969 0030 70BD     		pop	{r4, r5, r6, pc}
 1970              		.cfi_endproc
 1971              	.LFE32:
 1973              		.section	.text.Ft_Gpu_CoCmd_PlayVideo,"ax",%progbits
 1974              		.align	1
 1975              		.global	Ft_Gpu_CoCmd_PlayVideo
 1976              		.syntax unified
 1977              		.thumb
 1978              		.thumb_func
 1979              		.fpu fpv5-sp-d16
 1981              	Ft_Gpu_CoCmd_PlayVideo:
 1982              	.LFB33:
 314:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 1983              		.loc 1 314 0
 1984              		.cfi_startproc
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 51


 1985              		@ args = 0, pretend = 0, frame = 0
 1986              		@ frame_needed = 0, uses_anonymous_args = 0
 1987              	.LVL248:
 1988 0000 38B5     		push	{r3, r4, r5, lr}
 1989              	.LCFI34:
 1990              		.cfi_def_cfa_offset 16
 1991              		.cfi_offset 3, -16
 1992              		.cfi_offset 4, -12
 1993              		.cfi_offset 5, -8
 1994              		.cfi_offset 14, -4
 1995 0002 0446     		mov	r4, r0
 1996 0004 0D46     		mov	r5, r1
 315:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_PLAYVIDEO);
 1997              		.loc 1 315 0
 1998 0006 0821     		movs	r1, #8
 1999              	.LVL249:
 2000 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2001              	.LVL250:
 316:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, options);
 2002              		.loc 1 316 0
 2003 000c 6FF0C501 		mvn	r1, #197
 2004 0010 2046     		mov	r0, r4
 2005 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2006              	.LVL251:
 317:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 2007              		.loc 1 317 0
 2008 0016 2946     		mov	r1, r5
 2009 0018 2046     		mov	r0, r4
 2010 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2011              	.LVL252:
 318:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2012              		.loc 1 318 0
 2013 001e 0821     		movs	r1, #8
 2014 0020 2046     		mov	r0, r4
 2015 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2016              	.LVL253:
 319:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 2017              		.loc 1 319 0
 2018 0026 38BD     		pop	{r3, r4, r5, pc}
 2019              		.cfi_endproc
 2020              	.LFE33:
 2022              		.section	.text.Ft_Gpu_CoCmd_MemSet,"ax",%progbits
 2023              		.align	1
 2024              		.global	Ft_Gpu_CoCmd_MemSet
 2025              		.syntax unified
 2026              		.thumb
 2027              		.thumb_func
 2028              		.fpu fpv5-sp-d16
 2030              	Ft_Gpu_CoCmd_MemSet:
 2031              	.LFB34:
 322:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 2032              		.loc 1 322 0
 2033              		.cfi_startproc
 2034              		@ args = 0, pretend = 0, frame = 0
 2035              		@ frame_needed = 0, uses_anonymous_args = 0
 2036              	.LVL254:
 2037 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 52


 2038              	.LCFI35:
 2039              		.cfi_def_cfa_offset 24
 2040              		.cfi_offset 3, -24
 2041              		.cfi_offset 4, -20
 2042              		.cfi_offset 5, -16
 2043              		.cfi_offset 6, -12
 2044              		.cfi_offset 7, -8
 2045              		.cfi_offset 14, -4
 2046 0002 0446     		mov	r4, r0
 2047 0004 0F46     		mov	r7, r1
 2048 0006 1646     		mov	r6, r2
 2049 0008 1D46     		mov	r5, r3
 323:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_MEMSET);
 2050              		.loc 1 323 0
 2051 000a 1021     		movs	r1, #16
 2052              	.LVL255:
 2053 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2054              	.LVL256:
 324:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 2055              		.loc 1 324 0
 2056 0010 6FF0E401 		mvn	r1, #228
 2057 0014 2046     		mov	r0, r4
 2058 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2059              	.LVL257:
 325:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, value);
 2060              		.loc 1 325 0
 2061 001a 3946     		mov	r1, r7
 2062 001c 2046     		mov	r0, r4
 2063 001e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2064              	.LVL258:
 326:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, num);
 2065              		.loc 1 326 0
 2066 0022 3146     		mov	r1, r6
 2067 0024 2046     		mov	r0, r4
 2068 0026 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2069              	.LVL259:
 327:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 2070              		.loc 1 327 0
 2071 002a 2946     		mov	r1, r5
 2072 002c 2046     		mov	r0, r4
 2073 002e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2074              	.LVL260:
 328:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2075              		.loc 1 328 0
 2076 0032 1021     		movs	r1, #16
 2077 0034 2046     		mov	r0, r4
 2078 0036 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2079              	.LVL261:
 329:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_GradColor(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t c)
 2080              		.loc 1 329 0
 2081 003a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2082              		.cfi_endproc
 2083              	.LFE34:
 2085              		.section	.text.Ft_Gpu_CoCmd_GradColor,"ax",%progbits
 2086              		.align	1
 2087              		.global	Ft_Gpu_CoCmd_GradColor
 2088              		.syntax unified
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 53


 2089              		.thumb
 2090              		.thumb_func
 2091              		.fpu fpv5-sp-d16
 2093              	Ft_Gpu_CoCmd_GradColor:
 2094              	.LFB35:
 331:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 2095              		.loc 1 331 0
 2096              		.cfi_startproc
 2097              		@ args = 0, pretend = 0, frame = 0
 2098              		@ frame_needed = 0, uses_anonymous_args = 0
 2099              	.LVL262:
 2100 0000 38B5     		push	{r3, r4, r5, lr}
 2101              	.LCFI36:
 2102              		.cfi_def_cfa_offset 16
 2103              		.cfi_offset 3, -16
 2104              		.cfi_offset 4, -12
 2105              		.cfi_offset 5, -8
 2106              		.cfi_offset 14, -4
 2107 0002 0446     		mov	r4, r0
 2108 0004 0D46     		mov	r5, r1
 332:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_GRADCOLOR);
 2109              		.loc 1 332 0
 2110 0006 0821     		movs	r1, #8
 2111              	.LVL263:
 2112 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2113              	.LVL264:
 333:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, c);
 2114              		.loc 1 333 0
 2115 000c 6FF0CB01 		mvn	r1, #203
 2116 0010 2046     		mov	r0, r4
 2117 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2118              	.LVL265:
 334:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 2119              		.loc 1 334 0
 2120 0016 2946     		mov	r1, r5
 2121 0018 2046     		mov	r0, r4
 2122 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2123              	.LVL266:
 335:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2124              		.loc 1 335 0
 2125 001e 0821     		movs	r1, #8
 2126 0020 2046     		mov	r0, r4
 2127 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2128              	.LVL267:
 336:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 2129              		.loc 1 336 0
 2130 0026 38BD     		pop	{r3, r4, r5, pc}
 2131              		.cfi_endproc
 2132              	.LFE35:
 2134              		.section	.text.Ft_Gpu_CoCmd_Sync,"ax",%progbits
 2135              		.align	1
 2136              		.global	Ft_Gpu_CoCmd_Sync
 2137              		.syntax unified
 2138              		.thumb
 2139              		.thumb_func
 2140              		.fpu fpv5-sp-d16
 2142              	Ft_Gpu_CoCmd_Sync:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 54


 2143              	.LFB36:
 339:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 2144              		.loc 1 339 0
 2145              		.cfi_startproc
 2146              		@ args = 0, pretend = 0, frame = 0
 2147              		@ frame_needed = 0, uses_anonymous_args = 0
 2148              	.LVL268:
 2149 0000 10B5     		push	{r4, lr}
 2150              	.LCFI37:
 2151              		.cfi_def_cfa_offset 8
 2152              		.cfi_offset 4, -8
 2153              		.cfi_offset 14, -4
 2154 0002 0446     		mov	r4, r0
 340:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SYNC);
 2155              		.loc 1 340 0
 2156 0004 0421     		movs	r1, #4
 2157 0006 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2158              	.LVL269:
 341:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 2159              		.loc 1 341 0
 2160 000a 6FF0BD01 		mvn	r1, #189
 2161 000e 2046     		mov	r0, r4
 2162 0010 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2163              	.LVL270:
 342:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2164              		.loc 1 342 0
 2165 0014 0421     		movs	r1, #4
 2166 0016 2046     		mov	r0, r4
 2167 0018 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2168              	.LVL271:
 343:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 2169              		.loc 1 343 0
 2170 001c 10BD     		pop	{r4, pc}
 2171              		.cfi_endproc
 2172              	.LFE36:
 2174              		.section	.text.Ft_Gpu_CoCmd_BitmapTransform,"ax",%progbits
 2175              		.align	1
 2176              		.global	Ft_Gpu_CoCmd_BitmapTransform
 2177              		.syntax unified
 2178              		.thumb
 2179              		.thumb_func
 2180              		.fpu fpv5-sp-d16
 2182              	Ft_Gpu_CoCmd_BitmapTransform:
 2183              	.LFB37:
 346:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*6*2+FT_CMD_SIZE*2);
 2184              		.loc 1 346 0
 2185              		.cfi_startproc
 2186              		@ args = 40, pretend = 0, frame = 0
 2187              		@ frame_needed = 0, uses_anonymous_args = 0
 2188              	.LVL272:
 2189 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2190              	.LCFI38:
 2191              		.cfi_def_cfa_offset 24
 2192              		.cfi_offset 3, -24
 2193              		.cfi_offset 4, -20
 2194              		.cfi_offset 5, -16
 2195              		.cfi_offset 6, -12
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 55


 2196              		.cfi_offset 7, -8
 2197              		.cfi_offset 14, -4
 2198 0002 0446     		mov	r4, r0
 2199 0004 0F46     		mov	r7, r1
 2200 0006 1646     		mov	r6, r2
 2201 0008 1D46     		mov	r5, r3
 347:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_BITMAP_TRANSFORM);
 2202              		.loc 1 347 0
 2203 000a 3821     		movs	r1, #56
 2204              	.LVL273:
 2205 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2206              	.LVL274:
 348:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, x0);
 2207              		.loc 1 348 0
 2208 0010 6FF0DE01 		mvn	r1, #222
 2209 0014 2046     		mov	r0, r4
 2210 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2211              	.LVL275:
 349:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, y0);
 2212              		.loc 1 349 0
 2213 001a 3946     		mov	r1, r7
 2214 001c 2046     		mov	r0, r4
 2215 001e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2216              	.LVL276:
 350:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, x1);
 2217              		.loc 1 350 0
 2218 0022 3146     		mov	r1, r6
 2219 0024 2046     		mov	r0, r4
 2220 0026 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2221              	.LVL277:
 351:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, y1);
 2222              		.loc 1 351 0
 2223 002a 2946     		mov	r1, r5
 2224 002c 2046     		mov	r0, r4
 2225 002e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2226              	.LVL278:
 352:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, x2);
 2227              		.loc 1 352 0
 2228 0032 0699     		ldr	r1, [sp, #24]
 2229 0034 2046     		mov	r0, r4
 2230 0036 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2231              	.LVL279:
 353:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, y2);
 2232              		.loc 1 353 0
 2233 003a 0799     		ldr	r1, [sp, #28]
 2234 003c 2046     		mov	r0, r4
 2235 003e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2236              	.LVL280:
 354:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx0);
 2237              		.loc 1 354 0
 2238 0042 0899     		ldr	r1, [sp, #32]
 2239 0044 2046     		mov	r0, r4
 2240 0046 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2241              	.LVL281:
 355:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty0);
 2242              		.loc 1 355 0
 2243 004a 0999     		ldr	r1, [sp, #36]
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 56


 2244 004c 2046     		mov	r0, r4
 2245 004e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2246              	.LVL282:
 356:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx1);
 2247              		.loc 1 356 0
 2248 0052 0A99     		ldr	r1, [sp, #40]
 2249 0054 2046     		mov	r0, r4
 2250 0056 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2251              	.LVL283:
 357:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty1);
 2252              		.loc 1 357 0
 2253 005a 0B99     		ldr	r1, [sp, #44]
 2254 005c 2046     		mov	r0, r4
 2255 005e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2256              	.LVL284:
 358:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tx2);
 2257              		.loc 1 358 0
 2258 0062 0C99     		ldr	r1, [sp, #48]
 2259 0064 2046     		mov	r0, r4
 2260 0066 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2261              	.LVL285:
 359:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ty2);
 2262              		.loc 1 359 0
 2263 006a 0D99     		ldr	r1, [sp, #52]
 2264 006c 2046     		mov	r0, r4
 2265 006e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2266              	.LVL286:
 360:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, result);
 2267              		.loc 1 360 0
 2268 0072 0E99     		ldr	r1, [sp, #56]
 2269 0074 2046     		mov	r0, r4
 2270 0076 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2271              	.LVL287:
 361:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*6*2+FT_CMD_SIZE*2));
 2272              		.loc 1 361 0
 2273 007a BDF83C10 		ldrh	r1, [sp, #60]
 2274 007e 2046     		mov	r0, r4
 2275 0080 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2276              	.LVL288:
 362:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2277              		.loc 1 362 0
 2278 0084 3821     		movs	r1, #56
 2279 0086 2046     		mov	r0, r4
 2280 0088 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2281              	.LVL289:
 363:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Calibrate(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t result)
 2282              		.loc 1 363 0
 2283 008c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2284              		.cfi_endproc
 2285              	.LFE37:
 2287              		.section	.text.Ft_Gpu_CoCmd_Calibrate,"ax",%progbits
 2288              		.align	1
 2289              		.global	Ft_Gpu_CoCmd_Calibrate
 2290              		.syntax unified
 2291              		.thumb
 2292              		.thumb_func
 2293              		.fpu fpv5-sp-d16
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 57


 2295              	Ft_Gpu_CoCmd_Calibrate:
 2296              	.LFB38:
 365:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 2297              		.loc 1 365 0
 2298              		.cfi_startproc
 2299              		@ args = 0, pretend = 0, frame = 0
 2300              		@ frame_needed = 0, uses_anonymous_args = 0
 2301              	.LVL290:
 2302 0000 38B5     		push	{r3, r4, r5, lr}
 2303              	.LCFI39:
 2304              		.cfi_def_cfa_offset 16
 2305              		.cfi_offset 3, -16
 2306              		.cfi_offset 4, -12
 2307              		.cfi_offset 5, -8
 2308              		.cfi_offset 14, -4
 2309 0002 0446     		mov	r4, r0
 2310 0004 0D46     		mov	r5, r1
 366:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_CALIBRATE);
 2311              		.loc 1 366 0
 2312 0006 0821     		movs	r1, #8
 2313              	.LVL291:
 2314 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2315              	.LVL292:
 367:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, result);
 2316              		.loc 1 367 0
 2317 000c 6FF0EA01 		mvn	r1, #234
 2318 0010 2046     		mov	r0, r4
 2319 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2320              	.LVL293:
 368:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 2321              		.loc 1 368 0
 2322 0016 2946     		mov	r1, r5
 2323 0018 2046     		mov	r0, r4
 2324 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2325              	.LVL294:
 369:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Hal_WaitCmdfifo_empty(phost);
 2326              		.loc 1 369 0
 2327 001e 0821     		movs	r1, #8
 2328 0020 2046     		mov	r0, r4
 2329 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2330              	.LVL295:
 370:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 2331              		.loc 1 370 0
 2332 0026 2046     		mov	r0, r4
 2333 0028 FFF7FEFF 		bl	Ft_Gpu_Hal_WaitCmdfifo_empty
 2334              	.LVL296:
 372:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_SetFont(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t font, ft_uint32_t ptr)
 2335              		.loc 1 372 0
 2336 002c 38BD     		pop	{r3, r4, r5, pc}
 2337              		.cfi_endproc
 2338              	.LFE38:
 2340              		.section	.text.Ft_Gpu_CoCmd_SetFont,"ax",%progbits
 2341              		.align	1
 2342              		.global	Ft_Gpu_CoCmd_SetFont
 2343              		.syntax unified
 2344              		.thumb
 2345              		.thumb_func
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 58


 2346              		.fpu fpv5-sp-d16
 2348              	Ft_Gpu_CoCmd_SetFont:
 2349              	.LFB39:
 374:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 2350              		.loc 1 374 0
 2351              		.cfi_startproc
 2352              		@ args = 0, pretend = 0, frame = 0
 2353              		@ frame_needed = 0, uses_anonymous_args = 0
 2354              	.LVL297:
 2355 0000 70B5     		push	{r4, r5, r6, lr}
 2356              	.LCFI40:
 2357              		.cfi_def_cfa_offset 16
 2358              		.cfi_offset 4, -16
 2359              		.cfi_offset 5, -12
 2360              		.cfi_offset 6, -8
 2361              		.cfi_offset 14, -4
 2362 0002 0446     		mov	r4, r0
 2363 0004 0E46     		mov	r6, r1
 2364 0006 1546     		mov	r5, r2
 375:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETFONT);
 2365              		.loc 1 375 0
 2366 0008 0C21     		movs	r1, #12
 2367              	.LVL298:
 2368 000a FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2369              	.LVL299:
 376:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, font);
 2370              		.loc 1 376 0
 2371 000e 6FF0D401 		mvn	r1, #212
 2372 0012 2046     		mov	r0, r4
 2373 0014 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2374              	.LVL300:
 377:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 2375              		.loc 1 377 0
 2376 0018 3146     		mov	r1, r6
 2377 001a 2046     		mov	r0, r4
 2378 001c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2379              	.LVL301:
 378:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 2380              		.loc 1 378 0
 2381 0020 2946     		mov	r1, r5
 2382 0022 2046     		mov	r0, r4
 2383 0024 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2384              	.LVL302:
 379:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2385              		.loc 1 379 0
 2386 0028 0C21     		movs	r1, #12
 2387 002a 2046     		mov	r0, r4
 2388 002c FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2389              	.LVL303:
 380:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Logo(Ft_Gpu_Hal_Context_t *phost)
 2390              		.loc 1 380 0
 2391 0030 70BD     		pop	{r4, r5, r6, pc}
 2392              		.cfi_endproc
 2393              	.LFE39:
 2395              		.section	.text.Ft_Gpu_CoCmd_Logo,"ax",%progbits
 2396              		.align	1
 2397              		.global	Ft_Gpu_CoCmd_Logo
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 59


 2398              		.syntax unified
 2399              		.thumb
 2400              		.thumb_func
 2401              		.fpu fpv5-sp-d16
 2403              	Ft_Gpu_CoCmd_Logo:
 2404              	.LFB40:
 382:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 2405              		.loc 1 382 0
 2406              		.cfi_startproc
 2407              		@ args = 0, pretend = 0, frame = 0
 2408              		@ frame_needed = 0, uses_anonymous_args = 0
 2409              	.LVL304:
 2410 0000 10B5     		push	{r4, lr}
 2411              	.LCFI41:
 2412              		.cfi_def_cfa_offset 8
 2413              		.cfi_offset 4, -8
 2414              		.cfi_offset 14, -4
 2415 0002 0446     		mov	r4, r0
 383:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_LOGO);
 2416              		.loc 1 383 0
 2417 0004 0421     		movs	r1, #4
 2418 0006 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2419              	.LVL305:
 384:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,FT_CMD_SIZE*1);
 2420              		.loc 1 384 0
 2421 000a 6FF0CE01 		mvn	r1, #206
 2422 000e 2046     		mov	r0, r4
 2423 0010 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2424              	.LVL306:
 385:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2425              		.loc 1 385 0
 2426 0014 0421     		movs	r1, #4
 2427 0016 2046     		mov	r0, r4
 2428 0018 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2429              	.LVL307:
 386:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Append(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t num)
 2430              		.loc 1 386 0
 2431 001c 10BD     		pop	{r4, pc}
 2432              		.cfi_endproc
 2433              	.LFE40:
 2435              		.section	.text.Ft_Gpu_CoCmd_Append,"ax",%progbits
 2436              		.align	1
 2437              		.global	Ft_Gpu_CoCmd_Append
 2438              		.syntax unified
 2439              		.thumb
 2440              		.thumb_func
 2441              		.fpu fpv5-sp-d16
 2443              	Ft_Gpu_CoCmd_Append:
 2444              	.LFB41:
 388:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 2445              		.loc 1 388 0
 2446              		.cfi_startproc
 2447              		@ args = 0, pretend = 0, frame = 0
 2448              		@ frame_needed = 0, uses_anonymous_args = 0
 2449              	.LVL308:
 2450 0000 70B5     		push	{r4, r5, r6, lr}
 2451              	.LCFI42:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 60


 2452              		.cfi_def_cfa_offset 16
 2453              		.cfi_offset 4, -16
 2454              		.cfi_offset 5, -12
 2455              		.cfi_offset 6, -8
 2456              		.cfi_offset 14, -4
 2457 0002 0446     		mov	r4, r0
 2458 0004 0E46     		mov	r6, r1
 2459 0006 1546     		mov	r5, r2
 389:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_APPEND);
 2460              		.loc 1 389 0
 2461 0008 0C21     		movs	r1, #12
 2462              	.LVL309:
 2463 000a FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2464              	.LVL310:
 390:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 2465              		.loc 1 390 0
 2466 000e 6FF0E101 		mvn	r1, #225
 2467 0012 2046     		mov	r0, r4
 2468 0014 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2469              	.LVL311:
 391:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, num);
 2470              		.loc 1 391 0
 2471 0018 3146     		mov	r1, r6
 2472 001a 2046     		mov	r0, r4
 2473 001c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2474              	.LVL312:
 392:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 2475              		.loc 1 392 0
 2476 0020 2946     		mov	r1, r5
 2477 0022 2046     		mov	r0, r4
 2478 0024 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2479              	.LVL313:
 393:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2480              		.loc 1 393 0
 2481 0028 0C21     		movs	r1, #12
 2482 002a 2046     		mov	r0, r4
 2483 002c FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2484              	.LVL314:
 394:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_MemZero(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t num)
 2485              		.loc 1 394 0
 2486 0030 70BD     		pop	{r4, r5, r6, pc}
 2487              		.cfi_endproc
 2488              	.LFE41:
 2490              		.section	.text.Ft_Gpu_CoCmd_MemZero,"ax",%progbits
 2491              		.align	1
 2492              		.global	Ft_Gpu_CoCmd_MemZero
 2493              		.syntax unified
 2494              		.thumb
 2495              		.thumb_func
 2496              		.fpu fpv5-sp-d16
 2498              	Ft_Gpu_CoCmd_MemZero:
 2499              	.LFB42:
 396:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 2500              		.loc 1 396 0
 2501              		.cfi_startproc
 2502              		@ args = 0, pretend = 0, frame = 0
 2503              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 61


 2504              	.LVL315:
 2505 0000 70B5     		push	{r4, r5, r6, lr}
 2506              	.LCFI43:
 2507              		.cfi_def_cfa_offset 16
 2508              		.cfi_offset 4, -16
 2509              		.cfi_offset 5, -12
 2510              		.cfi_offset 6, -8
 2511              		.cfi_offset 14, -4
 2512 0002 0446     		mov	r4, r0
 2513 0004 0E46     		mov	r6, r1
 2514 0006 1546     		mov	r5, r2
 397:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_MEMZERO);
 2515              		.loc 1 397 0
 2516 0008 0C21     		movs	r1, #12
 2517              	.LVL316:
 2518 000a FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2519              	.LVL317:
 398:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 2520              		.loc 1 398 0
 2521 000e 6FF0E301 		mvn	r1, #227
 2522 0012 2046     		mov	r0, r4
 2523 0014 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2524              	.LVL318:
 399:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, num);
 2525              		.loc 1 399 0
 2526 0018 3146     		mov	r1, r6
 2527 001a 2046     		mov	r0, r4
 2528 001c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2529              	.LVL319:
 400:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 2530              		.loc 1 400 0
 2531 0020 2946     		mov	r1, r5
 2532 0022 2046     		mov	r0, r4
 2533 0024 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2534              	.LVL320:
 401:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2535              		.loc 1 401 0
 2536 0028 0C21     		movs	r1, #12
 2537 002a 2046     		mov	r0, r4
 2538 002c FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2539              	.LVL321:
 402:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Scale(Ft_Gpu_Hal_Context_t *phost,ft_int32_t sx, ft_int32_t sy)
 2540              		.loc 1 402 0
 2541 0030 70BD     		pop	{r4, r5, r6, pc}
 2542              		.cfi_endproc
 2543              	.LFE42:
 2545              		.section	.text.Ft_Gpu_CoCmd_Scale,"ax",%progbits
 2546              		.align	1
 2547              		.global	Ft_Gpu_CoCmd_Scale
 2548              		.syntax unified
 2549              		.thumb
 2550              		.thumb_func
 2551              		.fpu fpv5-sp-d16
 2553              	Ft_Gpu_CoCmd_Scale:
 2554              	.LFB43:
 404:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 2555              		.loc 1 404 0
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 62


 2556              		.cfi_startproc
 2557              		@ args = 0, pretend = 0, frame = 0
 2558              		@ frame_needed = 0, uses_anonymous_args = 0
 2559              	.LVL322:
 2560 0000 70B5     		push	{r4, r5, r6, lr}
 2561              	.LCFI44:
 2562              		.cfi_def_cfa_offset 16
 2563              		.cfi_offset 4, -16
 2564              		.cfi_offset 5, -12
 2565              		.cfi_offset 6, -8
 2566              		.cfi_offset 14, -4
 2567 0002 0446     		mov	r4, r0
 2568 0004 0E46     		mov	r6, r1
 2569 0006 1546     		mov	r5, r2
 405:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SCALE);
 2570              		.loc 1 405 0
 2571 0008 0C21     		movs	r1, #12
 2572              	.LVL323:
 2573 000a FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2574              	.LVL324:
 406:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, sx);
 2575              		.loc 1 406 0
 2576 000e 6FF0D701 		mvn	r1, #215
 2577 0012 2046     		mov	r0, r4
 2578 0014 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2579              	.LVL325:
 407:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, sy);
 2580              		.loc 1 407 0
 2581 0018 3146     		mov	r1, r6
 2582 001a 2046     		mov	r0, r4
 2583 001c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2584              	.LVL326:
 408:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 2585              		.loc 1 408 0
 2586 0020 2946     		mov	r1, r5
 2587 0022 2046     		mov	r0, r4
 2588 0024 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2589              	.LVL327:
 409:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2590              		.loc 1 409 0
 2591 0028 0C21     		movs	r1, #12
 2592 002a 2046     		mov	r0, r4
 2593 002c FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2594              	.LVL328:
 410:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Clock(Ft_Gpu_Hal_Context_t *phost,ft_int16_t x, ft_int16_t y, ft_int16_t r, 
 2595              		.loc 1 410 0
 2596 0030 70BD     		pop	{r4, r5, r6, pc}
 2597              		.cfi_endproc
 2598              	.LFE43:
 2600              		.section	.text.Ft_Gpu_CoCmd_Clock,"ax",%progbits
 2601              		.align	1
 2602              		.global	Ft_Gpu_CoCmd_Clock
 2603              		.syntax unified
 2604              		.thumb
 2605              		.thumb_func
 2606              		.fpu fpv5-sp-d16
 2608              	Ft_Gpu_CoCmd_Clock:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 63


 2609              	.LFB44:
 412:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 2610              		.loc 1 412 0
 2611              		.cfi_startproc
 2612              		@ args = 20, pretend = 0, frame = 0
 2613              		@ frame_needed = 0, uses_anonymous_args = 0
 2614              	.LVL329:
 2615 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2616              	.LCFI45:
 2617              		.cfi_def_cfa_offset 24
 2618              		.cfi_offset 3, -24
 2619              		.cfi_offset 4, -20
 2620              		.cfi_offset 5, -16
 2621              		.cfi_offset 6, -12
 2622              		.cfi_offset 7, -8
 2623              		.cfi_offset 14, -4
 2624 0002 0446     		mov	r4, r0
 2625 0004 0E46     		mov	r6, r1
 2626 0006 1746     		mov	r7, r2
 2627 0008 1D46     		mov	r5, r3
 413:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_CLOCK);
 2628              		.loc 1 413 0
 2629 000a 1421     		movs	r1, #20
 2630              	.LVL330:
 2631 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2632              	.LVL331:
 414:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 2633              		.loc 1 414 0
 2634 0010 6FF0EB01 		mvn	r1, #235
 2635 0014 2046     		mov	r0, r4
 2636 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2637              	.LVL332:
 415:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(r&0xffff)));
 2638              		.loc 1 415 0
 2639 001a B1B2     		uxth	r1, r6
 2640 001c 41EA0741 		orr	r1, r1, r7, lsl #16
 2641 0020 2046     		mov	r0, r4
 2642 0022 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2643              	.LVL333:
 416:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)m<<16)|(h&0xffff)));
 2644              		.loc 1 416 0
 2645 0026 ADB2     		uxth	r5, r5
 2646 0028 BDF81810 		ldrh	r1, [sp, #24]
 2647 002c 45EA0141 		orr	r1, r5, r1, lsl #16
 2648 0030 2046     		mov	r0, r4
 2649 0032 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2650              	.LVL334:
 417:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)ms<<16)|(s&0xffff)));
 2651              		.loc 1 417 0
 2652 0036 BDF81C30 		ldrh	r3, [sp, #28]
 2653 003a BDF82010 		ldrh	r1, [sp, #32]
 2654 003e 43EA0141 		orr	r1, r3, r1, lsl #16
 2655 0042 2046     		mov	r0, r4
 2656 0044 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2657              	.LVL335:
 418:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 2658              		.loc 1 418 0
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 64


 2659 0048 BDF82430 		ldrh	r3, [sp, #36]
 2660 004c BDF82810 		ldrh	r1, [sp, #40]
 2661 0050 43EA0141 		orr	r1, r3, r1, lsl #16
 2662 0054 2046     		mov	r0, r4
 2663 0056 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2664              	.LVL336:
 419:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2665              		.loc 1 419 0
 2666 005a 1421     		movs	r1, #20
 2667 005c 2046     		mov	r0, r4
 2668 005e FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2669              	.LVL337:
 420:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 2670              		.loc 1 420 0
 2671 0062 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2672              		.cfi_endproc
 2673              	.LFE44:
 2675              		.section	.text.Ft_Gpu_CoCmd_Gradient,"ax",%progbits
 2676              		.align	1
 2677              		.global	Ft_Gpu_CoCmd_Gradient
 2678              		.syntax unified
 2679              		.thumb
 2680              		.thumb_func
 2681              		.fpu fpv5-sp-d16
 2683              	Ft_Gpu_CoCmd_Gradient:
 2684              	.LFB45:
 423:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 2685              		.loc 1 423 0
 2686              		.cfi_startproc
 2687              		@ args = 12, pretend = 0, frame = 0
 2688              		@ frame_needed = 0, uses_anonymous_args = 0
 2689              	.LVL338:
 2690 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2691              	.LCFI46:
 2692              		.cfi_def_cfa_offset 24
 2693              		.cfi_offset 3, -24
 2694              		.cfi_offset 4, -20
 2695              		.cfi_offset 5, -16
 2696              		.cfi_offset 6, -12
 2697              		.cfi_offset 7, -8
 2698              		.cfi_offset 14, -4
 2699 0002 0446     		mov	r4, r0
 2700 0004 0D46     		mov	r5, r1
 2701 0006 1746     		mov	r7, r2
 2702 0008 1E46     		mov	r6, r3
 424:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_GRADIENT);
 2703              		.loc 1 424 0
 2704 000a 1421     		movs	r1, #20
 2705              	.LVL339:
 2706 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2707              	.LVL340:
 425:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y0<<16)|(x0 & 0xffff)));
 2708              		.loc 1 425 0
 2709 0010 6FF0F401 		mvn	r1, #244
 2710 0014 2046     		mov	r0, r4
 2711 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2712              	.LVL341:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 65


 426:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, rgb0);
 2713              		.loc 1 426 0
 2714 001a A9B2     		uxth	r1, r5
 2715 001c 41EA0741 		orr	r1, r1, r7, lsl #16
 2716 0020 2046     		mov	r0, r4
 2717 0022 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2718              	.LVL342:
 427:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y1<<16)|(x1 & 0xffff)));
 2719              		.loc 1 427 0
 2720 0026 3146     		mov	r1, r6
 2721 0028 2046     		mov	r0, r4
 2722 002a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2723              	.LVL343:
 428:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, rgb1);
 2724              		.loc 1 428 0
 2725 002e BDF81830 		ldrh	r3, [sp, #24]
 2726 0032 BDF91C10 		ldrsh	r1, [sp, #28]
 2727 0036 43EA0141 		orr	r1, r3, r1, lsl #16
 2728 003a 2046     		mov	r0, r4
 2729 003c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2730              	.LVL344:
 429:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 2731              		.loc 1 429 0
 2732 0040 0899     		ldr	r1, [sp, #32]
 2733 0042 2046     		mov	r0, r4
 2734 0044 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2735              	.LVL345:
 430:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2736              		.loc 1 430 0
 2737 0048 1421     		movs	r1, #20
 2738 004a 2046     		mov	r0, r4
 2739 004c FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2740              	.LVL346:
 431:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 2741              		.loc 1 431 0
 2742 0050 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2743              		.cfi_endproc
 2744              	.LFE45:
 2746              		.section	.text.Ft_Gpu_CoCmd_SetMatrix,"ax",%progbits
 2747              		.align	1
 2748              		.global	Ft_Gpu_CoCmd_SetMatrix
 2749              		.syntax unified
 2750              		.thumb
 2751              		.thumb_func
 2752              		.fpu fpv5-sp-d16
 2754              	Ft_Gpu_CoCmd_SetMatrix:
 2755              	.LFB46:
 434:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 2756              		.loc 1 434 0
 2757              		.cfi_startproc
 2758              		@ args = 0, pretend = 0, frame = 0
 2759              		@ frame_needed = 0, uses_anonymous_args = 0
 2760              	.LVL347:
 2761 0000 10B5     		push	{r4, lr}
 2762              	.LCFI47:
 2763              		.cfi_def_cfa_offset 8
 2764              		.cfi_offset 4, -8
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 66


 2765              		.cfi_offset 14, -4
 2766 0002 0446     		mov	r4, r0
 435:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETMATRIX);
 2767              		.loc 1 435 0
 2768 0004 0421     		movs	r1, #4
 2769 0006 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2770              	.LVL348:
 436:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 2771              		.loc 1 436 0
 2772 000a 6FF0D501 		mvn	r1, #213
 2773 000e 2046     		mov	r0, r4
 2774 0010 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2775              	.LVL349:
 437:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2776              		.loc 1 437 0
 2777 0014 0421     		movs	r1, #4
 2778 0016 2046     		mov	r0, r4
 2779 0018 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2780              	.LVL350:
 438:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 2781              		.loc 1 438 0
 2782 001c 10BD     		pop	{r4, pc}
 2783              		.cfi_endproc
 2784              	.LFE46:
 2786              		.section	.text.Ft_Gpu_CoCmd_Track,"ax",%progbits
 2787              		.align	1
 2788              		.global	Ft_Gpu_CoCmd_Track
 2789              		.syntax unified
 2790              		.thumb
 2791              		.thumb_func
 2792              		.fpu fpv5-sp-d16
 2794              	Ft_Gpu_CoCmd_Track:
 2795              	.LFB47:
 441:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 2796              		.loc 1 441 0
 2797              		.cfi_startproc
 2798              		@ args = 8, pretend = 0, frame = 0
 2799              		@ frame_needed = 0, uses_anonymous_args = 0
 2800              	.LVL351:
 2801 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2802              	.LCFI48:
 2803              		.cfi_def_cfa_offset 24
 2804              		.cfi_offset 3, -24
 2805              		.cfi_offset 4, -20
 2806              		.cfi_offset 5, -16
 2807              		.cfi_offset 6, -12
 2808              		.cfi_offset 7, -8
 2809              		.cfi_offset 14, -4
 2810 0002 0446     		mov	r4, r0
 2811 0004 0E46     		mov	r6, r1
 2812 0006 1746     		mov	r7, r2
 2813 0008 1D46     		mov	r5, r3
 442:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_TRACK);
 2814              		.loc 1 442 0
 2815 000a 1021     		movs	r1, #16
 2816              	.LVL352:
 2817 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 67


 2818              	.LVL353:
 443:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 2819              		.loc 1 443 0
 2820 0010 6FF0D301 		mvn	r1, #211
 2821 0014 2046     		mov	r0, r4
 2822 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2823              	.LVL354:
 444:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 2824              		.loc 1 444 0
 2825 001a B1B2     		uxth	r1, r6
 2826 001c 41EA0741 		orr	r1, r1, r7, lsl #16
 2827 0020 2046     		mov	r0, r4
 2828 0022 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2829              	.LVL355:
 445:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, tag);
 2830              		.loc 1 445 0
 2831 0026 ADB2     		uxth	r5, r5
 2832 0028 BDF91810 		ldrsh	r1, [sp, #24]
 2833 002c 45EA0141 		orr	r1, r5, r1, lsl #16
 2834 0030 2046     		mov	r0, r4
 2835 0032 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2836              	.LVL356:
 446:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 2837              		.loc 1 446 0
 2838 0036 BDF91C10 		ldrsh	r1, [sp, #28]
 2839 003a 2046     		mov	r0, r4
 2840 003c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2841              	.LVL357:
 447:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2842              		.loc 1 447 0
 2843 0040 1021     		movs	r1, #16
 2844 0042 2046     		mov	r0, r4
 2845 0044 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2846              	.LVL358:
 448:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 2847              		.loc 1 448 0
 2848 0048 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2849              		.cfi_endproc
 2850              	.LFE47:
 2852              		.section	.text.Ft_Gpu_CoCmd_Int_RAMShared,"ax",%progbits
 2853              		.align	1
 2854              		.global	Ft_Gpu_CoCmd_Int_RAMShared
 2855              		.syntax unified
 2856              		.thumb
 2857              		.thumb_func
 2858              		.fpu fpv5-sp-d16
 2860              	Ft_Gpu_CoCmd_Int_RAMShared:
 2861              	.LFB48:
 451:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 2862              		.loc 1 451 0
 2863              		.cfi_startproc
 2864              		@ args = 0, pretend = 0, frame = 0
 2865              		@ frame_needed = 0, uses_anonymous_args = 0
 2866              	.LVL359:
 2867 0000 38B5     		push	{r3, r4, r5, lr}
 2868              	.LCFI49:
 2869              		.cfi_def_cfa_offset 16
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 68


 2870              		.cfi_offset 3, -16
 2871              		.cfi_offset 4, -12
 2872              		.cfi_offset 5, -8
 2873              		.cfi_offset 14, -4
 2874 0002 0446     		mov	r4, r0
 2875 0004 0D46     		mov	r5, r1
 452:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_INT_RAMSHARED);
 2876              		.loc 1 452 0
 2877 0006 0821     		movs	r1, #8
 2878              	.LVL360:
 2879 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2880              	.LVL361:
 453:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 2881              		.loc 1 453 0
 2882 000c 6FF0C201 		mvn	r1, #194
 2883 0010 2046     		mov	r0, r4
 2884 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2885              	.LVL362:
 454:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 2886              		.loc 1 454 0
 2887 0016 2946     		mov	r1, r5
 2888 0018 2046     		mov	r0, r4
 2889 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2890              	.LVL363:
 455:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2891              		.loc 1 455 0
 2892 001e 0821     		movs	r1, #8
 2893 0020 2046     		mov	r0, r4
 2894 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2895              	.LVL364:
 456:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_Int_SWLoadImage(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t opt
 2896              		.loc 1 456 0
 2897 0026 38BD     		pop	{r3, r4, r5, pc}
 2898              		.cfi_endproc
 2899              	.LFE48:
 2901              		.section	.text.Ft_Gpu_CoCmd_Int_SWLoadImage,"ax",%progbits
 2902              		.align	1
 2903              		.global	Ft_Gpu_CoCmd_Int_SWLoadImage
 2904              		.syntax unified
 2905              		.thumb
 2906              		.thumb_func
 2907              		.fpu fpv5-sp-d16
 2909              	Ft_Gpu_CoCmd_Int_SWLoadImage:
 2910              	.LFB49:
 458:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 2911              		.loc 1 458 0
 2912              		.cfi_startproc
 2913              		@ args = 0, pretend = 0, frame = 0
 2914              		@ frame_needed = 0, uses_anonymous_args = 0
 2915              	.LVL365:
 2916 0000 70B5     		push	{r4, r5, r6, lr}
 2917              	.LCFI50:
 2918              		.cfi_def_cfa_offset 16
 2919              		.cfi_offset 4, -16
 2920              		.cfi_offset 5, -12
 2921              		.cfi_offset 6, -8
 2922              		.cfi_offset 14, -4
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 69


 2923 0002 0446     		mov	r4, r0
 2924 0004 0E46     		mov	r6, r1
 2925 0006 1546     		mov	r5, r2
 459:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_INT_SWLOADIMAGE);
 2926              		.loc 1 459 0
 2927 0008 0C21     		movs	r1, #12
 2928              	.LVL366:
 2929 000a FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2930              	.LVL367:
 460:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 2931              		.loc 1 460 0
 2932 000e 6FF0C101 		mvn	r1, #193
 2933 0012 2046     		mov	r0, r4
 2934 0014 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2935              	.LVL368:
 461:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, options);
 2936              		.loc 1 461 0
 2937 0018 3146     		mov	r1, r6
 2938 001a 2046     		mov	r0, r4
 2939 001c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2940              	.LVL369:
 462:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 2941              		.loc 1 462 0
 2942 0020 2946     		mov	r1, r5
 2943 0022 2046     		mov	r0, r4
 2944 0024 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2945              	.LVL370:
 463:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2946              		.loc 1 463 0
 2947 0028 0C21     		movs	r1, #12
 2948 002a 2046     		mov	r0, r4
 2949 002c FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2950              	.LVL371:
 464:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 2951              		.loc 1 464 0
 2952 0030 70BD     		pop	{r4, r5, r6, pc}
 2953              		.cfi_endproc
 2954              	.LFE49:
 2956              		.section	.text.Ft_Gpu_CoCmd_GetPtr,"ax",%progbits
 2957              		.align	1
 2958              		.global	Ft_Gpu_CoCmd_GetPtr
 2959              		.syntax unified
 2960              		.thumb
 2961              		.thumb_func
 2962              		.fpu fpv5-sp-d16
 2964              	Ft_Gpu_CoCmd_GetPtr:
 2965              	.LFB50:
 467:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 2966              		.loc 1 467 0
 2967              		.cfi_startproc
 2968              		@ args = 0, pretend = 0, frame = 0
 2969              		@ frame_needed = 0, uses_anonymous_args = 0
 2970              	.LVL372:
 2971 0000 38B5     		push	{r3, r4, r5, lr}
 2972              	.LCFI51:
 2973              		.cfi_def_cfa_offset 16
 2974              		.cfi_offset 3, -16
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 70


 2975              		.cfi_offset 4, -12
 2976              		.cfi_offset 5, -8
 2977              		.cfi_offset 14, -4
 2978 0002 0446     		mov	r4, r0
 2979 0004 0D46     		mov	r5, r1
 468:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_GETPTR);
 2980              		.loc 1 468 0
 2981 0006 0821     		movs	r1, #8
 2982              	.LVL373:
 2983 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 2984              	.LVL374:
 469:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, result);
 2985              		.loc 1 469 0
 2986 000c 6FF0DC01 		mvn	r1, #220
 2987 0010 2046     		mov	r0, r4
 2988 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2989              	.LVL375:
 470:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 2990              		.loc 1 470 0
 2991 0016 2946     		mov	r1, r5
 2992 0018 2046     		mov	r0, r4
 2993 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 2994              	.LVL376:
 471:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 2995              		.loc 1 471 0
 2996 001e 0821     		movs	r1, #8
 2997 0020 2046     		mov	r0, r4
 2998 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 2999              	.LVL377:
 472:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 3000              		.loc 1 472 0
 3001 0026 38BD     		pop	{r3, r4, r5, pc}
 3002              		.cfi_endproc
 3003              	.LFE50:
 3005              		.section	.text.Ft_Gpu_CoCmd_Progress,"ax",%progbits
 3006              		.align	1
 3007              		.global	Ft_Gpu_CoCmd_Progress
 3008              		.syntax unified
 3009              		.thumb
 3010              		.thumb_func
 3011              		.fpu fpv5-sp-d16
 3013              	Ft_Gpu_CoCmd_Progress:
 3014              	.LFB51:
 475:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 3015              		.loc 1 475 0
 3016              		.cfi_startproc
 3017              		@ args = 16, pretend = 0, frame = 0
 3018              		@ frame_needed = 0, uses_anonymous_args = 0
 3019              	.LVL378:
 3020 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3021              	.LCFI52:
 3022              		.cfi_def_cfa_offset 24
 3023              		.cfi_offset 3, -24
 3024              		.cfi_offset 4, -20
 3025              		.cfi_offset 5, -16
 3026              		.cfi_offset 6, -12
 3027              		.cfi_offset 7, -8
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 71


 3028              		.cfi_offset 14, -4
 3029 0002 0446     		mov	r4, r0
 3030 0004 0E46     		mov	r6, r1
 3031 0006 1746     		mov	r7, r2
 3032 0008 1D46     		mov	r5, r3
 476:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_PROGRESS);
 3033              		.loc 1 476 0
 3034 000a 1421     		movs	r1, #20
 3035              	.LVL379:
 3036 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 3037              	.LVL380:
 477:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 3038              		.loc 1 477 0
 3039 0010 6FF0F001 		mvn	r1, #240
 3040 0014 2046     		mov	r0, r4
 3041 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3042              	.LVL381:
 478:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 3043              		.loc 1 478 0
 3044 001a B1B2     		uxth	r1, r6
 3045 001c 41EA0741 		orr	r1, r1, r7, lsl #16
 3046 0020 2046     		mov	r0, r4
 3047 0022 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3048              	.LVL382:
 479:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)val<<16)|(options&0xffff)));
 3049              		.loc 1 479 0
 3050 0026 ADB2     		uxth	r5, r5
 3051 0028 BDF91810 		ldrsh	r1, [sp, #24]
 3052 002c 45EA0141 		orr	r1, r5, r1, lsl #16
 3053 0030 2046     		mov	r0, r4
 3054 0032 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3055              	.LVL383:
 480:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, range);
 3056              		.loc 1 480 0
 3057 0036 BDF81C30 		ldrh	r3, [sp, #28]
 3058 003a BDF82010 		ldrh	r1, [sp, #32]
 3059 003e 43EA0141 		orr	r1, r3, r1, lsl #16
 3060 0042 2046     		mov	r0, r4
 3061 0044 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3062              	.LVL384:
 481:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 3063              		.loc 1 481 0
 3064 0048 BDF82410 		ldrh	r1, [sp, #36]
 3065 004c 2046     		mov	r0, r4
 3066 004e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3067              	.LVL385:
 482:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 3068              		.loc 1 482 0
 3069 0052 1421     		movs	r1, #20
 3070 0054 2046     		mov	r0, r4
 3071 0056 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 3072              	.LVL386:
 483:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 3073              		.loc 1 483 0
 3074 005a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3075              		.cfi_endproc
 3076              	.LFE51:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 72


 3078              		.section	.text.Ft_Gpu_CoCmd_ColdStart,"ax",%progbits
 3079              		.align	1
 3080              		.global	Ft_Gpu_CoCmd_ColdStart
 3081              		.syntax unified
 3082              		.thumb
 3083              		.thumb_func
 3084              		.fpu fpv5-sp-d16
 3086              	Ft_Gpu_CoCmd_ColdStart:
 3087              	.LFB52:
 486:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 3088              		.loc 1 486 0
 3089              		.cfi_startproc
 3090              		@ args = 0, pretend = 0, frame = 0
 3091              		@ frame_needed = 0, uses_anonymous_args = 0
 3092              	.LVL387:
 3093 0000 10B5     		push	{r4, lr}
 3094              	.LCFI53:
 3095              		.cfi_def_cfa_offset 8
 3096              		.cfi_offset 4, -8
 3097              		.cfi_offset 14, -4
 3098 0002 0446     		mov	r4, r0
 487:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_COLDSTART);
 3099              		.loc 1 487 0
 3100 0004 0421     		movs	r1, #4
 3101 0006 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 3102              	.LVL388:
 488:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 3103              		.loc 1 488 0
 3104 000a 6FF0CD01 		mvn	r1, #205
 3105 000e 2046     		mov	r0, r4
 3106 0010 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3107              	.LVL389:
 489:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 3108              		.loc 1 489 0
 3109 0014 0421     		movs	r1, #4
 3110 0016 2046     		mov	r0, r4
 3111 0018 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 3112              	.LVL390:
 490:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 3113              		.loc 1 490 0
 3114 001c 10BD     		pop	{r4, pc}
 3115              		.cfi_endproc
 3116              	.LFE52:
 3118              		.section	.text.Ft_Gpu_CoCmd_MediaFifo,"ax",%progbits
 3119              		.align	1
 3120              		.global	Ft_Gpu_CoCmd_MediaFifo
 3121              		.syntax unified
 3122              		.thumb
 3123              		.thumb_func
 3124              		.fpu fpv5-sp-d16
 3126              	Ft_Gpu_CoCmd_MediaFifo:
 3127              	.LFB53:
 493:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 3128              		.loc 1 493 0
 3129              		.cfi_startproc
 3130              		@ args = 0, pretend = 0, frame = 0
 3131              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 73


 3132              	.LVL391:
 3133 0000 70B5     		push	{r4, r5, r6, lr}
 3134              	.LCFI54:
 3135              		.cfi_def_cfa_offset 16
 3136              		.cfi_offset 4, -16
 3137              		.cfi_offset 5, -12
 3138              		.cfi_offset 6, -8
 3139              		.cfi_offset 14, -4
 3140 0002 0446     		mov	r4, r0
 3141 0004 0E46     		mov	r6, r1
 3142 0006 1546     		mov	r5, r2
 494:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_MEDIAFIFO);
 3143              		.loc 1 494 0
 3144 0008 0C21     		movs	r1, #12
 3145              	.LVL392:
 3146 000a FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 3147              	.LVL393:
 495:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 3148              		.loc 1 495 0
 3149 000e 6FF0C601 		mvn	r1, #198
 3150 0012 2046     		mov	r0, r4
 3151 0014 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3152              	.LVL394:
 496:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, size);
 3153              		.loc 1 496 0
 3154 0018 3146     		mov	r1, r6
 3155 001a 2046     		mov	r0, r4
 3156 001c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3157              	.LVL395:
 497:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 3158              		.loc 1 497 0
 3159 0020 2946     		mov	r1, r5
 3160 0022 2046     		mov	r0, r4
 3161 0024 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3162              	.LVL396:
 498:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 3163              		.loc 1 498 0
 3164 0028 0C21     		movs	r1, #12
 3165 002a 2046     		mov	r0, r4
 3166 002c FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 3167              	.LVL397:
 499:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 3168              		.loc 1 499 0
 3169 0030 70BD     		pop	{r4, r5, r6, pc}
 3170              		.cfi_endproc
 3171              	.LFE53:
 3173              		.section	.text.Ft_Gpu_CoCmd_Keys,"ax",%progbits
 3174              		.align	1
 3175              		.global	Ft_Gpu_CoCmd_Keys
 3176              		.syntax unified
 3177              		.thumb
 3178              		.thumb_func
 3179              		.fpu fpv5-sp-d16
 3181              	Ft_Gpu_CoCmd_Keys:
 3182              	.LFB54:
 502:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	ft_uint16_t len = strlen(s);
 3183              		.loc 1 502 0
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 74


 3184              		.cfi_startproc
 3185              		@ args = 16, pretend = 0, frame = 0
 3186              		@ frame_needed = 0, uses_anonymous_args = 0
 3187              	.LVL398:
 3188 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 3189              	.LCFI55:
 3190              		.cfi_def_cfa_offset 24
 3191              		.cfi_offset 4, -24
 3192              		.cfi_offset 5, -20
 3193              		.cfi_offset 6, -16
 3194              		.cfi_offset 7, -12
 3195              		.cfi_offset 8, -8
 3196              		.cfi_offset 14, -4
 3197 0004 0446     		mov	r4, r0
 3198 0006 0F46     		mov	r7, r1
 3199 0008 9046     		mov	r8, r2
 3200 000a 1E46     		mov	r6, r3
 503:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4 + len + 1);
 3201              		.loc 1 503 0
 3202 000c 0998     		ldr	r0, [sp, #36]
 3203              	.LVL399:
 3204 000e FFF7FEFF 		bl	strlen
 3205              	.LVL400:
 3206 0012 85B2     		uxth	r5, r0
 3207              	.LVL401:
 504:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_KEYS);
 3208              		.loc 1 504 0
 3209 0014 1135     		adds	r5, r5, #17
 3210              	.LVL402:
 3211 0016 ADB2     		uxth	r5, r5
 3212              	.LVL403:
 3213 0018 2946     		mov	r1, r5
 3214 001a 2046     		mov	r0, r4
 3215              	.LVL404:
 3216 001c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 3217              	.LVL405:
 505:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 3218              		.loc 1 505 0
 3219 0020 6FF0F101 		mvn	r1, #241
 3220 0024 2046     		mov	r0, r4
 3221 0026 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3222              	.LVL406:
 506:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 3223              		.loc 1 506 0
 3224 002a B9B2     		uxth	r1, r7
 3225 002c 41EA0841 		orr	r1, r1, r8, lsl #16
 3226 0030 2046     		mov	r0, r4
 3227 0032 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3228              	.LVL407:
 507:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(font&0xffff)));
 3229              		.loc 1 507 0
 3230 0036 B6B2     		uxth	r6, r6
 3231 0038 BDF91810 		ldrsh	r1, [sp, #24]
 3232 003c 46EA0141 		orr	r1, r6, r1, lsl #16
 3233 0040 2046     		mov	r0, r4
 3234 0042 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3235              	.LVL408:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 75


 508:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_SendStr(phost, s);
 3236              		.loc 1 508 0
 3237 0046 BDF81C30 		ldrh	r3, [sp, #28]
 3238 004a BDF82010 		ldrh	r1, [sp, #32]
 3239 004e 43EA0141 		orr	r1, r3, r1, lsl #16
 3240 0052 2046     		mov	r0, r4
 3241 0054 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3242              	.LVL409:
 509:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4 + len + 1));
 3243              		.loc 1 509 0
 3244 0058 0999     		ldr	r1, [sp, #36]
 3245 005a 2046     		mov	r0, r4
 3246 005c FFF7FEFF 		bl	Ft_Gpu_CoCmd_SendStr
 3247              	.LVL410:
 510:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 3248              		.loc 1 510 0
 3249 0060 2946     		mov	r1, r5
 3250 0062 2046     		mov	r0, r4
 3251 0064 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 3252              	.LVL411:
 511:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 3253              		.loc 1 511 0
 3254 0068 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 3255              		.cfi_endproc
 3256              	.LFE54:
 3258              		.section	.text.Ft_Gpu_CoCmd_Dial,"ax",%progbits
 3259              		.align	1
 3260              		.global	Ft_Gpu_CoCmd_Dial
 3261              		.syntax unified
 3262              		.thumb
 3263              		.thumb_func
 3264              		.fpu fpv5-sp-d16
 3266              	Ft_Gpu_CoCmd_Dial:
 3267              	.LFB55:
 514:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 3268              		.loc 1 514 0
 3269              		.cfi_startproc
 3270              		@ args = 8, pretend = 0, frame = 0
 3271              		@ frame_needed = 0, uses_anonymous_args = 0
 3272              	.LVL412:
 3273 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3274              	.LCFI56:
 3275              		.cfi_def_cfa_offset 24
 3276              		.cfi_offset 3, -24
 3277              		.cfi_offset 4, -20
 3278              		.cfi_offset 5, -16
 3279              		.cfi_offset 6, -12
 3280              		.cfi_offset 7, -8
 3281              		.cfi_offset 14, -4
 3282 0002 0446     		mov	r4, r0
 3283 0004 0E46     		mov	r6, r1
 3284 0006 1746     		mov	r7, r2
 3285 0008 1D46     		mov	r5, r3
 515:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_DIAL);
 3286              		.loc 1 515 0
 3287 000a 1021     		movs	r1, #16
 3288              	.LVL413:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 76


 3289 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 3290              	.LVL414:
 516:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 3291              		.loc 1 516 0
 3292 0010 6FF0D201 		mvn	r1, #210
 3293 0014 2046     		mov	r0, r4
 3294 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3295              	.LVL415:
 517:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)options<<16)|(r&0xffff)));
 3296              		.loc 1 517 0
 3297 001a B1B2     		uxth	r1, r6
 3298 001c 41EA0741 		orr	r1, r1, r7, lsl #16
 3299 0020 2046     		mov	r0, r4
 3300 0022 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3301              	.LVL416:
 518:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, val);
 3302              		.loc 1 518 0
 3303 0026 ADB2     		uxth	r5, r5
 3304 0028 BDF81810 		ldrh	r1, [sp, #24]
 3305 002c 45EA0141 		orr	r1, r5, r1, lsl #16
 3306 0030 2046     		mov	r0, r4
 3307 0032 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3308              	.LVL417:
 519:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 3309              		.loc 1 519 0
 3310 0036 BDF81C10 		ldrh	r1, [sp, #28]
 3311 003a 2046     		mov	r0, r4
 3312 003c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3313              	.LVL418:
 520:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 3314              		.loc 1 520 0
 3315 0040 1021     		movs	r1, #16
 3316 0042 2046     		mov	r0, r4
 3317 0044 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 3318              	.LVL419:
 521:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 3319              		.loc 1 521 0
 3320 0048 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3321              		.cfi_endproc
 3322              	.LFE55:
 3324              		.section	.text.Ft_Gpu_CoCmd_Snapshot2,"ax",%progbits
 3325              		.align	1
 3326              		.global	Ft_Gpu_CoCmd_Snapshot2
 3327              		.syntax unified
 3328              		.thumb
 3329              		.thumb_func
 3330              		.fpu fpv5-sp-d16
 3332              	Ft_Gpu_CoCmd_Snapshot2:
 3333              	.LFB56:
 524:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*5);
 3334              		.loc 1 524 0
 3335              		.cfi_startproc
 3336              		@ args = 12, pretend = 0, frame = 0
 3337              		@ frame_needed = 0, uses_anonymous_args = 0
 3338              	.LVL420:
 3339 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3340              	.LCFI57:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 77


 3341              		.cfi_def_cfa_offset 24
 3342              		.cfi_offset 3, -24
 3343              		.cfi_offset 4, -20
 3344              		.cfi_offset 5, -16
 3345              		.cfi_offset 6, -12
 3346              		.cfi_offset 7, -8
 3347              		.cfi_offset 14, -4
 3348 0002 0446     		mov	r4, r0
 3349 0004 0F46     		mov	r7, r1
 3350 0006 1646     		mov	r6, r2
 3351 0008 1D46     		mov	r5, r3
 525:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SNAPSHOT2);
 3352              		.loc 1 525 0
 3353 000a 1421     		movs	r1, #20
 3354              	.LVL421:
 3355 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 3356              	.LVL422:
 526:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, fmt);
 3357              		.loc 1 526 0
 3358 0010 6FF0C801 		mvn	r1, #200
 3359 0014 2046     		mov	r0, r4
 3360 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3361              	.LVL423:
 527:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 3362              		.loc 1 527 0
 3363 001a 3946     		mov	r1, r7
 3364 001c 2046     		mov	r0, r4
 3365 001e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3366              	.LVL424:
 528:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)y<<16)|(x & 0xffff)));
 3367              		.loc 1 528 0
 3368 0022 3146     		mov	r1, r6
 3369 0024 2046     		mov	r0, r4
 3370 0026 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3371              	.LVL425:
 529:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, (((ft_uint32_t)h<<16)|(w&0xffff)));
 3372              		.loc 1 529 0
 3373 002a ADB2     		uxth	r5, r5
 3374 002c BDF91810 		ldrsh	r1, [sp, #24]
 3375 0030 45EA0141 		orr	r1, r5, r1, lsl #16
 3376 0034 2046     		mov	r0, r4
 3377 0036 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3378              	.LVL426:
 530:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*5));
 3379              		.loc 1 530 0
 3380 003a BDF81C30 		ldrh	r3, [sp, #28]
 3381 003e BDF92010 		ldrsh	r1, [sp, #32]
 3382 0042 43EA0141 		orr	r1, r3, r1, lsl #16
 3383 0046 2046     		mov	r0, r4
 3384 0048 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3385              	.LVL427:
 531:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 3386              		.loc 1 531 0
 3387 004c 1421     		movs	r1, #20
 3388 004e 2046     		mov	r0, r4
 3389 0050 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 3390              	.LVL428:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 78


 532:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 3391              		.loc 1 532 0
 3392 0054 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3393              		.cfi_endproc
 3394              	.LFE56:
 3396              		.section	.text.Ft_Gpu_CoCmd_LoadImage,"ax",%progbits
 3397              		.align	1
 3398              		.global	Ft_Gpu_CoCmd_LoadImage
 3399              		.syntax unified
 3400              		.thumb
 3401              		.thumb_func
 3402              		.fpu fpv5-sp-d16
 3404              	Ft_Gpu_CoCmd_LoadImage:
 3405              	.LFB57:
 535:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*3);
 3406              		.loc 1 535 0
 3407              		.cfi_startproc
 3408              		@ args = 0, pretend = 0, frame = 0
 3409              		@ frame_needed = 0, uses_anonymous_args = 0
 3410              	.LVL429:
 3411 0000 70B5     		push	{r4, r5, r6, lr}
 3412              	.LCFI58:
 3413              		.cfi_def_cfa_offset 16
 3414              		.cfi_offset 4, -16
 3415              		.cfi_offset 5, -12
 3416              		.cfi_offset 6, -8
 3417              		.cfi_offset 14, -4
 3418 0002 0446     		mov	r4, r0
 3419 0004 0E46     		mov	r6, r1
 3420 0006 1546     		mov	r5, r2
 536:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_LOADIMAGE);
 3421              		.loc 1 536 0
 3422 0008 0C21     		movs	r1, #12
 3423              	.LVL430:
 3424 000a FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 3425              	.LVL431:
 537:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 3426              		.loc 1 537 0
 3427 000e 6FF0DB01 		mvn	r1, #219
 3428 0012 2046     		mov	r0, r4
 3429 0014 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3430              	.LVL432:
 538:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, options);
 3431              		.loc 1 538 0
 3432 0018 3146     		mov	r1, r6
 3433 001a 2046     		mov	r0, r4
 3434 001c FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3435              	.LVL433:
 539:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*3));
 3436              		.loc 1 539 0
 3437 0020 2946     		mov	r1, r5
 3438 0022 2046     		mov	r0, r4
 3439 0024 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3440              	.LVL434:
 540:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 3441              		.loc 1 540 0
 3442 0028 0C21     		movs	r1, #12
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 79


 3443 002a 2046     		mov	r0, r4
 3444 002c FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 3445              	.LVL435:
 541:FT_Eve_Hal/FT_CoPro_Cmds.c **** #ifdef FT_81X_ENABLE
 3446              		.loc 1 541 0
 3447 0030 70BD     		pop	{r4, r5, r6, pc}
 3448              		.cfi_endproc
 3449              	.LFE57:
 3451              		.section	.text.Ft_Gpu_CoCmd_SetFont2,"ax",%progbits
 3452              		.align	1
 3453              		.global	Ft_Gpu_CoCmd_SetFont2
 3454              		.syntax unified
 3455              		.thumb
 3456              		.thumb_func
 3457              		.fpu fpv5-sp-d16
 3459              	Ft_Gpu_CoCmd_SetFont2:
 3460              	.LFB58:
 544:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 3461              		.loc 1 544 0
 3462              		.cfi_startproc
 3463              		@ args = 0, pretend = 0, frame = 0
 3464              		@ frame_needed = 0, uses_anonymous_args = 0
 3465              	.LVL436:
 3466 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3467              	.LCFI59:
 3468              		.cfi_def_cfa_offset 24
 3469              		.cfi_offset 3, -24
 3470              		.cfi_offset 4, -20
 3471              		.cfi_offset 5, -16
 3472              		.cfi_offset 6, -12
 3473              		.cfi_offset 7, -8
 3474              		.cfi_offset 14, -4
 3475 0002 0446     		mov	r4, r0
 3476 0004 0F46     		mov	r7, r1
 3477 0006 1646     		mov	r6, r2
 3478 0008 1D46     		mov	r5, r3
 545:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETFONT2);
 3479              		.loc 1 545 0
 3480 000a 1021     		movs	r1, #16
 3481              	.LVL437:
 3482 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 3483              	.LVL438:
 546:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, font);
 3484              		.loc 1 546 0
 3485 0010 6FF0C401 		mvn	r1, #196
 3486 0014 2046     		mov	r0, r4
 3487 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3488              	.LVL439:
 547:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 3489              		.loc 1 547 0
 3490 001a 3946     		mov	r1, r7
 3491 001c 2046     		mov	r0, r4
 3492 001e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3493              	.LVL440:
 548:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, firstchar);
 3494              		.loc 1 548 0
 3495 0022 3146     		mov	r1, r6
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 80


 3496 0024 2046     		mov	r0, r4
 3497 0026 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3498              	.LVL441:
 549:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 3499              		.loc 1 549 0
 3500 002a 2946     		mov	r1, r5
 3501 002c 2046     		mov	r0, r4
 3502 002e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3503              	.LVL442:
 550:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 3504              		.loc 1 550 0
 3505 0032 1021     		movs	r1, #16
 3506 0034 2046     		mov	r0, r4
 3507 0036 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 3508              	.LVL443:
 551:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_SetRotate(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t r)
 3509              		.loc 1 551 0
 3510 003a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3511              		.cfi_endproc
 3512              	.LFE58:
 3514              		.section	.text.Ft_Gpu_CoCmd_SetRotate,"ax",%progbits
 3515              		.align	1
 3516              		.global	Ft_Gpu_CoCmd_SetRotate
 3517              		.syntax unified
 3518              		.thumb
 3519              		.thumb_func
 3520              		.fpu fpv5-sp-d16
 3522              	Ft_Gpu_CoCmd_SetRotate:
 3523              	.LFB59:
 553:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 3524              		.loc 1 553 0
 3525              		.cfi_startproc
 3526              		@ args = 0, pretend = 0, frame = 0
 3527              		@ frame_needed = 0, uses_anonymous_args = 0
 3528              	.LVL444:
 3529 0000 38B5     		push	{r3, r4, r5, lr}
 3530              	.LCFI60:
 3531              		.cfi_def_cfa_offset 16
 3532              		.cfi_offset 3, -16
 3533              		.cfi_offset 4, -12
 3534              		.cfi_offset 5, -8
 3535              		.cfi_offset 14, -4
 3536 0002 0446     		mov	r4, r0
 3537 0004 0D46     		mov	r5, r1
 554:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SETROTATE);
 3538              		.loc 1 554 0
 3539 0006 0821     		movs	r1, #8
 3540              	.LVL445:
 3541 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 3542              	.LVL446:
 555:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, r);
 3543              		.loc 1 555 0
 3544 000c 6FF0C901 		mvn	r1, #201
 3545 0010 2046     		mov	r0, r4
 3546 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3547              	.LVL447:
 556:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 81


 3548              		.loc 1 556 0
 3549 0016 2946     		mov	r1, r5
 3550 0018 2046     		mov	r0, r4
 3551 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3552              	.LVL448:
 557:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 3553              		.loc 1 557 0
 3554 001e 0821     		movs	r1, #8
 3555 0020 2046     		mov	r0, r4
 3556 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 3557              	.LVL449:
 558:FT_Eve_Hal/FT_CoPro_Cmds.c **** #endif
 3558              		.loc 1 558 0
 3559 0026 38BD     		pop	{r3, r4, r5, pc}
 3560              		.cfi_endproc
 3561              	.LFE59:
 3563              		.section	.text.Ft_Gpu_CoCmd_Dlstart,"ax",%progbits
 3564              		.align	1
 3565              		.global	Ft_Gpu_CoCmd_Dlstart
 3566              		.syntax unified
 3567              		.thumb
 3568              		.thumb_func
 3569              		.fpu fpv5-sp-d16
 3571              	Ft_Gpu_CoCmd_Dlstart:
 3572              	.LFB60:
 561:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 3573              		.loc 1 561 0
 3574              		.cfi_startproc
 3575              		@ args = 0, pretend = 0, frame = 0
 3576              		@ frame_needed = 0, uses_anonymous_args = 0
 3577              	.LVL450:
 3578 0000 10B5     		push	{r4, lr}
 3579              	.LCFI61:
 3580              		.cfi_def_cfa_offset 8
 3581              		.cfi_offset 4, -8
 3582              		.cfi_offset 14, -4
 3583 0002 0446     		mov	r4, r0
 562:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_DLSTART);
 3584              		.loc 1 562 0
 3585 0004 0421     		movs	r1, #4
 3586 0006 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 3587              	.LVL451:
 563:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 3588              		.loc 1 563 0
 3589 000a 6FF0FF01 		mvn	r1, #255
 3590 000e 2046     		mov	r0, r4
 3591 0010 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3592              	.LVL452:
 564:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 3593              		.loc 1 564 0
 3594 0014 0421     		movs	r1, #4
 3595 0016 2046     		mov	r0, r4
 3596 0018 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 3597              	.LVL453:
 565:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 3598              		.loc 1 565 0
 3599 001c 10BD     		pop	{r4, pc}
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 82


 3600              		.cfi_endproc
 3601              	.LFE60:
 3603              		.section	.text.Ft_Gpu_CoCmd_Snapshot,"ax",%progbits
 3604              		.align	1
 3605              		.global	Ft_Gpu_CoCmd_Snapshot
 3606              		.syntax unified
 3607              		.thumb
 3608              		.thumb_func
 3609              		.fpu fpv5-sp-d16
 3611              	Ft_Gpu_CoCmd_Snapshot:
 3612              	.LFB61:
 568:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*2);
 3613              		.loc 1 568 0
 3614              		.cfi_startproc
 3615              		@ args = 0, pretend = 0, frame = 0
 3616              		@ frame_needed = 0, uses_anonymous_args = 0
 3617              	.LVL454:
 3618 0000 38B5     		push	{r3, r4, r5, lr}
 3619              	.LCFI62:
 3620              		.cfi_def_cfa_offset 16
 3621              		.cfi_offset 3, -16
 3622              		.cfi_offset 4, -12
 3623              		.cfi_offset 5, -8
 3624              		.cfi_offset 14, -4
 3625 0002 0446     		mov	r4, r0
 3626 0004 0D46     		mov	r5, r1
 569:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SNAPSHOT);
 3627              		.loc 1 569 0
 3628 0006 0821     		movs	r1, #8
 3629              	.LVL455:
 3630 0008 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 3631              	.LVL456:
 570:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 3632              		.loc 1 570 0
 3633 000c 6FF0E001 		mvn	r1, #224
 3634 0010 2046     		mov	r0, r4
 3635 0012 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3636              	.LVL457:
 571:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*2));
 3637              		.loc 1 571 0
 3638 0016 2946     		mov	r1, r5
 3639 0018 2046     		mov	r0, r4
 3640 001a FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3641              	.LVL458:
 572:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 3642              		.loc 1 572 0
 3643 001e 0821     		movs	r1, #8
 3644 0020 2046     		mov	r0, r4
 3645 0022 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 3646              	.LVL459:
 573:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 3647              		.loc 1 573 0
 3648 0026 38BD     		pop	{r3, r4, r5, pc}
 3649              		.cfi_endproc
 3650              	.LFE61:
 3652              		.section	.text.Ft_Gpu_CoCmd_ScreenSaver,"ax",%progbits
 3653              		.align	1
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 83


 3654              		.global	Ft_Gpu_CoCmd_ScreenSaver
 3655              		.syntax unified
 3656              		.thumb
 3657              		.thumb_func
 3658              		.fpu fpv5-sp-d16
 3660              	Ft_Gpu_CoCmd_ScreenSaver:
 3661              	.LFB62:
 576:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*1);
 3662              		.loc 1 576 0
 3663              		.cfi_startproc
 3664              		@ args = 0, pretend = 0, frame = 0
 3665              		@ frame_needed = 0, uses_anonymous_args = 0
 3666              	.LVL460:
 3667 0000 10B5     		push	{r4, lr}
 3668              	.LCFI63:
 3669              		.cfi_def_cfa_offset 8
 3670              		.cfi_offset 4, -8
 3671              		.cfi_offset 14, -4
 3672 0002 0446     		mov	r4, r0
 577:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_SCREENSAVER);
 3673              		.loc 1 577 0
 3674 0004 0421     		movs	r1, #4
 3675 0006 FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 3676              	.LVL461:
 578:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*1));
 3677              		.loc 1 578 0
 3678 000a 6FF0D001 		mvn	r1, #208
 3679 000e 2046     		mov	r0, r4
 3680 0010 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3681              	.LVL462:
 579:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 3682              		.loc 1 579 0
 3683 0014 0421     		movs	r1, #4
 3684 0016 2046     		mov	r0, r4
 3685 0018 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 3686              	.LVL463:
 580:FT_Eve_Hal/FT_CoPro_Cmds.c **** ft_void_t Ft_Gpu_CoCmd_MemCrc(Ft_Gpu_Hal_Context_t *phost,ft_uint32_t ptr, ft_uint32_t num, ft_uint
 3687              		.loc 1 580 0
 3688 001c 10BD     		pop	{r4, pc}
 3689              		.cfi_endproc
 3690              	.LFE62:
 3692              		.section	.text.Ft_Gpu_CoCmd_MemCrc,"ax",%progbits
 3693              		.align	1
 3694              		.global	Ft_Gpu_CoCmd_MemCrc
 3695              		.syntax unified
 3696              		.thumb
 3697              		.thumb_func
 3698              		.fpu fpv5-sp-d16
 3700              	Ft_Gpu_CoCmd_MemCrc:
 3701              	.LFB63:
 582:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_StartFunc(phost,FT_CMD_SIZE*4);
 3702              		.loc 1 582 0
 3703              		.cfi_startproc
 3704              		@ args = 0, pretend = 0, frame = 0
 3705              		@ frame_needed = 0, uses_anonymous_args = 0
 3706              	.LVL464:
 3707 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 84


 3708              	.LCFI64:
 3709              		.cfi_def_cfa_offset 24
 3710              		.cfi_offset 3, -24
 3711              		.cfi_offset 4, -20
 3712              		.cfi_offset 5, -16
 3713              		.cfi_offset 6, -12
 3714              		.cfi_offset 7, -8
 3715              		.cfi_offset 14, -4
 3716 0002 0446     		mov	r4, r0
 3717 0004 0F46     		mov	r7, r1
 3718 0006 1646     		mov	r6, r2
 3719 0008 1D46     		mov	r5, r3
 583:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, CMD_MEMCRC);
 3720              		.loc 1 583 0
 3721 000a 1021     		movs	r1, #16
 3722              	.LVL465:
 3723 000c FFF7FEFF 		bl	Ft_Gpu_CoCmd_StartFunc
 3724              	.LVL466:
 584:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, ptr);
 3725              		.loc 1 584 0
 3726 0010 6FF0E701 		mvn	r1, #231
 3727 0014 2046     		mov	r0, r4
 3728 0016 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3729              	.LVL467:
 585:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, num);
 3730              		.loc 1 585 0
 3731 001a 3946     		mov	r1, r7
 3732 001c 2046     		mov	r0, r4
 3733 001e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3734              	.LVL468:
 586:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_Copro_SendCmd(phost, result);
 3735              		.loc 1 586 0
 3736 0022 3146     		mov	r1, r6
 3737 0024 2046     		mov	r0, r4
 3738 0026 FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3739              	.LVL469:
 587:FT_Eve_Hal/FT_CoPro_Cmds.c **** 	Ft_Gpu_CoCmd_EndFunc(phost,(FT_CMD_SIZE*4));
 3740              		.loc 1 587 0
 3741 002a 2946     		mov	r1, r5
 3742 002c 2046     		mov	r0, r4
 3743 002e FFF7FEFF 		bl	Ft_Gpu_Copro_SendCmd
 3744              	.LVL470:
 588:FT_Eve_Hal/FT_CoPro_Cmds.c **** }
 3745              		.loc 1 588 0
 3746 0032 1021     		movs	r1, #16
 3747 0034 2046     		mov	r0, r4
 3748 0036 FFF7FEFF 		bl	Ft_Gpu_CoCmd_EndFunc
 3749              	.LVL471:
 589:FT_Eve_Hal/FT_CoPro_Cmds.c **** 
 3750              		.loc 1 589 0
 3751 003a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3752              		.cfi_endproc
 3753              	.LFE63:
 3755              		.text
 3756              	.Letext0:
 3757              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/20180627/arm-none-eabi/include/sys/lock.h"
 3758              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/20180627/arm-none-eabi/include/sys/_types.h"
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 85


 3759              		.file 4 "/usr/local/Cellar/arm-none-eabi-gcc/20180627/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h
 3760              		.file 5 "/usr/local/Cellar/arm-none-eabi-gcc/20180627/arm-none-eabi/include/sys/unistd.h"
 3761              		.file 6 "/usr/local/Cellar/arm-none-eabi-gcc/20180627/arm-none-eabi/include/sys/reent.h"
 3762              		.file 7 "/usr/local/Cellar/arm-none-eabi-gcc/20180627/arm-none-eabi/include/stdlib.h"
 3763              		.file 8 "FT_Eve_Hal/FT_DataTypes.h"
 3764              		.file 9 "FT_Eve_Hal/FT_Gpu_Hal.h"
 3765              		.file 10 "/usr/local/Cellar/arm-none-eabi-gcc/20180627/arm-none-eabi/include/string.h"
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 86


DEFINED SYMBOLS
                            *ABS*:0000000000000000 FT_CoPro_Cmds.c
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:18     .text.Ft_Gpu_Copro_SendCmd:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:25     .text.Ft_Gpu_Copro_SendCmd:0000000000000000 Ft_Gpu_Copro_SendCmd
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:47     .text.Ft_Gpu_CoCmd_SendStr:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:54     .text.Ft_Gpu_CoCmd_SendStr:0000000000000000 Ft_Gpu_CoCmd_SendStr
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:75     .text.Ft_Gpu_CoCmd_StartFunc:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:82     .text.Ft_Gpu_CoCmd_StartFunc:0000000000000000 Ft_Gpu_CoCmd_StartFunc
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:113    .text.Ft_Gpu_CoCmd_EndFunc:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:120    .text.Ft_Gpu_CoCmd_EndFunc:0000000000000000 Ft_Gpu_CoCmd_EndFunc
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:150    .text.Ft_Gpu_CoCmd_SetBitmap:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:157    .text.Ft_Gpu_CoCmd_SetBitmap:0000000000000000 Ft_Gpu_CoCmd_SetBitmap
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:213    .text.Ft_Gpu_CoCmd_SetScratch:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:220    .text.Ft_Gpu_CoCmd_SetScratch:0000000000000000 Ft_Gpu_CoCmd_SetScratch
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:262    .text.Ft_Gpu_CoCmd_Text:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:269    .text.Ft_Gpu_CoCmd_Text:0000000000000000 Ft_Gpu_CoCmd_Text
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:340    .text.Ft_Gpu_CoCmd_Number:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:347    .text.Ft_Gpu_CoCmd_Number:0000000000000000 Ft_Gpu_CoCmd_Number
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:406    .text.Ft_Gpu_CoCmd_LoadIdentity:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:413    .text.Ft_Gpu_CoCmd_LoadIdentity:0000000000000000 Ft_Gpu_CoCmd_LoadIdentity
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:446    .text.Ft_Gpu_CoCmd_Toggle:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:453    .text.Ft_Gpu_CoCmd_Toggle:0000000000000000 Ft_Gpu_CoCmd_Toggle
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:531    .text.Ft_Gpu_CoCmd_Gauge:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:538    .text.Ft_Gpu_CoCmd_Gauge:0000000000000000 Ft_Gpu_CoCmd_Gauge
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:606    .text.Ft_Gpu_CoCmd_RegRead:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:613    .text.Ft_Gpu_CoCmd_RegRead:0000000000000000 Ft_Gpu_CoCmd_RegRead
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:660    .text.Ft_Gpu_CoCmd_VideoStart:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:667    .text.Ft_Gpu_CoCmd_VideoStart:0000000000000000 Ft_Gpu_CoCmd_VideoStart
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:700    .text.Ft_Gpu_CoCmd_GetProps:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:707    .text.Ft_Gpu_CoCmd_GetProps:0000000000000000 Ft_Gpu_CoCmd_GetProps
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:763    .text.Ft_Gpu_CoCmd_Memcpy:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:770    .text.Ft_Gpu_CoCmd_Memcpy:0000000000000000 Ft_Gpu_CoCmd_Memcpy
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:826    .text.Ft_Gpu_CoCmd_Spinner:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:833    .text.Ft_Gpu_CoCmd_Spinner:0000000000000000 Ft_Gpu_CoCmd_Spinner
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:886    .text.Ft_Gpu_CoCmd_BgColor:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:893    .text.Ft_Gpu_CoCmd_BgColor:0000000000000000 Ft_Gpu_CoCmd_BgColor
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:935    .text.Ft_Gpu_CoCmd_Swap:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:942    .text.Ft_Gpu_CoCmd_Swap:0000000000000000 Ft_Gpu_CoCmd_Swap
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:975    .text.Ft_Gpu_CoCmd_Inflate:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:982    .text.Ft_Gpu_CoCmd_Inflate:0000000000000000 Ft_Gpu_CoCmd_Inflate
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1024   .text.Ft_Gpu_CoCmd_Translate:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1031   .text.Ft_Gpu_CoCmd_Translate:0000000000000000 Ft_Gpu_CoCmd_Translate
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1079   .text.Ft_Gpu_CoCmd_Stop:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1086   .text.Ft_Gpu_CoCmd_Stop:0000000000000000 Ft_Gpu_CoCmd_Stop
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1119   .text.Ft_Gpu_CoCmd_SetBase:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1126   .text.Ft_Gpu_CoCmd_SetBase:0000000000000000 Ft_Gpu_CoCmd_SetBase
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1168   .text.Ft_Gpu_CoCmd_Slider:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1175   .text.Ft_Gpu_CoCmd_Slider:0000000000000000 Ft_Gpu_CoCmd_Slider
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1241   .text.Ft_Gpu_CoCmd_VideoFrame:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1248   .text.Ft_Gpu_CoCmd_VideoFrame:0000000000000000 Ft_Gpu_CoCmd_VideoFrame
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1296   .text.Ft_Gpu_CoCmd_TouchTransform:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1303   .text.Ft_Gpu_CoCmd_TouchTransform:0000000000000000 Ft_Gpu_CoCmd_TouchTransform
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1409   .text.Ft_Gpu_CoCmd_Interrupt:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1416   .text.Ft_Gpu_CoCmd_Interrupt:0000000000000000 Ft_Gpu_CoCmd_Interrupt
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1458   .text.Ft_Gpu_CoCmd_FgColor:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1465   .text.Ft_Gpu_CoCmd_FgColor:0000000000000000 Ft_Gpu_CoCmd_FgColor
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1507   .text.Ft_Gpu_CoCmd_Rotate:0000000000000000 $t
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 87


/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1514   .text.Ft_Gpu_CoCmd_Rotate:0000000000000000 Ft_Gpu_CoCmd_Rotate
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1556   .text.Ft_Gpu_CoCmd_Button:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1563   .text.Ft_Gpu_CoCmd_Button:0000000000000000 Ft_Gpu_CoCmd_Button
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1641   .text.Ft_Gpu_CoCmd_MemWrite:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1648   .text.Ft_Gpu_CoCmd_MemWrite:0000000000000000 Ft_Gpu_CoCmd_MemWrite
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1696   .text.Ft_Gpu_CoCmd_Scrollbar:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1703   .text.Ft_Gpu_CoCmd_Scrollbar:0000000000000000 Ft_Gpu_CoCmd_Scrollbar
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1771   .text.Ft_Gpu_CoCmd_GetMatrix:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1778   .text.Ft_Gpu_CoCmd_GetMatrix:0000000000000000 Ft_Gpu_CoCmd_GetMatrix
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1849   .text.Ft_Gpu_CoCmd_Sketch:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1856   .text.Ft_Gpu_CoCmd_Sketch:0000000000000000 Ft_Gpu_CoCmd_Sketch
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1919   .text.Ft_Gpu_CoCmd_RomFont:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1926   .text.Ft_Gpu_CoCmd_RomFont:0000000000000000 Ft_Gpu_CoCmd_RomFont
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1974   .text.Ft_Gpu_CoCmd_PlayVideo:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:1981   .text.Ft_Gpu_CoCmd_PlayVideo:0000000000000000 Ft_Gpu_CoCmd_PlayVideo
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2023   .text.Ft_Gpu_CoCmd_MemSet:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2030   .text.Ft_Gpu_CoCmd_MemSet:0000000000000000 Ft_Gpu_CoCmd_MemSet
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2086   .text.Ft_Gpu_CoCmd_GradColor:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2093   .text.Ft_Gpu_CoCmd_GradColor:0000000000000000 Ft_Gpu_CoCmd_GradColor
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2135   .text.Ft_Gpu_CoCmd_Sync:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2142   .text.Ft_Gpu_CoCmd_Sync:0000000000000000 Ft_Gpu_CoCmd_Sync
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2175   .text.Ft_Gpu_CoCmd_BitmapTransform:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2182   .text.Ft_Gpu_CoCmd_BitmapTransform:0000000000000000 Ft_Gpu_CoCmd_BitmapTransform
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2288   .text.Ft_Gpu_CoCmd_Calibrate:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2295   .text.Ft_Gpu_CoCmd_Calibrate:0000000000000000 Ft_Gpu_CoCmd_Calibrate
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2341   .text.Ft_Gpu_CoCmd_SetFont:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2348   .text.Ft_Gpu_CoCmd_SetFont:0000000000000000 Ft_Gpu_CoCmd_SetFont
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2396   .text.Ft_Gpu_CoCmd_Logo:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2403   .text.Ft_Gpu_CoCmd_Logo:0000000000000000 Ft_Gpu_CoCmd_Logo
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2436   .text.Ft_Gpu_CoCmd_Append:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2443   .text.Ft_Gpu_CoCmd_Append:0000000000000000 Ft_Gpu_CoCmd_Append
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2491   .text.Ft_Gpu_CoCmd_MemZero:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2498   .text.Ft_Gpu_CoCmd_MemZero:0000000000000000 Ft_Gpu_CoCmd_MemZero
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2546   .text.Ft_Gpu_CoCmd_Scale:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2553   .text.Ft_Gpu_CoCmd_Scale:0000000000000000 Ft_Gpu_CoCmd_Scale
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2601   .text.Ft_Gpu_CoCmd_Clock:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2608   .text.Ft_Gpu_CoCmd_Clock:0000000000000000 Ft_Gpu_CoCmd_Clock
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2676   .text.Ft_Gpu_CoCmd_Gradient:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2683   .text.Ft_Gpu_CoCmd_Gradient:0000000000000000 Ft_Gpu_CoCmd_Gradient
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2747   .text.Ft_Gpu_CoCmd_SetMatrix:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2754   .text.Ft_Gpu_CoCmd_SetMatrix:0000000000000000 Ft_Gpu_CoCmd_SetMatrix
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2787   .text.Ft_Gpu_CoCmd_Track:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2794   .text.Ft_Gpu_CoCmd_Track:0000000000000000 Ft_Gpu_CoCmd_Track
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2853   .text.Ft_Gpu_CoCmd_Int_RAMShared:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2860   .text.Ft_Gpu_CoCmd_Int_RAMShared:0000000000000000 Ft_Gpu_CoCmd_Int_RAMShared
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2902   .text.Ft_Gpu_CoCmd_Int_SWLoadImage:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2909   .text.Ft_Gpu_CoCmd_Int_SWLoadImage:0000000000000000 Ft_Gpu_CoCmd_Int_SWLoadImage
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2957   .text.Ft_Gpu_CoCmd_GetPtr:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:2964   .text.Ft_Gpu_CoCmd_GetPtr:0000000000000000 Ft_Gpu_CoCmd_GetPtr
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3006   .text.Ft_Gpu_CoCmd_Progress:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3013   .text.Ft_Gpu_CoCmd_Progress:0000000000000000 Ft_Gpu_CoCmd_Progress
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3079   .text.Ft_Gpu_CoCmd_ColdStart:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3086   .text.Ft_Gpu_CoCmd_ColdStart:0000000000000000 Ft_Gpu_CoCmd_ColdStart
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3119   .text.Ft_Gpu_CoCmd_MediaFifo:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3126   .text.Ft_Gpu_CoCmd_MediaFifo:0000000000000000 Ft_Gpu_CoCmd_MediaFifo
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3174   .text.Ft_Gpu_CoCmd_Keys:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3181   .text.Ft_Gpu_CoCmd_Keys:0000000000000000 Ft_Gpu_CoCmd_Keys
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s 			page 88


/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3259   .text.Ft_Gpu_CoCmd_Dial:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3266   .text.Ft_Gpu_CoCmd_Dial:0000000000000000 Ft_Gpu_CoCmd_Dial
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3325   .text.Ft_Gpu_CoCmd_Snapshot2:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3332   .text.Ft_Gpu_CoCmd_Snapshot2:0000000000000000 Ft_Gpu_CoCmd_Snapshot2
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3397   .text.Ft_Gpu_CoCmd_LoadImage:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3404   .text.Ft_Gpu_CoCmd_LoadImage:0000000000000000 Ft_Gpu_CoCmd_LoadImage
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3452   .text.Ft_Gpu_CoCmd_SetFont2:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3459   .text.Ft_Gpu_CoCmd_SetFont2:0000000000000000 Ft_Gpu_CoCmd_SetFont2
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3515   .text.Ft_Gpu_CoCmd_SetRotate:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3522   .text.Ft_Gpu_CoCmd_SetRotate:0000000000000000 Ft_Gpu_CoCmd_SetRotate
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3564   .text.Ft_Gpu_CoCmd_Dlstart:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3571   .text.Ft_Gpu_CoCmd_Dlstart:0000000000000000 Ft_Gpu_CoCmd_Dlstart
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3604   .text.Ft_Gpu_CoCmd_Snapshot:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3611   .text.Ft_Gpu_CoCmd_Snapshot:0000000000000000 Ft_Gpu_CoCmd_Snapshot
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3653   .text.Ft_Gpu_CoCmd_ScreenSaver:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3660   .text.Ft_Gpu_CoCmd_ScreenSaver:0000000000000000 Ft_Gpu_CoCmd_ScreenSaver
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3693   .text.Ft_Gpu_CoCmd_MemCrc:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccsHc1Ip.s:3700   .text.Ft_Gpu_CoCmd_MemCrc:0000000000000000 Ft_Gpu_CoCmd_MemCrc

UNDEFINED SYMBOLS
Ft_Gpu_Hal_Transfer32
Ft_Gpu_Hal_TransferString
Ft_Gpu_Hal_CheckCmdBuffer
Ft_Gpu_Hal_StartCmdTransfer
Ft_Gpu_Hal_EndTransfer
Ft_Gpu_Hal_Updatecmdfifo
strlen
Ft_Gpu_Hal_WaitCmdfifo_empty
