# Cache-Controller-design
The goal of this project is to determine the best architecture for a cache controller that interfaces to a 16-bit microprocessor that is used for signal processing.
