// Generated by stratus_hls 19.10-p100  (91500.011111)
// Thu Dec 31 22:20:18 2020
// from fp_mul.cpp

`timescale 1ps / 1ps

      
module fp_mul(clk, rstn, src_valid, a_man, a_exp, a_sign, b_man, b_exp, b_sign, r_man, r_exp, r_sign, dst_valid);

      input clk;
      input rstn;
      input src_valid;
      input [22:0] a_man;
      input [7:0] a_exp;
      input a_sign;
      input [22:0] b_man;
      input [7:0] b_exp;
      input b_sign;
      output [22:0] r_man;
      reg [22:0] r_man;
      output [7:0] r_exp;
      reg [7:0] r_exp;
      output r_sign;
      reg r_sign;
      output dst_valid;
      reg dst_valid;
      wire[2:0] fp_mul_cynw_cm_float_mul_ieee_E8_M23_0_1_rm;
      wire[31:0] fp_mul_cynw_cm_float_mul_ieee_E8_M23_0_1_x;

         // rtl_instance:fp_mul/fp_mul_cynw_cm_float_mul_ieee_E8_M23_0_1
         // Resource=fp_mul_cynw_cm_float_mul_ieee_E8_M23_0, Function=unset : Inputs=1,8,23,1,8,23,3 Outputs=32
         // Implements 1 operation(s)
         // at: cynw_cm_float_base.h:98:9
         fp_mul_cynw_cm_float_mul_ieee_E8_M23_0 fp_mul_cynw_cm_float_mul_ieee_E8_M23_0_1(
                                                  .a_sign( a_sign ),
                                                  .a_exp( a_exp ),
                                                  .a_man( a_man ),
                                                  .b_sign( b_sign ),
                                                  .b_exp( b_exp ),
                                                  .b_man( b_man ),
                                                  .rm( fp_mul_cynw_cm_float_mul_ieee_E8_M23_0_1_rm ),
                                                  .x( fp_mul_cynw_cm_float_mul_ieee_E8_M23_0_1_x )
                                                );

         // rtl_process:fp_mul/drive_dst_valid
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_dst_valid
         // at: fp_mul.h:73:7
         // at: fp_mul.h:75:7
         always @(posedge clk or negedge rstn)
          begin :drive_dst_valid
            if (rstn == 1'b0) begin
               // op:_dst_valid/OP0
               dst_valid <= 1'd0;
            end
            else begin
               // op:_dst_valid/OP2
               dst_valid <= src_valid;
            end
         end

         // rtl_process:fp_mul/drive_r_sign
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_r_sign
         // at: cynw_cm_float_int.h:409:14
         always @(posedge clk or negedge rstn)
          begin :drive_r_sign
            if (rstn == 1'b0) begin
               // op:_float_mul/OP3
               r_sign <= 1'b0;
            end
            else begin
               // op:_float_mul/OP15
               r_sign <= fp_mul_cynw_cm_float_mul_ieee_E8_M23_0_1_x[31];
            end
         end

         // rtl_process:fp_mul/drive_r_exp
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_r_exp
         // at: cynw_cm_float_int.h:408:14
         always @(posedge clk or negedge rstn)
          begin :drive_r_exp
            if (rstn == 1'b0) begin
               // op:_float_mul/OP4
               r_exp <= 8'd000;
            end
            else begin
               // op:_float_mul/OP14
               r_exp <= fp_mul_cynw_cm_float_mul_ieee_E8_M23_0_1_x[30:23];
            end
         end

         // rtl_process:fp_mul/drive_r_man
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_r_man
         // at: cynw_cm_float_int.h:407:14
         always @(posedge clk or negedge rstn)
          begin :drive_r_man
            if (rstn == 1'b0) begin
               // op:_float_mul/OP5
               r_man <= 23'd0000000;
            end
            else begin
               // op:_float_mul/OP13
               r_man <= fp_mul_cynw_cm_float_mul_ieee_E8_M23_0_1_x[22:0];
            end
         end

         // rtl_process:fp_mul/drive_fp_mul_cynw_cm_float_mul_ieee_E8_M23_0_1_rm
         // Sharing or Control mux
         // Sharing/Controlling 1 operation(s) on drive_fp_mul_cynw_cm_float_mul_ieee_E8_M23_0_1_rm
         // at: fp_mul.h:52:12
         assign fp_mul_cynw_cm_float_mul_ieee_E8_M23_0_1_rm = 3'd0;


endmodule


