Simulator report for trig
Wed Nov 21 23:21:51 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 180 nodes    ;
; Simulation Coverage         ;      96.66 % ;
; Total Number of Transitions ; 42881        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
; Device                      ; EP1C20F400I7 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      96.66 % ;
; Total nodes checked                                 ; 180          ;
; Total output ports checked                          ; 299          ;
; Total output ports with complete 1/0-value coverage ; 289          ;
; Total output ports with no 1/0-value coverage       ; 10           ;
; Total output ports with no 1-value coverage         ; 10           ;
; Total output ports with no 0-value coverage         ; 10           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                  ;
+-----------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                        ; Output Port Type ;
+-----------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; |trig|data_out[0]~reg0                                          ; |trig|data_out[0]~reg0                                                  ; regout           ;
; |trig|data_out[0]~reg0                                          ; |trig|data_out[0]~1                                                     ; cout0            ;
; |trig|data_out[0]~reg0                                          ; |trig|data_out[0]~1COUT1_46                                             ; cout1            ;
; |trig|data_out[1]~reg0                                          ; |trig|data_out[1]~reg0                                                  ; regout           ;
; |trig|data_out[1]~reg0                                          ; |trig|data_out[1]~3                                                     ; cout0            ;
; |trig|data_out[1]~reg0                                          ; |trig|data_out[1]~3COUT1_48                                             ; cout1            ;
; |trig|data_out[2]~reg0                                          ; |trig|data_out[2]~reg0                                                  ; regout           ;
; |trig|data_out[2]~reg0                                          ; |trig|data_out[2]~5                                                     ; cout             ;
; |trig|data_out[3]~reg0                                          ; |trig|data_out[3]~reg0                                                  ; regout           ;
; |trig|data_out[3]~reg0                                          ; |trig|data_out[3]~7                                                     ; cout0            ;
; |trig|data_out[3]~reg0                                          ; |trig|data_out[3]~7COUT1_50                                             ; cout1            ;
; |trig|data_out[4]~reg0                                          ; |trig|data_out[4]~reg0                                                  ; regout           ;
; |trig|data_out[4]~reg0                                          ; |trig|data_out[4]~9                                                     ; cout0            ;
; |trig|data_out[4]~reg0                                          ; |trig|data_out[4]~9COUT1_52                                             ; cout1            ;
; |trig|data_out[5]~reg0                                          ; |trig|data_out[5]~reg0                                                  ; regout           ;
; |trig|data_out[5]~reg0                                          ; |trig|data_out[5]~11                                                    ; cout0            ;
; |trig|data_out[5]~reg0                                          ; |trig|data_out[5]~11COUT1_54                                            ; cout1            ;
; |trig|data_out[6]~reg0                                          ; |trig|data_out[6]~reg0                                                  ; regout           ;
; |trig|data_out[6]~reg0                                          ; |trig|data_out[6]~13                                                    ; cout0            ;
; |trig|data_out[6]~reg0                                          ; |trig|data_out[6]~13COUT1_56                                            ; cout1            ;
; |trig|data_out[7]~reg0                                          ; |trig|data_out[7]~reg0                                                  ; regout           ;
; |trig|data_out[7]~reg0                                          ; |trig|data_out[7]~15                                                    ; cout             ;
; |trig|data_out[8]~reg0                                          ; |trig|data_out[8]~reg0                                                  ; regout           ;
; |trig|data_out[8]~reg0                                          ; |trig|data_out[8]~17                                                    ; cout0            ;
; |trig|data_out[9]~reg0                                          ; |trig|data_out[9]~reg0                                                  ; regout           ;
; |trig|data_out[9]~reg0                                          ; |trig|data_out[9]~19                                                    ; cout0            ;
; |trig|data_out[10]~reg0                                         ; |trig|data_out[10]~reg0                                                 ; regout           ;
; |trig|data_out[10]~reg0                                         ; |trig|data_out[10]~21                                                   ; cout0            ;
; |trig|data_out[11]~reg0                                         ; |trig|data_out[11]~reg0                                                 ; regout           ;
; |trig|data_out[11]~reg0                                         ; |trig|data_out[11]~23                                                   ; cout0            ;
; |trig|data_out[12]~reg0                                         ; |trig|data_out[12]~reg0                                                 ; regout           ;
; |trig|data_out[12]~reg0                                         ; |trig|data_out[12]~25                                                   ; cout             ;
; |trig|data_out[13]~reg0                                         ; |trig|data_out[13]~reg0                                                 ; regout           ;
; |trig|data_out[13]~reg0                                         ; |trig|data_out[13]~27COUT1_66                                           ; cout1            ;
; |trig|data_out[14]~reg0                                         ; |trig|data_out[14]~reg0                                                 ; regout           ;
; |trig|data_out[14]~reg0                                         ; |trig|data_out[14]~29COUT1_68                                           ; cout1            ;
; |trig|data_out[15]~reg0                                         ; |trig|data_out[15]~reg0                                                 ; regout           ;
; |trig|data_mult[0]                                              ; |trig|data_mult[0]                                                      ; regout           ;
; |trig|data_mult[0]                                              ; |trig|data_mult[0]~1                                                    ; cout0            ;
; |trig|data_mult[0]                                              ; |trig|data_mult[0]~1COUT1_46                                            ; cout1            ;
; |trig|data_mult[1]                                              ; |trig|data_mult[1]                                                      ; regout           ;
; |trig|data_mult[1]                                              ; |trig|data_mult[1]~3                                                    ; cout0            ;
; |trig|data_mult[1]                                              ; |trig|data_mult[1]~3COUT1_48                                            ; cout1            ;
; |trig|data_mult[2]                                              ; |trig|data_mult[2]                                                      ; regout           ;
; |trig|data_mult[2]                                              ; |trig|data_mult[2]~5                                                    ; cout             ;
; |trig|data_mult[3]                                              ; |trig|data_mult[3]                                                      ; regout           ;
; |trig|data_mult[3]                                              ; |trig|data_mult[3]~7                                                    ; cout0            ;
; |trig|data_mult[3]                                              ; |trig|data_mult[3]~7COUT1_50                                            ; cout1            ;
; |trig|data_mult[4]                                              ; |trig|data_mult[4]                                                      ; regout           ;
; |trig|data_mult[4]                                              ; |trig|data_mult[4]~9                                                    ; cout0            ;
; |trig|data_mult[4]                                              ; |trig|data_mult[4]~9COUT1_52                                            ; cout1            ;
; |trig|data_mult[5]                                              ; |trig|data_mult[5]                                                      ; regout           ;
; |trig|data_mult[5]                                              ; |trig|data_mult[5]~11                                                   ; cout0            ;
; |trig|data_mult[5]                                              ; |trig|data_mult[5]~11COUT1_54                                           ; cout1            ;
; |trig|data_mult[6]                                              ; |trig|data_mult[6]                                                      ; regout           ;
; |trig|data_mult[6]                                              ; |trig|data_mult[6]~13                                                   ; cout0            ;
; |trig|data_mult[6]                                              ; |trig|data_mult[6]~13COUT1_56                                           ; cout1            ;
; |trig|data_mult[7]                                              ; |trig|data_mult[7]                                                      ; regout           ;
; |trig|data_mult[7]                                              ; |trig|data_mult[7]~15                                                   ; cout             ;
; |trig|data_mult[8]                                              ; |trig|data_mult[8]                                                      ; regout           ;
; |trig|data_mult[8]                                              ; |trig|data_mult[8]~17                                                   ; cout0            ;
; |trig|data_mult[8]                                              ; |trig|data_mult[8]~17COUT1_58                                           ; cout1            ;
; |trig|data_mult[9]                                              ; |trig|data_mult[9]                                                      ; regout           ;
; |trig|data_mult[9]                                              ; |trig|data_mult[9]~19                                                   ; cout0            ;
; |trig|data_mult[9]                                              ; |trig|data_mult[9]~19COUT1_60                                           ; cout1            ;
; |trig|data_mult[10]                                             ; |trig|data_mult[10]                                                     ; regout           ;
; |trig|data_mult[10]                                             ; |trig|data_mult[10]~21                                                  ; cout0            ;
; |trig|data_mult[10]                                             ; |trig|data_mult[10]~21COUT1_62                                          ; cout1            ;
; |trig|data_mult[11]                                             ; |trig|data_mult[11]                                                     ; regout           ;
; |trig|data_mult[11]                                             ; |trig|data_mult[11]~23                                                  ; cout0            ;
; |trig|data_mult[11]                                             ; |trig|data_mult[11]~23COUT1_64                                          ; cout1            ;
; |trig|data_mult[12]                                             ; |trig|data_mult[12]                                                     ; regout           ;
; |trig|data_mult[12]                                             ; |trig|data_mult[12]~25                                                  ; cout             ;
; |trig|data_mult[13]                                             ; |trig|data_mult[13]                                                     ; regout           ;
; |trig|data_mult[13]                                             ; |trig|data_mult[13]~27                                                  ; cout0            ;
; |trig|data_mult[13]                                             ; |trig|data_mult[13]~27COUT1_66                                          ; cout1            ;
; |trig|data_mult[14]                                             ; |trig|data_mult[14]                                                     ; regout           ;
; |trig|data_mult[14]                                             ; |trig|data_mult[14]~29                                                  ; cout0            ;
; |trig|data_mult[14]                                             ; |trig|data_mult[14]~29COUT1_68                                          ; cout1            ;
; |trig|data_mult[15]                                             ; |trig|data_mult[15]                                                     ; regout           ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~0             ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~0                     ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~0             ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~2                     ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~0             ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~2COUT1_82             ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~5             ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~5                     ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~5             ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~7                     ; cout             ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~10            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~10                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~10            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~12                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~10            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~12COUT1_84            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~0             ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~0                     ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~0             ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~2                     ; cout             ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~15            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~15                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~15            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~17                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~15            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~17COUT1_86            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~5             ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~5                     ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~5             ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~7COUT1_70             ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~20            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~20                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~20            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~22                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~20            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~22COUT1_88            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~10            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~10                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~10            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~12                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~10            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~12COUT1_72            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~25            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~25                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~25            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~27                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~25            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~27COUT1_90            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~15            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~15                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~15            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~17                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~15            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~17COUT1_74            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~30            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~30                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~30            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~32                    ; cout             ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~20            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~20                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~20            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~22                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~20            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~22COUT1_76            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~35            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~35                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~35            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~37                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~35            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~37COUT1_92            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~25            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~25                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~25            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~27                    ; cout             ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~40            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~40                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~40            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~42                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~40            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~42COUT1_94            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~30            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~30                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~30            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~32                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~30            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~32COUT1_78            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~45            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~45                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~45            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~47                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~45            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~47COUT1_96            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~35            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~35                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~35            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~37                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~35            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~37COUT1_80            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~50            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~50                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~50            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~52                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~50            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~52COUT1_98            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~40            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~40                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~40            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~42                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~40            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~42COUT1_82            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~55            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~55                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~55            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~57                    ; cout             ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~45            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~45                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~45            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~47                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~45            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~47COUT1_84            ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~60            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~60                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~60            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~62                    ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~60            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~62COUT1_100           ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~50            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~50                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~50            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~52                    ; cout             ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~65            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_1~65                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~55            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~55                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[0]~0  ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[0]~0          ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[0]~0  ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[0]~2          ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[0]~0  ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[0]~2COUT1_42  ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[1]~5  ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[1]~5          ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[1]~5  ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[1]~7          ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[1]~5  ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[1]~7COUT1_44  ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[2]~10 ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[2]~10         ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[2]~10 ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[2]~12         ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[2]~10 ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[2]~12COUT1_46 ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[3]~15 ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[3]~15         ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[3]~15 ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[3]~17         ; cout             ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[4]~20 ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[4]~20         ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[4]~20 ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[4]~22         ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[4]~20 ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[4]~22COUT1_48 ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[5]~25 ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[5]~25         ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[5]~25 ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[5]~27         ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[5]~25 ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[5]~27COUT1_50 ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[6]~30 ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|add20_result[6]~30         ; combout          ;
; |trig|data_summ[0]                                              ; |trig|data_summ[0]                                                      ; regout           ;
; |trig|data_summ[1]                                              ; |trig|data_summ[1]                                                      ; regout           ;
; |trig|data_summ[2]                                              ; |trig|data_summ[2]                                                      ; regout           ;
; |trig|data_summ[3]                                              ; |trig|data_summ[3]                                                      ; regout           ;
; |trig|data_summ[4]                                              ; |trig|data_summ[4]                                                      ; regout           ;
; |trig|data_summ[5]                                              ; |trig|data_summ[5]                                                      ; regout           ;
; |trig|data_summ[6]                                              ; |trig|data_summ[6]                                                      ; regout           ;
; |trig|data_summ[7]                                              ; |trig|data_summ[7]                                                      ; regout           ;
; |trig|data_promm[0]                                             ; |trig|data_promm[0]                                                     ; regout           ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[0]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[0]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[0]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[0]~COUT               ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[0]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[0]~COUTCOUT1_13       ; cout1            ;
; |trig|data_promm[1]                                             ; |trig|data_promm[1]                                                     ; regout           ;
; |trig|data_promm[2]                                             ; |trig|data_promm[2]                                                     ; regout           ;
; |trig|data_promm[3]                                             ; |trig|data_promm[3]                                                     ; regout           ;
; |trig|data_promm[4]                                             ; |trig|data_promm[4]                                                     ; regout           ;
; |trig|data_promm[5]                                             ; |trig|data_promm[5]                                                     ; regout           ;
; |trig|data_promm[6]                                             ; |trig|data_promm[6]                                                     ; regout           ;
; |trig|data_promm[7]                                             ; |trig|data_promm[7]                                                     ; regout           ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[0]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[0]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[0]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[0]~COUT               ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[0]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[0]~COUTCOUT1_13       ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[0]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[0]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[1]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[1]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[1]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[1]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[1]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[1]~COUT               ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[1]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[1]~COUTCOUT1_15       ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[1]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[1]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[1]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[1]~COUT               ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[1]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[1]~COUTCOUT1_15       ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[0]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[0]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[1]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[1]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[2]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[2]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[2]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[2]~COUT               ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[2]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[2]~COUTCOUT1_17       ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[2]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[2]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[3]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[3]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[2]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[2]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[2]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[2]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[2]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[2]~COUT               ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[2]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[2]~COUTCOUT1_17       ; cout1            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[0]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[0]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[4]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[4]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[3]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[3]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[1]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[1]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[5]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[5]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[2]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[2]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[3]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs2a[3]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[0]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[0]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[6]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[6]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[4]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[4]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[0]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[0]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[3]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[3]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[3]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|cs1a[3]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[1]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[1]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[1]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[1]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[4]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[4]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[2]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[2]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[2]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[2]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[3]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[3]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[3]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[3]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[4]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[4]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[4]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[4]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[5]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[5]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[5]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[5]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[8]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[8]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[6]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[6]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[7]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[7]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[6]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[6]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[8]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[8]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[7]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[7]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[7]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[7]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[5]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[5]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[8]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[8]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[6]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[6]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[7]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[7]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[5]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[5]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[8]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[8]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[6]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[6]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[7]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[7]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[9]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le3a[9]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[9]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le5a[9]                    ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[9]            ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le4a[9]                    ; combout          ;
; |trig|data_out[0]                                               ; |trig|data_out[0]                                                       ; padio            ;
; |trig|data_out[1]                                               ; |trig|data_out[1]                                                       ; padio            ;
; |trig|data_out[2]                                               ; |trig|data_out[2]                                                       ; padio            ;
; |trig|data_out[3]                                               ; |trig|data_out[3]                                                       ; padio            ;
; |trig|data_out[4]                                               ; |trig|data_out[4]                                                       ; padio            ;
; |trig|data_out[5]                                               ; |trig|data_out[5]                                                       ; padio            ;
; |trig|data_out[6]                                               ; |trig|data_out[6]                                                       ; padio            ;
; |trig|data_out[7]                                               ; |trig|data_out[7]                                                       ; padio            ;
; |trig|data_out[8]                                               ; |trig|data_out[8]                                                       ; padio            ;
; |trig|data_out[9]                                               ; |trig|data_out[9]                                                       ; padio            ;
; |trig|data_out[10]                                              ; |trig|data_out[10]                                                      ; padio            ;
; |trig|data_out[11]                                              ; |trig|data_out[11]                                                      ; padio            ;
; |trig|data_out[12]                                              ; |trig|data_out[12]                                                      ; padio            ;
; |trig|data_out[13]                                              ; |trig|data_out[13]                                                      ; padio            ;
; |trig|data_out[14]                                              ; |trig|data_out[14]                                                      ; padio            ;
; |trig|data_out[15]                                              ; |trig|data_out[15]                                                      ; padio            ;
; |trig|clc                                                       ; |trig|clc~corein                                                        ; combout          ;
; |trig|C[0]                                                      ; |trig|C[0]~corein                                                       ; combout          ;
; |trig|A[0]                                                      ; |trig|A[0]~corein                                                       ; combout          ;
; |trig|B[1]                                                      ; |trig|B[1]~corein                                                       ; combout          ;
; |trig|C[1]                                                      ; |trig|C[1]~corein                                                       ; combout          ;
; |trig|A[1]                                                      ; |trig|A[1]~corein                                                       ; combout          ;
; |trig|C[2]                                                      ; |trig|C[2]~corein                                                       ; combout          ;
; |trig|C[3]                                                      ; |trig|C[3]~corein                                                       ; combout          ;
; |trig|C[4]                                                      ; |trig|C[4]~corein                                                       ; combout          ;
; |trig|C[5]                                                      ; |trig|C[5]~corein                                                       ; combout          ;
; |trig|C[6]                                                      ; |trig|C[6]~corein                                                       ; combout          ;
; |trig|C[7]                                                      ; |trig|C[7]~corein                                                       ; combout          ;
; |trig|B[0]                                                      ; |trig|B[0]~corein                                                       ; combout          ;
; |trig|B[3]                                                      ; |trig|B[3]~corein                                                       ; combout          ;
; |trig|B[2]                                                      ; |trig|B[2]~corein                                                       ; combout          ;
; |trig|A[2]                                                      ; |trig|A[2]~corein                                                       ; combout          ;
; |trig|A[3]                                                      ; |trig|A[3]~corein                                                       ; combout          ;
; |trig|A[4]                                                      ; |trig|A[4]~corein                                                       ; combout          ;
; |trig|B[5]                                                      ; |trig|B[5]~corein                                                       ; combout          ;
; |trig|B[4]                                                      ; |trig|B[4]~corein                                                       ; combout          ;
; |trig|A[5]                                                      ; |trig|A[5]~corein                                                       ; combout          ;
; |trig|A[6]                                                      ; |trig|A[6]~corein                                                       ; combout          ;
; |trig|B[7]                                                      ; |trig|B[7]~corein                                                       ; combout          ;
; |trig|A[7]                                                      ; |trig|A[7]~corein                                                       ; combout          ;
; |trig|B[6]                                                      ; |trig|B[6]~corein                                                       ; combout          ;
+-----------------------------------------------------------------+-------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+------------------+
; Node Name                                            ; Output Port Name                                     ; Output Port Type ;
+------------------------------------------------------+------------------------------------------------------+------------------+
; |trig|data_out[8]~reg0                               ; |trig|data_out[8]~17COUT1_58                         ; cout1            ;
; |trig|data_out[9]~reg0                               ; |trig|data_out[9]~19COUT1_60                         ; cout1            ;
; |trig|data_out[10]~reg0                              ; |trig|data_out[10]~21COUT1_62                        ; cout1            ;
; |trig|data_out[11]~reg0                              ; |trig|data_out[11]~23COUT1_64                        ; cout1            ;
; |trig|data_out[13]~reg0                              ; |trig|data_out[13]~27                                ; cout0            ;
; |trig|data_out[14]~reg0                              ; |trig|data_out[14]~29                                ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~5  ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~7  ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[9] ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[9] ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[8] ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[8] ; combout          ;
; |trig|rst                                            ; |trig|rst~corein                                     ; combout          ;
+------------------------------------------------------+------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+------------------+
; Node Name                                            ; Output Port Name                                     ; Output Port Type ;
+------------------------------------------------------+------------------------------------------------------+------------------+
; |trig|data_out[8]~reg0                               ; |trig|data_out[8]~17COUT1_58                         ; cout1            ;
; |trig|data_out[9]~reg0                               ; |trig|data_out[9]~19COUT1_60                         ; cout1            ;
; |trig|data_out[10]~reg0                              ; |trig|data_out[10]~21COUT1_62                        ; cout1            ;
; |trig|data_out[11]~reg0                              ; |trig|data_out[11]~23COUT1_64                        ; cout1            ;
; |trig|data_out[13]~reg0                              ; |trig|data_out[13]~27                                ; cout0            ;
; |trig|data_out[14]~reg0                              ; |trig|data_out[14]~29                                ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~5  ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|op_2~7  ; cout0            ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[9] ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le6a[9] ; combout          ;
; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[8] ; |trig|lpm_mult:Mult0|mult_6us:auto_generated|le7a[8] ; combout          ;
; |trig|rst                                            ; |trig|rst~corein                                     ; combout          ;
+------------------------------------------------------+------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Nov 21 23:21:48 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off trig -c trig
Info: Using vector source file "C:/Users//Desktop/PA/trig.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "data_summ[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_summ[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_summ[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_summ[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_summ[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_summ[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_summ[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_summ[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_promm[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_promm[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_promm[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_promm[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_promm[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_promm[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_promm[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "data_promm[8]" in design.
Warning: Can't find signal in vector source file for input pin "|trig|rst"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      96.66 %
Info: Number of transitions in simulation is 42881
Info: Quartus II Simulator was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Wed Nov 21 23:21:51 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


