// Seed: 1737696826
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wor id_4,
    output tri0 id_5,
    output uwire id_6,
    output wand id_7,
    input wire id_8
);
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wire id_5,
    input tri id_6,
    input wor id_7,
    output tri1 id_8,
    output tri0 id_9,
    output tri id_10,
    output tri id_11,
    input wand id_12,
    output tri id_13,
    input tri0 id_14,
    input wire id_15,
    input wor id_16,
    input wor id_17
);
  assign id_11 = 1;
  wire id_19;
  assign id_13 = id_6;
  assign id_9  = id_1;
  supply0 id_20 = 1;
  supply0 id_21;
  assign id_13 = 1;
  wire id_22;
  supply1 id_23;
  module_0(
      id_0, id_6, id_3, id_6, id_11, id_11, id_13, id_2, id_6
  );
  always @(id_3) id_21 = 1 == id_23#(.id_15(1));
  assign id_21 = 1'b0;
endmodule
