{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695933404220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695933404220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 17:36:44 2023 " "Processing started: Thu Sep 28 17:36:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695933404220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933404220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933404220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695933404759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695933404759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_gate " "Found entity 1: tff_gate" {  } { { "tff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tff_gate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablememory7by5.v 1 1 " "Found 1 design units, including 1 entities, in source file tablememory7by5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tablememory7by5 " "Found entity 1: tablememory7by5" {  } { { "tablememory7by5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srlt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlt_gate " "Found entity 1: srlt_gate" {  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srff_gate " "Found entity 1: srff_gate" {  } { { "srff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srff_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shipgunner.v 1 1 " "Found 1 design units, including 1 entities, in source file shipgunner.v" { { "Info" "ISGN_ENTITY_NAME" "1 shipgunner " "Found entity 1: shipgunner" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to5.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to5 " "Found entity 1: multiplex35to5" {  } { { "multiplex35to5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to1 " "Found entity 1: multiplex35to1" {  } { { "multiplex35to1.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex1to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex1to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex1to35 " "Found entity 1: multiplex1to35" {  } { { "multiplex1to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex1to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409717 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mainmodule.v(430) " "Verilog HDL Module Instantiation warning at mainmodule.v(430): ignored dangling comma in List of Port Connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 430 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695933409718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainmodule " "Found entity 1: mainmodule" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower20clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower20clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower20clockdivider " "Found entity 1: binpower20clockdivider" {  } { { "binpower20clockdivider.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower20clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcount.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcount " "Found entity 1: bin3bcount" {  } { { "bin3bcount.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/bin3bcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodermode.v 1 1 " "Found 1 design units, including 1 entities, in source file decodermode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodermode " "Found entity 1: decodermode" {  } { { "decodermode.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodermode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodercolumn.v 1 1 " "Found 1 design units, including 1 entities, in source file decodercolumn.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodercolumn " "Found entity 1: decodercolumn" {  } { { "decodercolumn.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodercolumn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409720 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"not\";  expecting an identifier (\"not\" is a reserved keyword ) decoderline.v(18) " "Verilog HDL syntax error at decoderline.v(18) near text: \"not\";  expecting an identifier (\"not\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoderline.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decoderline.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1695933409720 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoderline decoderline.v(1) " "Ignored design unit \"decoderline\" at decoderline.v(1) due to previous errors" {  } { { "decoderline.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decoderline.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1695933409720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderline.v 0 0 " "Found 0 design units, including 0 entities, in source file decoderline.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409720 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695933410631 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 28 17:36:50 2023 " "Processing ended: Thu Sep 28 17:36:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695933410631 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695933410631 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695933410631 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933410631 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933411332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695933404220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695933404220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 17:36:44 2023 " "Processing started: Thu Sep 28 17:36:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695933404220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933404220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933404220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695933404759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695933404759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_gate " "Found entity 1: tff_gate" {  } { { "tff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tff_gate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablememory7by5.v 1 1 " "Found 1 design units, including 1 entities, in source file tablememory7by5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tablememory7by5 " "Found entity 1: tablememory7by5" {  } { { "tablememory7by5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srlt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlt_gate " "Found entity 1: srlt_gate" {  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srff_gate " "Found entity 1: srff_gate" {  } { { "srff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srff_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shipgunner.v 1 1 " "Found 1 design units, including 1 entities, in source file shipgunner.v" { { "Info" "ISGN_ENTITY_NAME" "1 shipgunner " "Found entity 1: shipgunner" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to5.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to5 " "Found entity 1: multiplex35to5" {  } { { "multiplex35to5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to1 " "Found entity 1: multiplex35to1" {  } { { "multiplex35to1.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex1to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex1to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex1to35 " "Found entity 1: multiplex1to35" {  } { { "multiplex1to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex1to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409717 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mainmodule.v(430) " "Verilog HDL Module Instantiation warning at mainmodule.v(430): ignored dangling comma in List of Port Connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 430 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695933409718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainmodule " "Found entity 1: mainmodule" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower20clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower20clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower20clockdivider " "Found entity 1: binpower20clockdivider" {  } { { "binpower20clockdivider.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower20clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcount.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcount " "Found entity 1: bin3bcount" {  } { { "bin3bcount.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/bin3bcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodermode.v 1 1 " "Found 1 design units, including 1 entities, in source file decodermode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodermode " "Found entity 1: decodermode" {  } { { "decodermode.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodermode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodercolumn.v 1 1 " "Found 1 design units, including 1 entities, in source file decodercolumn.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodercolumn " "Found entity 1: decodercolumn" {  } { { "decodercolumn.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodercolumn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695933409720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409720 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"not\";  expecting an identifier (\"not\" is a reserved keyword ) decoderline.v(18) " "Verilog HDL syntax error at decoderline.v(18) near text: \"not\";  expecting an identifier (\"not\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoderline.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decoderline.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1695933409720 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoderline decoderline.v(1) " "Ignored design unit \"decoderline\" at decoderline.v(1) due to previous errors" {  } { { "decoderline.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decoderline.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1695933409720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderline.v 0 0 " "Found 0 design units, including 0 entities, in source file decoderline.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933409720 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695933410631 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 28 17:36:50 2023 " "Processing ended: Thu Sep 28 17:36:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695933410631 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695933410631 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695933410631 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695933410631 ""}
