From beac68c853a22435bf2906a93b925031bb486111 Mon Sep 17 00:00:00 2001
From: beviu <contact@beviu.com>
Date: Fri, 16 Jan 2026 13:53:53 +0100
Subject: [PATCH 15/19] arch-x86: Add TESTUF instruction

---
 src/arch/x86/isa/decoder/two_byte_opcodes.isa         |  1 +
 .../insts/general_purpose/compare_and_test/test.py    | 11 +++++++++++
 2 files changed, 12 insertions(+)

diff --git a/src/arch/x86/isa/decoder/two_byte_opcodes.isa b/src/arch/x86/isa/decoder/two_byte_opcodes.isa
index c50d816a31..0cac00a6bd 100644
--- a/src/arch/x86/isa/decoder/two_byte_opcodes.isa
+++ b/src/arch/x86/isa/decoder/two_byte_opcodes.isa
@@ -137,6 +137,7 @@
                     0x3: decode MODRM_RM {
                         0x0: BasicOperate::SERIALIZE({{/*Nothing*/}},
                                                          IsSerializeAfter);
+                        0x1: Inst::TESTUF();
                         0x4: Inst::UIRET();
                         0x5: Inst::TESTUI();
                         0x6: Inst::CLUI();
diff --git a/src/arch/x86/isa/insts/general_purpose/compare_and_test/test.py b/src/arch/x86/isa/insts/general_purpose/compare_and_test/test.py
index db776ec3d8..0f5ea27a0a 100644
--- a/src/arch/x86/isa/insts/general_purpose/compare_and_test/test.py
+++ b/src/arch/x86/isa/insts/general_purpose/compare_and_test/test.py
@@ -83,4 +83,15 @@ def macroop TESTUI
     or t1, t1, t2
     wruflags t1, t0, dataSize=8
 };
+
+def macroop TESTUF
+{
+    # ZF := AF := OF := PF := SF := 0;
+    # CF := UFF;
+    ruflags t1, dataSize=8
+    andi t1, t1, "~((uint64_t)(CFBit | ZFBit | AFBit | OFBit | PFBit | SFBit))", dataSize=8
+    rdval t2, ctrlRegIdx("misc_reg::Uff"), dataSize=8
+    or t1, t1, t2
+    wruflags t1, t0, dataSize=8
+};
 """
-- 
2.52.0

