
---------- Begin Simulation Statistics ----------
simSeconds                                   0.245393                       # Number of seconds simulated (Second)
simTicks                                 245392661250                       # Number of ticks simulated (Tick)
finalTick                                245392661250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1712.29                       # Real time elapsed on the host (Second)
hostTickRate                                143312964                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    7680000                       # Number of bytes of host memory used (Byte)
simInsts                                     90030046                       # Number of instructions simulated (Count)
simOps                                      167531660                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    52579                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      97841                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        981570646                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       359008612                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       76                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      359736033                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3078                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            191477022                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            476026                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  54                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           981293143                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.366594                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.315508                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 880775948     89.76%     89.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  27366419      2.79%     92.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  14580126      1.49%     94.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  11536718      1.18%     95.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  12198126      1.24%     96.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  14239806      1.45%     97.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   6821084      0.70%     98.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   2518158      0.26%     98.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  11256758      1.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             981293143                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   11950      0.05%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     74      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     30      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    17      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    1      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd           1124987      4.86%      4.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult           499990      2.16%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      7.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                2000773      8.65%     15.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               6000222     25.93%     41.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead          11500119     49.70%     91.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite          2000098      8.64%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     22020010      6.12%      6.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     126658965     35.21%     41.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          222      0.00%     41.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1765      0.00%     41.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     12005551      3.34%     44.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     44.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     44.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     44.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     44.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     44.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     44.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          410      0.00%     44.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        24074      0.01%     44.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     44.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1527      0.00%     44.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1721      0.00%     44.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     44.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     44.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          301      0.00%     44.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     44.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     44.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     44.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     15009289      4.17%     48.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     48.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp           26      0.00%     48.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      3013764      0.84%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv           17      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      8004746      2.23%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     51.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     11111775      3.09%     55.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     25046420      6.96%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     75833830     21.08%     83.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite     61001580     16.96%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      359736033                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.366490                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            23138261                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.064320                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1342967793                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               286324054                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       154802973                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 380938755                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                264161815                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        182093373                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   162822357                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    198031927                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         359715314                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      86939754                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     20719                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          172987084                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       14017099                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     86047330                       # Number of stores executed (Count)
system.cpu.numRate                           0.366469                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1270                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          277503                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    90030046                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     167531660                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              10.902701                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         10.902701                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.091720                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.091720                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  285266017                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  93763462                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                   152139699                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                  118086721                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    75954607                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   79888429                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 205033388                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       18                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       86144792                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      86051211                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1000917                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1001027                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                16056205                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          16004224                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              6167                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             12961849                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                12959361                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999808                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   16315                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 12                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7687                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               5332                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2355                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          413                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       159874426                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              22                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              5914                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    960239185                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.174469                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.000672                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       916697474     95.47%     95.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        13690383      1.43%     96.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         6349222      0.66%     97.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3556229      0.37%     97.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         5689319      0.59%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1706253      0.18%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          506324      0.05%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          204187      0.02%     98.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        11839794      1.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    960239185                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             90030046                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              167531660                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    58114080                       # Number of memory references committed (Count)
system.cpu.commit.loads                      36081797                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8976487                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                  100050253                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   121486761                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  6410                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         9512      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     71375824     42.60%     42.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          205      0.00%     42.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1619      0.00%     42.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     12002794      7.16%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          340      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        10487      0.01%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         1234      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1575      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           99      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     49.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     15004590      8.96%     58.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp           24      0.00%     58.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      3006898      1.79%     60.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     60.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      8002326      4.78%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1068675      0.64%     65.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3030615      1.81%     67.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     35013122     20.90%     88.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite     19001668     11.34%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    167531660                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      11839794                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       70946177                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          70946177                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      81437349                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         81437349                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     24209536                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        24209536                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     24718222                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       24718222                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 675477955749                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 675477955749                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 675477955749                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 675477955749                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     95155713                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      95155713                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    106155571                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    106155571                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.254420                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.254420                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.232849                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.232849                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 27901.317718                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 27901.317718                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 27327.125541                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 27327.125541                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     26264577                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1820712                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      14.425443                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      2500915                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           2500915                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     18831115                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      18831115                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     18831115                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     18831115                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      5378421                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      5378421                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      5878428                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      5878428                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 455271275499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 455271275499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 497326739749                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 497326739749                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.056522                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.056522                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.055376                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.055376                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 84647.757306                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 84647.757306                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 84601.995593                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 84601.995593                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                5877399                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     53289561                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        53289561                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     21833831                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      21833831                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 480146817500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 480146817500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     75123392                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     75123392                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.290640                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.290640                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 21990.956031                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 21990.956031                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     18831102                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     18831102                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      3002729                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      3002729                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 261128380750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 261128380750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.039971                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.039971                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 86963.685617                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 86963.685617                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data     10491172                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total      10491172                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data       508686                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total       508686                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data     10999858                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total     10999858                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.046245                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.046245                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data       500007                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total       500007                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data  42055464250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total  42055464250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 84109.750963                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 84109.750963                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     17656616                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       17656616                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      2375705                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      2375705                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 195331138249                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 195331138249                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     20032321                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     20032321                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.118594                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.118594                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 82220.283347                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 82220.283347                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           13                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           13                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      2375692                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      2375692                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 194142894749                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 194142894749                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.118593                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.118593                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 81720.565944                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 81720.565944                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.790704                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             87315778                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            5878423                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              14.853606                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              170250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.790704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999796                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999796                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          109                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          914                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          218189565                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         218189565                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 11691254                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             915761076                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  39144024                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              12688288                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                2008501                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11457218                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   736                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              381605404                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3549                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles           23599166                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      203369336                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    16056205                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           12981008                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     955680666                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 4018460                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  518                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3530                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  23510141                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4237                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          981293143                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.461819                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.747717                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                906114958     92.34%     92.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  5880179      0.60%     92.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  5286132      0.54%     93.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1953344      0.20%     93.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 12781198      1.30%     94.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2517764      0.26%     95.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2919979      0.30%     95.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1082726      0.11%     95.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 42756863      4.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            981293143                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.016358                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.207188                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       23507556                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          23507556                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      23507556                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         23507556                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2585                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2585                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2585                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2585                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    168824999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    168824999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    168824999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    168824999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     23510141                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      23510141                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     23510141                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     23510141                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000110                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000110                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000110                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000110                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 65309.477369                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65309.477369                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 65309.477369                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65309.477369                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          676                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      96.571429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1533                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1533                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          535                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           535                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          535                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          535                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2050                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2050                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2050                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2050                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    131886499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    131886499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    131886499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    131886499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 64334.877561                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 64334.877561                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 64334.877561                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 64334.877561                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1533                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     23507556                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        23507556                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2585                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2585                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    168824999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    168824999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     23510141                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     23510141                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000110                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000110                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 65309.477369                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65309.477369                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          535                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          535                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2050                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2050                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    131886499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    131886499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 64334.877561                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 64334.877561                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           502.946934                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             23509605                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2049                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           11473.696925                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               85250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   502.946934                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.982318                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.982318                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          127                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          381                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           47022331                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          47022331                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   2008501                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   54312902                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                212469347                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              359008688                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  464                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 86144792                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                86051211                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    25                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1054                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                212642776                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            163                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           2252                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         4865                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 7117                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                358903226                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               336896346                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 178784927                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 232685602                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.343222                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.768354                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        8643                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                50062995                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   29                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 163                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               64018928                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   11                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 805947                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           35081805                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             57.283782                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           116.900717                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               13974831     39.83%     39.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              6515207     18.57%     58.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              2878826      8.21%     66.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              3457035      9.85%     76.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49              2805970      8.00%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               497306      1.42%     85.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               299535      0.85%     86.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               266533      0.76%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               111267      0.32%     87.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 7210      0.02%     87.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               4992      0.01%     87.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3679      0.01%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                396      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                122      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                132      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 88      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                508      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                119      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                180      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                114      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                102      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 81      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 47      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 54      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 84      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                198      0.00%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                166      0.00%     87.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279             121632      0.35%     88.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289             121783      0.35%     88.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299             121910      0.35%     88.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows          3891698     11.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             35081805                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                86132384                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                86047353                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     55243                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     37240                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                23510698                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       695                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                2008501                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 17811894                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               312139848                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           5442                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  42885158                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             606442300                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              360064797                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               3354289                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3801127                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1264022                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              597091381                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           424836233                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1081286526                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                285174476                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 152682862                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             224026088                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                200810136                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      40                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 101758340                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1249773614                       # The number of ROB reads (Count)
system.cpu.rob.writes                       675866334                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 90030046                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  167531660                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  2357                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    507                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    334                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       841                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   507                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   334                       # number of overall hits (Count)
system.l2.overallHits::total                      841                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1539                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              5878089                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 5879628                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1539                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             5878089                       # number of overall misses (Count)
system.l2.overallMisses::total                5879628                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       127391750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    492705928250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       492833320000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      127391750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   492705928250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      492833320000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2046                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            5878423                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               5880469                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2046                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           5878423                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              5880469                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.752199                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999943                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999857                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.752199                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999943                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999857                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 82775.666017                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83820.766962                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83820.493405                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82775.666017                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83820.766962                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83820.493405                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2500738                       # number of writebacks (Count)
system.l2.writebacks::total                   2500738                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1539                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          5878089                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             5879628                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1539                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         5878089                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            5879628                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    119701750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 463315483250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   463435185000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    119701750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 463315483250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  463435185000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.752199                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999943                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999857                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.752199                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999943                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999857                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 77778.914880                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 78820.766962                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 78820.494256                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 77778.914880                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 78820.766962                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 78820.494256                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        5847109                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            4                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              4                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             507                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                507                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1539                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1539                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    127391750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    127391750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2046                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2046                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.752199                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.752199                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82775.666017                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82775.666017                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1539                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1539                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    119701750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    119701750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.752199                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.752199                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 77778.914880                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 77778.914880                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 46                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    46                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          2375641                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             2375641                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 192298293000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   192298293000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        2375687                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           2375687                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.999981                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999981                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80945.855455                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80945.855455                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      2375641                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         2375641                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 180420088000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 180420088000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.999981                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999981                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 75945.855455                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 75945.855455                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            288                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               288                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      3502448                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         3502448                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 300407635250                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 300407635250                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      3502736                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3502736                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.999918                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999918                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85770.762407                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85770.762407                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      3502448                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      3502448                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 282895395250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 282895395250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.999918                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999918                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 80770.762407                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 80770.762407                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data               1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu.data             6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.166667                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.166667                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        14250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        14250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.166667                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.166667                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        14250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        14250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1533                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1533                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1533                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1533                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2500915                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2500915                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2500915                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2500915                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32595.666792                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11759395                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    5879877                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.999939                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       80000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.655608                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        14.128554                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32580.882630                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000020                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000431                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.994290                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.994741                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  346                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2800                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                27634                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1988                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   99955085                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  99955085                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.avgPriority_writebacks::samples   2500756.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu.inst::samples      1506.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu.data::samples   5878133.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.001049257000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds       138206                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds       138206                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState           10090261                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState           2362823                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    2939831                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                   1250378                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  5879662                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                 2500756                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      3.90                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     24.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              5879662                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5             2500756                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                1564257                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                1564269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 813017                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 813015                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 562536                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 562527                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                137985                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                138290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                138849                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                139097                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                140414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                143227                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                141946                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                138595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                138213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                138207                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                138207                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                138207                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                138206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                138206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                138206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                138206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                138206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                138206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                   139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                   129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples       138206                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     40.051257                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    36.022182                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   102.046420                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-511       138168     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1024-1535            3      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1536-2047            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::2048-2559            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::3072-3583            4      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::3584-4095           16      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::4096-4607            3      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::5120-5631            8      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::28672-29183            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total       138206                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples       138206                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     18.094229                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    18.089211                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     0.438892                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16             214      0.15%      0.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17               5      0.00%      0.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18          131265     94.98%     95.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19               7      0.01%     95.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            6706      4.85%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22               7      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total       138206                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                    736                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys              188149184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            80024192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             766727020.44792712                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             326106704.21994942                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                 245392505000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     58563.31                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu.inst        48192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu.data    188100256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     80023392                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu.inst 196387.291105267301                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu.data 766527633.882123708725                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 326103444.138755798340                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu.inst         1506                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu.data      5878156                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks      2500756                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu.inst     61698000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu.data 234370628206                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 5389421462362                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu.inst     40968.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu.data     39871.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks   2155116.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu.inst        48192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu.data    188100992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total     188149184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu.inst        48192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        48192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     80024192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     80024192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu.inst          753                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu.data      2939078                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        2939831                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks      1250378                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total       1250378                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu.inst        196387                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu.data     766530633                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        766727020                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu.inst       196387                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       196387                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks    326106704                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total       326106704                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks    326106704                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu.inst       196387                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu.data    766530633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      1092833725                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             5879639                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts            2500731                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0       367254                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1       367248                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2       367238                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3       367256                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4       367288                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5       367232                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6       367316                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7       367274                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8       367734                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9       367758                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10       367738                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11       367702                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12       367774                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13       367709                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14       367744                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15       367374                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0       156192                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1       156200                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2       156198                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3       156210                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4       156224                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5       156216                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6       156180                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7       156164                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8       156452                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9       156478                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10       156402                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11       156362                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12       156382                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13       156387                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14       156396                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15       156288                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat           116839546206                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat          11759278000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat      234432326206                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               19871.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          39871.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits            2939798                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits           2202714                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           50.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          88.08                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples      3237858                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    82.823842                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    71.839749                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    71.643135                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-63        13618      0.42%      0.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127      2968474     91.68%     92.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191        29847      0.92%     93.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255        32390      1.00%     94.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319        84878      2.62%     96.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383        55320      1.71%     98.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447         9725      0.30%     98.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511         9169      0.28%     98.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575        34437      1.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total      3237858                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead            188148448                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          80023392                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             766.724021                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW             326.103444                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   6.83                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               4.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              2.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              61.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  71633660595                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF  13892340000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT 159866660655                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples   2500720.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu.inst::samples      1570.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu.data::samples   5877999.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.001049324000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds       138201                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds       138201                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState           10079603                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState           2362810                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    2939796                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                   1250360                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  5879592                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                 2500720                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      3.90                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     24.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              5879592                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5             2500720                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                1564187                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                1564208                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 813062                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 813044                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 562527                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 562523                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                137977                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                138322                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                138893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                139183                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                140389                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                143172                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                141962                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                138554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                138206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                138204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                138201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                138202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                138202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                138201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                138201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                138201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                138201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                138201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                   121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                   112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples       138201                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     40.052199                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    36.020036                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   102.060531                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-511       138163     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1024-1535            2      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1536-2047            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::2048-2559            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::2560-3071            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::3072-3583            4      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::3584-4095           17      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::4096-4607            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::5120-5631            8      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::28672-29183            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total       138201                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples       138201                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     18.094638                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    18.089599                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     0.439784                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16             215      0.16%      0.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17               4      0.00%      0.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18          131233     94.96%     95.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19               6      0.00%     95.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            6732      4.87%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22              10      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total       138201                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                    736                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys              188146944                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            80023040                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             766717892.22058487                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             326102009.70303059                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                 245392495500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     58564.05                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu.inst        50240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu.data    188095968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     80022304                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu.inst 204733.098961002455                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu.data 766510159.846925735474                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 326099010.428332448006                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu.inst         1570                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu.data      5878022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks      2500720                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu.inst     61865496                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu.data 250706490630                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 5392592482886                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu.inst     39404.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu.data     42651.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks   2156415.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu.inst        50240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu.data    188096704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total     188146944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu.inst        50240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        50240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     80023040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     80023040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu.inst          785                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu.data      2939011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        2939796                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks      1250360                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total       1250360                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu.inst        204733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu.data     766513159                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        766717892                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu.inst       204733                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       204733                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks    326102010                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total       326102010                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks    326102010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu.inst       204733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu.data    766513159                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      1092819902                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             5879569                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts            2500697                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0       367242                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1       367236                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2       367226                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3       367260                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4       367298                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5       367256                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6       367292                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7       367274                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8       367736                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9       367746                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10       367730                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11       367706                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12       367744                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13       367707                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14       367740                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15       367376                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0       156192                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1       156200                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2       156196                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3       156206                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4       156222                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5       156224                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6       156178                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7       156166                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8       156438                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9       156480                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10       156400                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11       156366                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12       156378                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13       156387                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14       156390                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15       156274                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat           133176976126                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat          11759138000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat      250768356126                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               22650.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          42650.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits            2939761                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits           2202212                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           50.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          88.06                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples      3238293                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    82.811689                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    71.829340                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    71.626558                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        14139      0.44%      0.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127      2968412     91.67%     92.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191        29858      0.92%     93.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255        32105      0.99%     94.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319        84892      2.62%     96.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383        55956      1.73%     98.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447         9569      0.30%     98.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511         8867      0.27%     98.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575        34495      1.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total      3238293                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead            188146208                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          80022304                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             766.714893                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW             326.099010                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   6.83                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               4.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              2.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              61.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  71918859899                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF  13892340000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT 159581461351                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3503986                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2500738                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3345736                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2375641                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2375641                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3503986                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls0.port      8802912                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls1.port      8802817                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     17605729                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17605729                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls0.port    268173376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls1.port    268169984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    536343360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536343360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5879628                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5879628    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5879628                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         11821691920                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy         11819047801                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        29915876109                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11726102                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5846481                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            3504785                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      5001653                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1533                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          6722855                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                6                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               6                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           2375687                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          2375687                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2050                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3502736                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5628                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17634257                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               17639885                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       228992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    536277632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               536506624                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         5847113                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 160047488                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          11727588                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000062                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.007862                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                11726866     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     721      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            11727588                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 245392661250                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4191076750                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1536999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        4408818750                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      11759411                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5878942                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             669                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          668                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
