# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../2025.1/Vivado/data/rsb/busdef" \
"../../../../../ALU_Comparison_PBL_Project/BaselineALU/adder.v" \
"../../../../../ALU_Comparison_PBL_Project/BaselineALU/alu_top.v" \
"../../../../../ALU_Comparison_PBL_Project/BaselineALU/comparator.v" \
"../../../../../ALU_Comparison_PBL_Project/BaselineALU/gate_and.v" \
"../../../../../ALU_Comparison_PBL_Project/BaselineALU/gate_or.v" \
"../../../../../ALU_Comparison_PBL_Project/BaselineALU/gate_xor.v" \
"../../../../../ALU_Comparison_PBL_Project/BaselineALU/shift_module.v" \
"../../../../../ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" \
"../../../../../ALU_Comparison_PBL_Project/BaselineALU/tb_alu_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
