module comparator_4bit(x,y,z);
reg [3:0] a,b;
output x,y,z;
wire x,y,z;

assign x=(a>b) ? 1'b1:1'b0;
assign y=(a==b) ? 1'b1:1'b0;
assign z=(a<b) ? 1'b1:1'b0;

initial begin
    a=4'b0011; b=4'b1000; #10;
    a=4'b0111; b=4'b0001; #10;
    a=4'b1001; b=4'b1001; #10;
    a=4'b1011; b=4'b1111; #10;
    $finish;
end

endmodule