// Seed: 3627932873
module module_0 (
    id_1
);
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd35,
    parameter id_8 = 32'd32
) (
    input supply1 id_0,
    output wire _id_1,
    output wand id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    output supply0 id_6
    , _id_8
);
  bit [-1 'b0 : id_8] id_9[id_1 : -1];
  union packed {
    union packed {
      logic id_10;
      logic id_11;
    } id_12;
  } id_13 = id_13.id_10;
  logic id_14 = id_8, id_15;
  assign id_15 = 1;
  always id_9 = ~id_13.id_12;
  module_0 modCall_1 (id_12);
endmodule
