{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638391602488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638391602489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 15:46:42 2021 " "Processing started: Wed Dec 01 15:46:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638391602489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391602489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391602489 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391603619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638391603688 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NiosBase.qsys " "Elaborating Platform Designer system entity \"NiosBase.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391614919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:46:59 Progress: Loading quartus/NiosBase.qsys " "2021.12.01.15:46:59 Progress: Loading quartus/NiosBase.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391619667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:00 Progress: Reading input file " "2021.12.01.15:47:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391620967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:01 Progress: Adding clk_0 \[clock_source 20.1\] " "2021.12.01.15:47:01 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391621149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:01 Progress: Parameterizing module clk_0 " "2021.12.01.15:47:01 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391621895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:01 Progress: Adding dma_rx_0 \[dma_rx 1.0\] " "2021.12.01.15:47:01 Progress: Adding dma_rx_0 \[dma_rx 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391621897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module dma_rx_0 " "2021.12.01.15:47:02 Progress: Parameterizing module dma_rx_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg16_0 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg16_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_0 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg16_1 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg16_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_1 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg16_2 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg16_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_2 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg16_3 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg16_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_3 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg16_4 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg16_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_4 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg16_5 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg16_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_5 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg16_6 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg16_6 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_6 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg16_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg32_0 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg32_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_0 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg32_1 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg32_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_1 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg32_2 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg32_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_2 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg32_3 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg32_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_3 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg32_4 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg32_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_4 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg32_5 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg32_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_5 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg32_6 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg32_6 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_6 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding i_reg32_7 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding i_reg32_7 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_7 " "2021.12.01.15:47:02 Progress: Parameterizing module i_reg32_7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\] " "2021.12.01.15:47:02 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module nios2_gen2_0 " "2021.12.01.15:47:02 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_0 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_0 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_1 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_1 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_10 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_10 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_10 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_11 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_11 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_11 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_11" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_12 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_12 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_12 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_12" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_13 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_13 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_13 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_13" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_2 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_2 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_3 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_3 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_4 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_4 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_5 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_5 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_6 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_6 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_6 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_7 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_7 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_7 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_8 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_8 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_8 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_8" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding o_reg32_9 \[altera_avalon_pio 20.1\] " "2021.12.01.15:47:02 Progress: Adding o_reg32_9 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_9 " "2021.12.01.15:47:02 Progress: Parameterizing module o_reg32_9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\] " "2021.12.01.15:47:02 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module onchip_memory2_0 " "2021.12.01.15:47:02 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding timer_0 \[altera_avalon_timer 20.1\] " "2021.12.01.15:47:02 Progress: Adding timer_0 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module timer_0 " "2021.12.01.15:47:02 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding timer_1 \[altera_avalon_timer 20.1\] " "2021.12.01.15:47:02 Progress: Adding timer_1 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module timer_1 " "2021.12.01.15:47:02 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Adding uart_0 \[altera_avalon_uart 20.1\] " "2021.12.01.15:47:02 Progress: Adding uart_0 \[altera_avalon_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing module uart_0 " "2021.12.01.15:47:02 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Building connections " "2021.12.01.15:47:02 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Parameterizing connections " "2021.12.01.15:47:02 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:02 Progress: Validating " "2021.12.01.15:47:02 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391622761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.15:47:04 Progress: Done reading input file " "2021.12.01.15:47:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391624649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391627131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase: Generating NiosBase \"NiosBase\" for QUARTUS_SYNTH " "NiosBase: Generating NiosBase \"NiosBase\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391628661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_rx_0: \"NiosBase\" instantiated dma_rx \"dma_rx_0\" " "Dma_rx_0: \"NiosBase\" instantiated dma_rx \"dma_rx_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391647683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg16_0: Starting RTL generation for module 'NiosBase_i_reg16_0' " "I_reg16_0: Starting RTL generation for module 'NiosBase_i_reg16_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391647699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg16_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg16_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0003_i_reg16_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0003_i_reg16_0_gen//NiosBase_i_reg16_0_component_configuration.pl  --do_build_sim=0  \] " "I_reg16_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg16_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0003_i_reg16_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0003_i_reg16_0_gen//NiosBase_i_reg16_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391647699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg16_0: Done RTL generation for module 'NiosBase_i_reg16_0' " "I_reg16_0: Done RTL generation for module 'NiosBase_i_reg16_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391648087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg16_0: \"NiosBase\" instantiated altera_avalon_pio \"i_reg16_0\" " "I_reg16_0: \"NiosBase\" instantiated altera_avalon_pio \"i_reg16_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391648093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_0: Starting RTL generation for module 'NiosBase_i_reg32_0' " "I_reg32_0: Starting RTL generation for module 'NiosBase_i_reg32_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391648102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg32_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0004_i_reg32_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0004_i_reg32_0_gen//NiosBase_i_reg32_0_component_configuration.pl  --do_build_sim=0  \] " "I_reg32_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg32_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0004_i_reg32_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0004_i_reg32_0_gen//NiosBase_i_reg32_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391648102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_0: Done RTL generation for module 'NiosBase_i_reg32_0' " "I_reg32_0: Done RTL generation for module 'NiosBase_i_reg32_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391648642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_0: \"NiosBase\" instantiated altera_avalon_pio \"i_reg32_0\" " "I_reg32_0: \"NiosBase\" instantiated altera_avalon_pio \"i_reg32_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391648662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_1: Starting RTL generation for module 'NiosBase_i_reg32_1' " "I_reg32_1: Starting RTL generation for module 'NiosBase_i_reg32_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391648671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_1:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg32_1 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0005_i_reg32_1_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0005_i_reg32_1_gen//NiosBase_i_reg32_1_component_configuration.pl  --do_build_sim=0  \] " "I_reg32_1:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg32_1 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0005_i_reg32_1_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0005_i_reg32_1_gen//NiosBase_i_reg32_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391648671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_1: Done RTL generation for module 'NiosBase_i_reg32_1' " "I_reg32_1: Done RTL generation for module 'NiosBase_i_reg32_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391648988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_1: \"NiosBase\" instantiated altera_avalon_pio \"i_reg32_1\" " "I_reg32_1: \"NiosBase\" instantiated altera_avalon_pio \"i_reg32_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391648993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"NiosBase\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"NiosBase\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391650963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "O_reg32_0: Starting RTL generation for module 'NiosBase_o_reg32_0' " "O_reg32_0: Starting RTL generation for module 'NiosBase_o_reg32_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391650972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "O_reg32_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_o_reg32_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0006_o_reg32_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0006_o_reg32_0_gen//NiosBase_o_reg32_0_component_configuration.pl  --do_build_sim=0  \] " "O_reg32_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_o_reg32_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0006_o_reg32_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0006_o_reg32_0_gen//NiosBase_o_reg32_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391650972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "O_reg32_0: Done RTL generation for module 'NiosBase_o_reg32_0' " "O_reg32_0: Done RTL generation for module 'NiosBase_o_reg32_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391651349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "O_reg32_0: \"NiosBase\" instantiated altera_avalon_pio \"o_reg32_0\" " "O_reg32_0: \"NiosBase\" instantiated altera_avalon_pio \"o_reg32_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391651354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'NiosBase_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'NiosBase_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391651366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosBase_onchip_memory2_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0007_onchip_memory2_0_gen//NiosBase_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosBase_onchip_memory2_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0007_onchip_memory2_0_gen//NiosBase_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391651366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'NiosBase_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'NiosBase_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391651708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"NiosBase\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"NiosBase\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391651713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'NiosBase_timer_0' " "Timer_0: Starting RTL generation for module 'NiosBase_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391651720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosBase_timer_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0008_timer_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0008_timer_0_gen//NiosBase_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosBase_timer_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0008_timer_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0008_timer_0_gen//NiosBase_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391651720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'NiosBase_timer_0' " "Timer_0: Done RTL generation for module 'NiosBase_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391652100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"NiosBase\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"NiosBase\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391652107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1: Starting RTL generation for module 'NiosBase_timer_1' " "Timer_1: Starting RTL generation for module 'NiosBase_timer_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391652114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1:   Generation command is \[exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosBase_timer_1 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0009_timer_1_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0009_timer_1_gen//NiosBase_timer_1_component_configuration.pl  --do_build_sim=0  \] " "Timer_1:   Generation command is \[exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosBase_timer_1 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0009_timer_1_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0009_timer_1_gen//NiosBase_timer_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391652115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1: Done RTL generation for module 'NiosBase_timer_1' " "Timer_1: Done RTL generation for module 'NiosBase_timer_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391652497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1: \"NiosBase\" instantiated altera_avalon_timer \"timer_1\" " "Timer_1: \"NiosBase\" instantiated altera_avalon_timer \"timer_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391652502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'NiosBase_uart_0' " "Uart_0: Starting RTL generation for module 'NiosBase_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391652509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NiosBase_uart_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0010_uart_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0010_uart_0_gen//NiosBase_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NiosBase_uart_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0010_uart_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0010_uart_0_gen//NiosBase_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391652510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'NiosBase_uart_0' " "Uart_0: Done RTL generation for module 'NiosBase_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391653063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"NiosBase\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"NiosBase\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391653075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391692182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391693150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391694135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391695117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391696163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391697176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391698140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391699108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391700090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391701072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391702036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391703008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391703981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391704945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391705917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391706894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391707913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391708971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391709954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391711007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391711975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391712943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391713945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391714904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391715902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391716897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391717871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391718867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391719850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391720841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391721856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391722921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_032: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_032: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391724001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_033: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_033: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391724991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_034: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_034: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391725982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"NiosBase\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"NiosBase\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391762488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"NiosBase\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"NiosBase\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391762499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"NiosBase\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"NiosBase\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391762505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'NiosBase_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'NiosBase_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391762528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=NiosBase_nios2_gen2_0_cpu --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/20.1/quartus/bin64/ --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0013_cpu_gen//NiosBase_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=NiosBase_nios2_gen2_0_cpu --dir=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/20.1/quartus/bin64/ --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_3000548594945378029.dir/0013_cpu_gen//NiosBase_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391762528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.01 15:49:23 (*) Starting Nios II generation " "Cpu: # 2021.12.01 15:49:23 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.01 15:49:23 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.12.01 15:49:23 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.01 15:49:23 (*)   Creating all objects for CPU " "Cpu: # 2021.12.01 15:49:23 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.01 15:49:24 (*)   Generating RTL from CPU objects " "Cpu: # 2021.12.01 15:49:24 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.01 15:49:24 (*)   Creating plain-text RTL " "Cpu: # 2021.12.01 15:49:24 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.01 15:49:25 (*) Done Nios II generation " "Cpu: # 2021.12.01 15:49:25 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'NiosBase_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'NiosBase_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_rx_0_av_mm_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"dma_rx_0_av_mm_translator\" " "Dma_rx_0_av_mm_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"dma_rx_0_av_mm_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_rx_0_av_mm_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"dma_rx_0_av_mm_agent\" " "Dma_rx_0_av_mm_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"dma_rx_0_av_mm_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_rx_0_av_mm_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"dma_rx_0_av_mm_agent_rsp_fifo\" " "Dma_rx_0_av_mm_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"dma_rx_0_av_mm_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelProjects/nios_monitor/quartus/db/ip/NiosBase/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelProjects/nios_monitor/quartus/db/ip/NiosBase/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391765725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391767637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391767643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase: Done \"NiosBase\" with 28 modules, 42 files " "NiosBase: Done \"NiosBase\" with 28 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391767644 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NiosBase.qsys " "Finished elaborating Platform Designer system entity \"NiosBase.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391769340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/support_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /intelprojects/nios_monitor/source/support_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 support_functions " "Found design unit 1: support_functions" {  } { { "../source/support_functions.vhd" "" { Text "C:/intelProjects/nios_monitor/source/support_functions.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770289 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 support_functions-body " "Found design unit 2: support_functions-body" {  } { { "../source/support_functions.vhd" "" { Text "C:/intelProjects/nios_monitor/source/support_functions.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/uart_rx_atlantix.sv 4 4 " "Found 4 design units, including 4 entities, in source file /intelprojects/nios_monitor/source/uart_rx_atlantix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_atlantix " "Found entity 1: uart_rx_atlantix" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770294 ""} { "Info" "ISGN_ENTITY_NAME" "2 bCOUNTER " "Found entity 2: bCOUNTER" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770294 ""} { "Info" "ISGN_ENTITY_NAME" "3 downCounter " "Found entity 3: downCounter" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770294 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHIFT_REG_MODULE " "Found entity 4: SHIFT_REG_MODULE" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/dma_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelprojects/nios_monitor/source/dma_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_receiver " "Found entity 1: dma_receiver" {  } { { "../source/dma_receiver.sv" "" { Text "C:/intelProjects/nios_monitor/source/dma_receiver.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/pwm_gen_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelprojects/nios_monitor/source/pwm_gen_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_gen_fsm-rtl " "Found design unit 1: pwm_gen_fsm-rtl" {  } { { "../source/pwm_gen_fsm.vhd" "" { Text "C:/intelProjects/nios_monitor/source/pwm_gen_fsm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770300 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_gen_fsm " "Found entity 1: pwm_gen_fsm" {  } { { "../source/pwm_gen_fsm.vhd" "" { Text "C:/intelProjects/nios_monitor/source/pwm_gen_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelprojects/nios_monitor/source/dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataflow-rtl " "Found design unit 1: dataflow-rtl" {  } { { "../source/dataflow.vhd" "" { Text "C:/intelProjects/nios_monitor/source/dataflow.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770302 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "../source/dataflow.vhd" "" { Text "C:/intelProjects/nios_monitor/source/dataflow.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/xy_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelprojects/nios_monitor/source/xy_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XY_COUNTER-RTL " "Found design unit 1: XY_COUNTER-RTL" {  } { { "../source/xy_counter.vhd" "" { Text "C:/intelProjects/nios_monitor/source/xy_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770305 ""} { "Info" "ISGN_ENTITY_NAME" "1 XY_COUNTER " "Found entity 1: XY_COUNTER" {  } { { "../source/xy_counter.vhd" "" { Text "C:/intelProjects/nios_monitor/source/xy_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/ip/main_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelprojects/nios_monitor/ip/main_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_pll-rtl " "Found design unit 1: main_pll-rtl" {  } { { "../ip/main_pll.vhd" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770307 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_pll " "Found entity 1: main_pll" {  } { { "../ip/main_pll.vhd" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/ip/main_pll/main_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelprojects/nios_monitor/ip/main_pll/main_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_pll_0002 " "Found entity 1: main_pll_0002" {  } { { "../ip/main_pll/main_pll_0002.v" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll/main_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/de10_nano.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelprojects/nios_monitor/source/de10_nano.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_NANO-rtl " "Found design unit 1: DE10_NANO-rtl" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770313 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO " "Found entity 1: DE10_NANO" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/basic_data_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelprojects/nios_monitor/source/basic_data_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Basic_Data_Types " "Found design unit 1: Basic_Data_Types" {  } { { "../source/Basic_Data_Types.vhd" "" { Text "C:/intelProjects/nios_monitor/source/Basic_Data_Types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/niosbase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/niosbase/niosbase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NiosBase-rtl " "Found design unit 1: NiosBase-rtl" {  } { { "db/ip/niosbase/niosbase.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770330 ""} { "Info" "ISGN_ENTITY_NAME" "1 NiosBase " "Found entity 1: NiosBase" {  } { { "db/ip/niosbase/niosbase.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/niosbase_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/niosbase/niosbase_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosbase_rst_controller-rtl " "Found design unit 1: niosbase_rst_controller-rtl" {  } { { "db/ip/niosbase/niosbase_rst_controller.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770337 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosbase_rst_controller " "Found entity 1: niosbase_rst_controller" {  } { { "db/ip/niosbase/niosbase_rst_controller.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/niosbase_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/niosbase/niosbase_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosbase_rst_controller_002-rtl " "Found design unit 1: niosbase_rst_controller_002-rtl" {  } { { "db/ip/niosbase/niosbase_rst_controller_002.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770346 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosbase_rst_controller_002 " "Found entity 1: niosbase_rst_controller_002" {  } { { "db/ip/niosbase/niosbase_rst_controller_002.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_i_reg16_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_i_reg16_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_i_reg16_0 " "Found entity 1: NiosBase_i_reg16_0" {  } { { "db/ip/niosbase/submodules/niosbase_i_reg16_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_i_reg16_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_i_reg32_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_i_reg32_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_i_reg32_0 " "Found entity 1: NiosBase_i_reg32_0" {  } { { "db/ip/niosbase/submodules/niosbase_i_reg32_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_i_reg32_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_i_reg32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_i_reg32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_i_reg32_1 " "Found entity 1: NiosBase_i_reg32_1" {  } { { "db/ip/niosbase/submodules/niosbase_i_reg32_1.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_i_reg32_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_irq_mapper " "Found entity 1: NiosBase_irq_mapper" {  } { { "db/ip/niosbase/submodules/niosbase_irq_mapper.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0 " "Found entity 1: NiosBase_mm_interconnect_0" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NiosBase_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NiosBase_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_cmd_demux " "Found entity 1: NiosBase_mm_interconnect_0_cmd_demux" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_cmd_mux " "Found entity 1: NiosBase_mm_interconnect_0_cmd_mux" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosbase_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosbase_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638391770584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosbase_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosbase_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638391770584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_router_default_decode " "Found entity 1: NiosBase_mm_interconnect_0_router_default_decode" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770586 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosBase_mm_interconnect_0_router " "Found entity 2: NiosBase_mm_interconnect_0_router" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosbase_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosbase_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638391770590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosbase_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosbase_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638391770591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_router_002_default_decode " "Found entity 1: NiosBase_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770593 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosBase_mm_interconnect_0_router_002 " "Found entity 2: NiosBase_mm_interconnect_0_router_002" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_rsp_demux " "Found entity 1: NiosBase_mm_interconnect_0_rsp_demux" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_rsp_mux " "Found entity 1: NiosBase_mm_interconnect_0_rsp_mux" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_nios2_gen2_0 " "Found entity 1: NiosBase_nios2_gen2_0" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: NiosBase_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosBase_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: NiosBase_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosBase_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: NiosBase_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosBase_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: NiosBase_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "6 NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "7 NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "8 NiosBase_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: NiosBase_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "9 NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "10 NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "11 NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "12 NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "13 NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "14 NiosBase_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: NiosBase_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "15 NiosBase_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: NiosBase_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "16 NiosBase_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: NiosBase_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "17 NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "18 NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "19 NiosBase_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: NiosBase_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "20 NiosBase_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: NiosBase_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""} { "Info" "ISGN_ENTITY_NAME" "21 NiosBase_nios2_gen2_0_cpu " "Found entity 21: NiosBase_nios2_gen2_0_cpu" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NiosBase_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_nios2_gen2_0_cpu_test_bench " "Found entity 1: NiosBase_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_o_reg32_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_o_reg32_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_o_reg32_0 " "Found entity 1: NiosBase_o_reg32_0" {  } { { "db/ip/niosbase/submodules/niosbase_o_reg32_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_o_reg32_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_onchip_memory2_0 " "Found entity 1: NiosBase_onchip_memory2_0" {  } { { "db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_timer_0 " "Found entity 1: NiosBase_timer_0" {  } { { "db/ip/niosbase/submodules/niosbase_timer_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_timer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_timer_1 " "Found entity 1: NiosBase_timer_1" {  } { { "db/ip/niosbase/submodules/niosbase_timer_1.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_timer_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosbase/submodules/niosbase_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_uart_0_tx " "Found entity 1: NiosBase_uart_0_tx" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770755 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosBase_uart_0_rx_stimulus_source " "Found entity 2: NiosBase_uart_0_rx_stimulus_source" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770755 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosBase_uart_0_rx " "Found entity 3: NiosBase_uart_0_rx" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770755 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosBase_uart_0_regs " "Found entity 4: NiosBase_uart_0_regs" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770755 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosBase_uart_0 " "Found entity 5: NiosBase_uart_0" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/niosbase/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770777 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/niosbase/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/niosbase/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/niosbase/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/niosbase/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/niosbase/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/niosbase/submodules/altera_reset_controller.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/niosbase/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/dma_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/dma_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_receiver " "Found entity 1: dma_receiver" {  } { { "db/ip/niosbase/submodules/dma_receiver.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/dma_receiver.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391770892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391770892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO " "Elaborating entity \"DE10_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638391771123 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_10 DE10_NANO.vhd(82) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(82): object \"CLK_10\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771126 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_100 DE10_NANO.vhd(84) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(84): object \"CLK_100\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771126 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_1 DE10_NANO.vhd(99) " "VHDL Signal Declaration warning at DE10_NANO.vhd(99): used implicit default value for signal \"iReg32_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391771126 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_2 DE10_NANO.vhd(100) " "VHDL Signal Declaration warning at DE10_NANO.vhd(100): used implicit default value for signal \"iReg32_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391771126 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_3 DE10_NANO.vhd(101) " "VHDL Signal Declaration warning at DE10_NANO.vhd(101): used implicit default value for signal \"iReg32_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391771126 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_4 DE10_NANO.vhd(102) " "VHDL Signal Declaration warning at DE10_NANO.vhd(102): used implicit default value for signal \"iReg32_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391771126 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_5 DE10_NANO.vhd(103) " "VHDL Signal Declaration warning at DE10_NANO.vhd(103): used implicit default value for signal \"iReg32_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391771127 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_6 DE10_NANO.vhd(104) " "VHDL Signal Declaration warning at DE10_NANO.vhd(104): used implicit default value for signal \"iReg32_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391771127 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_7 DE10_NANO.vhd(105) " "VHDL Signal Declaration warning at DE10_NANO.vhd(105): used implicit default value for signal \"iReg32_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391771127 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg16_0 DE10_NANO.vhd(108) " "VHDL Signal Declaration warning at DE10_NANO.vhd(108): used implicit default value for signal \"iReg16_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391771127 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg16_5 DE10_NANO.vhd(113) " "VHDL Signal Declaration warning at DE10_NANO.vhd(113): used implicit default value for signal \"iReg16_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391771127 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg16_6 DE10_NANO.vhd(114) " "VHDL Signal Declaration warning at DE10_NANO.vhd(114): used implicit default value for signal \"iReg16_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391771127 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_4 DE10_NANO.vhd(126) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(126): object \"oReg32_4\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771128 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_5 DE10_NANO.vhd(127) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(127): object \"oReg32_5\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771128 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_6 DE10_NANO.vhd(128) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(128): object \"oReg32_6\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771128 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_7 DE10_NANO.vhd(129) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(129): object \"oReg32_7\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771128 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_8 DE10_NANO.vhd(130) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(130): object \"oReg32_8\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771128 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_9 DE10_NANO.vhd(131) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(131): object \"oReg32_9\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771128 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_10 DE10_NANO.vhd(132) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(132): object \"oReg32_10\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771128 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_11 DE10_NANO.vhd(133) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(133): object \"oReg32_11\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771128 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_12 DE10_NANO.vhd(134) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(134): object \"oReg32_12\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771129 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_13 DE10_NANO.vhd(135) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(135): object \"oReg32_13\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771129 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "blank_signal DE10_NANO.vhd(160) " "VHDL Signal Declaration warning at DE10_NANO.vhd(160): used implicit default value for signal \"blank_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391771129 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iReg32_0 DE10_NANO.vhd(362) " "VHDL Process Statement warning at DE10_NANO.vhd(362): inferring latch(es) for signal or variable \"iReg32_0\", which holds its previous value in one or more paths through the process" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638391771139 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[1\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[1\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771149 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[2\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[2\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771149 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[3\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[3\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771149 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[4\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[4\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771149 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[5\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[5\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771149 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[6\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[6\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771150 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[7\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[7\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771150 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[8\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[8\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771150 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[9\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[9\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771150 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[10\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[10\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771150 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[11\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[11\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771150 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[12\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[12\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771150 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[13\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[13\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771150 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[14\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[14\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771150 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[15\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[15\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771150 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[16\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[16\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771150 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[17\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[17\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771150 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[18\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[18\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771150 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[19\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[19\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771151 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[20\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[20\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771151 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[21\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[21\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771151 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[22\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[22\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771151 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[23\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[23\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771151 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[24\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[24\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771151 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[25\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[25\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771151 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[26\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[26\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771151 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[27\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[27\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771151 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[28\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[28\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771151 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[29\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[29\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771151 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[30\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[30\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771151 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[31\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[31\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391771152 "|DE10_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_pll main_pll:main_pll_inst " "Elaborating entity \"main_pll\" for hierarchy \"main_pll:main_pll_inst\"" {  } { { "../source/DE10_NANO.vhd" "main_pll_inst" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_pll_0002 main_pll:main_pll_inst\|main_pll_0002:main_pll_inst " "Elaborating entity \"main_pll_0002\" for hierarchy \"main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\"" {  } { { "../ip/main_pll.vhd" "main_pll_inst" { Text "C:/intelProjects/nios_monitor/ip/main_pll.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/main_pll/main_pll_0002.v" "altera_pll_i" { Text "C:/intelProjects/nios_monitor/ip/main_pll/main_pll_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771245 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638391771282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/main_pll/main_pll_0002.v" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll/main_pll_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391771304 ""}  } { { "../ip/main_pll/main_pll_0002.v" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll/main_pll_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638391771304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "XY_COUNTER XY_COUNTER:uInterrupt A:rtl " "Elaborating entity \"XY_COUNTER\" using architecture \"A:rtl\" for hierarchy \"XY_COUNTER:uInterrupt\"" {  } { { "../source/DE10_NANO.vhd" "uInterrupt" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 271 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_atlantix uart_rx_atlantix:uUart " "Elaborating entity \"uart_rx_atlantix\" for hierarchy \"uart_rx_atlantix:uUart\"" {  } { { "../source/DE10_NANO.vhd" "uUart" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771324 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_load uart_rx_atlantix.sv(51) " "Verilog HDL or VHDL warning at uart_rx_atlantix.sv(51): object \"rx_load\" assigned a value but never read" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771325 "|DE10_NANO|uart_rx_atlantix:uUart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_done uart_rx_atlantix.sv(52) " "Verilog HDL or VHDL warning at uart_rx_atlantix.sv(52): object \"rx_done\" assigned a value but never read" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771325 "|DE10_NANO|uart_rx_atlantix:uUart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rstSampleCnt uart_rx_atlantix.sv(104) " "Verilog HDL or VHDL warning at uart_rx_atlantix.sv(104): object \"rstSampleCnt\" assigned a value but never read" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638391771325 "|DE10_NANO|uart_rx_atlantix:uUart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx_atlantix.sv(88) " "Verilog HDL assignment warning at uart_rx_atlantix.sv(88): truncated value with size 32 to match size of target (12)" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638391771326 "|DE10_NANO|uart_rx_atlantix:uUart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx_atlantix.sv(93) " "Verilog HDL assignment warning at uart_rx_atlantix.sv(93): truncated value with size 32 to match size of target (12)" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638391771326 "|DE10_NANO|uart_rx_atlantix:uUart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx_atlantix.sv(97) " "Verilog HDL assignment warning at uart_rx_atlantix.sv(97): truncated value with size 32 to match size of target (12)" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638391771326 "|DE10_NANO|uart_rx_atlantix:uUart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REG_MODULE uart_rx_atlantix:uUart\|SHIFT_REG_MODULE:uSHIFT_REG " "Elaborating entity \"SHIFT_REG_MODULE\" for hierarchy \"uart_rx_atlantix:uUart\|SHIFT_REG_MODULE:uSHIFT_REG\"" {  } { { "../source/uart_rx_atlantix.sv" "uSHIFT_REG" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bCOUNTER uart_rx_atlantix:uUart\|bCOUNTER:uBIT_COUNTER " "Elaborating entity \"bCOUNTER\" for hierarchy \"uart_rx_atlantix:uUart\|bCOUNTER:uBIT_COUNTER\"" {  } { { "../source/uart_rx_atlantix.sv" "uBIT_COUNTER" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx_atlantix.sv(209) " "Verilog HDL assignment warning at uart_rx_atlantix.sv(209): truncated value with size 32 to match size of target (8)" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638391771349 "|DE10_NANO|uart_rx_atlantix:uUart|bCOUNTER:uBIT_COUNTER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx_atlantix.sv(213) " "Verilog HDL assignment warning at uart_rx_atlantix.sv(213): truncated value with size 32 to match size of target (8)" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638391771349 "|DE10_NANO|uart_rx_atlantix:uUart|bCOUNTER:uBIT_COUNTER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx_atlantix.sv(216) " "Verilog HDL assignment warning at uart_rx_atlantix.sv(216): truncated value with size 32 to match size of target (8)" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638391771349 "|DE10_NANO|uart_rx_atlantix:uUart|bCOUNTER:uBIT_COUNTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase NiosBase:u0 " "Elaborating entity \"NiosBase\" for hierarchy \"NiosBase:u0\"" {  } { { "../source/DE10_NANO.vhd" "u0" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_receiver NiosBase:u0\|dma_receiver:dma_rx_0 " "Elaborating entity \"dma_receiver\" for hierarchy \"NiosBase:u0\|dma_receiver:dma_rx_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "dma_rx_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dma_receiver.sv(154) " "Verilog HDL assignment warning at dma_receiver.sv(154): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/niosbase/submodules/dma_receiver.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/dma_receiver.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638391771515 "|DE10_NANO|NiosBase:u0|dma_receiver:dma_rx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_i_reg16_0 NiosBase:u0\|NiosBase_i_reg16_0:i_reg16_0 " "Elaborating entity \"NiosBase_i_reg16_0\" for hierarchy \"NiosBase:u0\|NiosBase_i_reg16_0:i_reg16_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "i_reg16_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_i_reg32_0 NiosBase:u0\|NiosBase_i_reg32_0:i_reg32_0 " "Elaborating entity \"NiosBase_i_reg32_0\" for hierarchy \"NiosBase:u0\|NiosBase_i_reg32_0:i_reg32_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "i_reg32_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_i_reg32_1 NiosBase:u0\|NiosBase_i_reg32_1:i_reg32_1 " "Elaborating entity \"NiosBase_i_reg32_1\" for hierarchy \"NiosBase:u0\|NiosBase_i_reg32_1:i_reg32_1\"" {  } { { "db/ip/niosbase/niosbase.vhd" "i_reg32_1" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0 NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"NiosBase_nios2_gen2_0\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "nios2_gen2_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0.v" "cpu" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_test_bench NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_test_bench:the_NiosBase_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_test_bench\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_test_bench:the_NiosBase_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_test_bench" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_register_bank_a_module NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "NiosBase_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391771938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772034 ""}  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638391772034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391772116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391772116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_register_bank_b_module NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_b_module:NiosBase_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_b_module:NiosBase_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "NiosBase_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_debug NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772267 ""}  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638391772267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_break NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_break:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_break:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_td_mode NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace\|NiosBase_nios2_gen2_0_cpu_nios2_oci_td_mode:NiosBase_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace\|NiosBase_nios2_gen2_0_cpu_nios2_oci_td_mode:NiosBase_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "NiosBase_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\|NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\|NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_pib NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_pib:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_pib:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_im NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_im:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_im:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg:the_NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg:the_NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_ocimem NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "NiosBase_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772684 ""}  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638391772684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391772764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391772764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_debug_slave_tck NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|NiosBase_nios2_gen2_0_cpu_debug_slave_tck:the_NiosBase_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|NiosBase_nios2_gen2_0_cpu_debug_slave_tck:the_NiosBase_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NiosBase_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk:the_NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk:the_NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "NiosBase_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391772955 ""}  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638391772955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772958 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391772969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391773090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391773255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_o_reg32_0 NiosBase:u0\|NiosBase_o_reg32_0:o_reg32_0 " "Elaborating entity \"NiosBase_o_reg32_0\" for hierarchy \"NiosBase:u0\|NiosBase_o_reg32_0:o_reg32_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "o_reg32_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391773308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_onchip_memory2_0 NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NiosBase_onchip_memory2_0\" for hierarchy \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "onchip_memory2_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391773344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391773499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391773518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391773519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex " "Parameter \"init_file\" = \"C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391773519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391773519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391773519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391773519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391773519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391773519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391773519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391773519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391773519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391773519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391773519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638391773519 ""}  } { { "db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638391773519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jeu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jeu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jeu1 " "Found entity 1: altsyncram_jeu1" {  } { { "db/altsyncram_jeu1.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/altsyncram_jeu1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391773628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391773628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jeu1 NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jeu1:auto_generated " "Elaborating entity \"altsyncram_jeu1\" for hierarchy \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jeu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391773629 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "NiosBase_onchip_memory2_0.hex 4096 10 " "Width of data items in \"NiosBase_onchip_memory2_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 4096 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 NiosBase_onchip_memory2_0.hex " "Data at line (2) of memory initialization file \"NiosBase_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" "" { Text "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1638391773773 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 NiosBase_onchip_memory2_0.hex " "Data at line (3) of memory initialization file \"NiosBase_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" "" { Text "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1638391773773 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 NiosBase_onchip_memory2_0.hex " "Data at line (4) of memory initialization file \"NiosBase_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" "" { Text "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1638391773773 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 NiosBase_onchip_memory2_0.hex " "Data at line (5) of memory initialization file \"NiosBase_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" "" { Text "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1638391773773 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 NiosBase_onchip_memory2_0.hex " "Data at line (6) of memory initialization file \"NiosBase_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" "" { Text "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1638391773773 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 NiosBase_onchip_memory2_0.hex " "Data at line (7) of memory initialization file \"NiosBase_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" "" { Text "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1638391773773 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 NiosBase_onchip_memory2_0.hex " "Data at line (8) of memory initialization file \"NiosBase_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" "" { Text "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1638391773773 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 NiosBase_onchip_memory2_0.hex " "Data at line (9) of memory initialization file \"NiosBase_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" "" { Text "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1638391773773 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 NiosBase_onchip_memory2_0.hex " "Data at line (10) of memory initialization file \"NiosBase_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" "" { Text "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1638391773773 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 NiosBase_onchip_memory2_0.hex " "Data at line (11) of memory initialization file \"NiosBase_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" "" { Text "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1638391773773 ""}  } { { "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" "" { Text "C:/intelProjects/nios_monitor/quartus/software/nios_monitor/mem_init/NiosBase_onchip_memory2_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1638391773773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391774646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391774646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jeu1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jeu1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_jeu1.tdf" "decode3" { Text "C:/intelProjects/nios_monitor/quartus/db/altsyncram_jeu1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391774648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391774729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391774729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jeu1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jeu1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_jeu1.tdf" "mux2" { Text "C:/intelProjects/nios_monitor/quartus/db/altsyncram_jeu1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391774730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_timer_0 NiosBase:u0\|NiosBase_timer_0:timer_0 " "Elaborating entity \"NiosBase_timer_0\" for hierarchy \"NiosBase:u0\|NiosBase_timer_0:timer_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "timer_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391774796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_timer_1 NiosBase:u0\|NiosBase_timer_1:timer_1 " "Elaborating entity \"NiosBase_timer_1\" for hierarchy \"NiosBase:u0\|NiosBase_timer_1:timer_1\"" {  } { { "db/ip/niosbase/niosbase.vhd" "timer_1" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391774827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_uart_0 NiosBase:u0\|NiosBase_uart_0:uart_0 " "Elaborating entity \"NiosBase_uart_0\" for hierarchy \"NiosBase:u0\|NiosBase_uart_0:uart_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "uart_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391774860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_uart_0_tx NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_tx:the_NiosBase_uart_0_tx " "Elaborating entity \"NiosBase_uart_0_tx\" for hierarchy \"NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_tx:the_NiosBase_uart_0_tx\"" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "the_NiosBase_uart_0_tx" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391774877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_uart_0_rx NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_rx:the_NiosBase_uart_0_rx " "Elaborating entity \"NiosBase_uart_0_rx\" for hierarchy \"NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_rx:the_NiosBase_uart_0_rx\"" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "the_NiosBase_uart_0_rx" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391774893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_uart_0_rx_stimulus_source NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_rx:the_NiosBase_uart_0_rx\|NiosBase_uart_0_rx_stimulus_source:the_NiosBase_uart_0_rx_stimulus_source " "Elaborating entity \"NiosBase_uart_0_rx_stimulus_source\" for hierarchy \"NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_rx:the_NiosBase_uart_0_rx\|NiosBase_uart_0_rx_stimulus_source:the_NiosBase_uart_0_rx_stimulus_source\"" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "the_NiosBase_uart_0_rx_stimulus_source" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391774913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_uart_0_regs NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_regs:the_NiosBase_uart_0_regs " "Elaborating entity \"NiosBase_uart_0_regs\" for hierarchy \"NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_regs:the_NiosBase_uart_0_regs\"" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "the_NiosBase_uart_0_regs" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391774925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0 NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NiosBase_mm_interconnect_0\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "mm_interconnect_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391774943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 2759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_rx_0_av_mm_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_rx_0_av_mm_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "dma_rx_0_av_mm_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 2823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 2887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i_reg32_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i_reg32_0_s1_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "i_reg32_0_s1_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 3719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 5080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 5161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_rx_0_av_mm_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_rx_0_av_mm_agent\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "dma_rx_0_av_mm_agent" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 5245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_rx_0_av_mm_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_rx_0_av_mm_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niosbase/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dma_rx_0_av_mm_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dma_rx_0_av_mm_agent_rsp_fifo\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "dma_rx_0_av_mm_agent_rsp_fifo" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 5286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_router NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router:router " "Elaborating entity \"NiosBase_mm_interconnect_0_router\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router:router\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "router" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 9552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_router_default_decode NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router:router\|NiosBase_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NiosBase_mm_interconnect_0_router_default_decode\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router:router\|NiosBase_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_router_002 NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NiosBase_mm_interconnect_0_router_002\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "router_002" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 9584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_router_002_default_decode NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router_002:router_002\|NiosBase_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NiosBase_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router_002:router_002\|NiosBase_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_cmd_demux NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NiosBase_mm_interconnect_0_cmd_demux\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 10349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391777999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_cmd_mux NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NiosBase_mm_interconnect_0_cmd_mux\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 10593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_rsp_demux NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NiosBase_mm_interconnect_0_rsp_demux\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 11398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_rsp_mux NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NiosBase_mm_interconnect_0_rsp_mux\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 12401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_mux.sv" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_avalon_st_adapter NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NiosBase_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 12651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NiosBase_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NiosBase_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NiosBase_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_irq_mapper NiosBase:u0\|NiosBase_irq_mapper:irq_mapper " "Elaborating entity \"NiosBase_irq_mapper\" for hierarchy \"NiosBase:u0\|NiosBase_irq_mapper:irq_mapper\"" {  } { { "db/ip/niosbase/niosbase.vhd" "irq_mapper" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosbase_rst_controller NiosBase:u0\|niosbase_rst_controller:rst_controller " "Elaborating entity \"niosbase_rst_controller\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller:rst_controller\"" {  } { { "db/ip/niosbase/niosbase.vhd" "rst_controller" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778872 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req niosbase_rst_controller.vhd(55) " "VHDL Signal Declaration warning at niosbase_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/niosbase/niosbase_rst_controller.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391778874 "|DE10_NANO|NiosBase:u0|niosbase_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosBase:u0\|niosbase_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/niosbase/niosbase_rst_controller.vhd" "rst_controller" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NiosBase:u0\|niosbase_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niosbase/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosbase_rst_controller NiosBase:u0\|niosbase_rst_controller:rst_controller_001 " "Elaborating entity \"niosbase_rst_controller\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller:rst_controller_001\"" {  } { { "db/ip/niosbase/niosbase.vhd" "rst_controller_001" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778913 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req niosbase_rst_controller.vhd(55) " "VHDL Signal Declaration warning at niosbase_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/niosbase/niosbase_rst_controller.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391778915 "|DE10_NANO|NiosBase:u0|niosbase_rst_controller:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosBase:u0\|niosbase_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/niosbase/niosbase_rst_controller.vhd" "rst_controller" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NiosBase:u0\|niosbase_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niosbase/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosbase_rst_controller_002 NiosBase:u0\|niosbase_rst_controller_002:rst_controller_002 " "Elaborating entity \"niosbase_rst_controller_002\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller_002:rst_controller_002\"" {  } { { "db/ip/niosbase/niosbase.vhd" "rst_controller_002" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosBase:u0\|niosbase_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/niosbase/niosbase_rst_controller_002.vhd" "rst_controller_002" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller_002.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pwm_gen_fsm pwm_gen_fsm:uut A:rtl " "Elaborating entity \"pwm_gen_fsm\" using architecture \"A:rtl\" for hierarchy \"pwm_gen_fsm:uut\"" {  } { { "../source/DE10_NANO.vhd" "uut" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 496 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391778982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb84 " "Found entity 1: altsyncram_gb84" {  } { { "db/altsyncram_gb84.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/altsyncram_gb84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391789091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391789091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391789406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391789406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391789541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391789541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kai " "Found entity 1: cntr_kai" {  } { { "db/cntr_kai.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cntr_kai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391789728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391789728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391789822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391789822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iti " "Found entity 1: cntr_iti" {  } { { "db/cntr_iti.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cntr_iti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391789942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391789942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391790084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391790084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391790164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391790164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391790269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391790269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391790350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391790350 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391790786 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638391791483 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.01.15:49:56 Progress: Loading sld78a6c0c4/alt_sld_fab_wrapper_hw.tcl " "2021.12.01.15:49:56 Progress: Loading sld78a6c0c4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391796396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391800601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391800755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391807338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391807470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391807603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391807772 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391807778 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391807779 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638391808488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld78a6c0c4/alt_sld_fab.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391808886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391808886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391809009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391809009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391809026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391809026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391809105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391809105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391809226 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391809226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391809226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638391809310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391809310 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "../ip/main_pll/main_pll_0002.v" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll/main_pll_0002.v" 91 0 0 } } { "../ip/main_pll.vhd" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll.vhd" 36 0 0 } } { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 258 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638391813247 "|DE10_NANO|main_pll:main_pll_inst|main_pll_0002:main_pll_inst|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638391813247 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638391813247 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638391823798 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391831703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "148 " "148 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638391838399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391839044 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelProjects/nios_monitor/quartus/DE10_NANO.map.smsg " "Generated suppressed messages file C:/intelProjects/nios_monitor/quartus/DE10_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391840674 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 245 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 245 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1638391843063 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "13 0 2 0 0 " "Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638391843319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638391843319 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1638391843971 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1638391843971 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1638391843992 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1638391843992 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1638391843992 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1638391843992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8042 " "Implemented 8042 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638391844696 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638391844696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7684 " "Implemented 7684 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638391844696 ""} { "Info" "ICUT_CUT_TM_RAMS" "330 " "Implemented 330 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638391844696 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1638391844696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638391844696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5262 " "Peak virtual memory: 5262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638391845030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 15:50:45 2021 " "Processing ended: Wed Dec 01 15:50:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638391845030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:03 " "Elapsed time: 00:04:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638391845030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:13 " "Total CPU time (on all processors): 00:06:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638391845030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638391845030 ""}
