;redcode
;assert 1
	SPL 0, <802
	CMP -209, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SLT #290, <1
	ADD #270, <-1
	ADD -210, 51
	ADD 210, 60
	CMP -1, <20
	SUB #-612, 1
	MOV @3, 0
	SUB @21, 100
	MOV -1, <-30
	SLT 20, 12
	CMP @-903, 20
	CMP @-127, 100
	ADD #270, <-1
	SUB #12, 201
	SUB 20, 12
	SUB -0, <0
	CMP @-127, 100
	SUB #-612, 1
	CMP -209, <-120
	DJN 100, 70
	CMP -209, <-120
	DJN 100, 70
	SUB -209, <-120
	DJN 100, 70
	CMP 20, 12
	SUB #12, 201
	SUB @-129, 100
	CMP <-902, -10
	SUB @-129, 100
	ADD #20, @100
	CMP <0, -4
	SPL -209, @-120
	SUB <0, -4
	SUB <0, -4
	SUB <0, -4
	SUB 20, 12
	SUB @-127, 100
	SUB <0, -4
	CMP -1, <20
	CMP -1, <20
	SUB @21, 100
	CMP 2, @10
	SUB -209, <-120
	SUB #-612, 1
	ADD 270, 60
	SUB -209, <-120
