// Seed: 4021075016
module module_0;
  union packed {
    logic id_1[-1 'h0 : 1] = 1;
    logic id_2;
    logic id_3 = 1;
    id_4 id_5;
    logic id_6;
  } id_7 = id_7.id_5;
  assign id_7.id_4 = id_7.id_5[(1) :-1] - -1;
  assign id_7 = 1'h0 || {id_7, 1};
endmodule
module module_1 #(
    parameter id_5 = 32'd36
) (
    output uwire id_0,
    output uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    output wor id_4,
    input wor _id_5,
    output uwire id_6,
    output uwire id_7
);
  wire [(  1  ) : id_5  +  id_5] id_9, id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
