From 660f065fbf3cfc1764970725bc174d2f7bd03b72 Mon Sep 17 00:00:00 2001
From: Punnaiah Choudary Kalluri <punnaia@xilinx.com>
Date: Mon, 7 Apr 2014 19:46:47 +0530
Subject: [PATCH 121/509] spi: zynq-qspi: Cleanup

https://github.com/analogdevicesinc/linux.git xcomm_zynq
commit 8b5e5060613880b8845a95b37a78f4e569ecb7fc

Add space after /* end of table */.
Correct alignment .

Signed-off-by: Punnaiah Choudary Kalluri <punnaia@xilinx.com>
Signed-off-by: Harini Katakam <harinik@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 drivers/spi/spi-zynq-qspi.c |   18 +++++++++---------
 1 files changed, 9 insertions(+), 9 deletions(-)

diff --git a/drivers/spi/spi-zynq-qspi.c b/drivers/spi/spi-zynq-qspi.c
index 5f9f755..a39094f 100644
--- a/drivers/spi/spi-zynq-qspi.c
+++ b/drivers/spi/spi-zynq-qspi.c
@@ -101,9 +101,9 @@
 
 #define ZYNQ_QSPI_LCFG_DUMMY_SHIFT	8
 
-#define ZYNQ_QSPI_FAST_READ_QOUT_CODE	0x6B	/* read instruction code */
-#define ZYNQ_QSPI_FIFO_DEPTH		63	/* FIFO depth in words */
-#define ZYNQ_QSPI_RX_THRESHOLD		32	/* Rx FIFO threshold level */
+#define ZYNQ_QSPI_FAST_READ_QOUT_CODE	0x6B /* read instruction code */
+#define ZYNQ_QSPI_FIFO_DEPTH		63 /* FIFO depth in words */
+#define ZYNQ_QSPI_RX_THRESHOLD		32 /* Rx FIFO threshold level */
 
 /*
  * The modebits configurable by the driver to make the SPI support different
@@ -130,7 +130,7 @@
  * @aperclk:		Pointer to the APER clock
  * @irq:		IRQ number
  * @config_reg_lock:	Lock used for accessing configuration register
- * @txbuf:		Pointer	to the TX buffer
+ * @txbuf:		Pointer to the TX buffer
  * @rxbuf:		Pointer to the RX buffer
  * @bytes_to_transfer:	Number of bytes left to transfer
  * @bytes_to_receive:	Number of bytes left to receive
@@ -419,8 +419,8 @@ static irqreturn_t zynq_qspi_irq(int irq, void *dev_id)
 	struct spi_master *master = dev_id;
 	struct zynq_qspi *xqspi = spi_master_get_devdata(master);
 	u32 intr_status;
-	u8 offset[3] =	{ZYNQ_QSPI_TXD_00_01_OFFSET, ZYNQ_QSPI_TXD_00_10_OFFSET,
-		ZYNQ_QSPI_TXD_00_11_OFFSET};
+	u8 offset[3] = {ZYNQ_QSPI_TXD_00_01_OFFSET, ZYNQ_QSPI_TXD_00_10_OFFSET,
+			ZYNQ_QSPI_TXD_00_11_OFFSET};
 	u32 rxcount;
 	u32 rxindex = 0;
 
@@ -755,7 +755,7 @@ MODULE_ALIAS("platform:" DRIVER_NAME);
 
 static struct of_device_id zynq_qspi_of_match[] = {
 	{ .compatible = "xlnx,zynq-qspi-1.0", },
-	{ /* end of table */}
+	{ /* end of table */ }
 };
 MODULE_DEVICE_TABLE(of, zynq_qspi_of_match);
 
@@ -763,8 +763,8 @@ MODULE_DEVICE_TABLE(of, zynq_qspi_of_match);
  * zynq_qspi_driver - This structure defines the QSPI platform driver
  */
 static struct platform_driver zynq_qspi_driver = {
-	.probe	= zynq_qspi_probe,
-	.remove	= zynq_qspi_remove,
+	.probe = zynq_qspi_probe,
+	.remove = zynq_qspi_remove,
 	.driver = {
 		.name = DRIVER_NAME,
 		.owner = THIS_MODULE,
-- 
1.7.5.4

