// Seed: 3926111640
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  input id_1;
  always @(posedge 1) begin
    id_3[""] <= 1'h0;
  end
  tri0  id_3;
  logic id_4;
endmodule
