
AVRA   Ver. 1.4.3 ATmega328P_uOS.asm Sat Feb 28 18:26:53 2026


         ; "$Id: ATmega328P_uOS.asm,v 1.25 2026/02/27 18:29:27 administrateur Exp $"
         
         ; - Projet: ATmega328P_uOS
         ;
         ; - r1.1: Continuite du projet 'ATmega328P_uOS_P1'
         ;         => Production sur Ubuntu-LinuxShop a partir des outils de Ubuntu-Dell + Sources...
         
         ; 2024/06/10 - Change 'rjmp uos_main_program' to 'jmp  0x0000' into 'ATmega328P_uOS_P4.sub' file
         ; 2024/06/17 - Add define 'USE_TABLES_WORDS' pour passage des tables de 'callback' en 'jmp'
         ;              => Facilite le codage en Langage C des ces tables ;-)
         ; 2024/06/21 - Add 'callback_init' method
         ; 2024/06/21 - Suppression du code inutilise pour gagner de la place
         ; 2024/06/22 - Suppression de 'REG_PORTB_OUT' au profit de 'UOS_G_PORTB_IMAGE'
         ; 2024/06/21 - Suppressions de 'REG_FLAGS_0' au profit de 'REG_TEMP_R24'
         ;              et 'REG_FLAGS_1' au profit de 'REG_TEMP_R25'
         ; 2024/10/07 - Suppression de '_uos_valid_address_range_2_from' en doublon de 'uos_tim1_compa_isr_program'
         ;              => Empeche la simulation du fait de 'uos_tim1_compa_isr_program' non referencee ;-(
         ;            - Ajustement a 100 uS exactement (Prise en compte de la mS a l'It suivante ;-)
         ;              => Cf. 'ATmega328P_uOS_P4.sub'
         ; 2024/10/09 - Insertion d'un 'nop' entre les labels definis a la meme adresse
         ; 2024/10/20   => Retour en arriere (acceptation des labels definis a la meme adresse ;-)
         
         ; 2025/08/20   => Reprise du projet 'P6' avec les ajouts de 'P7' (commande <f, ...)
         ; 2025/09/25   => Passage a 19200 bauds pour une utilisation avec le projet
         ;                 '/home/administrateur/Documents/Technique/Projects/Dev/UNO/SerialMonitor'
         
         ; 2026/01    - Reprise du projet 'ATmega328P_monitor_P8A' + reorganisation
         ;            - Suppression de l'appel a 'uos_print_blocking_string'
         ;            - Accueil du test leds en fond de tache
         ;              => TODO: Programmation de la flash pertubee a cause de la relance du code
         ;                       entrainant des erreurs d'ecriture ;-((
         
          .include		"m328Pdef.inc"              ; Labels and identifiers for ATmega328p
         ;***** THIS IS A MACHINE GENERATED FILE - DO NOT EDIT ********************
         ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
         ;*************************************************************************
         ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
         ;* 
         ;* Number            : AVR000
         ;* File Name         : "m328Pdef.inc"
         ;* Title             : Register/Bit Definitions for the ATmega328P
         ;* Date              : 2011-02-09
         ;* Version           : 2.35
         ;* Support E-mail    : avr@atmel.com
         ;* Target MCU        : ATmega328P
         ;* 
         ;* DESCRIPTION
         ;* When including this file in the assembly program file, all I/O register 
         ;* names and I/O register bit names appearing in the data book can be used.
         ;* In addition, the six registers forming the three data pointers X, Y and 
         ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
         ;* SRAM is also defined 
         ;* 
         ;* The Register names are represented by their hexadecimal address.
         ;* 
         ;* The Register Bit names are represented by their bit number (0-7).
         ;* 
         ;* Please observe the difference in using the bit names with instructions
         ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
         ;* (skip if bit in register set/cleared). The following example illustrates
         ;* this:
         ;* 
         ;* in    r16,PORTB             ;read PORTB latch
         ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
         ;* out   PORTB,r16             ;output to PORTB
         ;* 
         ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
         ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
         ;* rjmp  TOV0_is_set           ;jump if set
         ;* ...                         ;otherwise do something else
         ;*************************************************************************
         
          #ifndef _M328PDEF_INC_
          #define _M328PDEF_INC_
         
         
          #pragma partinc 0
         
         ; ***** SPECIFY DEVICE ***************************************************
          .device ATmega328P
          #pragma AVRPART ADMIN PART_NAME ATmega328P
          .equ	SIGNATURE_000	= 0x1e
          .equ	SIGNATURE_001	= 0x95
          .equ	SIGNATURE_002	= 0x0f
         
          #pragma AVRPART CORE CORE_VERSION V2E
         
         
         ; ***** I/O REGISTER DEFINITIONS *****************************************
         ; NOTE:
         ; Definitions marked "MEMORY MAPPED"are extended I/O ports
         ; and cannot be used with IN/OUT instructions
          .equ	UDR0	= 0xc6	; MEMORY MAPPED
          .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
          .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
          .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
          .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
          .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
          .equ	TWAMR	= 0xbd	; MEMORY MAPPED
          .equ	TWCR	= 0xbc	; MEMORY MAPPED
          .equ	TWDR	= 0xbb	; MEMORY MAPPED
          .equ	TWAR	= 0xba	; MEMORY MAPPED
          .equ	TWSR	= 0xb9	; MEMORY MAPPED
          .equ	TWBR	= 0xb8	; MEMORY MAPPED
          .equ	ASSR	= 0xb6	; MEMORY MAPPED
          .equ	OCR2B	= 0xb4	; MEMORY MAPPED
          .equ	OCR2A	= 0xb3	; MEMORY MAPPED
          .equ	TCNT2	= 0xb2	; MEMORY MAPPED
          .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
          .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
          .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
          .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
          .equ	OCR1AL	= 0x88	; MEMORY MAPPED
          .equ	OCR1AH	= 0x89	; MEMORY MAPPED
          .equ	ICR1L	= 0x86	; MEMORY MAPPED
          .equ	ICR1H	= 0x87	; MEMORY MAPPED
          .equ	TCNT1L	= 0x84	; MEMORY MAPPED
          .equ	TCNT1H	= 0x85	; MEMORY MAPPED
          .equ	TCCR1C	= 0x82	; MEMORY MAPPED
          .equ	TCCR1B	= 0x81	; MEMORY MAPPED
          .equ	TCCR1A	= 0x80	; MEMORY MAPPED
          .equ	DIDR1	= 0x7f	; MEMORY MAPPED
          .equ	DIDR0	= 0x7e	; MEMORY MAPPED
          .equ	ADMUX	= 0x7c	; MEMORY MAPPED
          .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
          .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
          .equ	ADCH	= 0x79	; MEMORY MAPPED
          .equ	ADCL	= 0x78	; MEMORY MAPPED
          .equ	TIMSK2	= 0x70	; MEMORY MAPPED
          .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
          .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
          .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
          .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
          .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
          .equ	EICRA	= 0x69	; MEMORY MAPPED
          .equ	PCICR	= 0x68	; MEMORY MAPPED
          .equ	OSCCAL	= 0x66	; MEMORY MAPPED
          .equ	PRR	= 0x64	; MEMORY MAPPED
          .equ	CLKPR	= 0x61	; MEMORY MAPPED
          .equ	WDTCSR	= 0x60	; MEMORY MAPPED
          .equ	SREG	= 0x3f
          .equ	SPL	= 0x3d
          .equ	SPH	= 0x3e
          .equ	SPMCSR	= 0x37
          .equ	MCUCR	= 0x35
          .equ	MCUSR	= 0x34
          .equ	SMCR	= 0x33
          .equ	ACSR	= 0x30
          .equ	SPDR	= 0x2e
          .equ	SPSR	= 0x2d
          .equ	SPCR	= 0x2c
          .equ	GPIOR2	= 0x2b
          .equ	GPIOR1	= 0x2a
          .equ	OCR0B	= 0x28
          .equ	OCR0A	= 0x27
          .equ	TCNT0	= 0x26
          .equ	TCCR0B	= 0x25
          .equ	TCCR0A	= 0x24
          .equ	GTCCR	= 0x23
          .equ	EEARH	= 0x22
          .equ	EEARL	= 0x21
          .equ	EEDR	= 0x20
          .equ	EECR	= 0x1f
          .equ	GPIOR0	= 0x1e
          .equ	EIMSK	= 0x1d
          .equ	EIFR	= 0x1c
          .equ	PCIFR	= 0x1b
          .equ	TIFR2	= 0x17
          .equ	TIFR1	= 0x16
          .equ	TIFR0	= 0x15
          .equ	PORTD	= 0x0b
          .equ	DDRD	= 0x0a
          .equ	PIND	= 0x09
          .equ	PORTC	= 0x08
          .equ	DDRC	= 0x07
          .equ	PINC	= 0x06
          .equ	PORTB	= 0x05
          .equ	DDRB	= 0x04
          .equ	PINB	= 0x03
         
         
         ; ***** BIT DEFINITIONS **************************************************
         
         ; ***** USART0 ***********************
         ; UDR0 - USART I/O Data Register
          .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
          .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
          .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
          .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
          .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
          .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
          .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
          .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
         
         ; UCSR0A - USART Control and Status Register A
          .equ	MPCM0	= 0	; Multi-processor Communication Mode
          .equ	U2X0	= 1	; Double the USART transmission speed
          .equ	UPE0	= 2	; Parity Error
          .equ	DOR0	= 3	; Data overRun
          .equ	FE0	= 4	; Framing Error
          .equ	UDRE0	= 5	; USART Data Register Empty
          .equ	TXC0	= 6	; USART Transmitt Complete
          .equ	RXC0	= 7	; USART Receive Complete
         
         ; UCSR0B - USART Control and Status Register B
          .equ	TXB80	= 0	; Transmit Data Bit 8
          .equ	RXB80	= 1	; Receive Data Bit 8
          .equ	UCSZ02	= 2	; Character Size
          .equ	TXEN0	= 3	; Transmitter Enable
          .equ	RXEN0	= 4	; Receiver Enable
          .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
          .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
          .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
         
         ; UCSR0C - USART Control and Status Register C
          .equ	UCPOL0	= 0	; Clock Polarity
          .equ	UCSZ00	= 1	; Character Size
          .equ	UCPHA0	= UCSZ00	; For compatibility
          .equ	UCSZ01	= 2	; Character Size
          .equ	UDORD0	= UCSZ01	; For compatibility
          .equ	USBS0	= 3	; Stop Bit Select
          .equ	UPM00	= 4	; Parity Mode Bit 0
          .equ	UPM01	= 5	; Parity Mode Bit 1
          .equ	UMSEL00	= 6	; USART Mode Select
          .equ	UMSEL0	= UMSEL00	; For compatibility
          .equ	UMSEL01	= 7	; USART Mode Select
          .equ	UMSEL1	= UMSEL01	; For compatibility
         
         ; UBRR0H - USART Baud Rate Register High Byte
          .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
          .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
          .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
          .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
         
         ; UBRR0L - USART Baud Rate Register Low Byte
          .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
          .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
          .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
          .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
          .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
          .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
          .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
          .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
         
         
         ; ***** TWI **************************
         ; TWAMR - TWI (Slave) Address Mask Register
          .equ	TWAM0	= 1	; 
          .equ	TWAMR0	= TWAM0	; For compatibility
          .equ	TWAM1	= 2	; 
          .equ	TWAMR1	= TWAM1	; For compatibility
          .equ	TWAM2	= 3	; 
          .equ	TWAMR2	= TWAM2	; For compatibility
          .equ	TWAM3	= 4	; 
          .equ	TWAMR3	= TWAM3	; For compatibility
          .equ	TWAM4	= 5	; 
          .equ	TWAMR4	= TWAM4	; For compatibility
          .equ	TWAM5	= 6	; 
          .equ	TWAMR5	= TWAM5	; For compatibility
          .equ	TWAM6	= 7	; 
          .equ	TWAMR6	= TWAM6	; For compatibility
         
         ; TWBR - TWI Bit Rate register
          .equ	TWBR0	= 0	; 
          .equ	TWBR1	= 1	; 
          .equ	TWBR2	= 2	; 
          .equ	TWBR3	= 3	; 
          .equ	TWBR4	= 4	; 
          .equ	TWBR5	= 5	; 
          .equ	TWBR6	= 6	; 
          .equ	TWBR7	= 7	; 
         
         ; TWCR - TWI Control Register
          .equ	TWIE	= 0	; TWI Interrupt Enable
          .equ	TWEN	= 2	; TWI Enable Bit
          .equ	TWWC	= 3	; TWI Write Collition Flag
          .equ	TWSTO	= 4	; TWI Stop Condition Bit
          .equ	TWSTA	= 5	; TWI Start Condition Bit
          .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
          .equ	TWINT	= 7	; TWI Interrupt Flag
         
         ; TWSR - TWI Status Register
          .equ	TWPS0	= 0	; TWI Prescaler
          .equ	TWPS1	= 1	; TWI Prescaler
          .equ	TWS3	= 3	; TWI Status
          .equ	TWS4	= 4	; TWI Status
          .equ	TWS5	= 5	; TWI Status
          .equ	TWS6	= 6	; TWI Status
          .equ	TWS7	= 7	; TWI Status
         
         ; TWDR - TWI Data register
          .equ	TWD0	= 0	; TWI Data Register Bit 0
          .equ	TWD1	= 1	; TWI Data Register Bit 1
          .equ	TWD2	= 2	; TWI Data Register Bit 2
          .equ	TWD3	= 3	; TWI Data Register Bit 3
          .equ	TWD4	= 4	; TWI Data Register Bit 4
          .equ	TWD5	= 5	; TWI Data Register Bit 5
          .equ	TWD6	= 6	; TWI Data Register Bit 6
          .equ	TWD7	= 7	; TWI Data Register Bit 7
         
         ; TWAR - TWI (Slave) Address register
          .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
          .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
          .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
          .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
          .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
          .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
          .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
          .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
         
         
         ; ***** TIMER_COUNTER_1 **************
         ; TIMSK1 - Timer/Counter Interrupt Mask Register
          .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
          .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
          .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
          .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
         
         ; TIFR1 - Timer/Counter Interrupt Flag register
          .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
          .equ	OCF1A	= 1	; Output Compare Flag 1A
          .equ	OCF1B	= 2	; Output Compare Flag 1B
          .equ	ICF1	= 5	; Input Capture Flag 1
         
         ; TCCR1A - Timer/Counter1 Control Register A
          .equ	WGM10	= 0	; Waveform Generation Mode
          .equ	WGM11	= 1	; Waveform Generation Mode
          .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
          .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
          .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
          .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
         
         ; TCCR1B - Timer/Counter1 Control Register B
          .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
          .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
          .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
          .equ	WGM12	= 3	; Waveform Generation Mode
          .equ	WGM13	= 4	; Waveform Generation Mode
          .equ	ICES1	= 6	; Input Capture 1 Edge Select
          .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
         
         ; TCCR1C - Timer/Counter1 Control Register C
          .equ	FOC1B	= 6	; 
          .equ	FOC1A	= 7	; 
         
         ; GTCCR - General Timer/Counter Control Register
          .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
          .equ	TSM	= 7	; Timer/Counter Synchronization Mode
         
         
         ; ***** TIMER_COUNTER_2 **************
         ; TIMSK2 - Timer/Counter Interrupt Mask register
          .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
          .equ	TOIE2A	= TOIE2	; For compatibility
          .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
          .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
         
         ; TIFR2 - Timer/Counter Interrupt Flag Register
          .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
          .equ	OCF2A	= 1	; Output Compare Flag 2A
          .equ	OCF2B	= 2	; Output Compare Flag 2B
         
         ; TCCR2A - Timer/Counter2 Control Register A
          .equ	WGM20	= 0	; Waveform Genration Mode
          .equ	WGM21	= 1	; Waveform Genration Mode
          .equ	COM2B0	= 4	; Compare Output Mode bit 0
          .equ	COM2B1	= 5	; Compare Output Mode bit 1
          .equ	COM2A0	= 6	; Compare Output Mode bit 1
          .equ	COM2A1	= 7	; Compare Output Mode bit 1
         
         ; TCCR2B - Timer/Counter2 Control Register B
          .equ	CS20	= 0	; Clock Select bit 0
          .equ	CS21	= 1	; Clock Select bit 1
          .equ	CS22	= 2	; Clock Select bit 2
          .equ	WGM22	= 3	; Waveform Generation Mode
          .equ	FOC2B	= 6	; Force Output Compare B
          .equ	FOC2A	= 7	; Force Output Compare A
         
         ; TCNT2 - Timer/Counter2
          .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
          .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
          .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
          .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
          .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
          .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
          .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
          .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
         
         ; OCR2A - Timer/Counter2 Output Compare Register A
          .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
          .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
          .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
          .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
          .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
          .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
          .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
          .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
         
         ; OCR2B - Timer/Counter2 Output Compare Register B
          .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
          .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
          .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
          .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
          .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
          .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
          .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
          .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
         
         ; ASSR - Asynchronous Status Register
          .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
          .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
          .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
          .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
          .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
          .equ	AS2	= 5	; Asynchronous Timer/Counter2
          .equ	EXCLK	= 6	; Enable External Clock Input
         
         ; GTCCR - General Timer Counter Control register
          .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
          .equ	PSR2	= PSRASY	; For compatibility
         ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
         
         
         ; ***** AD_CONVERTER *****************
         ; ADMUX - The ADC multiplexer Selection Register
          .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
          .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
          .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
          .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
          .equ	ADLAR	= 5	; Left Adjust Result
          .equ	REFS0	= 6	; Reference Selection Bit 0
          .equ	REFS1	= 7	; Reference Selection Bit 1
         
         ; ADCSRA - The ADC Control and Status register A
          .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
          .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
          .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
          .equ	ADIE	= 3	; ADC Interrupt Enable
          .equ	ADIF	= 4	; ADC Interrupt Flag
          .equ	ADATE	= 5	; ADC  Auto Trigger Enable
          .equ	ADSC	= 6	; ADC Start Conversion
          .equ	ADEN	= 7	; ADC Enable
         
         ; ADCSRB - The ADC Control and Status register B
          .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
          .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
          .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
          .equ	ACME	= 6	; 
         
         ; ADCH - ADC Data Register High Byte
          .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
          .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
          .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
          .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
          .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
          .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
          .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
          .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
         
         ; ADCL - ADC Data Register Low Byte
          .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
          .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
          .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
          .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
          .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
          .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
          .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
          .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
         
         ; DIDR0 - Digital Input Disable Register
          .equ	ADC0D	= 0	; 
          .equ	ADC1D	= 1	; 
          .equ	ADC2D	= 2	; 
          .equ	ADC3D	= 3	; 
          .equ	ADC4D	= 4	; 
          .equ	ADC5D	= 5	; 
         
         
         ; ***** ANALOG_COMPARATOR ************
         ; ACSR - Analog Comparator Control And Status Register
          .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
          .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
          .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
          .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
          .equ	ACI	= 4	; Analog Comparator Interrupt Flag
          .equ	ACO	= 5	; Analog Compare Output
          .equ	ACBG	= 6	; Analog Comparator Bandgap Select
          .equ	ACD	= 7	; Analog Comparator Disable
         
         ; DIDR1 - Digital Input Disable Register 1
          .equ	AIN0D	= 0	; AIN0 Digital Input Disable
          .equ	AIN1D	= 1	; AIN1 Digital Input Disable
         
         
         ; ***** PORTB ************************
         ; PORTB - Port B Data Register
          .equ	PORTB0	= 0	; Port B Data Register bit 0
          .equ	PB0	= 0	; For compatibility
          .equ	PORTB1	= 1	; Port B Data Register bit 1
          .equ	PB1	= 1	; For compatibility
          .equ	PORTB2	= 2	; Port B Data Register bit 2
          .equ	PB2	= 2	; For compatibility
          .equ	PORTB3	= 3	; Port B Data Register bit 3
          .equ	PB3	= 3	; For compatibility
          .equ	PORTB4	= 4	; Port B Data Register bit 4
          .equ	PB4	= 4	; For compatibility
          .equ	PORTB5	= 5	; Port B Data Register bit 5
          .equ	PB5	= 5	; For compatibility
          .equ	PORTB6	= 6	; Port B Data Register bit 6
          .equ	PB6	= 6	; For compatibility
          .equ	PORTB7	= 7	; Port B Data Register bit 7
          .equ	PB7	= 7	; For compatibility
         
         ; DDRB - Port B Data Direction Register
          .equ	DDB0	= 0	; Port B Data Direction Register bit 0
          .equ	DDB1	= 1	; Port B Data Direction Register bit 1
          .equ	DDB2	= 2	; Port B Data Direction Register bit 2
          .equ	DDB3	= 3	; Port B Data Direction Register bit 3
          .equ	DDB4	= 4	; Port B Data Direction Register bit 4
          .equ	DDB5	= 5	; Port B Data Direction Register bit 5
          .equ	DDB6	= 6	; Port B Data Direction Register bit 6
          .equ	DDB7	= 7	; Port B Data Direction Register bit 7
         
         ; PINB - Port B Input Pins
          .equ	PINB0	= 0	; Port B Input Pins bit 0
          .equ	PINB1	= 1	; Port B Input Pins bit 1
          .equ	PINB2	= 2	; Port B Input Pins bit 2
          .equ	PINB3	= 3	; Port B Input Pins bit 3
          .equ	PINB4	= 4	; Port B Input Pins bit 4
          .equ	PINB5	= 5	; Port B Input Pins bit 5
          .equ	PINB6	= 6	; Port B Input Pins bit 6
          .equ	PINB7	= 7	; Port B Input Pins bit 7
         
         
         ; ***** PORTC ************************
         ; PORTC - Port C Data Register
          .equ	PORTC0	= 0	; Port C Data Register bit 0
          .equ	PC0	= 0	; For compatibility
          .equ	PORTC1	= 1	; Port C Data Register bit 1
          .equ	PC1	= 1	; For compatibility
          .equ	PORTC2	= 2	; Port C Data Register bit 2
          .equ	PC2	= 2	; For compatibility
          .equ	PORTC3	= 3	; Port C Data Register bit 3
          .equ	PC3	= 3	; For compatibility
          .equ	PORTC4	= 4	; Port C Data Register bit 4
          .equ	PC4	= 4	; For compatibility
          .equ	PORTC5	= 5	; Port C Data Register bit 5
          .equ	PC5	= 5	; For compatibility
          .equ	PORTC6	= 6	; Port C Data Register bit 6
          .equ	PC6	= 6	; For compatibility
         
         ; DDRC - Port C Data Direction Register
          .equ	DDC0	= 0	; Port C Data Direction Register bit 0
          .equ	DDC1	= 1	; Port C Data Direction Register bit 1
          .equ	DDC2	= 2	; Port C Data Direction Register bit 2
          .equ	DDC3	= 3	; Port C Data Direction Register bit 3
          .equ	DDC4	= 4	; Port C Data Direction Register bit 4
          .equ	DDC5	= 5	; Port C Data Direction Register bit 5
          .equ	DDC6	= 6	; Port C Data Direction Register bit 6
         
         ; PINC - Port C Input Pins
          .equ	PINC0	= 0	; Port C Input Pins bit 0
          .equ	PINC1	= 1	; Port C Input Pins bit 1
          .equ	PINC2	= 2	; Port C Input Pins bit 2
          .equ	PINC3	= 3	; Port C Input Pins bit 3
          .equ	PINC4	= 4	; Port C Input Pins bit 4
          .equ	PINC5	= 5	; Port C Input Pins bit 5
          .equ	PINC6	= 6	; Port C Input Pins bit 6
         
         
         ; ***** PORTD ************************
         ; PORTD - Port D Data Register
          .equ	PORTD0	= 0	; Port D Data Register bit 0
          .equ	PD0	= 0	; For compatibility
          .equ	PORTD1	= 1	; Port D Data Register bit 1
          .equ	PD1	= 1	; For compatibility
          .equ	PORTD2	= 2	; Port D Data Register bit 2
          .equ	PD2	= 2	; For compatibility
          .equ	PORTD3	= 3	; Port D Data Register bit 3
          .equ	PD3	= 3	; For compatibility
          .equ	PORTD4	= 4	; Port D Data Register bit 4
          .equ	PD4	= 4	; For compatibility
          .equ	PORTD5	= 5	; Port D Data Register bit 5
          .equ	PD5	= 5	; For compatibility
          .equ	PORTD6	= 6	; Port D Data Register bit 6
          .equ	PD6	= 6	; For compatibility
          .equ	PORTD7	= 7	; Port D Data Register bit 7
          .equ	PD7	= 7	; For compatibility
         
         ; DDRD - Port D Data Direction Register
          .equ	DDD0	= 0	; Port D Data Direction Register bit 0
          .equ	DDD1	= 1	; Port D Data Direction Register bit 1
          .equ	DDD2	= 2	; Port D Data Direction Register bit 2
          .equ	DDD3	= 3	; Port D Data Direction Register bit 3
          .equ	DDD4	= 4	; Port D Data Direction Register bit 4
          .equ	DDD5	= 5	; Port D Data Direction Register bit 5
          .equ	DDD6	= 6	; Port D Data Direction Register bit 6
          .equ	DDD7	= 7	; Port D Data Direction Register bit 7
         
         ; PIND - Port D Input Pins
          .equ	PIND0	= 0	; Port D Input Pins bit 0
          .equ	PIND1	= 1	; Port D Input Pins bit 1
          .equ	PIND2	= 2	; Port D Input Pins bit 2
          .equ	PIND3	= 3	; Port D Input Pins bit 3
          .equ	PIND4	= 4	; Port D Input Pins bit 4
          .equ	PIND5	= 5	; Port D Input Pins bit 5
          .equ	PIND6	= 6	; Port D Input Pins bit 6
          .equ	PIND7	= 7	; Port D Input Pins bit 7
         
         
         ; ***** TIMER_COUNTER_0 **************
         ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
          .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
          .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
          .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
         
         ; TIFR0 - Timer/Counter0 Interrupt Flag register
          .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
          .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
          .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
         
         ; TCCR0A - Timer/Counter  Control Register A
          .equ	WGM00	= 0	; Waveform Generation Mode
          .equ	WGM01	= 1	; Waveform Generation Mode
          .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
          .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
          .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
          .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
         
         ; TCCR0B - Timer/Counter Control Register B
          .equ	CS00	= 0	; Clock Select
          .equ	CS01	= 1	; Clock Select
          .equ	CS02	= 2	; Clock Select
          .equ	WGM02	= 3	; 
          .equ	FOC0B	= 6	; Force Output Compare B
          .equ	FOC0A	= 7	; Force Output Compare A
         
         ; TCNT0 - Timer/Counter0
          .equ	TCNT0_0	= 0	; 
          .equ	TCNT0_1	= 1	; 
          .equ	TCNT0_2	= 2	; 
          .equ	TCNT0_3	= 3	; 
          .equ	TCNT0_4	= 4	; 
          .equ	TCNT0_5	= 5	; 
          .equ	TCNT0_6	= 6	; 
          .equ	TCNT0_7	= 7	; 
         
         ; OCR0A - Timer/Counter0 Output Compare Register
          .equ	OCR0A_0	= 0	; 
          .equ	OCR0A_1	= 1	; 
          .equ	OCR0A_2	= 2	; 
          .equ	OCR0A_3	= 3	; 
          .equ	OCR0A_4	= 4	; 
          .equ	OCR0A_5	= 5	; 
          .equ	OCR0A_6	= 6	; 
          .equ	OCR0A_7	= 7	; 
         
         ; OCR0B - Timer/Counter0 Output Compare Register
          .equ	OCR0B_0	= 0	; 
          .equ	OCR0B_1	= 1	; 
          .equ	OCR0B_2	= 2	; 
          .equ	OCR0B_3	= 3	; 
          .equ	OCR0B_4	= 4	; 
          .equ	OCR0B_5	= 5	; 
          .equ	OCR0B_6	= 6	; 
          .equ	OCR0B_7	= 7	; 
         
         ; GTCCR - General Timer/Counter Control Register
         ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
          .equ	PSR10	= PSRSYNC	; For compatibility
         ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
         
         
         ; ***** EXTERNAL_INTERRUPT ***********
         ; EICRA - External Interrupt Control Register
          .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
          .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
          .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
          .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
         
         ; EIMSK - External Interrupt Mask Register
          .equ	INT0	= 0	; External Interrupt Request 0 Enable
          .equ	INT1	= 1	; External Interrupt Request 1 Enable
         
         ; EIFR - External Interrupt Flag Register
          .equ	INTF0	= 0	; External Interrupt Flag 0
          .equ	INTF1	= 1	; External Interrupt Flag 1
         
         ; PCICR - Pin Change Interrupt Control Register
          .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
          .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
          .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
         
         ; PCMSK2 - Pin Change Mask Register 2
          .equ	PCINT16	= 0	; Pin Change Enable Mask 16
          .equ	PCINT17	= 1	; Pin Change Enable Mask 17
          .equ	PCINT18	= 2	; Pin Change Enable Mask 18
          .equ	PCINT19	= 3	; Pin Change Enable Mask 19
          .equ	PCINT20	= 4	; Pin Change Enable Mask 20
          .equ	PCINT21	= 5	; Pin Change Enable Mask 21
          .equ	PCINT22	= 6	; Pin Change Enable Mask 22
          .equ	PCINT23	= 7	; Pin Change Enable Mask 23
         
         ; PCMSK1 - Pin Change Mask Register 1
          .equ	PCINT8	= 0	; Pin Change Enable Mask 8
          .equ	PCINT9	= 1	; Pin Change Enable Mask 9
          .equ	PCINT10	= 2	; Pin Change Enable Mask 10
          .equ	PCINT11	= 3	; Pin Change Enable Mask 11
          .equ	PCINT12	= 4	; Pin Change Enable Mask 12
          .equ	PCINT13	= 5	; Pin Change Enable Mask 13
          .equ	PCINT14	= 6	; Pin Change Enable Mask 14
         
         ; PCMSK0 - Pin Change Mask Register 0
          .equ	PCINT0	= 0	; Pin Change Enable Mask 0
          .equ	PCINT1	= 1	; Pin Change Enable Mask 1
          .equ	PCINT2	= 2	; Pin Change Enable Mask 2
          .equ	PCINT3	= 3	; Pin Change Enable Mask 3
          .equ	PCINT4	= 4	; Pin Change Enable Mask 4
          .equ	PCINT5	= 5	; Pin Change Enable Mask 5
          .equ	PCINT6	= 6	; Pin Change Enable Mask 6
          .equ	PCINT7	= 7	; Pin Change Enable Mask 7
         
         ; PCIFR - Pin Change Interrupt Flag Register
          .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
          .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
          .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
         
         
         ; ***** SPI **************************
         ; SPDR - SPI Data Register
          .equ	SPDR0	= 0	; SPI Data Register bit 0
          .equ	SPDR1	= 1	; SPI Data Register bit 1
          .equ	SPDR2	= 2	; SPI Data Register bit 2
          .equ	SPDR3	= 3	; SPI Data Register bit 3
          .equ	SPDR4	= 4	; SPI Data Register bit 4
          .equ	SPDR5	= 5	; SPI Data Register bit 5
          .equ	SPDR6	= 6	; SPI Data Register bit 6
          .equ	SPDR7	= 7	; SPI Data Register bit 7
         
         ; SPSR - SPI Status Register
          .equ	SPI2X	= 0	; Double SPI Speed Bit
          .equ	WCOL	= 6	; Write Collision Flag
          .equ	SPIF	= 7	; SPI Interrupt Flag
         
         ; SPCR - SPI Control Register
          .equ	SPR0	= 0	; SPI Clock Rate Select 0
          .equ	SPR1	= 1	; SPI Clock Rate Select 1
          .equ	CPHA	= 2	; Clock Phase
          .equ	CPOL	= 3	; Clock polarity
          .equ	MSTR	= 4	; Master/Slave Select
          .equ	DORD	= 5	; Data Order
          .equ	SPE	= 6	; SPI Enable
          .equ	SPIE	= 7	; SPI Interrupt Enable
         
         
         ; ***** WATCHDOG *********************
         ; WDTCSR - Watchdog Timer Control Register
          .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
          .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
          .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
          .equ	WDE	= 3	; Watch Dog Enable
          .equ	WDCE	= 4	; Watchdog Change Enable
          .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
          .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
          .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
         
         
         ; ***** CPU **************************
         ; SREG - Status Register
          .equ	SREG_C	= 0	; Carry Flag
          .equ	SREG_Z	= 1	; Zero Flag
          .equ	SREG_N	= 2	; Negative Flag
          .equ	SREG_V	= 3	; Two's Complement Overflow Flag
          .equ	SREG_S	= 4	; Sign Bit
          .equ	SREG_H	= 5	; Half Carry Flag
          .equ	SREG_T	= 6	; Bit Copy Storage
          .equ	SREG_I	= 7	; Global Interrupt Enable
         
         ; OSCCAL - Oscillator Calibration Value
          .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
          .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
          .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
          .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
          .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
          .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
          .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
          .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
         
         ; CLKPR - Clock Prescale Register
          .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
          .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
          .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
          .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
          .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
         
         ; SPMCSR - Store Program Memory Control and Status Register
          .equ	SELFPRGEN = 0	; Added for backwards compatibility
          .equ	SPMEN	= 0	; Store Program Memory
          .equ	PGERS	= 1	; Page Erase
          .equ	PGWRT	= 2	; Page Write
          .equ	BLBSET	= 3	; Boot Lock Bit Set
          .equ	RWWSRE	= 4	; Read-While-Write section read enable
          .equ	SIGRD	= 5	; Signature Row Read
          .equ	RWWSB	= 6	; Read-While-Write Section Busy
          .equ	SPMIE	= 7	; SPM Interrupt Enable
         
         ; MCUCR - MCU Control Register
          .equ	IVCE	= 0	; 
          .equ	IVSEL	= 1	; 
          .equ	PUD	= 4	; 
          .equ	BODSE	= 5	; BOD Sleep Enable
          .equ	BODS	= 6	; BOD Sleep
         
         ; MCUSR - MCU Status Register
          .equ	PORF	= 0	; Power-on reset flag
          .equ	EXTRF	= 1	; External Reset Flag
          .equ	EXTREF	= EXTRF	; For compatibility
          .equ	BORF	= 2	; Brown-out Reset Flag
          .equ	WDRF	= 3	; Watchdog Reset Flag
         
         ; SMCR - Sleep Mode Control Register
          .equ	SE	= 0	; Sleep Enable
          .equ	SM0	= 1	; Sleep Mode Select Bit 0
          .equ	SM1	= 2	; Sleep Mode Select Bit 1
          .equ	SM2	= 3	; Sleep Mode Select Bit 2
         
         ; GPIOR2 - General Purpose I/O Register 2
          .equ	GPIOR20	= 0	; 
          .equ	GPIOR21	= 1	; 
          .equ	GPIOR22	= 2	; 
          .equ	GPIOR23	= 3	; 
          .equ	GPIOR24	= 4	; 
          .equ	GPIOR25	= 5	; 
          .equ	GPIOR26	= 6	; 
          .equ	GPIOR27	= 7	; 
         
         ; GPIOR1 - General Purpose I/O Register 1
          .equ	GPIOR10	= 0	; 
          .equ	GPIOR11	= 1	; 
          .equ	GPIOR12	= 2	; 
          .equ	GPIOR13	= 3	; 
          .equ	GPIOR14	= 4	; 
          .equ	GPIOR15	= 5	; 
          .equ	GPIOR16	= 6	; 
          .equ	GPIOR17	= 7	; 
         
         ; GPIOR0 - General Purpose I/O Register 0
          .equ	GPIOR00	= 0	; 
          .equ	GPIOR01	= 1	; 
          .equ	GPIOR02	= 2	; 
          .equ	GPIOR03	= 3	; 
          .equ	GPIOR04	= 4	; 
          .equ	GPIOR05	= 5	; 
          .equ	GPIOR06	= 6	; 
          .equ	GPIOR07	= 7	; 
         
         ; PRR - Power Reduction Register
          .equ	PRADC	= 0	; Power Reduction ADC
          .equ	PRUSART0	= 1	; Power Reduction USART
          .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
          .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
          .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
          .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
          .equ	PRTWI	= 7	; Power Reduction TWI
         
         
         ; ***** EEPROM ***********************
         ; EEARL - EEPROM Address Register Low Byte
          .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
          .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
          .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
          .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
          .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
          .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
          .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
          .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
         
         ; EEARH - EEPROM Address Register High Byte
          .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
          .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
         
         ; EEDR - EEPROM Data Register
          .equ	EEDR0	= 0	; EEPROM Data Register bit 0
          .equ	EEDR1	= 1	; EEPROM Data Register bit 1
          .equ	EEDR2	= 2	; EEPROM Data Register bit 2
          .equ	EEDR3	= 3	; EEPROM Data Register bit 3
          .equ	EEDR4	= 4	; EEPROM Data Register bit 4
          .equ	EEDR5	= 5	; EEPROM Data Register bit 5
          .equ	EEDR6	= 6	; EEPROM Data Register bit 6
          .equ	EEDR7	= 7	; EEPROM Data Register bit 7
         
         ; EECR - EEPROM Control Register
          .equ	EERE	= 0	; EEPROM Read Enable
          .equ	EEPE	= 1	; EEPROM Write Enable
          .equ	EEMPE	= 2	; EEPROM Master Write Enable
          .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
          .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
          .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
         
         
         
         ; ***** LOCKSBITS ********************************************************
          .equ	LB1	= 0	; Lock bit
          .equ	LB2	= 1	; Lock bit
          .equ	BLB01	= 2	; Boot Lock bit
          .equ	BLB02	= 3	; Boot Lock bit
          .equ	BLB11	= 4	; Boot lock bit
          .equ	BLB12	= 5	; Boot lock bit
         
         
         ; ***** FUSES ************************************************************
         ; LOW fuse bits
          .equ	CKSEL0	= 0	; Select Clock Source
          .equ	CKSEL1	= 1	; Select Clock Source
          .equ	CKSEL2	= 2	; Select Clock Source
          .equ	CKSEL3	= 3	; Select Clock Source
          .equ	SUT0	= 4	; Select start-up time
          .equ	SUT1	= 5	; Select start-up time
          .equ	CKOUT	= 6	; Clock output
          .equ	CKDIV8	= 7	; Divide clock by 8
         
         ; HIGH fuse bits
          .equ	BOOTRST	= 0	; Select reset vector
          .equ	BOOTSZ0	= 1	; Select boot size
          .equ	BOOTSZ1	= 2	; Select boot size
          .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
          .equ	WDTON	= 4	; Watchdog Timer Always On
          .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
          .equ	DWEN	= 6	; debugWIRE Enable
          .equ	RSTDISBL	= 7	; External reset disable
         
         ; EXTENDED fuse bits
          .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
          .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
          .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
         
         
         
         ; ***** CPU REGISTER DEFINITIONS *****************************************
          .def	XH	= r27
          .def	XL	= r26
          .def	YH	= r29
          .def	YL	= r28
          .def	ZH	= r31
          .def	ZL	= r30
         
         
         
         ; ***** DATA MEMORY DECLARATIONS *****************************************
          .equ	FLASHEND	= 0x3fff	; Note: Word address
          .equ	IOEND	= 0x00ff
          .equ	SRAM_START	= 0x0100
          .equ	SRAM_SIZE	= 2048
          .equ	RAMEND	= 0x08ff
          .equ	XRAMEND	= 0x0000
          .equ	E2END	= 0x03ff
          .equ	EEPROMEND	= 0x03ff
          .equ	EEADRBITS	= 10
          #pragma AVRPART MEMORY PROG_FLASH 32768
          #pragma AVRPART MEMORY EEPROM 1024
          #pragma AVRPART MEMORY INT_SRAM SIZE 2048
          #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
         
         
         
         ; ***** BOOTLOADER DECLARATIONS ******************************************
          .equ	NRWW_START_ADDR	= 0x3800
          .equ	NRWW_STOP_ADDR	= 0x3fff
          .equ	RWW_START_ADDR	= 0x0
          .equ	RWW_STOP_ADDR	= 0x37ff
          .equ	PAGESIZE	= 64
          .equ	FIRSTBOOTSTART	= 0x3f00
          .equ	SECONDBOOTSTART	= 0x3e00
          .equ	THIRDBOOTSTART	= 0x3c00
          .equ	FOURTHBOOTSTART	= 0x3800
          .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
          .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
         
         
         
         ; ***** INTERRUPT VECTORS ************************************************
          .equ	INT0addr	= 0x0002	; External Interrupt Request 0
          .equ	INT1addr	= 0x0004	; External Interrupt Request 1
          .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
          .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
          .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
          .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
          .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
          .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
          .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
          .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
          .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
          .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
          .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
          .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
          .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
          .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
          .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
          .equ	URXCaddr	= 0x0024	; USART Rx Complete
          .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
          .equ	UTXCaddr	= 0x0028	; USART Tx Complete
          .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
          .equ	ERDYaddr	= 0x002c	; EEPROM Ready
          .equ	ACIaddr	= 0x002e	; Analog Comparator
          .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
          .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
         
          .equ	INT_VECTORS_SIZE	= 52	; size in words
         
          #endif  /* _M328PDEF_INC_ */
         
         ; ***** END OF FILE ******************************************************
          ; ***** END OF FILE ******************************************************
          .include		"ATmega328P_uOS.h"
         ; "$Id: ATmega328P_uOS.h,v 1.18 2026/02/27 18:29:27 administrateur Exp $"
         
          #define	USE_END_ADDRESS		0		; Retour en 'forever_2' a la derniere adresse de la flash
          #define	USE_PRG_ALL_CODE		0		; Restriction du code pour un develeoppement progressif
         
          #define	USE_TRACE_BUTTON				0
          #define	USE_TRACE_BUTTON_ERROR		0
         
          #define	USE_COMMAND_B_MAJ				1
         
          #define	USE_MARK_IN_TIM1_COMPA		1
         
          #define	PAGESIZE_BYTES			(2 * PAGESIZE)
         
         ; Presentation de la Led GREEN @ emplacement des vecteurs d'interruption
          #define	CHENILLARD_PROGRAM		0x01	; 1 creneau de 125mS _/--\_______ toutes les 1 Sec (mode non connecte)
          #define	CHENILLARD_BOOTLOADER	0x55	; 1 creneau de 125mS _/--\_______ toutes les 250mS (mode non connecte)
          #define	CHENILLARD_UNKNOWN		0x0F	; 1 creneau de 500mS _/--\_______ toutes les 1 Sec (mode non connecte)
          #define	CHENILLARD_CONNECTED		0xFE	; 1 creneau de 125mS -\__/------- toutes les 1 Sec (mode connecte)
         
          #define	EEPROM_ADDR_VERSION		0
          #define	EEPROM_ADDR_TYPE			8
          #define	EEPROM_ADDR_ID				9
          #define	EEPROM_ADDR_BAUDS_IDX	10
          #define	EEPROM_ADDR_PRIMES		16		; Reserve @ gestion des capteurs DS18B20
         
          #define	CHAR_NULL				0x00		; '\0'
          #define	CHAR_TAB					0x09		; Tabulation ('\t')
          #define	CHAR_LF					0x0A		; Line Feed ('\n')
          #define	CHAR_CR					0x0D		; Carriage Return ('\r')
          #define	CHAR_SPACE				0x20		; Space (' ')
         
          #define	CHAR_SEPARATOR			0xFFFF	; Separateur section datas (0xffff opcode invalide ;-)
         
         ; Definition des masques de bits [0x00, 0x01, ..., 0xff] pour les opcodes suivants:
         ; - ori  -> Logical OR with Immediate
         ; - andi -> Logical AND with Immediate (Faire le complement a 1 ou (0xFF - MSK_BITX))
         ; - cbr  -> Clear Bits in Register (= andi avec constante complementee a (0xFF - K))
         ; - sbr  -> Set Bits in Register (= ori)
         ;
          #define	MSK_BIT7				(1 << 7)
          #define	MSK_BIT6				(1 << 6)
          #define	MSK_BIT5				(1 << 5)
          #define	MSK_BIT4				(1 << 4)
          #define	MSK_BIT3				(1 << 3)
          #define	MSK_BIT2				(1 << 2)
          #define	MSK_BIT1				(1 << 1)
          #define	MSK_BIT0				(1 << 0)
         
         ; Definition des index de bits [0, 1, ..., 7] pour les opcodes suivants:
         ; - bld       -> Bit Load from the T Flag in SREG to a Bit in Register
         ; - bst       -> Bit Store from Bit in Register to T Flag in SREG
         ; - cbi/sbi   -> Clear Bit in I/O Register / Set Bit in I/O Register
         ; - sbic/sbis -> Skip if Bit in I/O Register is Cleared / Skip if Bit in I/O Register is Set
         ; - sbrc/sbrs -> Skip if Bit in Register is Cleared / Skip if Bit in Register is Set
         ; - bclr/bset -> Bit Clear / Bit Set in SREG
         ; - brbc/brbs -> Branch if Bit in SREG is Cleared / Set
         ;
          #define	IDX_BIT7				7
          #define	IDX_BIT6				6
          #define	IDX_BIT5				5
          #define	IDX_BIT4				4
          #define	IDX_BIT3				3
          #define	IDX_BIT2				2
          #define	IDX_BIT1				1
          #define	IDX_BIT0				0
         
         ; Definitions @ l'espace d'execution (Bootloader eor Programme)
         ; Constat:
         ; - Si le fuse 'BOOTRST' est programme a 0 (Select reset vector)
         ;   => 'G_STATES_AT_RESET' est "vu" a 0x86
         ;      => Vecteur RESET dans l'espace BOOTLOADER
         ;      => Execution des autres vecteurs d'interruption dans l'espace PROGRAM
         ;         => Si sequence d'ecriture dans 'MCUCR' (bits 'IVCE' et 'IVSEL')
         ;            => 'G_STATES_AT_RESET' est "vu" a 0x60 apres raz de 'G_STATES_AT_RESET'
         ;               => Execution des autres vecteurs d'interruption dans l'espace PROGRAM
         ;
         ; - Si le fuse 'BOOTRST' est programme a 1 (unprogramming)
         ;   => 'G_STATES_AT_RESET' est "vu" a 0x0e
         ;      => Vecteur RESET dans l'espace PROGRAM
         ;      => Execution des autres vecteurs d'interruption dans l'espace PROGRAM
         ;
         ; Marquage de l'etat au reset @ BOOTRST
          #define	FLG_STATE_AT_RESET_BOOTLOADER_MSK					MSK_BIT7
          #define	FLG_STATE_AT_RESET_BOOTLOADER_IDX					IDX_BIT7
         
          #define	FLG_STATE_AT_RESET_PROGRAM_MSK						MSK_BIT3
          #define	FLG_STATE_AT_RESET_PROGRAM_IDX						IDX_BIT3
         
         ; Marquage de l'etat d'execution de l'It 'tim1_compa_isr'
          #define	FLG_STATE_AT_IT_TIM1_COMPA_BOOTLOADER_MSK			MSK_BIT6
          #define	FLG_STATE_AT_IT_TIM1_COMPA_BOOTLOADER_IDX			IDX_BIT6
         
          #define	FLG_STATE_AT_IT_TIM1_COMPA_PROGRAM_MSK				MSK_BIT2
          #define	FLG_STATE_AT_IT_TIM1_COMPA_PROGRAM_IDX				IDX_BIT2
         
         ; Marquage de l'etat d'execution de l'It 'usart_rx_complete_isr'
          #define	FLG_STATE_AT_IT_UART_COMPLETE_BOOTLOADER_MSK		MSK_BIT5
          #define	FLG_STATE_AT_IT_UART_COMPLETE_BOOTLOADER_IDX		IDX_BIT5
         
          #define	FLG_STATE_AT_IT_UART_COMPLETE_PROGRAM_MSK			MSK_BIT1
          #define	FLG_STATE_AT_IT_UART_COMPLETE_PROGRAM_IDX			IDX_BIT1
         
         ; Marquage de l'etat d'execution de l'It 'pcint2_isr'
          #define	FLG_STATE_AT_IT_PCINT2_BOOTLOADER_MSK				MSK_BIT4
          #define	FLG_STATE_AT_IT_PCINT2_BOOTLOADER_IDX				IDX_BIT4
         
          #define	FLG_STATE_AT_IT_PCINT2_PROGRAM_MSK					MSK_BIT0
          #define	FLG_STATE_AT_IT_PCINT2_PROGRAM_IDX					IDX_BIT0
         ; Fin: Definitions @ l'espace d'execution (Bootloader eor Programme)
         
         ; Flags generaux FLG_0 (masques et index)
          #define	FLG_0_PERIODE_1MS_MSK				MSK_BIT0
         
          #define	FLG_0_SPARE_1_MSK						MSK_BIT1
          #define	FLG_0_SPARE_2_MSK						MSK_BIT2
          #define	FLG_0_SPARE_3_MSK						MSK_BIT3
          #define	FLG_0_UART_TX_TO_SEND_MSK			MSK_BIT4		; Donnees Data/Tx a emettre
          #define	UOS_FLG_0_PRINT_SKIP_MSK			MSK_BIT5		; Saut des methodes 'print_xxx' si affirme
          #define	FLG_0_PRINT_FROM_FLASH_SRAM_MSK	MSK_BIT6		; 1/0: Print 'uos_push_text_[flash/sram]_in_fifo_tx'
         
         ; Synthese du fusible 'LOW' (CKSEL3..0)
         ; - 1 pour CKSEL3..0 a 0010 (Oscillateur RC interne a 8 MHz)
         ; - 0 pour CKSEL3..0 programme differement (notamment oscillateur externe a 16 MHz)
          #define	FLG_0_RC_OSC_8MHZ_MSK					MSK_BIT7
         
          #define	FLG_0_PERIODE_1MS_IDX					IDX_BIT0
          #define	FLG_0_SPARE_1_IDX							IDX_BIT1
          #define	FLG_0_SPARE_2_IDX							IDX_BIT2
          #define	FLG_0_SPARE_3_IDX							IDX_BIT3
          #define	FLG_0_UART_TX_TO_SEND_IDX				IDX_BIT4		; Donnees Data/Tx a emettre
          #define	UOS_FLG_0_PRINT_SKIP_IDX				IDX_BIT5		; Saut des methodes 'print_xxx' si affirme
          #define	FLG_0_PRINT_FROM_FLASH_SRAM_IDX		IDX_BIT6		; 1/0: Print 'uos_push_text_[flash/sram]_in_fifo_tx'
          #define	FLG_0_RC_OSC_8MHZ_IDX					IDX_BIT7
         
         ; Flags generaux FLG_1 (masques et index)
         ; Etats des FIFO/UART/Rx et Tx + Donnees Rx recues et Tx a emettre
          #define	FLG_1_UART_FIFO_RX_NOT_EMPTY_MSK		MSK_BIT0
          #define	FLG_1_UART_FIFO_RX_FULL_MSK			MSK_BIT1
          #define	FLG_1_UART_RX_RECEIVE_MSK				MSK_BIT2		; Donnees Data/Rx recues
          #define	FLG_1_SPARE_3_MSK							MSK_BIT3
          #define	FLG_1_UART_FIFO_TX_NOT_EMPTY_MSK		MSK_BIT4
          #define	FLG_1_UART_FIFO_TX_FULL_MSK			MSK_BIT5
          #define	FLG_1_UART_FIFO_TX_TO_SEND_MSK		MSK_BIT6
          #define	UOS_FLG_1_LED_RED_ON_MSK				MSK_BIT7
         
          #define	FLG_1_UART_FIFO_RX_NOT_EMPTY_IDX		IDX_BIT0
          #define	FLG_1_UART_FIFO_RX_FULL_IDX			IDX_BIT1
          #define	FLG_1_UART_RX_RECEIVE_IDX				IDX_BIT2		; Donnees Data/Rx recues
          #define	FLG_1_SPARE_3_IDX							IDX_BIT3	
          #define	FLG_1_UART_FIFO_TX_NOT_EMPTY_IDX		IDX_BIT4
          #define	FLG_1_UART_FIFO_TX_FULL_IDX			IDX_BIT5
          #define	FLG_1_UART_FIFO_TX_TO_SEND_IDX		IDX_BIT6
          #define	UOS_FLG_1_LED_RED_ON_IDX				IDX_BIT7
         
         ; Flags generaux G_FLAGS_2 (masques et index)
          #define	FLG_2_CONNECTED_MSK						MSK_BIT0		; Passage en mode connecte sur reception d'une donnee Rx
          #define	FLG_2_BLINKING_LED_RED_MSK				MSK_BIT1
          #define	FLG_2_BLINKING_LED_YELLOW_MSK			MSK_BIT2
          #define	FLG_2_SPARE_3_MSK							MSK_BIT3
          #define	FLG_2_SPARE_4_MSK							MSK_BIT4
          #define	FLG_2_SPARE_5_MSK							MSK_BIT5
          #define	FLG_2_SPARE_6_MSK							MSK_BIT6
          #define	UOS_FLG_2_ENABLE_DERIVATION_MSK		MSK_BIT7		; Autorisation d'ecriture dans le programme
         
          #define	FLG_2_CONNECTED_IDX						IDX_BIT0		; Passage en mode connecte sur reception d'une donnee Rx
          #define	FLG_2_BLINKING_LED_RED_IDX				IDX_BIT1
          #define	FLG_2_BLINKING_LED_YELLOW_IDX			IDX_BIT2
          #define	FLG_2_SPARE_3_IDX							IDX_BIT3
          #define	FLG_2_SPARE_4_IDX							IDX_BIT4
          #define	FLG_2_SPARE_5_IDX							IDX_BIT5
          #define	FLG_2_SPARE_6_IDX							IDX_BIT6
          #define	UOS_FLG_2_ENABLE_DERIVATION_IDX		IDX_BIT7		; Autorisation d'ecriture dans le programme
         
          .def		REG_SAVE_SREG		= r0		; Sauvegarde temporaire de SREG dans les methodes ISR
         
         ;.def		REG_R0				= r0		; Warning: Used by program C
         ;.def		REG_R1				= r1		; Warning: Used by program C
          .def		REG_R2				= r2
          .def		REG_R3				= r3
          .def		REG_R4				= r4
          .def		REG_R5				= r4
          .def		REG_R6				= r6
          .def		REG_R7				= r7
          .def		REG_R8				= r8
          .def		REG_R9				= r9
          .def		REG_R10				= r10
          .def		REG_R11				= r11
          .def		REG_R12				= r12
          .def		REG_R13				= r13
          .def		REG_R14				= r14
          .def		REG_R15				= r15
         
         ; Registres de travail temporaires (dedies et banalises)
          .def		REG_TEMP_R16		= r16
          .def		REG_TEMP_R17		= r17
          .def		REG_TEMP_R18		= r18
          .def		REG_TEMP_R19		= r19
          .def		REG_TEMP_R20		= r20
          .def		REG_TEMP_R21		= r21
          .def		REG_TEMP_R22		= r22
          .def		REG_TEMP_R23		= r23		; Registre de travail en remplacement de 'REG_PORTB_OUT', 'REG_FLAGS_0' et 'REG_FLAGS_1'
          .def		REG_TEMP_R24		= r24		; Warning: Used by program C
          .def		REG_TEMP_R25		= r25		; Warning: Used by program C
          .def		REG_X_LSB			= r26		; XL
          .def		REG_X_MSB			= r27		; XH
          .def		REG_Y_LSB			= r28		; YL
          .def		REG_Y_MSB			= r29		; YH
          .def		REG_Z_LSB			= r30		; ZL
          .def		REG_Z_MSB			= r31		; ZH
         
          .dseg
         
         ; Zones de travail en SRAM
         ; Debut de la partie [0x100...] de la SRAM (possibilite d'optimisation des indexations par X, Y et Z )
          #define	UOS_FLG_WRONG_IT_BOOLOADER_MSK		MSK_BIT7
          #define	UOS_FLG_WRONG_IT_PROGRAM_MSK			MSK_BIT6
         
         ; Variables dediees au BOOTLOADER
         ; ---------
         ; Reservation pour la section '.bss' des programmes C et C++ avec par exemple
         ; => Adresses SRAM [0x100...0x4FF] (4 * 256 bytes)
         ;    Cette zone de [0x100...0x4FF] n'est pas initialisee par l'uOS
         ;    => Permet de connaitre son contenu au moyen de 'ATmega328P_monitor' ;-)
D:000100    G_BSS_SPARE:					.byte		(4 * 256)	; 1st adresse de la SRAM + reservation de 4 * 256 = 1280 bytes
         
D:000500    G_STATES_AT_RESET:			.byte		1		; Etats au reset @ au fusible BOOTRST a l'adresse 0x600
D:000501    UOS_G_STATES_POST_MORTEM:	.byte		1		; Byte indiquant des etats pour l'analyse post mortem
         
D:000502    G_TICK_1MS:						.byte		1		; Compatbilisation des mS a partir du tick de 100uS
D:000503    G_TICK_1MS_INIT:				.byte		1
         
D:000504    G_COUNTER_1MS_MSB:			.byte		1		; Compatbilisation des mS a concurence de 1 Sec
D:000505    G_COUNTER_1MS_LSB:			.byte		1		; pour la synchronisation timer d'erreur
         
D:000506    G_COUNTER_CHENILLARD:		.byte		1		; Compteur de progression du chenillard
         
D:000507    G_CHENILLARD_MSB:				.byte		1		; Chenillard d'allumage/extinction Led GREEN
D:000508    G_CHENILLARD_LSB:				.byte		1		; au travers d'un mot de 16 bits (16 x 125mS = 2 Sec)
         
D:000509    G_NBR_VALUE_TRACE:			.byte		1
D:00050a    G_NBR_ERRORS:					.byte		1
         
D:00050b    UOS_G_HEADER_TYPE_PLATINE:		.byte		1	; Type de la platine lu de l'EEPROM
D:00050c    UOS_G_HEADER_INDEX_PLATINE:	.byte		1	; Index de la platine lu de l'EEPROM
D:00050d    UOS_G_HEADER_BAUDS_VALUE:		.byte		1	; Valeur de la vitesse lue de l'EEPROM [0, 1, ...]
         
         ; Erreur maj depuis l'exterieur de 'uOS' (ie. Language C)
          #define	FLG_TEST_ERR_EXTERNAL_MSK				MSK_BIT7
          #define	FLG_TEST_ERR_EXTERNAL_IDX				IDX_BIT7
         
D:00050e    G_TEST_ERROR:					.byte		1
         ; Fin: Definition des erreurs permanentes necessitant un effacement avec le Bouton #2 (appui "court")
         
         ; ---------
         ; Fin: Variables dediees au BOOTLOADER
         
D:00050f    UOS_G_PORTB_IMAGE:			.byte		1
         
D:000510    UOS_G_FLAGS_0:					.byte		1
D:000511    UOS_G_FLAGS_1:					.byte		1
D:000512    UOS_G_FLAGS_2:					.byte		1
         
          #define DURATION_TIMER_TEST_LEDS		500
         
          #define FLG_GESTION_TEST_LEDS_MSK	MSK_BIT7
          #define FLG_GESTION_TEST_LEDS_IDX	IDX_BIT7
         
D:000513    UOS_G_GESTION_TEST_LEDS:	.byte    1
         
         ; Variables dediees aux extensions (espace programme)
          #define	UOS_FLG_EXTENSIONS_INIT_MSK					MSK_BIT7		; Contexte initialise (Variable, traitements specifiques, ...)
          #define	UOS_FLG_EXTENSIONS_EXEC_BACKGROUND_MSK		MSK_BIT3		; Passage dans 'callback_background'
          #define	UOS_FLG_EXTENSIONS_EXEC_TICK_MSK				MSK_BIT2		; Passage dans 'callback_tick'
          #define	UOS_FLG_EXTENSIONS_EXEC_1_MS_MSK				MSK_BIT1		; Passage dans 'callback_1_ms'
          #define	UOS_FLG_EXTENSIONS_EXEC_COMMAND_MSK			MSK_BIT0		; Passage dans 'callback_command'
         
          #define	UOS_FLG_EXTENSIONS_INIT_IDX					IDX_BIT7		; Contexte initialise (Variable, traitements specifiques, ...)
          #define	UOS_FLG_EXTENSIONS_EXEC_BACKGROUND_IDX		IDX_BIT3		; Passage dans 'callback_background'
          #define	UOS_FLG_EXTENSIONS_EXEC_TICK_IDX				IDX_BIT2		; Passage dans 'callback_tick'
          #define	UOS_FLG_EXTENSIONS_EXEC_1_MS_IDX				IDX_BIT1		; Passage dans 'callback_1_ms'
          #define	UOS_FLG_EXTENSIONS_EXEC_COMMAND_IDX			IDX_BIT0		; Passage dans 'callback_command'
         
D:000514    UOS_G_SAVE_R0:								.byte		1
D:000515    UOS_G_SAVE_R1:								.byte		1
D:000516    UOS_G_SAVE_R2:								.byte		1
D:000517    UOS_G_SAVE_R3:								.byte		1
D:000518    UOS_G_SAVE_R4:								.byte		1
D:000519    UOS_G_SAVE_R5:								.byte		1
D:00051a    UOS_G_SAVE_R6:								.byte		1
D:00051b    UOS_G_SAVE_R7:								.byte		1
D:00051c    UOS_G_SAVE_R8:								.byte		1
D:00051d    UOS_G_SAVE_R9:								.byte		1
D:00051e    UOS_G_SAVE_R10:							.byte		1
D:00051f    UOS_G_SAVE_R11:							.byte		1
D:000520    UOS_G_SAVE_R12:							.byte		1
D:000521    UOS_G_SAVE_R13:							.byte		1
D:000522    UOS_G_SAVE_R14:							.byte		1
D:000523    UOS_G_SAVE_R15:							.byte		1
D:000524    UOS_G_SAVE_R16:							.byte		1
D:000525    UOS_G_SAVE_R17:							.byte		1
D:000526    UOS_G_SAVE_R18:							.byte		1
D:000527    UOS_G_SAVE_R19:							.byte		1
D:000528    UOS_G_SAVE_R20:							.byte		1
D:000529    UOS_G_SAVE_R21:							.byte		1
D:00052a    UOS_G_SAVE_R22:							.byte		1
D:00052b    UOS_G_SAVE_R23:							.byte		1
D:00052c    UOS_G_SAVE_R24:							.byte		1
D:00052d    UOS_G_SAVE_R25:							.byte		1
D:00052e    UOS_G_SAVE_R26:							.byte		1
D:00052f    UOS_G_SAVE_R27:							.byte		1
D:000530    UOS_G_SAVE_R28:							.byte		1
D:000531    UOS_G_SAVE_R29:							.byte		1
D:000532    UOS_G_SAVE_R30:							.byte		1
D:000533    UOS_G_SAVE_R31:							.byte		1
         
D:000534    UOS_G_FLAGS_EXTENSIONS:					.byte		1				; Progression de l'execution des extensions
         ; ---------
         
         ; Fin: Zones de travail en SRAM
         
         ; Definitions pour le pilotage avec ori/and/cbr/sbr
         ; - PORTB<0>: Non utilise (Reserve pour la sortie CLKOUT @ fusible 'LOW')
         ; - PORTB<1>: Led RED				0/1: Eteinte/Allumee
         ; - PORTB<2>: Led GREEN				0/1: Eteinte/Allumee
         ; - PORTB<3>: Pulse IT				0: IT in progress 1: IT not in progress
         ; - PORTB<4>: Led BUE				0/1: Eteinte/Allumee
         ; - PORTB<5>: Led YELLOW			0/1: Eteinte/Allumee
         
          #define	MSK_BIT_PULSE_IT			MSK_BIT3
         
          #define	UOS_MSK_BIT_LED_RED		MSK_BIT1
          #define	UOS_MSK_BIT_LED_GREEN	MSK_BIT2
          #define	UOS_MSK_BIT_LED_BLUE		MSK_BIT4
          #define	UOS_MSK_BIT_LED_YELLOW	MSK_BIT5
         
          #define	IDX_BIT_PULSE_IT			IDX_BIT3
         
          #define	UOS_IDX_BIT_LED_RED		IDX_BIT1
          #define	UOS_IDX_BIT_LED_GREEN	IDX_BIT2
          #define	UOS_IDX_BIT_LED_BLUE		IDX_BIT4
          #define	UOS_IDX_BIT_LED_YELLOW	IDX_BIT5
         
         ; --------
         ; Macros de pilotage du PORTB en sortie 
          .macro setLedsOff				; 0/1: On/Off
          	ldi		REG_TEMP_R23, (UOS_MSK_BIT_LED_RED | UOS_MSK_BIT_LED_GREEN | UOS_MSK_BIT_LED_YELLOW | UOS_MSK_BIT_LED_BLUE)
          	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
          	out		PORTB, REG_TEMP_R23					; Raffraichissement du PORTB
          .endm
         
          .macro setLedRedOff			; 0/1: On/Off
          	lds		REG_TEMP_R23, UOS_G_FLAGS_1
          	cbr		REG_TEMP_R23, UOS_FLG_1_LED_RED_ON_MSK	; Led RED eteinte (Pulse --\_/--- possible)
          	sts		UOS_G_FLAGS_1, REG_TEMP_R23
          
          	lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
          	sbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED	
          	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
          	out		PORTB, REG_TEMP_R23					; Raffraichissement du PORTB
          .endm
         
          .macro setLedRedOn			; 0/1: On/Off
          	lds		REG_TEMP_R23, UOS_G_FLAGS_1
          	sbr		REG_TEMP_R23, UOS_FLG_1_LED_RED_ON_MSK	; Led RED allumee (Pulse --\_/--- inhibee)
          	sts		UOS_G_FLAGS_1, REG_TEMP_R23
          
          	lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
          	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED	
          	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
          	out		PORTB, REG_TEMP_R23					; Raffraichissement du PORTB
          .endm
         
          .macro setLedYellowOff		; 0/1: On/Off
          	lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
          	sbr		REG_TEMP_R23, UOS_MSK_BIT_LED_YELLOW
          	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
          	out		PORTB, REG_TEMP_R23					; Raffraichissement du PORTB
          .endm
         
          .macro setLedYellowOn		; 0/1: On/Off
          	lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
          	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_YELLOW	
          	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
          	out		PORTB, REG_TEMP_R23					; Raffraichissement du PORTB
          .endm
         
          .macro setLedGreenOff		; 0/1: On/Off
          	lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
          	sbr		REG_TEMP_R23, UOS_MSK_BIT_LED_GREEN	
          	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
          	out		PORTB, REG_TEMP_R23					; Raffraichissement du PORTB
          .endm
         
          .macro setLedGreenOn			; 0/1: On/Off
          	lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
          	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_GREEN
          	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
          	out		PORTB, REG_TEMP_R23					; Raffraichissement du PORTB
          .endm
         
          .macro setLedBlueOn			; 0/1: On/Off
          	lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
          	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_BLUE
          	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
          	out		PORTB, REG_TEMP_R23					; Raffraichissement du PORTB
          .endm
         
          .macro setLedBlueOff			; 0/1: On/Off
          	lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
          	sbr		REG_TEMP_R23, UOS_MSK_BIT_LED_BLUE	
          	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
          	out		PORTB, REG_TEMP_R23					; Raffraichissement du PORTB
          .endm
         
          .macro setPulseItUp			; Sortie au niveau haut de la pulse It
          	lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
          	sbr		REG_TEMP_R23, MSK_BIT_PULSE_IT	
          	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
          	out		PORTB, REG_TEMP_R23					; Raffraichissement du PORTB
          .endm
         
          .macro setPulseItDown		; Sortie au niveau bas de la pulse It
          	lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
          	cbr		REG_TEMP_R23, MSK_BIT_PULSE_IT	
          	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
          	out		PORTB, REG_TEMP_R23					; Raffraichissement du PORTB
          .endm
         ; Fin: Macros de pilotage du PORTB en sortie
         
         ; End of file
          ; End of file
         
          .cseg
         
         ; Vecteurs d'interruption dans le cas du fusible BOOTRST = 0
         ; + padding a 64 opcodes pour preparer une reprogrammation
         
          .org	0x0000 
         
          reset_addr_0x0:
C:000000 940c 3580 	jmp		uos_main_program							; # 1 RESET
C:000002 940c 3792 	jmp		_uos_invalid_it_slow						; # 2 INT0
C:000004 940c 3792 	jmp		_uos_invalid_it_slow						; # 3 INT1
C:000006 940c 3792 	jmp		_uos_invalid_it_slow						; # 4 PCINT0
C:000008 940c 3792 	jmp		_uos_invalid_it_slow						; # 5 PCINT1
C:00000a 940c 3792 	jmp		_uos_invalid_it_slow						; # 6 PCINT2	; Pas de vecteur 'pcint2_isr_program' defini
C:00000c 940c 3792 	jmp		_uos_invalid_it_slow						; # 7 WDT
C:00000e 940c 3792 	jmp		_uos_invalid_it_slow						; # 8 TIMER2 COMPA
C:000010 940c 3792 	jmp		_uos_invalid_it_slow						; # 9 TIMER2 COMPB
C:000012 940c 3792 	jmp		_uos_invalid_it_slow						; #10 TIMER2 OVF
C:000014 940c 3792 	jmp		_uos_invalid_it_slow						; #11 TIMER1 CAPT
C:000016 940c 36d7 	jmp		uos_tim1_compa_isr_program				; #12 TIMER1 COMPA
C:000018 940c 3792 	jmp		_uos_invalid_it_slow						; #13 TIMER1 COMPB
C:00001a 940c 3792 	jmp		_uos_invalid_it_slow						; #14 TIMER1 OVF
C:00001c 940c 3792 	jmp		_uos_invalid_it_slow						; #15 TIMER0 COMPA
C:00001e 940c 3792 	jmp		_uos_invalid_it_slow						; #16 TIMER0 COMPB
C:000020 940c 3792 	jmp		_uos_invalid_it_slow						; #17 TIMER0 OVF
C:000022 940c 3792 	jmp		_uos_invalid_it_slow						; #18 SPI, SPC
C:000024 940c 3731 	jmp		uos_usart_rx_complete_isr_program	; #19 USART, RX
C:000026 940c 3792 	jmp		_uos_invalid_it_slow						; #20 USART, UDRE
C:000028 940c 3792 	jmp		_uos_invalid_it_slow						; #21 USART, TX
C:00002a 940c 3792 	jmp		_uos_invalid_it_slow						; #22 ADC
C:00002c 940c 3792 	jmp		_uos_invalid_it_slow						; #23 EE READY
C:00002e 940c 3792 	jmp		_uos_invalid_it_slow						; #24 ANALOG COMP
C:000030 940c 3792 	jmp		_uos_invalid_it_slow						; #25 TWI
C:000032 940c 3792 	jmp		_uos_invalid_it_slow						; #26 SPM READY
         
         ; Reservation 2 bytes pour s'aligner sur le 'main' du Langage C
C:000034 940c 377f 	jmp		_uos_forever	; Ne sera jamais execute (adresse du 'main()' d'un programme C)
         
          _uos_vector_timer_0_bootloader:
         ; ---------
         ; Table des 16 vecteurs d'execution non initialisee des taches timer codees dans l'espace PROGRAM
         ; ---------
C:000036 0000      	nop		; Adresse de la tache du Timer #0  ('_uos_callback_exec_timer_0')
C:000037 0000      	nop
C:000038 0000      	nop		; Adresse de la tache du Timer #1  ('_uos_callback_exec_timer_1')
C:000039 0000      	nop
C:00003a 0000      	nop		; Adresse de la tache du Timer #2  ('_uos_callback_exec_timer_2')
C:00003b 0000      	nop
C:00003c 0000      	nop		; Adresse de la tache du Timer #3  ('_uos_callback_exec_timer_3')
C:00003d 0000      	nop
C:00003e 0000      	nop		; Adresse de la tache du Timer #4  ('_uos_callback_exec_timer_4')
C:00003f 0000      	nop
C:000040 0000      	nop		; Adresse de la tache du Timer #5  ('_uos_callback_exec_timer_5')
C:000041 0000      	nop
C:000042 0000      	nop		; Adresse de la tache du Timer #6  ('_uos_callback_exec_timer_6')
C:000043 0000      	nop
C:000044 0000      	nop		; Adresse de la tache du Timer #7  ('_uos_callback_exec_timer_7')
C:000045 0000      	nop
C:000046 0000      	nop		; Adresse de la tache du Timer #8  ('_uos_callback_exec_timer_8')
C:000047 0000      	nop
C:000048 0000      	nop		; Adresse de la tache du Timer #9  ('_uos_callback_exec_timer_9')
C:000049 0000      	nop
C:00004a 0000      	nop		; Adresse de la tache du Timer #10 ('_uos_callback_exec_timer_10')
C:00004b 0000      	nop
C:00004c 0000      	nop		; Adresse de la tache du Timer #11 ('_uos_callback_exec_timer_11')
C:00004d 0000      	nop
C:00004e 0000      	nop		; Adresse de la tache du Timer #12 ('_uos_callback_exec_timer_12')
C:00004f 0000      	nop
C:000050 0000      	nop		; Adresse de la tache du Timer #13 ('_uos_callback_exec_timer_13')
C:000051 0000      	nop
C:000052 0000      	nop		; Adresse de la tache du Timer #14 ('_uos_callback_exec_timer_14')
C:000053 0000      	nop
C:000054 0000      	nop		; Adresse de la tache du Timer #15 ('_uos_callback_exec_timer_15')
C:000055 0000      	nop
         ; ---------
         
         ; ---------
         ; Table des 6 vecteurs d'execution non initialisee des "callback" du BOOTLOADER
         ; ---------
C:000056 0000      	nop		; Adresse '_uos_callback_init'
C:000057 0000      	nop
C:000058 0000      	nop		; Adresse '_uos_callback_background'
C:000059 0000      	nop
C:00005a 0000      	nop		; Adresse '_uos_callback_tick'
C:00005b 0000      	nop
C:00005c 0000      	nop		; Adresse '_uos_callback_1_ms'
C:00005d 0000      	nop
C:00005e 0000      	nop		; Adresse '_uos_callback_gest_buttons'
C:00005f 0000      	nop
C:000060 0000      	nop		; Adresse '_uos_callback_command'
C:000061 0000      	nop
         
         ; ---------
         ; Padding a 128 mots pour la programmation des 1st et 2nd pages...
         ; ---------
         	; 8 mots
C:000062 0000      	nop
C:000063 0000      	nop
C:000064 0000      	nop
C:000065 0000      	nop
C:000066 0000      	nop
C:000067 0000      	nop
C:000068 0000      	nop
C:000069 0000      	nop
C:00006a 0000      	nop
C:00006b 0000      	nop
C:00006c 0000      	nop
C:00006d 0000      	nop
C:00006e 0000      	nop
C:00006f 0000      	nop
C:000070 0000      	nop
C:000071 0000      	nop
         
         	; 7 mots
C:000072 0000      	nop
C:000073 0000      	nop
C:000074 0000      	nop
C:000075 0000      	nop
C:000076 0000      	nop
C:000077 0000      	nop
C:000078 0000      	nop
C:000079 0000      	nop
C:00007a 0000      	nop
C:00007b 0000      	nop
C:00007c 0000      	nop
C:00007d 0000      	nop
C:00007e 0000      	nop
C:00007f 0000      	nop
         
          .org	0x3580 
         
         ; ---------
         ; Adresse de programmation possible d'une page de 64 instructions
         ; dans l'implementation de 'ATmega328P.ext' qui sera supprime a terme
         ; ou de 'ATmega328P.addons' qui precise les vecteurs d'interruptions
         ; et les vecteur de prolongation...
         ;
         ; => WARNING: '_uos_valid_address_range_1_to' devra etre defini dans 'ATmega328P_uOS_P1.addons'
         ;             pour un bon fonctionnement de la commande "<dAAAA-BBBB" qui permet de
         ;             de reprogrammer une page de 64 opcodes de derivation ;-)
         ; ---------
         
         ; ---------
          uos_main_program:
         	; Marquage de l'origine du RESET (Espace PROGRAM)
C:003580 2700      	clr		REG_TEMP_R16
C:003581 6008      	sbr		REG_TEMP_R16, FLG_STATE_AT_RESET_PROGRAM_MSK		
C:003582 9300 0500 	sts		G_STATES_AT_RESET, REG_TEMP_R16
         
         	; Vecteurs d'interruption dans la section PROGRAM
         	; Enable change of Interrupts Vectors
C:003584 e001      	ldi	REG_TEMP_R16, (1 << IVCE)
C:003585 bf05      	out	MCUCR, REG_TEMP_R16
         
         	; Move interrupts to Program section
C:003586 2700      	clr	REG_TEMP_R16
C:003587 bf05      	out	MCUCR, REG_TEMP_R16
         	; End: Enable change of Interrupts Vectors
         
C:003588 c008      	rjmp		_uos_main
         
          _uos_main_bootloader:
         	; Marquage de l'origine du RESET (Espace BOOTLOADER)
C:003589 2700      	clr		REG_TEMP_R16
C:00358a 6800      	sbr		REG_TEMP_R16, FLG_STATE_AT_RESET_BOOTLOADER_MSK		
C:00358b 9300 0500 	sts		G_STATES_AT_RESET, REG_TEMP_R16
         
         	; Vecteurs d'interruption dans la section BOOTLOADER
         	; Enable change of Interrupts Vectors
C:00358d e001      	ldi	REG_TEMP_R16, (1 << IVCE)
C:00358e bf05      	out	MCUCR, REG_TEMP_R16
         
         	; Move interrupts to Boot Flash section
C:00358f e002      	ldi	REG_TEMP_R16, (1 << IVSEL)
C:003590 bf05      	out	MCUCR, REG_TEMP_R16
         	; Fin: Vecteurs d'interruption dans la section BOOTLOADER
         
         	;rjmp		main
         
          _uos_main:
C:003591 d227      	rcall		_uos_init_sram_fill		; Initialisation de la SRAM	
C:003592 d237      	rcall		_uos_init_sram_values	; Initialisation de valeurs particulieres
         
         	; Test Leds avant l'initialisation hard
         	; Sortie Leds et de la Pulse IT
         	; => Warning: La Led BLUE est partagee avec le TX
         	;             => Le port correspondant sera remis en Input pour ne pas "ecrase" la signal d'emission ;-)
C:003593 e30e      	ldi		REG_TEMP_R16, (1 << UOS_IDX_BIT_LED_RED) | (1 << UOS_IDX_BIT_LED_GREEN) | (1 << UOS_IDX_BIT_LED_YELLOW) | (1 << UOS_IDX_BIT_LED_BLUE) | (1 << IDX_BIT_PULSE_IT)
C:003594 b904      	out		DDRB, REG_TEMP_R16
         
         	; Extinction des 4 Leds BLUE, RED, GREEN et YELLOW et de leur image
C:003595 e376      	ldi		REG_TEMP_R23, (UOS_MSK_BIT_LED_RED | UOS_MSK_BIT_LED_GREEN | UOS_MSK_BIT_LED_YELLOW | UOS_MSK_BIT_LED_BLUE)
C:003596 9370 050f 	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
C:003598 b975      	out		PORTB, REG_TEMP_R23					; Raffraichissement du PORTB
         
C:003599 d2c8      	rcall		_uos_init_hard			; Initialisation du materiel
C:00359a d123      	rcall		read_and_test_magic_const
C:00359b d102      	rcall		init_test_leds			; Lancement du test led en fond de tache
         
         	; Initialisation timer 'TIMER_LED_GREEN' pour le chenillard Led GREEN 
C:00359c e01e      	ldi		REG_TEMP_R17, TIMER_LED_GREEN
C:00359d e72d      	ldi		REG_TEMP_R18, (125 % 256)
C:00359e e030      	ldi		REG_TEMP_R19, (125 / 256)
C:00359f d399      	rcall		uos_start_timer
         
C:0035a0 9100 0500 	lds		REG_TEMP_R16, G_STATES_AT_RESET
C:0035a2 ff03      	sbrs		REG_TEMP_R16, FLG_STATE_AT_RESET_PROGRAM_IDX
C:0035a3 c003      	rjmp		_uos_main_prompt_more
         
          _uos_main_prompt_program:
         	; Preparation du "Hello World"
C:0035a4 e7fe      	ldi		REG_Z_MSB, high(_uos_text_program << 1)
C:0035a5 eaec      	ldi		REG_Z_LSB, low(_uos_text_program << 1)
C:0035a6 c006      	rjmp		_uos_main_more
         
          _uos_main_prompt_more:
C:0035a7 9100 0500 	lds		REG_TEMP_R16, G_STATES_AT_RESET
C:0035a9 ff07      	sbrs		REG_TEMP_R16, FLG_STATE_AT_RESET_BOOTLOADER_IDX
C:0035aa c002      	rjmp		_uos_main_more
         
          _uos_main_prompt_bootloader:
         	; Preparation du prompt "Bootloader"
C:0035ab e7fe      	ldi		REG_Z_MSB, high(_uos_text_bootloader << 1)
C:0035ac ece2      	ldi		REG_Z_LSB, low(_uos_text_bootloader << 1)
         
          _uos_main_more:
         	; Initialisation du CHENILLARD @ emplacement des vecteurs d'interruption a l'expiration de 'TIMER_CONNECT'
C:0035ad e01f         ldi      REG_TEMP_R17, TIMER_CONNECT
C:0035ae e624         ldi      REG_TEMP_R18, (100 % 256)
C:0035af e030         ldi      REG_TEMP_R19, (100 / 256)
C:0035b0 d388         rcall    uos_start_timer
         
         	; Set all interruptions car emission sur l'It de cadencement ;-)
C:0035b1 9478      	sei
         
         	; Print du prompt "Bootloader" eor "Hello World"
C:0035b2 d71e      	rcall		uos_push_text_flash_in_fifo_tx
         
         	; Print de '_uos_text_prompt'
C:0035b3 e7fe      	ldi		REG_Z_MSB, high(_uos_text_prompt << 1)
C:0035b4 e8ea      	ldi		REG_Z_LSB, low(_uos_text_prompt << 1)
C:0035b5 d71b      	rcall		uos_push_text_flash_in_fifo_tx
         
         	; Print de la frequence 8/16 MHz @ FLG_0_RC_OSC_8MHZ
C:0035b6 d0d2      	rcall		uos_print_frequency
         
         	; Print des informations de l'EEPROM
C:0035b7 d6de      	rcall		uos_set_infos_from_eeprom
         
         	; Forcage de l'emission...
C:0035b8 d51d      	rcall		uos_fifo_tx_to_send_sync
         
         	; ---------
         	; Prolongement de l'initialisation si le code est execute au RESET depuis
         	; l'espace PROGRAM et si le vecteur commence par l'instruction 'rjmp'
         	; ---------
C:0035b9 e3f8      	ldi		REG_Z_MSB, high(_uos_callback_init)	; Execution si possible de l'extension
C:0035ba e5e6      	ldi		REG_Z_LSB, low(_uos_callback_init)	; dans l'espace PROGRAM
C:0035bb d02c      	rcall		_uos_exec_extension_into_program
         	; ---------
         
          _uos_main_loop:
         	; Gestion de l'attente expiration des 1ms
C:0035bc 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:0035be ff70      	sbrs		REG_TEMP_R23, FLG_0_PERIODE_1MS_IDX		; 1mS expiree ?
         
C:0035bf c022      	rjmp		_uos_main_loop_more									; Non
         
         	; --- Traitements toutes les 1mS
         	; => Expiration de 1mS => Nouvelle periode de 1mS
         	; => call 'gestion_timer' (execution du traitement associe a chaque timer qui expire)
         	; => reinitialisation 'G_TICK_1MS' (copie atomique ;-)
         	; => Effacement 'FLG_0_PERIODE_1MS' -> Relance de la comptabilisation des 1mS
         	; => Comptabilisation des mS a concurence de 1 Sec pour la synchronisation du timer
         	;    d'erreur sur celui de 'TIMER_LED_GREEN'
         
C:0035c0 9110 0503 	lds		REG_TEMP_R17, G_TICK_1MS_INIT
C:0035c2 9310 0502 	sts		G_TICK_1MS, REG_TEMP_R17
         
C:0035c4 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:0035c6 7f7e      	cbr		REG_TEMP_R23, FLG_0_PERIODE_1MS_MSK
C:0035c7 9370 0510 	sts		UOS_G_FLAGS_0, REG_TEMP_R23
         
C:0035c9 91b0 0504 	lds		REG_X_MSB, G_COUNTER_1MS_MSB
C:0035cb 91a0 0505 	lds		REG_X_LSB, G_COUNTER_1MS_LSB
C:0035cd 9611      	adiw		REG_X_LSB, 1
C:0035ce 93b0 0504 	sts		G_COUNTER_1MS_MSB, REG_X_MSB
C:0035d0 93a0 0505 	sts		G_COUNTER_1MS_LSB, REG_X_LSB
C:0035d2 3ea8      	cpi		REG_X_LSB, (1000 % 256)
C:0035d3 f439      	brne		_uos_main_loop_cont_d
C:0035d4 30b3      	cpi		REG_X_MSB, (1000 / 256)
C:0035d5 f429      	brne		_uos_main_loop_cont_d
         
C:0035d6 2700      	clr		REG_TEMP_R16
C:0035d7 9300 0504 	sts		G_COUNTER_1MS_MSB, REG_TEMP_R16
C:0035d9 9300 0505 	sts		G_COUNTER_1MS_LSB, REG_TEMP_R16
         
          _uos_main_loop_cont_d:
         
C:0035db d319      	rcall		_uos_gestion_timer		; Gestion des timers
         
         	; Presentation sur Led GREEN mode "Connecte/Non Connecte"
C:0035dc d2d2      	rcall		_uos_presentation_connexion
         
         	; Gestion des 4 boutons par PROGRAM (en 1st lieu) et par BOOTLOADER (si pas acquite)
C:0035dd d51a      	rcall		_uos_gest_buttons
         
         	; ---------
         	; Prolongement des traitements 1mS si le code est execute au RESET depuis
         	; l'espace PROGRAM et si le vecteur commence par l'instruction 'rjmp'
         	; ---------
C:0035de e3f8      	ldi		REG_Z_MSB, high(_uos_callback_1_ms)	; Execution si possible de l'extension
C:0035df e5ec      	ldi		REG_Z_LSB, low(_uos_callback_1_ms)	; dans l'espace PROGRAM
C:0035e0 d007      	rcall		_uos_exec_extension_into_program
         	; ---------
         
         	; Interpretation de la commande recue
C:0035e1 d79a      	rcall		_uos_interpret_command
         
         	; Fin: --- Traitements toutes les 1mS
         
          _uos_main_loop_more:
         	; Test et emission eventuelle d'un caractere de la FIFO/Tx
         	; => Effectue des que possible des lors que 'FLG_1_UART_FIFO_TX_TO_SEND'
         	;    est a 1 et que 'FLG_0_UART_TX_TO_SEND' est a 0
         	;    => Traitement en fond de tache pour cadencer l'emission au max des 9600 bauds
C:0035e2 d4e0      	rcall		_uos_fifo_tx_to_send_async
         
         	; Presentation erreurs sur Led RED Externe
C:0035e3 d2e0      	rcall		_uos_presentation_error
         
         	; ---------
         	; Prolongement si le code est execute au RESET depuis l'espace PROGRAM et
         	; si le vecteur commence par l'instruction 'rjmp'
         	; ---------
C:0035e4 e3f8      	ldi		REG_Z_MSB, high(_uos_callback_background)	; Execution si possible de l'extension
C:0035e5 e5e8      	ldi		REG_Z_LSB, low(_uos_callback_background)	; dans l'espace PROGRAM
C:0035e6 d001      	rcall		_uos_exec_extension_into_program
         	; ---------
         
C:0035e7 cfd4      	rjmp		_uos_main_loop
         
         ; ---------
         ; Execution du prolongement dans l'espace PROGRAM si
         ; - RESET depuis l'espace PROGRAM
         ; - Opcode 'rjmp' trouve en 1st instruction du code a executer en prolongement
         ;
         ; Input: 'Z': Adresse du vecteur d'execution du prolongement
         ; ---------
          _uos_exec_extension_into_program:
         	; Code execute depuis l'espace PROGRAM ?
C:0035e8 d2b8      	rcall		_uos_if_execution_into_zone_program
C:0035e9 f089      	breq		_uos_exec_extension_into_program_end		; Saut si "pas dans l'espace PROGRAM"
         
         	; Determination de l'addresse du vecteur correspondant dans l'espace PROGRAM
C:0035ea e3b8      	ldi		REG_X_MSB, high(_uos_reset_bootloader)
C:0035eb e0a0      	ldi		REG_X_LSB, low(_uos_reset_bootloader)
C:0035ec 1bea      	sub		REG_Z_LSB, REG_X_LSB
C:0035ed 0bfb      	sbc		REG_Z_MSB, REG_X_MSB		; 'Z' contient l'adresse de l'extension
         
C:0035ee 01df      	movw		REG_X_LSB, REG_Z_LSB		; Sauvegarde de l'adresse du vecteur dans l'espace PROGRAM
         
         	; Lecture de l'opcode @ 'Z' pour savoir si le chainage est valide
         	; => Presence d'un 'rjmp' a un traitement (teste) se terminant par un 'ret' (non teste)
         	;    car appele avec 'icall'
C:0035ef 0fee      	lsl		REG_Z_LSB
C:0035f0 1fff      	rol		REG_Z_MSB
C:0035f1 9105      	lpm		REG_TEMP_R16, Z+
C:0035f2 9114      	lpm		REG_TEMP_R17, Z
         
         	; Test si 'jmp' (1001 010k kkkk 110k -> 0x940C apres masque des 'k'))
C:0035f3 7914      	andi		REG_TEMP_R17, 0x94
C:0035f4 3914      	cpi		REG_TEMP_R17, 0x94
C:0035f5 f429      	brne		_uos_exec_extension_into_program_end
         
C:0035f6 700c      	andi		REG_TEMP_R16, 0x0C
C:0035f7 300c      	cpi		REG_TEMP_R16, 0x0C
C:0035f8 f411      	brne		_uos_exec_extension_into_program_end
         
         	; Execution de l'extension dans l'espace PROGRAM
C:0035f9 01fd      	movw		REG_Z_LSB, REG_X_LSB		; Reprise de l'adresse du vecteur dans l'espace PROGRAM
C:0035fa 9509      	icall
         
          _uos_exec_extension_into_program_end:
C:0035fb 9508      	ret
         ; ---------
         
         ; ---------
         ; delay de 5uS ou 10uS environ avec un ATmega328p 16MHz (62 nS)
         ; => Mesure a l'oscilloscope:  8uS au lieu de   5S
         ; => Mesure a l'oscilloscope: 13uS au lieu de 10uS
         ;
          derivation_delay_5uS:
          _uos_delay_5uS:
C:0035fc e00a      	ldi		REG_TEMP_R16, 10
C:0035fd c001      	rjmp		_uos_delay_loop
         
          _uos_delay_10uS:
C:0035fe e104      	ldi		REG_TEMP_R16, 20
         	;rjmp		_uos_delay_loop
         
          uos_derivation_delay_5uS_cont_d:
          _uos_delay_loop:
C:0035ff 0000      	nop								;   1
C:003600 0000      	nop								; + 1
C:003601 0000      	nop								; + 1
C:003602 0000      	nop								; + 1
C:003603 0000      	nop								; + 1
         
C:003604 950a      	dec		REG_TEMP_R16		; + 1
C:003605 f7c9      	brne		_uos_delay_loop			; + 2 = 8 => 160 cycles => 9.92 uS
         
C:003606 9508      	ret
         ; ---------
         
         ; ---------
         ; uos_save_reg_r0_r31
         ; => Ecriture dans la SRAM des 32 registres 'r0' a 'r32'
         ;    pour une utilisation depuis un programme C
         ; ---------
          uos_save_reg_r0_r31:
C:003607 9200 0514 	sts		UOS_G_SAVE_R0, r0
C:003609 9210 0515 	sts		UOS_G_SAVE_R1, r1
C:00360b 9220 0516 	sts		UOS_G_SAVE_R2, r2
C:00360d 9230 0517 	sts		UOS_G_SAVE_R3, r3
C:00360f 9240 0518 	sts		UOS_G_SAVE_R4, r4
C:003611 9250 0519 	sts		UOS_G_SAVE_R5, r5
C:003613 9260 051a 	sts		UOS_G_SAVE_R6, r6
C:003615 9270 051b 	sts		UOS_G_SAVE_R7, r7
C:003617 9280 051c 	sts		UOS_G_SAVE_R8, r8
C:003619 9290 051d 	sts		UOS_G_SAVE_R9, r9
C:00361b 92a0 051e 	sts		UOS_G_SAVE_R10, r10
C:00361d 92b0 051f 	sts		UOS_G_SAVE_R11, r11
C:00361f 92c0 0520 	sts		UOS_G_SAVE_R12, r12
C:003621 92d0 0521 	sts		UOS_G_SAVE_R13, r13
C:003623 92e0 0522 	sts		UOS_G_SAVE_R14, r14
C:003625 92f0 0523 	sts		UOS_G_SAVE_R15, r15
C:003627 9300 0524 	sts		UOS_G_SAVE_R16, r16
C:003629 9310 0525 	sts		UOS_G_SAVE_R17, r17
C:00362b 9320 0526 	sts		UOS_G_SAVE_R18, r18
C:00362d 9330 0527 	sts		UOS_G_SAVE_R19, r19
C:00362f 9340 0528 	sts		UOS_G_SAVE_R20, r20
C:003631 9350 0529 	sts		UOS_G_SAVE_R21, r21
C:003633 9360 052a 	sts		UOS_G_SAVE_R22, r22
C:003635 9370 052b 	sts		UOS_G_SAVE_R23, r23
C:003637 9380 052c 	sts		UOS_G_SAVE_R24, r24
C:003639 9390 052d 	sts		UOS_G_SAVE_R25, r25
C:00363b 93a0 052e 	sts		UOS_G_SAVE_R26, r26
C:00363d 93b0 052f 	sts		UOS_G_SAVE_R27, r27
C:00363f 93c0 0530 	sts		UOS_G_SAVE_R28, r28
C:003641 93d0 0531 	sts		UOS_G_SAVE_R29, r29
C:003643 93e0 0532 	sts		UOS_G_SAVE_R30, r30
C:003645 93f0 0533 	sts		UOS_G_SAVE_R31, r31
         
C:003647 9508      	ret
         ; ---------
         
         ; --------r0, -
         ; uos_restore_reg_r0_r31
         ; => Restauration depuis la pile des 32 registres
         ;    pour une utilisation depuis un programme C
         ; ---------
          uos_restore_reg_r0_r31:
C:003648 9000 0514 	lds		r0, UOS_G_SAVE_R0
C:00364a 9010 0515 	lds		r1, UOS_G_SAVE_R1
C:00364c 9020 0516 	lds		r2, UOS_G_SAVE_R2
C:00364e 9030 0517 	lds		r3, UOS_G_SAVE_R3
C:003650 9040 0518 	lds		r4, UOS_G_SAVE_R4
C:003652 9050 0519 	lds		r5, UOS_G_SAVE_R5
C:003654 9060 051a 	lds		r6, UOS_G_SAVE_R6
C:003656 9070 051b 	lds		r7, UOS_G_SAVE_R7
C:003658 9080 051c 	lds		r8, UOS_G_SAVE_R8
C:00365a 9090 051d 	lds		r9, UOS_G_SAVE_R9
C:00365c 90a0 051e 	lds		r10, UOS_G_SAVE_R10
C:00365e 90b0 051f 	lds		r11, UOS_G_SAVE_R11
C:003660 90c0 0520 	lds		r12, UOS_G_SAVE_R12
C:003662 90d0 0521 	lds		r13, UOS_G_SAVE_R13
C:003664 90e0 0522 	lds		r14, UOS_G_SAVE_R14
C:003666 90f0 0523 	lds		r15, UOS_G_SAVE_R15
C:003668 9100 0524 	lds		r16, UOS_G_SAVE_R16
C:00366a 9110 0525 	lds		r17, UOS_G_SAVE_R17
C:00366c 9120 0526 	lds		r18, UOS_G_SAVE_R18
C:00366e 9130 0527 	lds		r19, UOS_G_SAVE_R19
C:003670 9140 0528 	lds		r20, UOS_G_SAVE_R20
C:003672 9150 0529 	lds		r21, UOS_G_SAVE_R21
C:003674 9160 052a 	lds		r22, UOS_G_SAVE_R22
C:003676 9170 052b 	lds		r23, UOS_G_SAVE_R23
C:003678 9180 052c 	lds		r24, UOS_G_SAVE_R24
C:00367a 9190 052d 	lds		r25, UOS_G_SAVE_R25
C:00367c 91a0 052e 	lds		r26, UOS_G_SAVE_R26
C:00367e 91b0 052f 	lds		r27, UOS_G_SAVE_R27
C:003680 91c0 0530 	lds		r28, UOS_G_SAVE_R28
C:003682 91d0 0531 	lds		r29, UOS_G_SAVE_R29
C:003684 91e0 0532 	lds		r30, UOS_G_SAVE_R30
C:003686 91f0 0533 	lds		r31, UOS_G_SAVE_R31
         
C:003688 9508      	ret
         ; ---------
         
         ; ---------
         ; Print de la frequence 8/16 MHz @ FLG_0_RC_OSC_8MHZ
         ; ---------
          uos_print_frequency:
         	; A priori 16 MHz
C:003689 e7fe      	ldi		REG_Z_MSB, high(_uos_text_frequency_16_mhz << 1)
C:00368a eee0      	ldi		REG_Z_LSB, low(_uos_text_frequency_16_mhz << 1)
         
C:00368b 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:00368d ff77      	sbrs		REG_TEMP_R23, FLG_0_RC_OSC_8MHZ_IDX
         
C:00368e c002      	rjmp		uos_print_frequency_end
         
C:00368f e7fe      	ldi		REG_Z_MSB, high(_uos_text_frequency_8_mhz << 1)
C:003690 ede4      	ldi		REG_Z_LSB, low(_uos_text_frequency_8_mhz << 1)
         
          uos_print_frequency_end:
C:003691 d63f      	rcall		uos_push_text_flash_in_fifo_tx
         
C:003692 9508      	ret
         ; ---------
         
         ; ---------
         ; uos_delay_big
         ; => Delay "long" de duree fixe @ REG_TEMP_R16, REG_TEMP_R17 et REG_TEMP_R18
         ;
         ; uos_delay_big_2(REG_TEMP_R16)
         ; => Ne doit pas etre appelee sous It
         ;
          uos_delay_big:
C:003693 e208      	ldi		REG_TEMP_R16, 40
         
          uos_delay_big_2:
C:003694 e71d      	ldi		REG_TEMP_R17, 125
         
          _uos_delay_big_more:
C:003695 ef2a      	ldi		REG_TEMP_R18, 250
         
          _uos_delay_big_more_1:
C:003696 952a      	dec		REG_TEMP_R18
C:003697 0000      	nop									; Wait 1 cycle
C:003698 f7e9      	brne		_uos_delay_big_more_1
C:003699 951a      	dec		REG_TEMP_R17
C:00369a f7d1      	brne		_uos_delay_big_more
C:00369b 950a      	dec		REG_TEMP_R16
C:00369c f7b9      	brne		uos_delay_big_2
C:00369d 9508      	ret
         ; ---------
         
         ; ---------
         ; Test Leds suivant la sequence definie par 'text_test_leds'
         ;
         ; - 'init_test_leds': Armorce du test
         ; - 'exec_test_leds': Progression du test a l'expiration du timer dedie
         ;   => 'exec_test_leds' doit imperativement etre implemente apres 'init_test_leds'
         ; ---------
          init_test_leds:
         ; ---------
C:00369e e800      	ldi		REG_TEMP_R16, FLG_GESTION_TEST_LEDS_MSK
C:00369f 9300 0513 	sts		UOS_G_GESTION_TEST_LEDS, REG_TEMP_R16
         ; ---------
         
         ; ---------
         ; Cadencement des allumages/extinctions des Leds
         ; ---------
          exec_test_leds:
         ; ---------
C:0036a1 e7ff      	ldi		REG_Z_MSB, high(mask_for_test_leds << 1)
C:0036a2 e9ea      	ldi		REG_Z_LSB, low(mask_for_test_leds << 1)
C:0036a3 9100 0513 	lds		REG_TEMP_R16, UOS_G_GESTION_TEST_LEDS
C:0036a5 770f      	andi		REG_TEMP_R16, ~FLG_GESTION_TEST_LEDS_MSK & 0xFF		; '& 0xFF' pour eviter un warning ;-)
C:0036a6 0fe0      	add		REG_Z_LSB, REG_TEMP_R16
C:0036a7 2711      	clr		REG_TEMP_R17
C:0036a8 1ff1      	adc		REG_Z_MSB, REG_TEMP_R17
C:0036a9 9114      	lpm      REG_TEMP_R17, Z					; 'REG_TEMP_R17' = Etat et masques d'affichage
         
C:0036aa ff17      	sbrs		REG_TEMP_R17, FLG_GESTION_TEST_LEDS_IDX
C:0036ab c008      	rjmp		exec_test_leds_end
         
          exec_test_leds_refresh:
C:0036ac 9310 050f 	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R17		; Update Leds...
         
C:0036ae 9100 0513 	lds		REG_TEMP_R16, UOS_G_GESTION_TEST_LEDS	; Update progression...
C:0036b0 9503      	inc		REG_TEMP_R16								; Next test
C:0036b1 9300 0513 	sts		UOS_G_GESTION_TEST_LEDS, REG_TEMP_R16
         
C:0036b3 c004      	rjmp		exec_test_leds_more
         
          exec_test_leds_end:
         	; End of the test
C:0036b4 2700      	clr		REG_TEMP_R16
C:0036b5 9300 0513 	sts		UOS_G_GESTION_TEST_LEDS, REG_TEMP_R16
C:0036b7 c005      	rjmp		exec_test_leds_rtn
         
          exec_test_leds_more:
         	; Continue the test
         	; Reinitialisation timer 'TIMER_TEST_LEDS'
C:0036b8 e019      	ldi		REG_TEMP_R17, TIMER_TEST_LEDS
         
C:0036b9 ef24      	ldi		REG_TEMP_R18, (DURATION_TIMER_TEST_LEDS % 256)
C:0036ba e031      	ldi		REG_TEMP_R19, (DURATION_TIMER_TEST_LEDS / 256)
C:0036bb 940e 3939 	call		uos_start_timer
         
          exec_test_leds_rtn:
C:0036bd 9508      	ret
         ; ---------
         ; Fin: Test Leds suivant la sequence definie par 'text_test_leds'
         ; ---------
         
         ; ---------
         ; Lecture des 2 bytes a l'adresse '_uos_magic_const'...
         ; ---------
          read_and_test_magic_const:
C:0036be e7ff      	ldi		REG_Z_MSB, high(_uos_magic_const << 1)
C:0036bf eee6      	ldi		REG_Z_LSB, low(_uos_magic_const << 1)
C:0036c0 9105      	lpm		REG_TEMP_R16, Z+
C:0036c1 3f0f      	cpi		REG_TEMP_R16, 0xFF
C:0036c2 f411      	brne		read_and_test_magic_const_more
C:0036c3 940c 378c 	jmp		_uos_awaiting_prog
         
          read_and_test_magic_const_more:
C:0036c5 9104      	lpm		REG_TEMP_R16, Z
C:0036c6 3f0f      	cpi		REG_TEMP_R16, 0xFF
C:0036c7 f411      	brne		read_and_test_magic_const_rtn
C:0036c8 940c 378c 	jmp		_uos_awaiting_prog
         
          read_and_test_magic_const_rtn:
C:0036ca 9508      	ret
         ; ---------
         
         ; ---------
         ; Ecriture d'un byte contenu dans 'REG_TEMP_R16' a l'adresse 'REG_X_MSB:REG_X_LSB' de l'EEPROM
         ; ---------
          uos_eeprom_write_byte:
         	; Set address
C:0036cb bda1      	out		EEARL, REG_X_LSB
C:0036cc bdb2      	out		EEARH, REG_X_MSB
         
         	; Set data
C:0036cd bd00      	out		EEDR, REG_TEMP_R16
         
         	; Ecriture a l'adresse 'REG_X_MSB:REG_X_LSB' d'un byte
C:0036ce 98fd      	cbi		EECR, EEPM1
C:0036cf 98fc      	cbi		EECR, EEPM0
         
         	; Sequence interruptible
C:0036d0 94f8      	cli
C:0036d1 9afa      	sbi		EECR, EEMPE		; Start EEPROM write
C:0036d2 9af9      	sbi		EECR, EEPE
C:0036d3 9478      	sei
         	; Fin: Sequence interruptible
         	; Fin: Ecriture a l'adresse 'REG_X_MSB:REG_X_LSB' d'un byte
         
          uos_eeprom_write_byte_wait:
C:0036d4 99f9      	sbic		EECR, EEPE
C:0036d5 cffe      	rjmp		uos_eeprom_write_byte_wait
         
C:0036d6 9508      	ret
         ; ---------
         
         ; ---------
         ; _uos_tim1_compa_isr
         ;
         ; Methode appele a chaque expiration du timer #1 interne (100 uS)
         ;
         ; => TODO: Traitements (Nbr de cycles maximal):
         ;    0 - Entree dans l'It + gestion de la pulse         -> 33 cycles max
         ;    1 - tim1_compa_isr_acq_rxd:     Acquisition de RXD pour detection ligne IDLE   -> 18 cycles max
         ;    2 - tim1_compa_isr_tx_send_bit: Emission d'un bit sur TXD + uart_fifo_rx_write -> 39 + 30 cycles max
         ;    3 - tim1_compa_isr_rx_rec_bit:  Reception d'un bit sur RXD                     -> 67 cycles max
         ;    4 - tim1_compa_isr_cpt_1ms:     Comptabilisation de 1 mS                       -> 15 cycles max
         ;
         ;      - Sortie de l'It + gestion de la pulse           -> 28 cycles max
         ;
         ;    => Total si les 4 traitements sont executes dans le meme tick: 28 + 169 + 33 = 230 cycles max
         ;
         ; Registres utilises:
         ;    REG_X_LSB:REG_X_MSB -> Comptabilisation des ticks dans 'G_TICK_1MS'
         ;    REG_TEMP_R16        -> Travail
         ;    REG_TEMP_R17        -> Travail
         ;    REG_PORTB_OUT       -> Image du PORTB
         ;    REG_SAVE_SREG       -> Sauvegarde temporaire de SREG
         ; ---------
          uos_tim1_compa_isr_program:
C:0036d7 920f      	push		REG_SAVE_SREG
C:0036d8 b60f      	in			REG_SAVE_SREG, SREG
         
         	; Marquage de l'origine de l'It (Espace PROGRAM)
C:0036d9 930f      	push		REG_TEMP_R16
C:0036da 9100 0500 	lds		REG_TEMP_R16, G_STATES_AT_RESET
C:0036dc 6004      	sbr		REG_TEMP_R16, FLG_STATE_AT_IT_TIM1_COMPA_PROGRAM_MSK		
C:0036dd 9300 0500 	sts		G_STATES_AT_RESET, REG_TEMP_R16
C:0036df 910f      	pop		REG_TEMP_R16
C:0036e0 c009      	rjmp		_uos_tim1_compa_isr
         
          _uos_tim1_compa_isr_bootloader:
C:0036e1 920f      	push		REG_SAVE_SREG
C:0036e2 b60f      	in			REG_SAVE_SREG, SREG
         
         	; Marquage de l'origine de l'It (Espace BOOTLOADER)
C:0036e3 930f      	push		REG_TEMP_R16
C:0036e4 9100 0500 	lds		REG_TEMP_R16, G_STATES_AT_RESET
C:0036e6 6400      	sbr		REG_TEMP_R16, FLG_STATE_AT_IT_TIM1_COMPA_BOOTLOADER_MSK		
C:0036e7 9300 0500 	sts		G_STATES_AT_RESET, REG_TEMP_R16
C:0036e9 910f      	pop		REG_TEMP_R16
         	;rjmp		_uos_tim1_compa_isr
         
          _uos_tim1_compa_isr:
C:0036ea 937f      	push		REG_TEMP_R23
         
          #if USE_MARK_IN_TIM1_COMPA
         	; Creneau --\_/--- pour indiquer la charge de travail dans l'It
C:0036eb 9170 050f 	lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:0036ed 7f77      	cbr		REG_TEMP_R23, MSK_BIT_PULSE_IT
C:0036ee 9370 050f 	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
          #endif
         
C:0036f0 9170 050f 	lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:0036f2 b975      	out		PORTB, REG_TEMP_R23
         
C:0036f3 93af      	push		REG_X_LSB
C:0036f4 93bf      	push		REG_X_MSB
C:0036f5 93ef      	push		REG_Z_LSB
C:0036f6 93ff      	push		REG_Z_MSB
C:0036f7 930f      	push		REG_TEMP_R16
C:0036f8 931f      	push		REG_TEMP_R17
C:0036f9 932f      	push		REG_TEMP_R18
         
C:0036fa df01      	rcall		_uos_delay_5uS		; Travail fictif de 5uS quel que soit l'espace BOOTLOADER ou PROGRAM
         
         	; ---------
         	; Prolongement si le code est execute au RESET depuis l'espace PROGRAM et
         	; si le vecteur commence par l'instruction 'rjmp'
         	; ---------
C:0036fb e3f8      	ldi		REG_Z_MSB, high(_uos_callback_tick)	; Execution si possible de l'extension '_uos_tim1_compa_isr'
C:0036fc e5ea      	ldi		REG_Z_LSB, low(_uos_callback_tick)	; dans l'espace PROGRAM
C:0036fd deea      	rcall		_uos_exec_extension_into_program
         	; ---------
         
         	; ---------
         	; Comptabilisation de 1 mS
         	; ---------
          _uos_tim1_compa_isr_cpt_1ms:
         	; => Si 'FLG_0_PERIODE_1MS' est a 1 (1mS atteinte a la precedente It) => Ne rien faire en attendant
         	;       que 'FLG_0_PERIODE_1MS' passe a 0
         	; => Sinon; si 'G_TICK_1MS' passe a 0 (1mS atteinte) => 'FLG_0_PERIODE_1MS' = 1 => Non maj 'G_TICK_1MS'
         	;    Sinon decrementation et maj 'G_TICK_1MS'
         	;
C:0036fe 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003700 fd70      	sbrc		REG_TEMP_R23, FLG_0_PERIODE_1MS_IDX
         
C:003701 c00d      	rjmp		_uos_tim1_compa_isr_cpt_1ms_end
         
C:003702 91a0 0502 	lds		REG_X_LSB, G_TICK_1MS
C:003704 23aa      	tst		REG_X_LSB										; X ?= 0
C:003705 f431      	brne		_uos_tim1_compa_isr_cpt_1ms_dec
         
C:003706 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003708 6071      	sbr		REG_TEMP_R23, FLG_0_PERIODE_1MS_MSK		; Oui: Set 'FLG_0_PERIODE_1MS'
C:003709 9370 0510 	sts		UOS_G_FLAGS_0, REG_TEMP_R23
         
C:00370b c003      	rjmp		_uos_tim1_compa_isr_cpt_1ms_end			; Fin sans maj de 'G_TICK_1MS'
         
          _uos_tim1_compa_isr_cpt_1ms_dec:
C:00370c 50a1      	subi		REG_X_LSB, 1			
C:00370d 93a0 0502 	sts		G_TICK_1MS, REG_X_LSB
         
          _uos_tim1_compa_isr_cpt_1ms_end:
         	; Fin: Comptabilisation de 1 mS
         	; ---------
         
         	; Emission d'un byte sur TX
C:00370f 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003711 ff74      	sbrs		REG_TEMP_R23, FLG_0_UART_TX_TO_SEND_IDX		; Byte a emettre TXD ?
         
C:003712 c00d      	rjmp		_uos_tim1_compa_isr_end								; Non
         
C:003713 9110 00c0 	lds		REG_TEMP_R17, UCSR0A								; Caractere en cours d'emission ?
C:003715 ff15      	sbrs		REG_TEMP_R17, UDRE0
C:003716 c009      	rjmp		_uos_tim1_compa_isr_end							; Oui
         
C:003717 9100 0577 	lds		REG_TEMP_R16, G_UART_BYTE_TX
C:003719 9300 00c6 	sts		UDR0, REG_TEMP_R16
         
C:00371b 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:00371d 7e7f      	cbr		REG_TEMP_R23, FLG_0_UART_TX_TO_SEND_MSK		; Pret a lire le FIFO/Tx
C:00371e 9370 0510 	sts		UOS_G_FLAGS_0, REG_TEMP_R23
         	; Fin: Emission d'un byte sur TX
         
          _uos_tim1_compa_isr_end:
C:003720 912f      	pop		REG_TEMP_R18
C:003721 911f      	pop		REG_TEMP_R17
C:003722 910f      	pop		REG_TEMP_R16
C:003723 91ff      	pop		REG_Z_MSB
C:003724 91ef      	pop		REG_Z_LSB
C:003725 91bf      	pop		REG_X_MSB
C:003726 91af      	pop		REG_X_LSB
         
          #if USE_MARK_IN_TIM1_COMPA
         	; Fin: Creneau --\_/---
C:003727 9170 050f 	lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE 
C:003729 6078      	sbr		REG_TEMP_R23, MSK_BIT_PULSE_IT
C:00372a 9370 050f 	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
C:00372c b975      	out		PORTB, REG_TEMP_R23
          #endif
         
C:00372d 917f      	pop		REG_TEMP_R23
         
C:00372e be0f      	out		SREG, REG_SAVE_SREG
C:00372f 900f      	pop		REG_SAVE_SREG
         
C:003730 9518      	reti
         ; ---------
         
         ; ---------
         ; Reception d'un byte sur RX
         ; ---------
          uos_usart_rx_complete_isr_program:
C:003731 920f      	push		REG_SAVE_SREG
C:003732 b60f      	in			REG_SAVE_SREG, SREG
         
         	; Marquage de l'origine de l'It (Espace PROGRAM)
C:003733 930f      	push		REG_TEMP_R16
C:003734 9100 0500 	lds		REG_TEMP_R16, G_STATES_AT_RESET
C:003736 6002      	sbr		REG_TEMP_R16, FLG_STATE_AT_IT_UART_COMPLETE_PROGRAM_MSK		
C:003737 9300 0500 	sts		G_STATES_AT_RESET, REG_TEMP_R16
C:003739 910f      	pop		REG_TEMP_R16
C:00373a c009      	rjmp		_uos_usart_rx_complete_isr
         
          _uos_usart_rx_complete_isr_bootloader:
C:00373b 920f      	push		REG_SAVE_SREG
C:00373c b60f      	in			REG_SAVE_SREG, SREG
         
         	; Marquage de l'origine de l'It (Espace BOOTLOADER)
C:00373d 930f      	push		REG_TEMP_R16
C:00373e 9100 0500 	lds		REG_TEMP_R16, G_STATES_AT_RESET
C:003740 6200      	sbr		REG_TEMP_R16, FLG_STATE_AT_IT_UART_COMPLETE_BOOTLOADER_MSK		
C:003741 9300 0500 	sts		G_STATES_AT_RESET, REG_TEMP_R16
C:003743 910f      	pop		REG_TEMP_R16
         	;rjmp		_uos_usart_rx_complete_isr
         
          _uos_usart_rx_complete_isr:
C:003744 93bf      	push		REG_X_MSB
C:003745 93af      	push		REG_X_LSB
C:003746 930f      	push		REG_TEMP_R16
C:003747 931f      	push		REG_TEMP_R17
C:003748 932f      	push		REG_TEMP_R18
         
C:003749 9040 00c6 	lds		REG_R5, UDR0		
C:00374b d2d7      	rcall		_uos_uart_fifo_rx_write
         
C:00374c 912f      	pop		REG_TEMP_R18
C:00374d 911f      	pop		REG_TEMP_R17
C:00374e 910f      	pop		REG_TEMP_R16
C:00374f 91af      	pop		REG_X_LSB
C:003750 91bf      	pop		REG_X_MSB
         
C:003751 be0f      	out		SREG, REG_SAVE_SREG
C:003752 900f      	pop		REG_SAVE_SREG
         
C:003753 9518      	reti
         ; ---------
         
         ; ---------
         ; Changement d'etat sur PIND<7:4>
         ; ---------
          uos_pcint2_isr_program:
C:003754 920f      	push		REG_SAVE_SREG
C:003755 b60f      	in			REG_SAVE_SREG, SREG
         
         	; Marquage de l'origine de l'It (Espace PROGRAM)
C:003756 930f      	push		REG_TEMP_R16
C:003757 9100 0500 	lds		REG_TEMP_R16, G_STATES_AT_RESET
C:003759 6001      	sbr		REG_TEMP_R16, FLG_STATE_AT_IT_PCINT2_PROGRAM_MSK		
C:00375a 9300 0500 	sts		G_STATES_AT_RESET, REG_TEMP_R16
C:00375c 910f      	pop		REG_TEMP_R16
C:00375d c009      	rjmp		_uos_pcint2_isr
         
          _uos_pcint2_isr_bootloader:
C:00375e 920f      	push		REG_SAVE_SREG
C:00375f b60f      	in			REG_SAVE_SREG, SREG
         
         	; Marquage de l'origine de l'It (Espace BOOTLOADER)
C:003760 930f      	push		REG_TEMP_R16
C:003761 9100 0500 	lds		REG_TEMP_R16, G_STATES_AT_RESET
C:003763 6100      	sbr		REG_TEMP_R16, FLG_STATE_AT_IT_PCINT2_BOOTLOADER_MSK		
C:003764 9300 0500 	sts		G_STATES_AT_RESET, REG_TEMP_R16
C:003766 910f      	pop		REG_TEMP_R16
         	;rjmp		_uos_pcint2_isr
         
          _uos_pcint2_isr:
C:003767 930f      	push		REG_TEMP_R16
C:003768 931f      	push		REG_TEMP_R17
C:003769 932f      	push		REG_TEMP_R18
C:00376a 933f      	push		REG_TEMP_R19
C:00376b 93df      	push		REG_Y_MSB
C:00376c 93cf      	push		REG_Y_LSB
         
C:00376d 9100 06be 	lds		REG_TEMP_R16, G_FLAGS_BUTTON
C:00376f 6001      	sbr		REG_TEMP_R16, FLG_BUTTON_WAIT_DONE_MSK
C:003770 9300 06be 	sts		G_FLAGS_BUTTON, REG_TEMP_R16
         
         	; Rearmement a 'DURATION_WAIT_STABILITY' pour effacer les rebonds a l'appui et au relacher
C:003772 e01b      	ldi		REG_TEMP_R17, TIMER_GEST_BUTTON
C:003773 e02a      	ldi		REG_TEMP_R18, (DURATION_WAIT_STABILITY % 256)
C:003774 e030      	ldi		REG_TEMP_R19, (DURATION_WAIT_STABILITY / 256)
C:003775 d1d8      	rcall		uos_restart_timer
         
          _uos_pcint2_isr_end:
C:003776 91cf      	pop		REG_Y_LSB
C:003777 91df      	pop		REG_Y_MSB
C:003778 913f      	pop		REG_TEMP_R19
C:003779 912f      	pop		REG_TEMP_R18
C:00377a 911f      	pop		REG_TEMP_R17
C:00377b 910f      	pop		REG_TEMP_R16
         
C:00377c be0f      	out		SREG, REG_SAVE_SREG
C:00377d 900f      	pop		REG_SAVE_SREG
         
C:00377e 9518      	reti
         ; ---------
         
         ; ---------
          _uos_forever:
C:00377f 94f8      	cli
C:003780   +  	setLedRedOn
C:003780 9170 0511 lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003782 6870      sbr		REG_TEMP_R23, UOS_FLG_1_LED_RED_ON_MSK	

C:003783 9370 0511 sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
C:003785 9170 050f lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:003787 7f7d      cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED	
C:003788 9370 050f sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
C:00378a b975      out		PORTB, REG_TEMP_R23					

         
          _uos_forever_loop:	
C:00378b cfff      	rjmp		_uos_forever_loop
         ; ---------
         
         ; ---------
         ; Mise sur voie de garage avec clignotement "lent" ou "rapide" de la Led RED
         ; ---------
          _uos_awaiting_prog:
C:00378c 94f8      	cli
C:00378d e005      	ldi		REG_TEMP_R16, 5
C:00378e c009      	rjmp		_uos_invalid_it_leds_off
         
          _uos_invalid_it_speed:
C:00378f 94f8      	cli
C:003790 e104      	ldi		REG_TEMP_R16, 20
C:003791 c002      	rjmp		_uos_invalid_it_more
         
          _uos_invalid_it_slow:
C:003792 94f8      	cli
C:003793 e500      	ldi		REG_TEMP_R16, 80
         
          _uos_invalid_it_more:
         	; Memorisation du numero de l'It non attendue dans l'espace bootloader
C:003794 6810      	sbr		REG_TEMP_R17, UOS_FLG_WRONG_IT_BOOLOADER_MSK
C:003795 7b1f      	cbr		REG_TEMP_R17, UOS_FLG_WRONG_IT_PROGRAM_MSK
C:003796 9310 0501 	sts		UOS_G_STATES_POST_MORTEM, REG_TEMP_R17
         
          _uos_invalid_it_leds_off:
         	; Extinction de toutes les Leds
C:003798   +  	setLedsOff
C:003798 e376      ldi		REG_TEMP_R23, (UOS_MSK_BIT_LED_RED | UOS_MSK_BIT_LED_GREEN | UOS_MSK_BIT_LED_YELLOW | UOS_MSK_BIT_LED_BLUE)
C:003799 9370 050f sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
C:00379b b975      out		PORTB, REG_TEMP_R23					

         
          _uos_invalid_it_loop:
C:00379c 930f      	push		REG_TEMP_R16			; Save/Restore temporisation dans REG_TEMP_R16
C:00379d   +  	setLedRedOn
C:00379d 9170 0511 lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:00379f 6870      sbr		REG_TEMP_R23, UOS_FLG_1_LED_RED_ON_MSK	

C:0037a0 9370 0511 sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
C:0037a2 9170 050f lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:0037a4 7f7d      cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED	
C:0037a5 9370 050f sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
C:0037a7 b975      out		PORTB, REG_TEMP_R23					

C:0037a8 deeb      	rcall		uos_delay_big_2
C:0037a9 910f      	pop		REG_TEMP_R16
C:0037aa 930f      	push		REG_TEMP_R16
C:0037ab   +  	setLedRedOff
C:0037ab 9170 0511 lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:0037ad 777f      cbr		REG_TEMP_R23, UOS_FLG_1_LED_RED_ON_MSK	

C:0037ae 9370 0511 sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
C:0037b0 9170 050f lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:0037b2 6072      sbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED	
C:0037b3 9370 050f sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
C:0037b5 b975      out		PORTB, REG_TEMP_R23					

C:0037b6 dedd      	rcall		uos_delay_big_2
C:0037b7 910f      	pop		REG_TEMP_R16
C:0037b8 cfe3      	rjmp		_uos_invalid_it_loop
         ; ---------
         
         ; ---------
         ; Initialisation de la SRAM
         ; - Pas d'initialisation des 2 derniers bytes (retour de la fonction)
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_TEMP_R16 -> Valeur d'initialisation de la SRAM
         ; ---------
          _uos_init_sram_fill:
C:0037b9 ef0f      	ldi		REG_TEMP_R16, 0xff
C:0037ba e0b8      	ldi		REG_X_MSB, high(RAMEND - 2)
C:0037bb efad      	ldi		REG_X_LSB, low(RAMEND - 2)
         
          _uos_init_sram_fill_loop_a:
         	; Initialisation a 0xff de la STACK
         	; => Permet de connaitre la profondeur maximale de la pile d'appel
C:0037bc 930c      	st			X, REG_TEMP_R16
C:0037bd 9711      	sbiw		REG_X_LSB, 1
C:0037be 30b7      	cpi		REG_X_MSB, high(UOS_G_SRAM_BOOTLOADER_END_OF_USE)
C:0037bf f7e1      	brne		_uos_init_sram_fill_loop_a
C:0037c0 35ae      	cpi		REG_X_LSB, low(UOS_G_SRAM_BOOTLOADER_END_OF_USE - 1)	
C:0037c1 f7d1      	brne		_uos_init_sram_fill_loop_a
         
C:0037c2 2700      	clr		REG_TEMP_R16
         
         	; Initialisation a 0x00 du reste de la SRAM
         	; => Permet de connaitre la profondeur de la pile d'appel
          _uos_init_sram_fill_loop_b:
C:0037c3 930c      	st			X, REG_TEMP_R16
C:0037c4 9711      	sbiw		REG_X_LSB, 1
         
         	; Non RAZ des positions 'G_STATES_AT_RESET' (0x100) et 'UOS_G_STATES_POST_MORTEM' (0x101)
         	; => Arret si la position ('UOS_G_STATES_POST_MORTEM' + 1) est atteinte
C:0037c5 30b5      	cpi		REG_X_MSB, high(UOS_G_STATES_POST_MORTEM + 1)
C:0037c6 f7e1      	brne		_uos_init_sram_fill_loop_b
C:0037c7 30a2      	cpi		REG_X_LSB, low(UOS_G_STATES_POST_MORTEM + 1)
C:0037c8 f7d1      	brne		_uos_init_sram_fill_loop_b
         
         	; Fin initialisation [SRAM_START, ..., (RAMEND - 2)]
C:0037c9 9508      	ret
         ; ---------
         
         ; ---------
         ; Initialisation de valeurs particulieres dans la SRAM
         ;
         ; Variables initialisees:
         ; - G_TICK_1MS -> Periode pour 1mS du Cadencement It
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_TEMP_R16
         ; ---------
          _uos_init_sram_values:
         	; Raz des 2 bytes REG_FLAGS_0 et REG_FLAGS_1
C:0037ca 2777      	clr      REG_TEMP_R23
C:0037cb 9370 0510    sts      UOS_G_FLAGS_0, REG_TEMP_R23
C:0037cd 9370 0511    sts      UOS_G_FLAGS_1, REG_TEMP_R23
         
         	; Initialisation periode de 1mS @ Cadencement It
                 ; Ajustement a 100 uS exactement (Prise en compte de la mS a l'It suivante ;-)
                 ; => Constate par simulation avec 'avrsimu' ;-))
C:0037cf e009      	ldi		REG_TEMP_R16, (PERIODE_1MS - 1)
C:0037d0 9300 0503 	sts		G_TICK_1MS_INIT, REG_TEMP_R16
C:0037d2 9300 0502 	sts		G_TICK_1MS, REG_TEMP_R16
         
C:0037d4 9508      	ret
         ; ---------
         
         ; ---------
         ; Retourne dans 'REG_Z_MSB:REG_Z_LSB' l'index pour l'affichage de la vitesse en Bauds @ 'UOS_G_HEADER_BAUDS_VALUE'
         ; ---------
          get_index_bauds_rate_value:
         ; ---------
C:0037d5 e7ff      	ldi		REG_Z_MSB, high(const_for_bauds_rate_values << 1)
C:0037d6 eae6      	ldi		REG_Z_LSB, low(const_for_bauds_rate_values << 1)
         
         	; Longueur du texte defini sur 6 caracteres
         	; +> Multiplication par 6 de l'adresse de base de la table 'const_for_bauds_rate_values'
C:0037d7 9100 050d 	lds		REG_TEMP_R16, UOS_G_HEADER_BAUDS_VALUE
C:0037d9 2f10      	mov		REG_TEMP_R17, REG_TEMP_R16
C:0037da 0f00      	lsl		REG_TEMP_R16						; REG_TEMP_R16 = (2 * REG_TEMP_R16)
C:0037db 0f01      	add		REG_TEMP_R16, REG_TEMP_R17		; REG_TEMP_R16 = (3 * REG_TEMP_R16)
C:0037dc 0f00      	lsl		REG_TEMP_R16						; REG_TEMP_R16 = (6 * UOS_G_HEADER_BAUDS_VALUE)
C:0037dd 0fe0      	add		REG_Z_LSB, REG_TEMP_R16
C:0037de 2700      	clr		REG_TEMP_R16
C:0037df 1ff0      	adc		REG_Z_MSB, REG_TEMP_R16			; Z = (const_for_bauds_rate_values + 6 * UOS_G_HEADER_BAUDS_VALUE)
         
C:0037e0 9508      	ret
         ; ---------
         
         ; [Padding jusqu'a l'adresse 0x37FF
          .include		"PaddingWith16Bytes.h"
         ; "$Id: PaddingWith16Bytes.h,v 1.5 2026/02/18 18:01:34 administrateur Exp $"
         ; Padding avec 16 bytes...
         
C:0037e1 0000      	nop
C:0037e2 0000      	nop
C:0037e3 0000      	nop
C:0037e4 0000      	nop
C:0037e5 0000      	nop
C:0037e6 0000      	nop
C:0037e7 0000      	nop
C:0037e8 0000      	nop
C:0037e9 0000      	nop
C:0037ea 0000      	nop
C:0037eb 0000      	nop
C:0037ec 0000      	nop
C:0037ed 0000      	nop
C:0037ee 0000      	nop
C:0037ef 0000      	nop
C:0037f0 cf8e      	rjmp	_uos_forever
         
         ; End of file
          ; End of file
         
         ; Complement...
C:0037f1 0000      	nop
C:0037f2 0000      	nop
C:0037f3 0000      	nop
C:0037f4 0000      	nop
C:0037f5 0000      	nop
C:0037f6 0000      	nop
C:0037f7 0000      	nop
C:0037f8 0000      	nop
C:0037f9 0000      	nop
C:0037fa 0000      	nop
C:0037fb 0000      	nop
C:0037fc 0000      	nop
C:0037fd 0000      	nop
C:0037fe 0000      	nop
         
C:0037ff cf7f      	rjmp		_uos_forever		; Mise sur voie de garage ;-)
         ; Fin: Padding jusqu'a l'adresse 0x37FF]
         
         ; Adresses de base des vecteurs d'interruptions avec 'fuses_high' = bxxxxx000
          .org	0x3800 
         
         ; Vecteurs d'interruption dans le cas du fusible BOOTRST = 1
          _uos_reset_bootloader:
         	; => Marquage du numero de l'It en hexadecimal pour faciliter
         	;    la lecture de 'UOS_G_STATES_POST_MORTEM'
         	;    => Origine: 'FLG_WRONG_IT_BOOTLOADER' (Bit<7>)
         	;       Num It:  Bits<0-5>
C:003800 0000      	nop
C:003801 cd87      	rjmp		_uos_main_bootloader								; # 1 RESET
         
C:003802 e012      	ldi		REG_TEMP_R17, 0x02
C:003803 cf8b      	rjmp		_uos_invalid_it_speed							; # 2 INT0
         
C:003804 e013      	ldi		REG_TEMP_R17, 0x03
C:003805 cf89      	rjmp		_uos_invalid_it_speed							; # 3 INT1
         
C:003806 e014      	ldi		REG_TEMP_R17, 0x04
C:003807 cf87      	rjmp		_uos_invalid_it_speed							; # 4 PCINT0
         
C:003808 e015      	ldi		REG_TEMP_R17, 0x05
C:003809 cf85      	rjmp		_uos_invalid_it_speed							; # 5 PCINT1
         
C:00380a 0000      	nop
C:00380b cf52      	rjmp		_uos_pcint2_isr_bootloader						; # 6 PCINT2
         
C:00380c e017      	ldi		REG_TEMP_R17, 0x07
C:00380d cf81      	rjmp		_uos_invalid_it_speed							; # 7 WDT
         
C:00380e e018      	ldi		REG_TEMP_R17, 0x08
C:00380f cf7f      	rjmp		_uos_invalid_it_speed							; # 8 TIMER2 COMPA
         
C:003810 e019      	ldi		REG_TEMP_R17, 0x09
C:003811 cf7d      	rjmp		_uos_invalid_it_speed							; # 9 TIMER2 COMPB
         
C:003812 e110      	ldi		REG_TEMP_R17, 0x10
C:003813 cf7b      	rjmp		_uos_invalid_it_speed							; #10 TIMER2 OVF
         
C:003814 e111      	ldi		REG_TEMP_R17, 0x11
C:003815 cf79      	rjmp		_uos_invalid_it_speed							; #11 TIMER1 CAPT
         
C:003816 0000      	nop
C:003817 cec9      	rjmp		_uos_tim1_compa_isr_bootloader				; #12 TIMER1 COMPA
         
C:003818 e113      	ldi		REG_TEMP_R17, 0x13
C:003819 cf75      	rjmp		_uos_invalid_it_speed							; #13 TIMER1 COMPB
         
C:00381a e114      	ldi		REG_TEMP_R17, 0x14
C:00381b cf73      	rjmp		_uos_invalid_it_speed							; #14 TIMER1 OVF
         
C:00381c e115      	ldi		REG_TEMP_R17, 0x15
C:00381d cf71      	rjmp		_uos_invalid_it_speed							; #15 TIMER0 COMPA
         
C:00381e e116      	ldi		REG_TEMP_R17, 0x16
C:00381f cf6f      	rjmp		_uos_invalid_it_speed							; #16 TIMER0 COMPB
         
C:003820 e117      	ldi		REG_TEMP_R17, 0x17
C:003821 cf6d      	rjmp		_uos_invalid_it_speed							; #17 TIMER0 OVF
         
C:003822 e118      	ldi		REG_TEMP_R17, 0x18
C:003823 cf6b      	rjmp		_uos_invalid_it_speed							; #18 SPI, SPC
         
C:003824 0000      	nop
C:003825 cf15      	rjmp		_uos_usart_rx_complete_isr_bootloader		; #19 USART, RX
         
C:003826 e210      	ldi		REG_TEMP_R17, 0x20
C:003827 cf67      	rjmp		_uos_invalid_it_speed							; #20 USART, UDRE
         
C:003828 e211      	ldi		REG_TEMP_R17, 0x21
C:003829 cf65      	rjmp		_uos_invalid_it_speed							; #21 USART, TX
         
C:00382a e212      	ldi		REG_TEMP_R17, 0x22
C:00382b cf63      	rjmp		_uos_invalid_it_speed							; #22 ADC
         
C:00382c e213      	ldi		REG_TEMP_R17, 0x23
C:00382d cf61      	rjmp		_uos_invalid_it_speed							; #23 EE READY
         
C:00382e e214      	ldi		REG_TEMP_R17, 0x24
C:00382f cf5f      	rjmp		_uos_invalid_it_speed							; #24 ANALOG COMP
         
C:003830 e215      	ldi		REG_TEMP_R17, 0x25
C:003831 cf5d      	rjmp		_uos_invalid_it_speed							; #25 TWI
         
C:003832 e216      	ldi		REG_TEMP_R17, 0x26
C:003833 cf5b      	rjmp		_uos_invalid_it_speed							; #26 SPM READY
         
         ; Reservation 2 bytes pour s'aligner sur le 'main' du Langage C
         ; => TODO: Saut vers '_uos_forever'
C:003834 0000      	nop
C:003835 cf49      	rjmp      _uos_forever		; Ne sera jamais execute (adresse du 'main()' d'un programme C)
         
         ; ---------
         ; Table des vecteurs d'execution des taches timer codees dans l'espace BOOTLOADER
         ; => Vecteurs d'adesses "mappee" dans l'espace PROGRAM correspondant ;-)
         ; ---------
          _uos_vector_timer_0_program:
         	; Vecteurs des 9 expirations timer disponibles pour les addons
C:003836 940c 39ad 	jmp		_uos_callback_exec_timer_0
C:003838 940c 39ae 	jmp		_uos_callback_exec_timer_1
C:00383a 940c 39af 	jmp		_uos_callback_exec_timer_2
C:00383c 940c 39b0 	jmp		_uos_callback_exec_timer_3
C:00383e 940c 39b1 	jmp		_uos_callback_exec_timer_4
C:003840 940c 39b2 	jmp		_uos_callback_exec_timer_5
C:003842 940c 39b3 	jmp		_uos_callback_exec_timer_6
C:003844 940c 39b4 	jmp		_uos_callback_exec_timer_7
C:003846 940c 39b5 	jmp		_uos_callback_exec_timer_8
         
         	; Vecteurs des 7 expirations timer utilises par BOOTLOADER
C:003848 940c 39b6 	jmp		_uos_callback_exec_timer_9				; 'TIMER_TEST_LEDS'
C:00384a 940c 39b8 	jmp		_uos_callback_exec_timer_10			; 'TIMER_GEST_BUTTON_LED'
C:00384c 940c 39b9 	jmp		_uos_callback_exec_timer_11			; 'TIMER_GEST_BUTTON'
C:00384e 940c 39ba 	jmp		_uos_callback_exec_timer_12			; 'TIMER_GEST_BUTTON_ACQ'
C:003850 940c 39bb 	jmp		_uos_callback_exec_timer_13			; 'TIMER_ERROR'
C:003852 940c 39cd 	jmp		_uos_callback_exec_timer_14			; 'TIMER_LED_GREEN'
C:003854 940c 3a0d 	jmp		_uos_callback_exec_timer_15			; 'TIMER_CONNECT'
         
         ; ---------
         ; Table des 5 vecteurs d'execution defini sur 2 mots d'instructionen prolongement
         ; de celui de l'espace BOOTLOADER
         ; => Terminaison de la 1st page de 64 mots pour la programmation interne au moyen
         ;    l'instruction 'stm'
         ; ---------
          _uos_callback_init:
C:003856 0000      	nop
C:003857 cf27      	rjmp		_uos_forever	; Ne sera jamais execute (prolongement en 'callback_init')
         
          _uos_callback_background:
C:003858 0000      	nop
C:003859 cf25      	rjmp		_uos_forever	; Ne sera jamais execute (prolongement en 'callback_background')
         
          _uos_callback_tick:
C:00385a 0000      	nop
C:00385b cf23      	rjmp		_uos_forever	; Ne sera jamais execute (prolongement en 'callbackaddon_tick')
         
          _uos_callback_1_ms:
C:00385c 0000      	nop
C:00385d cf21      	rjmp		_uos_forever	; Ne sera jamais execute (prolongement en 'callbackaddon_1_ms')
         
          _uos_callback_gest_buttons:
C:00385e 0000      	nop
C:00385f cf1f      	rjmp		_uos_forever	; Ne sera jamais execute (prolongement en 'callbackaddon_gest_buttons')
         
          _uos_callback_command:
C:003860 0000      	nop
C:003861 cf1d      	rjmp		_uos_forever	; Ne sera jamais execute (prolongement en 'callback_command')
         ; ---------
         
         ; ---------
         ; Fonctionnalites dans un fichier a part
         ; => Aucune contrainte sur l'ordre d'inclusion
         ;    => Si ordre different ou ajout de fonctionnalites,  certains branchements (rjump/jump) ou
         ;       appel aux subroutines (rcall/call) devront etre adaptes (suppression erreur ou warning)
         ;    => A noter que le fichier 'ATmega328P_uOS_Commands.asm' implemente les routines d'ecriture
         ;       dans la FLASH qui doivent etre definies dans l'espace de demarrage de uOS (0x3800-0x3FFF)
         ;       => En particulier la routine '_uos_do_spm' doit etre dans l'espace de demarrage
          .include		"ATmega328P_uOS_Misc.asm"
         ; "$Id: ATmega328P_uOS_Misc.asm,v 1.7 2026/02/25 16:40:59 administrateur Exp $"
         
         ; ---------
          _uos_init_hard:
            ; Lecture du fusible 'LOW' pour determiner 8/16 MHz
C:003862 e009         ldi      REG_TEMP_R16, (1 << BLBSET) | (1 << SELFPRGEN)
C:003863 bf07         out      SPMCSR, REG_TEMP_R16
         
C:003864 e0f0         ldi      REG_Z_MSB, 0x00
C:003865 e0e0         ldi      REG_Z_LSB, 0x00
C:003866 9104         lpm      REG_TEMP_R16, Z
         
C:003867 700f         andi     REG_TEMP_R16, 0x0F
C:003868 3002         cpi      REG_TEMP_R16, (1 << CKSEL1)
C:003869 f429         brne     _uos_init_hard_no_rc_osc_8mhz
         
C:00386a 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:00386c 6870      	sbr		REG_TEMP_R23, FLG_0_RC_OSC_8MHZ_MSK
C:00386d 9370 0510 	sts		UOS_G_FLAGS_0, REG_TEMP_R23
         
          _uos_init_hard_no_rc_osc_8mhz:
            ; Fin: Lecture du fusible 'LOW' pour determiner 8/16 MHz
         
         	; Cadencement a xxx uS
         	; TCCR1A/B: Timer/Counter1 Control Register A/B
C:00386f 2700      	clr		REG_TEMP_R16
C:003870 9300 0080 	sts		TCCR1A, REG_TEMP_R16
C:003872 9300 0081 	sts		TCCR1B, REG_TEMP_R16
         
         	; TCNT1H/L: Timer/Counter1
C:003874 e000      	ldi		REG_TEMP_R16, 0	
C:003875 9300 0085 	sts		TCNT1H, REG_TEMP_R16
C:003877 9300 0084 	sts		TCNT1L, REG_TEMP_R16
         
         	; OCR1A: Avec un ATmega328p cadence a 16MHz (1 Cycle = 62 nS):
         	; o  1600 and (CLK_IO / 1):  (16000000 / 1600)       = 10000 (10 kHz) => 100 uS
         	; o 16000 and (CLK_IO / 1):  (16000000 / 16000)      =  1000 ( 1 kHz) =>   1 mS
         	; o 31250 and (CLK_IO / 64): (16000000 / 31250 / 64) =     8 ( 8  Hz) => 125 mS (TBC)
         
            ; A priori 16 MHz ...
C:003879 e006      	ldi		REG_TEMP_R16, (1600 / 256)
C:00387a e410      	ldi		REG_TEMP_R17, (1600 % 256)
         
C:00387b ff77         sbrs     REG_TEMP_R23, FLG_0_RC_OSC_8MHZ_IDX
C:00387c c002         rjmp     _uos_init_hard_ocr1a_init
         
            ; ... et non -> 8 MHz
C:00387d e003      	ldi		REG_TEMP_R16, (800 / 256)
C:00387e e210      	ldi		REG_TEMP_R17, (800 % 256)
         
          _uos_init_hard_ocr1a_init:
C:00387f 9300 0089 	sts		OCR1AH, REG_TEMP_R16
C:003881 9310 0088 	sts		OCR1AL, REG_TEMP_R17
         
         	; TCCR1B: Timer/Counter1 Control Register B
         	; - WGM12: 1: CTC mode
         	; - CS12 CS11 CS10:
         	;      0    0    0: No clock source
         	;      0    0    1: CLK_IO / 1
         	;      0    1    0: CLK_IO / 8
         	;      0    1    1: CLK_IO / 64
         	;      1    0    0: CLK_IO / 256
         	;      1    0    1: CLK_IO / 1024
         	;      1    1    0: External clock source on T1 pin. Clock on falling edge.
         	;      1    1    1: External clock source on T1 pin. Clock on rising edge.
         
C:003883 e009      	ldi		REG_TEMP_R16, (1 << WGM12) | (1 << CS10)
C:003884 9300 0081 	sts		TCCR1B, REG_TEMP_R16
         
         	; TIMSK1: Timer/Counter Interrupt Mask Register
         	; - OCIE1A: Timer/Counter1 Output Compare Interrupt Enable
C:003886 e002      	ldi		REG_TEMP_R16, (1 << OCIE1A)
C:003887 9300 006f 	sts		TIMSK1, REG_TEMP_R16
         	; Fin: Cadencement a xxx uS
         
         	; Initialisation de l'UART
                 ; Valeurs de programmation pour:
                 ; - 4800 bauds: 208
                 ; - 9600 bauds: 104
                 ; - 19200 bauds: 52
         	; Set baud rate (9600 bauds by default)
C:003889 e000      	ldi		REG_TEMP_R16, 0
C:00388a e618      	ldi		REG_TEMP_R17, 104     ; Valeur a 16 MHz
         
C:00388b fd77         sbrc     REG_TEMP_R23, FLG_0_RC_OSC_8MHZ_IDX
C:00388c e314      	ldi		REG_TEMP_R17, 52     ; Valeur a 8 MHz
         
         	; Lecture de l'EEPROM @ TODO pour fixer la vitesse de l'UART...
         	; => 'UBRR0H:UBRR0L' maj dans 'read_bauds_rate_from_eeprom' en
         	;    remplacement des valeur ecrites si la valeur de l'index du
         	;    'bauds rate' est supportee ;-)
C:00388d 9300 00c5 	sts		UBRR0H, REG_TEMP_R16
C:00388f 9310 00c4 	sts		UBRR0L, REG_TEMP_R17
         
C:003891 d60f      	rcall		read_and_set_bauds_rate_from_eeprom
         
         	; Enable receiver and transmitter + Rx interrupt
C:003892 e908      	ldi		REG_TEMP_R16, (1 << RXEN0) | (1 << TXEN0) | (1 << RXCIE0)
         	;ldi		REG_TEMP_R16, (1 << RXEN0) | (1 << TXEN0)
C:003893 9300 00c1 	sts		UCSR0B, REG_TEMP_R16
         
         	; Set frame format: Asynchronous, 8 bits data, 2 bits stop and no parity
C:003895 e00e      	ldi		REG_TEMP_R16, (1 << USBS0) | (1 << UCSZ01) | (1 << UCSZ00)
C:003896 9300 00c2 	sts		UCSR0C, REG_TEMP_R16
         	; Fin: Initialisation de l'UART
         
         	; Initialisation pour la gestion des 4 boutons sur PORTD<7:4>
C:003898 e004      	ldi		REG_TEMP_R16, (1 << PCIE2)
C:003899 9300 0068 	sts		PCICR, REG_TEMP_R16
         
C:00389b ef00      	ldi		REG_TEMP_R16, (1 << PCINT20) | (1 << PCINT21) | (1 << PCINT22) | (1 << PCINT23)
C:00389c 9300 006d 	sts		PCMSK2, REG_TEMP_R16
         	; Fin: Initialisation pour la gestion des 4 boutons
         
            ; Configuration des PULLUP sur PORTD<7:4>
C:00389e ef00      	ldi		REG_TEMP_R16, 0xF0
C:00389f b90b      	out		PORTD, REG_TEMP_R16
         
C:0038a0 9508      	ret
         ; ---------
         
         ; ---------
         ; Test si execution dans l'espace PROGRAM
         ;
         ; Retour:
         ;   - Z = 1 (false): Non: Execution dans l'espace BOOTLOADER
         ;   - Z = 0 (true) : Oui: Execution dans l'espace PROGRAM
         ;
         ; Utilisation:
         ;   [r]call   _uos_if_execution_into_zone_program
         ;   breq      <execution_dans_l_espace_bootloader>
         ;
         ;   [r]call   _uos_if_execution_into_zone_program
         ;   brne      <execution_dans_l_espace_programme>
         ;
         ; ---------
          _uos_if_execution_into_zone_program:
C:0038a1 931f      	push		REG_TEMP_R17
C:0038a2 9110 0500 	lds		REG_TEMP_R17, G_STATES_AT_RESET
C:0038a4 7414      	andi		REG_TEMP_R17, (FLG_STATE_AT_IT_TIM1_COMPA_BOOTLOADER_MSK | FLG_STATE_AT_IT_TIM1_COMPA_PROGRAM_MSK)
C:0038a5 3410      	cpi		REG_TEMP_R17, FLG_STATE_AT_IT_TIM1_COMPA_BOOTLOADER_MSK
C:0038a6 911f      	pop		REG_TEMP_R17
         
C:0038a7 9508      	ret
         ; ---------
         
         ; ---------
         ; Test si execution dans l'espace BOOTLOADER
         ;
         ; Retour:
         ;   - Z = 1 (false): Non: Execution dans l'espace PROGRAM
         ;   - Z = 0 (true) : Oui: Execution dans l'espace BOOTLOADER
         ;
         ; Utilisation:
         ;   [r]call   _uos_if_execution_into_zone_bootloader
         ;   breq      <execution_dans_l_espace_programme>
         ;
         ;   [r]call   _uos_if_execution_into_zone_program
         ;   brne      <execution_dans_l_espace_bootloader>
         ;
         ; ---------
          _uos_if_execution_into_zone_bootloader:
C:0038a8 931f      	push		REG_TEMP_R17
C:0038a9 9110 0500 	lds		REG_TEMP_R17, G_STATES_AT_RESET
C:0038ab 7414      	andi		REG_TEMP_R17, (FLG_STATE_AT_IT_TIM1_COMPA_BOOTLOADER_MSK | FLG_STATE_AT_IT_TIM1_COMPA_PROGRAM_MSK)
C:0038ac 3014      	cpi		REG_TEMP_R17, FLG_STATE_AT_IT_TIM1_COMPA_PROGRAM_MSK
C:0038ad 911f      	pop		REG_TEMP_R17
         
C:0038ae 9508      	ret
         ; ---------
         
         ; ---------
          _uos_presentation_connexion:
C:0038af 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:0038b1 ff70      	sbrs		REG_TEMP_R23, FLG_1_UART_FIFO_RX_NOT_EMPTY_IDX
         
C:0038b2 c010      	rjmp		_uos_presentation_connexion_rtn
         
          _uos_presentation_connexion_fifo_rx_not_empty:
         	; FIFO/Rx non vide
         	; Test si 'Non Connecte' ?
         	; => Si Oui: Changement chenillard
C:0038b3 9100 0512 	lds		REG_TEMP_R16, UOS_G_FLAGS_2
C:0038b5 fd00      	sbrc		REG_TEMP_R16, FLG_2_CONNECTED_IDX
C:0038b6 c005      	rjmp		_uos_presentation_connexion_reinit_timer
         
         	; Changement chenillard
C:0038b7 ef0e      	ldi		REG_TEMP_R16, CHENILLARD_CONNECTED
C:0038b8 9300 0507 	sts		G_CHENILLARD_MSB, REG_TEMP_R16
C:0038ba 9300 0508 	sts		G_CHENILLARD_LSB, REG_TEMP_R16
         
          _uos_presentation_connexion_reinit_timer:
         	; Reinitialisation timer 'TIMER_CONNECT'
C:0038bc e01f      	ldi		REG_TEMP_R17, TIMER_CONNECT
C:0038bd eb28      	ldi		REG_TEMP_R18, (3000 % 256)
C:0038be e03b      	ldi		REG_TEMP_R19, (3000 / 256)
C:0038bf d08e      	rcall		uos_restart_timer
         
         	; Passage en mode 'Connecte' pour une presentation Led GREEN --\__/-----
C:0038c0 9100 0512 	lds		REG_TEMP_R16, UOS_G_FLAGS_2
C:0038c2 6001      	sbr		REG_TEMP_R16, FLG_2_CONNECTED_MSK
         	;rjmp		_uos_presentation_connexion_rtn
         
         	; Fin: Passage en mode 'Non Connecte' a l'expiration du timer 'TIMER_CONNECT'
         
          _uos_presentation_connexion_rtn:
C:0038c3 9508      	ret
         ; ---------
         
         ; ---------
         ; Allumage fugitif Led RED Externe si erreur
         ; => L'effacement des 2 'FLG_0_UART_RX_BYTE_START_ERROR' et 'FLG_0_UART_RX_BYTE_STOP_ERROR'
         ;    est effectue sur la reception d'un nouveau caratere sans erreur ;-)
         ;    => L'allumage peut durer au dela de la valeur d'initialisation du timer 'TIMER_ERROR'
         ;       et donc ne pas presenter d'autres erreurs a definir
         ;       => Choix: Effacement sur time-out de 'TIMER_CONNECT'
         ;
         ; => L'effacement des 2 'FLG_1_UART_FIFO_RX_FULL' et 'FLG_1_UART_FIFO_TX_FULL'
         ;    est effectue des lors que la FIFO/Rx ou Tx n'est plus "vue" comme pleine
         ;    => Des carateres peuvent avoir ete perdus dans l'empilement dans la FIFO
         ;
          _uos_presentation_error:
C:0038c4 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:0038c6 fd71      	sbrc		REG_TEMP_R23, FLG_1_UART_FIFO_RX_FULL_IDX
C:0038c7 c00b      	rjmp		_uos_presentation_error_reinit
         
C:0038c8 9100 06c4 	lds		REG_TEMP_R16, UOS_G_TEST_FLAGS			; Prise des flags 'UOS_G_TEST_FLAGS'
         
C:0038ca fd04      	sbrc		REG_TEMP_R16, FLG_TEST_COMMAND_ERROR_IDX
C:0038cb c007      	rjmp		_uos_presentation_error_reinit
         
C:0038cc fd07      	sbrc		REG_TEMP_R16, FLG_TEST_CONFIG_ERROR_IDX
C:0038cd c005      	rjmp		_uos_presentation_error_reinit
         
C:0038ce fd05      	sbrc		REG_TEMP_R16, FLG_TEST_PROGRAMING_ERROR_IDX
C:0038cf c003      	rjmp		_uos_presentation_error_reinit
         
C:0038d0 fd06      	sbrc		REG_TEMP_R16, FLG_TEST_EEPROM_ERROR_IDX
C:0038d1 c001      	rjmp		_uos_presentation_error_reinit
         
C:0038d2 c01b      	rjmp		_uos_presentation_error_rtn
         
          _uos_presentation_error_reinit:
         	; Reinitialisation timer 'TIMER_ERROR' tant que erreur(s) presente(s)
C:0038d3 e01d      	ldi		REG_TEMP_R17, TIMER_ERROR
C:0038d4 ec28      	ldi		REG_TEMP_R18, (200 % 256)
C:0038d5 e030      	ldi		REG_TEMP_R19, (200 / 256)
C:0038d6 d077      	rcall		uos_restart_timer
         
         	; Effacement de certaines erreurs non fugitives
C:0038d7 9100 06c4 	lds		REG_TEMP_R16, UOS_G_TEST_FLAGS 
C:0038d9 7e0f      	cbr		REG_TEMP_R16, FLG_TEST_COMMAND_ERROR_MSK
C:0038da 770f      	cbr		REG_TEMP_R16, FLG_TEST_CONFIG_ERROR_MSK
C:0038db 9300 06c4 	sts		UOS_G_TEST_FLAGS, REG_TEMP_R16
         
C:0038dd 94f8      	cli
         
         	; Pas de changement de l'etat Led si "Test Leds en cours"
C:0038de 9100 0513 	lds		REG_TEMP_R16, UOS_G_GESTION_TEST_LEDS
C:0038e0 fd07      	sbrc		REG_TEMP_R16, FLG_GESTION_TEST_LEDS_IDX
C:0038e1 c00b      	rjmp		_uos_presentation_error_more
         
C:0038e2   +  	setLedRedOn
C:0038e2 9170 0511 lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:0038e4 6870      sbr		REG_TEMP_R23, UOS_FLG_1_LED_RED_ON_MSK	

C:0038e5 9370 0511 sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
C:0038e7 9170 050f lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:0038e9 7f7d      cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED	
C:0038ea 9370 050f sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
C:0038ec b975      out		PORTB, REG_TEMP_R23					

         
          _uos_presentation_error_more:
C:0038ed 9478      	sei
         
          _uos_presentation_error_rtn:
C:0038ee 9508      	ret
         ; ---------
         
         ; ---------
         ; Affirmation de l'erreur a acquiter maj depuis 'C' defini
         ;
         ; Usage:
         ;    call  uos_set_error
         ; ---------
          uos_set_error:
C:0038ef 9180 050e 	lds		REG_TEMP_R24, G_TEST_ERROR	; Reprise de l'erreur
C:0038f1 6880      	sbr		REG_TEMP_R24, FLG_TEST_ERR_EXTERNAL_MSK	; Caracteres mis en FIFO a emettre ;-)
         
C:0038f2 9380 050e 	sts		G_TEST_ERROR, REG_TEMP_R24	; Update de l'erreur
C:0038f4 9508      	ret
         ; ---------
         
         ; End of file
          ; End of file
          .include		"ATmega328P_uOS_Timers.asm"
         ; "$Id: ATmega328P_uOS_Timers.asm,v 1.5 2026/02/18 18:01:34 administrateur Exp $"
         
          #include "ATmega328P_uOS_Timers.h"
         ; "$Id: ATmega328P_uOS_Timers.h,v 1.3 2026/02/18 18:01:34 administrateur Exp $"
         
         ; Attribution des 'NBR_TIMER' timers #0, #1, ..., #7
         ; => Le traitement associe a chaque timer est effectue dans l'ordre de son index
          #define	NBR_TIMER							16
         
         ; 10 Timers destines au PROGRAM
          #define	TIMER_SPARE_0						0		; Reserve
          #define	TIMER_SPARE_1						1		; Reserve
          #define	TIMER_SPARE_2						2		; Reserve
          #define	TIMER_SPARE_3						3		; Reserve
          #define	TIMER_SPARE_4						4		; Reserve
          #define	TIMER_SPARE_5						5		; Reserve
          #define	TIMER_SPARE_6						6		; Reserve
          #define	TIMER_SPARE_7						7		; Reserve
          #define	TIMER_SPARE_8						8		; Reserve
         
         ; 7 Timers utilises par le BOOTLOADER
          #define	TIMER_TEST_LEDS					9		; Timer pour le test Leds
          #define	TIMER_GEST_BUTTON_LED			10		; Timer pour la presentation des appuis valides des boutons
          #define	TIMER_GEST_BUTTON					11		; Timer pour la gestion des boutons (anti-rebonds et prise en compte)
          #define	TIMER_GEST_BUTTON_ACQ			12		; Timer pour la mise a disposition du bouton appuye
          #define	TIMER_ERROR							13		; Timer pour la presentation des erreurs (Led RED)
          #define	TIMER_LED_GREEN					14		; Timer pour la presentation de l'etat Connecte/Non connecte
          #define	TIMER_CONNECT						15		; Timer pour les connexions/deconnexions (reception sur RX)
         
          #define	PERIODE_1MS							10		; Comptabilisation de 1mS -> Gestion des timers
         
          .dseg
         
         ; Valeurs sur 16 bits des 'NBR_TIMER' accedees par indexation @ 'G_TIMER_0'
D:000535    G_TIMER_0:						.byte		2		; 2 bytes pour la duree
D:000537    G_TIMER_SPACE:					.byte		2 * (NBR_TIMER - 1)
         
         ; Contextes sur 16 bits des 'NBR_TIMER' accedees par indexation @ 'G_TIMER_CONTEXT_0'
D:000555    G_TIMER_CONTEXT_0:			.byte		2		; 2 bytes pour le contexte
D:000557    G_TIMER_CONTEXT_SPACE_0:	.byte		2 * (NBR_TIMER - 1)
         
         ; End of file
         
          
         
          .cseg
         
         ; ---------
         ; Gestion des timers
         ; ---------
          _uos_gestion_timer:
         	; Comptabilisation dans tous les timers armes
C:0038f5 2700      	clr		REG_TEMP_R16
         
C:0038f6 e3e6      	ldi		REG_Z_LSB, (_uos_vector_timer_0_program % 256)	; Table des vecteurs d'execution des taches timer
C:0038f7 e3f8      	ldi		REG_Z_MSB, (_uos_vector_timer_0_program / 256)
C:0038f8 e3c5      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)				; Table des valeurs sur 16 bits des timers
C:0038f9 e0d5      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)	
         
          _uos_gestion_timer_loop:
C:0038fa 81a8      	ldd		REG_X_LSB, Y+0					; X = Duree du Timer #N
C:0038fb 81b9      	ldd		REG_X_MSB, Y+1
C:0038fc 9610      	adiw		REG_X_LSB, 0					; Duree ?= 0
C:0038fd f1a1      	breq		_uos_gestion_timer_next		; Passage au prochain timer si duree a 0
         
          _uos_gestion_timer_decrement:
         	; Le Timer #N est arme et non expire => Decrementation sur 16 bits et mise a jour duree
C:0038fe 9711      	sbiw		REG_X_LSB, 1
         
C:0038ff 83a8      	std		Y+0, REG_X_LSB
C:003900 83b9      	std		Y+1, REG_X_MSB
         
C:003901 f581      	brne		_uos_gestion_timer_next
         
         	; Pas d'execution de la tache associee dans l'espace PROGRAM si RESET dans l'espace BOOTLOADER
         	; => Protection lors du telechargement d'un code dans l'espace PROGRAM
C:003902 df9e      	rcall		_uos_if_execution_into_zone_program
C:003903 f0f9      	breq		_uos_gestion_timer_in_bootloader_space_more		; Saut si "pas dans l'espace PROGRAM"
         
         	; Sauvegarde du contexte
C:003904 930f      	push		REG_TEMP_R16
C:003905 93ef      	push		REG_Z_LSB
C:003906 93ff      	push		REG_Z_MSB
C:003907 93cf      	push		REG_Y_LSB
C:003908 93df      	push		REG_Y_MSB
C:003909 93af      	push		REG_X_LSB
C:00390a 93bf      	push		REG_X_MSB
         
         	; Timer #N expire => Execution de la tache associee dans l'espace PROGRAM
          _uos_gestion_timer_in_program_space:
         
         	; Determination de l'addresse du vecteur correspondant dans l'espace PROGRAM
C:00390b e3b8      	ldi		REG_X_MSB, high(_uos_reset_bootloader)
C:00390c e0a0      	ldi		REG_X_LSB, low(_uos_reset_bootloader)
C:00390d 1bea      	sub		REG_Z_LSB, REG_X_LSB
C:00390e 0bfb      	sbc		REG_Z_MSB, REG_X_MSB
         
C:00390f 01df      	movw		REG_X_LSB, REG_Z_LSB		; Sauvegarde de l'adresse du vecteur dans l'espace PROGRAM
         
         	; Lecture de l'opcode @ 'Z' pour savoir si le chainage est valide
         	; => Presence d'un 'rjmp' a un traitement (attendu) se terminant par un 'ret' (non teste)
C:003910 0fee      	lsl		REG_Z_LSB
C:003911 1fff      	rol		REG_Z_MSB
C:003912 9105      	lpm		REG_TEMP_R16, Z+
C:003913 9114      	lpm		REG_TEMP_R17, Z
         
         	; Test si 'jmp' (1001 010k kkkk 110k -> 0x940C apres masque des 'k'))
C:003914 7914      	andi		REG_TEMP_R17, 0x94
C:003915 3914      	cpi		REG_TEMP_R17, 0x94
C:003916 f429      	brne		_uos_gestion_timer_in_bootloader_space
         
C:003917 700c      	andi		REG_TEMP_R16, 0x0C
C:003918 300c      	cpi		REG_TEMP_R16, 0x0C
C:003919 f411      	brne		_uos_gestion_timer_in_bootloader_space
         
          _uos_gestion_timer_exec_in_program_space:
         	; Execution de la tache timer dans l'espace PROGRAM (avant celle de BOOTLOADER)
C:00391a 01fd      	movw		REG_Z_LSB, REG_X_LSB		; Reprise de l'adresse du vecteur dans l'espace PROGRAM
C:00391b 9509      	icall
         
         	; Timer #N expire => Execution de la tache associee dans l'espace BOOTLOADER
          _uos_gestion_timer_in_bootloader_space:
         
         	; Restauration du contexte d'avant la determination de l'addresse du vecteur
         	; correspondant dans l'espace PROGRAM
C:00391c 91bf      	pop		REG_X_MSB
C:00391d 91af      	pop		REG_X_LSB
C:00391e 91df      	pop		REG_Y_MSB
C:00391f 91cf      	pop		REG_Y_LSB
C:003920 91ff      	pop		REG_Z_MSB
C:003921 91ef      	pop		REG_Z_LSB
C:003922 910f      	pop		REG_TEMP_R16
         
          _uos_gestion_timer_in_bootloader_space_more:
         	; Sauvegarde du contexte
C:003923 930f      	push		REG_TEMP_R16
C:003924 93ef      	push		REG_Z_LSB
C:003925 93ff      	push		REG_Z_MSB
C:003926 93cf      	push		REG_Y_LSB
C:003927 93df      	push		REG_Y_MSB
C:003928 93af      	push		REG_X_LSB
C:003929 93bf      	push		REG_X_MSB
         
         	; Execution de la tache timer dans l'espace BOOTLOADER (avant celle de PROGRAM)
          _uos_gestion_timer_exec_in_bootloader_space:
C:00392a 9509      	icall
         
         	; Restauration du contexte
C:00392b 91bf      	pop		REG_X_MSB
C:00392c 91af      	pop		REG_X_LSB
C:00392d 91df      	pop		REG_Y_MSB
C:00392e 91cf      	pop		REG_Y_LSB
C:00392f 91ff      	pop		REG_Z_MSB
C:003930 91ef      	pop		REG_Z_LSB
C:003931 910f      	pop		REG_TEMP_R16
         
          _uos_gestion_timer_next:
         	; Passage au prochain timer
C:003932 9632      	adiw		REG_Z_LSB, 2					; Adresse du traitement associe au prochain timer
C:003933 9622      	adiw		REG_Y_LSB, 2					; Acces au prochain timer de 16 bits SANS contexte
         
C:003934 9503      	inc		REG_TEMP_R16					; +1 dans le compteur de timer
C:003935 3100      	cpi		REG_TEMP_R16, NBR_TIMER		; Tous les timer sont maj [#0, #1, #(NBR_TIMER - 1)] ?
C:003936 f009      	breq		_uos_gestion_timer_rtn		; TODO: Gain d'une instruction avec 'brxxx'
         
C:003937 cfc2      	rjmp		_uos_gestion_timer_loop
         
          _uos_gestion_timer_rtn:
C:003938 9508      	ret
         ; ---------
         
         ; ---------
         ; Armement d'un timer #N avec une duree sur 16 bits
         ; => La duree est ajoutee a celle restante permettant ainsi un rearmement
         ;    avant l'expiration a l'image d'un watchdog
         ;    => Warning: le timer peut ne jamais expirer si plusieurs armement sans un 'uos_stop_timer'
         ;                car la duree est augmentee a chaque armement
         ; Usage:
         ;      ldi        REG_TEMP_R17, <timer_num>         ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      ldi			REG_TEMP_R18, <timer_value_lsb>   ; LSB value
         ;      ldi			REG_TEMP_R19, <timer_value_msb>   ; MSB value
         ;      rcall      uos_start_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16        -> Registre de travail
         ;    REG_TEMP_R17        -> Num timer #N (1st argument inchange apres execution)
         ;    REG_TEMP_R18        -> Duration LSB (2nd argument)
         ;    REG_TEMP_R19        -> Duration MSB (3rd argument)
         ;    REG_TEMP_R20        -> Duration LSB restante avant ajout (duree totale apres ajout)
         ;    REG_TEMP_R21        -> Duration MSB restante avant ajout (duree totale apres ajout)
         ; ---------
          uos_start_timer:
C:003939 3110      	cpi		REG_TEMP_R17, NBR_TIMER		; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:00393a f468      	brcc		_uos_start_timer_err				; Saut si REG_TEMP_R17 >= NBR_TIMER ?
         
C:00393b e3c5      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)	; Non: Adresse de base des timers
C:00393c e0d5      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)
         
C:00393d 0f11      	lsl		REG_TEMP_R17						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
         
C:00393e 2700      	clr		REG_TEMP_R16						; Indexation du timer #N
C:00393f 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:003940 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
         
C:003941 8148      	ldd		REG_TEMP_R20, Y+0				; Maj dans R20:R21 de la duree restante du timer indexe par Y
C:003942 8159      	ldd		REG_TEMP_R21, Y+1
         
C:003943 0f42      	add		REG_TEMP_R20, REG_TEMP_R18	; Ajout de la duree passee en argument a celle restante
C:003944 1f53      	adc		REG_TEMP_R21, REG_TEMP_R19
         
C:003945 8348      	std		Y+0, REG_TEMP_R20				; Set add duration LSB
C:003946 8359      	std		Y+1, REG_TEMP_R21				; Set add duration MSB
         
          _uos_start_timer_rtn:
C:003947 9508      	ret
         
          _uos_start_timer_err:
C:003948 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:00394a 7f7d      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED
C:00394b 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
C:00394d 9508      	ret
         ; ---------
         
         ; ---------
         ; Rearmement d'un timer #N avec une duree sur 16 bits
         ; => La nouvelle duree remplace la duree restante correspondant a un fonctionnement
         ;    'uos_stop_timer' + 'uos_start_timer'
         ;
         ; Usage:
         ;      ldi     REG_TEMP_R17, <timer_num>         ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      ldi		REG_TEMP_R18, <timer_value_lsb>   ; LSB value
         ;      ldi		REG_TEMP_R19, <timer_value_msb>   ; MSB value
         ;      rcall   uos_restart_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16          -> Registre de travail
         ;    REG_TEMP_R17          -> Num timer #N (1st argument)
         ;    REG_TEMP_R18          -> Duration LSB (2nd argument)
         ;    REG_TEMP_R19          -> Duration MSB (3rd argument)
         ; ---------
          uos_restart_timer:
C:00394e 3110      	cpi		REG_TEMP_R17, NBR_TIMER		; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:00394f f448      	brcc		_uos_restart_timer_err				; Saut si REG_TEMP_R17 >= NBR_TIMER ?
         
C:003950 e3c5      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)	; Non: Adresse de base des timers
C:003951 e0d5      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)
         
C:003952 0f11      	lsl		REG_TEMP_R17						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
         
C:003953 2700      	clr		REG_TEMP_R16						; Indexation du timer #N
C:003954 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:003955 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
         
C:003956 8328      	std		Y+0, REG_TEMP_R18				; Set add duration LSB
C:003957 8339      	std		Y+1, REG_TEMP_R19				; Set add duration MSB
         
          _uos_restart_timer_rtn:
C:003958 9508      	ret
         
          _uos_restart_timer_err:
C:003959 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:00395b 7f7d      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED
C:00395c 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
C:00395e 9508      	ret
         ; ---------
         
         ; ---------
         ; Arret d'un timer #N
         ;
         ; Usage:
         ;      ldi     REG_TEMP_R17, <timer_num>         ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      rcall   uos_stop_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16          -> Registre de travail
         ;    REG_TEMP_R17          -> Num timer #N (1st argument)
         ; ---------
          uos_stop_timer:
C:00395f 3110      	cpi		REG_TEMP_R17, NBR_TIMER		; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:003960 f448      	brcc		_uos_stop_timer_err					; Saut si REG_TEMP_R17 >= NBR_TIMER ?
         
C:003961 e3c5      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)	; Non: Adresse de base des timers
C:003962 e0d5      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)
         
C:003963 0f11      	lsl		REG_TEMP_R17						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
         
C:003964 2700      	clr		REG_TEMP_R16						; Indexation du timer #N
C:003965 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:003966 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
         
C:003967 8308      	std		Y+0, REG_TEMP_R16				; Raz duration LSB
C:003968 8309      	std		Y+1, REG_TEMP_R16				; Raz duration MSB
         
          _uos_stop_timer_rtn:
C:003969 9508      	ret
         
          _uos_stop_timer_err:
C:00396a 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:00396c 7f7d      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED
C:00396d 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
C:00396f 9508      	ret
         ; ---------
         
         ; ---------
         ; Test d'un timer #N
         ;
         ; => La duree est retournee (a zero si time non arme ou expire)
         ;
         ; Usage:
         ;      ldi        REG_TEMP_R17, <timer_num>         ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      rcall      uos_test_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16        -> Registre de travail
         ;    REG_TEMP_R17        -> Num timer #N (1st argument inchange apres execution)
         ;    REG_TEMP_R20        -> Duration LSB restante ou 0
         ;    REG_TEMP_R21        -> Duration MSB restante ou 0
         ;
         ; Retour:
         ;    Bit T de SREG   -> 0/1: Non arme ou expire / Arme en cours de decrementation
         ; ---------
          uos_test_timer:
C:003970 3110      	cpi		REG_TEMP_R17, NBR_TIMER		; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:003971 f478      	brcc		_uos_test_timer_err					; Saut si REG_TEMP_R17 >= NBR_TIMER ?
         
C:003972 e3c5      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)	; Non: Adresse de base des timers
C:003973 e0d5      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)
         
C:003974 0f11      	lsl		REG_TEMP_R17						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
         
C:003975 2700      	clr		REG_TEMP_R16						; Indexation du timer #N
C:003976 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:003977 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
         
C:003978 8148      	ldd		REG_TEMP_R20, Y+0				; Maj dans R20:R21 de la duree restante du timer indexe par Y
C:003979 8159      	ldd		REG_TEMP_R21, Y+1
         
C:00397a 9468      	set											; Timer a priori arme et non expire ...
C:00397b 2344      	tst		REG_TEMP_R20
C:00397c f419      	brne		_uos_test_timer_rtn
C:00397d 2355      	tst		REG_TEMP_R21
C:00397e f409      	brne		_uos_test_timer_rtn
         
C:00397f 94e8      	clt											; ... et non => Timer non arme ou expire
         
          _uos_test_timer_rtn:
C:003980 9508      	ret
         
          _uos_test_timer_err:
C:003981 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:003983 7f7d      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED
C:003984 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
C:003986 9508      	ret
         ; ---------
         
         ; ---------
         ; Maj contexte d'un timer #N
         ;
         ; Usage:
         ;      ldi        REG_TEMP_R17, <timer_num>        ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      ldi			REG_TEMP_R18, <context_lsb>   	; LSB value
         ;      ldi			REG_TEMP_R19, <contex_msb>   		; MSB value
         ;      rcall      uos_set_context_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16        -> Registre de travail
         ;    REG_TEMP_R17        -> Num timer #N
         ;    REG_TEMP_R18        -> Byte LSB du contexte LSB (2nd argument)
         ;    REG_TEMP_R19        -> Byte MSB du contexte MSB (3rd argument)
         ; ---------
          uos_set_context_timer:
C:003987 3110      	cpi		REG_TEMP_R17, NBR_TIMER			; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:003988 f458      	brcc		_uos_set_context_timer_err			; Saut si REG_TEMP_R17 >= NBR_TIMER
         
C:003989 931f      	push		REG_TEMP_R17						; Sauvegarde Num Timer
         
C:00398a e5c5      	ldi		REG_Y_LSB, (G_TIMER_CONTEXT_0 % 256)	; Non: Adresse de base des contextes timers
C:00398b e0d5      	ldi		REG_Y_MSB, (G_TIMER_CONTEXT_0 / 256)
         
C:00398c 0f11      	lsl		REG_TEMP_R17						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
         
C:00398d 2700      	clr		REG_TEMP_R16						; Indexation du timer #N
C:00398e 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:00398f 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
         
C:003990 8328      	std		Y+0, REG_TEMP_R18					; Set byte context LSB
C:003991 8339      	std		Y+1, REG_TEMP_R19					; Set byte context MSB
         
          _uos_set_context_timer_rtn:
C:003992 911f      	pop		REG_TEMP_R17						; Restauration Num Timer
C:003993 9508      	ret
         
          _uos_set_context_timer_err:
C:003994 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:003996 7f7d      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED
C:003997 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
C:003999 9508      	ret
         ; ---------
         
         ; ---------
         ; Get context d'un timer #N
         ;
         ; Usage:
         ;      ldi        REG_TEMP_R17, <timer_num>         ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      rcall      uos_get_context_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16        -> Registre de travail
         ;    REG_TEMP_R17        -> Num timer #N
         ;    REG_TEMP_R20        -> Byte LSB du contexte associe au timer
         ;    REG_TEMP_R21        -> Byte MSB du contexte associe au timer
         ; ---------
          uos_get_context_timer:
C:00399a 3110      	cpi		REG_TEMP_R17, NBR_TIMER			; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:00399b f458      	brcc		_uos_get_context_timer_err			; Saut si REG_TEMP_R17 >= NBR_TIMER
         
C:00399c 931f      	push		REG_TEMP_R17						; Sauvegarde Num Timer
         
C:00399d e5c5      	ldi		REG_Y_LSB, (G_TIMER_CONTEXT_0 % 256)	; Non: Adresse de base des contextes timers
C:00399e e0d5      	ldi		REG_Y_MSB, (G_TIMER_CONTEXT_0 / 256)
         
C:00399f 0f11      	lsl		REG_TEMP_R17						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
         
C:0039a0 2700      	clr		REG_TEMP_R16						; Indexation du timer #N
C:0039a1 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:0039a2 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
         
C:0039a3 8148      	ldd		REG_TEMP_R20, Y+0					; Maj dans R18:R19 du contexte
C:0039a4 8159      	ldd		REG_TEMP_R21, Y+1
         
          _uos_get_context_timer_end:
C:0039a5 911f      	pop		REG_TEMP_R17						; Restauration Num Timer
C:0039a6 9508      	ret
         
          _uos_get_context_timer_err:
C:0039a7 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:0039a9 7f7d      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED
C:0039aa 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
C:0039ac 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          _uos_callback_exec_timer_0:
C:0039ad 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          _uos_callback_exec_timer_1:
C:0039ae 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          _uos_callback_exec_timer_2:
C:0039af 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          _uos_callback_exec_timer_3:
C:0039b0 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          _uos_callback_exec_timer_4:
C:0039b1 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          _uos_callback_exec_timer_5:
C:0039b2 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          _uos_callback_exec_timer_6:
C:0039b3 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          _uos_callback_exec_timer_7:
C:0039b4 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          _uos_callback_exec_timer_8:
C:0039b5 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_TEST_LEDS
         ; ---------
          _uos_callback_exec_timer_9:
C:0039b6 ccea      	rjmp		exec_test_leds
C:0039b7 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_GEST_BUTTON_LED
         ; ---------
          _uos_callback_exec_timer_10:
C:0039b8 c28e      	rjmp		_exec_ext_timer_10	; TODO: Integration du code ici des que place disponible ;-)
         ; ---------
         
         ; ---------
         ; TIMER_GEST_BUTTON
         ; ---------
          _uos_callback_exec_timer_11:
C:0039b9 c1f4      	rjmp		_exec_timer_gest_button	; TODO: Integration du code ici des que place disponible ;-)
         ; ---------
         
         ; ---------
         ; TIMER_GEST_BUTTON_ACQ
         ; ---------
          _uos_callback_exec_timer_12:
C:0039ba c292      	rjmp		_exec_timer_gest_button_acq	; TODO: Integration du code ici des que place disponible ;-)
         ; ---------
         
         ; ---------
         ; TIMER_ERROR
         ; ---------
          _uos_callback_exec_timer_13:
         	; Fin de la presentation des erreurs
C:0039bb 94f8      	cli
         
         	; Pas de changement de l'etat Led si "Test Leds en cours"
C:0039bc 9100 0513 	lds		REG_TEMP_R16, UOS_G_GESTION_TEST_LEDS
C:0039be fd07      	sbrc		REG_TEMP_R16, FLG_GESTION_TEST_LEDS_IDX
C:0039bf c00b      	rjmp		_uos_callback_exec_timer_13_more
         
C:0039c0   +  	setLedRedOff
C:0039c0 9170 0511 lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:0039c2 777f      cbr		REG_TEMP_R23, UOS_FLG_1_LED_RED_ON_MSK	

C:0039c3 9370 0511 sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
C:0039c5 9170 050f lds		REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:0039c7 6072      sbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED	
C:0039c8 9370 050f sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
C:0039ca b975      out		PORTB, REG_TEMP_R23					

         
          _uos_callback_exec_timer_13_more:
C:0039cb 9478      	sei
         
C:0039cc 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_LED_GREEN
         ; ---------
          _uos_callback_exec_timer_14:
         	; Allumage/Extinction atomique en fonction de G_CHENILLARD_LSB<0> de Led RED
         	; @ contenu de 'G_TEST_ERROR' (erreur permanente a acquiter)
         	; => Synchronisation avec les flash Led GREEN
         	; => Inversion de la presentation si 'FLG_2_CONNECTED' affirmee ou en cours de deconnexion @ 'TIMER_CONNECT'
C:0039cd 9100 050e 	lds		REG_TEMP_R16, G_TEST_ERROR
C:0039cf 2300      	tst		REG_TEMP_R16
C:0039d0 f0b9      	breq		_uos_callback_exec_timer_led_green_cont_d_2
         
         	; Au moins une erreur est presente dans 'G_TEST_ERROR'
C:0039d1 9120 0508 	lds		REG_TEMP_R18, G_CHENILLARD_LSB		; 'G_CHENILLARD_MSB' inutile
         
         	; Verification 'TIMER_CONNECT' arme (deconnexion en cours)
C:0039d3 e01f      	ldi		REG_TEMP_R17, TIMER_CONNECT
C:0039d4 df9b      	rcall		uos_test_timer
C:0039d5 f026      	brts		_uos_callback_exec_timer_led_green_inversion		; Saut si timer arme
         
C:0039d6 9100 0512 	lds		REG_TEMP_R16, UOS_G_FLAGS_2
C:0039d8 ff00      	sbrs		REG_TEMP_R16, FLG_2_CONNECTED_IDX
C:0039d9 c001      	rjmp		_uos_callback_exec_timer_led_green_cont_d
         
          _uos_callback_exec_timer_led_green_inversion:
C:0039da 9520      	com		REG_TEMP_R18					; Connexion ou en cours de deconnexion
         
          _uos_callback_exec_timer_led_green_cont_d:
         	; Allumage/Extinction atomique en fonction de G_CHENILLARD_LSB<0>
         	; => Evite un flash car PORTB maj toutes les 100uS
          _uos_callback_exec_timer_led_red_synchro:
C:0039db 94f8      	cli
         
         	; Pas de changement de l'etat Led si "Test Leds en cours"
C:0039dc 9170 0513 	lds		REG_TEMP_R23, UOS_G_GESTION_TEST_LEDS
C:0039de fd77      	sbrc		REG_TEMP_R23, FLG_GESTION_TEST_LEDS_IDX
C:0039df c007      	rjmp		_uos_callback_exec_timer_led_red_synchro_more
         
C:0039e0 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:0039e2 6072      	sbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED	; Extinction a priori Led RED ...
C:0039e3 fd20      	sbrc		REG_TEMP_R18, IDX_BIT0
C:0039e4 7f7d      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED	; ... en fait, Allumage Led RED
C:0039e5 9370 050f 	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
          _uos_callback_exec_timer_led_red_synchro_more:
C:0039e7 9478      	sei
         	; Fin: Allumage/Extinction atomique en fonction de G_CHENILLARD_LSB<0> de Led RED (erreur permanente a acquiter)
         	; Fin: Au moins une erreur est presente dans 'G_TEST_ERROR'
         
          _uos_callback_exec_timer_led_green_cont_d_2:
         	; Recuperation du chenillard de presentation de la Led GREEN
C:0039e8 9100 0507 	lds		REG_TEMP_R16, G_CHENILLARD_MSB
C:0039ea 9110 0508 	lds		REG_TEMP_R17, G_CHENILLARD_LSB
         
         	; Allumage/Extinction atomique en fonction de G_CHENILLARD_LSB<0>
C:0039ec 94f8      	cli
         
         	; Pas de changement de l'etat Led si "Test Leds en cours"
C:0039ed 9170 0513 	lds		REG_TEMP_R23, UOS_G_GESTION_TEST_LEDS
C:0039ef fd77      	sbrc		REG_TEMP_R23, FLG_GESTION_TEST_LEDS_IDX
C:0039f0 c007      	rjmp		_uos_callback_exec_timer_led_green_cont_d_2_more
         
C:0039f1 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:0039f3 6074      	sbr		REG_TEMP_R23, UOS_MSK_BIT_LED_GREEN	      ; Extinction a priori Led GREEN ...
C:0039f4 fd10      	sbrc		REG_TEMP_R17, IDX_BIT0
C:0039f5 7f7b      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_GREEN	      ; ... en fait, Allumage Led GREEN
C:0039f6 9370 050f 	sts		UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
          _uos_callback_exec_timer_led_green_cont_d_2_more:
C:0039f8 9478      	sei
         	; Fin: Allumage/Extinction atomique en fonction de G_CHENILLARD_LSB<0>
         
         	; Progression du chenillard
C:0039f9 9506      	lsr		REG_TEMP_R16							; G_CHENILLARD_MSB<0> -> Carry
C:0039fa 9517      	ror		REG_TEMP_R17							; Carry -> G_CHENILLARD_LSB<7> et G_CHENILLARD_LSB<0> -> Carry
         
C:0039fb 770f      	cbr		REG_TEMP_R16, MSK_BIT7				; Preparation '0' dans G_CHENILLARD_MSB<7> a priori ...
C:0039fc f408      	brcc		_uos_callback_exec_timer_led_green_more
C:0039fd 6800      	sbr		REG_TEMP_R16, MSK_BIT7				; ... et non, '1' dans G_CHENILLARD_MSB<7>
         
          _uos_callback_exec_timer_led_green_more:				; Ici, G_CHENILLARD_MSB<7> reflete la Carry
C:0039fe 9300 0507 	sts		G_CHENILLARD_MSB, REG_TEMP_R16
C:003a00 9310 0508 	sts		G_CHENILLARD_LSB, REG_TEMP_R17
         	; Fin: Chenillard de presentation de la Led GREEN
         
         	; Armement du Timer 'TIMER_LED_GREEN'
C:003a02 e01e      	ldi		REG_TEMP_R17, TIMER_LED_GREEN
C:003a03 e72d      	ldi		REG_TEMP_R18, (125 % 256)
C:003a04 e030      	ldi		REG_TEMP_R19, (125 / 256)
C:003a05 df33      	rcall		uos_start_timer
         
         	; Compteur du chenillard [0, 1, ..., 7]
         	; => Servira pour extraire les patterns en lieu et place des decalages ;-)
C:003a06 9100 0506 	lds		REG_TEMP_R16, G_COUNTER_CHENILLARD
C:003a08 9503      	inc		REG_TEMP_R16
C:003a09 7007      	andi		REG_TEMP_R16, 0x07
C:003a0a 9300 0506 	sts		G_COUNTER_CHENILLARD, REG_TEMP_R16
         
C:003a0c 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_CONNECT
         ; ---------
          _uos_callback_exec_timer_15:
         	; Passage en mode non connecte pour une presentation Led GREEN __/--\_____
C:003a0d 9100 0512 	lds		REG_TEMP_R16, UOS_G_FLAGS_2
C:003a0f 7f0e      	cbr		REG_TEMP_R16, FLG_2_CONNECTED_MSK
C:003a10 9300 0512 	sts		UOS_G_FLAGS_2, REG_TEMP_R16
         
         	; Retour a la presentation "Non Connecte" @ emplacement des vecteurs d'interruption
C:003a12 9100 0500 	lds		REG_TEMP_R16, G_STATES_AT_RESET
C:003a14 7404      	andi		REG_TEMP_R16, (FLG_STATE_AT_IT_TIM1_COMPA_BOOTLOADER_MSK | FLG_STATE_AT_IT_TIM1_COMPA_PROGRAM_MSK)
C:003a15 3400      	cpi		REG_TEMP_R16, FLG_STATE_AT_IT_TIM1_COMPA_BOOTLOADER_MSK
C:003a16 f021      	breq		_uos_callback_exec_timer_connect_bootloader
         
C:003a17 3004      	cpi		REG_TEMP_R16, FLG_STATE_AT_IT_TIM1_COMPA_PROGRAM_MSK
C:003a18 f021      	breq		_uos_callback_exec_timer_connect_program
         
C:003a19 e01f      	ldi		REG_TEMP_R17, CHENILLARD_UNKNOWN
C:003a1a c003      	rjmp		_uos_callback_exec_timer_connect_cont_d
         
          _uos_callback_exec_timer_connect_bootloader:
C:003a1b e515      	ldi		REG_TEMP_R17, CHENILLARD_BOOTLOADER
C:003a1c c001      	rjmp		_uos_callback_exec_timer_connect_cont_d
         
          _uos_callback_exec_timer_connect_program:
C:003a1d e011      	ldi		REG_TEMP_R17, CHENILLARD_PROGRAM
         	;rjmp		_uos_callback_exec_timer_connect_cont_d
         
          _uos_callback_exec_timer_connect_cont_d:
C:003a1e 9310 0507 	sts		G_CHENILLARD_MSB, REG_TEMP_R17
C:003a20 9310 0508 	sts		G_CHENILLARD_LSB, REG_TEMP_R17
         	; Fin: Retour a la presentation "Non Connecte" @ emplacement des vecteurs d'interruption
         
C:003a22 9508      	ret
         ; ---------
         
         ; End of file
         
          
          .include		"ATmega328P_uOS_Uart.asm"
         ; "$Id: ATmega328P_uOS_Uart.asm,v 1.6 2026/02/18 18:01:34 administrateur Exp $"
         
          #include "ATmega328P_uOS_Uart.h"
         ; "$Id: ATmega328P_uOS_Uart.h,v 1.2 2026/02/18 18:01:34 administrateur Exp $"
         
         ; Gestion de l'UART
         ; -----------------
         ; - FLG_0_UART_DETECT_LINE_IDLE: Passage a 1 si ligne RXD a l'etat haut durant au moins 10 bits;
         ;   => Soit 40 acquisitions concecutives espacees de 13uS = 520uS correspondant a 10 bits a 9600 bauds
         ; - FLG_0_UART_DETECT_BIT_START: Si 'FLG_0_UART_DETECT_LINE_IDLE' a 1, passage a 1 sur detection du bit START
         ;   => Acquisition au moyen de la detection du front descendant sur RXD (cf. 'int0_isr')
         ;   => Conservation de 'FLG_0_UART_DETECT_LINE_IDLE' et de 'FLG_0_UART_DETECT_BIT_START' a 1 jusqu'a
         ;      la fin de l'acquisition d'un byte UART (1 start + 8 datas + 1 stop)
         ;      => Passage a 0 de 'FLG_0_UART_DETECT_BIT_START' pour relancer la detaction du bit START
         ; - FLG_0_UART_DETECT_BYTE: Passage a 1 pour indiquer donnee UART disponible jusqu'a sa lecture
         ;   pour traitement (ie. ecriture dans la FIFO/UART RX)
         ;
         ; => 1 - L'acquisition des donnees UART commence des que les 2 flags 'FLG_0_UART_DETECT_LINE_IDLE' et
         ;    'FLG_0_UART_DETECT_BIT_START' sont a 1
         ;
         ;    2 - A la fin de l'acquisition, le flag 'FLG_0_UART_DETECT_BIT_START' est remis a 0
         ;        pour une detection du bit START
         ;
         ;    => 'FLG_0_UART_DETECT_LINE_IDLE' est remis a 0 sur erreur de communication comme:
         ;       - Pas de bit START lu au 1st bit apres la detection --\__ (Frame Error)
         ;       - Pas de bit STOP lu au 10th bit (Frame Error)
         ;       - Donnee non attendue @ protocole
         ;       - A completer...
         ;
         
          .dseg
         
D:000575    G_UART_CPT_LINE_IDLE_LSB:	.byte		1		; Compteur de 16 bits pour la detection de la ligne IDLE
D:000576    G_UART_CPT_LINE_IDLE_MSB:	.byte		1
         
D:000577    G_UART_BYTE_TX:				.byte		1		; Byte a emettre sur TXD
         
         ; FIFO UART/Rx
          #define	SIZE_UART_FIFO_RX			64			; Puissance de 2 pour un modulo SIZE_UART_FIFO_RX
         
D:000578    G_UART_FIFO_RX_WRITE:		.byte		1
D:000579    G_UART_FIFO_RX_READ:			.byte		1
D:00057a    G_UART_FIFO_RX_DATA:			.byte		(SIZE_UART_FIFO_RX - 1)		; 1st byte de la FIFO/Rx
D:0005b9    G_UART_FIFO_RX_DATA_END:	.byte		1									; Last byte de la FIFO/Rx
         
         ; FIFO UART/Tx
          #define	SIZE_UART_FIFO_TX			256		; Puissance de 2 pour un modulo SIZE_UART_FIFO_TX
         
D:0005ba    G_UART_FIFO_TX_WRITE:		.byte		1
D:0005bb    G_UART_FIFO_TX_READ:			.byte		1
D:0005bc    G_UART_FIFO_TX_DATA:			.byte		(SIZE_UART_FIFO_TX - 1)		; 1st byte de la FIFO/Tx
D:0006bb    G_UART_FIFO_TX_DATA_END:	.byte		1									; Last byte de la FIFO/Tx
         
         ; End of file
         
          
         
          .cseg
         
         ; ---------
         ; Gestion des FIFOs UART/Rx et UART/Tx
         ;
         ; Usages:
         ;      mov		REG_R5, <data>			; Donnee a ecrire
         ;      rcall   _uos_uart_fifo_rx|tx_write
         ;      => Retour: SREG<Bit> = 1 si FIFO/Rx|Tx pleine
         ;
         ;      rcall	_uos_uart_fifo_rx|tx_read
         ;      => Retour: Donnee dans G_STACK_RESULTS si SREG<Bit> = 1
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_X_LSB:REG_X_LSB -> Pointeur sur les pointeurs ecriture/lecture/data
         ;    REG_TEMP_R16        -> Working register
         ;    REG_TEMP_R17        -> Pointeur d'ecriture courant
         ;    REG_TEMP_R18        -> Pointeur de lecture courant
         ;
         ; Warning: Methode appelee sous l'It 'tim1_compa_isr'
         ; ---------
          _uos_uart_fifo_rx_write:
C:003a23 e0b5      	ldi		REG_X_MSB, (G_UART_FIFO_RX_DATA / 256)		; Indexation dans la FIFO/Rx
C:003a24 e7aa      	ldi		REG_X_LSB, (G_UART_FIFO_RX_DATA % 256)
C:003a25 9110 0578 	lds		REG_TEMP_R17, G_UART_FIFO_RX_WRITE			; Pointeur d'ecriture courant
C:003a27 9120 0579 	lds		REG_TEMP_R18, G_UART_FIFO_RX_READ			; Pointeur de lecture courant
         
C:003a29 2700      	clr		REG_TEMP_R16
C:003a2a 0fa1      	add		REG_X_LSB, REG_TEMP_R17	; XL += REG_TEMP_R17
C:003a2b 1fb0      	adc		REG_X_MSB, REG_TEMP_R16	; XH += 0 + Carry
         
C:003a2c 924c      	st			X, REG_R5			; Ecriture donnee dans [G_UART_FIFO_RX_DATA, ..., G_UART_FIFO_RX_DATA_END]
         
C:003a2d 9513      	inc		REG_TEMP_R17
C:003a2e 731f      	andi		REG_TEMP_R17, (SIZE_UART_FIFO_RX - 1)		; Pointeur d'ecriture dans [0, ..., [SIZE_UART_FIFO_RX - 1)]
C:003a2f 9310 0578 	sts		G_UART_FIFO_RX_WRITE, REG_TEMP_R17			; Maj pointeur d'ecriture
         
         	; Indication FIFO/Rx non vide
C:003a31 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003a33 6071      	sbr		REG_TEMP_R23, FLG_1_UART_FIFO_RX_NOT_EMPTY_MSK
C:003a34 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
         	; Indication si FIFO/Rx pleine
         	; => FIFO/Rx pleine si le pointeur d'ecriture "rejoint" le pointeur de lecture
         	;    => Soit (REG_TEMP_R17 == REG_TEMP_R18) ici
C:003a36 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003a38 7f7d      	cbr		REG_TEMP_R23, FLG_1_UART_FIFO_RX_FULL_MSK 		; FIFO/Rx a priori non pleine ...
C:003a39 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
C:003a3b 94e8      	clt																	; SREG<T> = 0
C:003a3c 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:003a3d f431      	brne		_uos_uart_fifo_rx_write_rtn
         
C:003a3e 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003a40 6072      	sbr		REG_TEMP_R23, FLG_1_UART_FIFO_RX_FULL_MSK		; ... et non, FIFO/Rx pleine
C:003a41 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
C:003a43 9468      	set																	; SREG<T> = 1
         
          #if 0
          #endif
         
          _uos_uart_fifo_rx_write_rtn:
C:003a44 9508      	ret
         ; ---------
         
         ; ---------
          _uos_uart_fifo_rx_read:
C:003a45 e0b5      	ldi		REG_X_MSB, (G_UART_FIFO_RX_DATA / 256)		; Indexation dans la FIFO/Rx
C:003a46 e7aa      	ldi		REG_X_LSB, (G_UART_FIFO_RX_DATA % 256)
C:003a47 9110 0578 	lds		REG_TEMP_R17, G_UART_FIFO_RX_WRITE			; Pointeur d'ecriture courant
C:003a49 9120 0579 	lds		REG_TEMP_R18, G_UART_FIFO_RX_READ			; Pointeur de lecture courant
         
         	; Sortie prematuree si rien a lire
C:003a4b 94e8      	clt													; A priori pas de donnee a lire
C:003a4c 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:003a4d f081      	breq		_uos_uart_fifo_rx_read_end				; Pointeurs egaux => FIFO/Rx trouvee vide
         
C:003a4e 2700      	clr		REG_TEMP_R16
C:003a4f 0fa2      	add		REG_X_LSB, REG_TEMP_R18	; XL += REG_TEMP_R18
C:003a50 1fb0      	adc		REG_X_MSB, REG_TEMP_R16	; XH += 0 + Carry
         
C:003a51 902c      	ld			REG_R2, X					; Lecture de la donnee dans [G_UART_FIFO_RX_DATA, ..., G_UART_FIFO_RX_DATA_END]
C:003a52 9468      	set										; Indication donnee disponible
         
C:003a53 9523      	inc		REG_TEMP_R18
C:003a54 732f      	andi		REG_TEMP_R18, (SIZE_UART_FIFO_RX - 1)		; Pointeur de lecture dans [0, ..., [SIZE_UART_FIFO_RX - 1)]
C:003a55 9320 0579 	sts		G_UART_FIFO_RX_READ, REG_TEMP_R18
         
         	; Indication FIFO/Rx vide ou non vide apres la lecture
         	; => FIFO/Rx vide si le pointeur de lecture "rejoint" le pointeur ecriture
         	;    => Soit (REG_TEMP_R17 == REG_TEMP_R18) ici
          _uos_uart_fifo_rx_read_test_empty:
C:003a57 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003a59 6071      	sbr		REG_TEMP_R23, FLG_1_UART_FIFO_RX_NOT_EMPTY_MSK		; FIFO/Rx a priori non vide...
C:003a5a 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
C:003a5c 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:003a5d f429      	brne		_uos_uart_fifo_rx_read_rtn
         
          _uos_uart_fifo_rx_read_end:
C:003a5e 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003a60 7f7e      	cbr		REG_TEMP_R23, FLG_1_UART_FIFO_RX_NOT_EMPTY_MSK		; ... et non, FIFO/Rx vide
C:003a61 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
          _uos_uart_fifo_rx_read_rtn:
C:003a63 9508      	ret
         ; ---------
         
         ; ---------
          uos_uart_fifo_tx_write:
          _uos_uart_fifo_tx_write:
C:003a64 93bf      	push		REG_X_MSB
C:003a65 93af      	push		REG_X_LSB
C:003a66 931f      	push		REG_TEMP_R17
C:003a67 932f      	push		REG_TEMP_R18
         
C:003a68 e0b5      	ldi		REG_X_MSB, (G_UART_FIFO_TX_DATA / 256)	; Indexation dans la FIFO/Tx et ses 2 pointeurs
C:003a69 ebac      	ldi		REG_X_LSB, (G_UART_FIFO_TX_DATA % 256)
C:003a6a 9110 05ba 	lds		REG_TEMP_R17, G_UART_FIFO_TX_WRITE			; Pointeur d'ecriture courant
C:003a6c 9120 05bb 	lds		REG_TEMP_R18, G_UART_FIFO_TX_READ			; Pointeur de lecture courant
         
C:003a6e 2700      	clr		REG_TEMP_R16
C:003a6f 0fa1      	add		REG_X_LSB, REG_TEMP_R17			; XL += REG_TEMP_R17
C:003a70 1fb0      	adc		REG_X_MSB, REG_TEMP_R16			; XH += 0 + Carry
         
C:003a71 923c      	st			X, REG_R3			; Ecriture donnee dans [G_UART_FIFO_TX_DATA, ..., G_UART_FIFO_TX_DATA_END]
         
C:003a72 9513      	inc		REG_TEMP_R17
C:003a73 7f1f      	andi		REG_TEMP_R17, (SIZE_UART_FIFO_TX - 1)		; Pointeur d'ecriture dans [0, ..., [SIZE_UART_FIFO_TX - 1)]
C:003a74 9310 05ba 	sts		G_UART_FIFO_TX_WRITE, REG_TEMP_R17			; Maj pointeur d'ecriture
         
         	; Indication FIFO/Tx non vide
C:003a76 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003a78 6170      	sbr		REG_TEMP_R23, FLG_1_UART_FIFO_TX_NOT_EMPTY_MSK
C:003a79 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
         	; Emision de tous les caracteres de la FIFO/Tx jusqu'au dernier des que le pointeur d'ecriture (REG_TEMP_R17)
         	; atteint le pointeur de lecture (REG_TEMP_R18) -(SIZE_UART_FIFO_TX / 2) modulo SIZE_UART_FIFO_TX
         	; => Revient a vider la FIFO/Tx des que celle-ci est pleine a 50%
         	;    => Au dessous des 50%, les caracteres seront emis en fond de tache grace a l'appel de 'fifo_tx_to_send_async'
         	;    => Evite d'appeler dans le code la methode 'fifo_tx_to_send_sync' pour ne pas saturer la FIFO/Tx ;-)
C:003a7b 2f02      	mov		REG_TEMP_R16, REG_TEMP_R18
C:003a7c 5800      	subi		REG_TEMP_R16, (SIZE_UART_FIFO_TX / 2)		; Seuil a 50 % d'occupation de la FIFO/Tx
C:003a7d 7f0f      	andi		REG_TEMP_R16, (SIZE_UART_FIFO_TX - 1)		; Modulo SIZE_UART_FIFO_TX
C:003a7e 1701      	cp			REG_TEMP_R16, REG_TEMP_R17
C:003a7f f409      	brne		_uos_uart_fifo_tx_write_skip
         
C:003a80 d055      	rcall		uos_fifo_tx_to_send_sync
         
          _uos_uart_fifo_tx_write_skip:
         	; Fin: Emision de tous les caracteres de la FIFO/Tx...
         
         	; Indication si FIFO pleine
         	; => FIFO pleine si le pointeur d'ecriture "rejoint" le pointeur de lecture
         	;    => Soit (REG_TEMP_R17 == REG_TEMP_R18) ici
C:003a81 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003a83 7d7f      	cbr		REG_TEMP_R23, FLG_1_UART_FIFO_TX_FULL_MSK 		; FIFO/Rx a priori non pleine ...
C:003a84 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
C:003a86 94e8      	clt																	; SREG<T> = 0
C:003a87 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:003a88 f431      	brne		_uos_uart_fifo_tx_write_rtn
         
C:003a89 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003a8b 6270      	sbr		REG_TEMP_R23, FLG_1_UART_FIFO_TX_FULL_MSK		; ... et non, FIFO/Rx pleine
C:003a8c 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
C:003a8e 9468      	set																	; SREG<T> = 1
         
          #if 0
          #endif
         
          _uos_uart_fifo_tx_write_rtn:
C:003a8f 912f      	pop		REG_TEMP_R18
C:003a90 911f      	pop		REG_TEMP_R17
C:003a91 91af      	pop		REG_X_LSB
C:003a92 91bf      	pop		REG_X_MSB
C:003a93 9508      	ret
         ; ---------
         
         ; ---------
          _uos_uart_fifo_tx_read:
C:003a94 93bf      	push		REG_X_MSB
C:003a95 93af      	push		REG_X_LSB
C:003a96 931f      	push		REG_TEMP_R17
C:003a97 932f      	push		REG_TEMP_R18
         
C:003a98 e0b5      	ldi		REG_X_MSB, (G_UART_FIFO_TX_DATA / 256)	; Indexation dans la FIFO/Tx et ses 2 pointeurs
C:003a99 ebac      	ldi		REG_X_LSB, (G_UART_FIFO_TX_DATA % 256)
C:003a9a 9110 05ba 	lds		REG_TEMP_R17, G_UART_FIFO_TX_WRITE			; Pointeur d'ecriture courant
C:003a9c 9120 05bb 	lds		REG_TEMP_R18, G_UART_FIFO_TX_READ			; Pointeur d'ecriture courant
         
         	; Sortie prematuree si rien a lire
C:003a9e 94e8      	clt														; A priori pas de donnee a lire
C:003a9f 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:003aa0 f081      	breq		_uos_uart_fifo_tx_read_end					; Pas de lecture => maj flags
         
C:003aa1 2700      	clr		REG_TEMP_R16
C:003aa2 0fa2      	add		REG_X_LSB, REG_TEMP_R18	; XL += REG_TEMP_R18
C:003aa3 1fb0      	adc		REG_X_MSB, REG_TEMP_R16	; XH += 0 + Carry
         
C:003aa4 904c      	ld			REG_R4, X			; Lecture de la donnee dans [G_UART_FIFO_TX_DATA, ..., G_UART_FIFO_TX_DATA_END]
C:003aa5 9468      	set								; Indication donnee disponible
         
C:003aa6 9523      	inc		REG_TEMP_R18
C:003aa7 7f2f      	andi		REG_TEMP_R18, (SIZE_UART_FIFO_TX - 1)		; Pointeur de lecture dans [0, ..., [SIZE_UART_FIFO_TX - 1)]
C:003aa8 9320 05bb 	sts		G_UART_FIFO_TX_READ, REG_TEMP_R18
         
         	; Indication FIFO/Tx vide ou non vide apres la lecture
         	; => FIFO/Tx vide si le pointeur de lecture "rejoint" le pointeur ecriture
         	;    => Soit (REG_TEMP_R17 == REG_TEMP_R18) ici
          _uos_uart_fifo_tx_read_test_empty:
C:003aaa 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003aac 6170      	sbr		REG_TEMP_R23, FLG_1_UART_FIFO_TX_NOT_EMPTY_MSK		; FIFO/Rx a priori non vide...
C:003aad 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
C:003aaf 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:003ab0 f429      	brne		_uos_uart_fifo_tx_read_rtn
         
          _uos_uart_fifo_tx_read_end:
C:003ab1 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003ab3 7e7f      	cbr		REG_TEMP_R23, FLG_1_UART_FIFO_TX_NOT_EMPTY_MSK		; ... et non, FIFO/Rx vide
C:003ab4 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
          _uos_uart_fifo_tx_read_rtn:
C:003ab6 912f      	pop		REG_TEMP_R18
C:003ab7 911f      	pop		REG_TEMP_R17
C:003ab8 91af      	pop		REG_X_LSB
C:003ab9 91bf      	pop		REG_X_MSB
C:003aba 9508      	ret
         ; ---------
         
         ; ---------
         ; Emission d'un caractere sur Tx
         ; => Initialise 'G_UART_BYTE_TX' et positionne 'FLG_1_UART_TX_TO_SEND' a 1
         ;
         ; Usage:
         ;      mov		REG_TEMP_R16, <data>
         ;      rcall   _uos_uart_tx_send
         ;
         ; Registres utilises (sauvegardes/restaures):
         ; ---------
          _uos_uart_tx_send:
C:003abb 9300 0577 	sts		G_UART_BYTE_TX, REG_TEMP_R16
         
C:003abd 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003abf 6170      	sbr		REG_TEMP_R23, FLG_0_UART_TX_TO_SEND_MSK		; Positionnement donnee a emettre
C:003ac0 9370 0510 	sts		UOS_G_FLAGS_0, REG_TEMP_R23
         
C:003ac2 9508      	ret
         ; ---------
         
         ; ---------
         ; Emission asynchrone caractere par caractere de la FIFO/Tx
         ;
         ; Remarque: Methode a appeler en fond de tache permettant de vider et
         ;           emettre tous les caracteres de la FIFO/Tx jusqu'au dernier
         ;
         ; Usage:
         ;      rcall   _uos_fifo_tx_to_send_async
         ;
         ; Registres utilises
         ;    REG_TEMP_R16        -> Working register (non preserve)
         ; ---------
          uos_fifo_tx_to_send_async:
          _uos_fifo_tx_to_send_async:
         	; Caractere de la FIFO/Tx a emettre ?
C:003ac3 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003ac5 ff76      	sbrs		REG_TEMP_R23, FLG_1_UART_FIFO_TX_TO_SEND_IDX
         
C:003ac6 c00e      	rjmp		_uos_fifo_tx_to_send_async_rtn
         
C:003ac7 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003ac9 fd74      	sbrc		REG_TEMP_R23, FLG_0_UART_TX_TO_SEND_IDX		; Caractere emis ?
         
C:003aca c00a      	rjmp		_uos_fifo_tx_to_send_async_rtn
         
C:003acb dfc8      	rcall		_uos_uart_fifo_tx_read					; Oui => Lecture du caractere suivant dans FIFO/Tx
C:003acc f41e      	brtc		_uos_fifo_tx_to_send_async_end		; Caractere disponible ?
         
C:003acd 2d04      	mov		REG_TEMP_R16, REG_R4				; Oui => Emission de celui-ci
C:003ace dfec      	rcall		_uos_uart_tx_send
C:003acf c005      	rjmp		_uos_fifo_tx_to_send_async_rtn		; Retour et attente que ce caractere soit emis...
         
          _uos_fifo_tx_to_send_async_end:
C:003ad0 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003ad2 7b7f      	cbr		REG_TEMP_R23, FLG_1_UART_FIFO_TX_TO_SEND_MSK		; Non => Arret de la demande d'emission
C:003ad3 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
          _uos_fifo_tx_to_send_async_rtn:
C:003ad5 9508      	ret
         ; ---------
         
         ; ---------
         ; Emission synchrone caractere par caractere jusqu'a vidage de la FIFO/Tx
         ;
         ; Remarque: Methode a appeler apres un appel a 'uos_push_1_char_in_fifo_tx'
         ;           => Emision de tous les caracteres de la FIFO/Tx jusqu'au dernier
         ;
         ; Permet un forcage de l'emission pour eviter la saturation de la FIFO/Tx
         ; => En effet, la lecture de la FIFO/Tx et l'emission ne commence qu'au
         ;    retour en fond de tache (cf. 'rcall fifo_tx_to_send_async')
         ;
         ; Usage:
         ;      rcall   _uos_fifo_tx_to_send_sync
         ;
         ; Registres utilises
         ;    REG_TEMP_R16        -> Working register (non preserve)
         ; ---------
          uos_fifo_tx_to_send_sync:
          _uos_fifo_tx_to_send_sync:
          _uos_fifo_tx_to_send_sync_retry:
         	; Pas de changement de l'etat Led si "Test Leds en cours"
C:003ad6 9170 0513 	lds		REG_TEMP_R23, UOS_G_GESTION_TEST_LEDS
C:003ad8 fd77      	sbrc		REG_TEMP_R23, FLG_GESTION_TEST_LEDS_IDX
C:003ad9 c005      	rjmp		_uos_fifo_tx_to_send_sync_retry_more
         
         	; Presentation passage en mode synchrone de l'emission TX
C:003ada 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:003adc 7d7f      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_YELLOW
C:003add 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
          _uos_fifo_tx_to_send_sync_retry_more:
C:003adf 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003ae1 6470      	sbr		REG_TEMP_R23, FLG_1_UART_FIFO_TX_TO_SEND_MSK
C:003ae2 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
C:003ae4 dfde      	rcall		_uos_fifo_tx_to_send_async
         
C:003ae5 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003ae7 fd74      	sbrc		REG_TEMP_R23, FLG_0_UART_TX_TO_SEND_IDX				; Caractere emis ?
         
C:003ae8 cfed      	rjmp		_uos_fifo_tx_to_send_sync_retry								; Non => Retry
         
C:003ae9 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003aeb fd74      	sbrc		REG_TEMP_R23, FLG_1_UART_FIFO_TX_NOT_EMPTY_IDX	; FIFO/Tx vide ?
         
C:003aec cfe9      	rjmp		_uos_fifo_tx_to_send_sync_retry								; Non => Retry
         	; Fin: Emission, attente FIFO/Tx vide et dernier caractere emis
         
         	; Pas de changement de l'etat Led si "Test Leds en cours"
C:003aed 9170 0513 	lds		REG_TEMP_R23, UOS_G_GESTION_TEST_LEDS
C:003aef fd77      	sbrc		REG_TEMP_R23, FLG_GESTION_TEST_LEDS_IDX
C:003af0 c005      	rjmp		_uos_fifo_tx_to_send_sync_rtn
         
         	; Fin de la presentation passage en mode synchrone de l'emission TX
         	; TODO: - Si peu de caracteres ont ete empiles + vitesse rapide (ie. 19200 bauds)
         	;       => Effacement premature de la presentation
         	;          => Implementation d'un timer d'une duree minimale (ie. 100 mS)
         	;       - Comportement constaste avec les commandes a reponse "courte"
         	;         du monitor comme "<f", "<S", "<t", etc.
C:003af1 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:003af3 6270      	sbr		REG_TEMP_R23, UOS_MSK_BIT_LED_YELLOW
C:003af4 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
          _uos_fifo_tx_to_send_sync_rtn:
C:003af6 9508      	ret
         ; ---------
         
         ; End of file
          
          .include		"ATmega328P_uOS_Buttons.asm"
         ; "$Id: ATmega328P_uOS_Buttons.asm,v 1.4 2026/02/26 17:31:39 administrateur Exp $"
         
          #include "ATmega328P_uOS_Buttons.h"
         ; "$Id: ATmega328P_uOS_Buttons.h,v 1.2 2026/02/18 18:01:34 administrateur Exp $"
         
         ; Definitions pour la gestion de 4 boutons...
          #define	UOS_BUTTON_1_NUM						1
          #define	UOS_BUTTON_2_NUM						2
          #define	UOS_BUTTON_3_NUM						3
          #define	UOS_BUTTON_4_NUM						4
         
         ; Bits des boutons sur le PIND<4:5:6:7>
          #define	BUTTON_1_MSK							MSK_BIT4
          #define	BUTTON_2_MSK							MSK_BIT5
          #define	BUTTON_3_MSK							MSK_BIT6
          #define	BUTTON_4_MSK							MSK_BIT7
         
          #define	BUTTON_1_IDX							IDX_BIT4
          #define	BUTTON_2_IDX							IDX_BIT5
          #define	BUTTON_3_IDX							IDX_BIT6
          #define	BUTTON_4_IDX							IDX_BIT7
         
          #define	DURATION_WAIT_STABILITY				10
          #define	DURATION_BUTTON_LED					100
          #define	DURATION_BUTTON_ACQ					200
          #define	DURATION_WAIT_ACTION					500
         
          #define	FLG_BUTTON_REPEAT_MSK			MSK_BIT4
          #define	FLG_BUTTON_RISING_EDGE_MSK		MSK_BIT3
          #define	FLG_BUTTON_PRESSED_MSK			MSK_BIT2
          #define	FLG_BUTTON_FALLING_EDGE_MSK	MSK_BIT1
          #define	FLG_BUTTON_WAIT_DONE_MSK		MSK_BIT0
         
          #define	FLG_BUTTON_REPEAT_IDX			IDX_BIT4
          #define	FLG_BUTTON_RISING_EDGE_IDX		IDX_BIT3
          #define	FLG_BUTTON_PRESSED_IDX			IDX_BIT2
          #define	FLG_BUTTON_FALLING_EDGE_IDX	IDX_BIT1
          #define	FLG_BUTTON_WAIT_DONE_IDX		IDX_BIT0
         
          #define	FLG_STATE_BUTTON_ACTION_MSK			MSK_BIT7		; Action a executer pour le bouton #N [1, 2, ...]
          #define	FLG_STATE_BUTTON_SHORT_TOUCH_MSK		MSK_BIT6		; Appui "court" a l'expiration de 'TIMER_GEST_BUTTON_ACQ'
          #define	FLG_STATE_BUTTON_LONG_TOUCH_MSK		MSK_BIT5		; Appui "long" a l'expiration de 'TIMER_GEST_BUTTON_ACQ'
         
          #define	FLG_STATE_BUTTON_ACTION_IDX			IDX_BIT7		; Action a executer pour le bouton #N [1, 2, ...]
          #define	UOS_FLG_STATE_BUTTON_SHORT_TOUCH_IDX		IDX_BIT6		; Appui "court" a l'expiration de 'TIMER_GEST_BUTTON_ACQ'
          #define	FLG_STATE_BUTTON_LONG_TOUCH_IDX		IDX_BIT5		; Appui "long" a l'expiration de 'TIMER_GEST_BUTTON_ACQ'
         
          #define	BUTTONS_MASK_1_2_3_4						(BUTTON_1_MSK | BUTTON_2_MSK | BUTTON_3_MSK | BUTTON_4_MSK)
         
          #define	FLG_BUTTONS_1_2_3_4_VALID_MSK			MSK_BIT7		; 1! bouton est valide parmi les 4
          #define	FLG_BUTTONS_1_2_3_4_LOW_MSK			MSK_BIT6		; Ce bouton est appuye
          #define	FLG_BUTTONS_1_2_3_4_HIGH_MSK			MSK_BIT5		; Ce bouton est relache
         
          #define	FLG_BUTTONS_1_2_3_4_VALID_IDX			IDX_BIT7		; 1! bouton est valide parmi les 4
          #define	FLG_BUTTONS_1_2_3_4_LOW_IDX			IDX_BIT6		; Ce bouton est appuye
          #define	FLG_BUTTONS_1_2_3_4_HIGH_IDX			IDX_BIT5		; Ce bouton est relache
         
          .dseg
         
D:0006bc    G_NUM_BUTTON:							.byte		1			; Numero du bouton en cours d'acquisition parmi [1, 2, 3, ...]
         																	; avec les flags 'FLG_BUTTONS_1_2_3_4_xxx' renseignes
D:0006bd    G_NUM_BUTTON_PRE:						.byte		1			; Numero du bouton precedent pour comparaison
D:0006be    G_FLAGS_BUTTON:						.byte		1			; Gestion des rebonds, appuis "court" et "long" d'un bouton
D:0006bf    G_BUTTON_NBR_LONG_TOUCH:			.byte		1			; Nombre d'appuis "long" (sans relacher)
D:0006c0    UOS_G_STATES_BUTTON:					.byte		1			; Etats du bouton a l'expiration de 'TIMER_GEST_BUTTON_ACQ'
D:0006c1    UOS_G_STATES_BUTTON_NBR_TOUCH:	.byte		1			; et le nombre d'appuis avant expiration de 'TIMER_GEST_BUTTON_ACQ'
         
D:0006c2    UOS_G_STATES_BUTTON_NOTIF:					.byte		1			; Recopie de 'G_STATES_BUTTON'...
D:0006c3    UOS_G_STATES_BUTTON_NBR_TOUCH_NOTIF:	.byte		1			; ...pour une mise a disposition dans le traitement 1mS
         
         ; End of file
          ; End of file
         
          .cseg
         
         ; ======================================================= Gestion des 4 boutons
         ; ---------
         ; Gestion boutons
         ; ---------
          _uos_gest_buttons_ret:
C:003af7 c075      	rjmp		_uos_gest_buttons_rtn
         
          _uos_gest_buttons:
         	; Acquitement et action de(s) appui(s) boutons appele toutes les 1mS
C:003af8 9100 06c2 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON_NOTIF
C:003afa 9110 06c3 	lds		REG_TEMP_R17, UOS_G_STATES_BUTTON_NBR_TOUCH_NOTIF
C:003afc 2300      	tst		REG_TEMP_R16
C:003afd f3c9      	breq		_uos_gest_buttons_ret
         
C:003afe 2311      	tst		REG_TEMP_R17
C:003aff f3b9      	breq		_uos_gest_buttons_ret
         
         	; Appui bouton a traiter et a acquiter
         	;
         	; ---------
         	; Prolongement si le code est execute au RESET depuis l'espace PROGRAM et
         	; si le vecteur commence par l'instruction 'rjmp'
         	; ---------
C:003b00 e3f8      	ldi		REG_Z_MSB, high(_uos_callback_gest_buttons)	; Execution si possible de l'extension
C:003b01 e5ee      	ldi		REG_Z_LSB, low(_uos_callback_gest_buttons)		; dans l'espace PROGRAM
C:003b02 dae5      	rcall		_uos_exec_extension_into_program
         	; ---------
         
         	; Apres l'eventuel execution dan le program, l'appui bouton peut ne pas avoir ete
         	; traite ni acquite
         	; => Si pas traite ni acquite => Continue dans le BOOTLOADER
         	;    Sinon => retour
         	;
         	; L'acquitement a t'il ete effectue dans l'espace PROGRAM ?
         	;
C:003b03 9100 06c2 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON_NOTIF
C:003b05 9110 06c3 	lds		REG_TEMP_R17, UOS_G_STATES_BUTTON_NBR_TOUCH_NOTIF
C:003b07 2300      	tst		REG_TEMP_R16
C:003b08 f371      	breq		_uos_gest_buttons_ret
         
C:003b09 2311      	tst		REG_TEMP_R17
C:003b0a f361      	breq		_uos_gest_buttons_ret
         
         	; Non => Bouton a traite et a acquiter
         
          #if USE_TRACE_BUTTON
          #endif
         
         	; Notification vers 'DigiSpark-Monitoring'
C:003b0b 9110 06c2 	lds		REG_TEMP_R17, UOS_G_STATES_BUTTON_NOTIF
C:003b0d fd16      	sbrc		REG_TEMP_R17, UOS_FLG_STATE_BUTTON_SHORT_TOUCH_IDX
C:003b0e c003      	rjmp		_uos_gest_buttons_short
         
C:003b0f fd15      	sbrc		REG_TEMP_R17, FLG_STATE_BUTTON_LONG_TOUCH_IDX
C:003b10 c004      	rjmp		_uos_gest_buttons_long
C:003b11 c05b      	rjmp		_uos_gest_buttons_rtn
         
          _uos_gest_buttons_short:
C:003b12 e7ff      	ldi		REG_Z_MSB, high(_uos_text_press_button_short << 1)
C:003b13 e1ec      	ldi		REG_Z_LSB, low(_uos_text_press_button_short << 1)
C:003b14 c002      	rjmp		_uos_gest_buttons_print_text
         
          _uos_gest_buttons_long:
C:003b15 e7ff      	ldi		REG_Z_MSB, high(_uos_text_press_button_long << 1)
C:003b16 e3e4      	ldi		REG_Z_LSB, low(_uos_text_press_button_long << 1)
         
          _uos_gest_buttons_print_text:
C:003b17 d1b5      	rcall		uos_push_text_flash_in_fifo_tx_skip					; Print message "### Press button..."
         
C:003b18 9110 0512 	lds		REG_TEMP_R17, UOS_G_FLAGS_2							; Reset 'FLG_2_ENABLE_DERIVATION'
C:003b1a 771f      	cbr		REG_TEMP_R17, UOS_FLG_2_ENABLE_DERIVATION_MSK	; a chaque appui bouton
C:003b1b 9310 0512 	sts		UOS_G_FLAGS_2, REG_TEMP_R17
         
         	; Determination du bouton #N [1, 2, 3, 4]
C:003b1d 9110 06c2 	lds		REG_TEMP_R17, UOS_G_STATES_BUTTON_NOTIF
C:003b1f 701f      	andi		REG_TEMP_R17, 0x0F						; Button #1, #2, #3 or #4
         
         	; Determination de l'origine de l'execution
C:003b20 dd87      	rcall		_uos_if_execution_into_zone_bootloader	; Code si execute depuis l'espace BOOTLOADER
         
C:003b21 e520      	ldi		REG_TEMP_R18, 'P'							; A priori dans l'espace "PROGRAM"
C:003b22 f011      	breq		_uos_gest_buttons_program				; Saut si pas dans l'espace "BOOTLOADER"
         
C:003b23 e422      	ldi		REG_TEMP_R18, 'B'							; Et non, dans l'espace BOOTLOADER
C:003b24 c00c      	rjmp		_uos_gest_buttons_bootloader
         	; Fin: Determination de l'origine de l'execution
         
          _uos_gest_buttons_program:
C:003b25 3011      	cpi		REG_TEMP_R17, UOS_BUTTON_1_NUM
C:003b26 f4f1      	brne		_uos_gest_buttons_more					; Saut si bouton #1 non appuye
         
         	; Appui "court" du bouton #1 dans l'espace PROGRAM ?
C:003b27 9110 06c2 	lds		REG_TEMP_R17, UOS_G_STATES_BUTTON_NOTIF
C:003b29 ff16      	sbrs		REG_TEMP_R17, UOS_FLG_STATE_BUTTON_SHORT_TOUCH_IDX
C:003b2a c01a      	rjmp		_uos_gest_buttons_more					; Ignore si appui "long" dans l'espace PROGRAM
         
         	; Oui: Bascule via le 'jump reset' de l'espace PROGRAM vers l'espace BOOTLOADER
C:003b2b 94f8      	cli
         
         	; Reinitialisation de la stack d'appel et saut au BOOTLOADER
C:003b2c e008      	ldi		REG_TEMP_R16, high(RAMEND)
C:003b2d bf0e      	out		SPH, REG_TEMP_R16
         
C:003b2e ef0f      	ldi		REG_TEMP_R16, low(RAMEND)
C:003b2f bf0d      	out		SPL, REG_TEMP_R16
         
C:003b30 ca58      	rjmp		_uos_main_bootloader
         	; Fin: Reinitialisation de la stack d'appel et saut au BOOTLOADER
         
          _uos_gest_buttons_bootloader:
C:003b31 3011      	cpi		REG_TEMP_R17, UOS_BUTTON_1_NUM
C:003b32 f491      	brne		_uos_gest_buttons_more					; Saut si bouton #1 non appuye
         
         	; Appui "court" du bouton #1 dans l'espace BOOTLOADER ?
C:003b33 9110 06c2 	lds		REG_TEMP_R17, UOS_G_STATES_BUTTON_NOTIF
C:003b35 ff16      	sbrs		REG_TEMP_R17, UOS_FLG_STATE_BUTTON_SHORT_TOUCH_IDX
C:003b36 c007      	rjmp		_uos_gest_buttons_1_long				; Non: Programmation de l'addon
         
         	; Oui: Bascule via le 'jump reset' de l'espace BOOTLOADER vers l'espace PROGRAM
C:003b37 94f8      	cli
         
         	; Reinitialisation de la stack d'appel et saut dans le PROGRAM
C:003b38 e008      	ldi		REG_TEMP_R16, high(RAMEND)
C:003b39 bf0e      	out		SPH, REG_TEMP_R16
         
C:003b3a ef0f      	ldi		REG_TEMP_R16, low(RAMEND)
C:003b3b bf0d      	out		SPL, REG_TEMP_R16
         
         
         	; TODO: Changer avec un saut a l'adresse 0x0000 a laquelle
         	;       un '[r]jmp uos_main_program' est defini
         	;       => Cf. 'ATmega328P_monitor.asm'
          #if 0
          #else
C:003b3c 940c 0000 	jmp		reset_addr_0x0
          #endif
         	; Fin: Reinitialisation de la stack d'appel et saut dans le PROGRAM
         
          _uos_gest_buttons_1_long:
         	; L'appui "long" du bouton #1 ne doit etre pris en compte que depuis BOOTLOADER ;-)
         	; => Evite le "bypass" dans PROGRAM (cf. 'ATmega328P_uOS_P1.addons')
C:003b3e dd69      	rcall		_uos_if_execution_into_zone_bootloader
C:003b3f f029      	breq		_uos_gest_buttons_more
         
         	; Autorisation d'ecriture dans le programme si appui long bouton #1 dans BOOTLOADER
C:003b40 9110 0512 	lds		REG_TEMP_R17, UOS_G_FLAGS_2
C:003b42 6810      	sbr		REG_TEMP_R17, UOS_FLG_2_ENABLE_DERIVATION_MSK
C:003b43 9310 0512 	sts		UOS_G_FLAGS_2, REG_TEMP_R17
         	;rjmp		_uos_gest_buttons_more
         	; Fin: Autorisation d'ecriture dans le programme si appui long bouton #1 dans BOOTLOADER
         
          _uos_gest_buttons_more:
C:003b45 3012      	cpi		REG_TEMP_R17, UOS_BUTTON_2_NUM
C:003b46 f439      	brne		_uos_gest_buttons_more_2				; Saut si bouton #2 non appuye
         
         	; Appui "court" du bouton #2 dans l'espace PROGRAM ou BOOTLOADER ?
C:003b47 9110 06c2 	lds		REG_TEMP_R17, UOS_G_STATES_BUTTON_NOTIF
C:003b49 ff16      	sbrs		REG_TEMP_R17, UOS_FLG_STATE_BUTTON_SHORT_TOUCH_IDX
C:003b4a c003      	rjmp		_uos_gest_buttons_more_2				; Ignore si appui "long"
         
         	; Reset de l'erreur
         	; => Arret des flash Led RED
C:003b4b 2711      	clr		REG_TEMP_R17
C:003b4c 9310 050e 	sts		G_TEST_ERROR, REG_TEMP_R17
         
          _uos_gest_buttons_more_2:
C:003b4e 2f02      	mov		REG_TEMP_R16, REG_TEMP_R18		; Print 'REG_TEMP_R18' ([B]ootloader ou [P]rogram)
C:003b4f 9110 0512 	lds		REG_TEMP_R17, UOS_G_FLAGS_2
C:003b51 d1a3      	rcall		uos_push_1_char_in_fifo_tx_skip
         
C:003b52 9110 06c2 	lds		REG_TEMP_R17, UOS_G_STATES_BUTTON_NOTIF
C:003b54 701f      	andi		REG_TEMP_R17, 0x0F	; Button #1, #2, #3 or #4
C:003b55 e300      	ldi		REG_TEMP_R16, '0'
C:003b56 0f01      	add		REG_TEMP_R16, REG_TEMP_R17
C:003b57 d19d      	rcall		uos_push_1_char_in_fifo_tx_skip
         
         	; Ajout nombre d'appuis "court" ou "long" si >= 2
C:003b58 9110 06c3 	lds		REG_TEMP_R17, UOS_G_STATES_BUTTON_NBR_TOUCH_NOTIF
C:003b5a 3012      	cpi		REG_TEMP_R17, 2
C:003b5b f028      	brlo		_uos_gest_buttons_end
         
C:003b5c e200      	ldi		REG_TEMP_R16, ' '
C:003b5d d197      	rcall		uos_push_1_char_in_fifo_tx_skip
C:003b5e 91a0 06c3 	lds		REG_X_LSB, UOS_G_STATES_BUTTON_NBR_TOUCH_NOTIF
C:003b60 d1bc      	rcall		uos_print_1_byte_hexa_skip
         
          _uos_gest_buttons_end:
C:003b61 d1aa      	rcall		uos_print_line_feed_skip
         	; Fin: Notification vers 'DigiSpark-Monitoring'
         
C:003b62 2700      	clr		REG_TEMP_R16
C:003b63 9300 06c2 	sts		UOS_G_STATES_BUTTON_NOTIF, REG_TEMP_R16
C:003b65 9300 06c3 	sts		UOS_G_STATES_BUTTON_NBR_TOUCH_NOTIF, REG_TEMP_R16
         
C:003b67 9100 0512 	lds		REG_TEMP_R16, UOS_G_FLAGS_2
C:003b69 ff07      	sbrs		REG_TEMP_R16, UOS_FLG_2_ENABLE_DERIVATION_IDX
C:003b6a c002      	rjmp		_uos_gest_buttons_rtn
         
C:003b6b e510      	ldi		REG_TEMP_R17, 'P'				; Trace [P]rogrammation
C:003b6c d1d4      	rcall		uos_print_mark_skip
         
          _uos_gest_buttons_rtn:
C:003b6d 9508      	ret
         
         ; ---------
         ; Etats des boutons
         ; ---------
          _uos_get_states_buttons:
         	; Lecture PORTD
C:003b6e b109      	in			REG_TEMP_R16, PIND
C:003b6f 7f00      	andi		REG_TEMP_R16, (BUTTON_1_MSK | BUTTON_2_MSK | BUTTON_3_MSK | BUTTON_4_MSK)
         
          #if USE_TRACE_BUTTON
          #endif
         
C:003b70 2711      	clr		REG_TEMP_R17		; Effacement numero du bouton
         
C:003b71 3f00      	cpi		REG_TEMP_R16, (BUTTON_1_MSK | BUTTON_2_MSK | BUTTON_3_MSK | BUTTON_4_MSK)
C:003b72 f409      	brne		_uos_get_states_button_pressed
         
C:003b73 c027      	rjmp		_uos_get_states_buttons_all_high
         
          _uos_get_states_button_pressed:
         	; Complement pour determiner l'entree a l'etat bas
C:003b74 9500      	com		REG_TEMP_R16
C:003b75 7f00      	andi		REG_TEMP_R16, (BUTTON_1_MSK | BUTTON_2_MSK | BUTTON_3_MSK | BUTTON_4_MSK)
         
         	; 1 bouton est au moins appuye
         	; => Appui valide si un seul est appuye
C:003b76 e011      	ldi		REG_TEMP_R17, UOS_BUTTON_1_NUM			; A priori bouton #1 appuye
C:003b77 3100      	cpi		REG_TEMP_R16, BUTTON_1_MSK
C:003b78 f069      	breq		_uos_get_states_button_low
         
C:003b79 e012      	ldi		REG_TEMP_R17, UOS_BUTTON_2_NUM			; Non -> A priori bouton #2 appuye
C:003b7a 3200      	cpi		REG_TEMP_R16, BUTTON_2_MSK
C:003b7b f051      	breq		_uos_get_states_button_low
         
C:003b7c e013      	ldi		REG_TEMP_R17, UOS_BUTTON_3_NUM			; Non -> A priori bouton #3 appuye
C:003b7d 3400      	cpi		REG_TEMP_R16, BUTTON_3_MSK
C:003b7e f039      	breq		_uos_get_states_button_low
         
C:003b7f e014      	ldi		REG_TEMP_R17, UOS_BUTTON_4_NUM			; Non -> A priori bouton #4 appuye
C:003b80 3800      	cpi		REG_TEMP_R16, BUTTON_4_MSK
C:003b81 f021      	breq		_uos_get_states_button_low
         
C:003b82 2700      	clr		REG_TEMP_R16
C:003b83 9300 06bc 	sts		G_NUM_BUTTON, REG_TEMP_R16
C:003b85 c027      	rjmp		_uos_get_states_buttons_end
         
          _uos_get_states_button_low:
C:003b86 2700      	clr		REG_TEMP_R16
C:003b87 6800      	sbr		REG_TEMP_R16, FLG_BUTTONS_1_2_3_4_VALID_MSK
C:003b88 6400      	sbr		REG_TEMP_R16, FLG_BUTTONS_1_2_3_4_LOW_MSK
C:003b89 7d0f      	cbr		REG_TEMP_R16, FLG_BUTTONS_1_2_3_4_HIGH_MSK
C:003b8a 2b01      	or			REG_TEMP_R16, REG_TEMP_R17
C:003b8b 9300 06bc 	sts		G_NUM_BUTTON, REG_TEMP_R16		; New 'G_NUM_BUTTON'
         
         	; Verification pendant 'DURATION_BUTTON_ACQ' de 'G_NUM_BUTTON' @ 'G_NUM_BUTTON_PRE' si significatif
C:003b8d e01c      	ldi		REG_TEMP_R17, TIMER_GEST_BUTTON_ACQ
C:003b8e dde1      	rcall		uos_test_timer
C:003b8f f456      	brtc		_uos_get_states_button_low_valid				; Saut si timer expire
         
C:003b90 9120 06bc 	lds		REG_TEMP_R18, G_NUM_BUTTON
C:003b92 702f      	andi		REG_TEMP_R18, 0x0F
C:003b93 9130 06bd 	lds		REG_TEMP_R19, G_NUM_BUTTON_PRE
C:003b95 703f      	andi		REG_TEMP_R19, 0x0F
         
          #if USE_TRACE_BUTTON
          #endif
         
C:003b96 2333      	tst		REG_TEMP_R19
C:003b97 f011      	breq		_uos_get_states_button_low_valid
         
C:003b98 1323      	cpse		REG_TEMP_R18, REG_TEMP_R19
C:003b99 c009      	rjmp		_uos_get_states_buttons_error
         	; Fin: Verification pendant 'DURATION_BUTTON_ACQ' de 'G_NUM_BUTTON' @ 'G_NUM_BUTTON_PRE' si significatif
         
          _uos_get_states_button_low_valid:
         
          #if USE_TRACE_BUTTON
          #endif
         
C:003b9a c012      	rjmp		_uos_get_states_buttons_end
         
          _uos_get_states_buttons_all_high:
C:003b9b 9100 06bc 	lds		REG_TEMP_R16, G_NUM_BUTTON
C:003b9d 6800      	sbr		REG_TEMP_R16, FLG_BUTTONS_1_2_3_4_VALID_MSK
C:003b9e 7b0f      	cbr		REG_TEMP_R16, FLG_BUTTONS_1_2_3_4_LOW_MSK
C:003b9f 6200      	sbr		REG_TEMP_R16, FLG_BUTTONS_1_2_3_4_HIGH_MSK
C:003ba0 9300 06bc 	sts		G_NUM_BUTTON, REG_TEMP_R16
         
          #if USE_TRACE_BUTTON
          #endif
         
C:003ba2 c00a      	rjmp		_uos_get_states_buttons_end
         
          _uos_get_states_buttons_error:
          #if USE_TRACE_BUTTON_ERROR
          #endif
         
C:003ba3 2700      	clr		REG_TEMP_R16
C:003ba4 9300 06bd 	sts		G_NUM_BUTTON_PRE, REG_TEMP_R16
C:003ba6 9300 06bc 	sts		G_NUM_BUTTON, REG_TEMP_R16
         
C:003ba8 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:003baa 7f7d      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED
C:003bab 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
          _uos_get_states_buttons_end:
C:003bad 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_GEST_BUTTON
         ;
         ; Chronograme de l'appui bouton avec ses anti-rebonds
         ;
         ;  (1)      (2)           (3)      (4)      (5)
         ; --\_/-\________________________/-\_/-\_/-------------
         ;
         ; Appui  Stabilite de l'appui    Relacher Stabilite du relacher
         ;
         ;  (1) Entree(s) dans l'It PCINT2 (Changement(s) d'etat de l'entree)
         ;      => Rearmement du timer a 'DURATION_WAIT_STABILITY' a chaque changement (dernier --\__ ou __/--)
         ;
         ;  (2) A l'expiration et si l'entree est a 0 => Armement du timer a 'DURATION_WAIT_ACTION'
         ;         State: FLG_BUTTON_WAIT_DONE
         ;
         ;  (3) A l'expiration et si l'entree est a 0 => Execution de l'action + armement du timer a 'DURATION_WAIT_ACTION'
         ;      (Ignore si entree a 1) permettant la prise en compte d'un appui long
         ;         State: FLG_STATE_BUTTON_ACTION
         ;
         ;  (4) Entree(s) dans l'It PCINT2 (Changement(s) d'etat de l'entree)
         ;         State: FLG_BUTTON_WAIT_DONE
         ;      => Rearmement du timer a 'DURATION_WAIT_STABILITY' a chaque changement (dernier --\__ ou __/--)
         ;
         ;  (5) A l'expiration et si l'entree est a 1
         ;      => Fin de l'appui
         ; ---------
          _exec_timer_gest_button:
C:003bae 930f      	push		REG_TEMP_R16
C:003baf 931f      	push		REG_TEMP_R17
C:003bb0 932f      	push		REG_TEMP_R18
C:003bb1 933f      	push		REG_TEMP_R19
         
         	; Determination de l'entree a l'etat bas
C:003bb2 dfbb      	rcall		_uos_get_states_buttons
         
         	; Test de coherence
          #if USE_TRACE_BUTTON_ERROR
          #endif
         
C:003bb3 9100 06bc 	lds		REG_TEMP_R16, G_NUM_BUTTON
C:003bb5 ff07      	sbrs		REG_TEMP_R16, FLG_BUTTONS_1_2_3_4_VALID_IDX
C:003bb6 c086      	rjmp		_exec_timer_gest_button_error
         
          #if USE_TRACE_BUTTON_ERROR
          #endif
         
C:003bb7 fd06      	sbrc		REG_TEMP_R16, FLG_BUTTONS_1_2_3_4_LOW_IDX
C:003bb8 c003      	rjmp		_exec_timer_gest_button_pin_low
         
C:003bb9 fd05      	sbrc		REG_TEMP_R16, FLG_BUTTONS_1_2_3_4_HIGH_IDX
C:003bba c051      	rjmp		_exec_timer_gest_button_pin_high
         
          #if USE_TRACE_BUTTON_ERROR
          #endif
         
C:003bbb c081      	rjmp		_exec_timer_gest_button_error
         
         	; Entree du bouton a l'etat LOW
          _exec_timer_gest_button_pin_low:
         	; Update num button
C:003bbc 9100 06c0 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON
C:003bbe 9110 06bc 	lds		REG_TEMP_R17, G_NUM_BUTTON
C:003bc0 2b01      	or			REG_TEMP_R16, REG_TEMP_R17
C:003bc1 9300 06c0 	sts		UOS_G_STATES_BUTTON, REG_TEMP_R16
         
C:003bc3 9100 06be 	lds		REG_TEMP_R16, G_FLAGS_BUTTON
C:003bc5 ff00      	sbrs		REG_TEMP_R16, FLG_BUTTON_WAIT_DONE_IDX
C:003bc6 c01d      	rjmp		_exec_timer_gest_button_end_of_done_on
         	;rjmp		_exec_timer_gest_button_end_of_stability_on
         
          _exec_timer_gest_button_end_of_stability_on:
C:003bc7 6002      	sbr		REG_TEMP_R16, FLG_BUTTON_FALLING_EDGE_MSK
C:003bc8 9300 06be 	sts		G_FLAGS_BUTTON, REG_TEMP_R16
         
          #if USE_TRACE_BUTTON
          #endif
         
C:003bca 9100 06be 	lds		REG_TEMP_R16, G_FLAGS_BUTTON
C:003bcc 7f0e      	cbr		REG_TEMP_R16, FLG_BUTTON_WAIT_DONE_MSK
C:003bcd 9300 06be 	sts		G_FLAGS_BUTTON, REG_TEMP_R16
         
         	; Armement a 'DURATION_WAIT_ACTION'
C:003bcf e01b      	ldi		REG_TEMP_R17, TIMER_GEST_BUTTON
C:003bd0 ef24      	ldi		REG_TEMP_R18, (DURATION_WAIT_ACTION % 256)
C:003bd1 e031      	ldi		REG_TEMP_R19, (DURATION_WAIT_ACTION / 256)
C:003bd2 dd7b      	rcall		uos_restart_timer
         
         	; Comptabilisation des appuis fugitifs durant 'DURATION_BUTTON_ACQ'
C:003bd3 e01c      	ldi		REG_TEMP_R17, TIMER_GEST_BUTTON_ACQ
C:003bd4 dd9b      	rcall		uos_test_timer
C:003bd5 f456      	brtc		_exec_timer_gest_button_end_of_stability_on_end				; Saut si timer expire
         
         	; Repetition des appuis "courts"
C:003bd6 9100 06be 	lds		REG_TEMP_R16, G_FLAGS_BUTTON
C:003bd8 6100      	sbr		REG_TEMP_R16, FLG_BUTTON_REPEAT_MSK
C:003bd9 9300 06be 	sts		G_FLAGS_BUTTON, REG_TEMP_R16
         
         	; Incrementation des appuis
C:003bdb 9100 06c1 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON_NBR_TOUCH
C:003bdd 9503      	inc		REG_TEMP_R16
C:003bde 9300 06c1 	sts		UOS_G_STATES_BUTTON_NBR_TOUCH, REG_TEMP_R16
         
          #if USE_TRACE_BUTTON
          #endif
         	; Fin: Incrementation des appuis
         	; Fin: Comptabilisation des appuis fugitifs durant 'DURATION_BUTTON_ACQ'
         
          _exec_timer_gest_button_end_of_stability_on_end:
C:003be0 2700      	clr		REG_TEMP_R16
C:003be1 9300 06bf 	sts		G_BUTTON_NBR_LONG_TOUCH, REG_TEMP_R16
C:003be3 c05e      	rjmp		_exec_timer_gest_button_end
         
          _exec_timer_gest_button_end_of_done_on:
         	; Le bouton est vu appuye durant 'DURATION_WAIT_ACTION' (appui "long")
C:003be4 9100 06c0 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON
C:003be6 6800      	sbr		REG_TEMP_R16, FLG_STATE_BUTTON_ACTION_MSK
C:003be7 7b0f      	cbr		REG_TEMP_R16, FLG_STATE_BUTTON_SHORT_TOUCH_MSK
C:003be8 6200      	sbr		REG_TEMP_R16, FLG_STATE_BUTTON_LONG_TOUCH_MSK
C:003be9 9300 06c0 	sts		UOS_G_STATES_BUTTON, REG_TEMP_R16
         
C:003beb 9100 06be 	lds		REG_TEMP_R16, G_FLAGS_BUTTON
C:003bed 6004      	sbr		REG_TEMP_R16, FLG_BUTTON_PRESSED_MSK
C:003bee 9300 06be 	sts		G_FLAGS_BUTTON, REG_TEMP_R16	
         
         	; Incrementation des appuis "long"
C:003bf0 9100 06c1 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON_NBR_TOUCH
C:003bf2 9503      	inc		REG_TEMP_R16
C:003bf3 9300 06c1 	sts		UOS_G_STATES_BUTTON_NBR_TOUCH, REG_TEMP_R16
         
C:003bf5 9100 06bf 	lds		REG_TEMP_R16, G_BUTTON_NBR_LONG_TOUCH
C:003bf7 9503      	inc		REG_TEMP_R16
C:003bf8 9300 06bf 	sts		G_BUTTON_NBR_LONG_TOUCH, REG_TEMP_R16
         
          #if USE_TRACE_BUTTON
          #endif
         	; Fin: Incrementation "long"
         
          #if USE_TRACE_BUTTON
          #endif
         
         	; Presentation d'un flash de la Led YELLOW
C:003bfa 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:003bfc 7d7f      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_YELLOW
C:003bfd 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
C:003bff e01a      	ldi		REG_TEMP_R17, TIMER_GEST_BUTTON_LED
C:003c00 e624      	ldi		REG_TEMP_R18, (DURATION_BUTTON_LED % 256)
C:003c01 e030      	ldi		REG_TEMP_R19, (DURATION_BUTTON_LED / 256)
C:003c02 dd4b      	rcall		uos_restart_timer
         
         	; Armement a 'DURATION_WAIT_ACTION'
C:003c03 e01b      	ldi		REG_TEMP_R17, TIMER_GEST_BUTTON
C:003c04 ef24      	ldi		REG_TEMP_R18, (DURATION_WAIT_ACTION % 256)
C:003c05 e031      	ldi		REG_TEMP_R19, (DURATION_WAIT_ACTION / 256)
C:003c06 dd47      	rcall		uos_restart_timer
         
          #if USE_TRACE_BUTTON
          #endif
         
         	; Armement pour la detection des appuis "long"
C:003c07 e01c      	ldi		REG_TEMP_R17, TIMER_GEST_BUTTON_ACQ
C:003c08 ec28      	ldi		REG_TEMP_R18, (DURATION_BUTTON_ACQ % 256)
C:003c09 e030      	ldi		REG_TEMP_R19, (DURATION_BUTTON_ACQ / 256)
C:003c0a dd43      	rcall		uos_restart_timer
         
C:003c0b c036      	rjmp		_exec_timer_gest_button_end
         	; Fin: Entree du bouton a l'etat LOW
         
         	; Entree du bouton a l'etat HIGH
          _exec_timer_gest_button_pin_high:
C:003c0c 9100 06be 	lds		REG_TEMP_R16, G_FLAGS_BUTTON
C:003c0e ff00      	sbrs		REG_TEMP_R16, FLG_BUTTON_WAIT_DONE_IDX
C:003c0f c02c      	rjmp		_exec_timer_gest_button_end_of_done_off
         	;rjmp		_exec_timer_gest_button_end_of_stability_off
         
          _exec_timer_gest_button_end_of_stability_off:
         	; Fin des rebonds au relacher du boutton
C:003c10 7f0e      	cbr		REG_TEMP_R16, FLG_BUTTON_WAIT_DONE_MSK
C:003c11 6008      	sbr		REG_TEMP_R16, FLG_BUTTON_RISING_EDGE_MSK
C:003c12 9300 06be 	sts		G_FLAGS_BUTTON, REG_TEMP_R16
         
         	; Relacher de l'appui
          #if USE_TRACE_BUTTON
          #endif
         
         	; Le bouton est vu relache apres un appui "court" ou apres le dernier appui "long"
         	; => Pas d'incrementation si dernier appui "long"
         
C:003c14 9100 06c0 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON
C:003c16 6800      	sbr		REG_TEMP_R16, FLG_STATE_BUTTON_ACTION_MSK
C:003c17 6400      	sbr		REG_TEMP_R16, FLG_STATE_BUTTON_SHORT_TOUCH_MSK
C:003c18 9300 06c0 	sts		UOS_G_STATES_BUTTON, REG_TEMP_R16
         
         	; Incrementation des appuis si pas en 'FLG_STATE_BUTTON_LONG_TOUCH'
C:003c1a 9100 06c0 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON
C:003c1c fd05      	sbrc		REG_TEMP_R16, FLG_STATE_BUTTON_LONG_TOUCH_IDX
C:003c1d c009      	rjmp		_exec_timer_gest_button_end_of_stability_off_no_inc
         
C:003c1e 9100 06be 	lds		REG_TEMP_R16, G_FLAGS_BUTTON
C:003c20 fd04      	sbrc		REG_TEMP_R16, FLG_BUTTON_REPEAT_IDX
C:003c21 c005      	rjmp		_exec_timer_gest_button_end_of_stability_off_no_inc
         
C:003c22 9100 06c1 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON_NBR_TOUCH
C:003c24 9503      	inc		REG_TEMP_R16
C:003c25 9300 06c1 	sts		UOS_G_STATES_BUTTON_NBR_TOUCH, REG_TEMP_R16
         
          #if USE_TRACE_BUTTON
          #endif
         	; Fin: Incrementation des appuis si pas en 'FLG_STATE_BUTTON_LONG_TOUCH'
         
          _exec_timer_gest_button_end_of_stability_off_no_inc:
C:003c27 2700      	clr		REG_TEMP_R16
C:003c28 9300 06bf 	sts		G_BUTTON_NBR_LONG_TOUCH, REG_TEMP_R16
         
         	;rjmp		_exec_timer_gest_button_end_of_stability_off_more
         
          _exec_timer_gest_button_end_of_stability_off_more:
         
         	; Presentation d'un flash de la Led YELLOW
C:003c2a 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:003c2c 7d7f      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_YELLOW
C:003c2d 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
C:003c2f e01a      	ldi		REG_TEMP_R17, TIMER_GEST_BUTTON_LED
C:003c30 e624      	ldi		REG_TEMP_R18, (DURATION_BUTTON_LED % 256)
C:003c31 e030      	ldi		REG_TEMP_R19, (DURATION_BUTTON_LED / 256)
C:003c32 dd1b      	rcall		uos_restart_timer
         	; Fin: Presentation d'un flash de la Led YELLOW
         
         	; Armement pour la detection des appuis fugitifs successifs
C:003c33 9100 06c0 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON
C:003c35 fd05      	sbrc		REG_TEMP_R16, FLG_STATE_BUTTON_LONG_TOUCH_IDX
C:003c36 c004      	rjmp		_exec_timer_gest_button_end_of_stability_off_no_armed
         
          #if USE_TRACE_BUTTON
          #endif
         
C:003c37 e01c      	ldi		REG_TEMP_R17, TIMER_GEST_BUTTON_ACQ
C:003c38 ec28      	ldi		REG_TEMP_R18, (DURATION_BUTTON_ACQ % 256)
C:003c39 e030      	ldi		REG_TEMP_R19, (DURATION_BUTTON_ACQ / 256)
C:003c3a dd13      	rcall		uos_restart_timer
         
          _exec_timer_gest_button_end_of_stability_off_no_armed:
C:003c3b c006      	rjmp		_exec_timer_gest_button_end
         
          _exec_timer_gest_button_end_of_done_off:
         	; Le bouton est vu relache durant 'DURATION_WAIT_STABILITY' => Fin de(s) appui(s)
         	; => Etat non detecte systematiquement
         
          #if USE_TRACE_BUTTON
          #endif
         
C:003c3c c005      	rjmp		_exec_timer_gest_button_end
         	; Fin: Entree du bouton a l'etat HIGH
         
          _exec_timer_gest_button_error:
          #if USE_TRACE_BUTTON_ERROR
          #endif
         
C:003c3d 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:003c3f 7f7d      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED
C:003c40 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         	;rjmp		_exec_timer_gest_button_end
         
          _exec_timer_gest_button_end:
C:003c42 913f      	pop		REG_TEMP_R19
C:003c43 912f      	pop		REG_TEMP_R18
C:003c44 911f      	pop		REG_TEMP_R17
C:003c45 910f      	pop		REG_TEMP_R16
C:003c46 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_GEST_BUTTON_LED
         ;
         ; Flash Led YELLOW a chaque prise en compte d'un appui bouton ("court" ou "long")
         ; ---------
          _exec_ext_timer_10:
C:003c47 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:003c49 6270      	sbr		REG_TEMP_R23, UOS_MSK_BIT_LED_YELLOW
C:003c4a 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
C:003c4c 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_GEST_BUTTON_ACQ
         ;
         ; Recopie des etats d'un bouton pour traitement en fond de tache
         ;
         ; Mise a disposition si 'G_FLAGS_BUTTON'est egal a ('FLG_BUTTON_WAIT_DONE' toujours a 0):
         ;                D4                     D3                 D2                      D1 D0
         ; ----------------- ---------------------- ------------------ ----------------------- --
         ; FLG_BUTTON_REPEAT FLG_BUTTON_RISING_EDGE FLG_BUTTON_PRESSED FLG_BUTTON_FALLING_EDGE
         ;                 0                      1                  0                       1  0 => Appui "court"
         ;                 1                      1                  0                       1  0 => Appuis "court" successif
         ;                 0                      0                  1                       1  0 => 1st appui "long"
         ;                 0                      1                  1                       1  0 => 1st appui "long"
         ;                 0                      0                  1                       X  0 => Appuis "long" suivants
         ; ---------
          _exec_timer_gest_button_acq:
C:003c4d 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:003c4f 6072      	sbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED
C:003c50 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         
C:003c52 9100 06be 	lds		REG_TEMP_R16, G_FLAGS_BUTTON
         
          #if USE_TRACE_BUTTON
          #endif
         
         	; Appui "court" unique ?
C:003c54 300a      	cpi		REG_TEMP_R16, (FLG_BUTTON_RISING_EDGE_MSK | FLG_BUTTON_FALLING_EDGE_MSK)
C:003c55 f0e1      	breq		_exec_timer_gest_button_acq_available
         
         	; Appuis "court" successif ?
C:003c56 310a      	cpi		REG_TEMP_R16, (FLG_BUTTON_REPEAT_MSK | FLG_BUTTON_RISING_EDGE_MSK | FLG_BUTTON_FALLING_EDGE_MSK)
C:003c57 f0d1      	breq		_exec_timer_gest_button_acq_available
         
         	; Appuis "long" repetitifs ?
C:003c58 3004      	cpi		REG_TEMP_R16, (FLG_BUTTON_PRESSED_MSK)
C:003c59 f029      	breq		_exec_timer_gest_button_acq_long_touch
         
         	; 1st appui "long" ?
C:003c5a 3006      	cpi		REG_TEMP_R16, (FLG_BUTTON_PRESSED_MSK | FLG_BUTTON_FALLING_EDGE_MSK)
C:003c5b f019      	breq		_exec_timer_gest_button_acq_long_touch
         
         	; 1st appui "long" ?
C:003c5c 300e      	cpi		REG_TEMP_R16, (FLG_BUTTON_RISING_EDGE_MSK | FLG_BUTTON_PRESSED_MSK | FLG_BUTTON_FALLING_EDGE_MSK)
C:003c5d f009      	breq		_exec_timer_gest_button_acq_long_touch
         
C:003c5e c029      	rjmp		_exec_timer_gest_button_acq_not_available
         
          _exec_timer_gest_button_acq_long_touch:
         	; Increment 'G_BUTTON_NBR_LONG_TOUCH' @ 'G_STATES_BUTTON'
C:003c5f 9100 06c0 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON
C:003c61 7e00      	andi		REG_TEMP_R16, (FLG_STATE_BUTTON_ACTION_MSK | FLG_STATE_BUTTON_SHORT_TOUCH_MSK | FLG_STATE_BUTTON_LONG_TOUCH_MSK)
C:003c62 3e00      	cpi		REG_TEMP_R16, (FLG_STATE_BUTTON_ACTION_MSK | FLG_STATE_BUTTON_SHORT_TOUCH_MSK | FLG_STATE_BUTTON_LONG_TOUCH_MSK)
C:003c63 f429      	brne		_exec_timer_gest_button_acq_long_touch_more
         
C:003c64 9100 06bf 	lds		REG_TEMP_R16, G_BUTTON_NBR_LONG_TOUCH
C:003c66 9503      	inc		REG_TEMP_R16
C:003c67 9300 06bf 	sts		G_BUTTON_NBR_LONG_TOUCH, REG_TEMP_R16
         	; Fin: Increment 'G_BUTTON_NBR_LONG_TOUCH' @ 'G_STATES_BUTTON'
         
          _exec_timer_gest_button_acq_long_touch_more:
C:003c69 9100 06bf 	lds		REG_TEMP_R16, G_BUTTON_NBR_LONG_TOUCH
C:003c6b 9300 06c1 	sts		UOS_G_STATES_BUTTON_NBR_TOUCH, REG_TEMP_R16
         
         	; Effacement 'FLG_STATE_BUTTON_SHORT_TOUCH'
         	; => Permet de gerer que les 2 etats 'FLG_STATE_BUTTON_SHORT_TOUCH' eor 'FLG_STATE_BUTTON_LONG_TOUCH'
C:003c6d 9100 06c0 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON
C:003c6f 7b0f      	cbr		REG_TEMP_R16, FLG_STATE_BUTTON_SHORT_TOUCH_MSK
C:003c70 9300 06c0 	sts		UOS_G_STATES_BUTTON, REG_TEMP_R16
         	; Fin: Effacement 'FLG_STATE_BUTTON_SHORT_TOUCH'
         
          _exec_timer_gest_button_acq_available:
         	; Test si la notification precedente a ete acquitee
C:003c72 9100 06c2 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON_NOTIF
C:003c74 9110 06c3 	lds		REG_TEMP_R17, UOS_G_STATES_BUTTON_NBR_TOUCH_NOTIF
C:003c76 2300      	tst		REG_TEMP_R16
C:003c77 f459      	brne		_exec_timer_gest_button_acq_available_error
         
C:003c78 2311      	tst		REG_TEMP_R17
C:003c79 f449      	brne		_exec_timer_gest_button_acq_available_error
         
C:003c7a 9110 06c0 	lds		REG_TEMP_R17, UOS_G_STATES_BUTTON
C:003c7c 9310 06c2 	sts		UOS_G_STATES_BUTTON_NOTIF, REG_TEMP_R17
C:003c7e 9100 06c1 	lds		REG_TEMP_R16, UOS_G_STATES_BUTTON_NBR_TOUCH
C:003c80 9300 06c3 	sts		UOS_G_STATES_BUTTON_NBR_TOUCH_NOTIF, REG_TEMP_R16
         
          #if USE_TRACE_BUTTON
          #endif
         
C:003c82 c005      	rjmp		_exec_timer_gest_button_acq_end
         
          _exec_timer_gest_button_acq_available_error:
C:003c83 9170 050f    lds      REG_TEMP_R23, UOS_G_PORTB_IMAGE
C:003c85 7f7d      	cbr		REG_TEMP_R23, UOS_MSK_BIT_LED_RED
C:003c86 9370 050f    sts      UOS_G_PORTB_IMAGE, REG_TEMP_R23
         	;rjmp		_exec_timer_gest_button_acq_not_available
         
          _exec_timer_gest_button_acq_not_available:
          #if USE_TRACE_BUTTON
          #endif
         
          _exec_timer_gest_button_acq_end:
C:003c88 9100 06bc 	lds		REG_TEMP_R16, G_NUM_BUTTON
C:003c8a 9300 06bd 	sts		G_NUM_BUTTON_PRE, REG_TEMP_R16
         
C:003c8c 2700      	clr		REG_TEMP_R16
C:003c8d 9300 06c1 	sts		UOS_G_STATES_BUTTON_NBR_TOUCH, REG_TEMP_R16
C:003c8f 9300 06c0 	sts		UOS_G_STATES_BUTTON, REG_TEMP_R16
C:003c91 9300 06be 	sts		G_FLAGS_BUTTON, REG_TEMP_R16
C:003c93 9300 06bc 	sts		G_NUM_BUTTON, REG_TEMP_R16
         
C:003c95 9508      	ret
         ; ---------
         ; ======================================================= Gestion des 4 boutons
         
         ; End of file
          
          .include		"ATmega328P_uOS_Print.asm"
         ; "$Id: ATmega328P_uOS_Print.asm,v 1.9 2026/02/28 16:08:14 administrateur Exp $"
         
          .cseg
         
         ;--------------------
         ; Lecture et sauvegarde des informations de l'EEPROM
         ;--------------------
          uos_set_infos_from_eeprom:
         	; => Prompt "### EEPROM..."
C:003c96 e028      	ldi		REG_TEMP_R18, 8
C:003c97 e7fe      	ldi		REG_Z_MSB, ((_uos_text_prompt_eeprom_version << 1) / 256)
C:003c98 eeec      	ldi		REG_Z_LSB, ((_uos_text_prompt_eeprom_version << 1) % 256)
C:003c99 d037      	rcall		uos_push_text_flash_in_fifo_tx
         
         	; Lecture de la version de l'EEPROM definie dans l'EEPROM
C:003c9a e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_VERSION)
C:003c9b e0a0      	ldi		REG_X_LSB, low(EEPROM_ADDR_VERSION)
C:003c9c d0c8      	rcall		uos_push_text_in_fifo_tx_from_eeprom
C:003c9d d072      	rcall		uos_print_line_feed
         
         	; => Prompt "### Type..."
C:003c9e e7fe      	ldi		REG_Z_MSB, ((_uos_text_prompt_type << 1) / 256)
C:003c9f efea      	ldi		REG_Z_LSB, ((_uos_text_prompt_type << 1) % 256)
C:003ca0 d030      	rcall		uos_push_text_flash_in_fifo_tx
         
         	; Lecture du type de platine defini dans l'EEPROM
C:003ca1 e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_TYPE);
C:003ca2 e0a8      	ldi		REG_X_LSB, low(EEPROM_ADDR_TYPE);
C:003ca3 d28c      	rcall		uos_eeprom_read_byte
         
C:003ca4 9300 050b 	sts		UOS_G_HEADER_TYPE_PLATINE, REG_TEMP_R16
         
C:003ca6 d05d      	rcall		uos_convert_and_put_fifo_tx
C:003ca7 d068      	rcall		uos_print_line_feed
         
         	; => Prompt "### Id..."
C:003ca8 e7ff      	ldi		REG_Z_MSB, ((_uos_text_prompt_id << 1) / 256)
C:003ca9 e0e6      	ldi		REG_Z_LSB, ((_uos_text_prompt_id << 1) % 256)
C:003caa d026      	rcall		uos_push_text_flash_in_fifo_tx
         	
         	; Lecture de l'Id de la Platine defini dans l'EEPROM
C:003cab e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_ID);
C:003cac e0a9      	ldi		REG_X_LSB, low(EEPROM_ADDR_ID);
C:003cad d282      	rcall		uos_eeprom_read_byte
         
C:003cae 9300 050c 	sts		UOS_G_HEADER_INDEX_PLATINE, REG_TEMP_R16
         
C:003cb0 d053      	rcall		uos_convert_and_put_fifo_tx
C:003cb1 d05e      	rcall		uos_print_line_feed
         
         	; Lecture de la vitesse configuree dans l'EEPROM
         	; => Prompt "### Bauds..."
C:003cb2 e7ff      	ldi		REG_Z_MSB, ((_uos_text_prompt_bauds_value << 1) / 256)
C:003cb3 e1e0      	ldi		REG_Z_LSB, ((_uos_text_prompt_bauds_value << 1) % 256)
C:003cb4 d01c      	rcall		uos_push_text_flash_in_fifo_tx
         	
C:003cb5 e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_BAUDS_IDX);
C:003cb6 e0aa      	ldi		REG_X_LSB, low(EEPROM_ADDR_BAUDS_IDX);
         
          #if USE_AVRSIMU
         	; TODO: Attente de la simulation de l'EEPROM
         	;       => Forcage de la valeur apres erase -> 9600 bauds
C:003cb7 ef0f      	ldi		REG_TEMP_R16, 0xFF		; TODO: Attente de la simulation de l'EEPROM
          #else
          #endif
         
C:003cb8 3f0f      	cpi		REG_TEMP_R16, 0xFF
C:003cb9 f409      	brne		uos_set_infos_from_eeprom_more
C:003cba e001      	ldi		REG_TEMP_R16, 1						; Set to 9600 bauds (value by default)
         
          uos_set_infos_from_eeprom_more:
C:003cbb 9300 050d 	sts		UOS_G_HEADER_BAUDS_VALUE, REG_TEMP_R16
         
          #if 0
          #else
C:003cbd db17      	rcall		get_index_bauds_rate_value
C:003cbe d012      	rcall		uos_push_text_flash_in_fifo_tx
          #endif
         
C:003cbf d050      	rcall		uos_print_line_feed
         	; Fin: Preparation emission des prompts d'accueil
         
C:003cc0 9508      	ret
         ; ---------
         
         ; ---------
         ; Reset the 'UOS_FLG_0_PRINT_SKIP' flag
         ; ---------
          uos_reset_skip_print:
C:003cc1 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003cc3 7d7f      	cbr		REG_TEMP_R23, UOS_FLG_0_PRINT_SKIP_MSK
C:003cc4 9370 0510 	sts		UOS_G_FLAGS_0, REG_TEMP_R23
         
C:003cc6 9508      	ret
         ; ---------
         
         ; ---------
         ; Set the 'UOS_FLG_0_PRINT_SKIP' flag
         ; ---------
          uos_set_skip_print:
C:003cc7 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003cc9 6270      	sbr		REG_TEMP_R23, UOS_FLG_0_PRINT_SKIP_MSK
C:003cca 9370 0510 	sts		UOS_G_FLAGS_0, REG_TEMP_R23
         
C:003ccc 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise dans la FIFO/Tx d'un texte defni dans la flash/sram et termine par '\0'
         ;
         ; Usage:
         ;      ldi		REG_Z_MSB, <address MSB>
         ;      ldi		REG_Z_LSB, <address LSB>
         ;      rcall   uos_push_text_flash_in_fifo_tx
         ;
         ; Registres utilises
         ;    REG_Z_LSB:REG_Z_LSB -> Pointeur sur le texte en memoire programme (preserve)
         ;    REG_TEMP_R16        -> Working register (preserve)
         ; ---------
         ; Methode propre a l'ecriture depuis la flash
          uos_push_text_flash_in_fifo_tx_skip:
C:003ccd 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003ccf fd75      	sbrc		REG_TEMP_R23, UOS_FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:003cd0 c023      	rjmp		_uos_push_text_in_fifo_tx_rtn
         
          uos_push_text_flash_in_fifo_tx:
C:003cd1 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003cd3 6470      	sbr		REG_TEMP_R23, FLG_0_PRINT_FROM_FLASH_SRAM_MSK
C:003cd4 9370 0510 	sts		UOS_G_FLAGS_0, REG_TEMP_R23
C:003cd6 c00a      	rjmp		_uos_push_text_in_fifo_tx
         ; Fin: Methode propre a l'ecriture depuis la flash
         
         ; Methode propre a l'ecriture depuis la sram
          uos_push_text_sram_in_fifo_tx_skip:
C:003cd7 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003cd9 fd75      	sbrc		REG_TEMP_R23, UOS_FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:003cda c019      	rjmp		_uos_push_text_in_fifo_tx_rtn
         
          uos_push_text_sram_in_fifo_tx:
C:003cdb 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003cdd 7b7f      	cbr		REG_TEMP_R23, FLG_0_PRINT_FROM_FLASH_SRAM_MSK
C:003cde 9370 0510 	sts		UOS_G_FLAGS_0, REG_TEMP_R23
C:003ce0 c000      	rjmp		_uos_push_text_in_fifo_tx
         ; Fin: Methode propre a l'ecriture depuis la sram
         
         ; Methode commune a l'ecriture depuis la flash/sram @ 'FLG_0_PRINT_FROM_FLASH_SRAM' (1/0)
          _uos_push_text_in_fifo_tx:
C:003ce1 93ff      	push		REG_Z_MSB
C:003ce2 93ef      	push		REG_Z_LSB
C:003ce3 930f      	push		REG_TEMP_R16
         
          _uos_push_text_in_fifo_tx_loop:
C:003ce4 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003ce6 fd76      	sbrc		REG_TEMP_R23, FLG_0_PRINT_FROM_FLASH_SRAM_IDX
C:003ce7 c001      	rjmp		_uos_push_text_in_fifo_tx_loop_flash
C:003ce8 c002      	rjmp		_uos_push_text_in_fifo_tx_loop_sram
         
          _uos_push_text_in_fifo_tx_loop_flash:
C:003ce9 9105      	lpm		REG_TEMP_R16, Z+
C:003cea c001      	rjmp		_uos_push_text_in_fifo_tx_loop_cont_d
         
          _uos_push_text_in_fifo_tx_loop_sram:
C:003ceb 9101      	ld			REG_TEMP_R16, Z+
         
          _uos_push_text_in_fifo_tx_loop_cont_d:
C:003cec 3000      	cpi		REG_TEMP_R16, CHAR_NULL		; '\0' terminal ?
C:003ced f019      	breq		_uos_push_text_in_fifo_tx_end
         
C:003cee 2e30      	mov		REG_R3, REG_TEMP_R16
C:003cef dd74      	rcall		_uos_uart_fifo_tx_write
         
C:003cf0 cff3      	rjmp		_uos_push_text_in_fifo_tx_loop
         
          _uos_push_text_in_fifo_tx_end:
C:003cf1 910f      	pop		REG_TEMP_R16
C:003cf2 91ef      	pop		REG_Z_LSB
C:003cf3 91ff      	pop		REG_Z_MSB
         
          _uos_push_text_in_fifo_tx_rtn:
C:003cf4 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise dans la FIFO/Tx d'un char
         ;
         ; Usage:
         ;      ldi		REG_TEMP_R16, <value>
         ;      rcall   uos_push_1_char_in_fifo_tx
         ;
         ; Registres utilises
         ;    REG_TEMP_R16 -> Working register
         ; ---------
          uos_push_1_char_in_fifo_tx_skip:
C:003cf5 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003cf7 fd75      	sbrc		REG_TEMP_R23, UOS_FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
         
C:003cf8 9508      	ret
         
          uos_push_1_char_in_fifo_tx:
C:003cf9 2e30      	mov		REG_R3, REG_TEMP_R16
C:003cfa dd69      	rcall		_uos_uart_fifo_tx_write
         
C:003cfb 9508      	ret
         ; ---------
         
         ; ---------
          _uos_convert_nibble_to_ascii:
C:003cfc 700f      	andi		REG_TEMP_R16, 0x0f
C:003cfd e7ff      	ldi		REG_Z_MSB, high(_uos_text_convert_hex_to_min_ascii_table << 1)
C:003cfe e4ec      	ldi		REG_Z_LSB, low(_uos_text_convert_hex_to_min_ascii_table << 1)
C:003cff 0fe0      	add		REG_Z_LSB, REG_TEMP_R16
C:003d00 2700      	clr		REG_TEMP_R16
C:003d01 1ff0      	adc		REG_Z_MSB, REG_TEMP_R16
C:003d02 9104      	lpm		REG_TEMP_R16, Z
         
          _uos_convert_nibble_to_ascii_rtn:
C:003d03 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise dans la FIFO/Tx d'un byte converti en 2 hex-char
         ; => En majuscule si '_uos_text_convert_hex_to_maj_ascii_table' utilisee
         ; => En minuscule si '_uos_text_convert_hex_to_min_ascii_table' utilisee
         ;
         ; Usage:
         ;      ldi		REG_TEMP_R16, <value>
         ;      rcall   uos_convert_and_put_fifo_tx
         ; ---------
          uos_convert_and_put_fifo_tx:
C:003d04 930f      	push		REG_TEMP_R16		; Sauvegarde de la valeur a convertir et ecrire
         
C:003d05 9502      	swap		REG_TEMP_R16		; Copie Bits<7-4> dans Bits<3-0>
C:003d06 dff5      	rcall		_uos_convert_nibble_to_ascii
C:003d07 dff1      	rcall    uos_push_1_char_in_fifo_tx
         
C:003d08 910f      	pop		REG_TEMP_R16		; Reprise de la valeur a convertir et ecrire
         
C:003d09 dff2      	rcall		_uos_convert_nibble_to_ascii
C:003d0a dfee      	rcall    uos_push_1_char_in_fifo_tx
         
C:003d0b 9508      	ret
         ; ---------
         
         ; ---------
          uos_print_line_feed_skip:
C:003d0c 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003d0e fd75      	sbrc		REG_TEMP_R23, UOS_FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
         
C:003d0f 9508      	ret
         
          uos_print_line_feed:
C:003d10 93ff      	push		REG_Z_MSB
C:003d11 93ef      	push		REG_Z_LSB
         
C:003d12 e7ff      	ldi		REG_Z_MSB, ((_uos_text_line_feed << 1) / 256)
C:003d13 e9e8      	ldi		REG_Z_LSB, ((_uos_text_line_feed << 1) % 256)
C:003d14 dfbc      	rcall		uos_push_text_flash_in_fifo_tx
         
C:003d15 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003d17 6470      	sbr		REG_TEMP_R23, FLG_1_UART_FIFO_TX_TO_SEND_MSK	; Caracteres mis en FIFO a emettre ;-)
C:003d18 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
C:003d1a 91ef      	pop		REG_Z_LSB
C:003d1b 91ff      	pop		REG_Z_MSB
C:003d1c 9508      	ret
         ; ---------
         
         ; ---------
          uos_print_1_byte_hexa_skip:
C:003d1d 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003d1f fd75      	sbrc		REG_TEMP_R23, UOS_FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
         
C:003d20 9508      	ret
         
          uos_print_1_byte_hexa:
C:003d21 93ff      	push		REG_Z_MSB
C:003d22 93ef      	push		REG_Z_LSB
         
         	; Emission en hexa du contenu de 'REG_X_LSB'
C:003d23 e7ff      	ldi		REG_Z_MSB, ((uos_text_hexa_value << 1) / 256)
C:003d24 e8ee      	ldi		REG_Z_LSB, ((uos_text_hexa_value << 1) % 256)
C:003d25 dfab      	rcall		uos_push_text_flash_in_fifo_tx
         
C:003d26 2f0a      	mov		REG_TEMP_R16, REG_X_LSB
C:003d27 dfdc      	rcall		uos_convert_and_put_fifo_tx
         
C:003d28 e7ff      	ldi		REG_Z_MSB, ((_uos_text_hexa_value_end << 1) / 256)
C:003d29 e9e2      	ldi		REG_Z_LSB, ((_uos_text_hexa_value_end << 1) % 256)
C:003d2a dfa6      	rcall		uos_push_text_flash_in_fifo_tx
         
C:003d2b 91ef      	pop		REG_Z_LSB
C:003d2c 91ff      	pop		REG_Z_MSB
C:003d2d 9508      	ret
         ; ---------
         
         ; ---------
          uos_print_2_bytes_hexa_skip:
C:003d2e 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003d30 fd75      	sbrc		REG_TEMP_R23, UOS_FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
         
C:003d31 9508      	ret
         
          uos_print_2_bytes_hexa:
C:003d32 93ff      	push		REG_Z_MSB
C:003d33 93ef      	push		REG_Z_LSB
         
         	; Emission en hexa du contenu de 'REG_X_MSB:REG_X_LSB'
C:003d34 e7ff      	ldi		REG_Z_MSB, ((uos_text_hexa_value << 1) / 256)
C:003d35 e8ee      	ldi		REG_Z_LSB, ((uos_text_hexa_value << 1) % 256)
C:003d36 df9a      	rcall		uos_push_text_flash_in_fifo_tx
         
C:003d37 2f0b      	mov		REG_TEMP_R16, REG_X_MSB
C:003d38 dfcb      	rcall		uos_convert_and_put_fifo_tx
         
C:003d39 2f0a      	mov		REG_TEMP_R16, REG_X_LSB
C:003d3a dfc9      	rcall		uos_convert_and_put_fifo_tx
         
C:003d3b e7ff      	ldi		REG_Z_MSB, ((_uos_text_hexa_value_end << 1) / 256)
C:003d3c e9e2      	ldi		REG_Z_LSB, ((_uos_text_hexa_value_end << 1) % 256)
C:003d3d df93      	rcall		uos_push_text_flash_in_fifo_tx
         
C:003d3e 91ef      	pop		REG_Z_LSB
C:003d3f 91ff      	pop		REG_Z_MSB
C:003d40 9508      	ret
         ; ---------
         
         ; ---------
         ; Marquage traces
         ; ---------
          uos_print_mark_skip:
C:003d41 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003d43 fd75      	sbrc		REG_TEMP_R23, UOS_FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
         
C:003d44 9508      	ret
         
          uos_print_mark:
C:003d45 930f      	push		REG_TEMP_R16
C:003d46 e003      	ldi		REG_TEMP_R16, 3
         
          _uos_print_mark_loop:
C:003d47 930f      	push		REG_TEMP_R16
C:003d48 3002      	cpi		REG_TEMP_R16, 2
C:003d49 f411      	brne		_uos_print_mark_loop_a
C:003d4a 2f01      	mov		REG_TEMP_R16, REG_TEMP_R17
C:003d4b c001      	rjmp		_uos_print_mark_loop_b
         
          _uos_print_mark_loop_a:
C:003d4c e20d      	ldi		REG_TEMP_R16, '-'
         
          _uos_print_mark_loop_b:
C:003d4d dfab      	rcall		uos_push_1_char_in_fifo_tx
C:003d4e 910f      	pop		REG_TEMP_R16
C:003d4f 950a      	dec		REG_TEMP_R16
C:003d50 f7b1      	brne		_uos_print_mark_loop
         
C:003d51 dfbe      	rcall		uos_print_line_feed
         
C:003d52 910f      	pop		REG_TEMP_R16
         
C:003d53 9508      	ret
         ; ---------
         
         ; ---------
         ; Traces pour les developpements
         ; ---------
          uos_print_mark_3_char_skip:
C:003d54 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003d56 fd75      	sbrc		REG_TEMP_R23, UOS_FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
         
C:003d57 9508      	ret
         
          uos_print_mark_3_char:
C:003d58 930f      	push		REG_TEMP_R16
         
C:003d59 2f01      	mov		REG_TEMP_R16, REG_TEMP_R17
C:003d5a df9e      	rcall		uos_push_1_char_in_fifo_tx
         
C:003d5b 2f02      	mov		REG_TEMP_R16, REG_TEMP_R18
C:003d5c df9c      	rcall		uos_push_1_char_in_fifo_tx
         
C:003d5d 2f03      	mov		REG_TEMP_R16, REG_TEMP_R19
C:003d5e df9a      	rcall		uos_push_1_char_in_fifo_tx
         
C:003d5f 910f      	pop		REG_TEMP_R16
         
C:003d60 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise dans la FIFO/Tx d'un texte lu de l'EEPROM et termine par '\0'
         ; => Si un 0xff est lu (EEPROM non initialisee), abandon de la lecture
         ; => Limitation a 8 caracteres lus pour eviter un bouclage ;-)
         ;
         ; Usage:
         ;      ldi		REG_TEMP_R18, 8
         ;      ldi		REG_X_MSB, <address MSB>
         ;      ldi		REG_X_LSB, <address LSB>
         ;      rcall   uos_push_text_in_fifo_tx_from_eeprom
         ;
         ; ---------
          uos_push_text_in_fifo_tx_from_eeprom_skip:
C:003d61 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003d63 fd75      	sbrc		REG_TEMP_R23, UOS_FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
         
C:003d64 9508      	ret
         
          uos_push_text_in_fifo_tx_from_eeprom:
          uos_push_text_in_fifo_tx_from_eeprom_loop:
C:003d65 d1ca      	rcall		uos_eeprom_read_byte
         
C:003d66 3f0f      	cpi		REG_TEMP_R16, 0xff
C:003d67 f031      	breq		uos_push_text_in_fifo_tx_from_eeprom_end
         
C:003d68 2300      	tst		REG_TEMP_R16
C:003d69 f021      	breq		uos_push_text_in_fifo_tx_from_eeprom_end
         
C:003d6a df8e      	rcall		uos_push_1_char_in_fifo_tx
         
C:003d6b 9611      	adiw		REG_X_LSB, 1
C:003d6c 952a      	dec		REG_TEMP_R18
C:003d6d f7b9      	brne		uos_push_text_in_fifo_tx_from_eeprom_loop
         
          uos_push_text_in_fifo_tx_from_eeprom_end:
C:003d6e 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise en FIFO/Tx d'un buffer 'C' defini en SRAM dans l'ordre "naturel"
         ; comme "### Enter in Program C (0x05a0)":
         ;       00000130  34 78 29 0a 00 23 23 23  20 45 6e 74 65 72 20 69  |4x)..### Enter i|
         ;       00000140  6e 20 50 72 6f 67 72 61  6d 20 43 20 28 30 78 30  |n Program C (0x0|
         ;       00000150  35 61 30 29 0a 00 20 20  20 20 20 20 20 20 20 20  |5a0)..          |
         ;
         ; Usage:
         ;    lds   r24, low('address_buffer')
         ;    lds   r25, high('address_buffer')
         ;    call  uos_puts
         ; ---------
          uos_puts:
C:003d6f 01dc      	movw		REG_X_LSB, REG_TEMP_R24
         
          uos_puts_loop:
C:003d70 910d      	ld			REG_TEMP_R16, X+
C:003d71 3000      	cpi		REG_TEMP_R16, CHAR_NULL		; '\0' terminal ?
C:003d72 f019      	breq		uos_puts_end
         
C:003d73 2e30      	mov		REG_R3, REG_TEMP_R16
C:003d74 dcef      	rcall		uos_uart_fifo_tx_write
         
C:003d75 cffa      	rjmp		uos_puts_loop
         
          uos_puts_end:
         
C:003d76 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003d78 6470      	sbr		REG_TEMP_R23, FLG_1_UART_FIFO_TX_TO_SEND_MSK	; Caracteres mis en FIFO a emettre ;-)
C:003d79 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
C:003d7b 9508      	ret
         ; ---------
         
         ; End of file
          
          .include		"ATmega328P_uOS_Commands.asm"
         ; "$Id: ATmega328P_uOS_Commands.asm,v 1.16 2026/02/28 16:08:14 administrateur Exp $"
         
          #include "ATmega328P_uOS_Commands.h"
         ; "$Id: ATmega328P_uOS_Commands.h,v 1.3 2026/02/25 16:40:59 administrateur Exp $"
         
          #define	CHAR_COMMAND_REC		'<'
          #define	CHAR_COMMAND_SEND		'>'
          #define	CHAR_COMMAND_MORE		'-'
          #define	CHAR_COMMAND_PLUS		'+'
          #define	CHAR_COMMAND_UNKNOWN	'?'
         
          #define	FLG_TEST_COMMAND_TYPE_MSK				MSK_BIT0
          #define	FLG_TEST_COMMAND_IN_PROGRESS_MSK		MSK_BIT1
          #define	FLG_TEST_COMMAND_MORE_MSK				MSK_BIT2
          #define	FLG_TEST_COMMAND_PLUS_MSK				MSK_BIT3
          #define	FLG_TEST_COMMAND_ERROR_MSK				MSK_BIT4
          #define	FLG_TEST_PROGRAMING_ERROR_MSK			MSK_BIT5
          #define	UOS_FLG_TEST_EEPROM_ERROR_MSK			MSK_BIT6
          #define	FLG_TEST_CONFIG_ERROR_MSK				MSK_BIT7
         
          #define	FLG_TEST_COMMAND_TYPE_IDX				IDX_BIT0
          #define	FLG_TEST_COMMAND_IN_PROGRESS_IDX		IDX_BIT1
          #define	FLG_TEST_COMMAND_MORE_IDX				IDX_BIT2
          #define	FLG_TEST_COMMAND_PLUS_IDX				IDX_BIT3
          #define	FLG_TEST_COMMAND_ERROR_IDX				IDX_BIT4
          #define	FLG_TEST_PROGRAMING_ERROR_IDX			IDX_BIT5
          #define	FLG_TEST_EEPROM_ERROR_IDX				IDX_BIT6
          #define	FLG_TEST_CONFIG_ERROR_IDX				IDX_BIT7
         
          .dseg
         
D:0006c4    UOS_G_TEST_FLAGS:		.byte		1
         
D:0006c5    UOS_G_TEST_COMMAND_TYPE:	.byte		1
D:0006c6    UOS_G_TEST_VALUE_MSB:		.byte		1
D:0006c7    UOS_G_TEST_VALUE_LSB:		.byte		1
D:0006c8    UOS_G_TEST_VALUE_MSB_MORE:	.byte		1
D:0006c9    UOS_G_TEST_VALUE_LSB_MORE:	.byte		1
         
D:0006ca    UOS_G_TEST_VALUE_DEC_MSB:	.byte		1
D:0006cb    UOS_G_TEST_VALUE_DEC_LSB:	.byte		1
         
D:0006cc    UOS_G_TEST_VALUES_IDX_WRK:	.byte		1				; Index sur les valeurs de 'G_TEST_VALUES_ZONE' (travail)
D:0006cd    UOS_G_TEST_VALUES_IDX:		.byte		1				; Index sur les valeurs de 'G_TEST_VALUES_ZONE' (disponible)
D:0006ce    UOS_G_TEST_VALUES_ZONE:		.byte		(2 * 64)		; Page de 64 mots
         
D:00074e    UOS_G_TEST_COMMAND_IDX:		.byte		1
D:00074f    UOS_G_TEST_COMMAND:			.byte		16
         
         ; End of file
          ; End of file
         
          .cseg
         
         ; ---------
         ; Interpretation d'une commande "<X"
         ;
         ; Usage:
         ;		 rcall	_uos_interpret_command		; Lecture de la FIFO/Rx
         ;
         ; Registres utilises (sauvegarde/restaures):
         ;    REG_TEMP_R16 -> Caractere a convertir et a ajouter apres x10
         ;    REG_TEMP_R17 -> Working register
         ;    
         ; Warning: Pas de test du 'char' passe en argument dans la plage ['0,', '1', ..., '9']
         ; Remarque: Lecture de la FIFO/Rx jusqu'au vidage
         ;
         ; Retour ajoute a 'UOS_G_TEST_VALUE_MSB:UOS_G_TEST_VALUE_LSB' par decalage et sans raz
         ; => Raz a la charge de l'interpretation de la valeur
         ; ---------
          _uos_interpret_command:
          _uos_interpret_command_loop:
C:003d7c 94f8      	cli
C:003d7d dcc7      	rcall		_uos_uart_fifo_rx_read				; Lecture atomique
C:003d7e 9478      	sei
         
C:003d7f f00e      	brts		_uos_interpret_command_cont_d		; Nouvelle donnee disponible ?
C:003d80 c053      	rjmp		_uos_interpret_command_rtn			; Non -> Fin de l'interpretation
         
          _uos_interpret_command_cont_d:
C:003d81 9110 06c4 	lds		REG_TEMP_R17, UOS_G_TEST_FLAGS	; Oui
         
         	; Oui. -> Caractere dans 'REG_R2'
C:003d83 2d02      	mov		REG_TEMP_R16, REG_R2
C:003d84 330c      	cpi		REG_TEMP_R16, CHAR_COMMAND_REC
C:003d85 f439      	brne		_uos_interpret_command_loop_more
         
C:003d86 2700      	clr		REG_TEMP_R16	
C:003d87 9300 074e 	sts		UOS_G_TEST_COMMAND_IDX, REG_TEMP_R16
         
         	; Le prochain caractere sera le type de la commande
C:003d89 6011      	sbr		REG_TEMP_R17, FLG_TEST_COMMAND_TYPE_MSK
C:003d8a 9310 06c4 	sts		UOS_G_TEST_FLAGS, REG_TEMP_R17
C:003d8c cfef      	rjmp		_uos_interpret_command_loop
         
          _uos_interpret_command_loop_more:
          _uos_interpret_command_save_command:
         	; Recopie des caracteres pour le support des commandes longues (ie. <XCH...)
C:003d8d 930f      	push		REG_TEMP_R16										; Sauvegarde du caractere a traiter
C:003d8e e0d7      	ldi		REG_Y_MSB, high(UOS_G_TEST_COMMAND - 1)	; -1 car incrmement index avant maj
C:003d8f e4ce      	ldi		REG_Y_LSB, low(UOS_G_TEST_COMMAND - 1)		; -1 car incrmement index avant maj
C:003d90 9100 074e 	lds		REG_TEMP_R16, UOS_G_TEST_COMMAND_IDX
C:003d92 9503      	inc		REG_TEMP_R16
C:003d93 3100      	cpi		REG_TEMP_R16, 16									; Limitation a 15 caracteres (16 bytes reserves pour 'UOS_G_TEST_COMMAND')
C:003d94 f012      	brmi		_uos_interpret_command_save_command_ok
         
C:003d95 910f      	pop		REG_TEMP_R16
C:003d96 c00b      	rjmp		_uos_interpret_command_save_command_end
         
          _uos_interpret_command_save_command_ok:
C:003d97 9300 074e 	sts		UOS_G_TEST_COMMAND_IDX, REG_TEMP_R16
C:003d99 0fc0      	add		REG_Y_LSB, REG_TEMP_R16
C:003d9a 2700      	clr		REG_TEMP_R16
C:003d9b 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16
         
C:003d9c 910f      	pop		REG_TEMP_R16										; Restauration du caractere a traiter
         
C:003d9d 2f20      	mov		REG_TEMP_R18, REG_TEMP_R16
C:003d9e 302a      	cpi		REG_TEMP_R18, CHAR_LF
C:003d9f f409      	brne		_uos_interpret_command_save_command_more
         
C:003da0 2722      	clr		REG_TEMP_R18										; Remplacement du '\n' par '\0'
         
          _uos_interpret_command_save_command_more:
C:003da1 8328      	st			Y, REG_TEMP_R18
         
          _uos_interpret_command_save_command_end:
         	; Fin: Recopie des caracteres pour le support des commandes longues (ie. <XCH...)
         
C:003da2 320d      	cpi		REG_TEMP_R16, CHAR_COMMAND_MORE
C:003da3 f421      	brne		_uos_interpret_command_loop_more_2
         
C:003da4 6014      	sbr		REG_TEMP_R17, FLG_TEST_COMMAND_MORE_MSK
C:003da5 9310 06c4 	sts		UOS_G_TEST_FLAGS, REG_TEMP_R17
C:003da7 cfd4      	rjmp		_uos_interpret_command_loop
         
          _uos_interpret_command_loop_more_2:
C:003da8 320b      	cpi		REG_TEMP_R16, CHAR_COMMAND_PLUS
C:003da9 f441      	brne		_uos_interpret_command_loop_more_2A
         
         	; Effacement de 'UOS_G_TEST_VALUES_ZONE' sur le 1st 'CHAR_COMMAND_PLUS
C:003daa ff13      	sbrs		REG_TEMP_R17, FLG_TEST_COMMAND_PLUS_IDX
C:003dab d14d      	rcall		_uos_raz_value_into_zone
         
         	; Ajout 'UOS_G_TEST_VALUE_MSB_MORE:UOS_G_TEST_VALUE_LSB_MORE' a 'UOS_G_TEST_VALUES_ZONE'
         	; precedent 'CHAR_COMMAND_PLUS'
C:003dac fd13      	sbrc		REG_TEMP_R17, FLG_TEST_COMMAND_PLUS_IDX
C:003dad d15f      	rcall		_uos_add_value_into_zone
         
         	; Force maj 'UOS_G_TEST_VALUE_MSB_MORE:UOS_G_TEST_VALUE_LSB_MORE'
C:003dae 601c      	sbr		REG_TEMP_R17, (FLG_TEST_COMMAND_MORE_MSK | FLG_TEST_COMMAND_PLUS_MSK)
C:003daf 9310 06c4 	sts		UOS_G_TEST_FLAGS, REG_TEMP_R17
C:003db1 cfca      	rjmp		_uos_interpret_command_loop
         
          _uos_interpret_command_loop_more_2A:
C:003db2 300a      	cpi		REG_TEMP_R16, CHAR_LF
C:003db3 f449      	brne		_uos_interpret_command_loop_more_3
         
         	; Ajout 'UOS_G_TEST_VALUE_MSB_MORE:UOS_G_TEST_VALUE_LSB_MORE' a 'UOS_G_TEST_VALUES_ZONE'
C:003db4 fd13      	sbrc		REG_TEMP_R17, FLG_TEST_COMMAND_PLUS_IDX
C:003db5 d157      	rcall		_uos_add_value_into_zone
         
C:003db6 d031      	rcall		_uos_exec_command								; Execution de la commande
         
         	; Lancement de l'emission
C:003db7 9170 0511 	lds		REG_TEMP_R23, UOS_G_FLAGS_1
C:003db9 6470      	sbr		REG_TEMP_R23, FLG_1_UART_FIFO_TX_TO_SEND_MSK
C:003dba 9370 0511 	sts		UOS_G_FLAGS_1, REG_TEMP_R23
         
C:003dbc c017      	rjmp		_uos_interpret_command_rtn
         
          _uos_interpret_command_loop_more_3:
C:003dbd ff10      	sbrs		REG_TEMP_R17, FLG_TEST_COMMAND_TYPE_IDX
C:003dbe c013      	rjmp		_uos_interpret_command_loop_more_4
         
C:003dbf 9300 06c5 	sts		UOS_G_TEST_COMMAND_TYPE, REG_TEMP_R16	; Save command type
         
         	; Raz des donnees de la commande a recevoir
C:003dc1 2700      	clr		REG_TEMP_R16
C:003dc2 9300 06c6 	sts		UOS_G_TEST_VALUE_MSB, REG_TEMP_R16
C:003dc4 9300 06c7 	sts		UOS_G_TEST_VALUE_LSB, REG_TEMP_R16
C:003dc6 9300 06c8 	sts		UOS_G_TEST_VALUE_MSB_MORE, REG_TEMP_R16
C:003dc8 9300 06c9 	sts		UOS_G_TEST_VALUE_LSB_MORE, REG_TEMP_R16
         
C:003dca 9100 06cc 	lds		REG_TEMP_R16, UOS_G_TEST_VALUES_IDX_WRK
C:003dcc 9300 06cd 	sts		UOS_G_TEST_VALUES_IDX, REG_TEMP_R16
         
         	; Effacement pour prendre la valeur qui suit avec eventuellement des donnees a suivre
C:003dce 7f12      	cbr		REG_TEMP_R17, (FLG_TEST_COMMAND_TYPE_MSK | FLG_TEST_COMMAND_MORE_MSK | FLG_TEST_COMMAND_PLUS_MSK)
C:003dcf 9310 06c4 	sts		UOS_G_TEST_FLAGS, REG_TEMP_R17
C:003dd1 cfaa      	rjmp		_uos_interpret_command_loop
         
          _uos_interpret_command_loop_more_4:
C:003dd2 d0f9      	rcall		_uos_char_to_hex_incremental		; Construction de 'UOS_G_TEST_VALUE_MSB:UOS_G_TEST_VALUE_LSB'
C:003dd3 cfa8      	rjmp		_uos_interpret_command_loop
         
          _uos_interpret_command_rtn:
C:003dd4 9508      	ret
         ; ---------
         
         ; ---------
         ; - Echo de la commande avec ses parametres
         ; ---------
          uos_print_command_ok:
         	; Echo de la commande reconnue avec uniquement l'adresse
         	; => ie. "[34>zA987-4321]"
         	;
C:003dd5 9110 06c4 	lds		REG_TEMP_R17, UOS_G_TEST_FLAGS
C:003dd7 7e1f      	cbr		REG_TEMP_R17, FLG_TEST_COMMAND_ERROR_MSK
         
C:003dd8 e30e      	ldi		REG_TEMP_R16, CHAR_COMMAND_SEND
C:003dd9 c004      	rjmp		uos_print_command
         
          uos_print_command_ko:
         	; Echo de la commande non reconnue avec ses parametres
         	; => ie. "34?zA987-4321" si commande non reconnue
         	;
C:003dda 9110 06c4 	lds		REG_TEMP_R17, UOS_G_TEST_FLAGS
C:003ddc 6110      	sbr		REG_TEMP_R17, FLG_TEST_COMMAND_ERROR_MSK
         
C:003ddd e30f      	ldi		REG_TEMP_R16, CHAR_COMMAND_UNKNOWN
         
          uos_print_command:
C:003dde 9310 06c4 	sts		UOS_G_TEST_FLAGS, REG_TEMP_R17		; Maj Flag 'FLG_TEST_COMMAND_ERROR'
         
C:003de0 df18      	rcall		uos_push_1_char_in_fifo_tx				; '>' eor '?'
         
         	; TODO: Impression des commandes et de leurs arguments a partir du buffer 'UOS_G_TEST_COMMAND'
          #if 0
          #else
C:003de1 e0f7      	ldi		REG_Z_MSB, high(UOS_G_TEST_COMMAND)
C:003de2 e4ef      	ldi		REG_Z_LSB, low(UOS_G_TEST_COMMAND)
C:003de3 def7      	rcall		uos_push_text_sram_in_fifo_tx
          #endif
         
C:003de4 e7ff      	ldi		REG_Z_MSB, ((uos_text_hexa_value_lf_end << 1) / 256)
C:003de5 e9e4      	ldi		REG_Z_LSB, ((uos_text_hexa_value_lf_end << 1) % 256)
C:003de6 deea      	rcall		uos_push_text_flash_in_fifo_tx
         
C:003de7 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande recue
         ; ---------
          _uos_exec_command:
C:003de8 e50b      	ldi		REG_TEMP_R16, '['
C:003de9 df0f      	rcall		uos_push_1_char_in_fifo_tx
         
         	; Comptabilisation et print des executions
C:003dea 9100 0509 	lds		REG_TEMP_R16, G_NBR_VALUE_TRACE
C:003dec 9503      	inc		REG_TEMP_R16
C:003ded 9300 0509 	sts		G_NBR_VALUE_TRACE, REG_TEMP_R16
         
         	; Compteur d'execution commande sur 8 bits
C:003def 9100 0509 	lds		REG_TEMP_R16, G_NBR_VALUE_TRACE
C:003df1 df12      	rcall		uos_convert_and_put_fifo_tx
         	; Fin: Comptabilisation et print des executions
         
         	; Liste des commandes supportees
C:003df2 9100 06c5 	lds		REG_TEMP_R16, UOS_G_TEST_COMMAND_TYPE
         
C:003df4 3402      	cpi		REG_TEMP_R16, 'B'				; [B] (Set Bauds Rate)
C:003df5 b71f      	in			REG_TEMP_R17, SREG
C:003df6 fd11      	sbrc		REG_TEMP_R17, SREG_Z
C:003df7 c086      	rjmp		_uos_exec_command_type_b_maj
         
C:003df8 3700      	cpi		REG_TEMP_R16, 'p'				; [s] (Read from FLASH)
C:003df9 b71f      	in			REG_TEMP_R17, SREG
C:003dfa fd11      	sbrc		REG_TEMP_R17, SREG_Z
C:003dfb c010      	rjmp		_uos_exec_command_type_p_read
         
C:003dfc 3500      	cpi		REG_TEMP_R16, 'P'				; [P] (Write into FLASH)
C:003dfd b71f      	in			REG_TEMP_R17, SREG
C:003dfe fd11      	sbrc		REG_TEMP_R17, SREG_Z
C:003dff c02b      	rjmp		_uos_exec_command_type_p_write
         
C:003e00 3703      	cpi		REG_TEMP_R16, 's'				; [s] (Read from SRAM)
C:003e01 b71f      	in			REG_TEMP_R17, SREG	
C:003e02 fd11      	sbrc		REG_TEMP_R17, SREG_Z
C:003e03 c0a4      	rjmp		_uos_exec_command_type_s_min
         
         	; Fin: Liste des commandes supportees
         
          _uos_exec_command_unknown_here:
         	; Commande non reconnue
         	; => Execution de l'extension qui prendrait eventuellement en charge la commande !
         
         	; ---------
         	; Prolongement si le code est execute au RESET depuis l'espace PROGRAM et
         	; si le vecteur commence par l'instruction 'rjmp'
         	; ---------
         	; Init a commande non reconnue ou pas d'execution de l'extension
C:003e04 94e8      	clt
         
C:003e05 e3f8      	ldi		REG_Z_MSB, high(_uos_callback_command)	; Execution si possible de l'extension
C:003e06 e6e0      	ldi		REG_Z_LSB, low(_uos_callback_command)	; dans l'espace PROGRAM
C:003e07 940e 35e8 	call		_uos_exec_extension_into_program
         	; ---------
         
C:003e09 f00e      	brts		_uos_exec_command_test_end	; Saut si commande reconnue dans l'espace PROGRAM
         
C:003e0a dfcf      	rcall		uos_print_command_ko			; Commande NON reconnue dans les espaces BOOTLOADER et PROGRAM
         
          _uos_exec_command_test_end:
C:003e0b 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'p'
         ; => Dump de la memoire programme: "<pAAAA-BBBB" avec:
         ;    - 0xAAAA: l'adresse du 1st word a lire
         ;    - 0xBBBB: le nombre de blocs de 16 bytes
         ;    - La lecture et l'emission sont effectuees 8 bytes par 8 bytes
         ;
         ; Reponse: "[NN>pAAAA-BBBB]"
         ;          "[0xAAAA] [0xd0d1d2d3d4d5d6d7...]" (0xAAAA actualise @ adresse en cours)
         ; ---------
          _uos_exec_command_type_p_read:
C:003e0c dfc8      	rcall		uos_print_command_ok			; Commande reconnue
         
         	; Recuperation de l'adresse du 1st byte a lire
C:003e0d 91b0 06c6 	lds		REG_X_MSB, UOS_G_TEST_VALUE_MSB
C:003e0f 91a0 06c7 	lds		REG_X_LSB, UOS_G_TEST_VALUE_LSB
         
         	; Adresse sur des mots
C:003e11 0faa      	lsl		REG_X_LSB
C:003e12 1fbb      	rol		REG_X_MSB
         
          #if 0
          #endif
         
C:003e13 e018      	ldi		REG_TEMP_R17, 8
         
          _uos_exec_command_type_p_read_loop_0:
         	; Impression de 'X' ("[0xHHHH] ")
         	; Remarque: Division par 2 car dump de word ;-)
C:003e14 93bf      	push		REG_X_MSB
C:003e15 93af      	push		REG_X_LSB
         
C:003e16 95b6      	lsr		REG_X_MSB
C:003e17 95a7      	ror		REG_X_LSB
C:003e18 df19      	rcall		uos_print_2_bytes_hexa
         
C:003e19 91af      	pop		REG_X_LSB
C:003e1a 91bf      	pop		REG_X_MSB
         
         	; Impression du dump ("[0x....]")
C:003e1b e7ff      	ldi		REG_Z_MSB, ((uos_text_hexa_value << 1) / 256)
C:003e1c e8ee      	ldi		REG_Z_LSB, ((uos_text_hexa_value << 1) % 256)
C:003e1d deb3      	rcall		uos_push_text_flash_in_fifo_tx
         
C:003e1e e120      	ldi		REG_TEMP_R18, 16
         
          _uos_exec_command_type_p_read_loop_1:
         	; Valeur de la memoire programme indexee par 'REG_X_MSB:REG_X_LSB'
C:003e1f 01fd      	movw		REG_Z_LSB, REG_X_LSB
C:003e20 9611      	adiw		REG_X_LSB, 1						; Preparation prochain byte
         
C:003e21 9104      	lpm		REG_TEMP_R16, Z
C:003e22 dee1      	rcall		uos_convert_and_put_fifo_tx
         
C:003e23 952a      	dec		REG_TEMP_R18
C:003e24 f7d1      	brne		_uos_exec_command_type_p_read_loop_1
         
C:003e25 e7ff      	ldi		REG_Z_MSB, ((uos_text_hexa_value_lf_end << 1) / 256)
C:003e26 e9e4      	ldi		REG_Z_LSB, ((uos_text_hexa_value_lf_end << 1) % 256)
C:003e27 dea9      	rcall		uos_push_text_flash_in_fifo_tx
         
C:003e28 951a      	dec		REG_TEMP_R17
C:003e29 f751      	brne		_uos_exec_command_type_p_read_loop_0
         
C:003e2a 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'P'
         ; => Ecriture d'une page dans la memoire programme: "<PAAAA-DDDD..." avec:
         ;    - 0xAAAA:    l'adresse du word a ecrire dans la memoire programme
         ;    - 0xDDDD...: les valeurs des mots a ecrire limite a 64 mots car
         ;                 ecriture d'une page de taille 'PAGESIZE'
         ;
         ; Usages:
         ;   - '_uos_exec_command_type_p_write': 'G_TEST_VALUE': Adresse de 1st opcode a ecrire
         ;     => Le traitement est poursuivi avec 'G_TEST_VALUE'
         ;		   => Si appele avec la commande "<D2", maj de 'G_TEST_VALUE'...
         ;
         ;     => La zone de copie des opcodes est a l'adresse 'UOS_G_TEST_VALUES_ZONE'
         ;		   => Si appele avec la commande "<D2", maj de 'UOS_G_TEST_VALUES_ZONE'...
         ;
         ;     => Affirmer 'FLG_2_ENABLE_DERIVATION' pour autoriser l'ecriture
         ;
         ; Warning: Cette adresse de 1st opcode a ecrire doit etre alignee sur une adresse 64 bytes
         ;
         ; Reponse: "[NN>PAAAA]" (adresse du mot a ecrire)
         ; ---------
          _uos_exec_command_type_p_write:
         	; Recuperation de l'adresse du 1st word a ecrire
C:003e2b 91f0 06c6 	lds		REG_Z_MSB, UOS_G_TEST_VALUE_MSB
C:003e2d 91e0 06c7 	lds		REG_Z_LSB, UOS_G_TEST_VALUE_LSB
         
         	; Test de 'REG_Z_MSB:REG_Z_LSB' aligne sur des pages de 64 bytes
C:003e2f 2f0e      	mov		REG_TEMP_R16, REG_Z_LSB
C:003e30 710f      	andi		REG_TEMP_R16, 0x1F						; TODO: Change 0x1F to 0x3F
C:003e31 f009      	breq		_uos_exec_command_type_p_write_cont_d
         
C:003e32 c03c      	rjmp		_uos_exec_command_type_p_write_invalid_address
         	; Fin: Test de 'REG_Z_MSB:REG_Z_LSB' aligne sur des pages de 64 bytes
         
          _uos_exec_command_type_p_write_cont_d:
         	; Test de 'REG_Z_MSB:REG_Z_LSB' dans la plage [end_of_program + 1, ..., (FLASHEND - 125)]
         	; Test si autorisation d'ecriture avant l'adresse 'end_of_program' pour la derivation de code ;-)
C:003e33 9100 0512 	lds		REG_TEMP_R16, UOS_G_FLAGS_2
C:003e35 fd07      	sbrc		REG_TEMP_R16, UOS_FLG_2_ENABLE_DERIVATION_IDX
C:003e36 c005      	rjmp		_uos_exec_command_type_p_write_bypass
         
C:003e37 ef05      	ldi		REG_TEMP_R16, low(end_of_program + 1)
C:003e38 e31f      	ldi		REG_TEMP_R17, high(end_of_program + 1)
C:003e39 17e0      	cp			REG_Z_LSB, REG_TEMP_R16		
C:003e3a 07f1      	cpc		REG_Z_MSB, REG_TEMP_R17		
C:003e3b f19a      	brmi		_uos_exec_command_type_p_write_out_of_range
         
          _uos_exec_command_type_p_write_bypass:
C:003e3c e801      	ldi		REG_TEMP_R16, low(FLASHEND + 2 - 128)		; Place pour une page de 64 mots
C:003e3d e31f      	ldi		REG_TEMP_R17, high(FLASHEND + 2 - 128)
C:003e3e 17e0      	cp			REG_Z_LSB, REG_TEMP_R16		
C:003e3f 07f1      	cpc		REG_Z_MSB, REG_TEMP_R17		
C:003e40 f572      	brpl		_uos_exec_command_type_p_write_out_of_range		; 'X' >= (FLASHEND - 126) = 0x0fe1
         	; Fin: Test de 'REG_Z_MSB:REG_Z_LSB' dans la plage [end_of_program + 1, ..., (FLASHEND - 125)]
         
         	; TODO: Deplacer le retour Ok pour etre parfaitement synchrone des commandes/reponses ;-)
C:003e41 df93      	rcall		uos_print_command_ok			; Commande reconnue
         
         	; Attente du vidage de la FIFO/Tx avant de continuer
C:003e42 dc93      	rcall		uos_fifo_tx_to_send_sync
         	; Fin: Attente du vidage de la FIFO/Tx avant de continuer
         
         	; Sequence interruptible
C:003e43 94f8      	cli
         
         	; Reprise de l'adresse du 1st word a ecrire
C:003e44 91f0 06c6 	lds		REG_Z_MSB, UOS_G_TEST_VALUE_MSB
C:003e46 91e0 06c7 	lds		REG_Z_LSB, UOS_G_TEST_VALUE_LSB
         
         	; Adresse sur des mots
C:003e48 0fee      	lsl		REG_Z_LSB
C:003e49 1fff      	rol		REG_Z_MSB
         
         	; Recopie des 64 mots de la SRAM
C:003e4a e0d6      	ldi		REG_Y_MSB, high(UOS_G_TEST_VALUES_ZONE)
C:003e4b ecce      	ldi		REG_Y_LSB, low(UOS_G_TEST_VALUES_ZONE)
         
         	;-the routine writes one page of data from RAM to Flash
         	; the first data location in RAM is pointed to by the Y pointer
         	; the first data location in Flash is pointed to by the Z-pointer
         	;-error handling is not included
         	;-the routine must be placed inside the Boot space
         	; (at least the Do_spm sub routine). Only code inside NRWW section can
         	; be read during Self-Programming (Page Erase and Page Write).
         	;-registers used: r0, r1, temp1 (r16), temp2 (r17), looplo (r24),
         	; loophi (r25), spmcrval (r20)
         	; storing and restoring of registers is not included in the routine
         	; register usage can be optimized at the expense of code size
         	;-It is assumed that either the interrupt table is moved to the Boot
         	; loader section or that the interrupts are disabled.
         
         ;.equ   PAGESIZEB = PAGESIZE*2     ;PAGESIZEB is page size in BYTES, not words
         ;.org SMALLBOOTSTART
         
          _uos_write_page:
         	;Page Erase
C:003e4c e043      	ldi		REG_TEMP_R20, (1<<PGERS) | (1<<SELFPRGEN)
C:003e4d d0e9      	rcall		_uos_do_spm
         
         	;re-enable the RWW section
C:003e4e e141      	ldi		REG_TEMP_R20, (1<<RWWSRE) | (1<<SELFPRGEN)
C:003e4f d0e7      	rcall		_uos_do_spm
         
         	;transfer data from RAM to Flash page buffer
C:003e50 e8a0      	ldi		REG_X_LSB, low(PAGESIZE_BYTES)     ;init loop variable
C:003e51 e0b0      	ldi		REG_X_MSB, high(PAGESIZE_BYTES)    ;not required for PAGESIZE_BYTES<=256
         
          _uos_write_page_loop:
C:003e52 9009      	ld			r0, Y+
C:003e53 9019      	ld			r1, Y+
C:003e54 e041      	ldi		REG_TEMP_R20, (1<<SELFPRGEN)
C:003e55 d0e1      	rcall		_uos_do_spm
         
C:003e56 9632      	adiw		ZH:ZL, 2
C:003e57 9712      	sbiw		REG_X_LSB, 2           ;use subi for PAGESIZE_BYTES<=256
C:003e58 f7c9      	brne		_uos_write_page_loop
         
         	;execute Page Write
C:003e59 58e0      	subi		ZL, low(PAGESIZE_BYTES)         ;restore pointer
C:003e5a 40f0      	sbci		ZH, high(PAGESIZE_BYTES)        ;not required for PAGESIZE_BYTES<=256
C:003e5b e045      	ldi		REG_TEMP_R20, (1<<PGWRT) | (1<<SELFPRGEN)
C:003e5c d0da      	rcall		_uos_do_spm
         
         	;re-enable the RWW section
C:003e5d e141      	ldi		REG_TEMP_R20, (1<<RWWSRE) | (1<<SELFPRGEN)
C:003e5e d0d8      	rcall		_uos_do_spm
         
         	;read back and check, optional
C:003e5f e8a0      	ldi		REG_X_LSB, low(PAGESIZE_BYTES)     ;init loop variable
C:003e60 e0b0      	ldi		REG_X_MSB, high(PAGESIZE_BYTES)    ;not required for PAGESIZE_BYTES<=256
C:003e61 58c0      	subi		YL, low(PAGESIZE_BYTES)         ;restore pointer
C:003e62 40d0      	sbci		YH, high(PAGESIZE_BYTES)
         
          _uos_read_loop:
C:003e63 9005      	lpm		r0, Z+
C:003e64 9019      	ld			r1, Y+
C:003e65 1001      	cpse		r0, r1
C:003e66 c00a      	rjmp		_uos_exec_command_type_p_write_error
         
C:003e67 9711      	sbiw  	 REG_X_LSB, 1           ;use subi for PAGESIZE_BYTES<=256
C:003e68 f7d1      	brne  	 _uos_read_loop
         	;return to RWW section
         	;verify that RWW section is safe to read
         
          _uos_read_rtn:
C:003e69 b707      	in			REG_TEMP_R16, SPMCSR
C:003e6a ff06      	sbrs		REG_TEMP_R16, RWWSB        ; If RWWSB is set, the RWW section is not ready yet
C:003e6b 9508      	ret
         
         	;re-enable the RWW section
C:003e6c e141      	ldi		REG_TEMP_R20, (1<<RWWSRE) | (1<<SELFPRGEN)
C:003e6d d0c9      	rcall		_uos_do_spm
C:003e6e cffa      	rjmp		_uos_read_rtn
         
         	; Remarque: Attention, ecriture de la FIFO/Tx dans une sequence interruptible
         	;           => Blocage si remplissage de la FIFO/Tx a 50% qui ne pourra pas se vider ;-)
          _uos_exec_command_type_p_write_invalid_address:
          _uos_exec_command_type_p_write_out_of_range:
C:003e6f 9478      	sei										; Set interrupt flag @ remark
         
C:003e70 df69      	rcall		uos_print_command_ko			; Commande non executee
         
          _uos_exec_command_type_p_write_error:
C:003e71 e7ff      	ldi      REG_Z_MSB, ((_uos_text_flash_error << 1) / 256)
C:003e72 e5ec      	ldi      REG_Z_LSB, ((_uos_text_flash_error << 1) % 256)
C:003e73 de5d      	rcall    uos_push_text_flash_in_fifo_tx
         
C:003e74 01df      	movw		REG_X_LSB, REG_Z_LSB
C:003e75 debc      	rcall		uos_print_2_bytes_hexa
C:003e76 de99      	rcall    uos_print_line_feed
         
C:003e77 9100 06c4 	lds		REG_TEMP_R16, UOS_G_TEST_FLAGS
C:003e79 6200      	sbr		REG_TEMP_R16, FLG_TEST_PROGRAMING_ERROR_MSK
C:003e7a 9300 06c4 	sts		UOS_G_TEST_FLAGS, REG_TEMP_R16
         	; End: Read back and check the programming
         
          _uos_exec_command_type_p_write_end:
C:003e7c 9478      	sei
         	; Fin: Sequence interruptible
         
C:003e7d 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'B'
         ;
         ; Reprogrammation du Baud Rate
         ; - "<B0": 19200 bauds
         ; - "<B1":  9600 bauds
         ; - "<B2":  4800 bauds
         ; - "<B3":  2400 bauds
         ; - "<B4":  1200 bauds
         ; - "<B5":   600 bauds
         ; - "<B6":   300 bauds
         ; ---------
          _uos_exec_command_type_b_maj:
         	; Recuperation de l'index
         	; Update EEPROM
C:003e7e e0b0      	ldi		REG_X_MSB, (EEPROM_ADDR_BAUDS_IDX / 256)
C:003e7f e0aa      	ldi		REG_X_LSB, (EEPROM_ADDR_BAUDS_IDX % 256)
C:003e80 9100 06c7 	lds		REG_TEMP_R16, UOS_G_TEST_VALUE_LSB
C:003e82 d848      	rcall		uos_eeprom_write_byte
         	; End: Update EEPROM
         
C:003e83 27bb      	clr		REG_X_MSB
C:003e84 91a0 06c7 	lds		REG_X_LSB, UOS_G_TEST_VALUE_LSB
         
          _uos_set_bauds_rate:
         	; Multiplication par 2 pour acceder a chaque doublets de la table 'const_for_bauds_rate'
         	; => Pas de report dans 'REG_X_MSB' car 7 resultats dans la plage [0, 2, 4, 6, 8, 10 et 12]
C:003e86 0faa      	lsl		REG_X_LSB
         
C:003e87 e7ff      	ldi		REG_Z_MSB, high(const_for_bauds_rate << 1)
C:003e88 ede0      	ldi		REG_Z_LSB, low(const_for_bauds_rate << 1)
C:003e89 0fea      	add		REG_Z_LSB, REG_X_LSB	
C:003e8a 1ffb      	adc		REG_Z_MSB, REG_X_MSB	
         
         	; Adresse du dernier doublet cadree sur un mot
C:003e8b ed1c      	ldi		REG_TEMP_R17, low((const_for_bauds_rate_end - 1) << 1)
C:003e8c 171e      	cp			REG_TEMP_R17, REG_Z_LSB
C:003e8d e71f      	ldi		REG_TEMP_R17, high((const_for_bauds_rate_end - 1) << 1)
C:003e8e 071f      	cpc		REG_TEMP_R17, REG_Z_MSB
C:003e8f f082      	brmi		_uos_exec_command_type_b_maj_ko	; Z <= 'Adresse du dernier doublet' ?
         
          _uos_exec_command_type_b_maj_ok:					; -> Yes (adresse de copie dans la plage ;-)
         	; Ecriture atomique dans [UBRR0H:UBRR0L]
C:003e90 94f8      	cli
C:003e91 9105      	lpm		REG_TEMP_R16, Z+				; LSB value
C:003e92 9114      	lpm		REG_TEMP_R17, Z				; MSB value
         
         	; Ajustement 8/16 MHz @ 'FLG_0_RC_OSC_8MHZ'
C:003e93 9170 0510 	lds		REG_TEMP_R23, UOS_G_FLAGS_0
C:003e95 ff77      	sbrs		REG_TEMP_R23, FLG_0_RC_OSC_8MHZ_IDX
         
C:003e96 c002      	rjmp		_uos_exec_command_type_b_maj_no_rc_osc_8mhz
         
         	; Division par 2 de la valeur a configurer ;-)
C:003e97 9516      	lsr		REG_TEMP_R17
C:003e98 9507      	ror		REG_TEMP_R16
         
         	; Fin: Ajustement 8/16 MHz @ 'FLG_0_RC_OSC_8MHZ'
         
          _uos_exec_command_type_b_maj_no_rc_osc_8mhz:
C:003e99 9310 00c5 	sts		UBRR0H, REG_TEMP_R17
C:003e9b 9300 00c4 	sts		UBRR0L, REG_TEMP_R16
C:003e9d 9478      	sei
         	; Fin: Ecriture atomique dans [UBRR0H:UBRR0L]
         
         	; Commande executee
         	; => Pas d'appel a 'uos_print_command_ok' car changement de la vitesse en cours
         	; => TODO: Allumage fugitif de la Led RED ?!..
C:003e9e 9468      	set
C:003e9f 9508      	ret
         
          _uos_exec_command_type_b_maj_ko:				; Commande non executee (index trop grand)
C:003ea0 9508      	ret
         ; ---------
         
         ; ---------
          read_and_set_bauds_rate_from_eeprom:
         	; Lecture de l'index des Bauds
C:003ea1 e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_BAUDS_IDX);
C:003ea2 e0aa      	ldi		REG_X_LSB, low(EEPROM_ADDR_BAUDS_IDX);
C:003ea3 d08c      	rcall		uos_eeprom_read_byte
         
         	; Maj de 'UBRR0H:UBRR0L' si dans la plage supportee
C:003ea4 27bb      	clr		REG_X_MSB
C:003ea5 2fa0      	mov		REG_X_LSB, REG_TEMP_R16
C:003ea6 dfdf      	rcall		_uos_set_bauds_rate
         
C:003ea7 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 's'
         ; => Dump de la SRAM: "<sAAAA-BBBB" avec:
         ;    - 0xAAAA: l'adresse du 1st byte a lire (si 0xAAAA == 0x0000 => Debut en SRAM_START
         ;    - 0xBBBB: le nombre de blocs de 16 bytes
         ;    - La lecture et l'emission sont effectuees 8 bytes par 8 bytes
         ;      avec une limitation des adresses dans la plage [SRAM_START, ..., RAMEND]
         ;
         ; Reponse: "[NN>sAAAA-BBBB]"
         ;          "[0xAAAA] [0xd0d1d2d3d4d5d6d7...]" (0xAAAA actualise @ adresse en cours)
         ; ---------
          _uos_exec_command_type_s_min:
C:003ea8 df2c      	rcall		uos_print_command_ok			; Commande reconnue
         
         	; Recuperation de l'adresse du 1st byte a lire
C:003ea9 91b0 06c6 	lds		REG_X_MSB, UOS_G_TEST_VALUE_MSB
C:003eab 91a0 06c7 	lds		REG_X_LSB, UOS_G_TEST_VALUE_LSB
         
C:003ead 23bb      	tst		REG_X_MSB
C:003eae f431      	brne		_uos_exec_command_type_s_read_cont_d
C:003eaf 23aa      	tst		REG_X_LSB
C:003eb0 f421      	brne		_uos_exec_command_type_s_read_cont_d
         
C:003eb1 e0b1      	ldi		REG_X_MSB, (SRAM_START / 256)
C:003eb2 e0a0      	ldi		REG_X_LSB, (SRAM_START % 256)
         
         	; Dump de toute la SRAM
         	; TODO: Calcul @ 'SRAM_START' et 'RAMEND'
C:003eb3 e210      	ldi		REG_TEMP_R17, 32
C:003eb4 c001      	rjmp		_uos_exec_command_type_s_read_loop_0
         
          _uos_exec_command_type_s_read_cont_d:
         	; Dump sur 8 x 16 bytes
         	; TODO: Get 'UOS_G_TEST_VALUE_MSB_MORE:UOS_G_TEST_VALUE_LSB_MORE'
C:003eb5 e018      	ldi		REG_TEMP_R17, 8
         
          _uos_exec_command_type_s_read_loop_0:
         	; Impression de 'X' ("[0xHHHH] ")
C:003eb6 de7b      	rcall		uos_print_2_bytes_hexa
         
         	; Impression du dump ("[0x....]")
C:003eb7 e7ff      	ldi		REG_Z_MSB, ((text_hexa_value << 1) / 256)
C:003eb8 edee      	ldi		REG_Z_LSB, ((text_hexa_value << 1) % 256)
C:003eb9 de17      	rcall		uos_push_text_flash_in_fifo_tx
         
C:003eba e120      	ldi		REG_TEMP_R18, 16
         
          _uos_exec_command_type_s_read_loop_1:
         	; Valeur de la SRAM indexee par 'REG_X_MSB:REG_X_LSB'
C:003ebb 910d      	ld			REG_TEMP_R16, X+
C:003ebc de47      	rcall		uos_convert_and_put_fifo_tx
         
         	; Test limite 'RAMEND'
         	; => On suppose qu'au depart 'X <= RAMEND'
C:003ebd 30b9      	cpi		REG_X_MSB, ((RAMEND + 1) / 256)
C:003ebe f421      	brne		_uos_exec_command_type_s_read_more2
C:003ebf 30a0      	cpi		REG_X_LSB, ((RAMEND + 1) % 256)
C:003ec0 f411      	brne		_uos_exec_command_type_s_read_more2
         
         	; Astuce pour gagner du code de presentation ;-)
C:003ec1 e021      	ldi		REG_TEMP_R18, 1
C:003ec2 e011      	ldi		REG_TEMP_R17, 1
         
          _uos_exec_command_type_s_read_more2:
C:003ec3 952a      	dec		REG_TEMP_R18
C:003ec4 f7b1      	brne		_uos_exec_command_type_s_read_loop_1
         
C:003ec5 e7ff      	ldi		REG_Z_MSB, ((text_hexa_value_lf_end << 1) / 256)
C:003ec6 eee2      	ldi		REG_Z_LSB, ((text_hexa_value_lf_end << 1) % 256)
C:003ec7 de09      	rcall		uos_push_text_flash_in_fifo_tx
         
C:003ec8 951a      	dec		REG_TEMP_R17
C:003ec9 f761      	brne		_uos_exec_command_type_s_read_loop_0
         
C:003eca 9468      	set													; Commande reconnue
C:003ecb 9508      	ret
         ; ---------
         
         ; ---------
         ; Conversion ASCII -> Hexa-16 bits
         ;
         ; Usage:
         ;		 rcall	_uos_char_to_hex_incremental	; 'REG_R2' in ['0,', '1', ..., '9', 'A', ..., 'F'
         ;
         ; Registres utilises (sauvegarde/restaures):
         ;    REG_TEMP_R16 -> Caractere a convertir et a ajouter apres x16
         ;    REG_TEMP_R17 -> Working register
         ;    
         ; Warning: Pas de test du 'char' passe en argument dans la plage ['0,', '1', ..., '9', 'A', ..., 'F']
         ;
         ; Retour ajoute a 'UOS_G_TEST_VALUE_MSB:UOS_G_TEST_VALUE_LSB'
         ; ---------
          uos_char_to_hex_incremental:
          _uos_char_to_hex_incremental:
C:003ecc 930f      	push		REG_TEMP_R16
C:003ecd 931f      	push		REG_TEMP_R17
         
         	; Discrimination...
C:003ece 9100 06c4 	lds		REG_TEMP_R16, UOS_G_TEST_FLAGS
C:003ed0 fd02      	sbrc		REG_TEMP_R16, FLG_TEST_COMMAND_MORE_IDX
C:003ed1 c005      	rjmp		_uos_char_to_hex_incremental_more
         
C:003ed2 91a0 06c7 	lds		REG_X_LSB, UOS_G_TEST_VALUE_LSB			; Reprise valeur -> X
C:003ed4 91b0 06c6 	lds		REG_X_MSB, UOS_G_TEST_VALUE_MSB
C:003ed6 c004      	rjmp		_uos_char_to_hex_incremental_cont_d
         
          _uos_char_to_hex_incremental_more:
C:003ed7 91a0 06c9 	lds		REG_X_LSB, UOS_G_TEST_VALUE_LSB_MORE		; Reprise valeur -> X
C:003ed9 91b0 06c8 	lds		REG_X_MSB, UOS_G_TEST_VALUE_MSB_MORE
         	; Fin: Discrimination...
         
          _uos_char_to_hex_incremental_cont_d:
C:003edb 2d02      	mov		REG_TEMP_R16, REG_R2				; Recuperation valeur a concatener
         
         	; REG_TEMP_R17 = 4: 1st pass: X = 2X
         	; REG_TEMP_R17 = 3: 2nd pass: X = 4X
         	; REG_TEMP_R17 = 2: 3rd pass: X = 8X
         	; REG_TEMP_R17 = 1: 4th pass: X = 16X => Fin
         
C:003edc e014      	ldi		REG_TEMP_R17, 4
         
          _uos_char_to_hex_incremental_loop:
C:003edd 0faa      	lsl		REG_X_LSB				; X *= 2
C:003ede 1fbb      	rol		REG_X_MSB
C:003edf 951a      	dec		REG_TEMP_R17
C:003ee0 f7e1      	brne		_uos_char_to_hex_incremental_loop
         
         	; Conversion ['0', ... , '9'] = [0x30, ... , 0x39] -> [0x0, ..., 0x9]
         	;            ['A', ... , 'F'] = [0x41, ... , 0x46] -> [0xa, ..., 0xf]
         	;            ['a', ... , 'f'] = [0x61, ... , 0x66] -> [0xa, ..., 0xf]
         	;
C:003ee1 fd06      	sbrc		REG_TEMP_R16, IDX_BIT6			; ['0', ... , '9'] ?
C:003ee2 c002      	rjmp		_uos_char_to_hex_incremental_a_f	; Non
         
          _uos_char_to_hex_incremental_0_9:					; Oui
C:003ee3 5300      	subi		REG_TEMP_R16, '0'
C:003ee4 c002      	rjmp		_uos_char_to_hex_incremental_add
         
          _uos_char_to_hex_incremental_a_f:
C:003ee5 7d0f      	cbr		REG_TEMP_R16, MSK_BIT5			; Lowercase -> Uppercase ('a' (0x61) -> 'A' (0x41))
C:003ee6 5307      	subi		REG_TEMP_R16, ('A' - 0xa)		; 'A' -> 0xa, ..., 'F' -> 0xf
         
          _uos_char_to_hex_incremental_add:
C:003ee7 700f      	andi		REG_TEMP_R16, 0x0f				; Filtre Bits<3,0> (precaution ;-)
C:003ee8 2ba0      	or			REG_X_LSB, REG_TEMP_R16			; X |= REG_TEMP_R16
         
         	; Discrimination...
C:003ee9 9100 06c4 	lds		REG_TEMP_R16, UOS_G_TEST_FLAGS
C:003eeb fd02      	sbrc		REG_TEMP_R16, FLG_TEST_COMMAND_MORE_IDX
C:003eec c005      	rjmp		_uos_char_to_hex_incremental_more_2
         
C:003eed 93a0 06c7 	sts		UOS_G_TEST_VALUE_LSB, REG_X_LSB
C:003eef 93b0 06c6 	sts		UOS_G_TEST_VALUE_MSB, REG_X_MSB
C:003ef1 c004      	rjmp		_uos_char_to_hex_incremental_end
         
          _uos_char_to_hex_incremental_more_2:
C:003ef2 93a0 06c9 	sts		UOS_G_TEST_VALUE_LSB_MORE, REG_X_LSB
C:003ef4 93b0 06c8 	sts		UOS_G_TEST_VALUE_MSB_MORE, REG_X_MSB
         	; Fin: Discrimination...
         
          _uos_char_to_hex_incremental_end:
         
C:003ef6 911f      	pop		REG_TEMP_R17
C:003ef7 910f      	pop		REG_TEMP_R16
C:003ef8 9508      	ret
         ; ---------
         
         ; ---------
         ; Raz de 'UOS_G_TEST_VALUES_ZONE'
         ; ---------
          _uos_raz_value_into_zone:
C:003ef9 93df      	push		REG_Y_MSB
C:003efa 93cf      	push		REG_Y_LSB
C:003efb 930f      	push		REG_TEMP_R16
C:003efc 931f      	push		REG_TEMP_R17
         
C:003efd 2700      	clr		REG_TEMP_R16
C:003efe 9300 06cc 	sts		UOS_G_TEST_VALUES_IDX_WRK, REG_TEMP_R16
         
C:003f00 e0d6      	ldi		REG_Y_MSB, high(UOS_G_TEST_VALUES_ZONE)
C:003f01 ecce      	ldi		REG_Y_LSB, low(UOS_G_TEST_VALUES_ZONE)
         
C:003f02 e400      	ldi		REG_TEMP_R16, 64
C:003f03 2711      	clr		REG_TEMP_R17
         
          _uos_raz_value_into_zone_loop:
C:003f04 9319      	st			Y+, REG_TEMP_R17
C:003f05 9319      	st			Y+, REG_TEMP_R17
         
C:003f06 950a      	dec		REG_TEMP_R16
C:003f07 f7e1      	brne		_uos_raz_value_into_zone_loop
         
C:003f08 911f      	pop		REG_TEMP_R17
C:003f09 910f      	pop		REG_TEMP_R16
C:003f0a 91cf      	pop		REG_Y_LSB
C:003f0b 91df      	pop		REG_Y_MSB
         
C:003f0c 9508      	ret
         ; ---------
         
         ; Recopie de 'UOS_G_TEST_VALUE_MSB_MORE:UOS_G_TEST_VALUE_LSB_MORE' a 'UOS_G_TEST_VALUES_ZONE'
         ; ---------
          _uos_add_value_into_zone:
C:003f0d 93bf      	push		REG_X_MSB
C:003f0e 93af      	push		REG_X_LSB
C:003f0f 93df      	push		REG_Y_MSB
C:003f10 93cf      	push		REG_Y_LSB
C:003f11 930f      	push		REG_TEMP_R16
C:003f12 931f      	push		REG_TEMP_R17
         
C:003f13 9100 06cc 	lds		REG_TEMP_R16, UOS_G_TEST_VALUES_IDX_WRK
C:003f15 e0d6      	ldi		REG_Y_MSB, high(UOS_G_TEST_VALUES_ZONE)
C:003f16 ecce      	ldi		REG_Y_LSB, low(UOS_G_TEST_VALUES_ZONE)
C:003f17 2711      	clr		REG_TEMP_R17
C:003f18 0fc0      	add		REG_Y_LSB, REG_TEMP_R16
C:003f19 1fd1      	adc		REG_Y_MSB, REG_TEMP_R17
         
C:003f1a 91b0 06c8 	lds		REG_X_MSB, UOS_G_TEST_VALUE_MSB_MORE
C:003f1c 91a0 06c9 	lds		REG_X_LSB, UOS_G_TEST_VALUE_LSB_MORE
         
C:003f1e 83a8      	std		Y+0, REG_X_LSB			; LSB en tete
C:003f1f 83b9      	std		Y+1, REG_X_MSB
         
C:003f20 9503      	inc		REG_TEMP_R16			; Next word
C:003f21 9503      	inc		REG_TEMP_R16
C:003f22 9300 06cc 	sts		UOS_G_TEST_VALUES_IDX_WRK, REG_TEMP_R16
         
         	; Raz donnee
C:003f24 2700      	clr		REG_TEMP_R16
C:003f25 9300 06c8 	sts		UOS_G_TEST_VALUE_MSB_MORE, REG_TEMP_R16
C:003f27 9300 06c9 	sts		UOS_G_TEST_VALUE_LSB_MORE, REG_TEMP_R16
         
C:003f29 911f      	pop		REG_TEMP_R17
C:003f2a 910f      	pop		REG_TEMP_R16
C:003f2b 91cf      	pop		REG_Y_LSB
C:003f2c 91df      	pop		REG_Y_MSB
C:003f2d 91af      	pop		REG_X_LSB
C:003f2e 91bf      	pop		REG_X_MSB
         
C:003f2f 9508      	ret
         ; ---------
         
         ; ---------
         ; Lecture d'un byte de l'EEPROM a l'adresse 'REG_X_MSB:REG_X_LSB'
         ; => Valeur retournee dans 'REG_TEMP_R16'
         ; ---------
          uos_eeprom_read_byte:
         	; Set address
C:003f30 bda1      	out		EEARL, REG_X_LSB
C:003f31 bdb2      	out		EEARH, REG_X_MSB
         
         	; Lecture a l'adresse 'REG_X_MSB:REG_X_LSB'
          _uos_eeprom_read_byte_wait:
C:003f32 99f9      	sbic		EECR, EEPE
C:003f33 cffe      	rjmp		_uos_eeprom_read_byte_wait
         
C:003f34 9af8      	sbi		EECR, EERE
C:003f35 b500      	in			REG_TEMP_R16, EEDR
         	; Fin: Lecture a l'adresse 'REG_X_MSB:REG_X_LSB'
         
C:003f36 9508      	ret
         ; ---------
         
         ; ---------
          _uos_do_spm:
         
         	; Awaiting the previous SPM complete
          _uos_wait_spm:
C:003f37 b707      	in			REG_TEMP_R16, SPMCSR
C:003f38 fd00      	sbrc		REG_TEMP_R16, SELFPRGEN
C:003f39 cffd      	rjmp		_uos_wait_spm
         	; End: Awaiting the previous SPM complete
         
         	; Input: REG_TEMP_R20 determines SPM action
         	;        => Disable interrupts if enabled, save status in 'REG_TEMP_R17'
C:003f3a b71f      	in			REG_TEMP_R17, SREG
C:003f3b 94f8      	cli
         
          _uos_wait_ee:
C:003f3c 99f9      	sbic		EECR, EEPE
C:003f3d cffe      	rjmp		_uos_wait_ee
         
         	; SPM timed sequence
C:003f3e bf47      	out		SPMCSR, REG_TEMP_R20
C:003f3f 95e8      	spm
         
         	; Restore SREG (to enable interrupts if originally enabled)
C:003f40 bf1f      	out		SREG, REG_TEMP_R17	; Restore 'SREG' from 'REG_TEMP_R17'
C:003f41 9508      	ret
         ; ---------
         
         ; End of file
          
         ; Fin: Fonctionnalites dans un fichier a part
         
         ; ---------
          .dseg
         
         ; Fin des variables propres au BOOTLOADER
         ; => 'G_FLAGS_EXTENSIONS' appartient au BOOTLOADER dans la mesure ou 'UOS_G_FLAGS_EXTENSIONS'
         ;    doit etre initialise a 0x00 pour poursuivre l'initialisation des extensions
         ; => IMPORTANT: Ne pas definir de section '.dseg' apres celle-ci ;-)
         ;
D:00075f    UOS_G_SRAM_BOOTLOADER_END_OF_USE:	.byte		1		; Initialisee a 0xff pour reperage dans la SRAM
         ; ---------
         
          .cseg
         
         ; ---------
         ; Derniere instruction du programme
         ; ---------
C:003f42 940c 377f 	jmp		_uos_forever	; Ne sera jamais execute
         
          .dw	CHAR_SEPARATOR			; Debut section datas		; NE PAS SUPPRIMER ;-)
C:003f44 ffff
         
          _uos_text_prompt:
         ; Warning: Passage de la Rev: sur x.yz
          .db	"### ATmega328p $Revision: 1.25 $", CHAR_LF, CHAR_NULL
C:003F45 2323232041546D6567613332387020245265766973696F6E3A20312E323520240A00
         
          .include		"ATmega328P_uOS.txt"
         ; "$Id: ATmega328P_uOS.txt,v 1.1 2026/02/18 18:01:34 administrateur Exp $"
         
         ; ---------
         ; Constantes et textes definis naturellement (MSB:LSB et ordre naturel du texte)
         ; => Remarque: Nombre pair de caracteres pour eviter le message:
         ;              "Warning : A .DB segment with an odd number..."
         
         ; Prompt lorsque le RESET est fait dans l'espace PROGRAMME
          _uos_text_program:
          .db	"### Hello World !..", CHAR_LF, CHAR_NULL, CHAR_NULL
C:003F56 2323232048656C6C6F20576F726C6420212E2E0A0000
         
         ; Prompt lorsque le RESET est fait dans l'espace BOOTLOADER
          _uos_text_bootloader:
          .db	"### Micro OS !..", CHAR_LF, CHAR_NULL
C:003F61 232323204D6963726F204F5320212E2E0A00
         
          _uos_text_frequency_8_mhz:
          .db	"### 8 MHz", CHAR_LF, CHAR_NULL, CHAR_NULL
C:003F6A 2323232038204D487A0A0000
         
          _uos_text_frequency_16_mhz:
          .db	"### 16 MHz", CHAR_LF, CHAR_NULL
C:003F70 232323203136204D487A0A00
         
          _uos_text_prompt_eeprom_version:
          .db	"### EEPROM: ", CHAR_NULL, CHAR_NULL
C:003F76 23232320454550524F4D3A200000
         
          _uos_text_prompt_type:
          .db	"### Type: ", CHAR_NULL, CHAR_NULL
C:003F7D 23232320547970653A200000
         
          _uos_text_prompt_id:
          .db	"### Id: ", CHAR_NULL, CHAR_NULL
C:003F83 2323232049643A200000
         
          _uos_text_prompt_bauds_value:
          .db	"### Bauds: ", CHAR_NULL
C:003F88 2323232042617564733A2000
         
          _uos_text_press_button_short:
          .db	"### Press button short ", CHAR_NULL
C:003F8E 23232320507265737320627574746F6E2073686F72742000
         
          _uos_text_press_button_long:
          .db	"### Press button long ", CHAR_NULL, CHAR_NULL
C:003F9A 23232320507265737320627574746F6E206C6F6E67200000
         
          _uos_text_convert_hex_to_min_ascii_table:
          .db	"0123456789abcdef"
C:003FA6 30313233343536373839616263646566
         
          _uos_text_flash_error:
          .db	"Err: FLASH at ", CHAR_NULL, CHAR_NULL
C:003FAE 4572723A20464C415348206174200000
         
          uos_text_eeprom_error:
          .db	"Err: EEPROM at ", CHAR_NULL
C:003FB6 4572723A20454550524F4D2061742000
         
          _uos_text_it_error:
          .db	"Err: Invalid It ", CHAR_NULL, CHAR_NULL
C:003FBE 4572723A20496E76616C6964204974200000
         
          uos_text_hexa_value:
          .db	"[0x", CHAR_NULL
C:003FC7 5B307800
         
          _uos_text_hexa_value_end:
          .db	"]", CHAR_NULL
C:003FC9 5D00
         
          uos_text_hexa_value_lf_end:
          .db	"]", CHAR_LF, CHAR_NULL, CHAR_NULL
C:003FCA 5D0A0000
         
          _uos_text_line_feed:
          .db	CHAR_LF, CHAR_NULL
C:003FCC 0A00
         
         ; Fin: Constantes et textes definis naturellement (MSB:LSB et ordre naturel du texte)
         
         ; End of file
          
          .include		"ATmega328P_uOS_Misc.txt"
         ; "$Id: ATmega328P_uOS_Misc.txt,v 1.1 2026/02/18 18:01:34 administrateur Exp $"
         
          mask_for_test_leds:
          #define MASK_LEDS		(UOS_MSK_BIT_LED_BLUE | UOS_MSK_BIT_LED_RED | UOS_MSK_BIT_LED_GREEN | UOS_MSK_BIT_LED_YELLOw)
         
         ; Allumage/Extinction 1/0
         ; => Correspond aux masques d'allumage des Leds de 'UOS_G_PORTB_IMAGE'
         		; Allumage des 4 Leds BLUE, RED, GREEN et YELLOW suivi de ...
         		; Extinction de la Led BLUE et Allumage des 3 Leds RED, GREEN et YELLOW
          .db	FLG_GESTION_TEST_LEDS_MSK   | ~(MASK_LEDS) & MASK_LEDS, 		FLG_GESTION_TEST_LEDS_MSK   | ~(UOS_MSK_BIT_LED_RED | UOS_MSK_BIT_LED_GREEN | UOS_MSK_BIT_LED_YELLOW) & MASK_LEDS
C:003FCD 8090
         
         		; Extinction de la Led RED et Allumage des 2 Leds GREEN et YELLOW suivi de ...
         		; Extinction de la Led GREEN et Allumage de la Led YELLOW
          .db	FLG_GESTION_TEST_LEDS_MSK   | ~(UOS_MSK_BIT_LED_GREEN | UOS_MSK_BIT_LED_YELLOW) & MASK_LEDS, 		FLG_GESTION_TEST_LEDS_MSK   | ~(UOS_MSK_BIT_LED_YELLOW) & MASK_LEDS
C:003FCE 9296
         
         		; Extinction des 4 Leds BLUE, RED, GREEN et YELLOW suivi de ...
         		; Allumage de la Led BLUE et Extinction des 3 Leds RED, GREEN et YELLOW
          .db	FLG_GESTION_TEST_LEDS_MSK   | MASK_LEDS, 		FLG_GESTION_TEST_LEDS_MSK   | ~(UOS_MSK_BIT_LED_BLUE) & MASK_LEDS
C:003FCF B6A6
         
         		; Allumage de la Led RED et Extinction des 3 Leds BLUE, GREEN et YELLOW		 suivi de ...
         		; Allumage de la Led GREEN et Extinction des 3 Leds BLUE, RED et YELLOW
          .db	FLG_GESTION_TEST_LEDS_MSK   | ~(UOS_MSK_BIT_LED_RED) & MASK_LEDS, 		FLG_GESTION_TEST_LEDS_MSK   | ~(UOS_MSK_BIT_LED_GREEN) & MASK_LEDS
C:003FD0 B4B2
         
         		; Allumage de la Led YELLOW et Extinction des 3 Leds BLUE, RED et GREEN suivi de ...
         		; Extinction des 4 Leds BLUE, RED, GREEN et YELLOW	
          .db	FLG_GESTION_TEST_LEDS_MSK   | ~(UOS_MSK_BIT_LED_YELLOW) & MASK_LEDS, 		FLG_GESTION_TEST_LEDS_MSK   | MASK_LEDS
C:003FD1 96B6
         
         		; Fin du test et Etat des 4 Leds BLUE, RED, GREEN et YELLOW inchange
          .db	(~FLG_GESTION_TEST_LEDS_MSK | MASK_LEDS) & MASK_LEDS, 0
C:003FD2 3600
         
         ; End of file
         
          
          .include		"ATmega328P_uOS_Print.txt"
         ; "$Id: ATmega328P_uOS_Print.txt,v 1.1 2026/02/18 18:01:34 administrateur Exp $"
         
         ; Textes d'affichage de la vitesse en Bauds @ 'UOS_G_HEADER_BAUDS_VALUE'
          const_for_bauds_rate_values:
          .db	"19200", CHAR_NULL	; #0: 19200 bauds
C:003FD3 313932303000
          .db	" 9600", CHAR_NULL	; #1:  9600 bauds
C:003FD6 203936303000
          .db	" 4800", CHAR_NULL	; #2:  4800 bauds
C:003FD9 203438303000
          .db	" 2400", CHAR_NULL	; #3:  2400 bauds
C:003FDC 203234303000
          .db	" 1200", CHAR_NULL	; #4:  1200 bauds
C:003FDF 203132303000
          .db	"  600", CHAR_NULL	; #5:   600 bauds
C:003FE2 202036303000
          .db	"  300", CHAR_NULL	; #6:   300 bauds
C:003FE5 202033303000
         
         ; End of file
         
          
          .include		"ATmega328P_uOS_Commands.txt"
         ; "$Id: ATmega328P_uOS_Commands.txt,v 1.1 2026/02/18 18:01:34 administrateur Exp $"
         
          const_for_bauds_rate:
         ; Durees en uS d'un bit a 16 MHz sur UART/Tx et UART/Rx
         ; => Division par 2 pour 8 MHz dans le cas du RC Osc interne (cf. 'init_hard')
          .dw	  52				; #0: 19200 bauds
C:003fe8 0034
          .dw	 104				; #1:  9600 bauds
C:003fe9 0068
          .dw	 208				; #2:  4800 bauds
C:003fea 00d0
          .dw	 416				; #3:  2400 bauds
C:003feb 01a0
          .dw	 832				; #4:  1200 bauds
C:003fec 0340
          .dw	1664				; #5:   600 bauds
C:003fed 0680
          .dw	3328				; #6:   300 bauds
C:003fee 0d00
          const_for_bauds_rate_end:
         
          text_hexa_value:
          .db	"[0x", CHAR_NULL
C:003FEF 5B307800
            
          text_hexa_value_lf_end:
          .db	"]", CHAR_LF, CHAR_NULL, CHAR_NULL
C:003FF1 5D0A0000
         
         ; End of file
         
          
         
          _uos_magic_const:
          .dw	0x1234
C:003ff3 1234
         
          end_of_program:
         
         ; End of file
         
Used memory blocks:
   code      :  Start = 0x0000, End = 0x007F, Length = 0x0080 (128 words), Overlap=N
   code      :  Start = 0x3580, End = 0x37FF, Length = 0x0280 (640 words), Overlap=N
   code      :  Start = 0x3800, End = 0x38F4, Length = 0x00F5 (245 words), Overlap=N
   code      :  Start = 0x38F5, End = 0x3A22, Length = 0x012E (302 words), Overlap=N
   code      :  Start = 0x3A23, End = 0x3AF6, Length = 0x00D4 (212 words), Overlap=N
   code      :  Start = 0x3AF7, End = 0x3C95, Length = 0x019F (415 words), Overlap=N
   code      :  Start = 0x3C96, End = 0x3D7B, Length = 0x00E6 (230 words), Overlap=N
   code      :  Start = 0x3D7C, End = 0x3F41, Length = 0x01C6 (454 words), Overlap=N
   code      :  Start = 0x3F42, End = 0x3FF3, Length = 0x00B2 (178 words), Overlap=N
   data      :  Start = 0x0100, End = 0x0534, Length = 0x0435 (1077 bytes), Overlap=N
   data      :  Start = 0x0535, End = 0x0574, Length = 0x0040 (64 bytes), Overlap=N
   data      :  Start = 0x0575, End = 0x06BB, Length = 0x0147 (327 bytes), Overlap=N
   data      :  Start = 0x06BC, End = 0x06C3, Length = 0x0008 (8 bytes), Overlap=N
   data      :  Start = 0x06C4, End = 0x075E, Length = 0x009B (155 bytes), Overlap=N
   data      :  Start = 0x075F, End = 0x075F, Length = 0x0001 (1 byte), Overlap=N


Segment usage:
   Code      :      2804 words (5608 bytes)
   Data      :      1632 bytes
   EEPROM    :         0 bytes

Assembly completed with no errors.
