+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK |                  design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/configreg_synch1_reg[12]/D|
|               clk_fpga_0 |design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK |                   design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/configreg_synch1_reg[0]/D|
|               clk_fpga_0 |design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK |                   design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/configreg_synch1_reg[8]/D|
|               clk_fpga_0 |design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK |                   design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/configreg_synch1_reg[9]/D|
|               clk_fpga_0 |design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK |                   design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/configreg_synch1_reg[1]/D|
|               clk_fpga_0 |design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK |                  design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/configreg_synch1_reg[10]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
