tst r0, r1 
mvnne r1, r2 
mvn r0, r1 
and r1, r0, r1, lsr #31 
mov r2, r1 
eor r3, r2, r1 
