<!-- Creator     : groff version 1.22.4 -->
<!-- CreationDate: Mon May 29 22:53:42 2023 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>AS</title>

</head>
<body>
<h1>as</h1>



<h2>NAME
<a name="NAME"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">AS &minus; the
portable GNU assembler.</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">as
[<b>&minus;a</b>[<b>cdghlns</b>][=<i>file</i>]] <br>
[<b>&minus;&minus;alternate</b>] <br>
[<b>&minus;&minus;compress&minus;debug&minus;sections</b>]
[<b>&minus;&minus;nocompress&minus;debug&minus;sections</b>]
<br>
[<b>&minus;D</b>] <br>
[<b>&minus;&minus;dump&minus;config</b>] <br>
[<b>&minus;&minus;debug&minus;prefix&minus;map</b>
<i>old</i>=<i>new</i>] <br>
[<b>&minus;&minus;defsym</b> <i>sym</i>=<i>val</i>] <br>
[<b>&minus;&minus;elf&minus;stt&minus;common=[no|yes]</b>]
<br>
[<b>&minus;&minus;emulation</b>=<i>name</i>] <br>
[<b>&minus;f</b>] <br>
[<b>&minus;g</b>] [<b>&minus;&minus;gstabs</b>]
[<b>&minus;&minus;gstabs+</b>] <br>
[<b>&minus;&minus;gdwarf&minus;&lt;N&gt;</b>]
[<b>&minus;&minus;gdwarf&minus;sections</b>] <br>
[<b>&minus;&minus;gdwarf&minus;cie&minus;version</b>=
<i><small>VERSION</small></i> ] <br>

[<b>&minus;&minus;generate&minus;missing&minus;build&minus;notes=[no|yes]</b>]
<br>
[<b>&minus;&minus;gsframe</b>] <br>
[<b>&minus;&minus;hash&minus;size</b>=<i>N</i>] <br>
[<b>&minus;&minus;help</b>]
[<b>&minus;&minus;target&minus;help</b>] <br>
[<b>&minus;I</b> <i>dir</i>] <br>
[<b>&minus;J</b>] <br>
[<b>&minus;K</b>] <br>
[<b>&minus;&minus;keep&minus;locals</b>] <br>
[<b>&minus;L</b>] <br>
[<b>&minus;&minus;listing&minus;lhs&minus;width</b>=
<i><small>NUM</small></i> ] <br>
[<b>&minus;&minus;listing&minus;lhs&minus;width2</b>=
<i><small>NUM</small></i> ] <br>
[<b>&minus;&minus;listing&minus;rhs&minus;width</b>=
<i><small>NUM</small></i> ] <br>
[<b>&minus;&minus;listing&minus;cont&minus;lines</b>=
<i><small>NUM</small></i> ] <br>

[<b>&minus;&minus;multibyte&minus;handling=[allow|warn|warn&minus;sym&minus;only]</b>]
<br>
[<b>&minus;&minus;no&minus;pad&minus;sections</b>] <br>
[<b>&minus;o</b> <i>objfile</i>] [<b>&minus;R</b>] <br>
[<b>&minus;&minus;sectname&minus;subst</b>] <br>
[<b>&minus;&minus;size&minus;check=[error|warning]</b>] <br>
[<b>&minus;&minus;statistics</b>] <br>
[<b>&minus;v</b>] [<b>&minus;version</b>]
[<b>&minus;&minus;version</b>] <br>
[<b>&minus;W</b>] [<b>&minus;&minus;warn</b>]
[<b>&minus;&minus;fatal&minus;warnings</b>]
[<b>&minus;w</b>] [<b>&minus;x</b>] <br>
[<b>&minus;Z</b>] [<b>@</b> <i><small>FILE</small></i> ]
<br>
[<i>target-options</i>] <br>
[<b>&minus;&minus;</b>|<i>files</i> ...]</p>

<h2>TARGET
<a name="TARGET"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><i>Target
AArch64 options:</i> <br>
[<b>&minus;EB</b>|<b>&minus;EL</b>] <br>
[<b>&minus;mabi</b>= <i><small>ABI</small></i> ]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target Alpha
options:</i> <br>
[<b>&minus;m</b><i>cpu</i>] <br>
[<b>&minus;mdebug</b> | <b>&minus;no&minus;mdebug</b>] <br>
[<b>&minus;replace</b> | <b>&minus;noreplace</b>] <br>
[<b>&minus;relax</b>] [<b>&minus;g</b>]
[<b>&minus;G</b><i>size</i>] <br>
[<b>&minus;F</b>] [<b>&minus;32addr</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>ARC</small> options:</i> <br>
[<b>&minus;mcpu=</b><i>cpu</i>] <br>

[<b>&minus;mA6</b>|<b>&minus;mARC600</b>|<b>&minus;mARC601</b>|<b>&minus;mA7</b>|<b>&minus;mARC700</b>|<b>&minus;mEM</b>|<b>&minus;mHS</b>]
<br>
[<b>&minus;mcode&minus;density</b>] <br>
[<b>&minus;mrelax</b>] <br>
[<b>&minus;EB</b>|<b>&minus;EL</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>ARM</small> options:</i> <br>
[<b>&minus;mcpu</b>=<i>processor</i>[+<i>extension</i>...]]
<br>

[<b>&minus;march</b>=<i>architecture</i>[+<i>extension</i>...]]
<br>
[<b>&minus;mfpu</b>=<i>floating-point-format</i>] <br>
[<b>&minus;mfloat&minus;abi</b>=<i>abi</i>] <br>
[<b>&minus;meabi</b>=<i>ver</i>] <br>
[<b>&minus;mthumb</b>] <br>
[<b>&minus;EB</b>|<b>&minus;EL</b>] <br>

[<b>&minus;mapcs&minus;32</b>|<b>&minus;mapcs&minus;26</b>|<b>&minus;mapcs&minus;float</b>|
<b><br>
&minus;mapcs&minus;reentrant</b>] <br>
[<b>&minus;mthumb&minus;interwork</b>] [<b>&minus;k</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
Blackfin options:</i> <br>

[<b>&minus;mcpu</b>=<i>processor</i>[&minus;<i>sirevision</i>]]
<br>
[<b>&minus;mfdpic</b>] <br>
[<b>&minus;mno&minus;fdpic</b>] <br>
[<b>&minus;mnopic</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>BPF</small> options:</i> <br>
[<b>&minus;EL</b>] [<b>&minus;EB</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>CRIS</small> options:</i> <br>
[<b>&minus;&minus;underscore</b> |
<b>&minus;&minus;no&minus;underscore</b>] <br>
[<b>&minus;&minus;pic</b>] [<b>&minus;N</b>] <br>
[<b>&minus;&minus;emulation=criself</b> |
<b>&minus;&minus;emulation=crisaout</b>] <br>
[<b>&minus;&minus;march=v0_v10</b> |
<b>&minus;&minus;march=v10</b> |
<b>&minus;&minus;march=v32</b> |
<b>&minus;&minus;march=common_v10_v32</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
C&minus;SKY options:</i> <br>
[<b>&minus;march=</b><i>arch</i>]
[<b>&minus;mcpu=</b><i>cpu</i>] <br>
[<b>&minus;EL</b>] [<b>&minus;mlittle&minus;endian</b>]
[<b>&minus;EB</b>] [<b>&minus;mbig&minus;endian</b>] <br>
[<b>&minus;fpic</b>] [<b>&minus;pic</b>] <br>
[<b>&minus;mljump</b>] [<b>&minus;mno&minus;ljump</b>] <br>
[<b>&minus;force2bsr</b>] [<b>&minus;mforce2bsr</b>]
[<b>&minus;no&minus;force2bsr</b>]
[<b>&minus;mno&minus;force2bsr</b>] <br>
[<b>&minus;jsri2bsr</b>] [<b>&minus;mjsri2bsr</b>]
[<b>&minus;no&minus;jsri2bsr</b> ]
[<b>&minus;mno&minus;jsri2bsr</b>] <br>
[<b>&minus;mnolrw</b> ] [<b>&minus;mno&minus;lrw</b>] <br>
[<b>&minus;melrw</b>] [<b>&minus;mno&minus;elrw</b>] <br>
[<b>&minus;mlaf</b> ]
[<b>&minus;mliterals&minus;after&minus;func</b>] <br>
[<b>&minus;mno&minus;laf</b>]
[<b>&minus;mno&minus;literals&minus;after&minus;func</b>]
<br>
[<b>&minus;mlabr</b>]
[<b>&minus;mliterals&minus;after&minus;br</b>] <br>
[<b>&minus;mno&minus;labr</b>]
[<b>&minus;mnoliterals&minus;after&minus;br</b>] <br>
[<b>&minus;mistack</b>] [<b>&minus;mno&minus;istack</b>]
<br>
[<b>&minus;mhard&minus;float</b>] [<b>&minus;mmp</b>]
[<b>&minus;mcp</b>] [<b>&minus;mcache</b>] <br>
[<b>&minus;msecurity</b>] [<b>&minus;mtrust</b>] <br>
[<b>&minus;mdsp</b>] [<b>&minus;medsp</b>]
[<b>&minus;mvdsp</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target D10V
options:</i> <br>
[<b>&minus;O</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target D30V
options:</i> <br>
[<b>&minus;O</b>|<b>&minus;n</b>|<b>&minus;N</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>EPIPHANY</small> options:</i> <br>
[<b>&minus;mepiphany</b>|<b>&minus;mepiphany16</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
H8/300 options:</i> <br>
[&minus;h&minus;tick&minus;hex]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target i386
options:</i> <br>

[<b>&minus;&minus;32</b>|<b>&minus;&minus;x32</b>|<b>&minus;&minus;64</b>]
[<b>&minus;n</b>] <br>
[<b>&minus;march</b>= <i><small>CPU</small></i> [+
<i><small>EXTENSION</small></i> ...]] [<b>&minus;mtune</b>=
<i><small>CPU</small></i> ]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>IA&minus;64</small> options:</i> <br>

[<b>&minus;mconstant&minus;gp</b>|<b>&minus;mauto&minus;pic</b>]
<br>

[<b>&minus;milp32</b>|<b>&minus;milp64</b>|<b>&minus;mlp64</b>|<b>&minus;mp64</b>]
<br>
[<b>&minus;mle</b>|<b>mbe</b>] <br>
[<b>&minus;mtune=itanium1</b>|<b>&minus;mtune=itanium2</b>]
<br>

[<b>&minus;munwind&minus;check=warning</b>|<b>&minus;munwind&minus;check=error</b>]
<br>

[<b>&minus;mhint.b=ok</b>|<b>&minus;mhint.b=warning</b>|<b>&minus;mhint.b=error</b>]
<br>
[<b>&minus;x</b>|<b>&minus;xexplicit</b>]
[<b>&minus;xauto</b>] [<b>&minus;xdebug</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>IP2K</small> options:</i> <br>
[<b>&minus;mip2022</b>|<b>&minus;mip2022ext</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target M32C
options:</i> <br>
[<b>&minus;m32c</b>|<b>&minus;m16c</b>] [&minus;relax]
[&minus;h&minus;tick&minus;hex]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target M32R
options:</i> <br>

[<b>&minus;&minus;m32rx</b>|<b>&minus;&minus;[no&minus;]warn&minus;explicit&minus;parallel&minus;conflicts</b>|
<b><br>
&minus;&minus;W[n]p</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
M680X0 options:</i> <br>
[<b>&minus;l</b>]
[<b>&minus;m68000</b>|<b>&minus;m68010</b>|<b>&minus;m68020</b>|...]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
M68HC11 options:</i> <br>

[<b>&minus;m68hc11</b>|<b>&minus;m68hc12</b>|<b>&minus;m68hcs12</b>|<b>&minus;mm9s12x</b>|<b>&minus;mm9s12xg</b>]
<br>
[<b>&minus;mshort</b>|<b>&minus;mlong</b>] <br>

[<b>&minus;mshort&minus;double</b>|<b>&minus;mlong&minus;double</b>]
<br>
[<b>&minus;&minus;force&minus;long&minus;branches</b>]
[<b>&minus;&minus;short&minus;branches</b>] <br>
[<b>&minus;&minus;strict&minus;direct&minus;mode</b>]
[<b>&minus;&minus;print&minus;insn&minus;syntax</b>] <br>
[<b>&minus;&minus;print&minus;opcodes</b>]
[<b>&minus;&minus;generate&minus;example</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>MCORE</small> options:</i> <br>
[<b>&minus;jsri2bsr</b>] [<b>&minus;sifilter</b>]
[<b>&minus;relax</b>] <br>
[<b>&minus;mcpu=[210|340]</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target Meta
options:</i> <br>
[<b>&minus;mcpu=</b><i>cpu</i>]
[<b>&minus;mfpu=</b><i>cpu</i>]
[<b>&minus;mdsp=</b><i>cpu</i>] <i>Target
<small>MICROBLAZE</small> options:</i></p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>MIPS</small> options:</i> <br>
[<b>&minus;nocpp</b>] [<b>&minus;EL</b>] [<b>&minus;EB</b>]
[<b>&minus;O</b>[<i>optimization level</i>]] <br>
[<b>&minus;g</b>[<i>debug level</i>]] [<b>&minus;G</b>
<i>num</i>] [<b>&minus;KPIC</b>] [<b>&minus;call_shared</b>]
<br>
[<b>&minus;non_shared</b>] [<b>&minus;xgot</b>
[<b>&minus;mvxworks&minus;pic</b>] <br>
[<b>&minus;mabi</b>= <i><small>ABI</small></i> ]
[<b>&minus;32</b>] [<b>&minus;n32</b>] [<b>&minus;64</b>]
[<b>&minus;mfp32</b>] [<b>&minus;mgp32</b>] <br>
[<b>&minus;mfp64</b>] [<b>&minus;mgp64</b>]
[<b>&minus;mfpxx</b>] <br>
[<b>&minus;modd&minus;spreg</b>]
[<b>&minus;mno&minus;odd&minus;spreg</b>] <br>
[<b>&minus;march</b>= <i><small>CPU</small></i> ]
[<b>&minus;mtune</b>= <i><small>CPU</small></i> ]
[<b>&minus;mips1</b>] [<b>&minus;mips2</b>] <br>
[<b>&minus;mips3</b>] [<b>&minus;mips4</b>]
[<b>&minus;mips5</b>] [<b>&minus;mips32</b>]
[<b>&minus;mips32r2</b>] <br>
[<b>&minus;mips32r3</b>] [<b>&minus;mips32r5</b>]
[<b>&minus;mips32r6</b>] [<b>&minus;mips64</b>]
[<b>&minus;mips64r2</b>] <br>
[<b>&minus;mips64r3</b>] [<b>&minus;mips64r5</b>]
[<b>&minus;mips64r6</b>] <br>
[<b>&minus;construct&minus;floats</b>]
[<b>&minus;no&minus;construct&minus;floats</b>] <br>
[<b>&minus;mignore&minus;branch&minus;isa</b>]
[<b>&minus;mno&minus;ignore&minus;branch&minus;isa</b>] <br>
[<b>&minus;mnan=</b><i>encoding</i>] <br>
[<b>&minus;trap</b>] [<b>&minus;no&minus;break</b>]
[<b>&minus;break</b>] [<b>&minus;no&minus;trap</b>] <br>
[<b>&minus;mips16</b>] [<b>&minus;no&minus;mips16</b>] <br>
[<b>&minus;mmips16e2</b>] [<b>&minus;mno&minus;mips16e2</b>]
<br>
[<b>&minus;mmicromips</b>]
[<b>&minus;mno&minus;micromips</b>] <br>
[<b>&minus;msmartmips</b>]
[<b>&minus;mno&minus;smartmips</b>] <br>
[<b>&minus;mips3d</b>] [<b>&minus;no&minus;mips3d</b>] <br>
[<b>&minus;mdmx</b>] [<b>&minus;no&minus;mdmx</b>] <br>
[<b>&minus;mdsp</b>] [<b>&minus;mno&minus;dsp</b>] <br>
[<b>&minus;mdspr2</b>] [<b>&minus;mno&minus;dspr2</b>] <br>
[<b>&minus;mdspr3</b>] [<b>&minus;mno&minus;dspr3</b>] <br>
[<b>&minus;mmsa</b>] [<b>&minus;mno&minus;msa</b>] <br>
[<b>&minus;mxpa</b>] [<b>&minus;mno&minus;xpa</b>] <br>
[<b>&minus;mmt</b>] [<b>&minus;mno&minus;mt</b>] <br>
[<b>&minus;mmcu</b>] [<b>&minus;mno&minus;mcu</b>] <br>
[<b>&minus;mcrc</b>] [<b>&minus;mno&minus;crc</b>] <br>
[<b>&minus;mginv</b>] [<b>&minus;mno&minus;ginv</b>] <br>
[<b>&minus;mloongson&minus;mmi</b>]
[<b>&minus;mno&minus;loongson&minus;mmi</b>] <br>
[<b>&minus;mloongson&minus;cam</b>]
[<b>&minus;mno&minus;loongson&minus;cam</b>] <br>
[<b>&minus;mloongson&minus;ext</b>]
[<b>&minus;mno&minus;loongson&minus;ext</b>] <br>
[<b>&minus;mloongson&minus;ext2</b>]
[<b>&minus;mno&minus;loongson&minus;ext2</b>] <br>
[<b>&minus;minsn32</b>] [<b>&minus;mno&minus;insn32</b>]
<br>
[<b>&minus;mfix7000</b>] [<b>&minus;mno&minus;fix7000</b>]
<br>
[<b>&minus;mfix&minus;rm7000</b>]
[<b>&minus;mno&minus;fix&minus;rm7000</b>] <br>
[<b>&minus;mfix&minus;vr4120</b>]
[<b>&minus;mno&minus;fix&minus;vr4120</b>] <br>
[<b>&minus;mfix&minus;vr4130</b>]
[<b>&minus;mno&minus;fix&minus;vr4130</b>] <br>
[<b>&minus;mfix&minus;r5900</b>]
[<b>&minus;mno&minus;fix&minus;r5900</b>] <br>
[<b>&minus;mdebug</b>] [<b>&minus;no&minus;mdebug</b>] <br>
[<b>&minus;mpdr</b>] [<b>&minus;mno&minus;pdr</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>MMIX</small> options:</i> <br>

[<b>&minus;&minus;fixed&minus;special&minus;register&minus;names</b>]
[<b>&minus;&minus;globalize&minus;symbols</b>] <br>
[<b>&minus;&minus;gnu&minus;syntax</b>]
[<b>&minus;&minus;relax</b>]
[<b>&minus;&minus;no&minus;predefined&minus;symbols</b>]
<br>
[<b>&minus;&minus;no&minus;expand</b>]
[<b>&minus;&minus;no&minus;merge&minus;gregs</b>]
[<b>&minus;x</b>] <br>

[<b>&minus;&minus;linker&minus;allocated&minus;gregs</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target Nios
<small>II</small> options:</i> <br>
[<b>&minus;relax&minus;all</b>]
[<b>&minus;relax&minus;section</b>]
[<b>&minus;no&minus;relax</b>] <br>
[<b>&minus;EB</b>] [<b>&minus;EL</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>NDS32</small> options:</i> <br>
[<b>&minus;EL</b>] [<b>&minus;EB</b>] [<b>&minus;O</b>]
[<b>&minus;Os</b>] [<b>&minus;mcpu=</b><i>cpu</i>] <br>
[<b>&minus;misa=</b><i>isa</i>]
[<b>&minus;mabi=</b><i>abi</i>]
[<b>&minus;mall&minus;ext</b>] <br>
[<b>&minus;m[no&minus;]16&minus;bit</b>]
[<b>&minus;m[no&minus;]perf&minus;ext</b>]
[<b>&minus;m[no&minus;]perf2&minus;ext</b>] <br>
[<b>&minus;m[no&minus;]string&minus;ext</b>]
[<b>&minus;m[no&minus;]dsp&minus;ext</b>]
[<b>&minus;m[no&minus;]mac</b>]
[<b>&minus;m[no&minus;]div</b>] <br>
[<b>&minus;m[no&minus;]audio&minus;isa&minus;ext</b>]
[<b>&minus;m[no&minus;]fpu&minus;sp&minus;ext</b>]
[<b>&minus;m[no&minus;]fpu&minus;dp&minus;ext</b>] <br>
[<b>&minus;m[no&minus;]fpu&minus;fma</b>]
[<b>&minus;mfpu&minus;freg=</b> <i><small>FREG</small></i> ]
[<b>&minus;mreduced&minus;regs</b>] <br>
[<b>&minus;mfull&minus;regs</b>]
[<b>&minus;m[no&minus;]dx&minus;regs</b>]
[<b>&minus;mpic</b>] [<b>&minus;mno&minus;relax</b>] <br>
[<b>&minus;mb2bb</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>PDP11</small> options:</i> <br>
[<b>&minus;mpic</b>|<b>&minus;mno&minus;pic</b>]
[<b>&minus;mall</b>] [<b>&minus;mno&minus;extensions</b>]
<br>

[<b>&minus;m</b><i>extension</i>|<b>&minus;mno&minus;</b><i>extension</i>]
<br>
[<b>&minus;m</b><i>cpu</i>]
[<b>&minus;m</b><i>machine</i>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
picoJava options:</i> <br>
[<b>&minus;mb</b>|<b>&minus;me</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
PowerPC options:</i> <br>
[<b>&minus;a32</b>|<b>&minus;a64</b>] <br>

[<b>&minus;mpwrx</b>|<b>&minus;mpwr2</b>|<b>&minus;mpwr</b>|<b>&minus;m601</b>|<b>&minus;mppc</b>|<b>&minus;mppc32</b>|<b>&minus;m603</b>|<b>&minus;m604</b>|<b>&minus;m403</b>|<b>&minus;m405</b>|
<b><br>

&minus;m440</b>|<b>&minus;m464</b>|<b>&minus;m476</b>|<b>&minus;m7400</b>|<b>&minus;m7410</b>|<b>&minus;m7450</b>|<b>&minus;m7455</b>|<b>&minus;m750cl</b>|<b>&minus;mgekko</b>|
<b><br>

&minus;mbroadway</b>|<b>&minus;mppc64</b>|<b>&minus;m620</b>|<b>&minus;me500</b>|<b>&minus;e500x2</b>|<b>&minus;me500mc</b>|<b>&minus;me500mc64</b>|<b>&minus;me5500</b>|
<b><br>

&minus;me6500</b>|<b>&minus;mppc64bridge</b>|<b>&minus;mbooke</b>|<b>&minus;mpower4</b>|<b>&minus;mpwr4</b>|<b>&minus;mpower5</b>|<b>&minus;mpwr5</b>|<b>&minus;mpwr5x</b>|
<b><br>

&minus;mpower6</b>|<b>&minus;mpwr6</b>|<b>&minus;mpower7</b>|<b>&minus;mpwr7</b>|<b>&minus;mpower8</b>|<b>&minus;mpwr8</b>|<b>&minus;mpower9</b>|<b>&minus;mpwr9&minus;ma2</b>|
<b><br>

&minus;mcell</b>|<b>&minus;mspe</b>|<b>&minus;mspe2</b>|<b>&minus;mtitan</b>|<b>&minus;me300</b>|<b>&minus;mcom</b>]
<br>
[<b>&minus;many</b>]
[<b>&minus;maltivec</b>|<b>&minus;mvsx</b>|<b>&minus;mhtm</b>|<b>&minus;mvle</b>]
<br>
[<b>&minus;mregnames</b>|<b>&minus;mno&minus;regnames</b>]
<br>

[<b>&minus;mrelocatable</b>|<b>&minus;mrelocatable&minus;lib</b>|<b>&minus;K
<small>PIC</small></b> ] [<b>&minus;memb</b>] <br>

[<b>&minus;mlittle</b>|<b>&minus;mlittle&minus;endian</b>|<b>&minus;le</b>|<b>&minus;mbig</b>|<b>&minus;mbig&minus;endian</b>|<b>&minus;be</b>]
<br>
[<b>&minus;msolaris</b>|<b>&minus;mno&minus;solaris</b>]
<br>
[<b>&minus;nops=</b><i>count</i>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>PRU</small> options:</i> <br>
[<b>&minus;link&minus;relax</b>] <br>
[<b>&minus;mnolink&minus;relax</b>] <br>

[<b>&minus;mno&minus;warn&minus;regname&minus;label</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
RISC-V options:</i> <br>

[<b>&minus;fpic</b>|<b>&minus;fPIC</b>|<b>&minus;fno&minus;pic</b>]
<br>
[<b>&minus;march</b>= <i><small>ISA</small></i> ] <br>
[<b>&minus;mabi</b>= <i><small>ABI</small></i> ] <br>

[<b>&minus;mlittle&minus;endian</b>|<b>&minus;mbig&minus;endian</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>RL78</small> options:</i> <br>
[<b>&minus;mg10</b>] <br>

[<b>&minus;m32bit&minus;doubles</b>|<b>&minus;m64bit&minus;doubles</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>RX</small> options:</i> <br>

[<b>&minus;mlittle&minus;endian</b>|<b>&minus;mbig&minus;endian</b>]
<br>

[<b>&minus;m32bit&minus;doubles</b>|<b>&minus;m64bit&minus;doubles</b>]
<br>

[<b>&minus;muse&minus;conventional&minus;section&minus;names</b>]
<br>
[<b>&minus;msmall&minus;data&minus;limit</b>] <br>
[<b>&minus;mpid</b>] <br>
[<b>&minus;mrelax</b>] <br>
[<b>&minus;mint&minus;register=</b><i>number</i>] <br>

[<b>&minus;mgcc&minus;abi</b>|<b>&minus;mrx&minus;abi</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target s390
options:</i> <br>
[<b>&minus;m31</b>|<b>&minus;m64</b>]
[<b>&minus;mesa</b>|<b>&minus;mzarch</b>]
[<b>&minus;march</b>= <i><small>CPU</small></i> ] <br>
[<b>&minus;mregnames</b>|<b>&minus;mno&minus;regnames</b>]
<br>
[<b>&minus;mwarn&minus;areg&minus;zero</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>SCORE</small> options:</i> <br>

[<b>&minus;EB</b>][<b>&minus;EL</b>][<b>&minus;FIXDD</b>][<b>&minus;NWARN</b>]
<br>

[<b>&minus;SCORE5</b>][<b>&minus;SCORE5U</b>][<b>&minus;SCORE7</b>][<b>&minus;SCORE3</b>]
<br>
[<b>&minus;march=score7</b>][<b>&minus;march=score3</b>]
<br>

[<b>&minus;USE_R1</b>][<b>&minus;KPIC</b>][<b>&minus;O0</b>][<b>&minus;G</b>
<i>num</i>][<b>&minus;V</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>SPARC</small> options:</i> <br>

[<b>&minus;Av6</b>|<b>&minus;Av7</b>|<b>&minus;Av8</b>|<b>&minus;Aleon</b>|<b>&minus;Asparclet</b>|<b>&minus;Asparclite
<br>

&minus;Av8plus</b>|<b>&minus;Av8plusa</b>|<b>&minus;Av8plusb</b>|<b>&minus;Av8plusc</b>|<b>&minus;Av8plusd
<br>

&minus;Av8plusv</b>|<b>&minus;Av8plusm</b>|<b>&minus;Av9</b>|<b>&minus;Av9a</b>|<b>&minus;Av9b</b>|<b>&minus;Av9c
<br>

&minus;Av9d</b>|<b>&minus;Av9e</b>|<b>&minus;Av9v</b>|<b>&minus;Av9m</b>|<b>&minus;Asparc</b>|<b>&minus;Asparcvis
<br>

&minus;Asparcvis2</b>|<b>&minus;Asparcfmaf</b>|<b>&minus;Asparcima</b>|<b>&minus;Asparcvis3
<br>
&minus;Asparcvisr</b>|<b>&minus;Asparc5</b>] <br>

[<b>&minus;xarch=v8plus</b>|<b>&minus;xarch=v8plusa</b>]|<b>&minus;xarch=v8plusb</b>|<b>&minus;xarch=v8plusc
<br>

&minus;xarch=v8plusd</b>|<b>&minus;xarch=v8plusv</b>|<b>&minus;xarch=v8plusm</b>|<b>&minus;xarch=v9
<br>

&minus;xarch=v9a</b>|<b>&minus;xarch=v9b</b>|<b>&minus;xarch=v9c</b>|<b>&minus;xarch=v9d</b>|<b>&minus;xarch=v9e
<br>

&minus;xarch=v9v</b>|<b>&minus;xarch=v9m</b>|<b>&minus;xarch=sparc</b>|<b>&minus;xarch=sparcvis
<br>

&minus;xarch=sparcvis2</b>|<b>&minus;xarch=sparcfmaf</b>|<b>&minus;xarch=sparcima
<br>

&minus;xarch=sparcvis3</b>|<b>&minus;xarch=sparcvisr</b>|<b>&minus;xarch=sparc5
<br>
&minus;bump</b>] <br>
[<b>&minus;32</b>|<b>&minus;64</b>] <br>

[<b>&minus;&minus;enforce&minus;aligned&minus;data</b>][<b>&minus;&minus;dcti&minus;couples&minus;detect</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>TIC54X</small> options:</i> <br>
[<b>&minus;mcpu=54[123589]</b>|<b>&minus;mcpu=54[56]lp</b>]
[<b>&minus;mfar&minus;mode</b>|<b>&minus;mf</b>] <br>
[<b>&minus;merrors&minus;to&minus;file</b>
<i>&lt;filename&gt;</i>|<b>&minus;me</b>
<i>&lt;filename&gt;</i>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>TIC6X</small> options:</i> <br>
[<b>&minus;march=</b><i>arch</i>]
[<b>&minus;mbig&minus;endian</b>|<b>&minus;mlittle&minus;endian</b>]
<br>
[<b>&minus;mdsbt</b>|<b>&minus;mno&minus;dsbt</b>]
[<b>&minus;mpid=no</b>|<b>&minus;mpid=near</b>|<b>&minus;mpid=far</b>]
<br>
[<b>&minus;mpic</b>|<b>&minus;mno&minus;pic</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
TILE-Gx options:</i> <br>

[<b>&minus;m32</b>|<b>&minus;m64</b>][<b>&minus;EB</b>][<b>&minus;EL</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
Visium options:</i> <br>
[<b>&minus;mtune=</b><i>arch</i>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
Xtensa options:</i> <br>

[<b>&minus;&minus;[no&minus;]text&minus;section&minus;literals</b>]
[<b>&minus;&minus;[no&minus;]auto&minus;litpools</b>] <br>
[<b>&minus;&minus;[no&minus;]absolute&minus;literals</b>]
<br>
[<b>&minus;&minus;[no&minus;]target&minus;align</b>]
[<b>&minus;&minus;[no&minus;]longcalls</b>] <br>
[<b>&minus;&minus;[no&minus;]transform</b>] <br>
[<b>&minus;&minus;rename&minus;section</b>
<i>oldname</i>=<i>newname</i>] <br>
[<b>&minus;&minus;[no&minus;]trampolines</b>] <br>

[<b>&minus;&minus;abi&minus;windowed</b>|<b>&minus;&minus;abi&minus;call0</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target Z80
options:</i> <br>
[<b>&minus;march=</b> <i><small>CPU</small>
[&minus;EXT][+EXT]</i>] <br>
[<b>&minus;local&minus;prefix=</b>
<i><small>PREFIX</small></i> ] <br>
[<b>&minus;colonless</b>] <br>
[<b>&minus;sdcc</b>] <br>
[<b>&minus;fp&minus;s=</b> <i><small>FORMAT</small></i> ]
<br>
[<b>&minus;fp&minus;d=</b> <i><small>FORMAT</small></i>
]</p>

<h2>DESCRIPTION
<a name="DESCRIPTION"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em"><small>GNU</small>
<b>as</b> is really a family of assemblers. If you use (or
have used) the <small>GNU</small> assembler on one
architecture, you should find a fairly similar environment
when you use it on another architecture. Each version has
much in common with the others, including object file
formats, most assembler directives (often called
<i>pseudo-ops</i>) and assembler syntax.</p>

<p style="margin-left:11%; margin-top: 1em"><b>as</b> is
primarily intended to assemble the output of the <small>GNU
C</small> compiler &quot;gcc&quot; for use by the linker
&quot;ld&quot;. Nevertheless, we&rsquo;ve tried to make
<b>as</b> assemble correctly everything that other
assemblers for the same machine would assemble. Any
exceptions are documented explicitly. This doesn&rsquo;t
mean <b>as</b> always uses the same syntax as another
assembler for the same architecture; for example, we know of
several incompatible versions of 680x0 assembly language
syntax.</p>

<p style="margin-left:11%; margin-top: 1em">Each time you
run <b>as</b> it assembles exactly one source program. The
source program is made up of one or more files. (The
standard input is also a file.)</p>

<p style="margin-left:11%; margin-top: 1em">You give
<b>as</b> a command line that has zero or more input file
names. The input files are read (from left file name to
right). A command-line argument (in any position) that has
no special meaning is taken to be an input file name.</p>

<p style="margin-left:11%; margin-top: 1em">If you give
<b>as</b> no file names it attempts to read one input file
from the <b>as</b> standard input, which is normally your
terminal. You may have to type <b>ctl-D</b> to tell
<b>as</b> there is no more program to assemble.</p>

<p style="margin-left:11%; margin-top: 1em">Use
<b>&minus;&minus;</b> if you need to explicitly name the
standard input file in your command line.</p>

<p style="margin-left:11%; margin-top: 1em">If the source
is empty, <b>as</b> produces a small, empty object file.</p>

<p style="margin-left:11%; margin-top: 1em"><b>as</b> may
write warnings and error messages to the standard error file
(usually your terminal). This should not happen when a
compiler runs <b>as</b> automatically. Warnings report an
assumption made so that <b>as</b> could keep assembling a
flawed program; errors report a grave problem that stops the
assembly.</p>

<p style="margin-left:11%; margin-top: 1em">If you are
invoking <b>as</b> via the <small>GNU C</small> compiler,
you can use the <b>&minus;Wa</b> option to pass arguments
through to the assembler. The assembler arguments must be
separated from each other (and the <b>&minus;Wa</b>) by
commas. For example:</p>

<p style="margin-left:11%; margin-top: 1em">gcc &minus;c
&minus;g &minus;O &minus;Wa,&minus;alh,&minus;L file.c</p>

<p style="margin-left:11%; margin-top: 1em">This passes two
options to the assembler: <b>&minus;alh</b> (emit a listing
to standard output with high-level and assembly source) and
<b>&minus;L</b> (retain local symbols in the symbol
table).</p>

<p style="margin-left:11%; margin-top: 1em">Usually you do
not need to use this <b>&minus;Wa</b> mechanism, since many
compiler command-line options are automatically passed to
the assembler by the compiler. (You can call the
<small>GNU</small> compiler driver with the <b>&minus;v</b>
option to see precisely what options it passes to each
compilation pass, including the assembler.)</p>

<h2>OPTIONS
<a name="OPTIONS"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em"><b>@</b><i>file</i></p>

<p style="margin-left:17%;">Read command-line options from
<i>file</i>. The options read are inserted in place of the
original @<i>file</i> option. If <i>file</i> does not exist,
or cannot be read, then the option will be treated
literally, and not removed.</p>

<p style="margin-left:17%; margin-top: 1em">Options in
<i>file</i> are separated by whitespace. A whitespace
character may be included in an option by surrounding the
entire option in either single or double quotes. Any
character (including a backslash) may be included by
prefixing the character to be included with a backslash. The
<i>file</i> may itself contain additional @<i>file</i>
options; any such options will be processed recursively.</p>

<p style="margin-left:11%;"><b>&minus;a[cdghlmns]</b></p>

<p style="margin-left:17%;">Turn on listings, in any of a
variety of ways:</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;ac</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>omit false conditionals</p></td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;ad</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>omit debugging directives</p></td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;ag</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>include general information, like as version and options
passed</p> </td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;ah</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>include high-level source</p></td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;al</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>include assembly</p></td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;am</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>include macro expansions</p></td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;an</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>omit forms processing</p></td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;as</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>include symbols</p></td></tr>
</table>

<p style="margin-left:17%;"><b>=file</b></p>

<p style="margin-left:23%;">set the name of the listing
file</p>

<p style="margin-left:17%; margin-top: 1em">You may combine
these options; for example, use <b>&minus;aln</b> for
assembly listing without forms processing. The <b>=file</b>
option, if used, must be the last one. By itself,
<b>&minus;a</b> defaults to <b>&minus;ahls</b>.</p>


<p style="margin-left:11%;"><b>&minus;&minus;alternate</b></p>

<p style="margin-left:17%;">Begin in alternate macro
mode.</p>


<p style="margin-left:11%;"><b>&minus;&minus;compress&minus;debug&minus;sections</b></p>

<p style="margin-left:17%;">Compress <small>DWARF</small>
debug sections using zlib with <small>SHF_COMPRESSED</small>
from the <small>ELF ABI.</small> The resulting object file
may not be compatible with older linkers and object file
utilities. Note if compression would make a given section
<i>larger</i> then it is not compressed.</p>


<p style="margin-left:11%;"><b>&minus;&minus;compress&minus;debug&minus;sections=none
<br>
&minus;&minus;compress&minus;debug&minus;sections=zlib <br>

&minus;&minus;compress&minus;debug&minus;sections=zlib&minus;gnu
<br>

&minus;&minus;compress&minus;debug&minus;sections=zlib&minus;gabi
<br>

&minus;&minus;compress&minus;debug&minus;sections=zstd</b></p>

<p style="margin-left:17%;">These options control how
<small>DWARF</small> debug sections are compressed.
<b>&minus;&minus;compress&minus;debug&minus;sections=none</b>
is equivalent to
<b>&minus;&minus;nocompress&minus;debug&minus;sections</b>.
<b>&minus;&minus;compress&minus;debug&minus;sections=zlib</b>
and
<b>&minus;&minus;compress&minus;debug&minus;sections=zlib&minus;gabi</b>
are equivalent to
<b>&minus;&minus;compress&minus;debug&minus;sections</b>.
<b>&minus;&minus;compress&minus;debug&minus;sections=zlib&minus;gnu</b>
compresses <small>DWARF</small> debug sections using the
obsoleted zlib-gnu format. The debug sections are renamed to
begin with <b>.zdebug</b>.
<b>&minus;&minus;compress&minus;debug&minus;sections=zstd</b>
compresses <small>DWARF</small> debug sections using zstd.
Note &minus; if compression would actually make a section
<i>larger</i>, then it is not compressed nor renamed.</p>


<p style="margin-left:11%;"><b>&minus;&minus;nocompress&minus;debug&minus;sections</b></p>

<p style="margin-left:17%;">Do not compress
<small>DWARF</small> debug sections. This is usually the
default for all targets except the x86/x86_64, but a
configure time option can be used to override this.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;D</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>Enable denugging in target specific backends, if
supported. Otherwise ignored. Even if ignored, this option
is accepted for script compatibility with calls to other
assemblers.</p> </td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;&minus;debug&minus;prefix&minus;map</b>
<i>old</i><b>=</b><i>new</i></p>

<p style="margin-left:17%;">When assembling files in
directory <i>old</i>, record debugging information
describing them as in <i>new</i> instead.</p>

<p style="margin-left:11%;"><b>&minus;&minus;defsym</b>
<i>sym</i><b>=</b><i>value</i></p>

<p style="margin-left:17%;">Define the symbol <i>sym</i> to
be <i>value</i> before assembling the input file.
<i>value</i> must be an integer constant. As in C, a leading
<b>0x</b> indicates a hexadecimal value, and a leading
<b>0</b> indicates an octal value. The value of the symbol
can be overridden inside a source file via the use of a
&quot;.set&quot; pseudo-op.</p>


<p style="margin-left:11%;"><b>&minus;&minus;dump&minus;config</b></p>

<p style="margin-left:17%;">Displays how the assembler is
configured and then exits.</p>


<p style="margin-left:11%;"><b>&minus;&minus;elf&minus;stt&minus;common=no
<br>
&minus;&minus;elf&minus;stt&minus;common=yes</b></p>

<p style="margin-left:17%;">These options control whether
the <small>ELF</small> assembler should generate common
symbols with the &quot;STT_COMMON&quot; type. The default
can be controlled by a configure option
<b>&minus;&minus;enable&minus;elf&minus;stt&minus;common</b>.</p>


<p style="margin-left:11%;"><b>&minus;&minus;emulation=</b><i>name</i></p>

<p style="margin-left:17%;">If the assembler is configured
to support multiple different target configurations then
this option can be used to select the desired form.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;f</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>&quot;fast&quot;&minus;&minus;&minus;skip whitespace and
comment preprocessing (assume source is compiler
output).</p> </td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;g</b></p></td>
<td width="3%"></td>
<td width="83%">
</td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;&minus;gen&minus;debug</b></p>

<p style="margin-left:17%;">Generate debugging information
for each assembler source line using whichever debug format
is preferred by the target. This currently means either
<small>STABS, ECOFF</small> or <small>DWARF2.</small> When
the debug format is <small>DWARF</small> then a
&quot;.debug_info&quot; and &quot;.debug_line&quot; section
is only emitted when the assembly file doesn&rsquo;t
generate one itself.</p>


<p style="margin-left:11%;"><b>&minus;&minus;gstabs</b></p>

<p style="margin-left:17%;">Generate stabs debugging
information for each assembler line. This may help debugging
assembler code, if the debugger can handle it.</p>


<p style="margin-left:11%;"><b>&minus;&minus;gstabs+</b></p>

<p style="margin-left:17%;">Generate stabs debugging
information for each assembler line, with <small>GNU</small>
extensions that probably only gdb can handle, and that could
make other debuggers crash or refuse to read your program.
This may help debugging assembler code. Currently the only
<small>GNU</small> extension is the location of the current
working directory at assembling time.</p>


<p style="margin-left:11%;"><b>&minus;&minus;gdwarf&minus;2</b></p>

<p style="margin-left:17%;">Generate <small>DWARF2</small>
debugging information for each assembler line. This may help
debugging assembler code, if the debugger can handle it.
Note&minus;&minus;&minus;this option is only supported by
some targets, not all of them.</p>


<p style="margin-left:11%;"><b>&minus;&minus;gdwarf&minus;3</b></p>

<p style="margin-left:17%;">This option is the same as the
<b>&minus;&minus;gdwarf&minus;2</b> option, except that it
allows for the possibility of the generation of extra debug
information as per version 3 of the <small>DWARF</small>
specification. Note &minus; enabling this option does not
guarantee the generation of any extra information, the
choice to do so is on a per target basis.</p>


<p style="margin-left:11%;"><b>&minus;&minus;gdwarf&minus;4</b></p>

<p style="margin-left:17%;">This option is the same as the
<b>&minus;&minus;gdwarf&minus;2</b> option, except that it
allows for the possibility of the generation of extra debug
information as per version 4 of the <small>DWARF</small>
specification. Note &minus; enabling this option does not
guarantee the generation of any extra information, the
choice to do so is on a per target basis.</p>


<p style="margin-left:11%;"><b>&minus;&minus;gdwarf&minus;5</b></p>

<p style="margin-left:17%;">This option is the same as the
<b>&minus;&minus;gdwarf&minus;2</b> option, except that it
allows for the possibility of the generation of extra debug
information as per version 5 of the <small>DWARF</small>
specification. Note &minus; enabling this option does not
guarantee the generation of any extra information, the
choice to do so is on a per target basis.</p>


<p style="margin-left:11%;"><b>&minus;&minus;gdwarf&minus;sections</b></p>

<p style="margin-left:17%;">Instead of creating a
.debug_line section, create a series of
.debug_line.<i>foo</i> sections where <i>foo</i> is the name
of the corresponding code section. For example a code
section called <i>.text.func</i> will have its dwarf line
number information placed into a section called
<i>.debug_line.text.func</i>. If the code section is just
called <i>.text</i> then debug line section will still be
called just <i>.debug_line</i> without any suffix.</p>


<p style="margin-left:11%;"><b>&minus;&minus;gdwarf&minus;cie&minus;version=</b><i>version</i></p>

<p style="margin-left:17%;">Control which version of
<small>DWARF</small> Common Information Entries (CIEs) are
produced. When this flag is not specificed the default is
version 1, though some targets can modify this default.
Other possible values for <i>version</i> are 3 or 4.</p>


<p style="margin-left:11%;"><b>&minus;&minus;generate&minus;missing&minus;build&minus;notes=yes
<br>

&minus;&minus;generate&minus;missing&minus;build&minus;notes=no</b></p>

<p style="margin-left:17%;">These options control whether
the <small>ELF</small> assembler should generate
<small>GNU</small> Build attribute notes if none are present
in the input sources. The default can be controlled by the
<b>&minus;&minus;enable&minus;generate&minus;build&minus;notes</b>
configure option.</p>

<p style="margin-left:11%;"><b>&minus;&minus;gsframe <br>
&minus;&minus;gsframe</b></p>

<p style="margin-left:17%;">Create <i>.sframe</i> section
from <small>CFI</small> directives.</p>


<p style="margin-left:11%;"><b>&minus;&minus;hash&minus;size</b>
<i>N</i></p>

<p style="margin-left:17%;">Ignored. Supported for command
line compatibility with other assemblers.</p>

<p style="margin-left:11%;"><b>&minus;&minus;help</b></p>

<p style="margin-left:17%;">Print a summary of the
command-line options and exit.</p>


<p style="margin-left:11%;"><b>&minus;&minus;target&minus;help</b></p>

<p style="margin-left:17%;">Print a summary of all target
specific options and exit.</p>

<p style="margin-left:11%;"><b>&minus;I</b> <i>dir</i></p>

<p style="margin-left:17%;">Add directory <i>dir</i> to the
search list for &quot;.include&quot; directives.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;J</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>Don&rsquo;t warn about signed overflow.</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;K</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>Issue warnings when difference tables altered for long
displacements.</p> </td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;L</b></p></td>
<td width="3%"></td>
<td width="83%">
</td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;&minus;keep&minus;locals</b></p>

<p style="margin-left:17%;">Keep (in the symbol table)
local symbols. These symbols start with system-specific
local label prefixes, typically <b>.L</b> for
<small>ELF</small> systems or <b>L</b> for traditional a.out
systems.</p>


<p style="margin-left:11%;"><b>&minus;&minus;listing&minus;lhs&minus;width=</b><i>number</i></p>

<p style="margin-left:17%;">Set the maximum width, in
words, of the output data column for an assembler listing to
<i>number</i>.</p>


<p style="margin-left:11%;"><b>&minus;&minus;listing&minus;lhs&minus;width2=</b><i>number</i></p>

<p style="margin-left:17%;">Set the maximum width, in
words, of the output data column for continuation lines in
an assembler listing to <i>number</i>.</p>


<p style="margin-left:11%;"><b>&minus;&minus;listing&minus;rhs&minus;width=</b><i>number</i></p>

<p style="margin-left:17%;">Set the maximum width of an
input source line, as displayed in a listing, to
<i>number</i> bytes.</p>


<p style="margin-left:11%;"><b>&minus;&minus;listing&minus;cont&minus;lines=</b><i>number</i></p>

<p style="margin-left:17%;">Set the maximum number of lines
printed in a listing for a single line of input to
<i>number</i> + 1.</p>


<p style="margin-left:11%;"><b>&minus;&minus;multibyte&minus;handling=allow
<br>
&minus;&minus;multibyte&minus;handling=warn <br>

&minus;&minus;multibyte&minus;handling=warn&minus;sym&minus;only
<br>

&minus;&minus;multibyte&minus;handling=warn_sym_only</b></p>

<p style="margin-left:17%;">Controls how the assembler
handles multibyte characters in the input. The default
(which can be restored by using the <b>allow</b> argument)
is to allow such characters without complaint. Using the
<b>warn</b> argument will make the assembler generate a
warning message whenever any multibyte character is
encountered. Using the <b>warn-sym-only</b> argument will
only cause a warning to be generated when a symbol is
defined with a name that contains multibyte characters.
(References to undefined symbols will not generate a
warning).</p>


<p style="margin-left:11%;"><b>&minus;&minus;no&minus;pad&minus;sections</b></p>

<p style="margin-left:17%;">Stop the assembler for padding
the ends of output sections to the alignment of that
section. The default is to pad the sections, but this can
waste space which might be needed on targets which have
tight memory constraints.</p>

<p style="margin-left:11%;"><b>&minus;o</b>
<i>objfile</i></p>

<p style="margin-left:17%;">Name the object-file output
from <b>as</b> <i>objfile</i>.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;R</b></p></td>
<td width="3%"></td>
<td width="68%">


<p>Fold the data section into the text section.</p></td>
<td width="15%">
</td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;&minus;reduce&minus;memory&minus;overheads</b></p>

<p style="margin-left:17%;">Ignored. Supported for
compatibility with tools that apss the same option to both
the assembler and the linker.</p>


<p style="margin-left:11%;"><b>&minus;&minus;sectname&minus;subst</b></p>

<p style="margin-left:17%;">Honor substitution sequences in
section names.</p>


<p style="margin-left:11%;"><b>&minus;&minus;size&minus;check=error
<br>
&minus;&minus;size&minus;check=warning</b></p>

<p style="margin-left:17%;">Issue an error or warning for
invalid <small>ELF</small> .size directive.</p>


<p style="margin-left:11%;"><b>&minus;&minus;statistics</b></p>

<p style="margin-left:17%;">Print the maximum space (in
bytes) and total time (in seconds) used by assembly.</p>


<p style="margin-left:11%;"><b>&minus;&minus;strip&minus;local&minus;absolute</b></p>

<p style="margin-left:17%;">Remove local absolute symbols
from the outgoing symbol table.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;v</b></p></td>
<td width="86%">
</td></tr>
</table>

<p style="margin-left:11%;"><b>&minus;version</b></p>

<p style="margin-left:17%;">Print the <b>as</b>
version.</p>


<p style="margin-left:11%;"><b>&minus;&minus;version</b></p>

<p style="margin-left:17%;">Print the <b>as</b> version and
exit.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;W</b></p></td>
<td width="86%">
</td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;&minus;no&minus;warn</b></p>

<p style="margin-left:17%;">Suppress warning messages.</p>


<p style="margin-left:11%;"><b>&minus;&minus;fatal&minus;warnings</b></p>

<p style="margin-left:17%;">Treat warnings as errors.</p>

<p style="margin-left:11%;"><b>&minus;&minus;warn</b></p>

<p style="margin-left:17%;">Don&rsquo;t suppress warning
messages or treat them as errors.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;w</b></p></td>
<td width="3%"></td>
<td width="65%">


<p>Ignored.</p></td>
<td width="18%">
</td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;x</b></p></td>
<td width="3%"></td>
<td width="65%">


<p>Ignored.</p></td>
<td width="18%">
</td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;Z</b></p></td>
<td width="3%"></td>
<td width="65%">


<p>Generate an object file even after errors.</p></td>
<td width="18%">
</td></tr>
</table>

<p style="margin-left:11%;"><b>&minus;&minus; |</b>
<i>files</i> <b>...</b></p>

<p style="margin-left:17%;">Standard input, or source files
to assemble.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the
64&minus;bit mode of the <small>ARM</small> Architecture
(AArch64).</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EB</b></p></td>
<td width="2%"></td>
<td width="83%">


<p>This option specifies that the output generated by the
assembler should be marked as being encoded for a big-endian
processor.</p> </td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EL</b></p></td>
<td width="2%"></td>
<td width="83%">


<p>This option specifies that the output generated by the
assembler should be marked as being encoded for a
little-endian processor.</p></td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;mabi=</b><i>abi</i></p>

<p style="margin-left:17%;">Specify which
<small>ABI</small> the source code uses. The recognized
arguments are: &quot;ilp32&quot; and &quot;lp64&quot;, which
decides the generated object file in <small>ELF32</small>
and <small>ELF64</small> format respectively. The default is
&quot;lp64&quot;.</p>


<p style="margin-left:11%;"><b>&minus;mcpu=</b><i>processor</i><b>[+</b><i>extension</i><b>...]</b></p>

<p style="margin-left:17%;">This option specifies the
target processor. The assembler will issue an error message
if an attempt is made to assemble an instruction which will
not execute on the target processor. The following processor
names are recognized: &quot;cortex&minus;a34&quot;,
&quot;cortex&minus;a35&quot;, &quot;cortex&minus;a53&quot;,
&quot;cortex&minus;a55&quot;, &quot;cortex&minus;a57&quot;,
&quot;cortex&minus;a65&quot;,
&quot;cortex&minus;a65ae&quot;,
&quot;cortex&minus;a72&quot;, &quot;cortex&minus;a73&quot;,
&quot;cortex&minus;a75&quot;, &quot;cortex&minus;a76&quot;,
&quot;cortex&minus;a76ae&quot;,
&quot;cortex&minus;a77&quot;, &quot;cortex&minus;a78&quot;,
&quot;cortex&minus;a78ae&quot;,
&quot;cortex&minus;a78c&quot;,
&quot;cortex&minus;a510&quot;,
&quot;cortex&minus;a710&quot;, &quot;ares&quot;,
&quot;exynos&minus;m1&quot;, &quot;falkor&quot;,
&quot;neoverse&minus;n1&quot;,
&quot;neoverse&minus;n2&quot;,
&quot;neoverse&minus;e1&quot;,
&quot;neoverse&minus;v1&quot;, &quot;qdf24xx&quot;,
&quot;saphira&quot;, &quot;thunderx&quot;,
&quot;vulcan&quot;, &quot;xgene1&quot; &quot;xgene2&quot;,
&quot;cortex&minus;r82&quot;, &quot;cortex&minus;x1&quot;,
and &quot;cortex&minus;x2&quot;. The special name
&quot;all&quot; may be used to allow the assembler to accept
instructions valid for any supported processor, including
all optional extensions.</p>

<p style="margin-left:17%; margin-top: 1em">In addition to
the basic instruction set, the assembler can be told to
accept, or restrict, various extension mnemonics that extend
the processor.</p>

<p style="margin-left:17%; margin-top: 1em">If some
implementations of a particular processor can have an
extension, then then those extensions are automatically
enabled. Consequently, you will not normally have to specify
any additional extensions.</p>


<p style="margin-left:11%;"><b>&minus;march=</b><i>architecture</i><b>[+</b><i>extension</i><b>...]</b></p>

<p style="margin-left:17%;">This option specifies the
target architecture. The assembler will issue an error
message if an attempt is made to assemble an instruction
which will not execute on the target architecture. The
following architecture names are recognized:
&quot;armv8&minus;a&quot;, &quot;armv8.1&minus;a&quot;,
&quot;armv8.2&minus;a&quot;, &quot;armv8.3&minus;a&quot;,
&quot;armv8.4&minus;a&quot; &quot;armv8.5&minus;a&quot;,
&quot;armv8.6&minus;a&quot;, &quot;armv8.7&minus;a&quot;,
&quot;armv8.8&minus;a&quot;, &quot;armv8&minus;r&quot;,
&quot;armv9&minus;a&quot;, &quot;armv9.1&minus;a&quot;,
&quot;armv9.2&minus;a&quot;, and
&quot;armv9.3&minus;a&quot;.</p>

<p style="margin-left:17%; margin-top: 1em">If both
<b>&minus;mcpu</b> and <b>&minus;march</b> are specified,
the assembler will use the setting for <b>&minus;mcpu</b>.
If neither are specified, the assembler will default to
<b>&minus;mcpu=all</b>.</p>

<p style="margin-left:17%; margin-top: 1em">The
architecture option can be extended with the same
instruction set extension options as the <b>&minus;mcpu</b>
option. Unlike <b>&minus;mcpu</b>, extensions are not always
enabled by default,</p>


<p style="margin-left:11%;"><b>&minus;mverbose&minus;error</b></p>

<p style="margin-left:17%;">This option enables verbose
error messages for AArch64 gas. This option is enabled by
default.</p>


<p style="margin-left:11%;"><b>&minus;mno&minus;verbose&minus;error</b></p>

<p style="margin-left:17%;">This option disables verbose
error messages in AArch64 gas.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an Alpha
processor. <b><br>
&minus;m</b><i>cpu</i></p>

<p style="margin-left:17%;">This option specifies the
target processor. If an attempt is made to assemble an
instruction which will not execute on the target processor,
the assembler may either expand the instruction as a macro
or issue an error message. This option is equivalent to the
&quot;.arch&quot; directive.</p>

<p style="margin-left:17%; margin-top: 1em">The following
processor names are recognized: 21064, &quot;21064a&quot;,
21066, 21068, 21164, &quot;21164a&quot;,
&quot;21164pc&quot;, 21264, &quot;21264a&quot;,
&quot;21264b&quot;, &quot;ev4&quot;, &quot;ev5&quot;,
&quot;lca45&quot;, &quot;ev5&quot;, &quot;ev56&quot;,
&quot;pca56&quot;, &quot;ev6&quot;, &quot;ev67&quot;,
&quot;ev68&quot;. The special name &quot;all&quot; may be
used to allow the assembler to accept instructions valid for
any Alpha processor.</p>

<p style="margin-left:17%; margin-top: 1em">In order to
support existing practice in <small>OSF/1</small> with
respect to &quot;.arch&quot;, and existing practice within
<b><small>MILO</small></b> (the Linux <small>ARC</small>
bootloader), the numbered processor names (e.g. 21064)
enable the processor-specific PALcode instructions, while
the &quot;electro-vlasic&quot; names (e.g. &quot;ev4&quot;)
do not.</p>

<p style="margin-left:11%;"><b>&minus;mdebug <br>
&minus;no&minus;mdebug</b></p>

<p style="margin-left:17%;">Enables or disables the
generation of &quot;.mdebug&quot; encapsulation for stabs
directives and procedure descriptors. The default is to
automatically enable &quot;.mdebug&quot; when the first
stabs directive is seen.</p>

<p style="margin-left:11%;"><b>&minus;relax</b></p>

<p style="margin-left:17%;">This option forces all
relocations to be put into the object file, instead of
saving space and resolving some relocations at assembly
time. Note that this option does not propagate all symbol
arithmetic into the object file, because not all symbol
arithmetic can be represented. However, the option can still
be useful in specific applications.</p>

<p style="margin-left:11%;"><b>&minus;replace <br>
&minus;noreplace</b></p>

<p style="margin-left:17%;">Enables or disables the
optimization of procedure calls, both at assemblage and at
link time. These options are only available for
<small>VMS</small> targets and &quot;&minus;replace&quot; is
the default. See section 1.4.1 of the OpenVMS Linker Utility
Manual.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;g</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>This option is used when the compiler generates debug
information. When <b>gcc</b> is using <b>mips-tfile</b> to
generate debug information for <small>ECOFF,</small> local
labels must be passed through to the object file. Otherwise
this option has no effect.</p></td></tr>
</table>

<p style="margin-left:11%;"><b>&minus;G</b><i>size</i></p>

<p style="margin-left:17%;">A local common symbol larger
than <i>size</i> is placed in &quot;.bss&quot;, while
smaller symbols are placed in &quot;.sbss&quot;.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;F</b></p></td>
<td width="86%">
</td></tr>
</table>

<p style="margin-left:11%;"><b>&minus;32addr</b></p>

<p style="margin-left:17%;">These options are ignored for
backward compatibility.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an
<small>ARC</small> processor. <b><br>
&minus;mcpu=</b><i>cpu</i></p>

<p style="margin-left:17%;">This option selects the core
processor variant.</p>

<p style="margin-left:11%;"><b>&minus;EB |
&minus;EL</b></p>

<p style="margin-left:17%;">Select either big-endian
(&minus;EB) or little-endian (&minus;EL) output.</p>


<p style="margin-left:11%;"><b>&minus;mcode&minus;density</b></p>

<p style="margin-left:17%;">Enable Code Density extension
instructions.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the
<small>ARM</small> processor family. <b><br>

&minus;mcpu=</b><i>processor</i><b>[+</b><i>extension</i><b>...]</b></p>

<p style="margin-left:17%;">Specify which
<small>ARM</small> processor variant is the target.</p>


<p style="margin-left:11%;"><b>&minus;march=</b><i>architecture</i><b>[+</b><i>extension</i><b>...]</b></p>

<p style="margin-left:17%;">Specify which
<small>ARM</small> architecture variant is used by the
target.</p>


<p style="margin-left:11%;"><b>&minus;mfpu=</b><i>floating-point-format</i></p>

<p style="margin-left:17%;">Select which Floating Point
architecture is the target.</p>


<p style="margin-left:11%;"><b>&minus;mfloat&minus;abi=</b><i>abi</i></p>

<p style="margin-left:17%;">Select which floating point
<small>ABI</small> is in use.</p>

<p style="margin-left:11%;"><b>&minus;mthumb</b></p>

<p style="margin-left:17%;">Enable Thumb only instruction
decoding.</p>

<p style="margin-left:11%;"><b>&minus;mapcs&minus;32 |
&minus;mapcs&minus;26 | &minus;mapcs&minus;float |
&minus;mapcs&minus;reentrant</b></p>

<p style="margin-left:17%;">Select which procedure calling
convention is in use.</p>

<p style="margin-left:11%;"><b>&minus;EB |
&minus;EL</b></p>

<p style="margin-left:17%;">Select either big-endian
(&minus;EB) or little-endian (&minus;EL) output.</p>


<p style="margin-left:11%;"><b>&minus;mthumb&minus;interwork</b></p>

<p style="margin-left:17%;">Specify that the code has been
generated with interworking between Thumb and
<small>ARM</small> code in mind.</p>

<p style="margin-left:11%;"><b>&minus;mccs</b></p>

<p style="margin-left:17%;">Turns on CodeComposer Studio
assembly syntax compatibility mode.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;k</b></p></td>
<td width="3%"></td>
<td width="63%">


<p>Specify that <small>PIC</small> code has been
generated.</p> </td>
<td width="20%">
</td></tr>
</table>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the Blackfin
processor family. <b><br>

&minus;mcpu=</b><i>processor</i>[<b>&minus;</b><i>sirevision</i>]</p>

<p style="margin-left:17%;">This option specifies the
target processor. The optional <i>sirevision</i> is not used
in assembler. It&rsquo;s here such that <small>GCC</small>
can easily pass down its &quot;&minus;mcpu=&quot; option.
The assembler will issue an error message if an attempt is
made to assemble an instruction which will not execute on
the target processor. The following processor names are
recognized: &quot;bf504&quot;, &quot;bf506&quot;,
&quot;bf512&quot;, &quot;bf514&quot;, &quot;bf516&quot;,
&quot;bf518&quot;, &quot;bf522&quot;, &quot;bf523&quot;,
&quot;bf524&quot;, &quot;bf525&quot;, &quot;bf526&quot;,
&quot;bf527&quot;, &quot;bf531&quot;, &quot;bf532&quot;,
&quot;bf533&quot;, &quot;bf534&quot;, &quot;bf535&quot; (not
implemented yet), &quot;bf536&quot;, &quot;bf537&quot;,
&quot;bf538&quot;, &quot;bf539&quot;, &quot;bf542&quot;,
&quot;bf542m&quot;, &quot;bf544&quot;, &quot;bf544m&quot;,
&quot;bf547&quot;, &quot;bf547m&quot;, &quot;bf548&quot;,
&quot;bf548m&quot;, &quot;bf549&quot;, &quot;bf549m&quot;,
&quot;bf561&quot;, and &quot;bf592&quot;.</p>

<p style="margin-left:11%;"><b>&minus;mfdpic</b></p>

<p style="margin-left:17%;">Assemble for the <small>FDPIC
ABI.</small></p>

<p style="margin-left:11%;"><b>&minus;mno&minus;fdpic <br>
&minus;mnopic</b></p>

<p style="margin-left:17%;">Disable &minus;mfdpic.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the Linux
kernel <small>BPF</small> processor family.</p>

<p style="margin-left:11%; margin-top: 1em">@chapter
<small>BPF</small> Dependent Features</p>


<p style="margin-left:11%; margin-top: 1em"><b>Options</b></p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EB</b></p></td>
<td width="2%"></td>
<td width="83%">


<p>This option specifies that the assembler should emit
big-endian eBPF.</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EL</b></p></td>
<td width="2%"></td>
<td width="83%">


<p>This option specifies that the assembler should emit
little-endian eBPF.</p></td></tr>
</table>

<p style="margin-left:11%; margin-top: 1em">Note that if no
endianness option is specified in the command line, the host
endianness is used. See the info pages for documentation of
the CRIS-specific options.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the
C&minus;SKY processor family. <b><br>
&minus;march=</b><i>archname</i></p>

<p style="margin-left:17%;">Assemble for architecture
<i>archname</i>. The <b>&minus;&minus;help</b> option lists
valid values for <i>archname</i>.</p>


<p style="margin-left:11%;"><b>&minus;mcpu=</b><i>cpuname</i></p>

<p style="margin-left:17%;">Assemble for architecture
<i>cpuname</i>. The <b>&minus;&minus;help</b> option lists
valid values for <i>cpuname</i>.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EL</b></p></td>
<td width="85%">
</td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;mlittle&minus;endian</b></p>

<p style="margin-left:17%;">Generate little-endian
output.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EB</b></p></td>
<td width="85%">
</td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;mbig&minus;endian</b></p>

<p style="margin-left:17%;">Generate big-endian output.</p>

<p style="margin-left:11%;"><b>&minus;fpic <br>
&minus;pic</b></p>

<p style="margin-left:17%;">Generate position-independent
code.</p>

<p style="margin-left:11%;"><b>&minus;mljump <br>
&minus;mno&minus;ljump</b></p>

<p style="margin-left:17%;">Enable/disable transformation
of the short branch instructions &quot;jbf&quot;,
&quot;jbt&quot;, and &quot;jbr&quot; to &quot;jmpi&quot;.
This option is for V2 processors only. It is ignored on
<small>CK801</small> and <small>CK802</small> targets, which
do not support the &quot;jmpi&quot; instruction, and is
enabled by default for other processors.</p>

<p style="margin-left:11%;"><b>&minus;mbranch&minus;stub
<br>
&minus;mno&minus;branch&minus;stub</b></p>

<p style="margin-left:17%;">Pass through
&quot;R_CKCORE_PCREL_IMM26BY2&quot; relocations for
&quot;bsr&quot; instructions to the linker.</p>

<p style="margin-left:17%; margin-top: 1em">This option is
only available for bare-metal C&minus;SKY V2
<small>ELF</small> targets, where it is enabled by default.
It cannot be used in code that will be dynamically linked
against shared libraries.</p>

<p style="margin-left:11%;"><b>&minus;force2bsr <br>
&minus;mforce2bsr <br>
&minus;no&minus;force2bsr <br>
&minus;mno&minus;force2bsr</b></p>

<p style="margin-left:17%;">Enable/disable transformation
of &quot;jbsr&quot; instructions to &quot;bsr&quot;. This
option is always enabled (and
<b>&minus;mno&minus;force2bsr</b> is ignored) for
<small>CK801/CK802</small> targets. It is also always
enabled when <b>&minus;mbranch&minus;stub</b> is in
effect.</p>

<p style="margin-left:11%;"><b>&minus;jsri2bsr <br>
&minus;mjsri2bsr <br>
&minus;no&minus;jsri2bsr <br>
&minus;mno&minus;jsri2bsr</b></p>

<p style="margin-left:17%;">Enable/disable transformation
of &quot;jsri&quot; instructions to &quot;bsr&quot;. This
option is enabled by default.</p>

<p style="margin-left:11%;"><b>&minus;mnolrw <br>
&minus;mno&minus;lrw</b></p>

<p style="margin-left:17%;">Enable/disable transformation
of &quot;lrw&quot; instructions into a
&quot;movih&quot;/&quot;ori&quot; pair.</p>

<p style="margin-left:11%;"><b>&minus;melrw <br>
&minus;mno&minus;elrw</b></p>

<p style="margin-left:17%;">Enable/disable extended
&quot;lrw&quot; instructions. This option is enabled by
default for CK800&minus;series processors.</p>

<p style="margin-left:11%;"><b>&minus;mlaf <br>
&minus;mliterals&minus;after&minus;func <br>
&minus;mno&minus;laf <br>
&minus;mno&minus;literals&minus;after&minus;func</b></p>

<p style="margin-left:17%;">Enable/disable placement of
literal pools after each function.</p>

<p style="margin-left:11%;"><b>&minus;mlabr <br>
&minus;mliterals&minus;after&minus;br <br>
&minus;mno&minus;labr <br>
&minus;mnoliterals&minus;after&minus;br</b></p>

<p style="margin-left:17%;">Enable/disable placement of
literal pools after unconditional branches. This option is
enabled by default.</p>

<p style="margin-left:11%;"><b>&minus;mistack <br>
&minus;mno&minus;istack</b></p>

<p style="margin-left:17%;">Enable/disable interrupt stack
instructions. This option is enabled by default on
<small>CK801, CK802,</small> and <small>CK802</small>
processors.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options explicitly enable certain optional instructions.
These features are also enabled implicitly by using
&quot;&minus;mcpu=&quot; to specify a processor that
supports it. <b><br>
&minus;mhard&minus;float</b></p>

<p style="margin-left:17%;">Enable hard float
instructions.</p>

<p style="margin-left:11%;"><b>&minus;mmp</b></p>

<p style="margin-left:17%;">Enable multiprocessor
instructions.</p>

<p style="margin-left:11%;"><b>&minus;mcp</b></p>

<p style="margin-left:17%;">Enable coprocessor
instructions.</p>

<p style="margin-left:11%;"><b>&minus;mcache</b></p>

<p style="margin-left:17%;">Enable cache prefetch
instruction.</p>

<p style="margin-left:11%;"><b>&minus;msecurity</b></p>

<p style="margin-left:17%;">Enable C&minus;SKY security
instructions.</p>

<p style="margin-left:11%;"><b>&minus;mtrust</b></p>

<p style="margin-left:17%;">Enable C&minus;SKY trust
instructions.</p>

<p style="margin-left:11%;"><b>&minus;mdsp</b></p>

<p style="margin-left:17%;">Enable <small>DSP</small>
instructions.</p>

<p style="margin-left:11%;"><b>&minus;medsp</b></p>

<p style="margin-left:17%;">Enable enhanced
<small>DSP</small> instructions.</p>

<p style="margin-left:11%;"><b>&minus;mvdsp</b></p>

<p style="margin-left:17%;">Enable vector
<small>DSP</small> instructions.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an Epiphany
processor. <b><br>
&minus;mepiphany</b></p>

<p style="margin-left:17%;">Specifies that the both 32 and
16 bit instructions are allowed. This is the default
behavior.</p>

<p style="margin-left:11%;"><b>&minus;mepiphany16</b></p>

<p style="margin-left:17%;">Restricts the permitted
instructions to just the 16 bit set.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an H8/300
processor. @chapter H8/300 Dependent Features</p>

<p style="margin-left:11%; margin-top: 1em"><b>Options</b>
<br>
The Renesas H8/300 version of &quot;as&quot; has one
machine-dependent option: <b><br>
&minus;h&minus;tick&minus;hex</b></p>

<p style="margin-left:17%;">Support H&rsquo;00 style hex
constants in addition to 0x00 style.</p>


<p style="margin-left:11%;"><b>&minus;mach=</b><i>name</i></p>

<p style="margin-left:17%;">Sets the H8300 machine variant.
The following machine names are recognised:
&quot;h8300h&quot;, &quot;h8300hn&quot;, &quot;h8300s&quot;,
&quot;h8300sn&quot;, &quot;h8300sx&quot; and
&quot;h8300sxn&quot;.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an i386
processor. <b><br>
&minus;&minus;32 | &minus;&minus;x32 |
&minus;&minus;64</b></p>

<p style="margin-left:17%;">Select the word size, either 32
bits or 64 bits. <b>&minus;&minus;32</b> implies Intel i386
architecture, while <b>&minus;&minus;x32</b> and
<b>&minus;&minus;64</b> imply <small>AMD</small>
x86&minus;64 architecture with 32&minus;bit or 64&minus;bit
word-size respectively.</p>

<p style="margin-left:17%; margin-top: 1em">These options
are only available with the <small>ELF</small> object file
format, and require that the necessary <small>BFD</small>
support has been included (on a 32&minus;bit platform you
have to add
&minus;&minus;enable&minus;64&minus;bit&minus;bfd to
configure enable 64&minus;bit usage and use x86&minus;64 as
target platform).</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;n</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>By default, x86 <small>GAS</small> replaces multiple nop
instructions used for alignment within code sections with
multi-byte nop instructions such as leal 0(%esi,1),%esi.
This switch disables the optimization if a single byte nop
(0x90) is explicitly specified as the fill byte for
alignment.</p> </td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;&minus;divide</b></p>

<p style="margin-left:17%;">On SVR4&minus;derived
platforms, the character <b>/</b> is treated as a comment
character, which means that it cannot be used in
expressions. The <b>&minus;&minus;divide</b> option turns
<b>/</b> into a normal character. This does not disable
<b>/</b> at the beginning of a line starting a comment, or
affect using <b>#</b> for starting a comment.</p>

<p style="margin-left:11%;"><b>&minus;march=</b>
<i><small>CPU</small></i> <b>[+</b>
<i><small>EXTENSION</small></i> <b>...]</b></p>

<p style="margin-left:17%;">This option specifies the
target processor. The assembler will issue an error message
if an attempt is made to assemble an instruction which will
not execute on the target processor. The following processor
names are recognized: &quot;i8086&quot;, &quot;i186&quot;,
&quot;i286&quot;, &quot;i386&quot;, &quot;i486&quot;,
&quot;i586&quot;, &quot;i686&quot;, &quot;pentium&quot;,
&quot;pentiumpro&quot;, &quot;pentiumii&quot;,
&quot;pentiumiii&quot;, &quot;pentium4&quot;,
&quot;prescott&quot;, &quot;nocona&quot;, &quot;core&quot;,
&quot;core2&quot;, &quot;corei7&quot;, &quot;iamcu&quot;,
&quot;k6&quot;, &quot;k6_2&quot;, &quot;athlon&quot;,
&quot;opteron&quot;, &quot;k8&quot;, &quot;amdfam10&quot;,
&quot;bdver1&quot;, &quot;bdver2&quot;, &quot;bdver3&quot;,
&quot;bdver4&quot;, &quot;znver1&quot;, &quot;znver2&quot;,
&quot;znver3&quot;, &quot;znver4&quot;, &quot;btver1&quot;,
&quot;btver2&quot;, &quot;generic32&quot; and
&quot;generic64&quot;.</p>

<p style="margin-left:17%; margin-top: 1em">In addition to
the basic instruction set, the assembler can be told to
accept various extension mnemonics. For example,
&quot;&minus;march=i686+sse4+vmx&quot; extends <i>i686</i>
with <i>sse4</i> and <i>vmx</i>. The following extensions
are currently supported: 8087, 287, 387, 687,
&quot;cmov&quot;, &quot;fxsr&quot;, &quot;mmx&quot;,
&quot;sse&quot;, &quot;sse2&quot;, &quot;sse3&quot;,
&quot;sse4a&quot;, &quot;ssse3&quot;, &quot;sse4.1&quot;,
&quot;sse4.2&quot;, &quot;sse4&quot;, &quot;avx&quot;,
&quot;avx2&quot;, &quot;adx&quot;, &quot;rdseed&quot;,
&quot;prfchw&quot;, &quot;smap&quot;, &quot;mpx&quot;,
&quot;sha&quot;, &quot;rdpid&quot;, &quot;ptwrite&quot;,
&quot;cet&quot;, &quot;gfni&quot;, &quot;vaes&quot;,
&quot;vpclmulqdq&quot;, &quot;prefetchwt1&quot;,
&quot;clflushopt&quot;, &quot;se1&quot;, &quot;clwb&quot;,
&quot;movdiri&quot;, &quot;movdir64b&quot;,
&quot;enqcmd&quot;, &quot;serialize&quot;,
&quot;tsxldtrk&quot;, &quot;kl&quot;, &quot;widekl&quot;,
&quot;hreset&quot;, &quot;avx512f&quot;,
&quot;avx512cd&quot;, &quot;avx512er&quot;,
&quot;avx512pf&quot;, &quot;avx512vl&quot;,
&quot;avx512bw&quot;, &quot;avx512dq&quot;,
&quot;avx512ifma&quot;, &quot;avx512vbmi&quot;,
&quot;avx512_4fmaps&quot;, &quot;avx512_4vnniw&quot;,
&quot;avx512_vpopcntdq&quot;, &quot;avx512_vbmi2&quot;,
&quot;avx512_vnni&quot;, &quot;avx512_bitalg&quot;,
&quot;avx512_vp2intersect&quot;, &quot;tdx&quot;,
&quot;avx512_bf16&quot;, &quot;avx_vnni&quot;,
&quot;avx512_fp16&quot;, &quot;prefetchi&quot;,
&quot;avx_ifma&quot;, &quot;avx_vnni_int8&quot;,
&quot;cmpccxadd&quot;, &quot;wrmsrns&quot;,
&quot;msrlist&quot;, &quot;avx_ne_convert&quot;,
&quot;rao_int&quot;, &quot;amx_int8&quot;,
&quot;amx_bf16&quot;, &quot;amx_fp16&quot;,
&quot;amx_tile&quot;, &quot;vmx&quot;, &quot;vmfunc&quot;,
&quot;smx&quot;, &quot;xsave&quot;, &quot;xsaveopt&quot;,
&quot;xsavec&quot;, &quot;xsaves&quot;, &quot;aes&quot;,
&quot;pclmul&quot;, &quot;fsgsbase&quot;, &quot;rdrnd&quot;,
&quot;f16c&quot;, &quot;bmi2&quot;, &quot;fma&quot;,
&quot;movbe&quot;, &quot;ept&quot;, &quot;lzcnt&quot;,
&quot;popcnt&quot;, &quot;hle&quot;, &quot;rtm&quot;,
&quot;tsx&quot;, &quot;invpcid&quot;, &quot;clflush&quot;,
&quot;mwaitx&quot;, &quot;clzero&quot;,
&quot;wbnoinvd&quot;, &quot;pconfig&quot;,
&quot;waitpkg&quot;, &quot;uintr&quot;,
&quot;cldemote&quot;, &quot;rdpru&quot;,
&quot;mcommit&quot;, &quot;sev_es&quot;, &quot;lwp&quot;,
&quot;fma4&quot;, &quot;xop&quot;, &quot;cx16&quot;,
&quot;syscall&quot;, &quot;rdtscp&quot;, &quot;3dnow&quot;,
&quot;3dnowa&quot;, &quot;sse4a&quot;, &quot;sse5&quot;,
&quot;snp&quot;, &quot;invlpgb&quot;, &quot;tlbsync&quot;,
&quot;svme&quot; and &quot;padlock&quot;. Note that these
extension mnemonics can be prefixed with &quot;no&quot; to
revoke the respective (and any dependent) functionality.</p>

<p style="margin-left:17%; margin-top: 1em">When the
&quot;.arch&quot; directive is used with
<b>&minus;march</b>, the &quot;.arch&quot; directive will
take precedent.</p>

<p style="margin-left:11%;"><b>&minus;mtune=</b>
<i><small>CPU</small></i></p>

<p style="margin-left:17%;">This option specifies a
processor to optimize for. When used in conjunction with the
<b>&minus;march</b> option, only instructions of the
processor specified by the <b>&minus;march</b> option will
be generated.</p>

<p style="margin-left:17%; margin-top: 1em">Valid
<i><small>CPU</small></i> values are identical to the
processor list of <b>&minus;march=</b>
<i><small>CPU</small></i> .</p>

<p style="margin-left:11%;"><b>&minus;msse2avx</b></p>

<p style="margin-left:17%;">This option specifies that the
assembler should encode <small>SSE</small> instructions with
<small>VEX</small> prefix.</p>


<p style="margin-left:11%;"><b>&minus;muse&minus;unaligned&minus;vector&minus;move</b></p>

<p style="margin-left:17%;">This option specifies that the
assembler should encode aligned vector move as unaligned
vector move.</p>


<p style="margin-left:11%;"><b>&minus;msse&minus;check=</b><i>none</i>
<b><br>
&minus;msse&minus;check=</b><i>warning</i> <b><br>
&minus;msse&minus;check=</b><i>error</i></p>

<p style="margin-left:17%;">These options control if the
assembler should check <small>SSE</small> instructions.
<b>&minus;msse&minus;check=</b><i>none</i> will make the
assembler not to check <small>SSE</small> instructions,
which is the default.
<b>&minus;msse&minus;check=</b><i>warning</i> will make the
assembler issue a warning for any <small>SSE</small>
instruction. <b>&minus;msse&minus;check=</b><i>error</i>
will make the assembler issue an error for any
<small>SSE</small> instruction.</p>


<p style="margin-left:11%;"><b>&minus;mavxscalar=</b><i>128</i>
<b><br>
&minus;mavxscalar=</b><i>256</i></p>

<p style="margin-left:17%;">These options control how the
assembler should encode scalar <small>AVX</small>
instructions. <b>&minus;mavxscalar=</b><i>128</i> will
encode scalar <small>AVX</small> instructions with 128bit
vector length, which is the default.
<b>&minus;mavxscalar=</b><i>256</i> will encode scalar
<small>AVX</small> instructions with 256bit vector
length.</p>


<p style="margin-left:17%; margin-top: 1em"><small>WARNING:</small>
Don&rsquo;t use this for production code &minus; due to
<small>CPU</small> errata the resulting code may not work on
certain models.</p>

<p style="margin-left:11%;"><b>&minus;mvexwig=</b><i>0</i>
<b><br>
&minus;mvexwig=</b><i>1</i></p>

<p style="margin-left:17%;">These options control how the
assembler should encode <small>VEX</small> .W&minus;ignored
( <small>WIG</small> ) <small>VEX</small> instructions.
<b>&minus;mvexwig=</b><i>0</i> will encode <small>WIG
VEX</small> instructions with vex.w = 0, which is the
default. <b>&minus;mvexwig=</b><i>1</i> will encode
<small>WIG EVEX</small> instructions with vex.w = 1.</p>


<p style="margin-left:17%; margin-top: 1em"><small>WARNING:</small>
Don&rsquo;t use this for production code &minus; due to
<small>CPU</small> errata the resulting code may not work on
certain models.</p>


<p style="margin-left:11%;"><b>&minus;mevexlig=</b><i>128</i>
<b><br>
&minus;mevexlig=</b><i>256</i> <b><br>
&minus;mevexlig=</b><i>512</i></p>

<p style="margin-left:17%;">These options control how the
assembler should encode length-ignored ( <small>LIG</small>
) <small>EVEX</small> instructions.
<b>&minus;mevexlig=</b><i>128</i> will encode <small>LIG
EVEX</small> instructions with 128bit vector length, which
is the default. <b>&minus;mevexlig=</b><i>256</i> and
<b>&minus;mevexlig=</b><i>512</i> will encode <small>LIG
EVEX</small> instructions with 256bit and 512bit vector
length, respectively.</p>


<p style="margin-left:11%;"><b>&minus;mevexwig=</b><i>0</i>
<b><br>
&minus;mevexwig=</b><i>1</i></p>

<p style="margin-left:17%;">These options control how the
assembler should encode w&minus;ignored ( <small>WIG</small>
) <small>EVEX</small> instructions.
<b>&minus;mevexwig=</b><i>0</i> will encode <small>WIG
EVEX</small> instructions with evex.w = 0, which is the
default. <b>&minus;mevexwig=</b><i>1</i> will encode
<small>WIG EVEX</small> instructions with evex.w = 1.</p>


<p style="margin-left:11%;"><b>&minus;mmnemonic=</b><i>att</i>
<b><br>
&minus;mmnemonic=</b><i>intel</i></p>

<p style="margin-left:17%;">This option specifies
instruction mnemonic for matching instructions. The
&quot;.att_mnemonic&quot; and &quot;.intel_mnemonic&quot;
directives will take precedent.</p>


<p style="margin-left:11%;"><b>&minus;msyntax=</b><i>att</i>
<b><br>
&minus;msyntax=</b><i>intel</i></p>

<p style="margin-left:17%;">This option specifies
instruction syntax when processing instructions. The
&quot;.att_syntax&quot; and &quot;.intel_syntax&quot;
directives will take precedent.</p>


<p style="margin-left:11%;"><b>&minus;mnaked&minus;reg</b></p>

<p style="margin-left:17%;">This option specifies that
registers don&rsquo;t require a <b>%</b> prefix. The
&quot;.att_syntax&quot; and &quot;.intel_syntax&quot;
directives will take precedent.</p>


<p style="margin-left:11%;"><b>&minus;madd&minus;bnd&minus;prefix</b></p>

<p style="margin-left:17%;">This option forces the
assembler to add <small>BND</small> prefix to all branches,
even if such prefix was not explicitly specified in the
source code.</p>


<p style="margin-left:11%;"><b>&minus;mno&minus;shared</b></p>

<p style="margin-left:17%;">On <small>ELF</small> target,
the assembler normally optimizes out non-PLT relocations
against defined non-weak global branch targets with default
visibility. The <b>&minus;mshared</b> option tells the
assembler to generate code which may go into a shared
library where all non-weak global branch targets with
default visibility can be preempted. The resulting code is
slightly bigger. This option only affects the handling of
branch instructions.</p>


<p style="margin-left:11%;"><b>&minus;mbig&minus;obj</b></p>

<p style="margin-left:17%;">On <small>PE/COFF</small>
target this option forces the use of big object file format,
which allows more than 32768 sections.</p>


<p style="margin-left:11%;"><b>&minus;momit&minus;lock&minus;prefix=</b><i>no</i>
<b><br>
&minus;momit&minus;lock&minus;prefix=</b><i>yes</i></p>

<p style="margin-left:17%;">These options control how the
assembler should encode lock prefix. This option is intended
as a workaround for processors, that fail on lock prefix.
This option can only be safely used with single-core,
single-thread computers
<b>&minus;momit&minus;lock&minus;prefix=</b><i>yes</i> will
omit all lock prefixes.
<b>&minus;momit&minus;lock&minus;prefix=</b><i>no</i> will
encode lock prefix as usual, which is the default.</p>


<p style="margin-left:11%;"><b>&minus;mfence&minus;as&minus;lock&minus;add=</b><i>no</i>
<b><br>

&minus;mfence&minus;as&minus;lock&minus;add=</b><i>yes</i></p>

<p style="margin-left:17%;">These options control how the
assembler should encode lfence, mfence and sfence.
<b>&minus;mfence&minus;as&minus;lock&minus;add=</b><i>yes</i>
will encode lfence, mfence and sfence as <b>lock addl $0x0,
(%rsp)</b> in 64&minus;bit mode and <b>lock addl $0x0,
(%esp)</b> in 32&minus;bit mode.
<b>&minus;mfence&minus;as&minus;lock&minus;add=</b><i>no</i>
will encode lfence, mfence and sfence as usual, which is the
default.</p>


<p style="margin-left:11%;"><b>&minus;mrelax&minus;relocations=</b><i>no</i>
<b><br>
&minus;mrelax&minus;relocations=</b><i>yes</i></p>

<p style="margin-left:17%;">These options control whether
the assembler should generate relax relocations,
R_386_GOT32X, in 32&minus;bit mode, or R_X86_64_GOTPCRELX
and R_X86_64_REX_GOTPCRELX, in 64&minus;bit mode.
<b>&minus;mrelax&minus;relocations=</b><i>yes</i> will
generate relax relocations.
<b>&minus;mrelax&minus;relocations=</b><i>no</i> will not
generate relax relocations. The default can be controlled by
a configure option
<b>&minus;&minus;enable&minus;x86&minus;relax&minus;relocations</b>.</p>


<p style="margin-left:11%;"><b>&minus;malign&minus;branch&minus;boundary=</b>
<i><small>NUM</small></i></p>

<p style="margin-left:17%;">This option controls how the
assembler should align branches with segment prefixes or
<small>NOP. <i>NUM</i></small> must be a power of 2. It
should be 0 or no less than 16. Branches will be aligned
within <i><small>NUM</small></i> byte boundary.
<b>&minus;malign&minus;branch&minus;boundary=0</b>, which is
the default, doesn&rsquo;t align branches.</p>


<p style="margin-left:11%;"><b>&minus;malign&minus;branch=</b>
<i><small>TYPE</small></i> <b>[+</b>
<i><small>TYPE</small></i> <b>...]</b></p>

<p style="margin-left:17%;">This option specifies types of
branches to align. <i><small>TYPE</small></i> is combination
of <b>jcc</b>, which aligns conditional jumps, <b>fused</b>,
which aligns fused conditional jumps, <b>jmp</b>, which
aligns unconditional jumps, <b>call</b> which aligns calls,
<b>ret</b>, which aligns rets, <b>indirect</b>, which aligns
indirect jumps and calls. The default is
<b>&minus;malign&minus;branch=jcc+fused+jmp</b>.</p>


<p style="margin-left:11%;"><b>&minus;malign&minus;branch&minus;prefix&minus;size=</b>
<i><small>NUM</small></i></p>

<p style="margin-left:17%;">This option specifies the
maximum number of prefixes on an instruction to align
branches. <i><small>NUM</small></i> should be between 0 and
5. The default <i><small>NUM</small></i> is 5.</p>


<p style="margin-left:11%;"><b>&minus;mbranches&minus;within&minus;32B&minus;boundaries</b></p>

<p style="margin-left:17%;">This option aligns conditional
jumps, fused conditional jumps and unconditional jumps
within 32 byte boundary with up to 5 segment prefixes on an
instruction. It is equivalent to
<b>&minus;malign&minus;branch&minus;boundary=32
&minus;malign&minus;branch=jcc+fused+jmp
&minus;malign&minus;branch&minus;prefix&minus;size=5</b>.
The default doesn&rsquo;t align branches.</p>


<p style="margin-left:11%;"><b>&minus;mlfence&minus;after&minus;load=</b><i>no</i>
<b><br>
&minus;mlfence&minus;after&minus;load=</b><i>yes</i></p>

<p style="margin-left:17%;">These options control whether
the assembler should generate lfence after load
instructions.
<b>&minus;mlfence&minus;after&minus;load=</b><i>yes</i> will
generate lfence.
<b>&minus;mlfence&minus;after&minus;load=</b><i>no</i> will
not generate lfence, which is the default.</p>


<p style="margin-left:11%;"><b>&minus;mlfence&minus;before&minus;indirect&minus;branch=</b><i>none</i>
<b><br>

&minus;mlfence&minus;before&minus;indirect&minus;branch=</b><i>all</i>
<b><br>

&minus;mlfence&minus;before&minus;indirect&minus;branch=</b><i>register</i>
<b><br>

&minus;mlfence&minus;before&minus;indirect&minus;branch=</b><i>memory</i></p>

<p style="margin-left:17%;">These options control whether
the assembler should generate lfence before indirect near
branch instructions.
<b>&minus;mlfence&minus;before&minus;indirect&minus;branch=</b><i>all</i>
will generate lfence before indirect near branch via
register and issue a warning before indirect near branch via
memory. It also implicitly sets
<b>&minus;mlfence&minus;before&minus;ret=</b><i>shl</i> when
there&rsquo;s no explicit
<b>&minus;mlfence&minus;before&minus;ret=</b>.
<b>&minus;mlfence&minus;before&minus;indirect&minus;branch=</b><i>register</i>
will generate lfence before indirect near branch via
register.
<b>&minus;mlfence&minus;before&minus;indirect&minus;branch=</b><i>memory</i>
will issue a warning before indirect near branch via memory.
<b>&minus;mlfence&minus;before&minus;indirect&minus;branch=</b><i>none</i>
will not generate lfence nor issue warning, which is the
default. Note that lfence won&rsquo;t be generated before
indirect near branch via register with
<b>&minus;mlfence&minus;after&minus;load=</b><i>yes</i>
since lfence will be generated after loading branch target
register.</p>


<p style="margin-left:11%;"><b>&minus;mlfence&minus;before&minus;ret=</b><i>none</i>
<b><br>
&minus;mlfence&minus;before&minus;ret=</b><i>shl</i> <b><br>
&minus;mlfence&minus;before&minus;ret=</b><i>or</i> <b><br>
&minus;mlfence&minus;before&minus;ret=</b><i>yes</i> <b><br>
&minus;mlfence&minus;before&minus;ret=</b><i>not</i></p>

<p style="margin-left:17%;">These options control whether
the assembler should generate lfence before ret.
<b>&minus;mlfence&minus;before&minus;ret=</b><i>or</i> will
generate generate or instruction with lfence.
<b>&minus;mlfence&minus;before&minus;ret=</b><i>shl/yes</i>
will generate shl instruction with lfence.
<b>&minus;mlfence&minus;before&minus;ret=</b><i>not</i> will
generate not instruction with lfence.
<b>&minus;mlfence&minus;before&minus;ret=</b><i>none</i>
will not generate lfence, which is the default.</p>


<p style="margin-left:11%;"><b>&minus;mx86&minus;used&minus;note=</b><i>no</i>
<b><br>
&minus;mx86&minus;used&minus;note=</b><i>yes</i></p>

<p style="margin-left:17%;">These options control whether
the assembler should generate
<small>GNU_PROPERTY_X86_ISA_1_USED</small> and
<small>GNU_PROPERTY_X86_FEATURE_2_USED GNU</small> property
notes. The default can be controlled by the
<b>&minus;&minus;enable&minus;x86&minus;used&minus;note</b>
configure option.</p>


<p style="margin-left:11%;"><b>&minus;mevexrcig=</b><i>rne</i>
<b><br>
&minus;mevexrcig=</b><i>rd</i> <b><br>
&minus;mevexrcig=</b><i>ru</i> <b><br>
&minus;mevexrcig=</b><i>rz</i></p>

<p style="margin-left:17%;">These options control how the
assembler should encode SAE-only <small>EVEX</small>
instructions. <b>&minus;mevexrcig=</b><i>rne</i> will encode
<small>RC</small> bits of <small>EVEX</small> instruction
with 00, which is the default.
<b>&minus;mevexrcig=</b><i>rd</i>,
<b>&minus;mevexrcig=</b><i>ru</i> and
<b>&minus;mevexrcig=</b><i>rz</i> will encode SAE-only
<small>EVEX</small> instructions with 01, 10 and 11
<small>RC</small> bits, respectively.</p>

<p style="margin-left:11%;"><b>&minus;mamd64 <br>
&minus;mintel64</b></p>

<p style="margin-left:17%;">This option specifies that the
assembler should accept only <small>AMD64</small> or Intel64
<small>ISA</small> in 64&minus;bit mode. The default is to
accept common, Intel64 only and <small>AMD64</small>
ISAs.</p>

<p style="margin-left:11%;"><b>&minus;O0 | &minus;O |
&minus;O1 | &minus;O2 | &minus;Os</b></p>

<p style="margin-left:17%;">Optimize instruction encoding
with smaller instruction size. <b>&minus;O</b> and
<b>&minus;O1</b> encode 64&minus;bit register load
instructions with 64&minus;bit immediate as 32&minus;bit
register load instructions with 31&minus;bit or
32&minus;bits immediates, encode 64&minus;bit register
clearing instructions with 32&minus;bit register clearing
instructions, encode 256&minus;bit/512&minus;bit
<small>VEX/EVEX</small> vector register clearing
instructions with 128&minus;bit <small>VEX</small> vector
register clearing instructions, encode
128&minus;bit/256&minus;bit <small>EVEX</small> vector
register load/store instructions with <small>VEX</small>
vector register load/store instructions, and encode
128&minus;bit/256&minus;bit <small>EVEX</small> packed
integer logical instructions with
128&minus;bit/256&minus;bit <small>VEX</small> packed
integer logical.</p>


<p style="margin-left:17%; margin-top: 1em"><b>&minus;O2</b>
includes <b>&minus;O1</b> optimization plus encodes
256&minus;bit/512&minus;bit <small>EVEX</small> vector
register clearing instructions with 128&minus;bit
<small>EVEX</small> vector register clearing instructions.
In 64&minus;bit mode <small>VEX</small> encoded instructions
with commutative source operands will also have their source
operands swapped if this allows using the 2&minus;byte
<small>VEX</small> prefix form instead of the 3&minus;byte
one. Certain forms of <small>AND</small> as well as
<small>OR</small> with the same (register) operand specified
twice will also be changed to <small>TEST.</small></p>


<p style="margin-left:17%; margin-top: 1em"><b>&minus;Os</b>
includes <b>&minus;O2</b> optimization plus encodes
16&minus;bit, 32&minus;bit and 64&minus;bit register tests
with immediate as 8&minus;bit register test with immediate.
<b>&minus;O0</b> turns off this optimization.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the Ubicom
<small>IP2K</small> series. <b><br>
&minus;mip2022ext</b></p>

<p style="margin-left:17%;">Specifies that the extended
<small>IP2022</small> instructions are allowed.</p>

<p style="margin-left:11%;"><b>&minus;mip2022</b></p>

<p style="margin-left:17%;">Restores the default behaviour,
which restricts the permitted instructions to just the basic
<small>IP2022</small> ones.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the Renesas
M32C and M16C processors. <b><br>
&minus;m32c</b></p>

<p style="margin-left:17%;">Assemble M32C instructions.</p>

<p style="margin-left:11%;"><b>&minus;m16c</b></p>

<p style="margin-left:17%;">Assemble M16C instructions (the
default).</p>

<p style="margin-left:11%;"><b>&minus;relax</b></p>

<p style="margin-left:17%;">Enable support for link-time
relaxations.</p>


<p style="margin-left:11%;"><b>&minus;h&minus;tick&minus;hex</b></p>

<p style="margin-left:17%;">Support H&rsquo;00 style hex
constants in addition to 0x00 style.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the Renesas
M32R (formerly Mitsubishi M32R) series. <b><br>
&minus;&minus;m32rx</b></p>

<p style="margin-left:17%;">Specify which processor in the
M32R family is the target. The default is normally the M32R,
but this option changes it to the M32RX.</p>


<p style="margin-left:11%;"><b>&minus;&minus;warn&minus;explicit&minus;parallel&minus;conflicts
or &minus;&minus;Wp</b></p>

<p style="margin-left:17%;">Produce warning messages when
questionable parallel constructs are encountered.</p>


<p style="margin-left:11%;"><b>&minus;&minus;no&minus;warn&minus;explicit&minus;parallel&minus;conflicts
or &minus;&minus;Wnp</b></p>

<p style="margin-left:17%;">Do not produce warning messages
when questionable parallel constructs are encountered.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the Motorola
68000 series.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;l</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>Shorten references to undefined symbols, to one word
instead of two.</p></td></tr>
</table>

<p style="margin-left:11%;"><b>&minus;m68000 |
&minus;m68008 | &minus;m68010 | &minus;m68020 |
&minus;m68030 <br>
| &minus;m68040 | &minus;m68060 | &minus;m68302 |
&minus;m68331 | &minus;m68332 <br>
| &minus;m68333 | &minus;m68340 | &minus;mcpu32 |
&minus;m5200</b></p>

<p style="margin-left:17%;">Specify what processor in the
68000 family is the target. The default is normally the
68020, but this can be changed at configuration time.</p>

<p style="margin-left:11%;"><b>&minus;m68881 |
&minus;m68882 | &minus;mno&minus;68881 |
&minus;mno&minus;68882</b></p>

<p style="margin-left:17%;">The target machine does (or
does not) have a floating-point coprocessor. The default is
to assume a coprocessor for 68020, 68030, and cpu32.
Although the basic 68000 is not compatible with the 68881, a
combination of the two can be specified, since it&rsquo;s
possible to do emulation of the coprocessor instructions
with the main processor.</p>

<p style="margin-left:11%;"><b>&minus;m68851 |
&minus;mno&minus;68851</b></p>

<p style="margin-left:17%;">The target machine does (or
does not) have a memory-management unit coprocessor. The
default is to assume an <small>MMU</small> for 68020 and
up.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an Altera
Nios <small>II</small> processor. <b><br>
&minus;relax&minus;section</b></p>

<p style="margin-left:17%;">Replace identified out-of-range
branches with PC-relative &quot;jmp&quot; sequences when
possible. The generated code sequences are suitable for use
in position-independent code, but there is a practical limit
on the extended branch range because of the length of the
sequences. This option is the default.</p>


<p style="margin-left:11%;"><b>&minus;relax&minus;all</b></p>

<p style="margin-left:17%;">Replace branch instructions not
determinable to be in range and all call instructions with
&quot;jmp&quot; and &quot;callr&quot; sequences
(respectively). This option generates absolute relocations
against the target symbols and is not appropriate for
position-independent code.</p>


<p style="margin-left:11%;"><b>&minus;no&minus;relax</b></p>

<p style="margin-left:17%;">Do not replace any branches or
calls.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EB</b></p></td>
<td width="2%"></td>
<td width="80%">


<p>Generate big-endian output.</p></td>
<td width="3%">
</td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EL</b></p></td>
<td width="2%"></td>
<td width="80%">


<p>Generate little-endian output. This is the default.</p></td>
<td width="3%">
</td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;march=</b><i>architecture</i></p>

<p style="margin-left:17%;">This option specifies the
target architecture. The assembler issues an error message
if an attempt is made to assemble an instruction which will
not execute on the target architecture. The following
architecture names are recognized: &quot;r1&quot;,
&quot;r2&quot;. The default is &quot;r1&quot;.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a
<small>PRU</small> processor. <b><br>
&minus;mlink&minus;relax</b></p>

<p style="margin-left:17%;">Assume that <small>LD</small>
would optimize <small>LDI32</small> instructions by checking
the upper 16 bits of the <i>expression</i>. If they are all
zeros, then <small>LD</small> would shorten the
<small>LDI32</small> instruction to a single
<small>LDI.</small> In such case &quot;as&quot; will output
<small>DIFF</small> relocations for diff expressions.</p>


<p style="margin-left:11%;"><b>&minus;mno&minus;link&minus;relax</b></p>

<p style="margin-left:17%;">Assume that <small>LD</small>
would not optimize <small>LDI32</small> instructions. As a
consequence, <small>DIFF</small> relocations will not be
emitted.</p>


<p style="margin-left:11%;"><b>&minus;mno&minus;warn&minus;regname&minus;label</b></p>

<p style="margin-left:17%;">Do not warn if a label name
matches a register name. Usually assembler programmers will
want this warning to be emitted. C compilers may want to
turn this off.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a
<small>MIPS</small> processor. <b><br>
&minus;G</b> <i>num</i></p>

<p style="margin-left:17%;">This option sets the largest
size of an object that can be referenced implicitly with the
&quot;gp&quot; register. It is only accepted for targets
that use <small>ECOFF</small> format, such as a DECstation
running Ultrix. The default value is 8.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EB</b></p></td>
<td width="2%"></td>
<td width="60%">


<p>Generate &quot;big endian&quot; format output.</p></td>
<td width="23%">
</td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EL</b></p></td>
<td width="2%"></td>
<td width="60%">


<p>Generate &quot;little endian&quot; format output.</p></td>
<td width="23%">
</td></tr>
</table>

<p style="margin-left:11%;"><b>&minus;mips1 <br>
&minus;mips2 <br>
&minus;mips3 <br>
&minus;mips4 <br>
&minus;mips5 <br>
&minus;mips32 <br>
&minus;mips32r2 <br>
&minus;mips32r3 <br>
&minus;mips32r5 <br>
&minus;mips32r6 <br>
&minus;mips64 <br>
&minus;mips64r2 <br>
&minus;mips64r3 <br>
&minus;mips64r5 <br>
&minus;mips64r6</b></p>

<p style="margin-left:17%;">Generate code for a particular
<small>MIPS</small> Instruction Set Architecture level.
<b>&minus;mips1</b> is an alias for
<b>&minus;march=r3000</b>, <b>&minus;mips2</b> is an alias
for <b>&minus;march=r6000</b>, <b>&minus;mips3</b> is an
alias for <b>&minus;march=r4000</b> and <b>&minus;mips4</b>
is an alias for <b>&minus;march=r8000</b>.
<b>&minus;mips5</b>, <b>&minus;mips32</b>,
<b>&minus;mips32r2</b>, <b>&minus;mips32r3</b>,
<b>&minus;mips32r5</b>, <b>&minus;mips32r6</b>,
<b>&minus;mips64</b>, <b>&minus;mips64r2</b>,
<b>&minus;mips64r3</b>, <b>&minus;mips64r5</b>, and
<b>&minus;mips64r6</b> correspond to generic <small>MIPS V,
MIPS32, MIPS32</small> Release 2, <small>MIPS32</small>
Release 3, <small>MIPS32</small> Release 5,
<small>MIPS32</small> Release 6, <small>MIPS64,
MIPS64</small> Release 2, <small>MIPS64</small> Release 3,
<small>MIPS64</small> Release 5, and <small>MIPS64</small>
Release 6 <small>ISA</small> processors, respectively.</p>


<p style="margin-left:11%;"><b>&minus;march=</b><i>cpu</i></p>

<p style="margin-left:17%;">Generate code for a particular
<small>MIPS CPU.</small></p>


<p style="margin-left:11%;"><b>&minus;mtune=</b><i>cpu</i></p>

<p style="margin-left:17%;">Schedule and tune for a
particular <small>MIPS CPU.</small></p>

<p style="margin-left:11%;"><b>&minus;mfix7000 <br>
&minus;mno&minus;fix7000</b></p>

<p style="margin-left:17%;">Cause nops to be inserted if
the read of the destination register of an mfhi or mflo
instruction occurs in the following two instructions.</p>

<p style="margin-left:11%;"><b>&minus;mfix&minus;rm7000
<br>
&minus;mno&minus;fix&minus;rm7000</b></p>

<p style="margin-left:17%;">Cause nops to be inserted if a
dmult or dmultu instruction is followed by a load
instruction.</p>

<p style="margin-left:11%;"><b>&minus;mfix&minus;r5900 <br>
&minus;mno&minus;fix&minus;r5900</b></p>

<p style="margin-left:17%;">Do not attempt to schedule the
preceding instruction into the delay slot of a branch
instruction placed at the end of a short loop of six
instructions or fewer and always schedule a &quot;nop&quot;
instruction there instead. The short loop bug under certain
conditions causes loops to execute only once or twice, due
to a hardware bug in the R5900 chip.</p>

<p style="margin-left:11%;"><b>&minus;mdebug <br>
&minus;no&minus;mdebug</b></p>

<p style="margin-left:17%;">Cause stabs-style debugging
output to go into an ECOFF-style .mdebug section instead of
the standard <small>ELF</small> .stabs sections.</p>

<p style="margin-left:11%;"><b>&minus;mpdr <br>
&minus;mno&minus;pdr</b></p>

<p style="margin-left:17%;">Control generation of
&quot;.pdr&quot; sections.</p>

<p style="margin-left:11%;"><b>&minus;mgp32 <br>
&minus;mfp32</b></p>

<p style="margin-left:17%;">The register sizes are normally
inferred from the <small>ISA</small> and <small>ABI,</small>
but these flags force a certain group of registers to be
treated as 32 bits wide at all times. <b>&minus;mgp32</b>
controls the size of general-purpose registers and
<b>&minus;mfp32</b> controls the size of floating-point
registers.</p>

<p style="margin-left:11%;"><b>&minus;mgp64 <br>
&minus;mfp64</b></p>

<p style="margin-left:17%;">The register sizes are normally
inferred from the <small>ISA</small> and <small>ABI,</small>
but these flags force a certain group of registers to be
treated as 64 bits wide at all times. <b>&minus;mgp64</b>
controls the size of general-purpose registers and
<b>&minus;mfp64</b> controls the size of floating-point
registers.</p>

<p style="margin-left:11%;"><b>&minus;mfpxx</b></p>

<p style="margin-left:17%;">The register sizes are normally
inferred from the <small>ISA</small> and <small>ABI,</small>
but using this flag in combination with
<b>&minus;mabi=32</b> enables an <small>ABI</small> variant
which will operate correctly with floating-point registers
which are 32 or 64 bits wide.</p>

<p style="margin-left:11%;"><b>&minus;modd&minus;spreg <br>
&minus;mno&minus;odd&minus;spreg</b></p>

<p style="margin-left:17%;">Enable use of floating-point
operations on odd-numbered single-precision registers when
supported by the <small>ISA.</small> <b>&minus;mfpxx</b>
implies <b>&minus;mno&minus;odd&minus;spreg</b>, otherwise
the default is <b>&minus;modd&minus;spreg</b>.</p>

<p style="margin-left:11%;"><b>&minus;mips16 <br>
&minus;no&minus;mips16</b></p>

<p style="margin-left:17%;">Generate code for the
<small>MIPS 16</small> processor. This is equivalent to
putting &quot;.module mips16&quot; at the start of the
assembly file. <b>&minus;no&minus;mips16</b> turns off this
option.</p>

<p style="margin-left:11%;"><b>&minus;mmips16e2 <br>
&minus;mno&minus;mips16e2</b></p>

<p style="margin-left:17%;">Enable the use of MIPS16e2
instructions in <small>MIPS16</small> mode. This is
equivalent to putting &quot;.module mips16e2&quot; at the
start of the assembly file. <b>&minus;mno&minus;mips16e2</b>
turns off this option.</p>

<p style="margin-left:11%;"><b>&minus;mmicromips <br>
&minus;mno&minus;micromips</b></p>

<p style="margin-left:17%;">Generate code for the microMIPS
processor. This is equivalent to putting &quot;.module
micromips&quot; at the start of the assembly file.
<b>&minus;mno&minus;micromips</b> turns off this option.
This is equivalent to putting &quot;.module
nomicromips&quot; at the start of the assembly file.</p>

<p style="margin-left:11%;"><b>&minus;msmartmips <br>
&minus;mno&minus;smartmips</b></p>

<p style="margin-left:17%;">Enables the SmartMIPS extension
to the <small>MIPS32</small> instruction set. This is
equivalent to putting &quot;.module smartmips&quot; at the
start of the assembly file.
<b>&minus;mno&minus;smartmips</b> turns off this option.</p>

<p style="margin-left:11%;"><b>&minus;mips3d <br>
&minus;no&minus;mips3d</b></p>

<p style="margin-left:17%;">Generate code for the
<small>MIPS&minus;3D</small> Application Specific Extension.
This tells the assembler to accept
<small>MIPS&minus;3D</small> instructions.
<b>&minus;no&minus;mips3d</b> turns off this option.</p>

<p style="margin-left:11%;"><b>&minus;mdmx <br>
&minus;no&minus;mdmx</b></p>

<p style="margin-left:17%;">Generate code for the
<small>MDMX</small> Application Specific Extension. This
tells the assembler to accept <small>MDMX</small>
instructions. <b>&minus;no&minus;mdmx</b> turns off this
option.</p>

<p style="margin-left:11%;"><b>&minus;mdsp <br>
&minus;mno&minus;dsp</b></p>

<p style="margin-left:17%;">Generate code for the
<small>DSP</small> Release 1 Application Specific Extension.
This tells the assembler to accept <small>DSP</small>
Release 1 instructions. <b>&minus;mno&minus;dsp</b> turns
off this option.</p>

<p style="margin-left:11%;"><b>&minus;mdspr2 <br>
&minus;mno&minus;dspr2</b></p>

<p style="margin-left:17%;">Generate code for the
<small>DSP</small> Release 2 Application Specific Extension.
This option implies <b>&minus;mdsp</b>. This tells the
assembler to accept <small>DSP</small> Release 2
instructions. <b>&minus;mno&minus;dspr2</b> turns off this
option.</p>

<p style="margin-left:11%;"><b>&minus;mdspr3 <br>
&minus;mno&minus;dspr3</b></p>

<p style="margin-left:17%;">Generate code for the
<small>DSP</small> Release 3 Application Specific Extension.
This option implies <b>&minus;mdsp</b> and
<b>&minus;mdspr2</b>. This tells the assembler to accept
<small>DSP</small> Release 3 instructions.
<b>&minus;mno&minus;dspr3</b> turns off this option.</p>

<p style="margin-left:11%;"><b>&minus;mmsa <br>
&minus;mno&minus;msa</b></p>

<p style="margin-left:17%;">Generate code for the
<small>MIPS SIMD</small> Architecture Extension. This tells
the assembler to accept <small>MSA</small> instructions.
<b>&minus;mno&minus;msa</b> turns off this option.</p>

<p style="margin-left:11%;"><b>&minus;mxpa <br>
&minus;mno&minus;xpa</b></p>

<p style="margin-left:17%;">Generate code for the
<small>MIPS</small> eXtended Physical Address (
<small>XPA</small> ) Extension. This tells the assembler to
accept <small>XPA</small> instructions.
<b>&minus;mno&minus;xpa</b> turns off this option.</p>

<p style="margin-left:11%;"><b>&minus;mmt <br>
&minus;mno&minus;mt</b></p>

<p style="margin-left:17%;">Generate code for the
<small>MT</small> Application Specific Extension. This tells
the assembler to accept <small>MT</small> instructions.
<b>&minus;mno&minus;mt</b> turns off this option.</p>

<p style="margin-left:11%;"><b>&minus;mmcu <br>
&minus;mno&minus;mcu</b></p>

<p style="margin-left:17%;">Generate code for the
<small>MCU</small> Application Specific Extension. This
tells the assembler to accept <small>MCU</small>
instructions. <b>&minus;mno&minus;mcu</b> turns off this
option.</p>

<p style="margin-left:11%;"><b>&minus;mcrc <br>
&minus;mno&minus;crc</b></p>

<p style="margin-left:17%;">Generate code for the
<small>MIPS</small> cyclic redundancy check (
<small>CRC</small> ) Application Specific Extension. This
tells the assembler to accept <small>CRC</small>
instructions. <b>&minus;mno&minus;crc</b> turns off this
option.</p>

<p style="margin-left:11%;"><b>&minus;mginv <br>
&minus;mno&minus;ginv</b></p>

<p style="margin-left:17%;">Generate code for the Global
INValidate ( <small>GINV</small> ) Application Specific
Extension. This tells the assembler to accept
<small>GINV</small> instructions.
<b>&minus;mno&minus;ginv</b> turns off this option.</p>

<p style="margin-left:11%;"><b>&minus;mloongson&minus;mmi
<br>
&minus;mno&minus;loongson&minus;mmi</b></p>

<p style="margin-left:17%;">Generate code for the Loongson
MultiMedia extensions Instructions ( <small>MMI</small> )
Application Specific Extension. This tells the assembler to
accept <small>MMI</small> instructions.
<b>&minus;mno&minus;loongson&minus;mmi</b> turns off this
option.</p>

<p style="margin-left:11%;"><b>&minus;mloongson&minus;cam
<br>
&minus;mno&minus;loongson&minus;cam</b></p>

<p style="margin-left:17%;">Generate code for the Loongson
Content Address Memory ( <small>CAM</small> ) instructions.
This tells the assembler to accept Loongson
<small>CAM</small> instructions.
<b>&minus;mno&minus;loongson&minus;cam</b> turns off this
option.</p>

<p style="margin-left:11%;"><b>&minus;mloongson&minus;ext
<br>
&minus;mno&minus;loongson&minus;ext</b></p>

<p style="margin-left:17%;">Generate code for the Loongson
EXTensions ( <small>EXT</small> ) instructions. This tells
the assembler to accept Loongson <small>EXT</small>
instructions. <b>&minus;mno&minus;loongson&minus;ext</b>
turns off this option.</p>

<p style="margin-left:11%;"><b>&minus;mloongson&minus;ext2
<br>
&minus;mno&minus;loongson&minus;ext2</b></p>

<p style="margin-left:17%;">Generate code for the Loongson
EXTensions R2 ( <small>EXT2</small> ) instructions. This
option implies <b>&minus;mloongson&minus;ext</b>. This tells
the assembler to accept Loongson <small>EXT2</small>
instructions. <b>&minus;mno&minus;loongson&minus;ext2</b>
turns off this option.</p>

<p style="margin-left:11%;"><b>&minus;minsn32 <br>
&minus;mno&minus;insn32</b></p>

<p style="margin-left:17%;">Only use 32&minus;bit
instruction encodings when generating code for the microMIPS
processor. This option inhibits the use of any 16&minus;bit
instructions. This is equivalent to putting &quot;.set
insn32&quot; at the start of the assembly file.
<b>&minus;mno&minus;insn32</b> turns off this option. This
is equivalent to putting &quot;.set noinsn32&quot; at the
start of the assembly file. By default
<b>&minus;mno&minus;insn32</b> is selected, allowing all
instructions to be used.</p>


<p style="margin-left:11%;"><b>&minus;&minus;construct&minus;floats
<br>
&minus;&minus;no&minus;construct&minus;floats</b></p>

<p style="margin-left:17%;">The
<b>&minus;&minus;no&minus;construct&minus;floats</b> option
disables the construction of double width floating point
constants by loading the two halves of the value into the
two single width floating point registers that make up the
double width register. By default
<b>&minus;&minus;construct&minus;floats</b> is selected,
allowing construction of these floating point constants.</p>


<p style="margin-left:11%;"><b>&minus;&minus;relax&minus;branch
<br>
&minus;&minus;no&minus;relax&minus;branch</b></p>

<p style="margin-left:17%;">The
<b>&minus;&minus;relax&minus;branch</b> option enables the
relaxation of out-of-range branches. By default
<b>&minus;&minus;no&minus;relax&minus;branch</b> is
selected, causing any out-of-range branches to produce an
error.</p>


<p style="margin-left:11%;"><b>&minus;mignore&minus;branch&minus;isa
<br>
&minus;mno&minus;ignore&minus;branch&minus;isa</b></p>

<p style="margin-left:17%;">Ignore branch checks for
invalid transitions between <small>ISA</small> modes. The
semantics of branches does not provide for an
<small>ISA</small> mode switch, so in most cases the
<small>ISA</small> mode a branch has been encoded for has to
be the same as the <small>ISA</small> mode of the
branch&rsquo;s target label. Therefore <small>GAS</small>
has checks implemented that verify in branch assembly that
the two <small>ISA</small> modes match.
<b>&minus;mignore&minus;branch&minus;isa</b> disables these
checks. By default
<b>&minus;mno&minus;ignore&minus;branch&minus;isa</b> is
selected, causing any invalid branch requiring a transition
between <small>ISA</small> modes to produce an error.</p>


<p style="margin-left:11%;"><b>&minus;mnan=</b><i>encoding</i></p>

<p style="margin-left:17%;">Select between the <small>IEEE
754&minus;2008</small> (<b>&minus;mnan=2008</b>) or the
legacy (<b>&minus;mnan=legacy</b>) NaN encoding format. The
latter is the default.</p>


<p style="margin-left:11%;"><b>&minus;&minus;emulation=</b><i>name</i></p>

<p style="margin-left:17%;">This option was formerly used
to switch between <small>ELF</small> and
<small>ECOFF</small> output on targets like <small>IRIX
5</small> that supported both. <small>MIPS ECOFF</small>
support was removed in <small>GAS 2.24,</small> so the
option now serves little purpose. It is retained for
backwards compatibility.</p>

<p style="margin-left:17%; margin-top: 1em">The available
configuration names are: <b>mipself</b>, <b>mipslelf</b> and
<b>mipsbelf</b>. Choosing <b>mipself</b> now has no effect,
since the output is always <small>ELF.</small>
<b>mipslelf</b> and <b>mipsbelf</b> select little&minus; and
big-endian output respectively, but <b>&minus;EL</b> and
<b>&minus;EB</b> are now the preferred options instead.</p>

<p style="margin-left:11%;"><b>&minus;nocpp</b></p>

<p style="margin-left:17%;"><b>as</b> ignores this option.
It is accepted for compatibility with the native tools.</p>

<p style="margin-left:11%;"><b>&minus;&minus;trap <br>
&minus;&minus;no&minus;trap <br>
&minus;&minus;break <br>
&minus;&minus;no&minus;break</b></p>

<p style="margin-left:17%;">Control how to deal with
multiplication overflow and division by zero.
<b>&minus;&minus;trap</b> or
<b>&minus;&minus;no&minus;break</b> (which are synonyms)
take a trap exception (and only work for Instruction Set
Architecture level 2 and higher); <b>&minus;&minus;break</b>
or <b>&minus;&minus;no&minus;trap</b> (also synonyms, and
the default) take a break exception.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;n</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>When this option is used, <b>as</b> will issue a warning
every time it generates a nop instruction from a macro.</p></td></tr>
</table>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a LoongArch
processor. <b><br>
&minus;fpic <br>
&minus;fPIC</b></p>

<p style="margin-left:17%;">Generate position-independent
code</p>


<p style="margin-left:11%;"><b>&minus;fno&minus;pic</b></p>

<p style="margin-left:17%;">Don&rsquo;t generate
position-independent code (default)</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a Meta
processor. <br>
&quot;&minus;mcpu=metac11&quot;</p>

<p style="margin-left:17%;">Generate code for Meta 1.1.</p>


<p style="margin-left:11%;">&quot;&minus;mcpu=metac12&quot;</p>

<p style="margin-left:17%;">Generate code for Meta 1.2.</p>


<p style="margin-left:11%;">&quot;&minus;mcpu=metac21&quot;</p>

<p style="margin-left:17%;">Generate code for Meta 2.1.</p>


<p style="margin-left:11%;">&quot;&minus;mfpu=metac21&quot;</p>

<p style="margin-left:17%;">Allow code to use
<small>FPU</small> hardware of Meta 2.1.</p>

<p style="margin-left:11%; margin-top: 1em">See the info
pages for documentation of the MMIX-specific options.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a
<small>NDS32</small> processor. <br>
&quot;&minus;O1&quot;</p>

<p style="margin-left:17%;">Optimize for performance.</p>

<p style="margin-left:11%;">&quot;&minus;Os&quot;</p>

<p style="margin-left:17%;">Optimize for space.</p>

<p style="margin-left:11%;">&quot;&minus;EL&quot;</p>

<p style="margin-left:17%;">Produce little endian data
output.</p>

<p style="margin-left:11%;">&quot;&minus;EB&quot;</p>

<p style="margin-left:17%;">Produce little endian data
output.</p>

<p style="margin-left:11%;">&quot;&minus;mpic&quot;</p>

<p style="margin-left:17%;">Generate
<small>PIC.</small></p>


<p style="margin-left:11%;">&quot;&minus;mno&minus;fp&minus;as&minus;gp&minus;relax&quot;</p>

<p style="margin-left:17%;">Suppress fp-as-gp relaxation
for this file.</p>


<p style="margin-left:11%;">&quot;&minus;mb2bb&minus;relax&quot;</p>

<p style="margin-left:17%;">Back-to-back branch
optimization.</p>


<p style="margin-left:11%;">&quot;&minus;mno&minus;all&minus;relax&quot;</p>

<p style="margin-left:17%;">Suppress all relaxation for
this file.</p>

<p style="margin-left:11%;">&quot;&minus;march=&lt;arch
name&gt;&quot;</p>

<p style="margin-left:17%;">Assemble for architecture
&lt;arch name&gt; which could be v3, v3j, v3m, v3f, v3s, v2,
v2j, v2f, v2s.</p>


<p style="margin-left:11%;">&quot;&minus;mbaseline=&lt;baseline&gt;&quot;</p>

<p style="margin-left:17%;">Assemble for baseline
&lt;baseline&gt; which could be v2, v3, v3m.</p>


<p style="margin-left:11%;">&quot;&minus;mfpu&minus;freg=<i>FREG</i>&quot;</p>

<p style="margin-left:17%;">Specify a <small>FPU</small>
configuration. <br>
&quot;0 8 SP / 4 DP registers&quot; <br>
&quot;1 16 SP / 8 DP registers&quot; <br>
&quot;2 32 SP / 16 DP registers&quot; <br>
&quot;3 32 SP / 32 DP registers&quot;</p>


<p style="margin-left:11%;">&quot;&minus;mabi=<i>abi</i>&quot;</p>

<p style="margin-left:17%;">Specify a abi version
&lt;abi&gt; could be v1, v2, v2fp, v2fpp.</p>


<p style="margin-left:11%;">&quot;&minus;m[no&minus;]mac&quot;</p>

<p style="margin-left:17%;">Enable/Disable Multiply
instructions support.</p>


<p style="margin-left:11%;">&quot;&minus;m[no&minus;]div&quot;</p>

<p style="margin-left:17%;">Enable/Disable Divide
instructions support.</p>


<p style="margin-left:11%;">&quot;&minus;m[no&minus;]16bit&minus;ext&quot;</p>

<p style="margin-left:17%;">Enable/Disable 16&minus;bit
extension</p>


<p style="margin-left:11%;">&quot;&minus;m[no&minus;]dx&minus;regs&quot;</p>

<p style="margin-left:17%;">Enable/Disable d0/d1
registers</p>


<p style="margin-left:11%;">&quot;&minus;m[no&minus;]perf&minus;ext&quot;</p>

<p style="margin-left:17%;">Enable/Disable Performance
extension</p>


<p style="margin-left:11%;">&quot;&minus;m[no&minus;]perf2&minus;ext&quot;</p>

<p style="margin-left:17%;">Enable/Disable Performance
extension 2</p>


<p style="margin-left:11%;">&quot;&minus;m[no&minus;]string&minus;ext&quot;</p>

<p style="margin-left:17%;">Enable/Disable String
extension</p>


<p style="margin-left:11%;">&quot;&minus;m[no&minus;]reduced&minus;regs&quot;</p>

<p style="margin-left:17%;">Enable/Disable Reduced Register
configuration ( <small>GPR16</small> ) option</p>


<p style="margin-left:11%;">&quot;&minus;m[no&minus;]audio&minus;isa&minus;ext&quot;</p>

<p style="margin-left:17%;">Enable/Disable <small>AUDIO
ISA</small> extension</p>


<p style="margin-left:11%;">&quot;&minus;m[no&minus;]fpu&minus;sp&minus;ext&quot;</p>

<p style="margin-left:17%;">Enable/Disable <small>FPU
SP</small> extension</p>


<p style="margin-left:11%;">&quot;&minus;m[no&minus;]fpu&minus;dp&minus;ext&quot;</p>

<p style="margin-left:17%;">Enable/Disable <small>FPU
DP</small> extension</p>


<p style="margin-left:11%;">&quot;&minus;m[no&minus;]fpu&minus;fma&quot;</p>

<p style="margin-left:17%;">Enable/Disable
<small>FPU</small> fused-multiply-add instructions</p>


<p style="margin-left:11%;">&quot;&minus;mall&minus;ext&quot;</p>

<p style="margin-left:17%;">Turn on all extensions and
instructions support</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a PowerPC
processor. <b><br>
&minus;a32</b></p>

<p style="margin-left:17%;">Generate <small>ELF32</small>
or <small>XCOFF32.</small></p>

<p style="margin-left:11%;"><b>&minus;a64</b></p>

<p style="margin-left:17%;">Generate <small>ELF64</small>
or <small>XCOFF64.</small></p>

<p style="margin-left:11%;"><b>&minus;K
<small>PIC</small></b></p>

<p style="margin-left:17%;">Set
<small>EF_PPC_RELOCATABLE_LIB</small> in <small>ELF</small>
flags.</p>

<p style="margin-left:11%;"><b>&minus;mpwrx |
&minus;mpwr2</b></p>

<p style="margin-left:17%;">Generate code for
<small>POWER/2</small> ( <small>RIOS2</small> ).</p>

<p style="margin-left:11%;"><b>&minus;mpwr</b></p>

<p style="margin-left:17%;">Generate code for
<small>POWER</small> ( <small>RIOS1</small> )</p>

<p style="margin-left:11%;"><b>&minus;m601</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
601.</p>

<p style="margin-left:11%;"><b>&minus;mppc, &minus;mppc32,
&minus;m603, &minus;m604</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
603/604.</p>

<p style="margin-left:11%;"><b>&minus;m403,
&minus;m405</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
403/405.</p>

<p style="margin-left:11%;"><b>&minus;m440</b></p>

<p style="margin-left:17%;">Generate code for PowerPC 440.
BookE and some 405 instructions.</p>

<p style="margin-left:11%;"><b>&minus;m464</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
464.</p>

<p style="margin-left:11%;"><b>&minus;m476</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
476.</p>

<p style="margin-left:11%;"><b>&minus;m7400, &minus;m7410,
&minus;m7450, &minus;m7455</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
7400/7410/7450/7455.</p>

<p style="margin-left:11%;"><b>&minus;m750cl,
&minus;mgekko, &minus;mbroadway</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
750CL/Gekko/Broadway.</p>

<p style="margin-left:11%;"><b>&minus;m821, &minus;m850,
&minus;m860</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
821/850/860.</p>

<p style="margin-left:11%;"><b>&minus;mppc64,
&minus;m620</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
620/625/630.</p>

<p style="margin-left:11%;"><b>&minus;me200z2,
&minus;me200z4</b></p>

<p style="margin-left:17%;">Generate code for e200
variants, e200z2 with <small>LSP,</small> e200z4 with
<small>SPE.</small></p>

<p style="margin-left:11%;"><b>&minus;me300</b></p>

<p style="margin-left:17%;">Generate code for PowerPC e300
family.</p>

<p style="margin-left:11%;"><b>&minus;me500,
&minus;me500x2</b></p>

<p style="margin-left:17%;">Generate code for Motorola e500
core complex.</p>

<p style="margin-left:11%;"><b>&minus;me500mc</b></p>

<p style="margin-left:17%;">Generate code for Freescale
e500mc core complex.</p>

<p style="margin-left:11%;"><b>&minus;me500mc64</b></p>

<p style="margin-left:17%;">Generate code for Freescale
e500mc64 core complex.</p>

<p style="margin-left:11%;"><b>&minus;me5500</b></p>

<p style="margin-left:17%;">Generate code for Freescale
e5500 core complex.</p>

<p style="margin-left:11%;"><b>&minus;me6500</b></p>

<p style="margin-left:17%;">Generate code for Freescale
e6500 core complex.</p>

<p style="margin-left:11%;"><b>&minus;mlsp</b></p>

<p style="margin-left:17%;">Enable <small>LSP</small>
instructions. (Disables <small>SPE</small> and
<small>SPE2.</small> )</p>

<p style="margin-left:11%;"><b>&minus;mspe</b></p>

<p style="margin-left:17%;">Generate code for Motorola
<small>SPE</small> instructions. (Disables
<small>LSP.</small> )</p>

<p style="margin-left:11%;"><b>&minus;mspe2</b></p>

<p style="margin-left:17%;">Generate code for Freescale
<small>SPE2</small> instructions. (Disables
<small>LSP.</small> )</p>

<p style="margin-left:11%;"><b>&minus;mtitan</b></p>

<p style="margin-left:17%;">Generate code for AppliedMicro
Titan core complex.</p>

<p style="margin-left:11%;"><b>&minus;mppc64bridge</b></p>

<p style="margin-left:17%;">Generate code for PowerPC 64,
including bridge insns.</p>

<p style="margin-left:11%;"><b>&minus;mbooke</b></p>

<p style="margin-left:17%;">Generate code for 32&minus;bit
BookE.</p>

<p style="margin-left:11%;"><b>&minus;ma2</b></p>

<p style="margin-left:17%;">Generate code for A2
architecture.</p>

<p style="margin-left:11%;"><b>&minus;maltivec</b></p>

<p style="margin-left:17%;">Generate code for processors
with AltiVec instructions.</p>

<p style="margin-left:11%;"><b>&minus;mvle</b></p>

<p style="margin-left:17%;">Generate code for Freescale
PowerPC <small>VLE</small> instructions.</p>

<p style="margin-left:11%;"><b>&minus;mvsx</b></p>

<p style="margin-left:17%;">Generate code for processors
with Vector-Scalar ( <small>VSX</small> ) instructions.</p>

<p style="margin-left:11%;"><b>&minus;mhtm</b></p>

<p style="margin-left:17%;">Generate code for processors
with Hardware Transactional Memory instructions.</p>

<p style="margin-left:11%;"><b>&minus;mpower4,
&minus;mpwr4</b></p>

<p style="margin-left:17%;">Generate code for Power4
architecture.</p>

<p style="margin-left:11%;"><b>&minus;mpower5,
&minus;mpwr5, &minus;mpwr5x</b></p>

<p style="margin-left:17%;">Generate code for Power5
architecture.</p>

<p style="margin-left:11%;"><b>&minus;mpower6,
&minus;mpwr6</b></p>

<p style="margin-left:17%;">Generate code for Power6
architecture.</p>

<p style="margin-left:11%;"><b>&minus;mpower7,
&minus;mpwr7</b></p>

<p style="margin-left:17%;">Generate code for Power7
architecture.</p>

<p style="margin-left:11%;"><b>&minus;mpower8,
&minus;mpwr8</b></p>

<p style="margin-left:17%;">Generate code for Power8
architecture.</p>

<p style="margin-left:11%;"><b>&minus;mpower9,
&minus;mpwr9</b></p>

<p style="margin-left:17%;">Generate code for Power9
architecture.</p>

<p style="margin-left:11%;"><b>&minus;mpower10,
&minus;mpwr10</b></p>

<p style="margin-left:17%;">Generate code for Power10
architecture.</p>

<p style="margin-left:11%;"><b>&minus;mfuture</b></p>

<p style="margin-left:17%;">Generate code for
&rsquo;future&rsquo; architecture.</p>

<p style="margin-left:11%;"><b>&minus;mcell <br>
&minus;mcell</b></p>

<p style="margin-left:17%;">Generate code for Cell
Broadband Engine architecture.</p>

<p style="margin-left:11%;"><b>&minus;mcom</b></p>

<p style="margin-left:17%;">Generate code Power/PowerPC
common instructions.</p>

<p style="margin-left:11%;"><b>&minus;many</b></p>

<p style="margin-left:17%;">Generate code for any
architecture ( <small>PWR/PWRX/PPC</small> ).</p>

<p style="margin-left:11%;"><b>&minus;mregnames</b></p>

<p style="margin-left:17%;">Allow symbolic names for
registers.</p>


<p style="margin-left:11%;"><b>&minus;mno&minus;regnames</b></p>

<p style="margin-left:17%;">Do not allow symbolic names for
registers.</p>

<p style="margin-left:11%;"><b>&minus;mrelocatable</b></p>

<p style="margin-left:17%;">Support for <small>GCC</small>
&rsquo;s &minus;mrelocatable option.</p>


<p style="margin-left:11%;"><b>&minus;mrelocatable&minus;lib</b></p>

<p style="margin-left:17%;">Support for <small>GCC</small>
&rsquo;s &minus;mrelocatable&minus;lib option.</p>

<p style="margin-left:11%;"><b>&minus;memb</b></p>

<p style="margin-left:17%;">Set <small>PPC_EMB</small> bit
in <small>ELF</small> flags.</p>

<p style="margin-left:11%;"><b>&minus;mlittle,
&minus;mlittle&minus;endian, &minus;le</b></p>

<p style="margin-left:17%;">Generate code for a little
endian machine.</p>

<p style="margin-left:11%;"><b>&minus;mbig,
&minus;mbig&minus;endian, &minus;be</b></p>

<p style="margin-left:17%;">Generate code for a big endian
machine.</p>

<p style="margin-left:11%;"><b>&minus;msolaris</b></p>

<p style="margin-left:17%;">Generate code for Solaris.</p>


<p style="margin-left:11%;"><b>&minus;mno&minus;solaris</b></p>

<p style="margin-left:17%;">Do not generate code for
Solaris.</p>


<p style="margin-left:11%;"><b>&minus;nops=</b><i>count</i></p>

<p style="margin-left:17%;">If an alignment directive
inserts more than <i>count</i> nops, put a branch at the
beginning to skip execution of the nops.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a RISC-V
processor. <b><br>
&minus;fpic <br>
&minus;fPIC</b></p>

<p style="margin-left:17%;">Generate position-independent
code</p>


<p style="margin-left:11%;"><b>&minus;fno&minus;pic</b></p>

<p style="margin-left:17%;">Don&rsquo;t generate
position-independent code (default)</p>

<p style="margin-left:11%;"><b>&minus;march=ISA</b></p>

<p style="margin-left:17%;">Select the base isa, as
specified by <small>ISA.</small> For example
&minus;march=rv32ima. If this option and the architecture
attributes aren&rsquo;t set, then assembler will check the
default configure setting
&minus;&minus;with&minus;arch=ISA.</p>


<p style="margin-left:11%;"><b>&minus;misa&minus;spec=ISAspec</b></p>

<p style="margin-left:17%;">Select the default isa spec
version. If the version of <small>ISA</small> isn&rsquo;t
set by &minus;march, then assembler helps to set the version
according to the default chosen spec. If this option
isn&rsquo;t set, then assembler will check the default
configure setting
&minus;&minus;with&minus;isa&minus;spec=ISAspec.</p>


<p style="margin-left:11%;"><b>&minus;mpriv&minus;spec=PRIVspec</b></p>

<p style="margin-left:17%;">Select the privileged spec
version. We can decide whether the <small>CSR</small> is
valid or not according to the chosen spec. If this option
and the privilege attributes aren&rsquo;t set, then
assembler will check the default configure setting
&minus;&minus;with&minus;priv&minus;spec=PRIVspec.</p>

<p style="margin-left:11%;"><b>&minus;mabi=ABI</b></p>

<p style="margin-left:17%;">Selects the <small>ABI,</small>
which is either &quot;ilp32&quot; or &quot;lp64&quot;,
optionally followed by &quot;f&quot;, &quot;d&quot;, or
&quot;q&quot; to indicate single-precision,
double-precision, or quad-precision floating-point calling
convention, or none to indicate the soft-float calling
convention. Also, &quot;ilp32&quot; can optionally be
followed by &quot;e&quot; to indicate the <small>RVE
ABI,</small> which is always soft-float.</p>

<p style="margin-left:11%;"><b>&minus;mrelax</b></p>

<p style="margin-left:17%;">Take advantage of linker
relaxations to reduce the number of instructions required to
materialize symbol addresses. (default)</p>


<p style="margin-left:11%;"><b>&minus;mno&minus;relax</b></p>

<p style="margin-left:17%;">Don&rsquo;t do linker
relaxations.</p>


<p style="margin-left:11%;"><b>&minus;march&minus;attr</b></p>

<p style="margin-left:17%;">Generate the default contents
for the riscv elf attribute section if the .attribute
directives are not set. This section is used to record the
information that a linker or runtime loader needs to check
compatibility. This information includes <small>ISA</small>
string, stack alignment requirement, unaligned memory
accesses, and the major, minor and revision version of
privileged specification.</p>


<p style="margin-left:11%;"><b>&minus;mno&minus;arch&minus;attr</b></p>

<p style="margin-left:17%;">Don&rsquo;t generate the
default riscv elf attribute section if the .attribute
directives are not set.</p>


<p style="margin-left:11%;"><b>&minus;mcsr&minus;check</b></p>

<p style="margin-left:17%;">Enable the <small>CSR</small>
checking for the ISA-dependent <small>CRS</small> and the
read-only <small>CSR.</small> The ISA-dependent
<small>CSR</small> are only valid when the specific
<small>ISA</small> is set. The read-only <small>CSR</small>
can not be written by the <small>CSR</small>
instructions.</p>


<p style="margin-left:11%;"><b>&minus;mno&minus;csr&minus;check</b></p>

<p style="margin-left:17%;">Don&rsquo;t do
<small>CSR</small> checking.</p>


<p style="margin-left:11%;"><b>&minus;mlittle&minus;endian</b></p>

<p style="margin-left:17%;">Generate code for a little
endian machine.</p>


<p style="margin-left:11%;"><b>&minus;mbig&minus;endian</b></p>

<p style="margin-left:17%;">Generate code for a big endian
machine.</p>

<p style="margin-left:11%; margin-top: 1em">See the info
pages for documentation of the RX-specific options.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the s390
processor family. <b><br>
&minus;m31 <br>
&minus;m64</b></p>

<p style="margin-left:17%;">Select the word size, either
31/32 bits or 64 bits.</p>

<p style="margin-left:11%;"><b>&minus;mesa <br>
&minus;mzarch</b></p>

<p style="margin-left:17%;">Select the architecture mode,
either the Enterprise System Architecture (esa) or the
z/Architecture mode (zarch).</p>


<p style="margin-left:11%;"><b>&minus;march=</b><i>processor</i></p>

<p style="margin-left:17%;">Specify which s390 processor
variant is the target, <b>g5</b> (or <b>arch3</b>),
<b>g6</b>, <b>z900</b> (or <b>arch5</b>), <b>z990</b> (or
<b>arch6</b>), <b>z9&minus;109</b>, <b>z9&minus;ec</b> (or
<b>arch7</b>), <b>z10</b> (or <b>arch8</b>), <b>z196</b> (or
<b>arch9</b>), <b>zEC12</b> (or <b>arch10</b>), <b>z13</b>
(or <b>arch11</b>), <b>z14</b> (or <b>arch12</b>),
<b>z15</b> (or <b>arch13</b>), or <b>z16</b> (or
<b>arch14</b>).</p>

<p style="margin-left:11%;"><b>&minus;mregnames <br>
&minus;mno&minus;regnames</b></p>

<p style="margin-left:17%;">Allow or disallow symbolic
names for registers.</p>


<p style="margin-left:11%;"><b>&minus;mwarn&minus;areg&minus;zero</b></p>

<p style="margin-left:17%;">Warn whenever the operand for a
base or index register has been specified but evaluates to
zero.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a
<small>TMS320C6000</small> processor. <b><br>
&minus;march=</b><i>arch</i></p>

<p style="margin-left:17%;">Enable (only) instructions from
architecture <i>arch</i>. By default, all instructions are
permitted.</p>

<p style="margin-left:17%; margin-top: 1em">The following
values of <i>arch</i> are accepted: &quot;c62x&quot;,
&quot;c64x&quot;, &quot;c64x+&quot;, &quot;c67x&quot;,
&quot;c67x+&quot;, &quot;c674x&quot;.</p>

<p style="margin-left:11%;"><b>&minus;mdsbt <br>
&minus;mno&minus;dsbt</b></p>

<p style="margin-left:17%;">The <b>&minus;mdsbt</b> option
causes the assembler to generate the
&quot;Tag_ABI_DSBT&quot; attribute with a value of 1,
indicating that the code is using <small>DSBT</small>
addressing. The <b>&minus;mno&minus;dsbt</b> option, the
default, causes the tag to have a value of 0, indicating
that the code does not use <small>DSBT</small> addressing.
The linker will emit a warning if objects of different type
( <small>DSBT</small> and non-DSBT) are linked together.</p>

<p style="margin-left:11%;"><b>&minus;mpid=no <br>
&minus;mpid=near <br>
&minus;mpid=far</b></p>

<p style="margin-left:17%;">The <b>&minus;mpid=</b> option
causes the assembler to generate the &quot;Tag_ABI_PID&quot;
attribute with a value indicating the form of data
addressing used by the code. <b>&minus;mpid=no</b>, the
default, indicates position-dependent data addressing,
<b>&minus;mpid=near</b> indicates position-independent
addressing with <small>GOT</small> accesses using near
<small>DP</small> addressing, and <b>&minus;mpid=far</b>
indicates position-independent addressing with
<small>GOT</small> accesses using far <small>DP</small>
addressing. The linker will emit a warning if objects built
with different settings of this option are linked
together.</p>

<p style="margin-left:11%;"><b>&minus;mpic <br>
&minus;mno&minus;pic</b></p>

<p style="margin-left:17%;">The <b>&minus;mpic</b> option
causes the assembler to generate the &quot;Tag_ABI_PIC&quot;
attribute with a value of 1, indicating that the code is
using position-independent code addressing, The
&quot;&minus;mno&minus;pic&quot; option, the default, causes
the tag to have a value of 0, indicating position-dependent
code addressing. The linker will emit a warning if objects
of different type (position-dependent and
position-independent) are linked together.</p>

<p style="margin-left:11%;"><b>&minus;mbig&minus;endian
<br>
&minus;mlittle&minus;endian</b></p>

<p style="margin-left:17%;">Generate code for the specified
endianness. The default is little-endian.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a TILE-Gx
processor. <b><br>
&minus;m32 | &minus;m64</b></p>

<p style="margin-left:17%;">Select the word size, either 32
bits or 64 bits.</p>

<p style="margin-left:11%;"><b>&minus;EB |
&minus;EL</b></p>

<p style="margin-left:17%;">Select the endianness, either
big-endian (&minus;EB) or little-endian (&minus;EL).</p>

<p style="margin-left:11%; margin-top: 1em">The following
option is available when as is configured for a Visium
processor. <b><br>
&minus;mtune=</b><i>arch</i></p>

<p style="margin-left:17%;">This option specifies the
target architecture. If an attempt is made to assemble an
instruction that will not execute on the target
architecture, the assembler will issue an error message.</p>

<p style="margin-left:17%; margin-top: 1em">The following
names are recognized: &quot;mcm24&quot; &quot;mcm&quot;
&quot;gr5&quot; &quot;gr6&quot;</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an Xtensa
processor. <b><br>
&minus;&minus;text&minus;section&minus;literals |
&minus;&minus;no&minus;text&minus;section&minus;literals</b></p>

<p style="margin-left:17%;">Control the treatment of
literal pools. The default is
<b>&minus;&minus;no&minus;text&minus;section&minus;literals</b>,
which places literals in separate sections in the output
file. This allows the literal pool to be placed in a data
<small>RAM/ROM.</small> With
<b>&minus;&minus;text&minus;section&minus;literals</b>, the
literals are interspersed in the text section in order to
keep them as close as possible to their references. This may
be necessary for large assembly files, where the literals
would otherwise be out of range of the &quot;L32R&quot;
instructions in the text section. Literals are grouped into
pools following &quot;.literal_position&quot; directives or
preceding &quot;ENTRY&quot; instructions. These options only
affect literals referenced via PC-relative &quot;L32R&quot;
instructions; literals for absolute mode &quot;L32R&quot;
instructions are handled separately.</p>


<p style="margin-left:11%;"><b>&minus;&minus;auto&minus;litpools
| &minus;&minus;no&minus;auto&minus;litpools</b></p>

<p style="margin-left:17%;">Control the treatment of
literal pools. The default is
<b>&minus;&minus;no&minus;auto&minus;litpools</b>, which in
the absence of
<b>&minus;&minus;text&minus;section&minus;literals</b>
places literals in separate sections in the output file.
This allows the literal pool to be placed in a data
<small>RAM/ROM.</small> With
<b>&minus;&minus;auto&minus;litpools</b>, the literals are
interspersed in the text section in order to keep them as
close as possible to their references, explicit
&quot;.literal_position&quot; directives are not required.
This may be necessary for very large functions, where single
literal pool at the beginning of the function may not be
reachable by &quot;L32R&quot; instructions at the end. These
options only affect literals referenced via PC-relative
&quot;L32R&quot; instructions; literals for absolute mode
&quot;L32R&quot; instructions are handled separately. When
used together with
<b>&minus;&minus;text&minus;section&minus;literals</b>,
<b>&minus;&minus;auto&minus;litpools</b> takes
precedence.</p>


<p style="margin-left:11%;"><b>&minus;&minus;absolute&minus;literals
| &minus;&minus;no&minus;absolute&minus;literals</b></p>

<p style="margin-left:17%;">Indicate to the assembler
whether &quot;L32R&quot; instructions use absolute or
PC-relative addressing. If the processor includes the
absolute addressing option, the default is to use absolute
&quot;L32R&quot; relocations. Otherwise, only the
PC-relative &quot;L32R&quot; relocations can be used.</p>


<p style="margin-left:11%;"><b>&minus;&minus;target&minus;align
| &minus;&minus;no&minus;target&minus;align</b></p>

<p style="margin-left:17%;">Enable or disable automatic
alignment to reduce branch penalties at some expense in code
size. This optimization is enabled by default. Note that the
assembler will always align instructions like
&quot;LOOP&quot; that have fixed alignment requirements.</p>

<p style="margin-left:11%;"><b>&minus;&minus;longcalls |
&minus;&minus;no&minus;longcalls</b></p>

<p style="margin-left:17%;">Enable or disable
transformation of call instructions to allow calls across a
greater range of addresses. This option should be used when
call targets can potentially be out of range. It may degrade
both code size and performance, but the linker can generally
optimize away the unnecessary overhead when a call ends up
within range. The default is
<b>&minus;&minus;no&minus;longcalls</b>.</p>

<p style="margin-left:11%;"><b>&minus;&minus;transform |
&minus;&minus;no&minus;transform</b></p>

<p style="margin-left:17%;">Enable or disable all assembler
transformations of Xtensa instructions, including both
relaxation and optimization. The default is
<b>&minus;&minus;transform</b>;
<b>&minus;&minus;no&minus;transform</b> should only be used
in the rare cases when the instructions must be exactly as
specified in the assembly source. Using
<b>&minus;&minus;no&minus;transform</b> causes out of range
instruction operands to be errors.</p>


<p style="margin-left:11%;"><b>&minus;&minus;rename&minus;section</b>
<i>oldname</i><b>=</b><i>newname</i></p>

<p style="margin-left:17%;">Rename the <i>oldname</i>
section to <i>newname</i>. This option can be used multiple
times to rename multiple sections.</p>

<p style="margin-left:11%;"><b>&minus;&minus;trampolines |
&minus;&minus;no&minus;trampolines</b></p>

<p style="margin-left:17%;">Enable or disable
transformation of jump instructions to allow jumps across a
greater range of addresses. This option should be used when
jump targets can potentially be out of range. In the absence
of such jumps this option does not affect code size or
performance. The default is
<b>&minus;&minus;trampolines</b>.</p>


<p style="margin-left:11%;"><b>&minus;&minus;abi&minus;windowed
| &minus;&minus;abi&minus;call0</b></p>

<p style="margin-left:17%;">Choose <small>ABI</small> tag
written to the &quot;.xtensa.info&quot; section.
<small>ABI</small> tag indicates <small>ABI</small> of the
assembly code. A warning is issued by the linker on an
attempt to link object files with inconsistent
<small>ABI</small> tags. Default <small>ABI</small> is
chosen by the Xtensa core configuration.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an Z80
processor.</p>

<p style="margin-left:11%; margin-top: 1em">@chapter Z80
Dependent Features</p>


<p style="margin-left:11%; margin-top: 1em"><b>Command-line
Options <br>
&minus;march=</b> <i><small>CPU</small></i> <b>[&minus;</b>
<i><small>EXT</small></i> <b>...][+</b>
<i><small>EXT</small></i> <b>...]</b></p>

<p style="margin-left:17%;">This option specifies the
target processor. The assembler will issue an error message
if an attempt is made to assemble an instruction which will
not execute on the target processor. The following processor
names are recognized: &quot;z80&quot;, &quot;z180&quot;,
&quot;ez80&quot;, &quot;gbz80&quot;, &quot;z80n&quot;,
&quot;r800&quot;. In addition to the basic instruction set,
the assembler can be told to accept some extention
mnemonics. For example,
&quot;&minus;march=z180+sli+infc&quot; extends <i>z180</i>
with <i><small>SLI</small></i> instructions and <i><small>IN
F,</small> (C)</i>. The following extentions are currently
supported: &quot;full&quot; (all known instructions),
&quot;adl&quot; ( <small>ADL CPU</small> mode by default,
eZ80 only), &quot;sli&quot; (instruction known as
<i><small>SLI</small></i> , <i><small>SLL</small></i> or
<i><small>SL1</small></i> ), &quot;xyhl&quot; (instructions
with halves of index registers: <i><small>IXL</small></i> ,
<i><small>IXH</small></i> , <i><small>IYL</small></i> ,
<i><small>IYH</small></i> ), &quot;xdcb&quot; (instructions
like <i>RotOp (II+d),R</i> and <i>BitOp n,(II+d),R</i>),
&quot;infc&quot; (instruction <i><small>IN F,</small>
(C)</i> or <i><small>IN</small> (C)</i>), &quot;outc0&quot;
(instruction <i><small>OUT</small> (C),0</i>). Note that
rather than extending a basic instruction set, the extention
mnemonics starting with &quot;&minus;&quot; revoke the
respective functionality:
&quot;&minus;march=z80&minus;full+xyhl&quot; first removes
all default extentions and adds support for index registers
halves only.</p>

<p style="margin-left:17%; margin-top: 1em">If this option
is not specified then &quot;&minus;march=z80+xyhl+infc&quot;
is assumed.</p>


<p style="margin-left:11%;"><b>&minus;local&minus;prefix=</b><i>prefix</i></p>

<p style="margin-left:17%;">Mark all labels with specified
prefix as local. But such label can be marked global
explicitly in the code. This option do not change default
local label prefix &quot;.L&quot;, it is just adds new
one.</p>

<p style="margin-left:11%;"><b>&minus;colonless</b></p>

<p style="margin-left:17%;">Accept colonless labels. All
symbols at line begin are treated as labels.</p>

<p style="margin-left:11%;"><b>&minus;sdcc</b></p>

<p style="margin-left:17%;">Accept assembler code produced
by <small>SDCC.</small></p>

<p style="margin-left:11%;"><b>&minus;fp&minus;s=</b>
<i><small>FORMAT</small></i></p>

<p style="margin-left:17%;">Single precision floating point
numbers format. Default: ieee754 (32 bit).</p>

<p style="margin-left:11%;"><b>&minus;fp&minus;d=</b>
<i><small>FORMAT</small></i></p>

<p style="margin-left:17%;">Double precision floating point
numbers format. Default: ieee754 (64 bit).</p>

<h2>SEE ALSO
<a name="SEE ALSO"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><b>gcc</b>(1),
<b>ld</b>(1), and the Info entries for <i>binutils</i> and
<i>ld</i>.</p>

<h2>COPYRIGHT
<a name="COPYRIGHT"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Copyright (c)
1991&minus;2023 Free Software Foundation, Inc.</p>

<p style="margin-left:11%; margin-top: 1em">Permission is
granted to copy, distribute and/or modify this document
under the terms of the <small>GNU</small> Free Documentation
License, Version 1.3 or any later version published by the
Free Software Foundation; with no Invariant Sections, with
no Front-Cover Texts, and with no Back-Cover Texts. A copy
of the license is included in the section entitled &quot;
<small>GNU</small> Free Documentation License&quot;.</p>
<hr>
</body>
</html>
