// Seed: 692850313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout reg id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  logic id_7;
  parameter time id_8 = 1;
  assign id_7 = id_5;
  for (id_9 = id_8; 1 == id_4; id_5 = id_1) assign id_9 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2
    , id_6,
    input wire id_3,
    input supply1 id_4
);
  wor id_7;
  reg id_8 = 1;
  initial id_8 <= id_3;
  logic id_9;
  ;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_6,
      id_9,
      id_8,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
