// Seed: 3490619458
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd51,
    parameter id_3 = 32'd5,
    parameter id_4 = 32'd50
) ();
  wire [-1 : -1 'b0 ==  1 'b0] _id_1;
  parameter id_2 = -1 < 1;
  wire [1 : id_1] _id_3, _id_4;
  logic [7:0][1 'b0 : -1] id_5, id_6, id_7;
  wire [id_4 : -1] id_8;
  parameter id_9 = -1'h0 < -1;
  assign id_5 = (id_5);
  assign id_7[id_3] = 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_2
  );
endmodule
