
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="X-UA-Compatible" content="IE=Edge" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>XIVE for sPAPR (pseries machines) &#8212; QEMU 4.1.0 (-dirty) documentation</title>
    <link rel="stylesheet" href="_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    <script type="text/javascript" id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
    <script type="text/javascript" src="_static/jquery.js"></script>
    <script type="text/javascript" src="_static/underscore.js"></script>
    <script type="text/javascript" src="_static/doctools.js"></script>
    <script type="text/javascript" src="_static/language_data.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="prev" title="POWER9 XIVE interrupt controller" href="ppc-xive.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="section" id="xive-for-spapr-pseries-machines">
<h1>XIVE for sPAPR (pseries machines)<a class="headerlink" href="#xive-for-spapr-pseries-machines" title="Permalink to this headline">¶</a></h1>
<p>The POWER9 processor comes with a new interrupt controller
architecture, called XIVE as “eXternal Interrupt Virtualization
Engine”. It supports a larger number of interrupt sources and offers
virtualization features which enables the HW to deliver interrupts
directly to virtual processors without hypervisor assistance.</p>
<p>A QEMU <code class="docutils literal notranslate"><span class="pre">pseries</span></code> machine (which is PAPR compliant) using POWER9
processors can run under two interrupt modes:</p>
<ul>
<li><p class="first"><em>Legacy Compatibility Mode</em></p>
<p>the hypervisor provides identical interfaces and similar
functionality to PAPR+ Version 2.7.  This is the default mode</p>
<p>It is also referred as <em>XICS</em> in QEMU.</p>
</li>
<li><p class="first"><em>XIVE native exploitation mode</em></p>
<p>the hypervisor provides new interfaces to manage the XIVE control
structures, and provides direct control for interrupt management
through MMIO pages.</p>
</li>
</ul>
<p>Which interrupt modes can be used by the machine is negotiated with
the guest O/S during the Client Architecture Support negotiation
sequence. The two modes are mutually exclusive.</p>
<p>Both interrupt mode share the same IRQ number space. See below for the
layout.</p>
<div class="section" id="cas-negotiation">
<h2>CAS Negotiation<a class="headerlink" href="#cas-negotiation" title="Permalink to this headline">¶</a></h2>
<p>QEMU advertises the supported interrupt modes in the device tree
property <code class="docutils literal notranslate"><span class="pre">ibm,arch-vec-5-platform-support</span></code> in byte 23 and the OS
Selection for XIVE is indicated in the <code class="docutils literal notranslate"><span class="pre">ibm,architecture-vec-5</span></code>
property byte 23.</p>
<p>The interrupt modes supported by the machine depend on the CPU type
(POWER9 is required for XIVE) but also on the machine property
<code class="docutils literal notranslate"><span class="pre">ic-mode</span></code> which can be set on the command line. It can take the
following values: <code class="docutils literal notranslate"><span class="pre">xics</span></code>, <code class="docutils literal notranslate"><span class="pre">xive</span></code>, and <code class="docutils literal notranslate"><span class="pre">dual</span></code> which is the
default mode. <code class="docutils literal notranslate"><span class="pre">dual</span></code> means that both modes XICS <strong>and</strong> XIVE are
supported and if the guest OS supports XIVE, this mode will be
selected.</p>
<p>The choosen interrupt mode is activated after a reconfiguration done
in a machine reset.</p>
</div>
<div class="section" id="kvm-negotiation">
<h2>KVM negotiation<a class="headerlink" href="#kvm-negotiation" title="Permalink to this headline">¶</a></h2>
<p>When the guest starts under KVM, the capabilities of the host kernel
and QEMU are also negotiated. Depending on the version of the host
kernel, KVM will advertise the XIVE capability to QEMU or not.</p>
<p>Nevertheless, the available interrupt modes in the machine should not
depend on the XIVE KVM capability of the host. On older kernels
without XIVE KVM support, QEMU will use the emulated XIVE device as a
fallback and on newer kernels (&gt;=5.2), the KVM XIVE device.</p>
<p>As a final refinement, the user can also switch the use of the KVM
device with the machine option <code class="docutils literal notranslate"><span class="pre">kernel_irqchip</span></code>.</p>
<div class="section" id="xive-support-in-kvm">
<h3>XIVE support in KVM<a class="headerlink" href="#xive-support-in-kvm" title="Permalink to this headline">¶</a></h3>
<p>For guest OSes supporting XIVE, the resulting interrupt modes on host
kernels with XIVE KVM support are the following:</p>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="23%" />
<col width="23%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">ic-mode</th>
<th class="head" colspan="3">kernel_irqchip</th>
</tr>
<tr class="row-even"><th class="head">/</th>
<th class="head">allowed
(default)</th>
<th class="head">off</th>
<th class="head">on</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-odd"><td>dual (default)</td>
<td>XIVE KVM</td>
<td>XIVE emul.</td>
<td>XIVE KVM</td>
</tr>
<tr class="row-even"><td>xive</td>
<td>XIVE KVM</td>
<td>XIVE emul.</td>
<td>XIVE KVM</td>
</tr>
<tr class="row-odd"><td>xics</td>
<td>XICS KVM</td>
<td>XICS emul.</td>
<td>XICS KVM</td>
</tr>
</tbody>
</table>
<p>For legacy guest OSes without XIVE support, the resulting interrupt
modes are the following:</p>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="23%" />
<col width="23%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">ic-mode</th>
<th class="head" colspan="3">kernel_irqchip</th>
</tr>
<tr class="row-even"><th class="head">/</th>
<th class="head">allowed
(default)</th>
<th class="head">off</th>
<th class="head">on</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-odd"><td>dual (default)</td>
<td>XICS KVM</td>
<td>XICS emul.</td>
<td>XICS KVM</td>
</tr>
<tr class="row-even"><td>xive</td>
<td>QEMU error(3)</td>
<td>QEMU error(3)</td>
<td>QEMU error(3)</td>
</tr>
<tr class="row-odd"><td>xics</td>
<td>XICS KVM</td>
<td>XICS emul.</td>
<td>XICS KVM</td>
</tr>
</tbody>
</table>
<ol class="arabic simple" start="3">
<li>QEMU fails at CAS with <code class="docutils literal notranslate"><span class="pre">Guest</span> <span class="pre">requested</span> <span class="pre">unavailable</span> <span class="pre">interrupt</span>
<span class="pre">mode</span> <span class="pre">(XICS),</span> <span class="pre">either</span> <span class="pre">don't</span> <span class="pre">set</span> <span class="pre">the</span> <span class="pre">ic-mode</span> <span class="pre">machine</span> <span class="pre">property</span> <span class="pre">or</span> <span class="pre">try</span>
<span class="pre">ic-mode=xics</span> <span class="pre">or</span> <span class="pre">ic-mode=dual</span></code></li>
</ol>
</div>
<div class="section" id="no-xive-support-in-kvm">
<h3>No XIVE support in KVM<a class="headerlink" href="#no-xive-support-in-kvm" title="Permalink to this headline">¶</a></h3>
<p>For guest OSes supporting XIVE, the resulting interrupt modes on host
kernels without XIVE KVM support are the following:</p>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="23%" />
<col width="23%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">ic-mode</th>
<th class="head" colspan="3">kernel_irqchip</th>
</tr>
<tr class="row-even"><th class="head">/</th>
<th class="head">allowed
(default)</th>
<th class="head">off</th>
<th class="head">on</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-odd"><td>dual (default)</td>
<td>XIVE emul.(1)</td>
<td>XIVE emul.</td>
<td>QEMU error (2)</td>
</tr>
<tr class="row-even"><td>xive</td>
<td>XIVE emul.(1)</td>
<td>XIVE emul.</td>
<td>QEMU error (2)</td>
</tr>
<tr class="row-odd"><td>xics</td>
<td>XICS KVM</td>
<td>XICS emul.</td>
<td>XICS KVM</td>
</tr>
</tbody>
</table>
<ol class="arabic simple">
<li>QEMU warns with <code class="docutils literal notranslate"><span class="pre">warning:</span> <span class="pre">kernel_irqchip</span> <span class="pre">requested</span> <span class="pre">but</span> <span class="pre">unavailable:</span>
<span class="pre">IRQ_XIVE</span> <span class="pre">capability</span> <span class="pre">must</span> <span class="pre">be</span> <span class="pre">present</span> <span class="pre">for</span> <span class="pre">KVM</span></code></li>
<li>QEMU fails with <code class="docutils literal notranslate"><span class="pre">kernel_irqchip</span> <span class="pre">requested</span> <span class="pre">but</span> <span class="pre">unavailable:</span>
<span class="pre">IRQ_XIVE</span> <span class="pre">capability</span> <span class="pre">must</span> <span class="pre">be</span> <span class="pre">present</span> <span class="pre">for</span> <span class="pre">KVM</span></code></li>
</ol>
<p>For legacy guest OSes without XIVE support, the resulting interrupt
modes are the following:</p>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="23%" />
<col width="23%" />
<col width="29%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">ic-mode</th>
<th class="head" colspan="3">kernel_irqchip</th>
</tr>
<tr class="row-even"><th class="head">/</th>
<th class="head">allowed
(default)</th>
<th class="head">off</th>
<th class="head">on</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-odd"><td>dual (default)</td>
<td>QEMU error(4)</td>
<td>XICS emul.</td>
<td>QEMU error(4)</td>
</tr>
<tr class="row-even"><td>xive</td>
<td>QEMU error(3)</td>
<td>QEMU error(3)</td>
<td>QEMU error(3)</td>
</tr>
<tr class="row-odd"><td>xics</td>
<td>XICS KVM</td>
<td>XICS emul.</td>
<td>XICS KVM</td>
</tr>
</tbody>
</table>
<ol class="arabic simple" start="3">
<li>QEMU fails at CAS with <code class="docutils literal notranslate"><span class="pre">Guest</span> <span class="pre">requested</span> <span class="pre">unavailable</span> <span class="pre">interrupt</span>
<span class="pre">mode</span> <span class="pre">(XICS),</span> <span class="pre">either</span> <span class="pre">don't</span> <span class="pre">set</span> <span class="pre">the</span> <span class="pre">ic-mode</span> <span class="pre">machine</span> <span class="pre">property</span> <span class="pre">or</span> <span class="pre">try</span>
<span class="pre">ic-mode=xics</span> <span class="pre">or</span> <span class="pre">ic-mode=dual</span></code></li>
<li>QEMU/KVM incompatibility due to device destruction in reset. QEMU fails
with <code class="docutils literal notranslate"><span class="pre">KVM</span> <span class="pre">is</span> <span class="pre">too</span> <span class="pre">old</span> <span class="pre">to</span> <span class="pre">support</span> <span class="pre">ic-mode=dual,kernel-irqchip=on</span></code></li>
</ol>
</div>
</div>
<div class="section" id="xive-device-tree-properties">
<h2>XIVE Device tree properties<a class="headerlink" href="#xive-device-tree-properties" title="Permalink to this headline">¶</a></h2>
<p>The properties for the PAPR interrupt controller node when the <em>XIVE
native exploitation mode</em> is selected shoud contain:</p>
<ul>
<li><p class="first"><code class="docutils literal notranslate"><span class="pre">device_type</span></code></p>
<p>value should be “power-ivpe”.</p>
</li>
<li><p class="first"><code class="docutils literal notranslate"><span class="pre">compatible</span></code></p>
<p>value should be “ibm,power-ivpe”.</p>
</li>
<li><p class="first"><code class="docutils literal notranslate"><span class="pre">reg</span></code></p>
<p>contains the base address and size of the thread interrupt
managnement areas (TIMA), for the User level and for the Guest OS
level. Only the Guest OS level is taken into account today.</p>
</li>
<li><p class="first"><code class="docutils literal notranslate"><span class="pre">ibm,xive-eq-sizes</span></code></p>
<p>the size of the event queues. One cell per size supported, contains
log2 of size, in ascending order.</p>
</li>
<li><p class="first"><code class="docutils literal notranslate"><span class="pre">ibm,xive-lisn-ranges</span></code></p>
<p>the IRQ interrupt number ranges assigned to the guest for the IPIs.</p>
</li>
</ul>
<p>The root node also exports :</p>
<ul>
<li><p class="first"><code class="docutils literal notranslate"><span class="pre">ibm,plat-res-int-priorities</span></code></p>
<p>contains a list of priorities that the hypervisor has reserved for
its own use.</p>
</li>
</ul>
</div>
<div class="section" id="irq-number-space">
<h2>IRQ number space<a class="headerlink" href="#irq-number-space" title="Permalink to this headline">¶</a></h2>
<p>IRQ Number space of the <code class="docutils literal notranslate"><span class="pre">pseries</span></code> machine is 8K wide and is the same
for both interrupt mode. The different ranges are defined as follow :</p>
<ul class="simple">
<li><code class="docutils literal notranslate"><span class="pre">0x0000</span> <span class="pre">..</span> <span class="pre">0x0FFF</span></code> 4K CPU IPIs (only used under XIVE)</li>
<li><code class="docutils literal notranslate"><span class="pre">0x1000</span> <span class="pre">..</span> <span class="pre">0x1000</span></code> 1 EPOW</li>
<li><code class="docutils literal notranslate"><span class="pre">0x1001</span> <span class="pre">..</span> <span class="pre">0x1001</span></code> 1 HOTPLUG</li>
<li><code class="docutils literal notranslate"><span class="pre">0x1002</span> <span class="pre">..</span> <span class="pre">0x10FF</span></code> unused</li>
<li><code class="docutils literal notranslate"><span class="pre">0x1100</span> <span class="pre">..</span> <span class="pre">0x11FF</span></code> 256 VIO devices</li>
<li><code class="docutils literal notranslate"><span class="pre">0x1200</span> <span class="pre">..</span> <span class="pre">0x127F</span></code> 32x4 LSIs for PHB devices</li>
<li><code class="docutils literal notranslate"><span class="pre">0x1280</span> <span class="pre">..</span> <span class="pre">0x12FF</span></code> unused</li>
<li><code class="docutils literal notranslate"><span class="pre">0x1300</span> <span class="pre">..</span> <span class="pre">0x1FFF</span></code> PHB MSIs (dynamically allocated)</li>
</ul>
</div>
<div class="section" id="monitoring-xive">
<h2>Monitoring XIVE<a class="headerlink" href="#monitoring-xive" title="Permalink to this headline">¶</a></h2>
<p>The state of the XIVE interrupt controller can be queried through the
monitor commands <code class="docutils literal notranslate"><span class="pre">info</span> <span class="pre">pic</span></code>. The output comes in two parts.</p>
<p>First, the state of the thread interrupt context registers is dumped
for each CPU :</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span class="p">(</span><span class="n">qemu</span><span class="p">)</span> <span class="n">info</span> <span class="n">pic</span>
<span class="n">CPU</span><span class="p">[</span><span class="mi">0000</span><span class="p">]:</span>   <span class="n">QW</span>   <span class="n">NSR</span> <span class="n">CPPR</span> <span class="n">IPB</span> <span class="n">LSMFB</span> <span class="n">ACK</span><span class="c1"># INC AGE PIPR  W2</span>
<span class="n">CPU</span><span class="p">[</span><span class="mi">0000</span><span class="p">]:</span> <span class="n">USER</span>    <span class="mi">00</span>   <span class="mi">00</span>  <span class="mi">00</span>    <span class="mi">00</span>   <span class="mi">00</span>  <span class="mi">00</span>  <span class="mi">00</span>   <span class="mi">00</span>  <span class="mi">00000000</span>
<span class="n">CPU</span><span class="p">[</span><span class="mi">0000</span><span class="p">]:</span>   <span class="n">OS</span>    <span class="mi">00</span>   <span class="n">ff</span>  <span class="mi">00</span>    <span class="mi">00</span>   <span class="n">ff</span>  <span class="mi">00</span>  <span class="n">ff</span>   <span class="n">ff</span>  <span class="mi">80000400</span>
<span class="n">CPU</span><span class="p">[</span><span class="mi">0000</span><span class="p">]:</span> <span class="n">POOL</span>    <span class="mi">00</span>   <span class="mi">00</span>  <span class="mi">00</span>    <span class="mi">00</span>   <span class="mi">00</span>  <span class="mi">00</span>  <span class="mi">00</span>   <span class="mi">00</span>  <span class="mi">00000000</span>
<span class="n">CPU</span><span class="p">[</span><span class="mi">0000</span><span class="p">]:</span> <span class="n">PHYS</span>    <span class="mi">00</span>   <span class="mi">00</span>  <span class="mi">00</span>    <span class="mi">00</span>   <span class="mi">00</span>  <span class="mi">00</span>  <span class="mi">00</span>   <span class="n">ff</span>  <span class="mi">00000000</span>
<span class="o">...</span>
</pre></div>
</div>
<p>In the case of a <code class="docutils literal notranslate"><span class="pre">pseries</span></code> machine, QEMU acts as the hypervisor and only
the O/S and USER register rings make sense. <code class="docutils literal notranslate"><span class="pre">W2</span></code> contains the vCPU CAM
line which is set to the VP identifier.</p>
<p>Then comes the routing information which aggregates the EAS and the
END configuration:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span class="o">...</span>
<span class="n">LISN</span>         <span class="n">PQ</span>    <span class="n">EISN</span>     <span class="n">CPU</span><span class="o">/</span><span class="n">PRIO</span> <span class="n">EQ</span>
<span class="mi">00000000</span> <span class="n">MSI</span> <span class="o">--</span>    <span class="mi">00000010</span>   <span class="mi">0</span><span class="o">/</span><span class="mi">6</span>    <span class="mi">380</span><span class="o">/</span><span class="mi">16384</span> <span class="nd">@1fe3e0000</span> <span class="o">^</span><span class="mi">1</span> <span class="p">[</span> <span class="mi">80000010</span> <span class="o">...</span> <span class="p">]</span>
<span class="mi">00000001</span> <span class="n">MSI</span> <span class="o">--</span>    <span class="mi">00000010</span>   <span class="mi">1</span><span class="o">/</span><span class="mi">6</span>    <span class="mi">305</span><span class="o">/</span><span class="mi">16384</span> <span class="nd">@1fc230000</span> <span class="o">^</span><span class="mi">1</span> <span class="p">[</span> <span class="mi">80000010</span> <span class="o">...</span> <span class="p">]</span>
<span class="mi">00000002</span> <span class="n">MSI</span> <span class="o">--</span>    <span class="mi">00000010</span>   <span class="mi">2</span><span class="o">/</span><span class="mi">6</span>    <span class="mi">220</span><span class="o">/</span><span class="mi">16384</span> <span class="nd">@1fc2f0000</span> <span class="o">^</span><span class="mi">1</span> <span class="p">[</span> <span class="mi">80000010</span> <span class="o">...</span> <span class="p">]</span>
<span class="mi">00000003</span> <span class="n">MSI</span> <span class="o">--</span>    <span class="mi">00000010</span>   <span class="mi">3</span><span class="o">/</span><span class="mi">6</span>    <span class="mi">201</span><span class="o">/</span><span class="mi">16384</span> <span class="nd">@1fc390000</span> <span class="o">^</span><span class="mi">1</span> <span class="p">[</span> <span class="mi">80000010</span> <span class="o">...</span> <span class="p">]</span>
<span class="mi">00000004</span> <span class="n">MSI</span> <span class="o">-</span><span class="n">Q</span>  <span class="n">M</span> <span class="mi">00000000</span>
<span class="mi">00000005</span> <span class="n">MSI</span> <span class="o">-</span><span class="n">Q</span>  <span class="n">M</span> <span class="mi">00000000</span>
<span class="mi">00000006</span> <span class="n">MSI</span> <span class="o">-</span><span class="n">Q</span>  <span class="n">M</span> <span class="mi">00000000</span>
<span class="mi">00000007</span> <span class="n">MSI</span> <span class="o">-</span><span class="n">Q</span>  <span class="n">M</span> <span class="mi">00000000</span>
<span class="mi">00001000</span> <span class="n">MSI</span> <span class="o">--</span>    <span class="mi">00000012</span>   <span class="mi">0</span><span class="o">/</span><span class="mi">6</span>    <span class="mi">380</span><span class="o">/</span><span class="mi">16384</span> <span class="nd">@1fe3e0000</span> <span class="o">^</span><span class="mi">1</span> <span class="p">[</span> <span class="mi">80000010</span> <span class="o">...</span> <span class="p">]</span>
<span class="mi">00001001</span> <span class="n">MSI</span> <span class="o">--</span>    <span class="mi">00000013</span>   <span class="mi">0</span><span class="o">/</span><span class="mi">6</span>    <span class="mi">380</span><span class="o">/</span><span class="mi">16384</span> <span class="nd">@1fe3e0000</span> <span class="o">^</span><span class="mi">1</span> <span class="p">[</span> <span class="mi">80000010</span> <span class="o">...</span> <span class="p">]</span>
<span class="mi">00001100</span> <span class="n">MSI</span> <span class="o">--</span>    <span class="mi">00000100</span>   <span class="mi">1</span><span class="o">/</span><span class="mi">6</span>    <span class="mi">305</span><span class="o">/</span><span class="mi">16384</span> <span class="nd">@1fc230000</span> <span class="o">^</span><span class="mi">1</span> <span class="p">[</span> <span class="mi">80000010</span> <span class="o">...</span> <span class="p">]</span>
<span class="mi">00001101</span> <span class="n">MSI</span> <span class="o">-</span><span class="n">Q</span>  <span class="n">M</span> <span class="mi">00000000</span>
<span class="mi">00001200</span> <span class="n">LSI</span> <span class="o">-</span><span class="n">Q</span>  <span class="n">M</span> <span class="mi">00000000</span>
<span class="mi">00001201</span> <span class="n">LSI</span> <span class="o">-</span><span class="n">Q</span>  <span class="n">M</span> <span class="mi">00000000</span>
<span class="mi">00001202</span> <span class="n">LSI</span> <span class="o">-</span><span class="n">Q</span>  <span class="n">M</span> <span class="mi">00000000</span>
<span class="mi">00001203</span> <span class="n">LSI</span> <span class="o">-</span><span class="n">Q</span>  <span class="n">M</span> <span class="mi">00000000</span>
<span class="mi">00001300</span> <span class="n">MSI</span> <span class="o">--</span>    <span class="mi">00000102</span>   <span class="mi">1</span><span class="o">/</span><span class="mi">6</span>    <span class="mi">305</span><span class="o">/</span><span class="mi">16384</span> <span class="nd">@1fc230000</span> <span class="o">^</span><span class="mi">1</span> <span class="p">[</span> <span class="mi">80000010</span> <span class="o">...</span> <span class="p">]</span>
<span class="mi">00001301</span> <span class="n">MSI</span> <span class="o">--</span>    <span class="mi">00000103</span>   <span class="mi">2</span><span class="o">/</span><span class="mi">6</span>    <span class="mi">220</span><span class="o">/</span><span class="mi">16384</span> <span class="nd">@1fc2f0000</span> <span class="o">^</span><span class="mi">1</span> <span class="p">[</span> <span class="mi">80000010</span> <span class="o">...</span> <span class="p">]</span>
<span class="mi">00001302</span> <span class="n">MSI</span> <span class="o">--</span>    <span class="mi">00000104</span>   <span class="mi">3</span><span class="o">/</span><span class="mi">6</span>    <span class="mi">201</span><span class="o">/</span><span class="mi">16384</span> <span class="nd">@1fc390000</span> <span class="o">^</span><span class="mi">1</span> <span class="p">[</span> <span class="mi">80000010</span> <span class="o">...</span> <span class="p">]</span>
</pre></div>
</div>
<p>The source information and configuration:</p>
<ul>
<li><p class="first">The <code class="docutils literal notranslate"><span class="pre">LISN</span></code> column outputs the interrupt number of the source in
range <code class="docutils literal notranslate"><span class="pre">[</span> <span class="pre">0x0</span> <span class="pre">...</span> <span class="pre">0x1FFF</span> <span class="pre">]</span></code> and its type : <code class="docutils literal notranslate"><span class="pre">MSI</span></code> or <code class="docutils literal notranslate"><span class="pre">LSI</span></code></p>
</li>
<li><p class="first">The <code class="docutils literal notranslate"><span class="pre">PQ</span></code> column reflects the state of the PQ bits of the source :</p>
<ul class="simple">
<li><code class="docutils literal notranslate"><span class="pre">--</span></code> source is ready to take events</li>
<li><code class="docutils literal notranslate"><span class="pre">P-</span></code> an event was sent and an EOI is PENDING</li>
<li><code class="docutils literal notranslate"><span class="pre">PQ</span></code> an event was QUEUED</li>
<li><code class="docutils literal notranslate"><span class="pre">-Q</span></code> source is OFF</li>
</ul>
<p>a <code class="docutils literal notranslate"><span class="pre">M</span></code> indicates that source is <em>MASKED</em> at the EAS level,</p>
</li>
</ul>
<p>The targeting configuration :</p>
<ul class="simple">
<li>The <code class="docutils literal notranslate"><span class="pre">EISN</span></code> column is the event data that will be queued in the event
queue of the O/S.</li>
<li>The <code class="docutils literal notranslate"><span class="pre">CPU/PRIO</span></code> column is the tuple defining the CPU number and
priority queue serving the source.</li>
<li>The <code class="docutils literal notranslate"><span class="pre">EQ</span></code> column outputs :<ul>
<li>the current index of the event queue/ the max number of entries</li>
<li>the O/S event queue address</li>
<li>the toggle bit</li>
<li>the last entries that were pushed in the event queue.</li>
</ul>
</li>
</ul>
</div>
</div>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">QEMU</a></h1>



<p class="blurb">System Emulation Guest Hardware Specifications</p>






<h3>Navigation</h3>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="ppc-xive.html">POWER9 XIVE interrupt controller</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">XIVE for sPAPR (pseries machines)</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#cas-negotiation">CAS Negotiation</a></li>
<li class="toctree-l2"><a class="reference internal" href="#kvm-negotiation">KVM negotiation</a></li>
<li class="toctree-l2"><a class="reference internal" href="#xive-device-tree-properties">XIVE Device tree properties</a></li>
<li class="toctree-l2"><a class="reference internal" href="#irq-number-space">IRQ number space</a></li>
<li class="toctree-l2"><a class="reference internal" href="#monitoring-xive">Monitoring XIVE</a></li>
</ul>
</li>
</ul>


<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    </div>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2019, The QEMU Project Developers.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.8.5</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
    </div>

    

    
  </body>
</html>