Loading plugins phase: Elapsed time ==> 0s.255ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Sausy\Documents\PSoC Creator\FTLK\Jahresprojekt\Jahresprojekt.cydsn\Jahresprojekt.cyprj -d CY8C4245AXI-483 -s C:\Users\Sausy\Documents\PSoC Creator\FTLK\Jahresprojekt\Jahresprojekt.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.817ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.094ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Jahresprojekt.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sausy\Documents\PSoC Creator\FTLK\Jahresprojekt\Jahresprojekt.cydsn\Jahresprojekt.cyprj -dcpsoc3 Jahresprojekt.v -verilog
======================================================================

======================================================================
Compiling:  Jahresprojekt.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sausy\Documents\PSoC Creator\FTLK\Jahresprojekt\Jahresprojekt.cydsn\Jahresprojekt.cyprj -dcpsoc3 Jahresprojekt.v -verilog
======================================================================

======================================================================
Compiling:  Jahresprojekt.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sausy\Documents\PSoC Creator\FTLK\Jahresprojekt\Jahresprojekt.cydsn\Jahresprojekt.cyprj -dcpsoc3 -verilog Jahresprojekt.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 27 18:26:57 2015


======================================================================
Compiling:  Jahresprojekt.v
Program  :   vpp
Options  :    -yv2 -q10 Jahresprojekt.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 27 18:26:57 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Jahresprojekt.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Jahresprojekt.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sausy\Documents\PSoC Creator\FTLK\Jahresprojekt\Jahresprojekt.cydsn\Jahresprojekt.cyprj -dcpsoc3 -verilog Jahresprojekt.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 27 18:26:57 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sausy\Documents\PSoC Creator\FTLK\Jahresprojekt\Jahresprojekt.cydsn\codegentemp\Jahresprojekt.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Sausy\Documents\PSoC Creator\FTLK\Jahresprojekt\Jahresprojekt.cydsn\codegentemp\Jahresprojekt.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.

tovif:  No errors.


======================================================================
Compiling:  Jahresprojekt.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sausy\Documents\PSoC Creator\FTLK\Jahresprojekt\Jahresprojekt.cydsn\Jahresprojekt.cyprj -dcpsoc3 -verilog Jahresprojekt.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 27 18:26:58 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sausy\Documents\PSoC Creator\FTLK\Jahresprojekt\Jahresprojekt.cydsn\codegentemp\Jahresprojekt.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Sausy\Documents\PSoC Creator\FTLK\Jahresprojekt\Jahresprojekt.cydsn\codegentemp\Jahresprojekt.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:Net_682\
	\UART:uncfg_rx_irq\
	\UART:Net_754\
	\UART:Net_767\
	\UART:Net_547\
	\UART:Net_891\
	\UART:Net_474\
	\UART:Net_899\
	\CapSense_CSD:Net_545\
	\CapSense_CSD:Net_544\
	Net_108
	Net_109
	Net_110
	Net_111
	Net_112


Deleted 15 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:Net_452\ to \UART:Net_459\
Aliasing \UART:Net_676\ to \UART:Net_459\
Aliasing \UART:Net_245\ to \UART:Net_459\
Aliasing \UART:Net_416\ to \UART:Net_459\
Aliasing zero to \UART:Net_459\
Aliasing one to \UART:tmpOE__tx_net_0\
Aliasing \UART:Net_747\ to \UART:Net_459\
Aliasing \CapSense_CSD:Net_104\ to \UART:Net_459\
Aliasing \CapSense_CSD:Net_312\ to \UART:Net_459\
Aliasing \CapSense_CSD:tmpOE__Cmod_net_0\ to \UART:tmpOE__tx_net_0\
Aliasing \CapSense_CSD:tmpOE__Sns_net_0\ to \UART:tmpOE__tx_net_0\
Aliasing \CapSense_CSD:IDAC1:Net_3\ to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__Pin_GreenLED_net_0 to \UART:tmpOE__tx_net_0\
Aliasing \Counter_Controll_Register:clk\ to \UART:Net_459\
Aliasing \Counter_Controll_Register:rst\ to \UART:Net_459\
Aliasing tmpOE__Pin_BlueLED_net_0 to \UART:tmpOE__tx_net_0\
Aliasing \PWM:Net_75\ to \UART:Net_459\
Aliasing \PWM:Net_66\ to \UART:Net_459\
Aliasing tmpOE__Pin_RedLED_net_0 to \UART:tmpOE__tx_net_0\
Aliasing \PWM_R:Net_75\ to \UART:Net_459\
Aliasing \PWM_R:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \PWM_R:Net_66\ to \UART:Net_459\
Aliasing \PWM_R:Net_82\ to \UART:Net_459\
Aliasing \PWM_R:Net_72\ to \UART:Net_459\
Aliasing \PWM_G:Net_81\ to \PWM_R:Net_81\
Aliasing \PWM_G:Net_75\ to \UART:Net_459\
Aliasing \PWM_G:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \PWM_G:Net_66\ to \UART:Net_459\
Aliasing \PWM_G:Net_82\ to \UART:Net_459\
Aliasing \PWM_G:Net_72\ to \UART:Net_459\
Aliasing \PWM_B:Net_81\ to \PWM_R:Net_81\
Aliasing \PWM_B:Net_75\ to \UART:Net_459\
Aliasing \PWM_B:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \PWM_B:Net_66\ to \UART:Net_459\
Aliasing \PWM_B:Net_82\ to \UART:Net_459\
Aliasing \PWM_B:Net_72\ to \UART:Net_459\
Removing Lhs of wire \UART:Net_652\[3] = \UART:Net_459\[2]
Removing Lhs of wire \UART:Net_452\[4] = \UART:Net_459\[2]
Removing Lhs of wire \UART:Net_676\[5] = \UART:Net_459\[2]
Removing Lhs of wire \UART:Net_245\[6] = \UART:Net_459\[2]
Removing Lhs of wire \UART:Net_416\[7] = \UART:Net_459\[2]
Removing Lhs of wire \UART:Net_654\[8] = \UART:Net_459\[2]
Removing Lhs of wire \UART:SCBclock\[11] = \UART:Net_847\[1]
Removing Lhs of wire \UART:Net_653\[12] = \UART:Net_459\[2]
Removing Lhs of wire \UART:Net_909\[13] = \UART:Net_459\[2]
Removing Lhs of wire \UART:Net_663\[14] = \UART:Net_459\[2]
Removing Rhs of wire zero[21] = \UART:Net_459\[2]
Removing Rhs of wire one[22] = \UART:tmpOE__tx_net_0\[16]
Removing Lhs of wire \UART:Net_739\[26] = zero[21]
Removing Lhs of wire \UART:Net_747\[27] = zero[21]
Removing Lhs of wire \CapSense_CSD:Net_104\[59] = zero[21]
Removing Lhs of wire \CapSense_CSD:Net_312\[63] = zero[21]
Removing Lhs of wire \CapSense_CSD:tmpOE__Cmod_net_0\[66] = one[22]
Removing Lhs of wire \CapSense_CSD:tmpOE__Sns_net_0\[73] = one[22]
Removing Lhs of wire \CapSense_CSD:IDAC1:Net_3\[79] = one[22]
Removing Lhs of wire tmpOE__Pin_GreenLED_net_0[84] = one[22]
Removing Lhs of wire \Counter_Controll_Register:clk\[92] = zero[21]
Removing Lhs of wire \Counter_Controll_Register:rst\[93] = zero[21]
Removing Rhs of wire Net_44[94] = \Counter_Controll_Register:control_out_0\[95]
Removing Rhs of wire Net_44[94] = \Counter_Controll_Register:control_0\[118]
Removing Rhs of wire Net_43[96] = \Counter_Controll_Register:control_out_1\[97]
Removing Rhs of wire Net_43[96] = \Counter_Controll_Register:control_1\[117]
Removing Rhs of wire Net_55[98] = \Counter_Controll_Register:control_out_2\[99]
Removing Rhs of wire Net_55[98] = \Counter_Controll_Register:control_2\[116]
Removing Lhs of wire tmpOE__Pin_BlueLED_net_0[120] = one[22]
Removing Lhs of wire \PWM:Net_81\[129] = Net_24[127]
Removing Lhs of wire \PWM:Net_75\[130] = zero[21]
Removing Lhs of wire \PWM:Net_69\[131] = Net_44[94]
Removing Lhs of wire \PWM:Net_66\[132] = zero[21]
Removing Lhs of wire \PWM:Net_82\[133] = Net_55[98]
Removing Lhs of wire \PWM:Net_72\[134] = Net_43[96]
Removing Lhs of wire tmpOE__Pin_RedLED_net_0[143] = one[22]
Removing Lhs of wire \PWM_R:Net_81\[151] = Net_187[141]
Removing Lhs of wire \PWM_R:Net_75\[152] = zero[21]
Removing Lhs of wire \PWM_R:Net_69\[153] = one[22]
Removing Lhs of wire \PWM_R:Net_66\[154] = zero[21]
Removing Lhs of wire \PWM_R:Net_82\[155] = zero[21]
Removing Lhs of wire \PWM_R:Net_72\[156] = zero[21]
Removing Lhs of wire \PWM_G:Net_81\[163] = Net_187[141]
Removing Lhs of wire \PWM_G:Net_75\[164] = zero[21]
Removing Lhs of wire \PWM_G:Net_69\[165] = one[22]
Removing Lhs of wire \PWM_G:Net_66\[166] = zero[21]
Removing Lhs of wire \PWM_G:Net_82\[167] = zero[21]
Removing Lhs of wire \PWM_G:Net_72\[168] = zero[21]
Removing Lhs of wire \PWM_B:Net_81\[175] = Net_187[141]
Removing Lhs of wire \PWM_B:Net_75\[176] = zero[21]
Removing Lhs of wire \PWM_B:Net_69\[177] = one[22]
Removing Lhs of wire \PWM_B:Net_66\[178] = zero[21]
Removing Lhs of wire \PWM_B:Net_82\[179] = zero[21]
Removing Lhs of wire \PWM_B:Net_72\[180] = zero[21]

------------------------------------------------------
Aliased 0 equations, 54 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Sausy\Documents\PSoC Creator\FTLK\Jahresprojekt\Jahresprojekt.cydsn\Jahresprojekt.cyprj" -dcpsoc3 Jahresprojekt.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.274ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1722, Family: PSoC3, Started at: Friday, 27 March 2015 18:26:58
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sausy\Documents\PSoC Creator\FTLK\Jahresprojekt\Jahresprojekt.cydsn\Jahresprojekt.cyprj -d CY8C4245AXI-483 Jahresprojekt.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 6: Automatic-assigning  clock 'CapSense_CSD_SampleClk'. Signal=\CapSense_CSD:Net_420_ff6\
    Fixed Function Clock 5: Automatic-assigning  clock 'CapSense_CSD_SenseClk'. Signal=\CapSense_CSD:Net_429_ff5\
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_PWM'. Signal=Net_187_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_PWM'. Signal=Net_187_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_PWM'. Signal=Net_187_ff10
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock'. Signal=Net_24_ff11
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \UART:tx(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_BlueLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, TCPWM_P
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_BlueLED(0)__PA ,
            input => Net_209 ,
            pad => Pin_BlueLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_GreenLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, TCPWM_P
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_GreenLED(0)__PA ,
            input => Net_197 ,
            pad => Pin_GreenLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_RedLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, TCPWM_P
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RedLED(0)__PA ,
            input => Net_185 ,
            pad => Pin_RedLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Cmod(0)\__PA ,
            analog_term => \CapSense_CSD:Net_398\ ,
            pad => \CapSense_CSD:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:Sns(0)\
        Attributes:
            Alias: ProximitySensor0_0__PROX
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Sns(0)\__PA ,
            analog_term => \CapSense_CSD:Net_245\ ,
            pad => \CapSense_CSD:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:Net_656\ ,
            pad => \UART:tx(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Counter_Controll_Register:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Counter_Controll_Register:control_7\ ,
            control_6 => \Counter_Controll_Register:control_6\ ,
            control_5 => \Counter_Controll_Register:control_5\ ,
            control_4 => \Counter_Controll_Register:control_4\ ,
            control_3 => \Counter_Controll_Register:control_3\ ,
            control_2 => Net_55 ,
            control_1 => Net_43 ,
            control_0 => Net_44 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000011"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CapSense_CSD:ISR\
        PORT MAP (
            interrupt => \CapSense_CSD:Net_248\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =counter_isr
        PORT MAP (
            interrupt => Net_58 );
        Properties:
        {
            int_type = "01"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    0 :    4 :    4 :   0.00%
Pins                          :    8 :   28 :   36 :  22.22%
UDB Macrocells                :    1 :   31 :   32 :   3.13%
UDB Unique Pterms             :    0 :   64 :   64 :   0.00%
UDB Datapath Cells            :    0 :    4 :    4 :   0.00%
UDB Status Cells              :    0 :    4 :    4 :   0.00%
UDB Control Cells             :    1 :    3 :    4 :  25.00%
            Control Registers :    1 
Interrupts                    :    2 :   30 :   32 :   6.25%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    1 :    0 :    1 : 100.00%
CapSense Blocks               :    1 :    0 :    1 : 100.00%
8-bit CapSense IDACs          :    1 :    0 :    1 : 100.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    4 :    0 :    4 : 100.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.759ms
Tech mapping phase: Elapsed time ==> 0s.810ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0202911s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0057841 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense_CSD:Net_245\ {
    source
    swhv_3
    amuxbusa
    P1_P40
    p1_0
  }
  Net: \CapSense_CSD:Net_398\ {
    Net_2110
    swh_2
    p4_2
  }
}
Map of item to net {
  source                                           -> \CapSense_CSD:Net_245\
  swhv_3                                           -> \CapSense_CSD:Net_245\
  amuxbusa                                         -> \CapSense_CSD:Net_245\
  P1_P40                                           -> \CapSense_CSD:Net_245\
  p1_0                                             -> \CapSense_CSD:Net_245\
  Net_2110                                         -> \CapSense_CSD:Net_398\
  swh_2                                            -> \CapSense_CSD:Net_398\
  p4_2                                             -> \CapSense_CSD:Net_398\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.145ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :    7 :    8 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.004ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 50, final cost is 50 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Counter_Controll_Register:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Counter_Controll_Register:control_7\ ,
        control_6 => \Counter_Controll_Register:control_6\ ,
        control_5 => \Counter_Controll_Register:control_5\ ,
        control_4 => \Counter_Controll_Register:control_4\ ,
        control_3 => \Counter_Controll_Register:control_3\ ,
        control_2 => Net_55 ,
        control_1 => Net_43 ,
        control_0 => Net_44 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000011"
    }
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\CapSense_CSD:ISR\
        PORT MAP (
            interrupt => \CapSense_CSD:Net_248\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(19)] 
    interrupt: Name =counter_isr
        PORT MAP (
            interrupt => Net_58 );
        Properties:
        {
            int_type = "01"
        }
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_GreenLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, TCPWM_P
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_GreenLED(0)__PA ,
        input => Net_197 ,
        pad => Pin_GreenLED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_BlueLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, TCPWM_P
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_BlueLED(0)__PA ,
        input => Net_209 ,
        pad => Pin_BlueLED(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense_CSD:Sns(0)\
    Attributes:
        Alias: ProximitySensor0_0__PROX
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Sns(0)\__PA ,
        analog_term => \CapSense_CSD:Net_245\ ,
        pad => \CapSense_CSD:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_RedLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, TCPWM_P
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RedLED(0)__PA ,
        input => Net_185 ,
        pad => Pin_RedLED(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 4 contains the following IO cells:
[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_TX
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:Net_656\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense_CSD:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Cmod(0)\__PA ,
        analog_term => \CapSense_CSD:Net_398\ ,
        pad => \CapSense_CSD:Cmod(0)_PAD\ ,
        input => __ONE__ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            dsi_in_0 => ClockBlock_Routed1 ,
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            ff_div_6 => \CapSense_CSD:Net_420_ff6\ ,
            ff_div_5 => \CapSense_CSD:Net_429_ff5\ ,
            ff_div_8 => Net_187_ff8 ,
            ff_div_9 => Net_187_ff9 ,
            ff_div_10 => Net_187_ff10 ,
            ff_div_2 => \UART:Net_847_ff2\ ,
            ff_div_11 => Net_24_ff11 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    Scb Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_106 ,
            tx => \UART:Net_656\ ,
            rts => \UART:Net_751\ ,
            mosi_m => \UART:Net_660\ ,
            select_m_3 => \UART:ss_3\ ,
            select_m_2 => \UART:ss_2\ ,
            select_m_1 => \UART:ss_1\ ,
            select_m_0 => \UART:ss_0\ ,
            sclk_m => \UART:Net_687\ ,
            miso_s => \UART:Net_703\ ,
            tx_req => \UART:Net_823\ ,
            rx_req => \UART:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD Fixed Block group 0: 
    PSoC4 CSD Fixed Block @ [FFB(CSD,0)]:
        p4csdcell: Name =\CapSense_CSD:CSD_FFB\
            PORT MAP (
                source => \CapSense_CSD:Net_245\ ,
                shield => \CapSense_CSD:Net_241\ ,
                csh => \CapSense_CSD:Net_246\ ,
                cmod => \CapSense_CSD:Net_398\ ,
                sense_out => \CapSense_CSD:Net_329\ ,
                sample_out => \CapSense_CSD:Net_328\ ,
                clk1 => \CapSense_CSD:Net_429_ff5\ ,
                clk2 => \CapSense_CSD:Net_420_ff6\ ,
                irq => \CapSense_CSD:Net_248\ );
            Properties:
            {
                cy_registers = ""
                is_cmod_charge = 0
                is_csh_charge = 0
                is_mutual = 0
                sensors_count = 1
                shield_count = 1
            }
8-bit CapSense IDAC group 0: 
    PSoC4 8-bit CapSense IDAC @ [FFB(CSIDAC8,0)]:
        p4csidac8cell: Name =\CapSense_CSD:IDAC1:cy_psoc4_idac\
            PORT MAP (
                en => __ONE__ );
            Properties:
            {
                cy_registers = ""
                resolution = 8
            }
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: 
    Tcpwm Block @ [FFB(TCPWM,0)]: 
    m0s8tcpwmcell: Name =\PWM_B:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_187_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_224 ,
            tr_overflow => Net_223 ,
            tr_compare_match => Net_225 ,
            line_out => Net_209 ,
            line_out_compl => Net_226 ,
            interrupt => Net_222 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,1)]: 
    m0s8tcpwmcell: Name =\PWM_G:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_187_ff9 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_214 ,
            tr_overflow => Net_213 ,
            tr_compare_match => Net_215 ,
            line_out => Net_197 ,
            line_out_compl => Net_216 ,
            interrupt => Net_212 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,2)]: 
    m0s8tcpwmcell: Name =\PWM_R:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_187_ff10 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_203 ,
            tr_overflow => Net_202 ,
            tr_compare_match => Net_204 ,
            line_out => Net_185 ,
            line_out_compl => Net_205 ,
            interrupt => Net_201 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,3)]: 
    m0s8tcpwmcell: Name =\PWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_24_ff11 ,
            capture => zero ,
            count => Net_44 ,
            reload => zero ,
            stop => Net_55 ,
            start => Net_43 ,
            tr_underflow => Net_119 ,
            tr_overflow => Net_118 ,
            tr_compare_match => Net_120 ,
            line_out => Net_121 ,
            line_out_compl => Net_122 ,
            interrupt => Net_58 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: empty
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+--------------------------------------------
   0 |   2 |     * |      NONE |         CMOS_OUT |        Pin_GreenLED(0) | In(Net_197)
     |   3 |     * |      NONE |         CMOS_OUT |         Pin_BlueLED(0) | In(Net_209)
-----+-----+-------+-----------+------------------+------------------------+--------------------------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_CSD:Sns(0)\ | Analog(\CapSense_CSD:Net_245\)
     |   6 |     * |      NONE |         CMOS_OUT |          Pin_RedLED(0) | In(Net_185)
-----+-----+-------+-----------+------------------+------------------------+--------------------------------------------
   4 |   1 |       |      NONE |         CMOS_OUT |           \UART:tx(0)\ | In(\UART:Net_656\)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \CapSense_CSD:Cmod(0)\ | In(__ONE__), Analog(\CapSense_CSD:Net_398\)
------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.007ms
Digital Placement phase: Elapsed time ==> 0s.768ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.916ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Jahresprojekt_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.300ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.208ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.487ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.555ms
API generation phase: Elapsed time ==> 1s.817ms
Dependency generation phase: Elapsed time ==> 0s.045ms
Cleanup phase: Elapsed time ==> 0s.001ms
