#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Apr 27 00:44:50 2024
# Process ID: 161392
# Current directory: /home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.runs/synth_1
# Command line: vivado -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: /home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.runs/synth_1/top_level.vds
# Journal file: /home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.runs/synth_1/vivado.jou
# Running On: alfredo-HP-Pavilion-Laptop-15-cs3xxx, OS: Linux, CPU Frequency: 2142.551 MHz, CPU Physical cores: 4, Host memory: 12301 MB
#-----------------------------------------------------------
source top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1337.266 ; gain = 0.023 ; free physical = 1486 ; free virtual = 5431
Command: read_checkpoint -auto_incremental -incremental /home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/utils_1/imports/synth_1/CPU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/utils_1/imports/synth_1/CPU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 161502
INFO: [Synth 8-11241] undeclared symbol 'w_PcRetExe', assumed default net type 'wire' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:102]
INFO: [Synth 8-11241] undeclared symbol 'w_StallMem', assumed default net type 'wire' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:279]
INFO: [Synth 8-11241] undeclared symbol 'w_FlushMem', assumed default net type 'wire' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:280]
INFO: [Synth 8-11241] undeclared symbol 'w_Imm22Mem', assumed default net type 'wire' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:302]
INFO: [Synth 8-11241] undeclared symbol 'o_Err_CPU', assumed default net type 'wire' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2031.332 ; gain = 377.730 ; free physical = 529 ; free virtual = 4473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_wrapper' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/memory_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'RAM' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.runs/synth_1/.Xil/Vivado-161392-alfredo-HP-Pavilion-Laptop-15-cs3xxx/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.runs/synth_1/.Xil/Vivado-161392-alfredo-HP-Pavilion-Laptop-15-cs3xxx/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_wrapper' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/memory_wrapper.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:50]
INFO: [Synth 8-6157] synthesizing module 'CPU' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:5]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ControlUnit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ControlUnit.v:5]
INFO: [Synth 8-6157] synthesizing module 'InstructionFetch' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:17]
INFO: [Synth 8-638] synthesizing module 'CodeMemory' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/synth/CodeMemory.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: CodeMemory.mif - type: string 
	Parameter C_INIT_FILE bound to: CodeMemory.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at '/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/synth/CodeMemory.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'CodeMemory' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/synth/CodeMemory.vhd:71]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:60]
INFO: [Synth 8-6155] done synthesizing module 'InstructionFetch' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:17]
INFO: [Synth 8-6157] synthesizing module 'FetchDecodeReg' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/FetchDecodeReg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FetchDecodeReg' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/FetchDecodeReg.v:11]
INFO: [Synth 8-6157] synthesizing module 'InstructionDecode' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionDecode.v:25]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:9]
INFO: [Synth 8-6155] done synthesizing module 'InstructionDecode' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionDecode.v:25]
INFO: [Synth 8-6157] synthesizing module 'DecodeExecuteReg' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DecodeExecuteReg' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:5]
INFO: [Synth 8-6157] synthesizing module 'InstructionExecute' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionExecute.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionExecute' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionExecute.v:4]
INFO: [Synth 8-6157] synthesizing module 'ExecuteMemoryReg' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ExecuteMemoryReg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ExecuteMemoryReg' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ExecuteMemoryReg.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'o_Imm22' does not match port width (32) of module 'ExecuteMemoryReg' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:302]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionMemory.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'o_dataMemAddress' does not match port width (1) of module 'InstructionMemory' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:320]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:5]
ERROR: [Synth 8-11365] for the instance 'cpu_instance' of module 'CPU' declared at '/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:5', named port connection 'i_WEnable' does not exist [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:53]
ERROR: [Synth 8-11365] for the instance 'cpu_instance' of module 'CPU' declared at '/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:5', named port connection 'i_WAddr' does not exist [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:54]
ERROR: [Synth 8-11365] for the instance 'cpu_instance' of module 'CPU' declared at '/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:5', named port connection 'i_WData' does not exist [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:55]
ERROR: [Synth 8-11365] for the instance 'cpu_instance' of module 'CPU' declared at '/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:5', named port connection 'i_REnable' does not exist [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:56]
ERROR: [Synth 8-11365] for the instance 'cpu_instance' of module 'CPU' declared at '/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:5', named port connection 'i_RAddr' does not exist [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:57]
ERROR: [Synth 8-11365] for the instance 'cpu_instance' of module 'CPU' declared at '/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:5', named port connection 'o_RData' does not exist [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:58]
WARNING: [Synth 8-7071] port 'o_Clk' of module 'CPU' is unconnected for instance 'cpu_instance' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:50]
WARNING: [Synth 8-7071] port 'o_Rst' of module 'CPU' is unconnected for instance 'cpu_instance' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:50]
WARNING: [Synth 8-7071] port 'o_WEnable' of module 'CPU' is unconnected for instance 'cpu_instance' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:50]
WARNING: [Synth 8-7071] port 'o_WAddr' of module 'CPU' is unconnected for instance 'cpu_instance' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:50]
WARNING: [Synth 8-7071] port 'o_WData' of module 'CPU' is unconnected for instance 'cpu_instance' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:50]
WARNING: [Synth 8-7071] port 'o_REnable' of module 'CPU' is unconnected for instance 'cpu_instance' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:50]
WARNING: [Synth 8-7071] port 'o_RAddr' of module 'CPU' is unconnected for instance 'cpu_instance' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:50]
WARNING: [Synth 8-7071] port 'i_RData' of module 'CPU' is unconnected for instance 'cpu_instance' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:50]
WARNING: [Synth 8-7023] instance 'cpu_instance' of module 'CPU' has 11 connections declared, but only 3 given [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:50]
ERROR: [Synth 8-6156] failed synthesizing module 'top_level' [/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:23]
WARNING: [Synth 8-3301] Unused top level parameter/generic BUS_MSB
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2307.777 ; gain = 654.176 ; free physical = 217 ; free virtual = 4162
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 14 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 00:45:17 2024...
