xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
track2_text_image_rom.v,verilog,xil_defaultlib,../../../../FPGA DAW.srcs/sources_1/ip/track2_text_image_rom/sim/track2_text_image_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
