; ModuleID = '/llk/IR/sound/soc/tegra/tegra30_ahub.c_pt.bc'
source_filename = "../sound/soc/tegra/tegra30_ahub.c"
target datalayout = "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armv7-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra30_ahub_allocate_rx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra30_ahub_allocate_rx_fifo\22\09\09\09\09\09"
module asm "__kstrtabns_tegra30_ahub_allocate_rx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra30_ahub_enable_rx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra30_ahub_enable_rx_fifo\22\09\09\09\09\09"
module asm "__kstrtabns_tegra30_ahub_enable_rx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra30_ahub_disable_rx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra30_ahub_disable_rx_fifo\22\09\09\09\09\09"
module asm "__kstrtabns_tegra30_ahub_disable_rx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra30_ahub_free_rx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra30_ahub_free_rx_fifo\22\09\09\09\09\09"
module asm "__kstrtabns_tegra30_ahub_free_rx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra30_ahub_allocate_tx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra30_ahub_allocate_tx_fifo\22\09\09\09\09\09"
module asm "__kstrtabns_tegra30_ahub_allocate_tx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra30_ahub_enable_tx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra30_ahub_enable_tx_fifo\22\09\09\09\09\09"
module asm "__kstrtabns_tegra30_ahub_enable_tx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra30_ahub_disable_tx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra30_ahub_disable_tx_fifo\22\09\09\09\09\09"
module asm "__kstrtabns_tegra30_ahub_disable_tx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra30_ahub_free_tx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra30_ahub_free_tx_fifo\22\09\09\09\09\09"
module asm "__kstrtabns_tegra30_ahub_free_tx_fifo:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra30_ahub_set_rx_cif_source:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra30_ahub_set_rx_cif_source\22\09\09\09\09\09"
module asm "__kstrtabns_tegra30_ahub_set_rx_cif_source:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra30_ahub_unset_rx_cif_source:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra30_ahub_unset_rx_cif_source\22\09\09\09\09\09"
module asm "__kstrtabns_tegra30_ahub_unset_rx_cif_source:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra30_ahub_set_cif:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra30_ahub_set_cif\22\09\09\09\09\09"
module asm "__kstrtabns_tegra30_ahub_set_cif:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra124_ahub_set_cif:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra124_ahub_set_cif\22\09\09\09\09\09"
module asm "__kstrtabns_tegra124_ahub_set_cif:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.of_device_id = type { [32 x i8], [32 x i8], [128 x i8], ptr }
%struct.platform_driver = type { ptr, ptr, ptr, ptr, ptr, %struct.device_driver, ptr, i8 }
%struct.device_driver = type { ptr, ptr, ptr, ptr, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.module = type { i32, %struct.list_head, [60 x i8], %struct.module_kobject, ptr, ptr, ptr, ptr, ptr, ptr, i32, %struct.mutex, ptr, i32, i32, ptr, ptr, i8, i8, i32, ptr, ptr, [48 x i8], %struct.module_layout, %struct.module_layout, %struct.mod_arch_specific, i32, i32, %struct.list_head, ptr, ptr, %struct.mod_kallsyms, ptr, ptr, ptr, ptr, i32, ptr, i32, i32, ptr, i32, ptr, i32, ptr, ptr, i32, ptr, i32, %struct.list_head, %struct.list_head, ptr, %struct.atomic_t, [40 x i8] }
%struct.module_kobject = type { %struct.kobject, ptr, ptr, ptr, ptr }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head }
%struct.raw_spinlock = type { %struct.arch_spinlock_t }
%struct.arch_spinlock_t = type { %union.anon.0 }
%union.anon.0 = type { i32 }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.module_layout = type { ptr, i32, i32, i32, i32, %struct.mod_tree_node }
%struct.mod_tree_node = type { ptr, %struct.latch_tree_node }
%struct.latch_tree_node = type { [2 x %struct.rb_node] }
%struct.rb_node = type { i32, ptr, ptr }
%struct.mod_arch_specific = type { [7 x ptr], %struct.mod_plt_sec, %struct.mod_plt_sec }
%struct.mod_plt_sec = type { ptr, ptr, i32 }
%struct.mod_kallsyms = type { ptr, i32, ptr, ptr }
%struct.list_head = type { ptr, ptr }
%struct.atomic_t = type { i32 }
%struct.dev_pm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.reset_control_bulk_data = type { ptr, ptr }
%struct.regmap_config = type { ptr, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, i8, ptr, ptr, ptr, ptr, ptr, ptr, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, i32, i32, i32, i8, i8, i8, i8, i8, i32, i32, ptr, i32, i8, i8, i32, i32, i8 }
%struct.tegra30_ahub_soc_data = type { i32, ptr }
%struct.tegra30_ahub_cif_conf = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.tegra30_ahub = type { ptr, ptr, [21 x %struct.reset_control_bulk_data], i32, [2 x %struct.clk_bulk_data], i32, i32, ptr, ptr, [1 x i32], [1 x i32] }
%struct.clk_bulk_data = type { ptr, ptr }
%struct.platform_device = type { ptr, i32, i8, %struct.device, i64, %struct.device_dma_parameters, i32, ptr, ptr, ptr, ptr, %struct.pdev_archdata }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.spinlock = type { %union.anon }
%union.anon = type { %struct.raw_spinlock }
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.pdev_archdata = type { ptr }

@ahub = internal unnamed_addr global ptr null, align 4
@.str = private unnamed_addr constant [5 x i8] c"rx%d\00", align 1
@__kstrtab_tegra30_ahub_allocate_rx_fifo = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra30_ahub_allocate_rx_fifo = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra30_ahub_allocate_rx_fifo = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra30_ahub_allocate_rx_fifo to i32), ptr @__kstrtab_tegra30_ahub_allocate_rx_fifo, ptr @__kstrtabns_tegra30_ahub_allocate_rx_fifo }, section "___ksymtab_gpl+tegra30_ahub_allocate_rx_fifo", align 4
@__kstrtab_tegra30_ahub_enable_rx_fifo = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra30_ahub_enable_rx_fifo = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra30_ahub_enable_rx_fifo = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra30_ahub_enable_rx_fifo to i32), ptr @__kstrtab_tegra30_ahub_enable_rx_fifo, ptr @__kstrtabns_tegra30_ahub_enable_rx_fifo }, section "___ksymtab_gpl+tegra30_ahub_enable_rx_fifo", align 4
@__kstrtab_tegra30_ahub_disable_rx_fifo = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra30_ahub_disable_rx_fifo = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra30_ahub_disable_rx_fifo = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra30_ahub_disable_rx_fifo to i32), ptr @__kstrtab_tegra30_ahub_disable_rx_fifo, ptr @__kstrtabns_tegra30_ahub_disable_rx_fifo }, section "___ksymtab_gpl+tegra30_ahub_disable_rx_fifo", align 4
@__kstrtab_tegra30_ahub_free_rx_fifo = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra30_ahub_free_rx_fifo = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra30_ahub_free_rx_fifo = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra30_ahub_free_rx_fifo to i32), ptr @__kstrtab_tegra30_ahub_free_rx_fifo, ptr @__kstrtabns_tegra30_ahub_free_rx_fifo }, section "___ksymtab_gpl+tegra30_ahub_free_rx_fifo", align 4
@.str.1 = private unnamed_addr constant [5 x i8] c"tx%d\00", align 1
@__kstrtab_tegra30_ahub_allocate_tx_fifo = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra30_ahub_allocate_tx_fifo = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra30_ahub_allocate_tx_fifo = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra30_ahub_allocate_tx_fifo to i32), ptr @__kstrtab_tegra30_ahub_allocate_tx_fifo, ptr @__kstrtabns_tegra30_ahub_allocate_tx_fifo }, section "___ksymtab_gpl+tegra30_ahub_allocate_tx_fifo", align 4
@__kstrtab_tegra30_ahub_enable_tx_fifo = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra30_ahub_enable_tx_fifo = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra30_ahub_enable_tx_fifo = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra30_ahub_enable_tx_fifo to i32), ptr @__kstrtab_tegra30_ahub_enable_tx_fifo, ptr @__kstrtabns_tegra30_ahub_enable_tx_fifo }, section "___ksymtab_gpl+tegra30_ahub_enable_tx_fifo", align 4
@__kstrtab_tegra30_ahub_disable_tx_fifo = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra30_ahub_disable_tx_fifo = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra30_ahub_disable_tx_fifo = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra30_ahub_disable_tx_fifo to i32), ptr @__kstrtab_tegra30_ahub_disable_tx_fifo, ptr @__kstrtabns_tegra30_ahub_disable_tx_fifo }, section "___ksymtab_gpl+tegra30_ahub_disable_tx_fifo", align 4
@__kstrtab_tegra30_ahub_free_tx_fifo = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra30_ahub_free_tx_fifo = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra30_ahub_free_tx_fifo = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra30_ahub_free_tx_fifo to i32), ptr @__kstrtab_tegra30_ahub_free_tx_fifo, ptr @__kstrtabns_tegra30_ahub_free_tx_fifo }, section "___ksymtab_gpl+tegra30_ahub_free_tx_fifo", align 4
@__kstrtab_tegra30_ahub_set_rx_cif_source = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra30_ahub_set_rx_cif_source = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra30_ahub_set_rx_cif_source = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra30_ahub_set_rx_cif_source to i32), ptr @__kstrtab_tegra30_ahub_set_rx_cif_source, ptr @__kstrtabns_tegra30_ahub_set_rx_cif_source }, section "___ksymtab_gpl+tegra30_ahub_set_rx_cif_source", align 4
@__kstrtab_tegra30_ahub_unset_rx_cif_source = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra30_ahub_unset_rx_cif_source = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra30_ahub_unset_rx_cif_source = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra30_ahub_unset_rx_cif_source to i32), ptr @__kstrtab_tegra30_ahub_unset_rx_cif_source, ptr @__kstrtabns_tegra30_ahub_unset_rx_cif_source }, section "___ksymtab_gpl+tegra30_ahub_unset_rx_cif_source", align 4
@__kstrtab_tegra30_ahub_set_cif = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra30_ahub_set_cif = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra30_ahub_set_cif = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra30_ahub_set_cif to i32), ptr @__kstrtab_tegra30_ahub_set_cif, ptr @__kstrtabns_tegra30_ahub_set_cif }, section "___ksymtab_gpl+tegra30_ahub_set_cif", align 4
@__kstrtab_tegra124_ahub_set_cif = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra124_ahub_set_cif = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra124_ahub_set_cif = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra124_ahub_set_cif to i32), ptr @__kstrtab_tegra124_ahub_set_cif, ptr @__kstrtabns_tegra124_ahub_set_cif }, section "___ksymtab_gpl+tegra124_ahub_set_cif", align 4
@__UNIQUE_ID_author232 = internal constant [43 x i8] c"author=Stephen Warren <swarren@nvidia.com>\00", section ".modinfo", align 1
@__UNIQUE_ID_description233 = internal constant [32 x i8] c"description=Tegra30 AHUB driver\00", section ".modinfo", align 1
@__UNIQUE_ID_license234 = internal constant [15 x i8] c"license=GPL v2\00", section ".modinfo", align 1
@__UNIQUE_ID_alias235 = internal constant [28 x i8] c"alias=platform:tegra30-ahub\00", section ".modinfo", align 1
@tegra30_ahub_of_match = internal constant [4 x %struct.of_device_id] [%struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"nvidia,tegra124-ahub\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr @soc_data_tegra124 }, %struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"nvidia,tegra114-ahub\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr @soc_data_tegra114 }, %struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"nvidia,tegra30-ahub\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr @soc_data_tegra30 }, %struct.of_device_id zeroinitializer], align 4
@tegra30_ahub_driver = internal global %struct.platform_driver { ptr @tegra30_ahub_probe, ptr @tegra30_ahub_remove, ptr null, ptr null, ptr null, %struct.device_driver { ptr @.str.2, ptr null, ptr null, ptr null, i8 0, i32 0, ptr @tegra30_ahub_of_match, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @tegra30_ahub_pm_ops, ptr null, ptr null }, ptr null, i8 0 }, align 4
@__this_module = external dso_local global %struct.module, align 64
@.str.2 = private unnamed_addr constant [13 x i8] c"tegra30-ahub\00", align 1
@tegra30_ahub_pm_ops = internal constant %struct.dev_pm_ops { ptr null, ptr null, ptr @pm_runtime_force_suspend, ptr @pm_runtime_force_resume, ptr @pm_runtime_force_suspend, ptr @pm_runtime_force_resume, ptr @pm_runtime_force_suspend, ptr @pm_runtime_force_resume, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @tegra30_ahub_runtime_suspend, ptr @tegra30_ahub_runtime_resume, ptr null }, align 4
@tegra30_ahub_resets_data = internal unnamed_addr constant [21 x %struct.reset_control_bulk_data] [%struct.reset_control_bulk_data { ptr @.str.4, ptr null }, %struct.reset_control_bulk_data { ptr @.str.3, ptr null }, %struct.reset_control_bulk_data { ptr @.str.8, ptr null }, %struct.reset_control_bulk_data { ptr @.str.9, ptr null }, %struct.reset_control_bulk_data { ptr @.str.10, ptr null }, %struct.reset_control_bulk_data { ptr @.str.11, ptr null }, %struct.reset_control_bulk_data { ptr @.str.12, ptr null }, %struct.reset_control_bulk_data { ptr @.str.13, ptr null }, %struct.reset_control_bulk_data { ptr @.str.14, ptr null }, %struct.reset_control_bulk_data { ptr @.str.15, ptr null }, %struct.reset_control_bulk_data { ptr @.str.16, ptr null }, %struct.reset_control_bulk_data { ptr @.str.17, ptr null }, %struct.reset_control_bulk_data { ptr @.str.18, ptr null }, %struct.reset_control_bulk_data { ptr @.str.19, ptr null }, %struct.reset_control_bulk_data { ptr @.str.20, ptr null }, %struct.reset_control_bulk_data { ptr @.str.21, ptr null }, %struct.reset_control_bulk_data { ptr @.str.22, ptr null }, %struct.reset_control_bulk_data { ptr @.str.23, ptr null }, %struct.reset_control_bulk_data { ptr @.str.24, ptr null }, %struct.reset_control_bulk_data { ptr @.str.25, ptr null }, %struct.reset_control_bulk_data { ptr @.str.26, ptr null }], align 4
@.str.3 = private unnamed_addr constant [6 x i8] c"apbif\00", align 1
@.str.4 = private unnamed_addr constant [8 x i8] c"d_audio\00", align 1
@.str.5 = private unnamed_addr constant [22 x i8] c"Can't get resets: %d\0A\00", align 1
@tegra30_ahub_apbif_regmap_config = internal constant %struct.regmap_config { ptr @.str.3, i32 32, i32 4, i32 0, i32 32, ptr @tegra30_ahub_apbif_wr_rd_reg, ptr @tegra30_ahub_apbif_wr_rd_reg, ptr @tegra30_ahub_apbif_volatile_reg, ptr @tegra30_ahub_apbif_precious_reg, ptr null, ptr null, i8 0, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, i8 0, i32 260, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, i32 0, i32 3, ptr null, i32 0, i32 0, i32 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0, i32 0, ptr null, i32 0, i8 0, i8 0, i32 0, i32 0, i8 0 }, align 4
@.str.6 = private unnamed_addr constant [26 x i8] c"apbif regmap init failed\0A\00", align 1
@tegra30_ahub_ahub_regmap_config = internal constant %struct.regmap_config { ptr @.str.27, i32 32, i32 4, i32 0, i32 32, ptr @tegra30_ahub_ahub_wr_rd_reg, ptr @tegra30_ahub_ahub_wr_rd_reg, ptr null, ptr null, ptr null, ptr null, i8 0, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, i8 0, i32 64, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, i32 0, i32 3, ptr null, i32 0, i32 0, i32 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0, i32 0, ptr null, i32 0, i8 0, i8 0, i32 0, i32 0, i8 0 }, align 4
@.str.7 = private unnamed_addr constant [25 x i8] c"ahub regmap init failed\0A\00", align 1
@.str.8 = private unnamed_addr constant [5 x i8] c"i2s0\00", align 1
@.str.9 = private unnamed_addr constant [5 x i8] c"i2s1\00", align 1
@.str.10 = private unnamed_addr constant [5 x i8] c"i2s2\00", align 1
@.str.11 = private unnamed_addr constant [5 x i8] c"i2s3\00", align 1
@.str.12 = private unnamed_addr constant [5 x i8] c"i2s4\00", align 1
@.str.13 = private unnamed_addr constant [5 x i8] c"dam0\00", align 1
@.str.14 = private unnamed_addr constant [5 x i8] c"dam1\00", align 1
@.str.15 = private unnamed_addr constant [5 x i8] c"dam2\00", align 1
@.str.16 = private unnamed_addr constant [6 x i8] c"spdif\00", align 1
@.str.17 = private unnamed_addr constant [4 x i8] c"amx\00", align 1
@.str.18 = private unnamed_addr constant [4 x i8] c"adx\00", align 1
@.str.19 = private unnamed_addr constant [5 x i8] c"amx1\00", align 1
@.str.20 = private unnamed_addr constant [5 x i8] c"adx1\00", align 1
@.str.21 = private unnamed_addr constant [5 x i8] c"afc0\00", align 1
@.str.22 = private unnamed_addr constant [5 x i8] c"afc1\00", align 1
@.str.23 = private unnamed_addr constant [5 x i8] c"afc2\00", align 1
@.str.24 = private unnamed_addr constant [5 x i8] c"afc3\00", align 1
@.str.25 = private unnamed_addr constant [5 x i8] c"afc4\00", align 1
@.str.26 = private unnamed_addr constant [5 x i8] c"afc5\00", align 1
@.str.27 = private unnamed_addr constant [5 x i8] c"ahub\00", align 1
@soc_data_tegra124 = internal global %struct.tegra30_ahub_soc_data { i32 21, ptr @tegra124_ahub_set_cif }, align 4
@soc_data_tegra114 = internal global %struct.tegra30_ahub_soc_data { i32 13, ptr @tegra30_ahub_set_cif }, align 4
@soc_data_tegra30 = internal global %struct.tegra30_ahub_soc_data { i32 11, ptr @tegra30_ahub_set_cif }, align 4
@llvm.compiler.used = appending global [16 x ptr] [ptr @__UNIQUE_ID_alias235, ptr @__UNIQUE_ID_author232, ptr @__UNIQUE_ID_description233, ptr @__UNIQUE_ID_license234, ptr @__ksymtab_tegra124_ahub_set_cif, ptr @__ksymtab_tegra30_ahub_allocate_rx_fifo, ptr @__ksymtab_tegra30_ahub_allocate_tx_fifo, ptr @__ksymtab_tegra30_ahub_disable_rx_fifo, ptr @__ksymtab_tegra30_ahub_disable_tx_fifo, ptr @__ksymtab_tegra30_ahub_enable_rx_fifo, ptr @__ksymtab_tegra30_ahub_enable_tx_fifo, ptr @__ksymtab_tegra30_ahub_free_rx_fifo, ptr @__ksymtab_tegra30_ahub_free_tx_fifo, ptr @__ksymtab_tegra30_ahub_set_cif, ptr @__ksymtab_tegra30_ahub_set_rx_cif_source, ptr @__ksymtab_tegra30_ahub_unset_rx_cif_source], section "llvm.metadata"

@__mod_of__tegra30_ahub_of_match_device_table = dso_local alias [4 x %struct.of_device_id], ptr @tegra30_ahub_of_match

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local i32 @tegra30_ahub_allocate_rx_fifo(ptr nocapture noundef writeonly %0, ptr nocapture noundef writeonly %1, i32 noundef %2, ptr nocapture noundef writeonly %3) #0 {
  %5 = alloca i32, align 4
  %6 = alloca %struct.tegra30_ahub_cif_conf, align 4
  call void @llvm.lifetime.start.p0(i64 44, ptr nonnull %6) #12
  %7 = load ptr, ptr @ahub, align 4
  %8 = getelementptr inbounds %struct.tegra30_ahub, ptr %7, i32 0, i32 9
  %9 = tail call i32 @_find_first_zero_bit_le(ptr noundef %8, i32 noundef 4) #12
  %10 = icmp sgt i32 %9, 3
  br i1 %10, label %62, label %11

11:                                               ; preds = %4
  %12 = load ptr, ptr @ahub, align 4
  %13 = getelementptr inbounds %struct.tegra30_ahub, ptr %12, i32 0, i32 9
  %14 = and i32 %9, 31
  %15 = shl nuw i32 1, %14
  %16 = lshr i32 %9, 5
  %17 = getelementptr i32, ptr %13, i32 %16
  %18 = load i32, ptr %17, align 4
  %19 = or i32 %18, %15
  store i32 %19, ptr %17, align 4
  store i32 %9, ptr %0, align 4
  %20 = tail call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef %1, i32 noundef %2, ptr noundef nonnull @.str, i32 noundef %9)
  %21 = load ptr, ptr @ahub, align 4
  %22 = getelementptr inbounds %struct.tegra30_ahub, ptr %21, i32 0, i32 6
  %23 = load i32, ptr %22, align 4
  %24 = shl i32 %9, 5
  %25 = or i32 %24, 16
  %26 = add i32 %25, %23
  store i32 %26, ptr %3, align 4
  %27 = getelementptr inbounds %struct.tegra30_ahub, ptr %21, i32 0, i32 1
  %28 = load ptr, ptr %27, align 4
  %29 = tail call i32 @__pm_runtime_resume(ptr noundef %28, i32 noundef 4) #12
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %5) #12
  store i32 0, ptr %5, align 4, !annotation !8
  %30 = load ptr, ptr @ahub, align 4
  %31 = getelementptr inbounds %struct.tegra30_ahub, ptr %30, i32 0, i32 7
  %32 = load ptr, ptr %31, align 4
  %33 = call i32 @regmap_read(ptr noundef %32, i32 noundef %24, ptr noundef nonnull %5) #12
  %34 = load i32, ptr %5, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %5) #12
  %35 = and i32 %34, -65288
  %36 = or i32 %35, 1799
  %37 = load ptr, ptr @ahub, align 4
  %38 = getelementptr inbounds %struct.tegra30_ahub, ptr %37, i32 0, i32 7
  %39 = load ptr, ptr %38, align 4
  %40 = call i32 @regmap_write(ptr noundef %39, i32 noundef %24, i32 noundef %36) #12
  store i32 0, ptr %6, align 4
  %41 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 1
  store i32 2, ptr %41, align 4
  %42 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 2
  store i32 2, ptr %42, align 4
  %43 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 3
  store i32 3, ptr %43, align 4
  %44 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 4
  store i32 3, ptr %44, align 4
  %45 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 5
  store i32 0, ptr %45, align 4
  %46 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 6
  store i32 0, ptr %46, align 4
  %47 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 7
  store i32 0, ptr %47, align 4
  %48 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 8
  store i32 1, ptr %48, align 4
  %49 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 9
  store i32 0, ptr %49, align 4
  %50 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 10
  store i32 0, ptr %50, align 4
  %51 = or i32 %24, 24
  %52 = load ptr, ptr @ahub, align 4
  %53 = load ptr, ptr %52, align 4
  %54 = getelementptr inbounds %struct.tegra30_ahub_soc_data, ptr %53, i32 0, i32 1
  %55 = load ptr, ptr %54, align 4
  %56 = getelementptr inbounds %struct.tegra30_ahub, ptr %52, i32 0, i32 7
  %57 = load ptr, ptr %56, align 4
  call void %55(ptr noundef %57, i32 noundef %51, ptr noundef nonnull %6) #12
  %58 = load ptr, ptr @ahub, align 4
  %59 = getelementptr inbounds %struct.tegra30_ahub, ptr %58, i32 0, i32 1
  %60 = load ptr, ptr %59, align 4
  %61 = call i32 @__pm_runtime_idle(ptr noundef %60, i32 noundef 5) #12
  br label %62

62:                                               ; preds = %11, %4
  %63 = phi i32 [ 0, %11 ], [ -16, %4 ]
  call void @llvm.lifetime.end.p0(i64 44, ptr nonnull %6) #12
  ret i32 %63
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @_find_first_zero_bit_le(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nofree nounwind null_pointer_is_valid
declare dso_local noundef i32 @snprintf(ptr noalias nocapture noundef writeonly, i32 noundef, ptr nocapture noundef readonly, ...) local_unnamed_addr #3

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local i32 @tegra30_ahub_enable_rx_fifo(i32 noundef %0) #0 {
  %2 = alloca i32, align 4
  %3 = load ptr, ptr @ahub, align 4
  %4 = getelementptr inbounds %struct.tegra30_ahub, ptr %3, i32 0, i32 1
  %5 = load ptr, ptr %4, align 4
  %6 = tail call i32 @__pm_runtime_resume(ptr noundef %5, i32 noundef 4) #12
  %7 = shl i32 %0, 5
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %2) #12
  store i32 0, ptr %2, align 4, !annotation !8
  %8 = load ptr, ptr @ahub, align 4
  %9 = getelementptr inbounds %struct.tegra30_ahub, ptr %8, i32 0, i32 7
  %10 = load ptr, ptr %9, align 4
  %11 = call i32 @regmap_read(ptr noundef %10, i32 noundef %7, ptr noundef nonnull %2) #12
  %12 = load i32, ptr %2, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %2) #12
  %13 = or i32 %12, 1073741824
  %14 = load ptr, ptr @ahub, align 4
  %15 = getelementptr inbounds %struct.tegra30_ahub, ptr %14, i32 0, i32 7
  %16 = load ptr, ptr %15, align 4
  %17 = call i32 @regmap_write(ptr noundef %16, i32 noundef %7, i32 noundef %13) #12
  %18 = load ptr, ptr @ahub, align 4
  %19 = getelementptr inbounds %struct.tegra30_ahub, ptr %18, i32 0, i32 1
  %20 = load ptr, ptr %19, align 4
  %21 = call i32 @__pm_runtime_idle(ptr noundef %20, i32 noundef 5) #12
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local i32 @tegra30_ahub_disable_rx_fifo(i32 noundef %0) #0 {
  %2 = alloca i32, align 4
  %3 = load ptr, ptr @ahub, align 4
  %4 = getelementptr inbounds %struct.tegra30_ahub, ptr %3, i32 0, i32 1
  %5 = load ptr, ptr %4, align 4
  %6 = tail call i32 @__pm_runtime_resume(ptr noundef %5, i32 noundef 4) #12
  %7 = shl i32 %0, 5
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %2) #12
  store i32 0, ptr %2, align 4, !annotation !8
  %8 = load ptr, ptr @ahub, align 4
  %9 = getelementptr inbounds %struct.tegra30_ahub, ptr %8, i32 0, i32 7
  %10 = load ptr, ptr %9, align 4
  %11 = call i32 @regmap_read(ptr noundef %10, i32 noundef %7, ptr noundef nonnull %2) #12
  %12 = load i32, ptr %2, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %2) #12
  %13 = and i32 %12, -1073741825
  %14 = load ptr, ptr @ahub, align 4
  %15 = getelementptr inbounds %struct.tegra30_ahub, ptr %14, i32 0, i32 7
  %16 = load ptr, ptr %15, align 4
  %17 = call i32 @regmap_write(ptr noundef %16, i32 noundef %7, i32 noundef %13) #12
  %18 = load ptr, ptr @ahub, align 4
  %19 = getelementptr inbounds %struct.tegra30_ahub, ptr %18, i32 0, i32 1
  %20 = load ptr, ptr %19, align 4
  %21 = call i32 @__pm_runtime_idle(ptr noundef %20, i32 noundef 5) #12
  ret i32 0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sspstrong willreturn uwtable(sync)
define dso_local i32 @tegra30_ahub_free_rx_fifo(i32 noundef %0) #4 {
  %2 = load ptr, ptr @ahub, align 4
  %3 = getelementptr inbounds %struct.tegra30_ahub, ptr %2, i32 0, i32 9
  %4 = and i32 %0, 31
  %5 = shl nuw i32 1, %4
  %6 = lshr i32 %0, 5
  %7 = getelementptr i32, ptr %3, i32 %6
  %8 = xor i32 %5, -1
  %9 = load i32, ptr %7, align 4
  %10 = and i32 %9, %8
  store i32 %10, ptr %7, align 4
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local i32 @tegra30_ahub_allocate_tx_fifo(ptr nocapture noundef writeonly %0, ptr nocapture noundef writeonly %1, i32 noundef %2, ptr nocapture noundef writeonly %3) #0 {
  %5 = alloca i32, align 4
  %6 = alloca %struct.tegra30_ahub_cif_conf, align 4
  call void @llvm.lifetime.start.p0(i64 44, ptr nonnull %6) #12
  %7 = load ptr, ptr @ahub, align 4
  %8 = getelementptr inbounds %struct.tegra30_ahub, ptr %7, i32 0, i32 10
  %9 = tail call i32 @_find_first_zero_bit_le(ptr noundef %8, i32 noundef 4) #12
  %10 = icmp sgt i32 %9, 3
  br i1 %10, label %57, label %11

11:                                               ; preds = %4
  %12 = load ptr, ptr @ahub, align 4
  %13 = getelementptr inbounds %struct.tegra30_ahub, ptr %12, i32 0, i32 10
  %14 = and i32 %9, 31
  %15 = shl nuw i32 1, %14
  %16 = lshr i32 %9, 5
  %17 = getelementptr i32, ptr %13, i32 %16
  %18 = load i32, ptr %17, align 4
  %19 = or i32 %18, %15
  store i32 %19, ptr %17, align 4
  store i32 %9, ptr %0, align 4
  %20 = tail call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef %1, i32 noundef %2, ptr noundef nonnull @.str.1, i32 noundef %9)
  %21 = load ptr, ptr @ahub, align 4
  %22 = getelementptr inbounds %struct.tegra30_ahub, ptr %21, i32 0, i32 6
  %23 = load i32, ptr %22, align 4
  %24 = shl i32 %9, 5
  %25 = or i32 %24, 12
  %26 = add i32 %25, %23
  store i32 %26, ptr %3, align 4
  %27 = getelementptr inbounds %struct.tegra30_ahub, ptr %21, i32 0, i32 1
  %28 = load ptr, ptr %27, align 4
  %29 = tail call i32 @__pm_runtime_resume(ptr noundef %28, i32 noundef 4) #12
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %5) #12
  store i32 0, ptr %5, align 4, !annotation !8
  %30 = load ptr, ptr @ahub, align 4
  %31 = getelementptr inbounds %struct.tegra30_ahub, ptr %30, i32 0, i32 7
  %32 = load ptr, ptr %31, align 4
  %33 = call i32 @regmap_read(ptr noundef %32, i32 noundef %24, ptr noundef nonnull %5) #12
  %34 = load i32, ptr %5, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %5) #12
  %35 = and i32 %34, -16711793
  %36 = or i32 %35, 458864
  %37 = load ptr, ptr @ahub, align 4
  %38 = getelementptr inbounds %struct.tegra30_ahub, ptr %37, i32 0, i32 7
  %39 = load ptr, ptr %38, align 4
  %40 = call i32 @regmap_write(ptr noundef %39, i32 noundef %24, i32 noundef %36) #12
  store i32 0, ptr %6, align 4
  %41 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 1
  store i32 2, ptr %41, align 4
  %42 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 2
  store i32 2, ptr %42, align 4
  %43 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 3
  store i32 3, ptr %43, align 4
  %44 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 4
  store i32 3, ptr %44, align 4
  %45 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %6, i32 0, i32 5
  %46 = or i32 %24, 20
  call void @llvm.memset.p0.i64(ptr noundef align 4 dereferenceable(24) %45, i8 0, i64 24, i1 false)
  %47 = load ptr, ptr @ahub, align 4
  %48 = load ptr, ptr %47, align 4
  %49 = getelementptr inbounds %struct.tegra30_ahub_soc_data, ptr %48, i32 0, i32 1
  %50 = load ptr, ptr %49, align 4
  %51 = getelementptr inbounds %struct.tegra30_ahub, ptr %47, i32 0, i32 7
  %52 = load ptr, ptr %51, align 4
  call void %50(ptr noundef %52, i32 noundef %46, ptr noundef nonnull %6) #12
  %53 = load ptr, ptr @ahub, align 4
  %54 = getelementptr inbounds %struct.tegra30_ahub, ptr %53, i32 0, i32 1
  %55 = load ptr, ptr %54, align 4
  %56 = call i32 @__pm_runtime_idle(ptr noundef %55, i32 noundef 5) #12
  br label %57

57:                                               ; preds = %11, %4
  %58 = phi i32 [ 0, %11 ], [ -16, %4 ]
  call void @llvm.lifetime.end.p0(i64 44, ptr nonnull %6) #12
  ret i32 %58
}

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local i32 @tegra30_ahub_enable_tx_fifo(i32 noundef %0) #0 {
  %2 = alloca i32, align 4
  %3 = load ptr, ptr @ahub, align 4
  %4 = getelementptr inbounds %struct.tegra30_ahub, ptr %3, i32 0, i32 1
  %5 = load ptr, ptr %4, align 4
  %6 = tail call i32 @__pm_runtime_resume(ptr noundef %5, i32 noundef 4) #12
  %7 = shl i32 %0, 5
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %2) #12
  store i32 0, ptr %2, align 4, !annotation !8
  %8 = load ptr, ptr @ahub, align 4
  %9 = getelementptr inbounds %struct.tegra30_ahub, ptr %8, i32 0, i32 7
  %10 = load ptr, ptr %9, align 4
  %11 = call i32 @regmap_read(ptr noundef %10, i32 noundef %7, ptr noundef nonnull %2) #12
  %12 = load i32, ptr %2, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %2) #12
  %13 = or i32 %12, -2147483648
  %14 = load ptr, ptr @ahub, align 4
  %15 = getelementptr inbounds %struct.tegra30_ahub, ptr %14, i32 0, i32 7
  %16 = load ptr, ptr %15, align 4
  %17 = call i32 @regmap_write(ptr noundef %16, i32 noundef %7, i32 noundef %13) #12
  %18 = load ptr, ptr @ahub, align 4
  %19 = getelementptr inbounds %struct.tegra30_ahub, ptr %18, i32 0, i32 1
  %20 = load ptr, ptr %19, align 4
  %21 = call i32 @__pm_runtime_idle(ptr noundef %20, i32 noundef 5) #12
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local i32 @tegra30_ahub_disable_tx_fifo(i32 noundef %0) #0 {
  %2 = alloca i32, align 4
  %3 = load ptr, ptr @ahub, align 4
  %4 = getelementptr inbounds %struct.tegra30_ahub, ptr %3, i32 0, i32 1
  %5 = load ptr, ptr %4, align 4
  %6 = tail call i32 @__pm_runtime_resume(ptr noundef %5, i32 noundef 4) #12
  %7 = shl i32 %0, 5
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %2) #12
  store i32 0, ptr %2, align 4, !annotation !8
  %8 = load ptr, ptr @ahub, align 4
  %9 = getelementptr inbounds %struct.tegra30_ahub, ptr %8, i32 0, i32 7
  %10 = load ptr, ptr %9, align 4
  %11 = call i32 @regmap_read(ptr noundef %10, i32 noundef %7, ptr noundef nonnull %2) #12
  %12 = load i32, ptr %2, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %2) #12
  %13 = and i32 %12, 2147483647
  %14 = load ptr, ptr @ahub, align 4
  %15 = getelementptr inbounds %struct.tegra30_ahub, ptr %14, i32 0, i32 7
  %16 = load ptr, ptr %15, align 4
  %17 = call i32 @regmap_write(ptr noundef %16, i32 noundef %7, i32 noundef %13) #12
  %18 = load ptr, ptr @ahub, align 4
  %19 = getelementptr inbounds %struct.tegra30_ahub, ptr %18, i32 0, i32 1
  %20 = load ptr, ptr %19, align 4
  %21 = call i32 @__pm_runtime_idle(ptr noundef %20, i32 noundef 5) #12
  ret i32 0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sspstrong willreturn uwtable(sync)
define dso_local i32 @tegra30_ahub_free_tx_fifo(i32 noundef %0) #4 {
  %2 = load ptr, ptr @ahub, align 4
  %3 = getelementptr inbounds %struct.tegra30_ahub, ptr %2, i32 0, i32 10
  %4 = and i32 %0, 31
  %5 = shl nuw i32 1, %4
  %6 = lshr i32 %0, 5
  %7 = getelementptr i32, ptr %3, i32 %6
  %8 = xor i32 %5, -1
  %9 = load i32, ptr %7, align 4
  %10 = and i32 %9, %8
  store i32 %10, ptr %7, align 4
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local i32 @tegra30_ahub_set_rx_cif_source(i32 noundef %0, i32 noundef %1) #0 {
  %3 = load ptr, ptr @ahub, align 4
  %4 = getelementptr inbounds %struct.tegra30_ahub, ptr %3, i32 0, i32 1
  %5 = load ptr, ptr %4, align 4
  %6 = tail call i32 @__pm_runtime_resume(ptr noundef %5, i32 noundef 4) #12
  %7 = shl i32 %0, 2
  %8 = shl nuw i32 1, %1
  %9 = load ptr, ptr @ahub, align 4
  %10 = getelementptr inbounds %struct.tegra30_ahub, ptr %9, i32 0, i32 8
  %11 = load ptr, ptr %10, align 4
  %12 = tail call i32 @regmap_write(ptr noundef %11, i32 noundef %7, i32 noundef %8) #12
  %13 = load ptr, ptr @ahub, align 4
  %14 = getelementptr inbounds %struct.tegra30_ahub, ptr %13, i32 0, i32 1
  %15 = load ptr, ptr %14, align 4
  %16 = tail call i32 @__pm_runtime_idle(ptr noundef %15, i32 noundef 5) #12
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local i32 @tegra30_ahub_unset_rx_cif_source(i32 noundef %0) #0 {
  %2 = load ptr, ptr @ahub, align 4
  %3 = getelementptr inbounds %struct.tegra30_ahub, ptr %2, i32 0, i32 1
  %4 = load ptr, ptr %3, align 4
  %5 = tail call i32 @__pm_runtime_resume(ptr noundef %4, i32 noundef 4) #12
  %6 = shl i32 %0, 2
  %7 = load ptr, ptr @ahub, align 4
  %8 = getelementptr inbounds %struct.tegra30_ahub, ptr %7, i32 0, i32 8
  %9 = load ptr, ptr %8, align 4
  %10 = tail call i32 @regmap_write(ptr noundef %9, i32 noundef %6, i32 noundef 0) #12
  %11 = load ptr, ptr @ahub, align 4
  %12 = getelementptr inbounds %struct.tegra30_ahub, ptr %11, i32 0, i32 1
  %13 = load ptr, ptr %12, align 4
  %14 = tail call i32 @__pm_runtime_idle(ptr noundef %13, i32 noundef 5) #12
  ret i32 0
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define dso_local i32 @init_module() local_unnamed_addr #5 section ".init.text" {
  %1 = tail call i32 @__platform_driver_register(ptr noundef nonnull @tegra30_ahub_driver, ptr noundef nonnull @__this_module) #12
  ret i32 %1
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define dso_local void @cleanup_module() local_unnamed_addr #5 section ".exit.text" {
  tail call void @platform_driver_unregister(ptr noundef nonnull @tegra30_ahub_driver) #12
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local void @tegra30_ahub_set_cif(ptr noundef %0, i32 noundef %1, ptr nocapture noundef readonly %2) #0 {
  %4 = load i32, ptr %2, align 4
  %5 = shl i32 %4, 28
  %6 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 1
  %7 = load i32, ptr %6, align 4
  %8 = shl i32 %7, 24
  %9 = add i32 %8, -16777216
  %10 = or i32 %9, %5
  %11 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 2
  %12 = load i32, ptr %11, align 4
  %13 = shl i32 %12, 16
  %14 = add i32 %13, -65536
  %15 = or i32 %10, %14
  %16 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 3
  %17 = load i32, ptr %16, align 4
  %18 = shl i32 %17, 12
  %19 = or i32 %15, %18
  %20 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 4
  %21 = load i32, ptr %20, align 4
  %22 = shl i32 %21, 8
  %23 = or i32 %19, %22
  %24 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 5
  %25 = load i32, ptr %24, align 4
  %26 = shl i32 %25, 6
  %27 = or i32 %23, %26
  %28 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 6
  %29 = load i32, ptr %28, align 4
  %30 = shl i32 %29, 4
  %31 = or i32 %27, %30
  %32 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 7
  %33 = load i32, ptr %32, align 4
  %34 = shl i32 %33, 3
  %35 = or i32 %31, %34
  %36 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 8
  %37 = load i32, ptr %36, align 4
  %38 = shl i32 %37, 2
  %39 = or i32 %35, %38
  %40 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 9
  %41 = load i32, ptr %40, align 4
  %42 = shl i32 %41, 1
  %43 = or i32 %39, %42
  %44 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 10
  %45 = load i32, ptr %44, align 4
  %46 = or i32 %43, %45
  %47 = tail call i32 @regmap_write(ptr noundef %0, i32 noundef %1, i32 noundef %46) #12
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @regmap_write(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define dso_local void @tegra124_ahub_set_cif(ptr noundef %0, i32 noundef %1, ptr nocapture noundef readonly %2) #0 {
  %4 = load i32, ptr %2, align 4
  %5 = shl i32 %4, 24
  %6 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 1
  %7 = load i32, ptr %6, align 4
  %8 = shl i32 %7, 20
  %9 = add i32 %8, -1048576
  %10 = or i32 %9, %5
  %11 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 2
  %12 = load i32, ptr %11, align 4
  %13 = shl i32 %12, 16
  %14 = add i32 %13, -65536
  %15 = or i32 %10, %14
  %16 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 3
  %17 = load i32, ptr %16, align 4
  %18 = shl i32 %17, 12
  %19 = or i32 %15, %18
  %20 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 4
  %21 = load i32, ptr %20, align 4
  %22 = shl i32 %21, 8
  %23 = or i32 %19, %22
  %24 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 5
  %25 = load i32, ptr %24, align 4
  %26 = shl i32 %25, 6
  %27 = or i32 %23, %26
  %28 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 6
  %29 = load i32, ptr %28, align 4
  %30 = shl i32 %29, 4
  %31 = or i32 %27, %30
  %32 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 7
  %33 = load i32, ptr %32, align 4
  %34 = shl i32 %33, 3
  %35 = or i32 %31, %34
  %36 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 8
  %37 = load i32, ptr %36, align 4
  %38 = shl i32 %37, 2
  %39 = or i32 %35, %38
  %40 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 9
  %41 = load i32, ptr %40, align 4
  %42 = shl i32 %41, 1
  %43 = or i32 %39, %42
  %44 = getelementptr inbounds %struct.tegra30_ahub_cif_conf, ptr %2, i32 0, i32 10
  %45 = load i32, ptr %44, align 4
  %46 = or i32 %43, %45
  %47 = tail call i32 @regmap_write(ptr noundef %0, i32 noundef %1, i32 noundef %46) #12
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__pm_runtime_resume(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @regmap_read(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__pm_runtime_idle(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__platform_driver_register(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define internal i32 @tegra30_ahub_probe(ptr noundef %0) #0 {
  %2 = alloca ptr, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %2) #12
  store ptr null, ptr %2, align 4, !annotation !8
  %3 = getelementptr inbounds %struct.platform_device, ptr %0, i32 0, i32 3
  %4 = tail call ptr @of_device_get_match_data(ptr noundef %3) #12
  %5 = icmp eq ptr %4, null
  br i1 %5, label %74, label %6

6:                                                ; preds = %1
  %7 = tail call noalias ptr @devm_kmalloc(ptr noundef %3, i32 noundef 220, i32 noundef 3520) #12
  store ptr %7, ptr @ahub, align 4
  %8 = icmp eq ptr %7, null
  br i1 %8, label %74, label %9

9:                                                ; preds = %6
  %10 = getelementptr inbounds %struct.platform_device, ptr %0, i32 0, i32 3, i32 8
  store ptr %7, ptr %10, align 8
  %11 = getelementptr inbounds %struct.tegra30_ahub, ptr %7, i32 0, i32 2
  tail call void @llvm.memcpy.p0.p0.i32(ptr noundef align 4 dereferenceable(168) %11, ptr noundef nonnull align 4 dereferenceable(168) @tegra30_ahub_resets_data, i32 168, i1 false)
  %12 = load i32, ptr %4, align 4
  %13 = getelementptr inbounds %struct.tegra30_ahub, ptr %7, i32 0, i32 3
  store i32 %12, ptr %13, align 4
  store ptr %4, ptr %7, align 4
  %14 = getelementptr inbounds %struct.tegra30_ahub, ptr %7, i32 0, i32 1
  store ptr %3, ptr %14, align 4
  %15 = getelementptr inbounds %struct.tegra30_ahub, ptr %7, i32 0, i32 5
  %16 = load i32, ptr %15, align 4
  %17 = add i32 %16, 1
  store i32 %17, ptr %15, align 4
  %18 = getelementptr %struct.tegra30_ahub, ptr %7, i32 0, i32 4, i32 %16
  store ptr @.str.3, ptr %18, align 4
  %19 = load i32, ptr %15, align 4
  %20 = add i32 %19, 1
  store i32 %20, ptr %15, align 4
  %21 = getelementptr %struct.tegra30_ahub, ptr %7, i32 0, i32 4, i32 %19
  store ptr @.str.4, ptr %21, align 4
  %22 = load i32, ptr %15, align 4
  %23 = getelementptr inbounds %struct.tegra30_ahub, ptr %7, i32 0, i32 4
  %24 = tail call i32 @devm_clk_bulk_get(ptr noundef %3, i32 noundef %22, ptr noundef %23) #12
  %25 = icmp eq i32 %24, 0
  br i1 %25, label %26, label %72

26:                                               ; preds = %9
  %27 = load ptr, ptr @ahub, align 4
  %28 = getelementptr inbounds %struct.tegra30_ahub, ptr %27, i32 0, i32 3
  %29 = load i32, ptr %28, align 4
  %30 = getelementptr inbounds %struct.tegra30_ahub, ptr %27, i32 0, i32 2
  %31 = tail call i32 @__devm_reset_control_bulk_get(ptr noundef %3, i32 noundef %29, ptr noundef %30, i1 noundef zeroext false, i1 noundef zeroext false, i1 noundef zeroext true) #12
  %32 = icmp eq i32 %31, 0
  br i1 %32, label %34, label %33

33:                                               ; preds = %26
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %3, ptr noundef nonnull @.str.5, i32 noundef %31) #13
  br label %72

34:                                               ; preds = %26
  %35 = call ptr @devm_platform_get_and_ioremap_resource(ptr noundef %0, i32 noundef 0, ptr noundef nonnull %2) #12
  %36 = icmp ugt ptr %35, inttoptr (i32 -4096 to ptr)
  br i1 %36, label %37, label %39

37:                                               ; preds = %34
  %38 = ptrtoint ptr %35 to i32
  br label %72

39:                                               ; preds = %34
  %40 = load ptr, ptr %2, align 4
  %41 = load i32, ptr %40, align 4
  %42 = load ptr, ptr @ahub, align 4
  %43 = getelementptr inbounds %struct.tegra30_ahub, ptr %42, i32 0, i32 6
  store i32 %41, ptr %43, align 4
  %44 = call ptr @__devm_regmap_init_mmio_clk(ptr noundef %3, ptr noundef null, ptr noundef %35, ptr noundef nonnull @tegra30_ahub_apbif_regmap_config, ptr noundef null, ptr noundef null) #12
  %45 = load ptr, ptr @ahub, align 4
  %46 = getelementptr inbounds %struct.tegra30_ahub, ptr %45, i32 0, i32 7
  store ptr %44, ptr %46, align 4
  %47 = icmp ugt ptr %44, inttoptr (i32 -4096 to ptr)
  br i1 %47, label %48, label %53

48:                                               ; preds = %39
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %3, ptr noundef nonnull @.str.6) #13
  %49 = load ptr, ptr @ahub, align 4
  %50 = getelementptr inbounds %struct.tegra30_ahub, ptr %49, i32 0, i32 7
  %51 = load ptr, ptr %50, align 4
  %52 = ptrtoint ptr %51 to i32
  br label %72

53:                                               ; preds = %39
  call void @regcache_cache_only(ptr noundef %44, i1 noundef zeroext true) #12
  %54 = call ptr @devm_platform_ioremap_resource(ptr noundef %0, i32 noundef 1) #12
  %55 = icmp ugt ptr %54, inttoptr (i32 -4096 to ptr)
  br i1 %55, label %56, label %58

56:                                               ; preds = %53
  %57 = ptrtoint ptr %54 to i32
  br label %72

58:                                               ; preds = %53
  %59 = call ptr @__devm_regmap_init_mmio_clk(ptr noundef %3, ptr noundef null, ptr noundef %54, ptr noundef nonnull @tegra30_ahub_ahub_regmap_config, ptr noundef null, ptr noundef null) #12
  %60 = load ptr, ptr @ahub, align 4
  %61 = getelementptr inbounds %struct.tegra30_ahub, ptr %60, i32 0, i32 8
  store ptr %59, ptr %61, align 4
  %62 = icmp ugt ptr %59, inttoptr (i32 -4096 to ptr)
  br i1 %62, label %63, label %68

63:                                               ; preds = %58
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %3, ptr noundef nonnull @.str.7) #13
  %64 = load ptr, ptr @ahub, align 4
  %65 = getelementptr inbounds %struct.tegra30_ahub, ptr %64, i32 0, i32 8
  %66 = load ptr, ptr %65, align 4
  %67 = ptrtoint ptr %66 to i32
  br label %72

68:                                               ; preds = %58
  call void @regcache_cache_only(ptr noundef %59, i1 noundef zeroext true) #12
  call void @pm_runtime_enable(ptr noundef %3) #12
  %69 = getelementptr inbounds %struct.platform_device, ptr %0, i32 0, i32 3, i32 25
  %70 = load ptr, ptr %69, align 8
  %71 = call i32 @of_platform_populate(ptr noundef %70, ptr noundef null, ptr noundef null, ptr noundef %3) #12
  br label %74

72:                                               ; preds = %63, %56, %48, %37, %33, %9
  %73 = phi i32 [ %24, %9 ], [ %31, %33 ], [ %38, %37 ], [ %52, %48 ], [ %57, %56 ], [ %67, %63 ]
  store ptr null, ptr @ahub, align 4
  br label %74

74:                                               ; preds = %72, %68, %6, %1
  %75 = phi i32 [ %73, %72 ], [ 0, %68 ], [ -22, %1 ], [ -12, %6 ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %2) #12
  ret i32 %75
}

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define internal i32 @tegra30_ahub_remove(ptr noundef %0) #0 {
  %2 = getelementptr inbounds %struct.platform_device, ptr %0, i32 0, i32 3
  tail call void @__pm_runtime_disable(ptr noundef %2, i1 noundef zeroext true) #12
  store ptr null, ptr @ahub, align 4
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @of_device_get_match_data(ptr noundef) local_unnamed_addr #2

; Function Attrs: argmemonly nofree nounwind willreturn
declare void @llvm.memcpy.p0.p0.i32(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i32, i1 immarg) #6

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @devm_clk_bulk_get(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #7

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_platform_get_and_ioremap_resource(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @__devm_regmap_init_mmio_clk(ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @regcache_cache_only(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_platform_ioremap_resource(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @pm_runtime_enable(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @of_platform_populate(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local noalias ptr @devm_kmalloc(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__devm_reset_control_bulk_get(ptr noundef, i32 noundef, ptr noundef, i1 noundef zeroext, i1 noundef zeroext, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: mustprogress nofree nosync nounwind null_pointer_is_valid readnone sspstrong willreturn uwtable(sync)
define internal zeroext i1 @tegra30_ahub_apbif_wr_rd_reg(ptr nocapture noundef readnone %0, i32 noundef %1) #8 {
  %3 = add i32 %1, -128
  %4 = tail call i32 @llvm.fshl.i32(i32 %3, i32 %3, i32 30)
  switch i32 %4, label %5 [
    i32 0, label %58
    i32 1, label %58
    i32 2, label %58
    i32 3, label %58
    i32 10, label %58
    i32 12, label %58
    i32 13, label %58
    i32 15, label %58
    i32 16, label %58
    i32 18, label %58
    i32 19, label %58
    i32 21, label %58
    i32 22, label %58
    i32 24, label %58
    i32 25, label %58
    i32 27, label %58
    i32 28, label %58
    i32 30, label %58
    i32 31, label %58
    i32 32, label %58
    i32 33, label %58
  ]

5:                                                ; preds = %2
  %6 = icmp ult i32 %1, 125
  %7 = and i32 %1, 31
  %8 = icmp eq i32 %7, 0
  %9 = and i1 %6, %8
  br i1 %9, label %58, label %10

10:                                               ; preds = %5
  %11 = add i32 %1, -4
  %12 = icmp ult i32 %11, 125
  br i1 %12, label %13, label %17

13:                                               ; preds = %10
  %14 = add nuw nsw i32 %1, 28
  %15 = and i32 %14, 31
  %16 = icmp eq i32 %15, 0
  br i1 %16, label %58, label %17

17:                                               ; preds = %13, %10
  %18 = add i32 %1, -8
  %19 = icmp ult i32 %18, 125
  br i1 %19, label %20, label %24

20:                                               ; preds = %17
  %21 = add nuw nsw i32 %1, 24
  %22 = and i32 %21, 31
  %23 = icmp eq i32 %22, 0
  br i1 %23, label %58, label %24

24:                                               ; preds = %20, %17
  %25 = add i32 %1, -12
  %26 = icmp ult i32 %25, 125
  br i1 %26, label %27, label %31

27:                                               ; preds = %24
  %28 = add nuw nsw i32 %1, 20
  %29 = and i32 %28, 31
  %30 = icmp eq i32 %29, 0
  br i1 %30, label %58, label %31

31:                                               ; preds = %27, %24
  %32 = add i32 %1, -16
  %33 = icmp ult i32 %32, 125
  br i1 %33, label %34, label %38

34:                                               ; preds = %31
  %35 = add nuw nsw i32 %1, 16
  %36 = and i32 %35, 31
  %37 = icmp eq i32 %36, 0
  br i1 %37, label %58, label %38

38:                                               ; preds = %34, %31
  %39 = add i32 %1, -20
  %40 = icmp ult i32 %39, 125
  br i1 %40, label %41, label %45

41:                                               ; preds = %38
  %42 = add nuw nsw i32 %1, 12
  %43 = and i32 %42, 31
  %44 = icmp eq i32 %43, 0
  br i1 %44, label %58, label %45

45:                                               ; preds = %41, %38
  %46 = add i32 %1, -24
  %47 = icmp ult i32 %46, 125
  br i1 %47, label %48, label %52

48:                                               ; preds = %45
  %49 = add nuw nsw i32 %1, 8
  %50 = and i32 %49, 31
  %51 = icmp eq i32 %50, 0
  br i1 %51, label %58, label %52

52:                                               ; preds = %48, %45
  %53 = add i32 %1, -144
  %54 = icmp ult i32 %53, 21
  %55 = and i32 %1, 7
  %56 = icmp eq i32 %55, 0
  %57 = and i1 %54, %56
  br label %58

58:                                               ; preds = %52, %48, %41, %34, %27, %20, %13, %5, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2
  %59 = phi i1 [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %5 ], [ true, %48 ], [ true, %41 ], [ true, %34 ], [ true, %27 ], [ true, %20 ], [ true, %13 ], [ %57, %52 ]
  ret i1 %59
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sspstrong willreturn uwtable(sync)
define internal zeroext i1 @tegra30_ahub_apbif_volatile_reg(ptr nocapture noundef readnone %0, i32 noundef %1) #9 {
  switch i32 %1, label %3 [
    i32 128, label %37
    i32 132, label %37
    i32 136, label %37
    i32 140, label %37
    i32 168, label %37
    i32 200, label %37
    i32 204, label %37
    i32 212, label %37
    i32 216, label %37
    i32 248, label %37
    i32 252, label %37
    i32 256, label %37
    i32 260, label %37
  ]

3:                                                ; preds = %2
  %4 = add i32 %1, -4
  %5 = icmp ult i32 %4, 125
  br i1 %5, label %6, label %10

6:                                                ; preds = %3
  %7 = add nuw nsw i32 %1, 28
  %8 = and i32 %7, 31
  %9 = icmp eq i32 %8, 0
  br i1 %9, label %37, label %10

10:                                               ; preds = %6, %3
  %11 = add i32 %1, -8
  %12 = icmp ult i32 %11, 125
  br i1 %12, label %13, label %17

13:                                               ; preds = %10
  %14 = add nuw nsw i32 %1, 24
  %15 = and i32 %14, 31
  %16 = icmp eq i32 %15, 0
  br i1 %16, label %37, label %17

17:                                               ; preds = %13, %10
  %18 = add i32 %1, -12
  %19 = icmp ult i32 %18, 125
  br i1 %19, label %20, label %24

20:                                               ; preds = %17
  %21 = add nuw nsw i32 %1, 20
  %22 = and i32 %21, 31
  %23 = icmp eq i32 %22, 0
  br i1 %23, label %37, label %24

24:                                               ; preds = %20, %17
  %25 = add i32 %1, -16
  %26 = icmp ult i32 %25, 125
  br i1 %26, label %27, label %31

27:                                               ; preds = %24
  %28 = add nuw nsw i32 %1, 16
  %29 = and i32 %28, 31
  %30 = icmp eq i32 %29, 0
  br i1 %30, label %37, label %31

31:                                               ; preds = %27, %24
  %32 = add i32 %1, -144
  %33 = icmp ult i32 %32, 21
  %34 = and i32 %1, 7
  %35 = icmp eq i32 %34, 0
  %36 = and i1 %33, %35
  br label %37

37:                                               ; preds = %31, %27, %20, %13, %6, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2, %2
  %38 = phi i1 [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %2 ], [ true, %27 ], [ true, %20 ], [ true, %13 ], [ true, %6 ], [ %36, %31 ]
  ret i1 %38
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sspstrong willreturn uwtable(sync)
define internal zeroext i1 @tegra30_ahub_apbif_precious_reg(ptr nocapture noundef readnone %0, i32 noundef %1) #9 {
  %3 = add i32 %1, -12
  %4 = icmp ult i32 %3, 125
  br i1 %4, label %5, label %9

5:                                                ; preds = %2
  %6 = add nuw nsw i32 %1, 20
  %7 = and i32 %6, 31
  %8 = icmp eq i32 %7, 0
  br i1 %8, label %17, label %9

9:                                                ; preds = %5, %2
  %10 = add i32 %1, -16
  %11 = icmp ult i32 %10, 125
  br i1 %11, label %12, label %16

12:                                               ; preds = %9
  %13 = add nuw nsw i32 %1, 16
  %14 = and i32 %13, 31
  %15 = icmp eq i32 %14, 0
  br i1 %15, label %17, label %16

16:                                               ; preds = %12, %9
  br label %17

17:                                               ; preds = %16, %12, %5
  %18 = phi i1 [ false, %16 ], [ true, %12 ], [ true, %5 ]
  ret i1 %18
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sspstrong willreturn uwtable(sync)
define internal zeroext i1 @tegra30_ahub_ahub_wr_rd_reg(ptr nocapture noundef readnone %0, i32 noundef %1) #9 {
  %3 = icmp ult i32 %1, 65
  %4 = and i32 %1, 3
  %5 = icmp eq i32 %4, 0
  %6 = and i1 %3, %5
  ret i1 %6
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__pm_runtime_disable(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pm_runtime_force_suspend(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pm_runtime_force_resume(ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define internal i32 @tegra30_ahub_runtime_suspend(ptr nocapture noundef readnone %0) #0 {
  %2 = load ptr, ptr @ahub, align 4
  %3 = getelementptr inbounds %struct.tegra30_ahub, ptr %2, i32 0, i32 7
  %4 = load ptr, ptr %3, align 4
  tail call void @regcache_cache_only(ptr noundef %4, i1 noundef zeroext true) #12
  %5 = load ptr, ptr @ahub, align 4
  %6 = getelementptr inbounds %struct.tegra30_ahub, ptr %5, i32 0, i32 8
  %7 = load ptr, ptr %6, align 4
  tail call void @regcache_cache_only(ptr noundef %7, i1 noundef zeroext true) #12
  %8 = load ptr, ptr @ahub, align 4
  %9 = getelementptr inbounds %struct.tegra30_ahub, ptr %8, i32 0, i32 5
  %10 = load i32, ptr %9, align 4
  %11 = getelementptr inbounds %struct.tegra30_ahub, ptr %8, i32 0, i32 4
  tail call void @clk_bulk_disable(i32 noundef %10, ptr noundef %11) #12
  tail call void @clk_bulk_unprepare(i32 noundef %10, ptr noundef %11) #12
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define internal i32 @tegra30_ahub_runtime_resume(ptr nocapture noundef readnone %0) #0 {
  %2 = load ptr, ptr @ahub, align 4
  %3 = getelementptr inbounds %struct.tegra30_ahub, ptr %2, i32 0, i32 3
  %4 = load i32, ptr %3, align 4
  %5 = getelementptr inbounds %struct.tegra30_ahub, ptr %2, i32 0, i32 2
  %6 = tail call i32 @reset_control_bulk_assert(i32 noundef %4, ptr noundef %5) #12
  %7 = icmp eq i32 %6, 0
  br i1 %7, label %8, label %56

8:                                                ; preds = %1
  %9 = load ptr, ptr @ahub, align 4
  %10 = getelementptr inbounds %struct.tegra30_ahub, ptr %9, i32 0, i32 5
  %11 = load i32, ptr %10, align 4
  %12 = getelementptr inbounds %struct.tegra30_ahub, ptr %9, i32 0, i32 4
  %13 = tail call i32 @clk_bulk_prepare(i32 noundef %11, ptr noundef %12) #12
  %14 = icmp eq i32 %13, 0
  br i1 %14, label %15, label %56

15:                                               ; preds = %8
  %16 = tail call i32 @clk_bulk_enable(i32 noundef %11, ptr noundef %12) #12
  %17 = icmp eq i32 %16, 0
  br i1 %17, label %19, label %18

18:                                               ; preds = %15
  tail call void @clk_bulk_unprepare(i32 noundef %11, ptr noundef %12) #12
  br label %56

19:                                               ; preds = %15
  tail call void @usleep_range_state(i32 noundef 10, i32 noundef 100, i32 noundef 2) #12
  %20 = load ptr, ptr @ahub, align 4
  %21 = getelementptr inbounds %struct.tegra30_ahub, ptr %20, i32 0, i32 3
  %22 = load i32, ptr %21, align 4
  %23 = getelementptr inbounds %struct.tegra30_ahub, ptr %20, i32 0, i32 2
  %24 = tail call i32 @reset_control_bulk_deassert(i32 noundef %22, ptr noundef %23) #12
  %25 = icmp eq i32 %24, 0
  br i1 %25, label %26, label %50

26:                                               ; preds = %19
  %27 = load ptr, ptr @ahub, align 4
  %28 = getelementptr inbounds %struct.tegra30_ahub, ptr %27, i32 0, i32 7
  %29 = load ptr, ptr %28, align 4
  tail call void @regcache_cache_only(ptr noundef %29, i1 noundef zeroext false) #12
  %30 = load ptr, ptr @ahub, align 4
  %31 = getelementptr inbounds %struct.tegra30_ahub, ptr %30, i32 0, i32 8
  %32 = load ptr, ptr %31, align 4
  tail call void @regcache_cache_only(ptr noundef %32, i1 noundef zeroext false) #12
  %33 = load ptr, ptr @ahub, align 4
  %34 = getelementptr inbounds %struct.tegra30_ahub, ptr %33, i32 0, i32 7
  %35 = load ptr, ptr %34, align 4
  tail call void @regcache_mark_dirty(ptr noundef %35) #12
  %36 = load ptr, ptr @ahub, align 4
  %37 = getelementptr inbounds %struct.tegra30_ahub, ptr %36, i32 0, i32 8
  %38 = load ptr, ptr %37, align 4
  tail call void @regcache_mark_dirty(ptr noundef %38) #12
  %39 = load ptr, ptr @ahub, align 4
  %40 = getelementptr inbounds %struct.tegra30_ahub, ptr %39, i32 0, i32 7
  %41 = load ptr, ptr %40, align 4
  %42 = tail call i32 @regcache_sync(ptr noundef %41) #12
  %43 = icmp eq i32 %42, 0
  br i1 %43, label %44, label %50

44:                                               ; preds = %26
  %45 = load ptr, ptr @ahub, align 4
  %46 = getelementptr inbounds %struct.tegra30_ahub, ptr %45, i32 0, i32 8
  %47 = load ptr, ptr %46, align 4
  %48 = tail call i32 @regcache_sync(ptr noundef %47) #12
  %49 = icmp eq i32 %48, 0
  br i1 %49, label %56, label %50

50:                                               ; preds = %44, %26, %19
  %51 = phi i32 [ %24, %19 ], [ %42, %26 ], [ %48, %44 ]
  %52 = load ptr, ptr @ahub, align 4
  %53 = getelementptr inbounds %struct.tegra30_ahub, ptr %52, i32 0, i32 5
  %54 = load i32, ptr %53, align 4
  %55 = getelementptr inbounds %struct.tegra30_ahub, ptr %52, i32 0, i32 4
  tail call void @clk_bulk_disable(i32 noundef %54, ptr noundef %55) #12
  tail call void @clk_bulk_unprepare(i32 noundef %54, ptr noundef %55) #12
  br label %56

56:                                               ; preds = %50, %44, %18, %8, %1
  %57 = phi i32 [ %51, %50 ], [ %6, %1 ], [ 0, %44 ], [ %16, %18 ], [ %13, %8 ]
  ret i32 %57
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @clk_bulk_disable(i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @clk_bulk_unprepare(i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @reset_control_bulk_assert(i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @reset_control_bulk_deassert(i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @regcache_mark_dirty(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @regcache_sync(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_bulk_prepare(i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_bulk_enable(i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @usleep_range_state(i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @platform_driver_unregister(ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.fshl.i32(i32, i32, i32) #10

; Function Attrs: argmemonly nofree nounwind willreturn writeonly
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #11

attributes #0 = { nounwind null_pointer_is_valid sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { nofree nounwind null_pointer_is_valid "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sspstrong willreturn uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #6 = { argmemonly nofree nounwind willreturn }
attributes #7 = { cold null_pointer_is_valid "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #8 = { mustprogress nofree nosync nounwind null_pointer_is_valid readnone sspstrong willreturn uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #9 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sspstrong willreturn uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #10 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #11 = { argmemonly nofree nounwind willreturn writeonly }
attributes #12 = { nounwind }
attributes #13 = { cold nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4, !5, !6}
!llvm.ident = !{!7}

!0 = !{i32 1, !"wchar_size", i32 2}
!1 = !{i32 1, !"min_enum_size", i32 4}
!2 = !{i32 8, !"branch-target-enforcement", i32 0}
!3 = !{i32 8, !"sign-return-address", i32 0}
!4 = !{i32 8, !"sign-return-address-all", i32 0}
!5 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!6 = !{i32 7, !"uwtable", i32 1}
!7 = !{!"clang version 15.0.0 (/llk/llvm-project-main/clang 126a1f78513fb688819156df98cf7ea83b5e8c18)"}
!8 = !{!"auto-init"}
