// Seed: 774233108
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  reg id_3;
  if (1) tri0 id_4;
  else begin
    always begin
      id_3 <= 1'b0;
    end
  end
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
  assign id_4 = 1;
  logic [7:0] id_5;
  assign id_5[1] = id_1;
endmodule
