// Seed: 1455211078
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  assign id_3 = id_1;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input wire id_2,
    input tri id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri id_7,
    input uwire id_8,
    input wire id_9,
    inout supply0 id_10,
    input tri id_11
);
  wire id_13;
  wire  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ;
  module_0(
      id_4, id_7
  );
endmodule
