
---------- Begin Simulation Statistics ----------
final_tick                               14080869506196                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67792                       # Simulator instruction rate (inst/s)
host_mem_usage                               17296280                       # Number of bytes of host memory used
host_op_rate                                    74618                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14740.95                       # Real time elapsed on the host
host_tick_rate                               24545015                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999312218                       # Number of instructions simulated
sim_ops                                    1099945727                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.361817                       # Number of seconds simulated
sim_ticks                                361816910910                       # Number of ticks simulated
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12650887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops      4659176                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     21953827                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops      4659176                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu0.num_fp_insts                           20                       # number of float instructions
system.cpu0.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu0.num_int_insts                           8                       # number of integer instructions
system.cpu0.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                            8                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12641762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops      4651303                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     21937684                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops      4651303                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12663541                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops      4665087                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     21975657                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops      4665087                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu2.num_int_insts                           8                       # number of integer instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        20                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         19                       # Number of instructions committed
system.cpu3.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12663653                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops      4656051                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     21975789                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops      4656051                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu3.num_fp_insts                           20                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu3.num_int_insts                           8                       # number of integer instructions
system.cpu3.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          7                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        20                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     38830705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       77236009                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22493861                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45053069                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          9291208                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         4421449                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249733784                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            274882858                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.350782                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.350782                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        454592572                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       205885276                       # number of floating regfile writes
system.switch_cpus0.idleCycles                   8228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         6478                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         1660004                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.328634                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           191170514                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          31277508                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      177956731                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77911781                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          326                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     31334490                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    275172414                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    159893006                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1416                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    357072911                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1813830                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    324732742                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          7494                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    327041786                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2158                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         6084                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        377487123                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            275032308                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.532308                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        200939328                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.253127                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             275033202                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       418352816                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       36210507                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.229844                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.229844                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     40297537     11.29%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        37219      0.01%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     77197534     21.62%     32.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      1486740      0.42%     33.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     46883759     13.13%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     46.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     53399034     14.95%     61.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       129159      0.04%     61.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead    106494896     29.82%     91.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     31148449      8.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     357074327                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      320449055                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    607030796                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    237033113                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    237339396                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           44081752                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.123453                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         490446      1.11%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      5070175     11.50%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      5188694     11.77%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      10189454     23.11%     47.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24806      0.06%     47.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead     21438354     48.63%     96.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      1679823      3.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      80707024                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1237728895                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     37999195                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     38124680                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         275172414                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        357074327                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       289504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued          274                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       469208                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1086529011                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.328638                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.251428                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    996676116     91.73%     91.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14728366      1.36%     93.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11676423      1.07%     94.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6904955      0.64%     94.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     27089195      2.49%     97.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      7931138      0.73%     98.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7468989      0.69%     98.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      6978786      0.64%     99.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      7075043      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1086529011                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.328635                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      2728713                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       990511                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77911781                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     31334490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      199798727                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1086537239                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          9284693                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         4418161                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249578820                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            274712304                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      4.353483                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                4.353483                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        454314776                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       205759089                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   9023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         6474                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         1658863                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.327095                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           189600966                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          31257053                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      171631474                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77862554                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          330                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     31313308                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    275000187                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    158343913                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1597                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    355401421                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1762962                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    329394420                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          7497                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    331648604                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2159                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         6081                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect          393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        376905859                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            274860523                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.532591                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        200736520                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.252969                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             274861547                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       415189133                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       36186635                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.229701                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.229701                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     40271898     11.33%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        37223      0.01%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     11.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     77150556     21.71%     33.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     33.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     33.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     33.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      1485813      0.42%     33.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     46855353     13.18%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     46.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     52877764     14.88%     61.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       129164      0.04%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead    105467249     29.68%     91.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     31127998      8.76%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     355403018                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      318985465                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    604428658                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    236886431                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    237190681                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           43615057                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.122720                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         489041      1.12%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      5069783     11.62%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      5200079     11.92%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     24.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      10048922     23.04%     47.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        23609      0.05%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead     21102283     48.38%     96.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      1681340      3.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      80032610                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1236521093                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     37974092                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     38099548                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         275000187                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        355403018                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       287883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued          442                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       467607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1086528216                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.327100                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.249371                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    997123865     91.77%     91.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14714622      1.35%     93.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11619919      1.07%     94.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6904212      0.64%     94.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     26698794      2.46%     97.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7973455      0.73%     98.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7460764      0.69%     98.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      6951793      0.64%     99.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      7080792      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1086528216                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.327097                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      2698187                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       989156                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77862554                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     31313308                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      198223851                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1086537239                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          9300636                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         4425857                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249999538                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            275174989                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      4.346157                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                4.346157                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        455081638                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       206105794                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   9363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         6483                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         1661672                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.327917                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           190213347                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          31309860                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      174084977                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77993679                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          285                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     31366835                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    275464631                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    158903487                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts         1368                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    356293555                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1798683                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    324345311                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          7495                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    326642425                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2150                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         6089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        378043503                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            275324190                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.532126                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        201166613                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.253396                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             275325051                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       416475307                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       36247818                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.230088                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.230088                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     40339915     11.32%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     11.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        37233      0.01%     11.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     11.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     11.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     11.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     11.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     11.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     11.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     77280847     21.69%     33.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     33.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     33.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     33.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      1488384      0.42%     33.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     46934192     13.17%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     46.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     52869209     14.84%     61.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       129147      0.04%     61.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead    106035197     29.76%     91.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     31180799      8.75%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     356294923                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      319979243                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    606294293                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    237286003                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    237592449                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           43696029                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.122640                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         491026      1.12%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      5074792     11.61%     12.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      5200567     11.90%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      10006888     22.90%     47.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        24747      0.06%     47.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead     21239592     48.61%     96.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      1658417      3.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      80011709                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1236519804                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     38038187                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     38163857                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         275464631                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        356294923                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       289525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued          346                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       470193                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1086527876                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.327921                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.250930                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    996952855     91.76%     91.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14688714      1.35%     93.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11646636      1.07%     94.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6872260      0.63%     94.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     26873947      2.47%     97.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      7936642      0.73%     98.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7481988      0.69%     98.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6973441      0.64%     99.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      7101393      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1086527876                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.327918                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      2742624                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       992778                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77993679                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     31366835                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      198850412                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1086537239                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads          9300628                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes         4425855                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            275175496                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      4.346149                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                4.346149                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        455082582                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       206106290                       # number of floating regfile writes
system.switch_cpus3.idleCycles                   9310                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts         6484                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         1661671                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.328896                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           191277497                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          31310004                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      181808136                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77993791                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          306                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     31366842                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    275464856                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    159967493                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1440                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    357357965                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1832695                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    325998524                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles          7501                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    328327316                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2164                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         6090                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        377877410                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            275324706                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.532316                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        201150292                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.253396                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             275325663                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       418603599                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       36247791                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.230089                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.230089                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     40339941     11.29%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        37225      0.01%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     77280986     21.63%     32.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1488387      0.42%     33.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     46934301     13.13%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     46.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     53340281     14.93%     61.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       129146      0.04%     61.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead    106628193     29.84%     91.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     31180948      8.73%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     357359408                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      320764761                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    607673244                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    237286630                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    237592596                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           44032976                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.123218                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         491019      1.12%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      5074686     11.52%     12.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      5190634     11.79%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     24.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      10152144     23.06%     47.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        24349      0.06%     47.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead     21431643     48.67%     96.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      1668501      3.79%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      80627623                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1237606837                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     38038076                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     38163747                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         275464856                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        357359408                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       289323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued          363                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined       469502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1086527929                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.328900                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.251969                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    996592634     91.72%     91.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14750976      1.36%     93.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11711168      1.08%     94.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6896533      0.63%     94.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27114392      2.50%     97.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7910052      0.73%     98.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7466896      0.69%     98.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6994931      0.64%     99.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      7090347      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1086527929                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.328898                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      2731394                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       991030                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77993791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     31366842                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      199914543                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1086537239                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     64976006                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        64976007                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     67644406                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67644407                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11414516                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11414523                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     28996516                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28996523                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1331729602298                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1331729602298                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1331729602298                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1331729602298                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     76390522                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     76390530                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     96640922                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     96640930                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.875000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.149423                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.149423                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.875000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.300044                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.300044                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 116669.826587                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116669.755039                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 45927.228026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45927.216939                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    392769266                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5420174                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    72.464328                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9301659                       # number of writebacks
system.cpu0.dcache.writebacks::total          9301659                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      7309170                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7309170                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      7309170                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7309170                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      4105346                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4105346                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12648194                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12648194                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 130931820636                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 130931820636                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 4007676908589                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 4007676908589                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.053742                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053742                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.130878                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.130878                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 31893.005032                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31893.005032                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 316857.640592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 316857.640592                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9301659                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     38272630                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38272631                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            6                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6848129                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6848135                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1146619023543                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1146619023543                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     45120759                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     45120766                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.857143                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.151773                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.151773                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 167435.371551                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 167435.224852                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      6778891                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6778891                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data        69238                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        69238                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  16001499483                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16001499483                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.001535                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001535                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 231108.632297                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 231108.632297                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     26703376                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      26703376                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      4566387                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4566388                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 185110578755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 185110578755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     31269763                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     31269764                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.146032                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.146032                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 40537.645792                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40537.636915                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       530279                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       530279                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      4036108                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4036108                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 114930321153                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 114930321153                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.129074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.129074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 28475.531664                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28475.531664                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      2668400                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2668400                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data     17582000                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total     17582000                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data     20250400                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total     20250400                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.868230                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.868230                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data      8542848                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total      8542848                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 3876745087953                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 3876745087953                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.421861                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.421861                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 453800.077908                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 453800.077908                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.985762                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           80292594                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9302171                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.631597                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.019017                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.966744                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000037                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        782429611                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       782429611                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     21889664                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21889691                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     21889664                       # number of overall hits
system.cpu0.icache.overall_hits::total       21889691                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      6327666                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6327666                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      6327666                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6327666                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     21889717                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21889746                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     21889717                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21889746                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.068966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.068966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 119389.924528                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 115048.472727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 119389.924528                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 115048.472727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      6310017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6310017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      6310017                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6310017                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 119056.924528                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 119056.924528                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 119056.924528                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 119056.924528                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     21889664                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21889691                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      6327666                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6327666                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     21889717                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21889746                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 119389.924528                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 115048.472727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      6310017                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6310017                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 119056.924528                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 119056.924528                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           52.601102                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21889746                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         397995.381818                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    50.601102                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.098830                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.102737                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        175118023                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       175118023                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        8612133                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty     15782138                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      7478145                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq      3346016                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp      3346016                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        690093                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       690093                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      8612147                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     34598047                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           34598157                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1190645120                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1190648640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     13958624                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              893351936                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      26608190                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.175103                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.380055                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            21949014     82.49%     82.49% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1             4659176     17.51%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        26608190                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     13506708033                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    10407085164                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data         1688                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           1688                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data         1688                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          1688                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      9300490                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      9300552                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      9300490                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      9300552                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      6274386                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 3983340329982                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 3983346604368                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      6274386                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 3983340329982                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 3983346604368                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           53                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      9302178                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      9302240                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           53                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      9302178                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      9302240                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.999819                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.999819                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.999819                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.999819                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 118384.641509                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 428293.598507                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 428291.418011                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 118384.641509                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 428293.598507                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 428291.418011                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     13958624                       # number of writebacks
system.cpu0.l2cache.writebacks::total        13958624                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      9300490                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      9300543                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      9300490                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      9300543                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      6256737                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 3980243271474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 3980249528211                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      6256737                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 3980243271474                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 3980249528211                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.999819                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.999818                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.999819                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.999818                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 118051.641509                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 427960.599009                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 427958.832964                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 118051.641509                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 427960.599009                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 427958.832964                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             13958624                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      7891658                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      7891658                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      7891658                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      7891658                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1410001                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1410001                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1410001                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1410001                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data      3346016                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total      3346016                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data      3346016                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total      3346016                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data          735                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          735                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       689357                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       689358                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  99195000705                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  99195000705                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       690092                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       690093                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.998935                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.998935                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 143894.964010                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 143894.755272                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       689357                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       689357                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  98965444824                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  98965444824                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.998935                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.998933                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 143561.964010                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 143561.964010                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data          953                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total          953                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      8611133                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      8611194                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      6274386                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 3884145329277                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 3884151603663                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      8612086                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      8612147                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.999889                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.999889                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 118384.641509                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 451060.891671                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 451058.425076                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      8611133                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      8611186                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      6256737                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 3881277826650                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 3881284083387                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999888                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 118051.641509                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 450727.892212                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 450725.844661                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1081.953081                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          21949901                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        13959709                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.572375                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   261.585487                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000595                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    50.601102                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   767.765898                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.063864                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.012354                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.187443                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.264149                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1085                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          338                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          686                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.264893                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       365158349                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      365158349                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052605286                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 361816900910                       # Cumulative time (in ticks) in various power states
system.cpu0.thread15495.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread15495.numOps                      0                       # Number of Ops committed
system.cpu0.thread15495.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     64866951                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        64866952                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     67546165                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67546166                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     11374919                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11374926                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     28933109                       # number of overall misses
system.cpu1.dcache.overall_misses::total     28933116                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1317650007749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1317650007749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1317650007749                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1317650007749                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     76241870                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     76241878                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     96479274                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     96479282                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.875000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.149195                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.149195                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.875000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.299889                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.299889                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 115838.188188                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115838.116903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 45541.251987                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45541.240969                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    381218635                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5358000                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.149428                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      9294735                       # number of writebacks
system.cpu1.dcache.writebacks::total          9294735                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      7273283                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7273283                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      7273283                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7273283                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      4101636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4101636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12639253                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12639253                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 138682846936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 138682846936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 3917869592554                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3917869592554                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.053798                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053798                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.131005                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.131005                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 33811.592968                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33811.592968                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 309976.356400                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 309976.356400                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9294735                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     38162209                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38162210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            6                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6830210                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6830216                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1128006115749                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1128006115749                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     44992419                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     44992426                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.857143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.151808                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151808                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 165149.551148                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 165149.406073                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      6761124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6761124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        69086                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        69086                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  17455908618                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17455908618                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.001536                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001536                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 252669.261761                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 252669.261761                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     26704742                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      26704742                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      4544709                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4544710                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 189643892000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 189643892000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     31249451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     31249452                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.145433                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.145433                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 41728.500549                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41728.491367                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       512159                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       512159                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      4032550                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4032550                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 121226938318                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 121226938318                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.129044                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.129044                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 30062.104207                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30062.104207                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      2679214                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      2679214                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data     17558190                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total     17558190                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     20237404                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     20237404                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.867611                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.867611                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      8537617                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      8537617                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 3779186745618                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 3779186745618                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.421873                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.421873                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 442651.239288                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 442651.239288                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.985847                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           80185425                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9295247                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.626497                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.019037                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.966810                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000037                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999935                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        781129503                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       781129503                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     21875706                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21875733                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     21875706                       # number of overall hits
system.cpu1.icache.overall_hits::total       21875733                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      6129864                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6129864                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      6129864                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6129864                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     21875759                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21875788                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     21875759                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21875788                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 115657.811321                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 111452.072727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 115657.811321                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 111452.072727                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      6112215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6112215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      6112215                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6112215                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 115324.811321                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 115324.811321                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 115324.811321                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 115324.811321                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     21875706                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21875733                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      6129864                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6129864                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     21875759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21875788                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 115657.811321                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 111452.072727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      6112215                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6112215                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 115324.811321                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 115324.811321                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           52.600250                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21875788                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         397741.600000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    50.600250                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.098829                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.102735                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        175006359                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       175006359                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        8606764                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty     15770113                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      7468183                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq      3344012                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp      3344012                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        688539                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       688538                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      8606764                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     34573254                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           34573364                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1189758848                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1189762368                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     13943561                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              892387904                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      26584073                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.174966                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.379938                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            21932770     82.50%     82.50% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1             4651303     17.50%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        26584073                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     13496623151                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    10399500756                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data         1952                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           1952                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data         1952                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          1952                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      9293289                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      9293351                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      9293289                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      9293351                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      6076584                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 3893506368997                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 3893512445581                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      6076584                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 3893506368997                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 3893512445581                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      9295241                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      9295303                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      9295241                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      9295303                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.999790                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.999790                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.999790                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.999790                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 114652.528302                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 418958.924983                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 418956.783789                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 114652.528302                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 418958.924983                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 418956.783789                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     13943561                       # number of writebacks
system.cpu1.l2cache.writebacks::total        13943561                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      9293289                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      9293342                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      9293289                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      9293342                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      6058935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 3890411704093                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 3890417763028                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      6058935                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 3890411704093                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 3890417763028                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.999790                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.999789                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.999790                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.999789                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 114319.528302                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 418625.925019                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 418624.189557                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 114319.528302                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 418625.925019                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 418624.189557                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             13943561                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      7885778                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      7885778                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      7885778                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      7885778                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1408957                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1408957                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1408957                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1408957                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data      3344012                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total      3344012                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data      3344012                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total      3344012                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1003                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1003                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       687535                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       687536                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 105509063322                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 105509063322                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       688538                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       688539                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.998543                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.998543                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 153459.915964                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 153459.692761                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       687535                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       687535                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 105280114500                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 105280114500                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.998543                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.998542                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 153126.916448                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 153126.916448                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data          949                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total          949                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      8605754                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      8605815                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      6076584                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 3787997305675                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 3788003382259                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      8606703                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      8606764                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 114652.528302                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 440170.298346                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 440167.884420                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      8605754                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      8605807                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6058935                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 3785131589593                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 3785137648528                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 114319.528302                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 439837.298346                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 439835.293602                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1074.352684                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          21934049                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        13944639                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.572938                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   268.427690                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     5.000177                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    37.601389                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   761.323427                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.065534                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.001221                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.009180                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.185870                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.262293                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1078                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          679                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.263184                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       364889439                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      364889439                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052605286                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 361816900910                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32265.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32265.numOps                      0                       # Number of Ops committed
system.cpu1.thread32265.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     65079649                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        65079650                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67749381                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67749382                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     11442727                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11442734                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     29044710                       # number of overall misses
system.cpu2.dcache.overall_misses::total     29044717                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1364563557334                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1364563557334                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1364563557334                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1364563557334                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     76522376                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     76522384                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     96794091                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     96794099                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.875000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149534                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149534                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.875000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.300067                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.300067                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 119251.604738                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 119251.531787                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 46981.483283                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46981.471960                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    382504422                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          5384228                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.041646                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9310868                       # number of writebacks
system.cpu2.dcache.writebacks::total          9310868                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      7333666                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7333666                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      7333666                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7333666                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      4109061                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4109061                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12660969                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12660969                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 131419560216                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 131419560216                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 3996247676403                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 3996247676403                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.053698                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053698                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.130803                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.130803                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 31982.869131                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 31982.869131                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 315635.215314                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 315635.215314                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9310868                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     38358690                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       38358691                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            6                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      6861395                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6861401                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1176906255327                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1176906255327                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     45220085                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     45220092                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.857143                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.151733                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.151733                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 171525.798373                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 171525.648381                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      6792146                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6792146                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data        69249                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        69249                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  16163181639                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16163181639                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.001531                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.001531                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 233406.715462                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 233406.715462                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     26720959                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      26720959                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4581332                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4581333                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 187657302007                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 187657302007                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     31302291                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     31302292                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.146358                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.146358                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 40961.297284                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 40961.288343                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       541520                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       541520                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4039812                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4039812                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 115256378577                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 115256378577                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 28530.134218                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28530.134218                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      2669732                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      2669732                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data     17601983                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total     17601983                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data     20271715                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total     20271715                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.868303                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.868303                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data      8551908                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total      8551908                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 3864828116187                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 3864828116187                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.421864                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.421864                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 451925.829439                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 451925.829439                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.985926                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           80410347                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9311380                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.635707                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.019026                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.966900                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000037                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999935                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          374                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783664172                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783664172                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     21912695                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21912722                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     21912695                       # number of overall hits
system.cpu2.icache.overall_hits::total       21912722                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      6196797                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6196797                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      6196797                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6196797                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           29                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     21912748                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     21912777                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           29                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     21912748                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     21912777                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.068966                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.068966                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 116920.698113                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 112669.036364                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 116920.698113                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 112669.036364                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      6179148                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6179148                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      6179148                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6179148                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 116587.698113                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 116587.698113                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 116587.698113                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 116587.698113                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     21912695                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21912722                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      6196797                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6196797                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     21912748                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     21912777                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 116920.698113                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 112669.036364                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      6179148                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6179148                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 116587.698113                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 116587.698113                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           52.601203                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21912777                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         398414.127273                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    50.601203                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.098830                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.102737                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        175302271                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       175302271                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        8621208                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty     15797762                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7486851                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq      3349585                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp      3349585                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        690228                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       690228                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      8621218                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     34632810                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           34632920                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1191823936                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1191827456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     13973745                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              894319680                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      26636000                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.175142                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.380089                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            21970913     82.49%     82.49% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1             4665087     17.51%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        26636000                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     13520047981                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    10417474431                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data         1687                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           1687                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data         1687                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          1687                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      9309697                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      9309759                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      9309697                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      9309759                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      6143517                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 3971882285585                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 3971888429102                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      6143517                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 3971882285585                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 3971888429102                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      9311384                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      9311446                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      9311384                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      9311446                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.999819                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.999819                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.999819                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.999819                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 115915.415094                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 426639.265014                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 426637.083635                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 115915.415094                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 426639.265014                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 426637.083635                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     13973745                       # number of writebacks
system.cpu2.l2cache.writebacks::total        13973745                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      9309697                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      9309750                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      9309697                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      9309750                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      6125868                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 3968782159814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 3968788285682                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      6125868                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 3968782159814                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 3968788285682                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.999819                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.999818                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.999819                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.999818                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 115582.415094                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 426306.265372                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 426304.496435                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 115582.415094                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 426306.265372                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 426304.496435                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             13973745                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      7899468                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      7899468                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      7899468                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      7899468                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1411400                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1411400                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1411400                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1411400                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data      3349585                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total      3349585                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data      3349585                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total      3349585                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          735                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          735                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       689492                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       689493                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  99515140243                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  99515140243                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       690227                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       690228                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.998935                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.998935                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 144331.102091                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 144330.892762                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       689492                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       689492                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  99285539407                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  99285539407                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.998935                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.998934                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 143998.102091                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 143998.102091                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data          952                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total          952                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      8620205                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      8620266                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      6143517                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 3872367145342                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 3872373288859                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      8621157                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      8621218                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 115915.415094                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 449219.843999                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 449217.377846                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      8620205                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      8620258                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      6125868                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 3869496620407                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 3869502746275                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 115582.415094                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 448886.844386                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 448884.795127                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1081.953126                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          21971889                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        13974830                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.572247                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   260.799069                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000598                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    50.601203                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   768.552256                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.063672                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.012354                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.187635                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.264149                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1085                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          552                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          472                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.264893                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       365525214                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      365525214                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052605286                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 361816900910                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32265.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32265.numOps                      0                       # Number of Ops committed
system.cpu2.thread32265.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     65045888                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        65045889                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67718641                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67718642                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            7                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     11417711                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11417718                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            7                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     29016669                       # number of overall misses
system.cpu3.dcache.overall_misses::total     29016676                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 1319184086864                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1319184086864                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 1319184086864                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1319184086864                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            8                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     76463599                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     76463607                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     96735310                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     96735318                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.875000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.149322                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.149322                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.875000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.299959                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.299959                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 115538.402300                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115538.331466                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 45462.974639                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45462.963672                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    394865347                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          5406762                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    73.031760                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      9310876                       # number of writebacks
system.cpu3.dcache.writebacks::total          9310876                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      7308650                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7308650                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      7308650                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7308650                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      4109061                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4109061                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12660982                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12660982                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 132408362385                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 132408362385                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 3995951644026                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 3995951644026                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.053739                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053739                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.130883                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.130883                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 32223.508579                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 32223.508579                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 315611.509757                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 315611.509757                       # average overall mshr miss latency
system.cpu3.dcache.replacements               9310876                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     38307298                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       38307299                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            6                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      6853966                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6853972                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 1135776656097                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1135776656097                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     45161264                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     45161271                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.857143                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.151766                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.151767                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 165710.868145                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 165710.723081                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      6784716                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6784716                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data        69250                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        69250                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  16588739988                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16588739988                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.001533                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001533                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 239548.591884                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 239548.591884                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     26738590                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      26738590                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      4563745                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4563746                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 183407430767                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 183407430767                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     31302335                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     31302336                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.145796                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.145796                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 40187.922587                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 40187.913781                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data       523934                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       523934                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      4039811                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      4039811                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 115819622397                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 115819622397                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 28669.564590                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 28669.564590                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      2672753                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      2672753                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data     17598958                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total     17598958                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     20271711                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     20271711                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.868154                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.868154                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data      8551921                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total      8551921                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data 3863543281641                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total 3863543281641                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.421865                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.421865                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 451774.903164                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 451774.903164                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.986003                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           80379617                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9311388                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.632399                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.019020                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.966984                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000037                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999936                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          370                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783193932                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783193932                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           27                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     21912753                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        21912780                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           27                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     21912753                       # number of overall hits
system.cpu3.icache.overall_hits::total       21912780                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst      6189471                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6189471                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst      6189471                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6189471                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           29                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     21912806                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     21912835                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           29                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     21912806                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     21912835                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.068966                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.068966                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 116782.471698                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 112535.836364                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 116782.471698                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 112535.836364                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      6171822                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6171822                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      6171822                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6171822                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 116449.471698                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 116449.471698                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 116449.471698                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 116449.471698                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           27                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     21912753                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       21912780                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst      6189471                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6189471                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     21912806                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     21912835                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 116782.471698                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 112535.836364                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      6171822                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6171822                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 116449.471698                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 116449.471698                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           52.601256                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           21912835                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         398415.181818                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    50.601256                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.098831                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.102737                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        175302735                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       175302735                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        8621218                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty     15797504                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      7477816                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq      3349587                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp      3349586                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        690225                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       690225                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      8621232                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     34632839                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           34632949                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1191824896                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1191828416                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     13964444                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              893724416                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      26626762                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.174864                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.379850                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            21970711     82.51%     82.51% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1             4656051     17.49%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        26626762                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     13520135041                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    10417481757                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data         1959                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1959                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data         1959                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1959                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            7                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      9309436                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      9309498                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            7                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      9309436                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      9309498                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      6136191                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 3971601557893                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 3971607694084                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      6136191                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 3971601557893                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 3971607694084                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      9311395                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      9311457                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      9311395                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      9311457                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.999790                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.999790                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.999790                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.999790                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 115777.188679                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 426621.071125                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 426618.889019                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 115777.188679                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 426621.071125                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 426618.889019                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     13964444                       # number of writebacks
system.cpu3.l2cache.writebacks::total        13964444                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      9309436                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      9309489                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      9309436                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      9309489                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      6118542                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 3968501520367                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 3968507638909                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      6118542                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 3968501520367                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 3968507638909                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.999790                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.999789                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.999790                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.999789                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 115444.188679                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 426288.071626                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 426286.301956                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 115444.188679                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 426288.071626                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 426286.301956                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             13964444                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      7899477                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      7899477                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      7899477                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      7899477                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1411399                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1411399                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1411399                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1411399                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data      3349587                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total      3349587                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data      3349587                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total      3349587                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         1007                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         1007                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       689217                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       689218                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 100072341819                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 100072341819                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       690224                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       690225                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.998541                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.998541                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 145197.146645                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 145196.935975                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       689217                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       689217                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  99842832558                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  99842832558                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.998541                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.998540                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 144864.146645                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 144864.146645                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data          952                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total          952                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            6                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      8620219                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      8620280                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      6136191                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 3871529216074                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 3871535352265                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      8621171                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      8621232                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 115777.188679                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 449121.909324                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 449119.443019                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      8620219                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      8620272                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      6118542                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 3868658687809                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 3868664806351                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 115444.188679                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 448788.909865                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 448786.860363                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1074.354593                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          21971906                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        13965522                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.573296                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   259.856574                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     5.000177                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    37.602389                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   769.895454                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.063442                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001221                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.009180                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.187963                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.262294                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1078                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          543                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          481                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.263184                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       365516242                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      365516242                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052605286                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 361816900910                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            34457517                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      48440175                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       5637621                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           5621539                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2755605                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2755604                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       34457553                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     27900538                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     27878959                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     27928166                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     27927373                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               111635036                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1190399104                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1189478912                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191578048                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191544128                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               4763000192                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          22490578                       # Total snoops (count)
system.l3bus.snoopTraffic                  1079618496                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           60895882                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 60895882    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             60895882                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          38966151769                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization               10.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          6275291025                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.7                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          6266615926                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          6284352129                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.7                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          6282865306                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.7                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      3662491                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      3659492                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      3666118                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      3665853                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            14653954                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      3662491                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      3659492                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      3666118                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      3665853                       # number of overall hits
system.l3cache.overall_hits::total           14653954                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      5637999                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      5633797                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      5643579                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      5643581                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          22559204                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            7                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      5637999                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      5633797                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      5643579                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      5643581                       # number of overall misses
system.l3cache.overall_misses::total         22559204                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      6043284                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 3885479812920                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      5846148                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 3796071257379                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      5913414                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 3873948922836                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      5906754                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 3873694171912                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 15429217874647                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      6043284                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 3885479812920                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      5846148                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 3796071257379                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      5913414                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 3873948922836                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      5906754                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 3873694171912                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 15429217874647                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      9300490                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      9293289                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      9309697                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      9309434                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        37213158                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      9300490                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      9293289                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      9309697                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      9309434                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       37213158                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.606205                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.606222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.606204                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.606222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.606216                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.606205                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.606222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.606204                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.606222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.606216                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 114024.226415                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 689159.365392                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 110304.679245                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 673803.343887                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 111573.849057                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 686434.782402                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 111448.188679                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 686389.399197                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 683943.364076                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 114024.226415                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 689159.365392                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 110304.679245                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 673803.343887                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 111573.849057                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 686434.782402                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 111448.188679                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 686389.399197                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 683943.364076                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks       16869039                       # number of writebacks
system.l3cache.writebacks::total             16869039                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      5637999                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      5633797                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      5643579                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      5643581                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     22559168                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      5637999                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      5633797                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      5643579                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      5643581                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     22559168                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      5690304                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 3847930832820                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      5493168                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 3758550176019                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      5560434                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 3836362753296                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      5553774                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 3836107995712                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 15278974055527                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      5690304                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 3847930832820                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      5493168                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 3758550176019                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      5560434                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 3836362753296                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      5553774                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 3836107995712                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 15278974055527                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.606205                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.606204                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.606222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.606215                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.606205                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.606204                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.606222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.606215                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 107364.226415                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 682499.381930                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 103644.679245                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 667143.345069                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 104913.849057                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 679774.794203                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 104788.188679                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 679729.412179                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 677284.466144                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 107364.226415                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 682499.381930                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 103644.679245                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 667143.345069                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 104913.849057                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 679774.794203                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 104788.188679                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 679729.412179                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 677284.466144                       # average overall mshr miss latency
system.l3cache.replacements                  22490578                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     31571136                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     31571136                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     31571136                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     31571136                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      5637621                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      5637621                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      5637621                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      5637621                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       316465                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       315480                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       316525                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       316255                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1264725                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data       372892                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       372055                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       372967                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       372962                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        1490880                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  91684982909                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  97999579809                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data  91995186611                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  92556465434                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 374236214763                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       689357                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       687535                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       689492                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       689217                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2755605                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.540927                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.541143                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.540930                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.541139                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.541035                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 245875.435539                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 263400.787005                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 246657.711302                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 248165.940321                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 251016.993160                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data       372892                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       372055                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       372967                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       372962                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      1490876                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  89201522189                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  95521700169                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  89511226391                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  90072538514                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 364306987263                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.540927                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.541143                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.540930                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.541139                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.541034                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 239215.435539                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 256740.804905                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 239997.711302                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 241505.940321                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 244357.671103                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      3346026                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      3344012                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      3349593                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      3349598                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total     13389229                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      5265107                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      5261742                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      5270612                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      5270619                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     21068324                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      6043284                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 3793794830011                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5846148                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 3698071677570                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      5913414                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 3781953736225                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      5906754                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 3781137706478                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 15054981659884                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      8611133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      8605754                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      8620205                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      8620217                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     34457553                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.611430                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.611421                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.611425                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.611425                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.611428                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 114024.226415                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 720554.174875                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 110304.679245                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 702822.692099                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 111573.849057                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 717554.951157                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 111448.188679                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 717399.171991                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 714578.988812                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      5265107                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      5261742                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      5270612                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      5270619                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     21068292                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      5690304                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 3758729310631                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5493168                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 3663028475850                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      5560434                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 3746851526905                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      5553774                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 3746035457198                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 14914667068264                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.611430                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.611421                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.611425                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.611425                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.611427                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 107364.226415                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 713894.192584                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 103644.679245                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 696162.692099                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 104913.849057                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 710894.963793                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 104788.188679                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 710739.185890                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 707920.085229                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64212.449040                       # Cycle average of tags in use
system.l3cache.tags.total_refs               51862711                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             37208757                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.393831                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719079727127                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64212.449040                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.979804                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.979804                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64225                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1010                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6778                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        46357                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        10080                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.979996                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1227959397                       # Number of tag accesses
system.l3cache.tags.data_accesses          1227959397                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples  16869035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   5637999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   5633797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   5643579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   5643581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000016869458                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1053877                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1053877                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23706847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16213897                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22559168                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16869035                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22559168                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16869035                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      41.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                     103.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         4                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3287                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22559168                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             16869035                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  223746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  303482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  308179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  256609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  161908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  108858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   88179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   95374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  111875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  125624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 126865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 118694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 113170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 114760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 120424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 127782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 135935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 143828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 156324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 161564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 167411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 173786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 182911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 190839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 199644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 217056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 244232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 284298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 332020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 379952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 426937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 468630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                 510379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                 565467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                 590058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                 617321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                 632526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                 628423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                 624856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                 618568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                 627779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                 650359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                 669721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                 702519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                 714050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                 728604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                 751073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                 736110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                 759271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                 720890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                 690264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                 641465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                 565039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                 491744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                 417774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                 347229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                 301914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                 242601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                 207757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                 165565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                 113077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                  95395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                  31442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                  29032                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  25449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  38061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  48859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  57236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  63768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  68020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  70941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  72881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  74803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  76061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  77889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  80352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  85239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  86025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  24354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  16770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  12082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   9085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   7757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   6434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   5869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   5260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   4899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   4757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   4619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   4607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   4650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   4805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   5000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   5239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   5618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   6203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   6746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   7235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   8104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   8998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  10027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  11321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  12771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  14217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  43244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  91100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                 143668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                 198336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                 252347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                 305980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                 362819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                427090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                503337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                596183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                706778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                835533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                982237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106               1151313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107               1352545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108               1613208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109               1393431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110               1085584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                865610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                696542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                550074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                422396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                316331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                233072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                169843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                122590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                 87304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                 60814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                 41785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                 28352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                 19243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                 13734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                  9638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                  6254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                  6261                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples      1053877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.405835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     10.972187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.466601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023      1053876    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-64511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1053877                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1053877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.006545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.005996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.142222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1051017     99.73%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              783      0.07%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              957      0.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              552      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              380      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              131      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               35      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1053877                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              1443786752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1079618240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3990.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2983.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  361816826994                       # Total gap between requests
system.mem_ctrls.avgGap                       9176.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    360831168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    360563008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    361188800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    361188992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks   1079611520                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 9374.907301786514                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 997275575.352404713631                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 9374.907301786514                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 996534427.020433187485                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 9374.907301786514                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 998264008.975091099739                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 9374.907301786514                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 998264539.630221366882                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2983861415.666520595551                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      5637999                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      5633797                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      5643579                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      5643581                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     16869035                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      3703460                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 3635000867859                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3505812                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 3545856627052                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      3573492                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 3623231571644                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      3567850                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 3622992547701                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 37242991027782                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     69876.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    644732.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     66147.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    629390.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     67424.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    642009.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     67317.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    641966.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2207772.47                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         22828200                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              92288                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 284577                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           10                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            7                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            4                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    360831040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    360562944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    361188544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    361188672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    1443787072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks   1079618240                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total   1079618240                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      5637985                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      5633796                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      5643571                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      5643573                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       22559173                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     16869035                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      16869035                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         1238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst         9375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    997275222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst         9375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    996534250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst         9375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    998263301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst         9375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    998263655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3990380296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst         9375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst         9375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst         9375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst         9375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        38915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2983879989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2983879989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2983879989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         1238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst         9375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    997275222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst         9375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    996534250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst         9375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    998263301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst         9375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    998263655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      6974260284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             22559149                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts            16868930                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       705413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       704495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       705322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       704442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       705330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       704484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       705308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       704486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       705312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       704514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       705340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       704479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       705518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       704648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       705535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       704638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       705557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       704460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       705589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       704511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       705572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       704473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       705617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       704516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       705547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       704453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       705556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       704496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       705379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       704403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       705364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       704392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       527503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       526861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       527438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       526813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       527460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       526804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       527462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       526784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       527500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       526773                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       527548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       526765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       527630                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       526824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       527581                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       526800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       527510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       526715                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       527562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       526783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       527498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       526760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       527547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       526829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       527556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       526834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       527528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       526802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       527438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       526784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       527446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       526792                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            14032491330562                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           75167084468                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       14427095964870                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               622031.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          639523.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            11161825                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            5437962                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            49.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           32.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     22828268                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   110.537989                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.271826                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    93.464137                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     14063408     61.61%     61.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      7178303     31.44%     93.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       939877      4.12%     97.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       338484      1.48%     98.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       164916      0.72%     99.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        54929      0.24%     99.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        39994      0.18%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        23397      0.10%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        24960      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     22828268                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1443785536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten         1079611520                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3990.376051                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2983.861416                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   36.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               20.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              15.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               42.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    71195781331.577911                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    94653779001.742477                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   94890893781.866394                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  63401805929.277534                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 128993896246.041199                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 305178583990.278503                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1706525660.583942                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  760021265941.559448                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  2100.568666                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        73250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  32588850000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 329227977660                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21068289                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16869035                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5621539                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1490880                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1490879                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       21068324                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     67608946                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     67608946                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               67608946                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2523404992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2523404992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2523404992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22559208                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22559208    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22559208                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         37473392991                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              10.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        41285792238                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        1666365                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      1647673                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         6483                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       614165                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         614158                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998860                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       291629                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         6478                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1086487467                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.253001                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.260171                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1023675084     94.22%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     18770783      1.73%     95.95% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8003468      0.74%     96.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5616774      0.52%     97.20% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3017413      0.28%     97.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1635069      0.15%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1170558      0.11%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       800072      0.07%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     23798246      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1086487467                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249733784                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     274882858                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          109004837                       # Number of memory references committed
system.switch_cpus0.commit.loads             77735068                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1659745                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         237002535                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          125954582                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     40280963     14.65%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     77189831     28.08%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      1486740      0.54%     43.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     46883623     17.06%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     20801550      7.57%     67.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     56933518     20.71%     88.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     31140741     11.33%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    274882858                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     23798246                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5092185                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1046783295                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         23042677                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     11603324                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          7494                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       607990                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     275221113                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77910205                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           31277508                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                83063                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 5069                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        15482                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             250353480                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            1666365                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       614181                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1086506030                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          14998                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         21889717                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes            6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1086529011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.253614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.288701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1039992586     95.72%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2889883      0.27%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2008385      0.18%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2917953      0.27%     96.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         5332218      0.49%     96.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5931482      0.55%     97.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3718591      0.34%     97.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3303015      0.30%     98.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        20434898      1.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1086529011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.001534                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.230414                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           21889717                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           12538997                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         176680                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2158                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         64710                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache       5267205                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 361816910910                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          7494                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10156854                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      513237040                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         29102597                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    534024990                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     275182601                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents      26544182                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     360870745                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     163238492                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    246608862                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          836412374                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       254513657                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        454728203                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    246363258                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          245560                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         66523594                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1337863708                       # The number of ROB reads
system.switch_cpus0.rob.writes              550390570                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249733784                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          274882858                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        1665136                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      1646445                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         6479                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       613557                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         613551                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.999022                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       289853                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         6474                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1086486907                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.252845                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.259791                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1023701083     94.22%     94.22% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     18770741      1.73%     95.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      8022096      0.74%     96.69% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5592861      0.51%     97.20% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3016850      0.28%     97.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1610239      0.15%     97.63% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1180875      0.11%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       822353      0.08%     97.81% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     23769809      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1086486907                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249578820                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     274712304                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          108936132                       # Number of memory references committed
system.switch_cpus1.commit.loads             77686649                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1658601                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         236855977                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          125874565                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     40255437     14.65%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     77142863     28.08%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      1485813      0.54%     43.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     46855195     17.06%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     20788866      7.57%     67.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     56897783     20.71%     88.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     31120455     11.33%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    274712304                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     23769809                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5075794                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1046814337                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         23059045                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     11571507                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          7497                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       607476                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     275049307                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           25                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77860644                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           31257053                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                83011                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5056                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        14337                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             250197345                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            1665136                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       613574                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1086506377                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          15004                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         21875759                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes            6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1086528216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.253455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.288323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1040023574     95.72%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2880062      0.27%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2018729      0.19%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2915210      0.27%     96.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5321468      0.49%     96.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5915776      0.54%     97.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3736553      0.34%     97.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3295493      0.30%     98.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        20421351      1.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1086528216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.001533                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.230270                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           21875759                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           12630771                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         175905                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2159                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         63825                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       5212341                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 361816910910                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          7497                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        10126733                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      511365684                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         29104283                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    535923983                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     275010432                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents      25861402                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     352981872                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     173135863                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    246455728                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          835887225                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       254349218                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        454449545                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    246211014                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          244713                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         66350632                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1337719255                       # The number of ROB reads
system.switch_cpus1.rob.writes              550045625                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249578820                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          274712304                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        1668011                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1649320                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         6488                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       614710                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         614704                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.999024                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       291538                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         6483                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1086486345                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.253271                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.261381                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1023707701     94.22%     94.22% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     18730744      1.72%     95.95% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      7985149      0.73%     96.68% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5598279      0.52%     97.20% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3001099      0.28%     97.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1635159      0.15%     97.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1163827      0.11%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       799139      0.07%     97.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     23865248      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1086486345                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249999538                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     275174989                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          109119250                       # Number of memory references committed
system.switch_cpus2.commit.loads             77816959                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1661410                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         237255549                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          126086149                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     40323325     14.65%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     77273127     28.08%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1488384      0.54%     43.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     46934039     17.06%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     20823513      7.57%     67.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     56993446     20.71%     88.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     31173263     11.33%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    275174989                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     23865248                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5103713                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1046735742                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         23052066                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     11628824                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          7495                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       608570                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     275512578                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           25                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77992001                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           31309860                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                83151                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 5069                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        14150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250618585                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            1668011                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       614727                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1086506226                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          15000                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         21912748                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes            6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1086527876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.253882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.289358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1039940816     95.71%     95.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2895586      0.27%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2008394      0.18%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         2926868      0.27%     96.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5332364      0.49%     96.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5936259      0.55%     97.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3721445      0.34%     97.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3311666      0.30%     98.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        20454478      1.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1086527876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.001535                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.230658                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           21912748                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           12500159                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         176687                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2150                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         64523                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache       5234514                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 361816910910                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          7495                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10177413                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      508592784                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         29130114                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    538620034                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     275474594                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents      26092383                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     365892292                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     162790074                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    246871333                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          837299136                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       254778997                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        455217180                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    246625648                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          245586                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         66588673                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1338087624                       # The number of ROB reads
system.switch_cpus2.rob.writes              550974704                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249999538                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          275174989                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        1668004                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      1649312                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         6488                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups       614700                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits         614694                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.999024                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       291280                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         6483                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1086486398                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.253271                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.260710                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1023595138     94.21%     94.21% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     18794276      1.73%     95.94% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      8011735      0.74%     96.68% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5630805      0.52%     97.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3023305      0.28%     97.48% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1645173      0.15%     97.63% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1171767      0.11%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       797944      0.07%     97.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     23816255      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1086486398                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     275175496                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          109119439                       # Number of memory references committed
system.switch_cpus3.commit.loads             77817089                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1661412                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         237256004                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          126086363                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     40323396     14.65%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     77273279     28.08%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1488387      0.54%     43.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     46934131     17.06%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     20823540      7.57%     67.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     56993549     20.71%     88.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     31173322     11.33%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    275175496                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     23816255                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5097474                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1046736941                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         23068291                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     11617686                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles          7501                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved       608564                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     275513185                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           25                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77992059                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           31310004                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                83151                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 5069                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        14256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             250619349                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            1668004                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       614717                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1086506167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          15012                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         21912806                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes            6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1086527929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.253883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.289377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1039941324     95.71%     95.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2899422      0.27%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2002443      0.18%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         2924070      0.27%     96.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         5337913      0.49%     96.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5942599      0.55%     97.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3714014      0.34%     97.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3303675      0.30%     98.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        20462469      1.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1086527929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.001535                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.230659                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           21912806                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14080869506196                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           12559043                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         176671                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2164                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         64492                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache       5259170                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 361816910910                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles          7501                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10163536                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      518525594                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         29141514                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    528689748                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     275474577                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents      26975994                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     354869842                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     163923490                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    246871274                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          837299158                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       254779040                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        455217151                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    246626099                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          245131                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         66535960                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1338136919                       # The number of ROB reads
system.switch_cpus3.rob.writes              550975122                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          275175496                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
