Analysis & Synthesis report for ANSITerm1
Sun Jul 04 01:01:53 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ANSITerm1|bufferedUART:UART|txState
 11. State Machine - |ANSITerm1|bufferedUART:UART|rxState
 12. State Machine - |ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state
 13. State Machine - |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|dispState
 14. State Machine - |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|escState
 15. Registers Protected by Synthesis
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for Top-level Entity: |ANSITerm1
 23. Source assignments for IOP16:IOP16
 24. Source assignments for IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated
 25. Source assignments for ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated
 26. Source assignments for ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated
 27. Source assignments for ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated
 28. Source assignments for Wrap_Keyboard:KEYBOARD
 29. Source assignments for BaudRate6850:BAUDRATEGEN
 30. Source assignments for sld_signaltap:auto_signaltap_0
 31. Source assignments for bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 32. Parameter Settings for User Entity Instance: IOP16:IOP16
 33. Parameter Settings for User Entity Instance: IOP16:IOP16|GrayCounter:greyLow
 34. Parameter Settings for User Entity Instance: IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: ANSIDisplayVGA:ANSIDisplay
 36. Parameter Settings for User Entity Instance: ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard
 40. Parameter Settings for User Entity Instance: Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0
 41. Parameter Settings for User Entity Instance: Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk
 42. Parameter Settings for User Entity Instance: Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data
 43. Parameter Settings for User Entity Instance: BaudRate6850:BAUDRATEGEN
 44. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 45. Parameter Settings for Inferred Entity Instance: bufferedUART:UART|altsyncram:rxBuffer_rtl_0
 46. Parameter Settings for Inferred Entity Instance: ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0
 47. Parameter Settings for Inferred Entity Instance: ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod1
 48. altsyncram Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "bufferedUART:UART"
 50. Port Connectivity Checks: "ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam"
 51. Port Connectivity Checks: "ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam"
 52. Port Connectivity Checks: "ANSIDisplayVGA:ANSIDisplay"
 53. Port Connectivity Checks: "IOP16:IOP16|GrayCounter:greyLow"
 54. Signal Tap Logic Analyzer Settings
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Connections to In-System Debugging Instance "auto_signaltap_0"
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 04 01:01:53 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; ANSITerm1                                   ;
; Top-level Entity Name              ; ANSITerm1                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,916                                       ;
;     Total combinational functions  ; 2,529                                       ;
;     Dedicated logic registers      ; 1,056                                       ;
; Total registers                    ; 1056                                        ;
; Total pins                         ; 89                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 52,992                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; ANSITerm1          ; ANSITerm1          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                             ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Components/SansFontBoldReduced.HEX                                                                ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX                                 ;             ;
; Components/debounce.vhd                                                                           ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/debounce.vhd                                            ;             ;
; Components/DisplayRam2K.vhd                                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam2K.vhd                                        ;             ;
; Components/DisplayRam1K.vhd                                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam1K.vhd                                        ;             ;
; Components/SansBoldRomReduced.vhd                                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRomReduced.vhd                                  ;             ;
; Components/SansBoldRom.vhd                                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRom.vhd                                         ;             ;
; Components/CGABoldRomReduced.vhd                                                                  ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/CGABoldRomReduced.vhd                                   ;             ;
; Components/CGABoldRom.vhd                                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/CGABoldRom.vhd                                          ;             ;
; Components/ANSIDisplayVGA.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd                                      ;             ;
; Components/bufferedUART.vhd                                                                       ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/bufferedUART.vhd                                        ;             ;
; Components/BaudRate6850.vhd                                                                       ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/BaudRate6850.vhd                                        ;             ;
; Components/Wrap_Keyboard.vhd                                                                      ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/Wrap_Keyboard.vhd                                       ;             ;
; Components/ps2_keyboard_to_ascii.vhd                                                              ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard_to_ascii.vhd                               ;             ;
; Components/ps2_keyboard.vhd                                                                       ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard.vhd                                        ;             ;
; ../../RegFile8x8.vhd                                                                              ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd                                                                                     ;             ;
; ../../n-bit-gray-counter.vhd                                                                      ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd                                                                             ;             ;
; ../../lifo.vhd                                                                                    ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd                                                                                           ;             ;
; ../../IOP16B.vhd                                                                                  ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd                                                                                         ;             ;
; ../../Debounce.vhd                                                                                ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd                                                                                       ;             ;
; ANSITerm1.vhd                                                                                     ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd                                                      ;             ;
; IOP_ROM.vhd                                                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/IOP_ROM.vhd                                                        ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                    ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                             ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                       ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                    ;             ;
; aglobal201.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                    ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                     ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                        ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                        ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                      ;             ;
; db/altsyncram_sfu3.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_sfu3.tdf                                             ;             ;
; ../../IOP16_Code/ANSITerm03/ANSITerm03.mif                                                        ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16_Code/ANSITerm03/ANSITerm03.mif                                                               ;             ;
; db/altsyncram_ljs3.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_ljs3.tdf                                             ;             ;
; db/altsyncram_ldr3.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_ldr3.tdf                                             ;             ;
; sld_signaltap.vhd                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                 ;             ;
; sld_signaltap_impl.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                            ;             ;
; sld_ela_control.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                               ;             ;
; lpm_shiftreg.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                  ;             ;
; lpm_constant.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                  ;             ;
; dffeea.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                        ;             ;
; sld_mbpmg.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                      ;             ;
; sld_buffer_manager.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                            ;             ;
; db/altsyncram_c524.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_c524.tdf                                             ;             ;
; altdpram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                      ;             ;
; memmodes.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                    ;             ;
; a_hdffe.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                       ;             ;
; alt_le_rden_reg.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                               ;             ;
; altsyncram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                    ;             ;
; lpm_mux.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                       ;             ;
; muxlut.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                        ;             ;
; bypassff.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                      ;             ;
; altshift.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                      ;             ;
; db/mux_ssc.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                    ;             ;
; declut.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                                        ;             ;
; lpm_compare.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                   ;             ;
; db/decode_dvf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                   ;             ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                   ;             ;
; cmpconst.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                      ;             ;
; lpm_counter.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                   ;             ;
; alt_counter_stratix.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                           ;             ;
; db/cntr_pgi.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cntr_pgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                 ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                       ; altera_sld  ;
; db/ip/sld1444e96f/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                  ;             ;
; db/altsyncram_3ce1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_3ce1.tdf                                             ;             ;
; lpm_divide.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                    ;             ;
; abs_divider.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                   ;             ;
; sign_div_unsign.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                               ;             ;
; db/lpm_divide_icm.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/lpm_divide_icm.tdf                                              ;             ;
; db/sign_div_unsign_7nh.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/sign_div_unsign_7nh.tdf                                         ;             ;
; db/alt_u_div_2af.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/alt_u_div_2af.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/add_sub_8pc.tdf                                                 ;             ;
; ../../MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd                                     ; yes             ; User VHDL File                               ; ../../MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd                                                                                            ;             ;
; ../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd                               ; yes             ; User VHDL File                               ; ../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd                                                                                      ;             ;
; ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd                                   ; yes             ; User VHDL File                               ; ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd                                                                                          ;             ;
; ../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/Wrap_Keyboard.vhd                    ; yes             ; User VHDL File                               ; ../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/Wrap_Keyboard.vhd                                                                           ;             ;
; ../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard_to_ascii.vhd            ; yes             ; User VHDL File                               ; ../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard_to_ascii.vhd                                                                   ;             ;
; ../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd                     ; yes             ; User VHDL File                               ; ../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/ps2_keyboard.vhd                                                                            ;             ;
; ../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/debounce.vhd                         ; yes             ; User VHDL File                               ; ../../MultiComp (VHDL Template)/Components/PS2KB/ps2_Wrapped/debounce.vhd                                                                                ;             ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/SansBoldRomReduced.vhd         ; yes             ; User Wizard-Generated File                   ; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/SansBoldRomReduced.vhd                                                                ;             ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/SansBoldRom.vhd                ; yes             ; User Wizard-Generated File                   ; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/SansBoldRom.vhd                                                                       ;             ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam2K.vhd               ; yes             ; User Wizard-Generated File                   ; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam2K.vhd                                                                      ;             ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam1K.vhd               ; yes             ; User Wizard-Generated File                   ; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/DisplayRam1K.vhd                                                                      ;             ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRomReduced.vhd          ; yes             ; User Wizard-Generated File                   ; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRomReduced.vhd                                                                 ;             ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRom.vhd                 ; yes             ; User Wizard-Generated File                   ; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/CGABoldRom.vhd                                                                        ;             ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd             ; yes             ; User VHDL File                               ; ../../MultiComp (VHDL Template)/Components/TERMINAL/ANSIDisplayVGA/ANSIDisplayVGA.vhd                                                                    ;             ;
; ../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd                                  ; yes             ; User VHDL File                               ; ../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd                                                                                         ;             ;
; ../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd                                  ; yes             ; User VHDL File                               ; ../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd                                                                                         ;             ;
; ../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd                         ; yes             ; User VHDL File                               ; ../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd                                                                                ;             ;
; ../../MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd                                  ; yes             ; User VHDL File                               ; ../../MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd                                                                                         ;             ;
; db/altsyncram_1q24.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_1q24.tdf                                             ;             ;
; ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm02/ANSITerm02.mif ; yes             ; Auto-Found Memory Initialization File        ; ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/ANSITerm02/ANSITerm02.mif                                                        ;             ;
; db/altsyncram_q504.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_q504.tdf                                             ;             ;
; ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBoldReduced.HEX                    ; yes             ; Auto-Found Memory Initialization File        ; ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBoldReduced.HEX                                                                           ;             ;
; db/altsyncram_2pd1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_2pd1.tdf                                             ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 2,916            ;
;                                             ;                  ;
; Total combinational functions               ; 2529             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 1316             ;
;     -- 3 input functions                    ; 577              ;
;     -- <=2 input functions                  ; 636              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 2106             ;
;     -- arithmetic mode                      ; 423              ;
;                                             ;                  ;
; Total registers                             ; 1056             ;
;     -- Dedicated logic registers            ; 1056             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 89               ;
; Total memory bits                           ; 52992            ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; i_CLOCK_50~input ;
; Maximum fan-out                             ; 788              ;
; Total fan-out                               ; 12869            ;
; Average fan-out                             ; 3.33             ;
+---------------------------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ANSITerm1                                                                                                                              ; 2529 (40)           ; 1056 (0)                  ; 52992       ; 0            ; 0       ; 0         ; 89   ; 0            ; |ANSITerm1                                                                                                                                                                                                                                                                                                                                            ; ANSITerm1                         ; work         ;
;    |ANSIDisplayVGA:ANSIDisplay|                                                                                                         ; 964 (786)           ; 203 (203)                 ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay                                                                                                                                                                                                                                                                                                                 ; ANSIDisplayVGA                    ; work         ;
;       |DisplayRam2K:\GEN_2KATTRAM:dispAttRam|                                                                                           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam                                                                                                                                                                                                                                                                           ; DisplayRam2K                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_ldr3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated                                                                                                                                                                                                            ; altsyncram_ldr3                   ; work         ;
;       |DisplayRam2K:\GEN_2KRAM:dispCharRam|                                                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam                                                                                                                                                                                                                                                                             ; DisplayRam2K                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_ldr3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated                                                                                                                                                                                                              ; altsyncram_ldr3                   ; work         ;
;       |SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|                                                                                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom                                                                                                                                                                                                                                                                  ; SansBoldRomReduced                ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_ljs3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated                                                                                                                                                                                                   ; altsyncram_ljs3                   ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_icm:auto_generated|                                                                                                ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_icm                    ; work         ;
;             |sign_div_unsign_7nh:divider|                                                                                               ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_7nh               ; work         ;
;                |alt_u_div_2af:divider|                                                                                                  ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                                                                                                                                                                 ; alt_u_div_2af                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_icm:auto_generated|                                                                                                ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_icm                    ; work         ;
;             |sign_div_unsign_7nh:divider|                                                                                               ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_7nh               ; work         ;
;                |alt_u_div_2af:divider|                                                                                                  ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                                                                                                                                                                 ; alt_u_div_2af                     ; work         ;
;    |BaudRate6850:BAUDRATEGEN|                                                                                                           ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|BaudRate6850:BAUDRATEGEN                                                                                                                                                                                                                                                                                                                   ; BaudRate6850                      ; work         ;
;    |Debouncer:debounceReset|                                                                                                            ; 28 (28)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|Debouncer:debounceReset                                                                                                                                                                                                                                                                                                                    ; Debouncer                         ; work         ;
;    |IOP16:IOP16|                                                                                                                        ; 197 (126)           ; 84 (18)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|IOP16:IOP16                                                                                                                                                                                                                                                                                                                                ; IOP16                             ; work         ;
;       |GrayCounter:greyLow|                                                                                                             ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|IOP16:IOP16|GrayCounter:greyLow                                                                                                                                                                                                                                                                                                            ; GrayCounter                       ; work         ;
;       |IOP_ROM:\GEN_512W_INST_ROM:IopRom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom                                                                                                                                                                                                                                                                                              ; IOP_ROM                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_sfu3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated                                                                                                                                                                                                                               ; altsyncram_sfu3                   ; work         ;
;       |RegFile8x8:RegFile|                                                                                                              ; 70 (70)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile                                                                                                                                                                                                                                                                                                             ; RegFile8x8                        ; work         ;
;    |Wrap_Keyboard:KEYBOARD|                                                                                                             ; 685 (4)             ; 95 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|Wrap_Keyboard:KEYBOARD                                                                                                                                                                                                                                                                                                                     ; Wrap_Keyboard                     ; work         ;
;       |ps2_keyboard_to_ascii:ps2Keyboard|                                                                                               ; 681 (618)           ; 86 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard                                                                                                                                                                                                                                                                                   ; ps2_keyboard_to_ascii             ; work         ;
;          |ps2_keyboard:ps2_keyboard_0|                                                                                                  ; 63 (21)             ; 58 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0                                                                                                                                                                                                                                                       ; ps2_keyboard                      ; work         ;
;             |debounce:debounce_ps2_clk|                                                                                                 ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk                                                                                                                                                                                                                             ; debounce                          ; work         ;
;             |debounce:debounce_ps2_data|                                                                                                ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data                                                                                                                                                                                                                            ; debounce                          ; work         ;
;    |bufferedUART:UART|                                                                                                                  ; 154 (154)           ; 94 (94)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|bufferedUART:UART                                                                                                                                                                                                                                                                                                                          ; bufferedUART                      ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;          |altsyncram_3ce1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_3ce1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 322 (2)             ; 452 (30)                  ; 3712        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 320 (0)             ; 422 (0)                   ; 3712        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 320 (88)            ; 422 (190)                 ; 3712        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 3712        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_c524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3712        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c524:auto_generated                                                                                                                                                 ; altsyncram_c524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 21 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 2 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 91 (9)              ; 76 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_pgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pgi:auto_generated                                                             ; cntr_pgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSITerm1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ALTSYNCRAM                                                            ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                       ;
; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ALTSYNCRAM                                                              ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                       ;
; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated|ALTSYNCRAM                                                   ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192  ; ../Components/SansFontBoldReduced.HEX      ;
; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192  ; ../../IOP16_Code/ANSITerm03/ANSITerm03.mif ;
; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 29           ; 128          ; 29           ; 3712  ; None                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ANSITerm1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ANSITerm1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ANSITerm1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ANSITerm1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ANSITerm1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |ANSITerm1|IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom                                                                                                                                                                                                                       ; IOP_ROM.vhd     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |ANSITerm1|bufferedUART:UART|txState               ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |ANSITerm1|bufferedUART:UART|rxState               ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state ;
+-----------------+--------------+-----------------+----------------+-----------------------+
; Name            ; state.output ; state.translate ; state.new_code ; state.ready           ;
+-----------------+--------------+-----------------+----------------+-----------------------+
; state.ready     ; 0            ; 0               ; 0              ; 0                     ;
; state.new_code  ; 0            ; 0               ; 1              ; 1                     ;
; state.translate ; 0            ; 1               ; 0              ; 1                     ;
; state.output    ; 1            ; 0               ; 0              ; 1                     ;
+-----------------+--------------+-----------------+----------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|dispState                                                                                                                                                                                                                                                                        ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; Name                  ; dispState.del3 ; dispState.del2 ; dispState.deleteLine ; dispState.ins3 ; dispState.ins2 ; dispState.insertLine ; dispState.clearC2 ; dispState.clearChar ; dispState.clearS2 ; dispState.clearScreen ; dispState.clearL2 ; dispState.clearLine ; dispState.dispNextLoc ; dispState.dispWrite ; dispState.idle ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; dispState.idle        ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 0              ;
; dispState.dispWrite   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 1                   ; 1              ;
; dispState.dispNextLoc ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 1                     ; 0                   ; 1              ;
; dispState.clearLine   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 1                   ; 0                     ; 0                   ; 1              ;
; dispState.clearL2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 1                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearScreen ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 1                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearS2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 1                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearChar   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 1                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearC2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 1                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.insertLine  ; 0              ; 0              ; 0                    ; 0              ; 0              ; 1                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins2        ; 0              ; 0              ; 0                    ; 0              ; 1              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins3        ; 0              ; 0              ; 0                    ; 1              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.deleteLine  ; 0              ; 0              ; 1                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del2        ; 0              ; 1              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del3        ; 1              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|escState                                                                                      ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; Name                                ; escState.processingAdditionalParams ; escState.processingParams ; escState.waitForLeftBracket ; escState.none ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; escState.none                       ; 0                                   ; 0                         ; 0                           ; 0             ;
; escState.waitForLeftBracket         ; 0                                   ; 0                         ; 1                           ; 1             ;
; escState.processingParams           ; 0                                   ; 1                         ; 0                           ; 1             ;
; escState.processingAdditionalParams ; 1                                   ; 0                         ; 0                           ; 1             ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; BaudRate6850:BAUDRATEGEN|o_serialEn       ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_PC_out[0]                   ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_PC_out[1]                   ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_PC_out[2]                   ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_PC_out[3]                   ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_PC_out[4]                   ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_PC_out[5]                   ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_PC_out[6]                   ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_PC_out[7]                   ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_PC_out[8]                   ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_rtnAddr[0]                  ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_rtnAddr[1]                  ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_rtnAddr[2]                  ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_rtnAddr[3]                  ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_rtnAddr[4]                  ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_rtnAddr[5]                  ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_rtnAddr[6]                  ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_rtnAddr[7]                  ; yes                                                              ; yes                                        ;
; IOP16:IOP16|w_rtnAddr[8]                  ; yes                                                              ; yes                                        ;
; Wrap_Keyboard:KEYBOARD|w_latKbDV1         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 20 ;                                                                  ;                                            ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; IOP16:IOP16|w_zBit                                 ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+------------------------------------------------------+-------------------------------------------------------+
; Register name                                        ; Reason for Removal                                    ;
+------------------------------------------------------+-------------------------------------------------------+
; ANSIDisplayVGA:ANSIDisplay|dataOut[0,2..6]           ; Stuck at GND due to stuck port data_in                ;
; Wrap_Keyboard:KEYBOARD|q_kbReadData[7]               ; Stuck at GND due to stuck port data_in                ;
; ANSIDisplayVGA:ANSIDisplay|startAddr[1..3]           ; Merged with ANSIDisplayVGA:ANSIDisplay|startAddr[0]   ;
; Wrap_Keyboard:KEYBOARD|w_kbdStatus[2..7]             ; Merged with Wrap_Keyboard:KEYBOARD|w_kbdStatus[1]     ;
; Wrap_Keyboard:KEYBOARD|w_kbdStatus[1]                ; Stuck at GND due to stuck port data_in                ;
; Debouncer:debounceReset|w_dig_counter[0]             ; Merged with BaudRate6850:BAUDRATEGEN|w_serialCount[4] ;
; ANSIDisplayVGA:ANSIDisplay|pixelClockCount[1..3]     ; Stuck at GND due to stuck port data_in                ;
; ANSIDisplayVGA:ANSIDisplay|escState.none             ; Lost fanout                                           ;
; ANSIDisplayVGA:ANSIDisplay|escState.processingParams ; Lost fanout                                           ;
; ANSIDisplayVGA:ANSIDisplay|startAddr[0]              ; Stuck at GND due to stuck port data_in                ;
; IOP16:IOP16|w_PC_out[9..11]                          ; Lost fanout                                           ;
; IOP16:IOP16|w_rtnAddr[9..11]                         ; Lost fanout                                           ;
; Total Number of Removed Registers = 30               ;                                                       ;
+------------------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+--------------------------+--------------------+-------------------------------------------------------------------------------+
; Register name            ; Reason for Removal ; Registers Removed due to This Register                                        ;
+--------------------------+--------------------+-------------------------------------------------------------------------------+
; IOP16:IOP16|w_PC_out[11] ; Lost Fanouts       ; IOP16:IOP16|w_PC_out[10], IOP16:IOP16|w_PC_out[9], IOP16:IOP16|w_rtnAddr[11], ;
;                          ;                    ; IOP16:IOP16|w_rtnAddr[10], IOP16:IOP16|w_rtnAddr[9]                           ;
+--------------------------+--------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1056  ;
; Number of registers using Synchronous Clear  ; 190   ;
; Number of registers using Synchronous Load   ; 95    ;
; Number of registers using Asynchronous Clear ; 210   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 614   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0]                                                                                                                                                                                                                                                                                     ; 4       ;
; ANSIDisplayVGA:ANSIDisplay|cursorOn                                                                                                                                                                                                                                                                                             ; 1       ;
; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1]                                                                                                                                                                                                                                                                                     ; 4       ;
; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2]                                                                                                                                                                                                                                                                                     ; 4       ;
; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3]                                                                                                                                                                                                                                                                                     ; 12      ;
; Debouncer:debounceReset|o_PinOut                                                                                                                                                                                                                                                                                                ; 68      ;
; bufferedUART:UART|rxdFiltered                                                                                                                                                                                                                                                                                                   ; 5       ;
; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                                                                                                                                                                                              ; 5       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                                                                                                                                                                                               ; 14      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[7]                                                                                                                                                                                                                                                               ; 6       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[0]                                                                                                                                                                                                                                                               ; 10      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                                                                                                                                                                                                                      ; 1       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[4]                                                                                                                                                                                                                                                               ; 16      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[3]                                                                                                                                                                                                                                                               ; 14      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[5]                                                                                                                                                                                                                                                               ; 13      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[6]                                                                                                                                                                                                                                                               ; 4       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[2]                                                                                                                                                                                                                                                               ; 14      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 27                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4]                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|param4[6]                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|charHoriz[2]                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|pixelCount[2]                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ANSITerm1|bufferedUART:UART|dataOut[4]                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ANSITerm1|bufferedUART:UART|dataOut[0]                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|pixelClockCount[3]                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|param1[3]                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|param2[1]                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|param3[2]                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |ANSITerm1|bufferedUART:UART|rxClockCount[3]                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ANSITerm1|bufferedUART:UART|rxBitCount[3]                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ANSITerm1|bufferedUART:UART|txBitCount[0]                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |ANSITerm1|bufferedUART:UART|txBuffer[5]                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|dispCharWRData[2]                                                                                   ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |ANSITerm1|bufferedUART:UART|txClockCount[5]                                                                                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|videoB1                                                                                             ;
; 7:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |ANSITerm1|IOP16:IOP16|w_PC_out[2]                                                                                                        ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|videoB0                                                                                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|cursorHorizRestore[5]                                                                               ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|cursorVertRestore[3]                                                                                ;
; 35:1               ; 7 bits    ; 161 LEs       ; 77 LEs               ; 84 LEs                 ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[0]                                                                                      ;
; 41:1               ; 2 bits    ; 54 LEs        ; 24 LEs               ; 30 LEs                 ; Yes        ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ANSITerm1|IOP16:IOP16|w_AluOut[5]                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|paramCount                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|dispState                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |ANSITerm1|w_periphIn                                                                                                                     ;
; 9:1                ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |ANSITerm1|IOP16:IOP16|RegFile8x8:RegFile|o_DataOut[7]                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |ANSITerm1|IOP16:IOP16|w_regFileIn[5]                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|escState.processingParams                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|escState.none                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ANSITerm1|bufferedUART:UART|txState.dataBit                                                                                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ANSITerm1|bufferedUART:UART|rxState.idle                                                                                                 ;
; 9:1                ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; No         ; |ANSITerm1|ANSIDisplayVGA:ANSIDisplay|dispState                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for Top-level Entity: |ANSITerm1          ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphIn[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphIn[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphIn[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphIn[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphIn[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphIn[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphIn[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphIn[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphIn[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphIn[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphIn[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphIn[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphIn[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphIn[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphIn[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphIn[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; W_kbcs         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; W_kbcs         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphWr     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphWr     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphRd     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphRd     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphOut[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphOut[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphOut[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphOut[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphOut[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphOut[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphOut[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphOut[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphOut[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphOut[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphOut[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphOut[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphOut[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphOut[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphOut[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphOut[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphAdr[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphAdr[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphAdr[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphAdr[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphAdr[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphAdr[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphAdr[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphAdr[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphAdr[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphAdr[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphAdr[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphAdr[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphAdr[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphAdr[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_periphAdr[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_periphAdr[0] ;
+------------------------------+-------+------+----------------+


+-------------------------------------------------------------+
; Source assignments for IOP16:IOP16                          ;
+------------------------------+-------+------+---------------+
; Assignment                   ; Value ; From ; To            ;
+------------------------------+-------+------+---------------+
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[11]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[10]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[9]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[8]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[7]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[6]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[5]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[4]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[3]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[2]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[1]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_PC_out[0]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rtnAddr[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rtnAddr[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rtnAddr[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rtnAddr[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rtnAddr[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rtnAddr[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rtnAddr[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rtnAddr[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rtnAddr[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rtnAddr[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rtnAddr[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rtnAddr[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_StateGC[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_StateGC[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_StateGC[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_StateGC[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_RomData[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_RomData[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_incPC       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_incPC       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ldPC        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ldPC        ;
+------------------------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for Wrap_Keyboard:KEYBOARD               ;
+------------------------------+-------+------+---------------+
; Assignment                   ; Value ; From ; To            ;
+------------------------------+-------+------+---------------+
; PRESERVE_REGISTER            ; on    ; -    ; w_latKbDV1    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; W_kbDataValid ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; W_kbDataValid ;
+------------------------------+-------+------+---------------+


+----------------------------------------------------+
; Source assignments for BaudRate6850:BAUDRATEGEN    ;
+-------------------+-------+------+-----------------+
; Assignment        ; Value ; From ; To              ;
+-------------------+-------+------+-----------------+
; PRESERVE_REGISTER ; on    ; -    ; o_serialEn~reg0 ;
+-------------------+-------+------+-----------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: IOP16:IOP16 ;
+---------------------+-------+----------------------------+
; Parameter Name      ; Value ; Type                       ;
+---------------------+-------+----------------------------+
; inst_sram_size_pass ; 512   ; Signed Integer             ;
; stack_depth_pass    ; 1     ; Signed Integer             ;
+---------------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IOP16:IOP16|GrayCounter:greyLow ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 2     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                     ;
+------------------------------------+--------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                                  ;
; WIDTH_A                            ; 16                                         ; Signed Integer                           ;
; WIDTHAD_A                          ; 9                                          ; Signed Integer                           ;
; NUMWORDS_A                         ; 512                                        ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                  ;
; WIDTH_B                            ; 1                                          ; Signed Integer                           ;
; WIDTHAD_B                          ; 1                                          ; Signed Integer                           ;
; NUMWORDS_B                         ; 0                                          ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                          ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                  ;
; INIT_FILE                          ; ../../IOP16_Code/ANSITerm03/ANSITerm03.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Signed Integer                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_sfu3                            ; Untyped                                  ;
+------------------------------------+--------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSIDisplayVGA:ANSIDisplay ;
+----------------------+----------+---------------------------------------+
; Parameter Name       ; Value    ; Type                                  ;
+----------------------+----------+---------------------------------------+
; extended_charset     ; 0        ; Signed Integer                        ;
; colour_atts_enabled  ; 1        ; Signed Integer                        ;
; vert_chars           ; 25       ; Signed Integer                        ;
; horiz_chars          ; 80       ; Signed Integer                        ;
; clocks_per_scanline  ; 1600     ; Signed Integer                        ;
; display_top_scanline ; 75       ; Signed Integer                        ;
; display_left_clock   ; 288      ; Signed Integer                        ;
; vert_scanlines       ; 525      ; Signed Integer                        ;
; vsync_scanlines      ; 2        ; Signed Integer                        ;
; hsync_clocks         ; 192      ; Signed Integer                        ;
; vert_pixel_scanlines ; 2        ; Signed Integer                        ;
; clocks_per_pixel     ; 2        ; Signed Integer                        ;
; h_sync_active        ; '0'      ; Enumerated                            ;
; v_sync_active        ; '0'      ; Enumerated                            ;
; default_att          ; 00001111 ; Unsigned Binary                       ;
; ansi_default_att     ; 00000111 ; Unsigned Binary                       ;
; sans_serif_font      ; 1        ; Signed Integer                        ;
+----------------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                      ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                                   ;
; WIDTH_A                            ; 8                                     ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                   ;
; WIDTH_B                            ; 1                                     ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 1                                     ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 0                                     ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                                     ; Signed Integer                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                   ;
; INIT_FILE                          ; ../Components/SansFontBoldReduced.HEX ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                     ; Signed Integer                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Signed Integer                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ljs3                       ; Untyped                                                                   ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                          ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                       ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                       ;
; WIDTH_B                            ; 8                      ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ldr3        ; Untyped                                                                       ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                            ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                         ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                         ;
; WIDTH_B                            ; 8                      ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ldr3        ; Untyped                                                                         ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; clk_freq                  ; 50000000 ; Signed Integer                                                 ;
; ps2_debounce_counter_size ; 8        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0 ;
+-----------------------+----------+------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                                                           ;
+-----------------------+----------+------------------------------------------------------------------------------------------------+
; clk_freq              ; 50000000 ; Signed Integer                                                                                 ;
; debounce_counter_size ; 8        ; Signed Integer                                                                                 ;
+-----------------------+----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BaudRate6850:BAUDRATEGEN ;
+----------------+--------+---------------------------------------------+
; Parameter Name ; Value  ; Type                                        ;
+----------------+--------+---------------------------------------------+
; baud_rate      ; 115200 ; Signed Integer                              ;
+----------------+--------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 29                        ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 128                       ; Untyped        ;
; sld_segment_size                                ; 128                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 24                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000  ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 29                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:UART|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                          ;
; NUMWORDS_B                         ; 16                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                           ;
; LPM_WIDTHD             ; 13             ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                           ;
; LPM_WIDTHD             ; 13             ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                      ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                         ;
; Entity Instance                           ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 512                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                 ;
; Entity Instance                           ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                 ;
; Entity Instance                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                         ;
;     -- NUMWORDS_B                         ; 2048                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                 ;
; Entity Instance                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                         ;
;     -- NUMWORDS_B                         ; 2048                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                 ;
; Entity Instance                           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:UART"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                     ;
; wren_a ; Input ; Info     ; Stuck at GND                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam"                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ANSIDisplayVGA:ANSIDisplay"                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; n_int     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_hactive ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "IOP16:IOP16|GrayCounter:greyLow" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 29               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 89                          ;
; cycloneiii_ff         ; 514                         ;
;     CLR               ; 14                          ;
;     ENA               ; 221                         ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA CLR SLD       ; 4                           ;
;     ENA SCLR          ; 60                          ;
;     ENA SCLR SLD      ; 24                          ;
;     ENA SLD           ; 4                           ;
;     SCLR              ; 40                          ;
;     plain             ; 115                         ;
; cycloneiii_io_obuf    ; 10                          ;
; cycloneiii_lcell_comb ; 2083                        ;
;     arith             ; 349                         ;
;         2 data inputs ; 198                         ;
;         3 data inputs ; 151                         ;
;     normal            ; 1734                        ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 227                         ;
;         3 data inputs ; 281                         ;
;         4 data inputs ; 1146                        ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 17.00                       ;
; Average LUT depth     ; 6.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                          ;
+---------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------+---------+
; Name                                  ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                     ; Details ;
+---------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------+---------+
; W_kbcs                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; W_kbcs                                ; N/A     ;
; Wrap_Keyboard:KEYBOARD|W_kbDataValid  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Wrap_Keyboard:KEYBOARD|W_kbDataValid  ; N/A     ;
; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0] ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A     ;
; i_CLOCK_50                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; i_CLOCK_50                            ; N/A     ;
; w_periphAdr[0]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphAdr[0]                        ; N/A     ;
; w_periphAdr[1]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphAdr[1]                        ; N/A     ;
; w_periphAdr[2]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphAdr[2]                        ; N/A     ;
; w_periphAdr[3]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphAdr[3]                        ; N/A     ;
; w_periphAdr[4]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphAdr[4]                        ; N/A     ;
; w_periphAdr[5]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphAdr[5]                        ; N/A     ;
; w_periphAdr[6]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphAdr[6]                        ; N/A     ;
; w_periphAdr[7]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphAdr[7]                        ; N/A     ;
; w_periphIn[0]                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphIn[0]                         ; N/A     ;
; w_periphIn[1]                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphIn[1]                         ; N/A     ;
; w_periphIn[2]                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphIn[2]                         ; N/A     ;
; w_periphIn[3]                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphIn[3]                         ; N/A     ;
; w_periphIn[4]                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphIn[4]                         ; N/A     ;
; w_periphIn[5]                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphIn[5]                         ; N/A     ;
; w_periphIn[6]                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphIn[6]                         ; N/A     ;
; w_periphIn[7]                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphIn[7]                         ; N/A     ;
; w_periphOut[0]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphOut[0]                        ; N/A     ;
; w_periphOut[1]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphOut[1]                        ; N/A     ;
; w_periphOut[2]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphOut[2]                        ; N/A     ;
; w_periphOut[3]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphOut[3]                        ; N/A     ;
; w_periphOut[4]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphOut[4]                        ; N/A     ;
; w_periphOut[5]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphOut[5]                        ; N/A     ;
; w_periphOut[6]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphOut[6]                        ; N/A     ;
; w_periphOut[7]                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphOut[7]                        ; N/A     ;
; w_periphRd                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphRd                            ; N/A     ;
; w_periphWr                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphWr                            ; N/A     ;
; w_periphWr                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; w_periphWr                            ; N/A     ;
+---------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Jul 04 01:01:06 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ANSITerm1 -c ANSITerm1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/debounce.vhd Line: 36
    Info (12023): Found entity 1: debounce File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/debounce.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file components/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam2K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam2K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam2K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file components/displayram1k.vhd
    Info (12022): Found design unit 1: displayram1k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam1K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam1K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam1K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file components/sbctextdisplayrgb.vhd
    Info (12022): Found design unit 1: SBCTextDisplayRGB-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SBCTextDisplayRGB.vhd Line: 79
    Info (12023): Found entity 1: SBCTextDisplayRGB File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SBCTextDisplayRGB.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file components/sansboldromreduced.vhd
    Info (12022): Found design unit 1: sansboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRomReduced.vhd Line: 53
    Info (12023): Found entity 1: SansBoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRomReduced.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file components/sansboldrom.vhd
    Info (12022): Found design unit 1: sansboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRom.vhd Line: 53
    Info (12023): Found entity 1: SansBoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file components/cgaboldromreduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/CGABoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/CGABoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file components/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/CGABoldRom.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/CGABoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file components/ansidisplayvga.vhd
    Info (12022): Found design unit 1: ANSIDisplayVGA-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd Line: 92
    Info (12023): Found entity 1: ANSIDisplayVGA File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file components/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/bufferedUART.vhd Line: 60
    Info (12023): Found entity 1: bufferedUART File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/bufferedUART.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file components/baudrate6850.vhd
    Info (12022): Found design unit 1: BaudRate6850-BaudRate6850_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/BaudRate6850.vhd Line: 33
    Info (12023): Found entity 1: BaudRate6850 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/BaudRate6850.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file components/wrap_keyboard.vhd
    Info (12022): Found design unit 1: Wrap_Keyboard-logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/Wrap_Keyboard.vhd Line: 21
    Info (12023): Found entity 1: Wrap_Keyboard File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/Wrap_Keyboard.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file components/ps2_keyboard_to_ascii.vhd
    Info (12022): Found design unit 1: ps2_keyboard_to_ascii-behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard_to_ascii.vhd Line: 39
    Info (12023): Found entity 1: ps2_keyboard_to_ascii File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard_to_ascii.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file components/ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard-logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard.vhd Line: 38
    Info (12023): Found entity 1: ps2_keyboard File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/regfile8x8.vhd
    Info (12022): Found design unit 1: RegFile8x8-RegFile8x8_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd Line: 23
    Info (12023): Found entity 1: RegFile8x8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/n-bit-gray-counter.vhd
    Info (12022): Found design unit 1: GrayCounter-GrayCounter_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd Line: 13
    Info (12023): Found entity 1: GrayCounter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/lifo.vhd
    Info (12022): Found design unit 1: lifo-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd Line: 49
    Info (12023): Found entity 1: lifo File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/iop16b.vhd
    Info (12022): Found design unit 1: IOP16-IOP16_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 91
    Info (12023): Found entity 1: IOP16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/debounce.vhd
    Info (12022): Found design unit 1: Debouncer-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd Line: 21
    Info (12023): Found entity 1: Debouncer File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file ansiterm1.vhd
    Info (12022): Found design unit 1: ANSITerm1-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 83
    Info (12023): Found entity 1: ANSITerm1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file iop_rom.vhd
    Info (12022): Found design unit 1: iop_rom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/IOP_ROM.vhd Line: 53
    Info (12023): Found entity 1: IOP_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/IOP_ROM.vhd Line: 43
Info (12127): Elaborating entity "ANSITerm1" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at ANSITerm1.vhd(58): used explicit default value for signal "sdCS" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 58
Warning (10540): VHDL Signal Declaration warning at ANSITerm1.vhd(59): used explicit default value for signal "sdCLK" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 59
Warning (10541): VHDL Signal Declaration warning at ANSITerm1.vhd(60): used implicit default value for signal "sdDI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 60
Warning (10540): VHDL Signal Declaration warning at ANSITerm1.vhd(66): used explicit default value for signal "sramAddress" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
Warning (10540): VHDL Signal Declaration warning at ANSITerm1.vhd(67): used explicit default value for signal "n_sRamWE" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 67
Warning (10540): VHDL Signal Declaration warning at ANSITerm1.vhd(68): used explicit default value for signal "n_sRamCS" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at ANSITerm1.vhd(69): used explicit default value for signal "n_sRamOE" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at ANSITerm1.vhd(72): used explicit default value for signal "n_sdRamCas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 72
Warning (10540): VHDL Signal Declaration warning at ANSITerm1.vhd(73): used explicit default value for signal "n_sdRamRas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 73
Warning (10540): VHDL Signal Declaration warning at ANSITerm1.vhd(74): used explicit default value for signal "n_sdRamWe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 74
Warning (10540): VHDL Signal Declaration warning at ANSITerm1.vhd(75): used explicit default value for signal "n_sdRamCe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 75
Warning (10540): VHDL Signal Declaration warning at ANSITerm1.vhd(76): used explicit default value for signal "sdRamClk" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 76
Warning (10540): VHDL Signal Declaration warning at ANSITerm1.vhd(77): used explicit default value for signal "sdRamClkEn" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 77
Warning (10540): VHDL Signal Declaration warning at ANSITerm1.vhd(78): used explicit default value for signal "sdRamAddr" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:debounceReset" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 135
Info (12128): Elaborating entity "IOP16" for hierarchy "IOP16:IOP16" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 146
Warning (10036): Verilog HDL or VHDL warning at IOP16B.vhd(118): object "w_OP_NOP" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 118
Info (10041): Inferred latch for "w_zBit" at IOP16B.vhd(317) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 317
Info (12128): Elaborating entity "GrayCounter" for hierarchy "IOP16:IOP16|GrayCounter:greyLow" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 158
Info (12128): Elaborating entity "IOP_ROM" for hierarchy "IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 223
Info (12128): Elaborating entity "altsyncram" for hierarchy "IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/IOP_ROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/IOP_ROM.vhd Line: 60
Info (12133): Instantiated megafunction "IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/IOP_ROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../IOP16_Code/ANSITerm03/ANSITerm03.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sfu3.tdf
    Info (12023): Found entity 1: altsyncram_sfu3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_sfu3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sfu3" for hierarchy "IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (44) in the Memory Initialization File "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16_Code/ANSITerm03/ANSITerm03.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/IOP_ROM.vhd Line: 60
Info (12128): Elaborating entity "RegFile8x8" for hierarchy "IOP16:IOP16|RegFile8x8:RegFile" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 339
Info (12128): Elaborating entity "ANSIDisplayVGA" for hierarchy "ANSIDisplayVGA:ANSIDisplay" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 166
Warning (10036): Verilog HDL or VHDL warning at ANSIDisplayVGA.vhd(112): object "func_reset" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd Line: 112
Info (12128): Elaborating entity "SansBoldRomReduced" for hierarchy "ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd Line: 239
Info (12128): Elaborating entity "altsyncram" for hierarchy "ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRomReduced.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRomReduced.vhd Line: 60
Info (12133): Instantiated megafunction "ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRomReduced.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../Components/SansFontBoldReduced.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ljs3.tdf
    Info (12023): Found entity 1: altsyncram_ljs3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_ljs3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ljs3" for hierarchy "ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "SansFontBoldReduced.HEX" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32 warnings, reporting 10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX Line: 1
    Warning (113009): Data at line (1) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX Line: 1
    Warning (113009): Data at line (2) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX Line: 2
    Warning (113009): Data at line (3) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX Line: 3
    Warning (113009): Data at line (4) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX Line: 4
    Warning (113009): Data at line (5) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX Line: 5
    Warning (113009): Data at line (6) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX Line: 6
    Warning (113009): Data at line (7) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX Line: 7
    Warning (113009): Data at line (8) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX Line: 8
    Warning (113009): Data at line (9) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX Line: 9
    Warning (113009): Data at line (10) of memory initialization file "SansFontBoldReduced.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX Line: 10
Info (12128): Elaborating entity "DisplayRam2K" for hierarchy "ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd Line: 250
Info (12128): Elaborating entity "altsyncram" for hierarchy "ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam2K.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam2K.vhd Line: 67
Info (12133): Instantiated megafunction "ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam2K.vhd Line: 67
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ldr3.tdf
    Info (12023): Found entity 1: altsyncram_ldr3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_ldr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ldr3" for hierarchy "ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Wrap_Keyboard" for hierarchy "Wrap_Keyboard:KEYBOARD" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 199
Info (12128): Elaborating entity "ps2_keyboard_to_ascii" for hierarchy "Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/Wrap_Keyboard.vhd Line: 41
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard_to_ascii.vhd Line: 70
Info (12128): Elaborating entity "debounce" for hierarchy "Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard.vhd Line: 67
Info (12128): Elaborating entity "BaudRate6850" for hierarchy "BaudRate6850:BAUDRATEGEN" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 214
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:UART" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 224
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c524.tdf
    Info (12023): Found entity 1: altsyncram_c524 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_c524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf
    Info (12023): Found entity 1: cntr_pgi File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cntr_pgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.07.04.01:01:28 Progress: Loading sld1444e96f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer IOP16:IOP16|o_periphAdr[1] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 86
    Warning (19017): Found clock multiplexer IOP16:IOP16|o_periphAdr[2] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 86
    Warning (19017): Found clock multiplexer IOP16:IOP16|o_periphAdr[3] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 86
    Warning (19017): Found clock multiplexer IOP16:IOP16|o_periphAdr[4] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 86
    Warning (19017): Found clock multiplexer IOP16:IOP16|o_periphAdr[5] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 86
    Warning (19017): Found clock multiplexer IOP16:IOP16|o_periphAdr[6] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 86
    Warning (19017): Found clock multiplexer IOP16:IOP16|o_periphAdr[7] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 86
Warning (276027): Inferred dual-clock RAM node "bufferedUART:UART|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:UART|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ANSIDisplayVGA:ANSIDisplay|Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd Line: 329
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ANSIDisplayVGA:ANSIDisplay|Mod1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd Line: 330
Info (12130): Elaborated megafunction instantiation "bufferedUART:UART|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "bufferedUART:UART|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf
    Info (12023): Found entity 1: altsyncram_3ce1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_3ce1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd Line: 329
Info (12133): Instantiated megafunction "ANSIDisplayVGA:ANSIDisplay|lpm_divide:Mod0" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd Line: 329
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/lpm_divide_icm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/alt_u_div_2af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/add_sub_8pc.tdf Line: 23
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "io_PS2_CLK" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 54
    Warning (13040): bidirectional pin "io_PS2_DAT" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 55
    Warning (13040): bidirectional pin "sramData[0]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 65
    Warning (13040): bidirectional pin "sramData[1]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 65
    Warning (13040): bidirectional pin "sramData[2]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 65
    Warning (13040): bidirectional pin "sramData[3]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 65
    Warning (13040): bidirectional pin "sramData[4]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 65
    Warning (13040): bidirectional pin "sramData[5]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 65
    Warning (13040): bidirectional pin "sramData[6]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 65
    Warning (13040): bidirectional pin "sramData[7]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 65
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd Line: 540
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdCS" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 58
    Warning (13410): Pin "sdCLK" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 59
    Warning (13410): Pin "sdDI" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 60
    Warning (13410): Pin "sramAddress[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[2]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[3]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[4]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[5]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[6]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[7]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[8]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[9]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[10]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[11]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[12]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[13]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[14]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[15]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[16]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[17]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[18]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "sramAddress[19]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 66
    Warning (13410): Pin "n_sRamWE" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 67
    Warning (13410): Pin "n_sRamCS" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 68
    Warning (13410): Pin "n_sRamOE" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 69
    Warning (13410): Pin "n_sdRamCas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 72
    Warning (13410): Pin "n_sdRamRas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 73
    Warning (13410): Pin "n_sdRamWe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 74
    Warning (13410): Pin "n_sdRamCe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 75
    Warning (13410): Pin "sdRamClk" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 76
    Warning (13410): Pin "sdRamClkEn" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 77
    Warning (13410): Pin "sdRamAddr[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[2]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[3]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[4]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[5]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[6]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[7]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[8]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[9]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[10]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[11]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[12]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[13]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
    Warning (13410): Pin "sdRamAddr[14]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 78
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_StateGC[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 94
    Info (17048): Logic cell "IOP16:IOP16|w_StateGC[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 94
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "IOP16:IOP16|w_RomData[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd Line: 105
    Info (17048): Logic cell "Wrap_Keyboard:KEYBOARD|W_kbDataValid" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/Wrap_Keyboard.vhd Line: 27
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sdDO" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 61
    Warning (15610): No output dependent on input pin "sdCD" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 62
    Warning (15610): No output dependent on input pin "sdRamData[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
    Warning (15610): No output dependent on input pin "sdRamData[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd Line: 79
Info (21057): Implemented 3154 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 58 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 2983 logic cells
    Info (21064): Implemented 77 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Sun Jul 04 01:01:53 2021
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:23


