WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500063 heartbeat IPC: 3.9999 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 18 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500064 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500064 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 10089001 heartbeat IPC: 1.31771 cumulative IPC: 1.31771 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 17636171 heartbeat IPC: 1.325 cumulative IPC: 1.32135 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 25195111 heartbeat IPC: 1.32294 cumulative IPC: 1.32188 (Simulation time: 0 hr 1 min 54 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 32738502 heartbeat IPC: 1.32567 cumulative IPC: 1.32282 (Simulation time: 0 hr 2 min 27 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40493524 heartbeat IPC: 1.28949 cumulative IPC: 1.31602 (Simulation time: 0 hr 2 min 59 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 37993461 cumulative IPC: 1.31602 (Simulation time: 0 hr 2 min 59 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 37993461 (Simulation time: 0 hr 2 min 59 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.31602 instructions: 50000003 cycles: 37993461
CPU 0 Branch Prediction Accuracy: 89.1569% MPKI: 16.1133 Average ROB Occupancy at Mispredict: 27.9474
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01754
BRANCH_INDIRECT: 0.01102
BRANCH_CONDITIONAL: 15.5915
BRANCH_DIRECT_CALL: 0.01738
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.47578

LLC TOTAL       ACCESS:      39960  HIT:      12858  MISS:      27102
LLC LOAD         ACCESS:      15950  HIT:       1725  MISS:      14225
LLC RFO          ACCESS:       1493  HIT:       1157  MISS:        336
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       9160  HIT:       9146  MISS:         14
LLC TRANSLATION  ACCESS:      13357  HIT:        830  MISS:      12527
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 121.344 cycles
cpu0_DTLB TOTAL       ACCESS:   13059503  HIT:   12995085  MISS:      64418
cpu0_DTLB LOAD         ACCESS:   13059503  HIT:   12995085  MISS:      64418
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 92.0158 cycles
cpu0_ITLB TOTAL       ACCESS:    3544590  HIT:    3544590  MISS:          0
cpu0_ITLB LOAD         ACCESS:    3544590  HIT:    3544590  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   15797683  HIT:   15656936  MISS:     140747
cpu0_L1D LOAD         ACCESS:    9769484  HIT:    9689325  MISS:      80159
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6009720  HIT:    5966632  MISS:      43088
cpu0_L1D TRANSLATION  ACCESS:      18479  HIT:        979  MISS:      17500
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 32.3115 cycles
cpu0_L1I TOTAL       ACCESS:    4203686  HIT:    4142176  MISS:      61510
cpu0_L1I LOAD         ACCESS:    4203686  HIT:    4142176  MISS:      61510
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.5341 cycles
cpu0_L2C TOTAL       ACCESS:     120234  HIT:      87036  MISS:      33198
cpu0_L2C LOAD         ACCESS:      73637  HIT:      57687  MISS:      15950
cpu0_L2C RFO          ACCESS:      13463  HIT:      11970  MISS:       1493
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      15676  HIT:      13278  MISS:       2398
cpu0_L2C TRANSLATION  ACCESS:      17458  HIT:       4101  MISS:      13357
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 118.434 cycles
cpu0_STLB TOTAL       ACCESS:      13728  HIT:       4588  MISS:       9140
cpu0_STLB LOAD         ACCESS:      13728  HIT:       4588  MISS:       9140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 635.5 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      11843
  ROW_BUFFER_MISS:      15245
 AVG DBUS CONGESTED CYCLE:    3.98017
 WQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:        542  FULL:          0
