Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3ea11e2515ad4a05ba6fddaa333e0845 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fsm_tb_behav xil_defaultlib.fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk_long' is not connected on this instance [D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sim_1/new/fsm_tb.v:35]
WARNING: [VRFC 10-5021] port 'clk_long' is not connected on this instance [D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sim_1/new/fsm_tb.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.onepulse
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsm_tb_behav
