Source Block: oh/elink/hdl/erx_protocol.v@67:77@HdlIdDef
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;
   reg [31:0]     srcaddr_2;
   reg            stream_2;


   wire 	  ecfg_rx_enable_sync;
   wire 	  gated_access;
   

Diff Content:
- 72    reg            stream_2;
+ 72    reg [3:0]      ctrlmode_reg;
+ 72    reg [31:0]     dstaddr_reg;
+ 72    reg [1:0]      datamode_reg;
+ 72    reg            write_reg;
+ 72    reg            access_reg;
+ 72    reg [31:0]     data_reg;
+ 72    reg [31:0]     srcaddr_reg;
+ 72    reg            stream_reg;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/erx_protocol.v@66:76
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;
   reg [31:0]     srcaddr_2;
   reg            stream_2;


   wire 	  ecfg_rx_enable_sync;
   wire 	  gated_access;

Clone Blocks 2:
oh/elink/hdl/erx_protocol.v@63:73
   reg            stream_1;
   
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;
   reg [31:0]     srcaddr_2;
   reg            stream_2;


Clone Blocks 3:
oh/elink/hdl/erx_protocol.v@64:74
   
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;
   reg [31:0]     srcaddr_2;
   reg            stream_2;



Clone Blocks 4:
oh/elink/hdl/erx_protocol.v@65:75
   reg [3:0]      ctrlmode_2;
   reg [31:0]     dstaddr_2;
   reg [1:0]      datamode_2;
   reg            write_2;
   reg            access_2;
   reg [31:0]     data_2;
   reg [31:0]     srcaddr_2;
   reg            stream_2;


   wire 	  ecfg_rx_enable_sync;

