$comment
	File created using the following command:
		vcd file FlipFlopD.msim.vcd -direction
$end
$date
	Wed Mar 11 10:45:26 2015
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FlipFlopD_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " d $end
$var reg 1 # reset $end
$var reg 1 $ set $end
$var wire 1 % q $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - q~output_o $end
$var wire 1 . clk~input_o $end
$var wire 1 / d~input_o $end
$var wire 1 0 set~input_o $end
$var wire 1 1 reset~input_o $end
$var wire 1 2 q~0_combout $end
$var wire 1 3 q~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
1#
1$
0%
x&
0'
1(
x)
1*
1+
1,
0-
1.
0/
10
11
02
03
$end
#40000
1"
1/
0&
#55000
0!
0.
1&
#80000
0$
0"
00
0/
0&
#100000
0#
01
1&
#160000
1$
1"
10
1/
0&
12
#165000
1!
1.
1&
13
1-
1%
#200000
1#
0"
11
0/
0&
02
#220000
0!
0.
1&
#240000
0$
1"
00
1/
0&
#275000
1!
1.
1&
03
0-
0%
#280000
0"
0/
0&
#385000
0!
0.
1&
#400000
1"
1/
0&
#440000
1!
0"
1.
0/
1&
#500000
0#
01
0&
#520000
1"
1/
1&
12
#550000
0!
0.
0&
#560000
1$
0"
10
0/
1&
#600000
1#
1"
11
1/
0&
02
#640000
0$
00
1&
#700000
0#
01
0&
12
#715000
1!
1.
1&
13
1-
1%
#760000
0"
0/
0&
02
#800000
1$
1#
10
11
1&
#880000
1"
0$
1/
00
0&
#960000
0"
0/
1&
#1000000
