Source Block: hdl/library/util_cpack/util_cpack.v@121:131@HdlIdDef
  output  [((NUM_OF_CHANNELS*CHANNEL_DATA_WIDTH)-1):0]    adc_data;

  // internal registers

  reg                               adc_valid_d = 'd0;
  reg     [((NUM_OF_CHANNELS_M*CHANNEL_DATA_WIDTH)-1):0]   adc_data_d = 'd0;
  reg                               adc_mux_valid = 'd0;
  reg     [(NUM_OF_CHANNELS_M-1):0]           adc_mux_enable = 'd0;
  reg     [((CH_SCNT*16*79)-1):0]   adc_mux_data = 'd0;
  reg                               adc_valid = 'd0;
  reg                               adc_sync = 'd0;

Diff Content:
- 126   reg     [((NUM_OF_CHANNELS_M*CHANNEL_DATA_WIDTH)-1):0]   adc_data_d = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_cpack/util_cpack.v@124:134

  reg                               adc_valid_d = 'd0;
  reg     [((NUM_OF_CHANNELS_M*CHANNEL_DATA_WIDTH)-1):0]   adc_data_d = 'd0;
  reg                               adc_mux_valid = 'd0;
  reg     [(NUM_OF_CHANNELS_M-1):0]           adc_mux_enable = 'd0;
  reg     [((CH_SCNT*16*79)-1):0]   adc_mux_data = 'd0;
  reg                               adc_valid = 'd0;
  reg                               adc_sync = 'd0;
  reg     [((NUM_OF_CHANNELS*CHANNEL_DATA_WIDTH)-1):0]    adc_data = 'd0;

  // internal signals

Clone Blocks 2:
hdl/library/util_cpack/util_cpack.v@123:133
  // internal registers

  reg                               adc_valid_d = 'd0;
  reg     [((NUM_OF_CHANNELS_M*CHANNEL_DATA_WIDTH)-1):0]   adc_data_d = 'd0;
  reg                               adc_mux_valid = 'd0;
  reg     [(NUM_OF_CHANNELS_M-1):0]           adc_mux_enable = 'd0;
  reg     [((CH_SCNT*16*79)-1):0]   adc_mux_data = 'd0;
  reg                               adc_valid = 'd0;
  reg                               adc_sync = 'd0;
  reg     [((NUM_OF_CHANNELS*CHANNEL_DATA_WIDTH)-1):0]    adc_data = 'd0;


Clone Blocks 3:
hdl/library/util_cpack/util_cpack.v@120:130
  output                            adc_sync;
  output  [((NUM_OF_CHANNELS*CHANNEL_DATA_WIDTH)-1):0]    adc_data;

  // internal registers

  reg                               adc_valid_d = 'd0;
  reg     [((NUM_OF_CHANNELS_M*CHANNEL_DATA_WIDTH)-1):0]   adc_data_d = 'd0;
  reg                               adc_mux_valid = 'd0;
  reg     [(NUM_OF_CHANNELS_M-1):0]           adc_mux_enable = 'd0;
  reg     [((CH_SCNT*16*79)-1):0]   adc_mux_data = 'd0;
  reg                               adc_valid = 'd0;

Clone Blocks 4:
hdl/library/util_cpack/util_cpack.v@122:132

  // internal registers

  reg                               adc_valid_d = 'd0;
  reg     [((NUM_OF_CHANNELS_M*CHANNEL_DATA_WIDTH)-1):0]   adc_data_d = 'd0;
  reg                               adc_mux_valid = 'd0;
  reg     [(NUM_OF_CHANNELS_M-1):0]           adc_mux_enable = 'd0;
  reg     [((CH_SCNT*16*79)-1):0]   adc_mux_data = 'd0;
  reg                               adc_valid = 'd0;
  reg                               adc_sync = 'd0;
  reg     [((NUM_OF_CHANNELS*CHANNEL_DATA_WIDTH)-1):0]    adc_data = 'd0;

