

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
820b8a4a7be6e62a8918fd7f312d1083  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=libor.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB > _cuobjdump_complete_output_woQZCe"
Parsing file _cuobjdump_complete_output_woQZCe
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: libor.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: libor.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: libor.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: libor.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z29Pathcalc_Portfolio_KernelGPU2Pf : hostFun 0x0x403b00, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_1.elf
()





Finished parsing .elf file _cuobjdump_1.elf
Parsing .ptx file _cuobjdump_1.ptx
Finished parsing .ptx file _cuobjdump_1.ptx
Parsing .sass file _cuobjdump_1.sass
Finished parsing .sass file _cuobjdump_1.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_1.ptx _cuobjdump_1.sass _cuobjdump_1.elf _ptxplus_GoTMSZ
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant0" from 0x100 to 0x2c8 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z28Pathcalc_Portfolio_KernelGPUPfS_" from 0x300 to 0x31c (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "constant1_Z29Pathcalc_Portfolio_KernelGPU2Pf" from 0x380 to 0x398 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "maturities" from 0x400 to 0x43c (global memory space) 4
GPGPU-Sim PTX: moving "maturities" from 0x400 to 0x110 (constant0+10)
GPGPU-Sim PTX: allocating constant region for "N" from 0x43c to 0x440 (global memory space) 5
GPGPU-Sim PTX: moving "N" from 0x43c to 0x100 (constant0+0)
GPGPU-Sim PTX: allocating constant region for "delta" from 0x440 to 0x444 (global memory space) 6
GPGPU-Sim PTX: moving "delta" from 0x440 to 0x10c (constant0+c)
GPGPU-Sim PTX: allocating constant region for "lambda" from 0x480 to 0x5c0 (global memory space) 7
GPGPU-Sim PTX: moving "lambda" from 0x480 to 0x188 (constant0+88)
GPGPU-Sim PTX: allocating constant region for "Nopt" from 0x5c0 to 0x5c4 (global memory space) 8
GPGPU-Sim PTX: moving "Nopt" from 0x5c0 to 0x108 (constant0+8)
GPGPU-Sim PTX: allocating constant region for "Nmat" from 0x5c4 to 0x5c8 (global memory space) 9
GPGPU-Sim PTX: moving "Nmat" from 0x5c4 to 0x104 (constant0+4)
GPGPU-Sim PTX: allocating constant region for "swaprates" from 0x600 to 0x63c (global memory space) 10
GPGPU-Sim PTX: moving "swaprates" from 0x600 to 0x14c (constant0+4c)
GPGPU-Sim PTX: allocating local region for "l1" from 0x0 to 0x0 (local memory space)
GPGPU-Sim PTX: allocating local region for "l2" from 0x0 to 0x0 (local memory space)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: reconvergence points for _Z29Pathcalc_Portfolio_KernelGPU2Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (_1.ptx:98) @$p3.eq bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:113) l0x000000f0: @$p0.eq bra l0x00000250;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0e8 (_1.ptx:112) @$p3.ne bra l0x000000a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:113) l0x000000f0: @$p0.eq bra l0x00000250;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:113) l0x000000f0: @$p0.eq bra l0x00000250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:159) l0x00000250: @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x118 (_1.ptx:118) @$p3.ne bra l0x00000238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:156) l0x00000238: mov.u32 $r1, $r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x230 (_1.ptx:155) @$p3.ne bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:156) l0x00000238: mov.u32 $r1, $r2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x248 (_1.ptx:158) @$p3.ne bra l0x00000100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:159) l0x00000250: @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:159) l0x00000250: @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:189) l0x00000338: @$p2.eq bra l0x00000410;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (_1.ptx:188) @$p3.ne bra l0x000002b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:189) l0x00000338: @$p2.eq bra l0x00000410;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x338 (_1.ptx:189) l0x00000338: @$p2.eq bra l0x00000410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:217) l0x00000418: @$p0.eq bra l0x000004b0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x400 (_1.ptx:214) @$p3.ne bra l0x00000370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:215) bra l0x00000418;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x408 (_1.ptx:215) bra l0x00000418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:217) l0x00000418: @$p0.eq bra l0x000004b0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x418 (_1.ptx:217) l0x00000418: @$p0.eq bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b8 (_1.ptx:237) l0x000004b8: mul.f32 $r1, $r2, $r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4a0 (_1.ptx:234) @$p3.ne bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (_1.ptx:235) bra l0x000004b8;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4a8 (_1.ptx:235) bra l0x000004b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b8 (_1.ptx:237) l0x000004b8: mul.f32 $r1, $r2, $r1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x4d8 (_1.ptx:242) @$p3.ne bra l0x00000070;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (_1.ptx:243) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29Pathcalc_Portfolio_KernelGPU2Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'.
GPGPU-Sim PTX: instruction assembly for function '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z28Pathcalc_Portfolio_KernelGPUPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x578 (_1.ptx:280) l0x00000088: @$p0.eq bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:308) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5e8 (_1.ptx:294) @$p3.ne bra l0x000000b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (_1.ptx:295) @$p0.eq bra l0x00000168;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5f0 (_1.ptx:295) @$p0.eq bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:308) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x650 (_1.ptx:307) @$p3.ne bra l0x00000130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:308) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x658 (_1.ptx:308) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (_1.ptx:363) l0x00000308: @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x680 (_1.ptx:313) @$p3.ne bra l0x000002f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_1.ptx:360) l0x000002f0: mov.u32 $r0, $r3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7d8 (_1.ptx:359) @$p3.ne bra l0x00000210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_1.ptx:360) l0x000002f0: mov.u32 $r0, $r3;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7f0 (_1.ptx:362) @$p3.ne bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (_1.ptx:363) l0x00000308: @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7f8 (_1.ptx:363) l0x00000308: @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:402) l0x00000438: set.lt.s32.s32 $p3/$o127, $r124, constant0[0x0008];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8b8 (_1.ptx:388) @$p3.ne bra l0x00000360;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c0 (_1.ptx:389) @$p2.eq bra l0x00000438;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x8c0 (_1.ptx:389) @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:402) l0x00000438: set.lt.s32.s32 $p3/$o127, $r124, constant0[0x0008];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x920 (_1.ptx:401) @$p3.ne bra l0x000003f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:402) l0x00000438: set.lt.s32.s32 $p3/$o127, $r124, constant0[0x0008];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x930 (_1.ptx:403) @$p3.eq bra l0x00000558;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa50 (_1.ptx:439) l0x00000560: mov.u32 $r12, constant0[0x0000];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9c0 (_1.ptx:421) @$p3.eq bra l0x00000528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa18 (_1.ptx:432) l0x00000528: add.u32 $ofs2, $ofs2, 0x00000004;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xa38 (_1.ptx:436) @$p3.ne bra l0x00000478;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa40 (_1.ptx:437) bra l0x00000560;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xa40 (_1.ptx:437) bra l0x00000560;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa50 (_1.ptx:439) l0x00000560: mov.u32 $r12, constant0[0x0000];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xa70 (_1.ptx:443) @$p3.eq bra l0x00000718;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (_1.ptx:496) l0x00000718: @$p1.eq bra l0x000007b0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xb38 (_1.ptx:470) @$p3.ne bra l0x000006d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc0 (_1.ptx:487) l0x000006d0: shl.b32 $ofs2, $r4, 0x0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xc00 (_1.ptx:495) @$p3.ne bra l0x000005d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (_1.ptx:496) l0x00000718: @$p1.eq bra l0x000007b0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc08 (_1.ptx:496) l0x00000718: @$p1.eq bra l0x000007b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (_1.ptx:516) l0x000007b8: mul.f32 $r5, $r3, $r0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc90 (_1.ptx:513) @$p3.ne bra l0x00000740;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc98 (_1.ptx:514) bra l0x000007b8;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xc98 (_1.ptx:514) bra l0x000007b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (_1.ptx:516) l0x000007b8: mul.f32 $r5, $r3, $r0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xcb0 (_1.ptx:517) @$p1.eq bra l0x00000860;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (_1.ptx:538) l0x00000860: mov.u32 $r3, constant0[0x0004];
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd48 (_1.ptx:537) @$p3.ne bra l0x000007f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (_1.ptx:538) l0x00000860: mov.u32 $r3, constant0[0x0004];
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd68 (_1.ptx:541) @$p3.eq bra l0x000008d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc0 (_1.ptx:552) l0x000008d0: st.global.u32 [$r9], $r5;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xdb8 (_1.ptx:551) @$p3.ne bra l0x00000898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc0 (_1.ptx:552) l0x000008d0: st.global.u32 [$r9], $r5;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xde8 (_1.ptx:557) @$p3.eq bra l0x00000a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf78 (_1.ptx:613) l0x00000a88: ld.local.u32 $r0, [0x383c];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xe08 (_1.ptx:561) @$p3.ne bra l0x00000a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf60 (_1.ptx:610) l0x00000a70: add.u32 $r0, $r0, 0xffffffff;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xf58 (_1.ptx:609) @$p3.ne bra l0x000009a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf60 (_1.ptx:610) l0x00000a70: add.u32 $r0, $r0, 0xffffffff;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xf70 (_1.ptx:612) @$p3.ne bra l0x00000910;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf78 (_1.ptx:613) l0x00000a88: ld.local.u32 $r0, [0x383c];
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xfa0 (_1.ptx:619) @$p3.ne bra l0x00000088;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa8 (_1.ptx:620) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z28Pathcalc_Portfolio_KernelGPUPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_pyQdcL"
Running: cat _ptx_pyQdcL | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_oNaGvw
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_oNaGvw --output-file  /dev/null 2> _ptx_pyQdcLinfo"
GPGPU-Sim PTX: Kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' : regs=25, lmem=4, smem=0, cmem=496
GPGPU-Sim PTX: Kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' : regs=34, lmem=4, smem=0, cmem=504
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_pyQdcL _ptx2_oNaGvw _ptx_pyQdcLinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z28Pathcalc_Portfolio_KernelGPUPfS_ : hostFun 0x0x403b70, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d448; deviceAddress = N; deviceName = N
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant N (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d44c; deviceAddress = Nmat; deviceName = Nmat
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant Nmat (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d450; deviceAddress = Nopt; deviceName = Nopt
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant Nopt (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d460; deviceAddress = maturities; deviceName = maturities
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 60 bytes
GPGPU-Sim PTX registering constant maturities (60 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d49c; deviceAddress = delta; deviceName = delta
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant delta (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d4a0; deviceAddress = swaprates; deviceName = swaprates
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 60 bytes
GPGPU-Sim PTX registering constant swaprates (60 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d4e0; deviceAddress = lambda; deviceName = lambda
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 320 bytes
GPGPU-Sim PTX registering constant lambda (320 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d448
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d448
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d448
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol N+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d44c
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d44c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d44c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol Nmat+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d450
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d450
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d450
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol Nopt+0 @0x108 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d49c
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d49c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d49c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol delta+0 @0x10c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d460
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d460
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d460
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 60 bytes  to  symbol maturities+0 @0x110 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d4a0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d4a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d4a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 60 bytes  to  symbol swaprates+0 @0x14c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d4e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d4e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d4e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 320 bytes  to  symbol lambda+0 @0x188 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403b00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' to stream 0, gridDim= (112,1,1) blockDim = (192,1,1) 
kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: CTA/core = 6, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (387,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (387,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (387,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (387,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (387,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (387,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (387,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(388,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(388,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(389,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(389,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(390,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(390,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(391,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(391,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (399,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (399,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (399,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (399,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(400,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(401,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(402,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(403,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (405,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (405,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (405,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (405,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(406,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(407,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(408,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(409,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (411,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (411,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (411,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (411,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(412,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (412,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(413,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(413,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(414,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(415,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (417,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (417,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (417,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (417,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(418,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(419,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(420,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(421,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (423,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (423,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (423,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (423,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(424,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(425,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(426,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (429,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (429,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (429,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (431,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (431,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (431,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (435,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (435,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (435,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (441,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (441,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (441,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (441,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (447,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (447,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (447,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (447,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (448,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (453,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (453,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (453,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (453,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (454,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (459,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (459,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (459,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (459,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (460,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (463,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (466,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (469,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (472,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (472,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (472,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (475,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (478,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (478,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (481,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (481,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (484,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (484,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (484,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (487,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (487,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (487,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (490,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (490,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (491,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (493,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (493,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (496,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (499,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (499,0), 2 CTAs running
GPGPU-Sim PTX: WARNING (_1.ptx:93) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 10 finished CTA #0 (953749,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1019368,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1023503,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1033486,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1033566,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1034225,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1040943,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1042534,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1050858,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1051589,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1067425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1073988,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1077889,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1082572,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1085427,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1086267,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1087361,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1087765,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1089506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1094353,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1094685,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1096426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: GPU detected kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' finished on shader 3.
kernel_name = _Z29Pathcalc_Portfolio_KernelGPU2Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 1096427
gpu_sim_insn = 274478080
gpu_ipc =     250.3387
gpu_tot_sim_cycle = 1096427
gpu_tot_sim_insn = 274478080
gpu_tot_ipc =     250.3387
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 76558
gpu_stall_icnt2sh    = 1473
gpu_total_sim_rate=1016585

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4474640
	L1I_total_cache_misses = 816
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3822
L1D_cache:
	L1D_cache_core[0]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 20158
	L1D_cache_core[1]: Access = 61812, Miss = 33016, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 29396
	L1D_cache_core[2]: Access = 61812, Miss = 33013, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 28536
	L1D_cache_core[3]: Access = 61812, Miss = 33015, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 29393
	L1D_cache_core[4]: Access = 61812, Miss = 33013, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 28227
	L1D_cache_core[5]: Access = 61812, Miss = 33013, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 29110
	L1D_cache_core[6]: Access = 61812, Miss = 33014, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 28527
	L1D_cache_core[7]: Access = 61812, Miss = 33014, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 29418
	L1D_cache_core[8]: Access = 41208, Miss = 22010, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 24971
	L1D_cache_core[9]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 20629
	L1D_cache_core[10]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 12697
	L1D_cache_core[11]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 11647
	L1D_cache_core[12]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 22113
	L1D_cache_core[13]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 20392
	L1D_total_cache_accesses = 659328
	L1D_total_cache_misses = 352144
	L1D_total_cache_miss_rate = 0.5341
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 335214
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 616576
	L1C_total_cache_misses = 309
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 2560
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 321280
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 16418
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 616267
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 304624
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 30736
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 318796
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4473824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 816
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3822
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
67242, 67242, 67242, 67242, 67242, 67242, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 
gpgpu_n_tot_thrd_icount = 275510272
gpgpu_n_tot_w_icount = 8609696
gpgpu_n_stall_shd_mem = 335214
gpgpu_n_mem_read_local = 321280
gpgpu_n_mem_write_local = 30736
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 304752
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 112
gpgpu_n_load_insn  = 10362880
gpgpu_n_store_insn = 10735616
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 19730432
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 335214
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:545892	W0_Idle:119021	W0_Scoreboard:20727251	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8609696
traffic_breakdown_coretomem[CONST_ACC_R] = 896 {8:112,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17408 {136:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 41428864 {136:304624,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2570240 {8:321280,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 4180096 {136:30736,}
traffic_breakdown_memtocore[CONST_ACC_R] = 8064 {72:112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 43694080 {136:321280,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 245888 {8:30736,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1430121 n_nop=1067319 n_act=78490 n_pre=78474 n_req=102919 n_rd=106652 n_write=99186 bw_util=0.2879
n_activity=1315639 dram_eff=0.3129
bk0: 7546a 1173720i bk1: 5222a 1252466i bk2: 8154a 1152935i bk3: 5870a 1227184i bk4: 7482a 1167447i bk5: 5060a 1253839i bk6: 8216a 1147496i bk7: 5782a 1227108i bk8: 7992a 1158703i bk9: 5404a 1246075i bk10: 8070a 1157187i bk11: 5678a 1230719i bk12: 7022a 1184839i bk13: 4590a 1272548i bk14: 8592a 1132727i bk15: 5972a 1218022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.04915
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1430121 n_nop=1110357 n_act=66604 n_pre=66588 n_req=93286 n_rd=95408 n_write=91164 bw_util=0.2609
n_activity=1250041 dram_eff=0.2985
bk0: 6956a 1210336i bk1: 4494a 1280889i bk2: 7476a 1189419i bk3: 4904a 1263950i bk4: 6986a 1202789i bk5: 4540a 1273866i bk6: 7402a 1188831i bk7: 4958a 1256870i bk8: 7368a 1197856i bk9: 4666a 1273321i bk10: 7250a 1198468i bk11: 4926a 1261219i bk12: 6476a 1222568i bk13: 4122a 1294348i bk14: 7726a 1183722i bk15: 5158a 1251935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.985799
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1430121 n_nop=1094109 n_act=73809 n_pre=73793 n_req=94205 n_rd=96472 n_write=91938 bw_util=0.2635
n_activity=1274512 dram_eff=0.2957
bk0: 5226a 1243983i bk1: 6568a 1206725i bk2: 5370a 1240734i bk3: 7012a 1192237i bk4: 5018a 1248139i bk5: 6598a 1203543i bk6: 5186a 1239098i bk7: 7406a 1173456i bk8: 5458a 1235724i bk9: 6828a 1194646i bk10: 5254a 1240087i bk11: 6938a 1192773i bk12: 4548a 1264007i bk13: 6226a 1218261i bk14: 5290a 1237006i bk15: 7546a 1170361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929165
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x80003180, atomic=0 1 entries : 0x7f7b0512dfc0 :  mf: uid=6660440, sid03:w09, part=3, addr=0x80003180, load , size=128, unknown  status = IN_PARTITION_DRAM (1096424), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1430121 n_nop=1142647 n_act=61748 n_pre=61732 n_req=81997 n_rd=84796 n_write=79198 bw_util=0.2293
n_activity=1208284 dram_eff=0.2714
bk0: 3228a 1320436i bk1: 7274a 1196391i bk2: 3076a 1324706i bk3: 7800a 1183140i bk4: 2726a 1331900i bk5: 7124a 1197569i bk6: 3056a 1320119i bk7: 8234a 1162584i bk8: 3338a 1317894i bk9: 7714a 1182233i bk10: 3140a 1319719i bk11: 7644a 1184430i bk12: 2474a 1341587i bk13: 6778a 1208605i bk14: 2934a 1325147i bk15: 8256a 1157620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.816264
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1430121 n_nop=1158593 n_act=58316 n_pre=58300 n_req=77456 n_rd=79360 n_write=75552 bw_util=0.2166
n_activity=1175736 dram_eff=0.2635
bk0: 3270a 1320242i bk1: 6684a 1215553i bk2: 2972a 1328775i bk3: 7138a 1199095i bk4: 2870a 1329826i bk5: 6700a 1214240i bk6: 2914a 1324062i bk7: 7354a 1188099i bk8: 3294a 1317550i bk9: 7038a 1202860i bk10: 2980a 1325748i bk11: 6936a 1206115i bk12: 2594a 1340728i bk13: 6250a 1228902i bk14: 2910a 1327020i bk15: 7456a 1183804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.733704
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1430121 n_nop=1095025 n_act=69767 n_pre=69751 n_req=97789 n_rd=100144 n_write=95434 bw_util=0.2735
n_activity=1266675 dram_eff=0.3088
bk0: 5310a 1258499i bk1: 6966a 1199859i bk2: 5610a 1248482i bk3: 7358a 1182519i bk4: 5040a 1262757i bk5: 6878a 1194416i bk6: 5494a 1242130i bk7: 7612a 1168509i bk8: 5574a 1253496i bk9: 7330a 1188253i bk10: 5398a 1253788i bk11: 7136a 1193305i bk12: 4560a 1280840i bk13: 6502a 1210942i bk14: 5664a 1243103i bk15: 7712a 1162755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.03822

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61758, Miss = 31537, Miss_rate = 0.511, Pending_hits = 10, Reservation_fails = 891
L2_cache_bank[1]: Access = 51310, Miss = 21789, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61758, Miss = 28820, Miss_rate = 0.467, Pending_hits = 2, Reservation_fails = 591
L2_cache_bank[3]: Access = 49920, Miss = 18884, Miss_rate = 0.378, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 52832, Miss = 20675, Miss_rate = 0.391, Pending_hits = 1, Reservation_fails = 22
L2_cache_bank[5]: Access = 58688, Miss = 27561, Miss_rate = 0.470, Pending_hits = 0, Reservation_fails = 508
L2_cache_bank[6]: Access = 43962, Miss = 11986, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 60078, Miss = 30412, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 493
L2_cache_bank[8]: Access = 43858, Miss = 11902, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 60078, Miss = 27778, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 395
L2_cache_bank[10]: Access = 52700, Miss = 21325, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 11
L2_cache_bank[11]: Access = 60078, Miss = 28747, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 280
L2_total_cache_accesses = 657020
L2_total_cache_misses = 281416
L2_total_cache_miss_rate = 0.4283
L2_total_cache_pending_hits = 13
L2_total_cache_reservation_fails = 3191
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 73993
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 247287
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 198
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 98
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 30719
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 2616
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 301363
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 3261
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.183
L2_cache_fill_port_util = 0.086

icnt_total_pkts_mem_to_simt=1638300
icnt_total_pkts_simt_to_mem=1998972
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.0461
	minimum = 6
	maximum = 499
Network latency average = 10.5758
	minimum = 6
	maximum = 488
Slowest packet = 727
Flit latency average = 8.17713
	minimum = 6
	maximum = 484
Slowest flit = 3324
Fragmentation average = 0.0373662
	minimum = 0
	maximum = 419
Injected packet rate average = 0.0354093
	minimum = 0.0215409 (at node 22)
	maximum = 0.0561734 (at node 1)
Accepted packet rate average = 0.0354093
	minimum = 0.0150708 (at node 0)
	maximum = 0.0563266 (at node 14)
Injected flit rate average = 0.127592
	minimum = 0.0854667 (at node 0)
	maximum = 0.170917 (at node 1)
Accepted flit rate average= 0.127592
	minimum = 0.0700639 (at node 0)
	maximum = 0.171253 (at node 14)
Injected packet length average = 3.60334
Accepted packet length average = 3.60334
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0461 (1 samples)
	minimum = 6 (1 samples)
	maximum = 499 (1 samples)
Network latency average = 10.5758 (1 samples)
	minimum = 6 (1 samples)
	maximum = 488 (1 samples)
Flit latency average = 8.17713 (1 samples)
	minimum = 6 (1 samples)
	maximum = 484 (1 samples)
Fragmentation average = 0.0373662 (1 samples)
	minimum = 0 (1 samples)
	maximum = 419 (1 samples)
Injected packet rate average = 0.0354093 (1 samples)
	minimum = 0.0215409 (1 samples)
	maximum = 0.0561734 (1 samples)
Accepted packet rate average = 0.0354093 (1 samples)
	minimum = 0.0150708 (1 samples)
	maximum = 0.0563266 (1 samples)
Injected flit rate average = 0.127592 (1 samples)
	minimum = 0.0854667 (1 samples)
	maximum = 0.170917 (1 samples)
Accepted flit rate average = 0.127592 (1 samples)
	minimum = 0.0700639 (1 samples)
	maximum = 0.171253 (1 samples)
Injected packet size average = 3.60334 (1 samples)
Accepted packet size average = 3.60334 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 30 sec (270 sec)
gpgpu_simulation_rate = 1016585 (inst/sec)
gpgpu_simulation_rate = 4060 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
v  =    224.32337952
Time(No Greeks) : 270393.906250 msec
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403b70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' to stream 0, gridDim= (112,1,1) blockDim = (192,1,1) 
kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1096427)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1096427)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1096427)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,1096427)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (358,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(359,1096427)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (364,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(365,1096427)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (370,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(371,1096427)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (373,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (373,1096427), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(374,1096427)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(375,1096427)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (375,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(376,1096427)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (379,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (379,1096427), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(380,1096427)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(381,1096427)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (383,1096427), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(384,1096427)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (385,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (385,1096427), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(386,1096427)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(387,1096427)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (388,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(389,1096427)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (400,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (400,1096427), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(401,1096427)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(401,1096427)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (405,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(406,1096427)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (406,1096427), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,1096427)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (409,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(410,1096427)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (412,1096427), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(413,1096427)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (415,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (415,1096427), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(416,1096427)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(417,1096427)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (417,1096427), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(418,1096427)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (421,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(422,1096427)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (423,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (423,1096427), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(424,1096427)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,1096427)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (424,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(425,1096427)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(425,1096427)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (429,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (429,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(430,1096427)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(430,1096427)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (433,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (433,1096427), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(434,1096427)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(435,1096427)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (436,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (436,1096427), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(437,1096427)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(438,1096427)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (438,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (438,1096427), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(439,1096427)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (439,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(440,1096427)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(440,1096427)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (445,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(446,1096427)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (460,1096427), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(461,1096427)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (463,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463,1096427), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(464,1096427)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,1096427)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (466,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(467,1096427)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (469,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (469,1096427), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(470,1096427)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(471,1096427)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (471,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (471,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(472,1096427)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(472,1096427)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (477,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(478,1096427)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (483,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(484,1096427)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (490,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(491,1096427)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (491,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(492,1096427)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (496,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(497,1096427)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (499,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(500,1096427)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (504,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(505,1096427)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (505,1096427), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(506,1096427)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (509,1096427), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(510,1096427)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (510,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(511,1096427)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (511,1096427), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(512,1096427)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (512,1096427), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(513,1096427)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (513,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (513,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (516,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (517,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (519,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (519,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (520,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (522,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (523,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (523,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (524,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (525,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (525,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (526,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (526,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (527,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (530,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (536,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (536,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (539,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (540,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (543,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (547,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (549,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (553,1096427), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (560,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (561,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (561,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (562,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (563,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (565,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (567,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (568,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (571,1096427), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2616025,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2618701,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2621713,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2636443,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2637410,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2639274,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2670474,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2689459,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2696473,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2714364,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2717866,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2719716,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2720840,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2722649,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2724209,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2725189,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2728174,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2728643,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2730139,1096427), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2734667,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2737830,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2738679,1096427), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' finished on shader 9.
kernel_name = _Z28Pathcalc_Portfolio_KernelGPUPfS_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 2738680
gpu_sim_insn = 605148160
gpu_ipc =     220.9634
gpu_tot_sim_cycle = 3835107
gpu_tot_sim_insn = 879626240
gpu_tot_ipc =     229.3616
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 225635
gpu_stall_icnt2sh    = 279731
gpu_total_sim_rate=906831

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14444989
	L1I_total_cache_misses = 1661
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3822
L1D_cache:
	L1D_cache_core[0]: Access = 174178, Miss = 122428, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 209751
	L1D_cache_core[1]: Access = 169266, Miss = 110044, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 55312
	L1D_cache_core[2]: Access = 169266, Miss = 110041, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 56554
	L1D_cache_core[3]: Access = 169266, Miss = 110043, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 42982
	L1D_cache_core[4]: Access = 169266, Miss = 110041, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 43327
	L1D_cache_core[5]: Access = 169266, Miss = 110041, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 54331
	L1D_cache_core[6]: Access = 169266, Miss = 110042, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 53616
	L1D_cache_core[7]: Access = 276720, Miss = 190107, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 314530
	L1D_cache_core[8]: Access = 256116, Miss = 179134, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 328861
	L1D_cache_core[9]: Access = 245814, Miss = 173737, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 288186
	L1D_cache_core[10]: Access = 245814, Miss = 173674, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 291613
	L1D_cache_core[11]: Access = 245814, Miss = 173699, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 259159
	L1D_cache_core[12]: Access = 245814, Miss = 173658, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 278820
	L1D_cache_core[13]: Access = 245814, Miss = 173638, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 276940
	L1D_total_cache_accesses = 2951680
	L1D_total_cache_misses = 2020327
	L1D_total_cache_miss_rate = 0.6845
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2553982
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 1245696
	L1C_total_cache_misses = 309
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7366
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 1609146
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 1820635
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1245387
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 923987
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 410797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 733347
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14443328
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1661
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3822
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
215360, 215360, 215360, 215360, 215360, 215360, 148128, 148128, 15, 15, 15, 15, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 
gpgpu_n_tot_thrd_icount = 882288640
gpgpu_n_tot_w_icount = 27571520
gpgpu_n_stall_shd_mem = 2553982
gpgpu_n_mem_read_local = 1609146
gpgpu_n_mem_write_local = 410797
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 921526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 112
gpgpu_n_load_insn  = 51728384
gpgpu_n_store_insn = 42725376
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 39862272
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2553982
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2489252	W0_Idle:271319	W0_Scoreboard:74815891	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:27571520
traffic_breakdown_coretomem[CONST_ACC_R] = 896 {8:112,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52224 {136:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 3584 {8:448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 125275312 {136:921142,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 12873168 {8:1609146,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 55868392 {136:410797,}
traffic_breakdown_memtocore[CONST_ACC_R] = 8064 {72:112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
traffic_breakdown_memtocore[INST_ACC_R] = 60928 {136:448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 218843856 {136:1609146,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3286376 {8:410797,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002311 n_nop=3100415 n_act=402094 n_pre=402078 n_req=548862 n_rd=661648 n_write=436076 bw_util=0.4389
n_activity=4824470 dram_eff=0.4551
bk0: 42944a 3486486i bk1: 38272a 3627743i bk2: 42630a 3476516i bk3: 38054a 3599495i bk4: 43472a 3405669i bk5: 38820a 3553814i bk6: 44540a 3325317i bk7: 38312a 3549225i bk8: 45168a 3378366i bk9: 39100a 3585059i bk10: 44802a 3350709i bk11: 38524a 3570561i bk12: 44054a 3353716i bk13: 38640a 3547207i bk14: 45114a 3298416i bk15: 39202a 3486923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.30994
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002311 n_nop=3147849 n_act=386906 n_pre=386890 n_req=540333 n_rd=652374 n_write=428292 bw_util=0.4321
n_activity=4761580 dram_eff=0.4539
bk0: 42456a 3528397i bk1: 37742a 3676951i bk2: 42004a 3515486i bk3: 37096a 3657460i bk4: 42984a 3446792i bk5: 38856a 3555605i bk6: 43532a 3389355i bk7: 37972a 3563559i bk8: 44436a 3435844i bk9: 39302a 3591285i bk10: 43968a 3400246i bk11: 38026a 3602770i bk12: 43582a 3399948i bk13: 38028a 3605255i bk14: 44210a 3361918i bk15: 38180a 3563377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.53585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80004880, atomic=0 1 entries : 0x7f7af504d840 :  mf: uid=23377240, sid09:w05, part=2, addr=0x80004880, load , size=128, unknown  status = IN_PARTITION_DRAM (3835106), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002311 n_nop=3112678 n_act=404000 n_pre=403984 n_req=540825 n_rd=652451 n_write=429198 bw_util=0.4325
n_activity=4784956 dram_eff=0.4521
bk0: 40558a 3556919i bk1: 39230a 3600961i bk2: 39862a 3563432i bk3: 39458a 3551040i bk4: 40958a 3483897i bk5: 40870a 3454226i bk6: 41322a 3432742i bk7: 40795a 3427434i bk8: 42468a 3450251i bk9: 41208a 3481408i bk10: 41854a 3432704i bk11: 40124a 3490483i bk12: 41504a 3434160i bk13: 39922a 3486777i bk14: 41652a 3410684i bk15: 40666a 3442232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.29542
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002311 n_nop=3227219 n_act=381211 n_pre=381195 n_req=506343 n_rd=618000 n_write=394686 bw_util=0.4049
n_activity=4693470 dram_eff=0.4315
bk0: 36206a 3757310i bk1: 39766a 3643389i bk2: 35148a 3759563i bk3: 40102a 3606306i bk4: 36752a 3678207i bk5: 41340a 3511187i bk6: 35712a 3690912i bk7: 41594a 3483995i bk8: 37266a 3704078i bk9: 42030a 3536927i bk10: 36500a 3686963i bk11: 40842a 3547735i bk12: 36736a 3676017i bk13: 40442a 3543971i bk14: 36274a 3658917i bk15: 41290a 3498945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.38895
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002311 n_nop=3230561 n_act=384741 n_pre=384725 n_req=501142 n_rd=611164 n_write=391120 bw_util=0.4007
n_activity=4663136 dram_eff=0.4299
bk0: 36358a 3730850i bk1: 39190a 3638045i bk2: 35230a 3740931i bk3: 39378a 3592439i bk4: 36734a 3665186i bk5: 40838a 3503011i bk6: 35478a 3690983i bk7: 40548a 3485907i bk8: 37030a 3697333i bk9: 41144a 3536770i bk10: 35990a 3704780i bk11: 39962a 3554764i bk12: 36742a 3662984i bk13: 39838a 3560209i bk14: 36232a 3651742i bk15: 40472a 3509353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.30243
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002311 n_nop=3131357 n_act=391186 n_pre=391170 n_req=544299 n_rd=656110 n_write=432488 bw_util=0.4352
n_activity=4780943 dram_eff=0.4554
bk0: 38400a 3652975i bk1: 42210a 3519748i bk2: 37970a 3644934i bk3: 42096a 3501009i bk4: 38918a 3590564i bk5: 43458a 3395852i bk6: 38026a 3594092i bk7: 44016a 3349114i bk8: 39208a 3623725i bk9: 44360a 3413254i bk10: 38296a 3618954i bk11: 43636a 3410666i bk12: 38518a 3579525i bk13: 43550a 3388579i bk14: 38910a 3545781i bk15: 44538a 3330400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.44335

========= L2 cache stats =========
L2_cache_bank[0]: Access = 263101, Miss = 176362, Miss_rate = 0.670, Pending_hits = 11, Reservation_fails = 2930
L2_cache_bank[1]: Access = 236102, Miss = 154462, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 1354
L2_cache_bank[2]: Access = 263127, Miss = 173586, Miss_rate = 0.660, Pending_hits = 2, Reservation_fails = 3324
L2_cache_bank[3]: Access = 234954, Miss = 152601, Miss_rate = 0.649, Pending_hits = 0, Reservation_fails = 1744
L2_cache_bank[4]: Access = 254382, Miss = 165089, Miss_rate = 0.649, Pending_hits = 1, Reservation_fails = 2338
L2_cache_bank[5]: Access = 243740, Miss = 161137, Miss_rate = 0.661, Pending_hits = 1, Reservation_fails = 1674
L2_cache_bank[6]: Access = 228715, Miss = 145297, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 820
L2_cache_bank[7]: Access = 245140, Miss = 163703, Miss_rate = 0.668, Pending_hits = 1, Reservation_fails = 992
L2_cache_bank[8]: Access = 228548, Miss = 144897, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 895
L2_cache_bank[9]: Access = 245204, Miss = 160685, Miss_rate = 0.655, Pending_hits = 1, Reservation_fails = 844
L2_cache_bank[10]: Access = 237521, Miss = 154123, Miss_rate = 0.649, Pending_hits = 6, Reservation_fails = 2482
L2_cache_bank[11]: Access = 261495, Miss = 173932, Miss_rate = 0.665, Pending_hits = 1, Reservation_fails = 5511
L2_total_cache_accesses = 2942029
L2_total_cache_misses = 1925874
L2_total_cache_miss_rate = 0.6546
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 24908
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 87038
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 1522108
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 12099
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 98
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 386610
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 11823
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 904473
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 16669
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 453
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 335
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 93
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 424
L2_cache_data_port_util = 0.148
L2_cache_fill_port_util = 0.167

icnt_total_pkts_mem_to_simt=8459487
icnt_total_pkts_simt_to_mem=8271321
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.3943
	minimum = 6
	maximum = 526
Network latency average = 11.92
	minimum = 6
	maximum = 481
Slowest packet = 1010677
Flit latency average = 9.47604
	minimum = 6
	maximum = 477
Slowest flit = 3726912
Fragmentation average = 0.0176234
	minimum = 0
	maximum = 396
Injected packet rate average = 0.0555223
	minimum = 0.0390947 (at node 1)
	maximum = 0.0782424 (at node 8)
Accepted packet rate average = 0.0555223
	minimum = 0.028134 (at node 1)
	maximum = 0.0735938 (at node 18)
Injected flit rate average = 0.183883
	minimum = 0.107317 (at node 1)
	maximum = 0.216799 (at node 18)
Accepted flit rate average= 0.183883
	minimum = 0.11629 (at node 1)
	maximum = 0.233824 (at node 12)
Injected packet length average = 3.31188
Accepted packet length average = 3.31188
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2202 (2 samples)
	minimum = 6 (2 samples)
	maximum = 512.5 (2 samples)
Network latency average = 11.2479 (2 samples)
	minimum = 6 (2 samples)
	maximum = 484.5 (2 samples)
Flit latency average = 8.82659 (2 samples)
	minimum = 6 (2 samples)
	maximum = 480.5 (2 samples)
Fragmentation average = 0.0274948 (2 samples)
	minimum = 0 (2 samples)
	maximum = 407.5 (2 samples)
Injected packet rate average = 0.0454658 (2 samples)
	minimum = 0.0303178 (2 samples)
	maximum = 0.0672079 (2 samples)
Accepted packet rate average = 0.0454658 (2 samples)
	minimum = 0.0216024 (2 samples)
	maximum = 0.0649602 (2 samples)
Injected flit rate average = 0.155738 (2 samples)
	minimum = 0.096392 (2 samples)
	maximum = 0.193858 (2 samples)
Accepted flit rate average = 0.155738 (2 samples)
	minimum = 0.0931771 (2 samples)
	maximum = 0.202538 (2 samples)
Injected packet size average = 3.42538 (2 samples)
Accepted packet size average = 3.42538 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 10 sec (970 sec)
gpgpu_simulation_rate = 906831 (inst/sec)
gpgpu_simulation_rate = 3953 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
v  =    224.32337952
Lb =     21.34811783
Time (Greeks)   : 699593.562500 msec

Press ENTER to exit...
