
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Thu Jul 12 20:16:02 2018
Host:		microelnsys (x86_64 w/Linux 2.6.18-410.el5) (1core*4cpus*QEMU Virtual CPU version (cpu64-rhel6) 4096KB)
OS:		CentOS release 5.11 (Final)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_mmmc_file Default.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog top_entity.v
<CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
<CMD> init_design
#% Begin Load MMMC data ... (date=07/12 20:17:55, mem=421.3M)
#% End Load MMMC data ... (date=07/12 20:17:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=421.3M, current mem=420.9M)
high standard low

Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Thu Jul 12 20:17:55 2018
viaInitial ends at Thu Jul 12 20:17:55 2018
Loading view definition file from Default.view
Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=17.8M, fe_cpu=0.57min, fe_real=1.93min, fe_mem=546.8M) ***
#% Begin Load netlist data ... (date=07/12 20:17:58, mem=516.6M)
*** Begin netlist parsing (mem=546.8M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'top_entity.v'
**WARN: (IMPVL-346):	Module 'HA_1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_159' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_158' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_157' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_156' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_155' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_154' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_153' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_152' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_151' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_150' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_149' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_148' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_147' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_146' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_145' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_144' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_143' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_142' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FA_141' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (EMS-27):	Message (IMPVL-346) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

*** Memory Usage v#1 (Current mem = 553.777M, initial mem = 183.457M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=553.8M) ***
#% End Load netlist data ... (date=07/12 20:17:58, total cpu=0:00:00.3, real=0:00:00.0, peak res=516.6M, current mem=453.0M)
Top level cell is top_entity.
Hooked 134 DB cells to tlib cells.
**WARN: (IMPDB-2504):	Cell 'HA_1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_140' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_141' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_142' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_143' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_144' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_145' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_146' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_147' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_148' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_149' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_150' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_151' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_152' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_153' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_154' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_155' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_156' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_157' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (IMPDB-2504):	Cell 'FA_158' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**WARN: (EMS-27):	Message (IMPDB-2504) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
460 empty module found.
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 460 cells.
Building hierarchical netlist for Cell top_entity ...
*** Netlist is unique.
** info: there are 640 modules.
** info: there are 14703 stdCell insts.

*** Memory Usage v#1 (Current mem = 585.195M, initial mem = 183.457M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'top_entity.sdc' ...
Current (total cpu=0:00:35.5, real=0:01:57, peak res=591.7M, current mem=591.7M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=600.5M, current mem=600.5M)
Current (total cpu=0:00:35.6, real=0:01:57, peak res=600.5M, current mem=600.5M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPVL-346          460  Module '%s' is instantiated in the netli...
WARNING   IMPDB-2504         460  Cell '%s' is instantiated in the Verilog...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 940 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.8 5.0 5.0 5.0 5.0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {vdd gnd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {gnd vdd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 20 wires.
ViaGen created 40 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |       40       |        0       |
| metal10|       20       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { gnd vdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
*** Begin SPECIAL ROUTE on Thu Jul 12 20:23:19 2018 ***
SPECIAL ROUTE ran on directory: /home/ms18.24/layout
SPECIAL ROUTE ran on machine: microelnsys (Linux 2.6.18-410.el5 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1592.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 35 used
Read in 35 components
  35 core components: 35 unplaced, 0 placed, 0 fixed
Read in 66 logical pins
Read in 66 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 282
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 141
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1602.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 423 wires.
ViaGen created 2538 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       423      |       NA       |
|  via1  |       282      |        0       |
|  via2  |       282      |        0       |
|  via3  |       282      |        0       |
|  via4  |       282      |        0       |
|  via5  |       282      |        0       |
|  via6  |       282      |        0       |
|  via7  |       282      |        0       |
|  via8  |       282      |        0       |
|  via9  |       282      |        0       |
+--------+----------------+----------------+
<CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=897.09 CPU=0:00:00.3 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 1909 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:03.4) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.19978 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1105.36)
Total number of fetched objects 16581
End delay calculation. (MEM=1161.86 CPU=0:00:08.8 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1064.49 CPU=0:00:10.3 REAL=0:00:10.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#10 (mem=1050.2M)" ...
total jobs 1303
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.9 mem=1060.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.1 mem=1060.2M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=12806 (0 fixed + 12806 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=14294 #term=56101 #term/net=3.92, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=64
stdCell: 12806 single + 0 double + 0 multi
Total standard cell length = 21.0655 (mm), area = 0.0295 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.761.
Density for the design = 0.761.
       = stdcell_area 110871 sites (29492 um^2) / alloc_area 145600 sites (38730 um^2).
Pin Density = 0.3853.
            = total # of pins 56101 / total area 145600.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.167e-08 (8.53e-11 3.16e-08)
              Est.  stn bbox = 3.255e-08 (8.54e-11 3.25e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1050.6M
Iteration  2: Total net bbox = 3.167e-08 (8.53e-11 3.16e-08)
              Est.  stn bbox = 3.255e-08 (8.54e-11 3.25e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1051.6M
Iteration  3: Total net bbox = 1.600e+02 (8.07e+01 7.93e+01)
              Est.  stn bbox = 2.278e+02 (1.14e+02 1.14e+02)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1070.6M
Active setup views:
    default
Iteration  4: Total net bbox = 6.324e+04 (2.49e+04 3.83e+04)
              Est.  stn bbox = 9.532e+04 (3.68e+04 5.85e+04)
              cpu = 0:00:08.5 real = 0:00:09.0 mem = 1070.6M
Iteration  5: Total net bbox = 9.871e+04 (5.58e+04 4.29e+04)
              Est.  stn bbox = 1.444e+05 (7.91e+04 6.53e+04)
              cpu = 0:00:08.1 real = 0:00:08.0 mem = 1070.6M
Iteration  6: Total net bbox = 1.117e+05 (5.81e+04 5.36e+04)
              Est.  stn bbox = 1.679e+05 (8.39e+04 8.40e+04)
              cpu = 0:00:15.4 real = 0:00:16.0 mem = 1073.6M
Iteration  7: Total net bbox = 1.338e+05 (7.36e+04 6.03e+04)
              Est.  stn bbox = 1.904e+05 (9.96e+04 9.08e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1080.5M
Iteration  8: Total net bbox = 1.338e+05 (7.36e+04 6.03e+04)
              Est.  stn bbox = 1.904e+05 (9.96e+04 9.08e+04)
              cpu = 0:00:15.3 real = 0:00:15.0 mem = 1080.5M
Iteration  9: Total net bbox = 1.385e+05 (7.66e+04 6.19e+04)
              Est.  stn bbox = 1.991e+05 (1.04e+05 9.51e+04)
              cpu = 0:00:14.1 real = 0:00:15.0 mem = 1080.5M
Iteration 10: Total net bbox = 1.385e+05 (7.66e+04 6.19e+04)
              Est.  stn bbox = 1.991e+05 (1.04e+05 9.51e+04)
              cpu = 0:00:15.5 real = 0:00:16.0 mem = 1080.5M
Iteration 11: Total net bbox = 1.503e+05 (8.04e+04 6.99e+04)
              Est.  stn bbox = 2.115e+05 (1.08e+05 1.03e+05)
              cpu = 0:00:26.5 real = 0:00:27.0 mem = 1080.5M
Iteration 12: Total net bbox = 1.503e+05 (8.04e+04 6.99e+04)
              Est.  stn bbox = 2.115e+05 (1.08e+05 1.03e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1080.5M
Iteration 13: Total net bbox = 1.503e+05 (8.04e+04 6.99e+04)
              Est.  stn bbox = 2.115e+05 (1.08e+05 1.03e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1080.5M
*** cost = 1.503e+05 (8.04e+04 6.99e+04) (cpu for global=0:01:48) real=0:01:52***
Info: 0 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:01:12 real: 0:01:14
Core Placement runtime cpu: 0:01:14 real: 0:01:17
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:58 mem=1080.5M) ***
Total net bbox length = 1.503e+05 (8.038e+04 6.991e+04) (ext = 1.579e+04)
Density distribution unevenness ratio = 4.185%
Move report: Detail placement moves 12806 insts, mean move: 0.79 um, max move: 14.70 um
	Max move on inst (datapath_0/decode_map/RF/U650): (158.46, 58.51) --> (144.02, 58.24)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 1080.5MB
Summary Report:
Instances move: 12806 (out of 12806 movable)
Instances flipped: 0
Mean displacement: 0.79 um
Max displacement: 14.70 um (Instance: datapath_0/decode_map/RF/U650) (158.458, 58.5055) -> (144.02, 58.24)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 1.477e+05 (7.562e+04 7.210e+04) (ext = 1.579e+04)
Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 1080.5MB
*** Finished refinePlace (0:03:05 mem=1080.5M) ***
*** End of Placement (cpu=0:02:04, real=0:02:08, mem=1080.5M) ***
default core: bins with density >  0.75 = 67.1 % ( 141 / 210 )
Density distribution unevenness ratio = 4.065%
*** Free Virtual Timing Model ...(mem=1080.5M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4918 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=14276  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 14276 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14276 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.886472e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      59( 0.27%)       0( 0.00%)   ( 0.27%) 
[NR-eGR] Layer3       8( 0.04%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer4      25( 0.12%)       1( 0.00%)   ( 0.12%) 
[NR-eGR] Layer5       2( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       94( 0.05%)       1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 56019
[NR-eGR] Layer2(metal2)(V) length: 5.068818e+04um, number of vias: 72968
[NR-eGR] Layer3(metal3)(H) length: 8.312197e+04um, number of vias: 24596
[NR-eGR] Layer4(metal4)(V) length: 3.320673e+04um, number of vias: 3829
[NR-eGR] Layer5(metal5)(H) length: 1.677968e+04um, number of vias: 2614
[NR-eGR] Layer6(metal6)(V) length: 1.610050e+04um, number of vias: 269
[NR-eGR] Layer7(metal7)(H) length: 1.625559e+03um, number of vias: 107
[NR-eGR] Layer8(metal8)(V) length: 1.350510e+03um, number of vias: 0
[NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.028731e+05um, number of vias: 160402
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.108392e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:01.5, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 2:24, real = 0: 2:28, mem = 1057.1M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.14 -pin CLK
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.2 real = 0:00:01.0, mem = 1063.1M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Left -layer 1 -spreadType side -pin {{IR[0]} {IR[1]} {IR[2]} {IR[3]} {IR[4]} {IR[5]} {IR[6]} {IR[7]} {IR[8]} {IR[9]} {IR[10]} {IR[11]} {IR[12]} {IR[13]} {IR[14]} {IR[15]} {IR[16]} {IR[17]} {IR[18]} {IR[19]} {IR[20]} {IR[21]} {IR[22]} {IR[23]} {IR[24]} {IR[25]} {IR[26]} {IR[27]} {IR[28]} {IR[29]} {IR[30]} {IR[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.1M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Right -layer 1 -spreadType side -pin {{PC[0]} {PC[1]} {PC[2]} {PC[3]} {PC[4]} {PC[5]} {PC[6]} {PC[7]} {PC[8]} {PC[9]} {PC[10]} {PC[11]} {PC[12]} {PC[13]} {PC[14]} {PC[15]} {PC[16]} {PC[17]} {PC[18]} {PC[19]} {PC[20]} {PC[21]} {PC[22]} {PC[23]} {PC[24]} {PC[25]} {PC[26]} {PC[27]} {PC[28]} {PC[29]} {PC[30]} {PC[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.1M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin RST
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.1M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin RST
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 861.8M, totSessionCpu=0:03:17 **
Added -handlePreroute to trialRouteMode
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1114.0M)
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1114.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4918 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=14294  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 14294 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14294 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.984094e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      60( 0.28%)       1( 0.00%)   ( 0.28%) 
[NR-eGR] Layer3       9( 0.04%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer4      25( 0.12%)       1( 0.00%)   ( 0.12%) 
[NR-eGR] Layer5       2( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       96( 0.05%)       2( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 56101
[NR-eGR] Layer2(metal2)(V) length: 5.195763e+04um, number of vias: 73183
[NR-eGR] Layer3(metal3)(H) length: 8.391053e+04um, number of vias: 24584
[NR-eGR] Layer4(metal4)(V) length: 3.365359e+04um, number of vias: 3968
[NR-eGR] Layer5(metal5)(H) length: 1.947638e+04um, number of vias: 2723
[NR-eGR] Layer6(metal6)(V) length: 2.017657e+04um, number of vias: 272
[NR-eGR] Layer7(metal7)(H) length: 2.009914e+03um, number of vias: 108
[NR-eGR] Layer8(metal8)(V) length: 1.611550e+03um, number of vias: 2
[NR-eGR] Layer9(metal9)(H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.127970e+05um, number of vias: 160941
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.102317e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1124.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.51 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'top_entity' of instances=12806 and nets=16440 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_entity.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1120.469M)

Footprint cell infomation for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1253.83)
Total number of fetched objects 16581
End delay calculation. (MEM=1263.23 CPU=0:00:11.2 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1263.23 CPU=0:00:11.7 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:13.6 real=0:00:13.0 totSessionCpu=0:03:37 mem=1263.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.375  |  0.888  |  0.375  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    475 (475)     |   -0.174   |    475 (475)     |
|   max_tran     |   268 (10537)    |   -0.402   |   268 (10537)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.148%
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 972.7M, totSessionCpu=0:03:38 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1189.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1189.4M) ***
*** Starting optimizing excluded clock nets MEM= 1189.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1189.4M) ***
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   330| 12609|    -0.44|   503|   503|    -0.19|     0|     0|     0|     0|     0.37|     0.00|       0|       0|       0|  76.15|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.54|     0.00|     271|       0|     269|  77.11|   0:02:41|  1702.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.54|     0.00|       0|       0|       0|  77.11| 0:00:00.0|  1702.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:02:41 real=0:02:42 mem=1702.1M) ***

*** Starting refinePlace (0:06:29 mem=1718.1M) ***
Total net bbox length = 1.478e+05 (7.421e+04 7.358e+04) (ext = 9.871e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13077 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.093%
Density distribution unevenness ratio = 4.093%
Move report: Detail placement moves 1292 insts, mean move: 0.40 um, max move: 2.54 um
	Max move on inst (datapath_0/mem_access_map/DRAM_0/U507): (74.86, 154.84) --> (73.72, 156.24)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1718.1MB
Summary Report:
Instances move: 1292 (out of 13077 movable)
Instances flipped: 0
Mean displacement: 0.40 um
Max displacement: 2.54 um (Instance: datapath_0/mem_access_map/DRAM_0/U507) (74.86, 154.84) -> (73.72, 156.24)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
Total net bbox length = 1.481e+05 (7.443e+04 7.364e+04) (ext = 9.871e+03)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1718.1MB
*** Finished refinePlace (0:06:29 mem=1718.1M) ***
*** maximum move = 2.54 um ***
*** Finished re-routing un-routed nets (1718.1M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1718.1M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=2.80min real=2.82min mem=1295.1M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.541  |  1.433  |  0.541  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.111%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:14, real = 0:03:16, mem = 998.0M, totSessionCpu=0:06:31 **

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 77.11
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    77.11%|        -|   0.020|   0.000|   0:00:00.0| 1428.6M|
|    77.11%|        1|   0.020|   0.000|   0:00:02.0| 1428.6M|
|    77.11%|        1|   0.020|   0.000|   0:00:01.0| 1428.6M|
|    77.11%|        1|   0.020|   0.000|   0:00:00.0| 1428.6M|
|    77.08%|       10|   0.020|   0.000|   0:00:01.0| 1428.6M|
|    77.08%|        0|   0.020|   0.000|   0:00:00.0| 1428.6M|
|    77.06%|       13|   0.020|   0.000|   0:00:02.0| 1428.6M|
|    77.06%|        2|   0.020|   0.000|   0:00:00.0| 1428.6M|
|    77.06%|        0|   0.020|   0.000|   0:00:00.0| 1428.6M|
|    77.06%|        0|   0.020|   0.000|   0:00:01.0| 1428.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 77.06
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.8) (real = 0:00:08.0) **
*** Starting refinePlace (0:06:40 mem=1428.6M) ***
Total net bbox length = 1.480e+05 (7.442e+04 7.363e+04) (ext = 9.871e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13061 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1428.6MB
Summary Report:
Instances move: 0 (out of 13061 movable)
Instances flipped: 1
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.480e+05 (7.442e+04 7.362e+04) (ext = 9.871e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1428.6MB
*** Finished refinePlace (0:06:41 mem=1428.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1428.6M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1428.6M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1294.31M, totSessionCpu=0:06:41).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4918 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=14549  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 14549 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14549 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.988504e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      58( 0.27%)       1( 0.00%)   ( 0.27%) 
[NR-eGR] Layer3       6( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] Layer4      29( 0.13%)       0( 0.00%)   ( 0.13%) 
[NR-eGR] Layer5       4( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer6       2( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       99( 0.05%)       1( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 56609
[NR-eGR] Layer2(metal2)(V) length: 5.139444e+04um, number of vias: 73657
[NR-eGR] Layer3(metal3)(H) length: 8.402807e+04um, number of vias: 24949
[NR-eGR] Layer4(metal4)(V) length: 3.388441e+04um, number of vias: 3930
[NR-eGR] Layer5(metal5)(H) length: 1.938412e+04um, number of vias: 2690
[NR-eGR] Layer6(metal6)(V) length: 2.016689e+04um, number of vias: 298
[NR-eGR] Layer7(metal7)(H) length: 2.270339e+03um, number of vias: 116
[NR-eGR] Layer8(metal8)(V) length: 2.167024e+03um, number of vias: 4
[NR-eGR] Layer9(metal9)(H) length: 1.680000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.132970e+05um, number of vias: 162253
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.101417e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1271.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.70 seconds
Extraction called for design 'top_entity' of instances=13061 and nets=16695 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_entity.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1269.430M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1322.66)
Total number of fetched objects 16836
End delay calculation. (MEM=1326.07 CPU=0:00:11.0 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=1326.07 CPU=0:00:11.5 REAL=0:00:12.0)
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0|  77.06|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.52|     0.00|       1|       0|       1|  77.06| 0:00:00.0|  1436.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0|  77.06| 0:00:00.0|  1436.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=1436.7M) ***

*** Starting refinePlace (0:07:06 mem=1452.7M) ***
Total net bbox length = 1.480e+05 (7.442e+04 7.363e+04) (ext = 9.871e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13062 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1452.7MB
Summary Report:
Instances move: 0 (out of 13062 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.480e+05 (7.442e+04 7.363e+04) (ext = 9.871e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1452.7MB
*** Finished refinePlace (0:07:06 mem=1452.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1452.7M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:02.0 mem=1452.7M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.021%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_entity' of instances=13062 and nets=16696 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_entity.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1278.695M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4918 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=14550  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 14550 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14550 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.988518e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      56( 0.26%)       2( 0.01%)   ( 0.27%) 
[NR-eGR] Layer3       5( 0.02%)       1( 0.00%)   ( 0.03%) 
[NR-eGR] Layer4      33( 0.15%)       0( 0.00%)   ( 0.15%) 
[NR-eGR] Layer5       5( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer6       2( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total      101( 0.06%)       3( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eGR] End Peak syMemory usage = 1278.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.85 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1276.7)
Total number of fetched objects 16837
End delay calculation. (MEM=1319 CPU=0:00:11.5 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1319 CPU=0:00:12.0 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.2 real=0:00:16.0 totSessionCpu=0:07:23 mem=1319.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:06, real = 0:04:09, mem = 998.3M, totSessionCpu=0:07:23 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.518  |  1.432  |  0.518  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.065%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:10, real = 0:04:12, mem = 999.3M, totSessionCpu=0:07:27 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 919.4M, totSessionCpu=0:07:28 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1191.6M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:29 mem=1191.6M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 16837
End delay calculation. (MEM=0 CPU=0:00:10.0 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:10.2 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:11.0 totSessionCpu=0:00:13.4 mem=0.0M)

Active hold views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:13.5 real=0:00:14.0 totSessionCpu=0:00:13.5 mem=0.0M ***
Done building hold timer [553 node(s), 800 edge(s), 1 view(s)] (fixHold) cpu=0:00:16.0 real=0:00:16.0 totSessionCpu=0:00:16.0 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:21.2 real=0:00:22.0 totSessionCpu=0:07:50 mem=1401.9M ***
Restoring autoHoldViews:  default

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.518  |  1.432  |  0.518  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.186  |  0.072  | -0.186  |
|           TNS (ns):| -11.078 |  0.000  | -11.078 |
|    Violating Paths:|   61    |    0    |   61    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.065%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default
**optDesign ... cpu = 0:00:27, real = 0:00:28, mem = 999.1M, totSessionCpu=0:07:55 **
Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:26.7 real=0:00:28.0 totSessionCpu=0:07:55 mem=1412.3M density=77.065% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.186|   -11.08|      61|          0|       0(     0)|    77.06%|   0:00:29.0|  1412.3M|
|   1|  -0.186|   -11.08|      61|          0|       0(     0)|    77.06%|   0:00:29.0|  1412.3M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.186|   -11.08|      61|          0|       0(     0)|    77.06%|   0:00:29.0|  1412.3M|
|   1|  -0.141|    -8.32|      61|          1|       0(     0)|    77.07%|   0:00:30.0|  1419.1M|
|   2|  -0.110|    -6.43|      61|          1|       0(     0)|    77.07%|   0:00:30.0|  1419.1M|
|   3|  -0.086|    -4.97|      61|          1|       0(     0)|    77.07%|   0:00:31.0|  1419.1M|
|   4|  -0.061|    -3.45|      61|          1|       0(     0)|    77.07%|   0:00:31.0|  1419.1M|
|   5|  -0.037|    -1.97|      61|          1|       0(     0)|    77.07%|   0:00:32.0|  1419.1M|
|   6|  -0.013|    -0.48|      61|          1|       0(     0)|    77.08%|   0:00:32.0|  1419.1M|
|   7|   0.005|     0.00|       0|          1|       0(     0)|    77.08%|   0:00:33.0|  1419.1M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 7 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:31.8 real=0:00:33.0 totSessionCpu=0:08:01 mem=1419.1M density=77.079% ***

*info:
*info: Added a total of 7 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUF_X1' used
*info:            6 cells of type 'CLKBUF_X1' used

*** Starting refinePlace (0:08:01 mem=1419.1M) ***
Total net bbox length = 1.481e+05 (7.445e+04 7.364e+04) (ext = 9.864e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13069 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.103%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1419.1MB
Summary Report:
Instances move: 0 (out of 13069 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.481e+05 (7.445e+04 7.364e+04) (ext = 9.864e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1419.1MB
*** Finished refinePlace (0:08:01 mem=1419.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1419.1M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1419.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:33.1 real=0:00:34.0 totSessionCpu=0:08:02 mem=1419.1M density=77.079%) ***
*** Steiner Routed Nets: 0.076%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.076%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.00505)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4918 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=14557  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 14557 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14557 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.988840e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      58( 0.27%)       1( 0.00%)   ( 0.27%) 
[NR-eGR] Layer3       5( 0.02%)       1( 0.00%)   ( 0.03%) 
[NR-eGR] Layer4      29( 0.13%)       0( 0.00%)   ( 0.13%) 
[NR-eGR] Layer5       5( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer6       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       98( 0.05%)       2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eGR] End Peak syMemory usage = 1286.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.61 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:36, real = 0:00:38, mem = 962.9M, totSessionCpu=0:08:04 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2.44141)
Total number of fetched objects 16844
End delay calculation. (MEM=0 CPU=0:00:10.9 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.1 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:12.6 real=0:00:13.0 totSessionCpu=0:00:29.2 mem=0.0M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1258.44)
Total number of fetched objects 16844
End delay calculation. (MEM=1300 CPU=0:00:10.2 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1300 CPU=0:00:10.4 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:13.4 real=0:00:13.0 totSessionCpu=0:08:32 mem=1300.0M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.518  |  1.432  |  0.518  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.072  |  0.010  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:07, real = 0:01:10, mem = 992.9M, totSessionCpu=0:08:35 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> selectInst {datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][15]}
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 70 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 153 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 1047 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 2451 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 10505 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 14226 filler insts added - prefix FILLER (CPU: 0:00:01.2).
For 14226 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1026.08 (MB), peak = 1266.66 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1240.7M, init mem=1240.7M)
*info: Placed = 27295         
*info: Unplaced = 0           
Placement Density:100.00%(38730/38730)
Placement Density (including fixed std cells):100.00%(38730/38730)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1240.7M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1240.7M) ***

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Jul 12 20:34:08 2018
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Thu Jul 12 20:34:09 2018
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 576 nets.
#Voltage range [1.100 - 1.100] has 22 nets.
#Voltage range [0.000 - 1.100] has 16105 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 967.02 (MB), peak = 1266.66 (MB)
#Merging special wires...
#
#Finished routing data preparation on Thu Jul 12 20:34:11 2018
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.96 (MB)
#Total memory = 967.36 (MB)
#Peak memory = 1266.66 (MB)
#
#
#Start global routing on Thu Jul 12 20:34:11 2018
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Jul 12 20:34:11 2018
#
#Start routing resource analysis on Thu Jul 12 20:34:11 2018
#
#Routing resource analysis is done on Thu Jul 12 20:34:11 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1472           0        9702    81.09%
#  metal2         V        1094           0        9702     0.00%
#  metal3         H        1472           0        9702     0.00%
#  metal4         V         742           0        9702     0.00%
#  metal5         H         735           0        9702     0.00%
#  metal6         V         742           0        9702     0.00%
#  metal7         H         245           0        9702     0.00%
#  metal8         V         247           0        9702     2.91%
#  metal9         H          94           4        9702     7.92%
#  metal10        V          74          25        9702    26.08%
#  --------------------------------------------------------------
#  Total                   6917       2.93%       97020    11.80%
#
#
#
#
#Global routing data preparation is done on Thu Jul 12 20:34:11 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 968.97 (MB), peak = 1266.66 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.49 (MB), peak = 1266.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 977.88 (MB), peak = 1266.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:27, elapsed time = 00:00:28, memory = 1035.59 (MB), peak = 1266.66 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1043.73 (MB), peak = 1266.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2143 (skipped).
#Total number of routable nets = 14560.
#Total number of nets in the design = 16703.
#
#14560 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           14560  
#-----------------------------
#        Total           14560  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           14560  
#-----------------------------
#        Total           14560  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2      254(2.62%)     57(0.59%)     15(0.15%)   (3.36%)
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    255(0.28%)     57(0.06%)     15(0.02%)   (0.36%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.00% H + 0.71% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 202158 um.
#Total half perimeter of net bounding box = 157592 um.
#Total wire length on LAYER metal1 = 550 um.
#Total wire length on LAYER metal2 = 52660 um.
#Total wire length on LAYER metal3 = 82849 um.
#Total wire length on LAYER metal4 = 38905 um.
#Total wire length on LAYER metal5 = 19036 um.
#Total wire length on LAYER metal6 = 8158 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 98690
#Up-Via Summary (total 98690):
#           
#-----------------------
# metal1          53797
# metal2          34590
# metal3           7733
# metal4           1920
# metal5            650
#-----------------------
#                 98690 
#
#Max overcon = 6 tracks.
#Total overcon = 0.36%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 76.91 (MB)
#Total memory = 1044.27 (MB)
#Peak memory = 1266.66 (MB)
#
#Finished global routing on Thu Jul 12 20:34:46 2018
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 994.37 (MB), peak = 1266.66 (MB)
#Start Track Assignment.
#Done with 25430 horizontal wires in 1 hboxes and 27904 vertical wires in 1 hboxes.
#Done with 5883 horizontal wires in 1 hboxes and 6686 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1       560.96 	  2.53%  	  0.00% 	  2.53%
# metal2     51414.11 	  0.12%  	  0.00% 	  0.00%
# metal3     81372.38 	  0.07%  	  0.00% 	  0.00%
# metal4     39087.16 	  0.03%  	  0.00% 	  0.00%
# metal5     19175.01 	  0.00%  	  0.00% 	  0.00%
# metal6      8216.18 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      199825.80  	  0.07% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 213460 um.
#Total half perimeter of net bounding box = 157592 um.
#Total wire length on LAYER metal1 = 9529 um.
#Total wire length on LAYER metal2 = 51701 um.
#Total wire length on LAYER metal3 = 85491 um.
#Total wire length on LAYER metal4 = 39257 um.
#Total wire length on LAYER metal5 = 19216 um.
#Total wire length on LAYER metal6 = 8266 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 98690
#Up-Via Summary (total 98690):
#           
#-----------------------
# metal1          53797
# metal2          34590
# metal3           7733
# metal4           1920
# metal5            650
#-----------------------
#                 98690 
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1014.08 (MB), peak = 1266.66 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:48
#Increased memory = 56.74 (MB)
#Total memory = 1014.09 (MB)
#Peak memory = 1266.66 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        1        1
#	metal2        1        3        4
#	Totals        1        4        5
#cpu time = 00:02:39, elapsed time = 00:02:40, memory = 1040.37 (MB), peak = 1266.66 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1043.16 (MB), peak = 1266.66 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.17 (MB), peak = 1266.66 (MB)
#Complete Detail Routing.
#Total wire length = 210826 um.
#Total half perimeter of net bounding box = 157592 um.
#Total wire length on LAYER metal1 = 4757 um.
#Total wire length on LAYER metal2 = 65433 um.
#Total wire length on LAYER metal3 = 80025 um.
#Total wire length on LAYER metal4 = 34940 um.
#Total wire length on LAYER metal5 = 18024 um.
#Total wire length on LAYER metal6 = 7646 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 106717
#Up-Via Summary (total 106717):
#           
#-----------------------
# metal1          56183
# metal2          40259
# metal3           7864
# metal4           1808
# metal5            603
#-----------------------
#                106717 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:41
#Elapsed time = 00:02:41
#Increased memory = -20.06 (MB)
#Total memory = 994.04 (MB)
#Peak memory = 1266.66 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1029.21 (MB), peak = 1266.66 (MB)
#CELL_VIEW top_entity,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Jul 12 20:37:55 2018
#
#
#Start Post Route Wire Spread.
#Done with 8826 horizontal wires in 2 hboxes and 4676 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 214775 um.
#Total half perimeter of net bounding box = 157592 um.
#Total wire length on LAYER metal1 = 4762 um.
#Total wire length on LAYER metal2 = 66219 um.
#Total wire length on LAYER metal3 = 82172 um.
#Total wire length on LAYER metal4 = 35665 um.
#Total wire length on LAYER metal5 = 18246 um.
#Total wire length on LAYER metal6 = 7712 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 106717
#Up-Via Summary (total 106717):
#           
#-----------------------
# metal1          56183
# metal2          40259
# metal3           7864
# metal4           1808
# metal5            603
#-----------------------
#                106717 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1025.46 (MB), peak = 1266.66 (MB)
#CELL_VIEW top_entity,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1000.72 (MB), peak = 1266.66 (MB)
#CELL_VIEW top_entity,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 214775 um.
#Total half perimeter of net bounding box = 157592 um.
#Total wire length on LAYER metal1 = 4762 um.
#Total wire length on LAYER metal2 = 66219 um.
#Total wire length on LAYER metal3 = 82172 um.
#Total wire length on LAYER metal4 = 35665 um.
#Total wire length on LAYER metal5 = 18246 um.
#Total wire length on LAYER metal6 = 7712 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 106717
#Up-Via Summary (total 106717):
#           
#-----------------------
# metal1          56183
# metal2          40259
# metal3           7864
# metal4           1808
# metal5            603
#-----------------------
#                106717 
#
#detailRoute Statistics:
#Cpu time = 00:03:19
#Elapsed time = 00:03:20
#Increased memory = -15.49 (MB)
#Total memory = 998.60 (MB)
#Peak memory = 1266.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:09
#Elapsed time = 00:04:10
#Increased memory = -54.45 (MB)
#Total memory = 971.84 (MB)
#Peak memory = 1266.66 (MB)
#Number of warnings = 38
#Total number of warnings = 39
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jul 12 20:38:19 2018
#
#routeDesign: cpu time = 00:04:09, elapsed time = 00:04:11, memory = 956.24 (MB), peak = 1266.66 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 974.8M, totSessionCpu=0:12:52 **
#Created 135 library cell signatures
#Created 16703 NETS and 0 SPECIALNETS signatures
#Created 27295 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.56 (MB), peak = 1266.66 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.57 (MB), peak = 1266.66 (MB)
Begin checking placement ... (start mem=1259.9M, init mem=1259.9M)
*info: Placed = 27295         
*info: Unplaced = 0           
Placement Density:100.00%(38730/38730)
Placement Density (including fixed std cells):100.00%(38730/38730)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=1259.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'top_entity' of instances=27295 and nets=16703 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design top_entity.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1253.9M)
Extracted 10.0009% (CPU Time= 0:00:00.9  MEM= 1328.1M)
Extracted 20.0007% (CPU Time= 0:00:01.1  MEM= 1328.1M)
Extracted 30.001% (CPU Time= 0:00:01.3  MEM= 1328.1M)
Extracted 40.0008% (CPU Time= 0:00:01.6  MEM= 1328.1M)
Extracted 50.0011% (CPU Time= 0:00:01.9  MEM= 1328.1M)
Extracted 60.0009% (CPU Time= 0:00:02.3  MEM= 1328.1M)
Extracted 70.0007% (CPU Time= 0:00:02.7  MEM= 1328.1M)
Extracted 80.001% (CPU Time= 0:00:03.2  MEM= 1328.1M)
Extracted 90.0008% (CPU Time= 0:00:03.7  MEM= 1328.1M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1332.1M)
Number of Extracted Resistors     : 284991
Number of Extracted Ground Cap.   : 299396
Number of Extracted Coupling Cap. : 495028
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1294.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1294.035M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Unfixed 0 ViaPillar Nets
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 16844
End delay calculation. (MEM=0 CPU=0:00:09.6 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:09.8 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:11.0 totSessionCpu=0:00:42.0 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:00:42.0 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1292.04)
Total number of fetched objects 16844
AAE_INFO-618: Total number of nets in the design is 16703,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1335.61 CPU=0:00:16.0 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=1335.61 CPU=0:00:17.0 REAL=0:00:17.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1335.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1335.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1343.66)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 16844. 
Total number of fetched objects 16844
AAE_INFO-618: Total number of nets in the design is 16703,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1343.66 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1343.66 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:22.8 real=0:00:22.0 totSessionCpu=0:13:38 mem=1343.7M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.545  |  1.467  |  0.545  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:48, mem = 1030.0M, totSessionCpu=0:13:39 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1317.04M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.55|     0.00|       0|       0|       0| 100.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.55|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1557.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=1557.2M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:55, real = 0:00:56, mem = 1136.4M, totSessionCpu=0:13:47 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1418.07M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=1418.1M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.545  |  1.467  |  0.545  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:00:57, mem = 1133.8M, totSessionCpu=0:13:49 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:57, real = 0:00:58, mem = 1120.4M, totSessionCpu=0:13:50 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1351.30M, totSessionCpu=0:13:50).
**optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 1120.7M, totSessionCpu=0:13:50 **

Default Rule : ""
Non Default Rules :
Worst Slack : 1.468 ns
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.545 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.545  |  1.467  |  0.545  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:01, real = 0:01:02, mem = 1042.7M, totSessionCpu=0:13:53 **
*** Starting refinePlace (0:13:53 mem=1276.3M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 27295 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1276.3MB
*** Finished refinePlace (0:13:53 mem=1276.3M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Jul 12 20:40:32 2018
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Loading the last recorded routing design signature
#Created 1234 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation on Thu Jul 12 20:40:35 2018
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 576 nets.
#Voltage range [1.100 - 1.100] has 22 nets.
#Voltage range [0.000 - 1.100] has 16105 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1044.79 (MB), peak = 1266.66 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#436 routed nets are extracted.
#14124 routed net(s) are imported.
#2143 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 16703.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Jul 12 20:40:37 2018
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.79 (MB)
#Total memory = 1044.83 (MB)
#Peak memory = 1266.66 (MB)
#
#
#Start global routing on Thu Jul 12 20:40:37 2018
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 3.79 (MB)
#Total memory = 1044.83 (MB)
#Peak memory = 1266.66 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.00 (MB), peak = 1266.66 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.00 (MB), peak = 1266.66 (MB)
#Complete Detail Routing.
#Total wire length = 214775 um.
#Total half perimeter of net bounding box = 157592 um.
#Total wire length on LAYER metal1 = 4762 um.
#Total wire length on LAYER metal2 = 66219 um.
#Total wire length on LAYER metal3 = 82172 um.
#Total wire length on LAYER metal4 = 35665 um.
#Total wire length on LAYER metal5 = 18246 um.
#Total wire length on LAYER metal6 = 7712 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 106717
#Up-Via Summary (total 106717):
#           
#-----------------------
# metal1          56183
# metal2          40259
# metal3           7864
# metal4           1808
# metal5            603
#-----------------------
#                106717 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.05 (MB)
#Total memory = 1044.88 (MB)
#Peak memory = 1266.66 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Jul 12 20:40:39 2018
#
#
#Start Post Route Wire Spread.
#Done with 2177 horizontal wires in 2 hboxes and 626 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 215398 um.
#Total half perimeter of net bounding box = 157592 um.
#Total wire length on LAYER metal1 = 4762 um.
#Total wire length on LAYER metal2 = 66318 um.
#Total wire length on LAYER metal3 = 82555 um.
#Total wire length on LAYER metal4 = 35774 um.
#Total wire length on LAYER metal5 = 18271 um.
#Total wire length on LAYER metal6 = 7718 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 106717
#Up-Via Summary (total 106717):
#           
#-----------------------
# metal1          56183
# metal2          40259
# metal3           7864
# metal4           1808
# metal5            603
#-----------------------
#                106717 
#
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1087.93 (MB), peak = 1266.66 (MB)
#CELL_VIEW top_entity,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 215398 um.
#Total half perimeter of net bounding box = 157592 um.
#Total wire length on LAYER metal1 = 4762 um.
#Total wire length on LAYER metal2 = 66318 um.
#Total wire length on LAYER metal3 = 82555 um.
#Total wire length on LAYER metal4 = 35774 um.
#Total wire length on LAYER metal5 = 18271 um.
#Total wire length on LAYER metal6 = 7718 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 106717
#Up-Via Summary (total 106717):
#           
#-----------------------
# metal1          56183
# metal2          40259
# metal3           7864
# metal4           1808
# metal5            603
#-----------------------
#                106717 
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 0.93 (MB)
#Total memory = 1045.76 (MB)
#Peak memory = 1266.66 (MB)
#Updating routing design signature
#Created 135 library cell signatures
#Created 16703 NETS and 0 SPECIALNETS signatures
#Created 27295 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.14 (MB), peak = 1266.66 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.18 (MB), peak = 1266.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -7.04 (MB)
#Total memory = 1036.32 (MB)
#Peak memory = 1266.66 (MB)
#Number of warnings = 3
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jul 12 20:40:45 2018
#
**optDesign ... cpu = 0:01:15, real = 0:01:15, mem = 1036.5M, totSessionCpu=0:14:07 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Extraction called for design 'top_entity' of instances=27295 and nets=16703 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design top_entity.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1281.1M)
Extracted 10.001% (CPU Time= 0:00:01.1  MEM= 1365.3M)
Extracted 20.001% (CPU Time= 0:00:01.4  MEM= 1365.3M)
Extracted 30.0009% (CPU Time= 0:00:01.6  MEM= 1365.3M)
Extracted 40.0009% (CPU Time= 0:00:02.0  MEM= 1365.3M)
Extracted 50.0008% (CPU Time= 0:00:02.3  MEM= 1365.3M)
Extracted 60.0008% (CPU Time= 0:00:02.6  MEM= 1365.3M)
Extracted 70.0007% (CPU Time= 0:00:03.0  MEM= 1365.3M)
Extracted 80.0007% (CPU Time= 0:00:03.4  MEM= 1365.3M)
Extracted 90.0006% (CPU Time= 0:00:03.8  MEM= 1365.3M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1369.3M)
Number of Extracted Resistors     : 291158
Number of Extracted Ground Cap.   : 305563
Number of Extracted Coupling Cap. : 504772
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1331.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.2  Real Time: 0:00:08.0  MEM: 1331.234M)
**optDesign ... cpu = 0:01:22, real = 0:01:23, mem = 996.8M, totSessionCpu=0:14:14 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1272.68)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 16844
AAE_INFO-618: Total number of nets in the design is 16703,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1325.79 CPU=0:00:16.7 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1325.79 CPU=0:00:17.8 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1325.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1325.8M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1333.84)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 16844. 
Total number of fetched objects 16844
AAE_INFO-618: Total number of nets in the design is 16703,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1333.84 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1333.84 CPU=0:00:00.8 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:26.1 real=0:00:26.0 totSessionCpu=0:14:41 mem=1333.8M)
**optDesign ... cpu = 0:01:48, real = 0:01:49, mem = 1046.7M, totSessionCpu=0:14:41 **
Executing marking Critical Nets1
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:01:48, real = 0:01:49, mem = 1046.7M, totSessionCpu=0:14:41 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1267.07M, totSessionCpu=0:14:42).
**optDesign ... cpu = 0:01:50, real = 0:01:50, mem = 1046.8M, totSessionCpu=0:14:42 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:51, real = 0:01:51, mem = 1047.0M, totSessionCpu=0:14:43 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.548  |  1.468  |  0.548  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:53, real = 0:01:54, mem = 1047.0M, totSessionCpu=0:14:46 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1047.8M, totSessionCpu=0:14:47 **
#Created 135 library cell signatures
#Created 16703 NETS and 0 SPECIALNETS signatures
#Created 27295 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.48 (MB), peak = 1266.66 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.51 (MB), peak = 1266.66 (MB)
Begin checking placement ... (start mem=1283.1M, init mem=1283.1M)
*info: Placed = 27295         
*info: Unplaced = 0           
Placement Density:100.00%(38730/38730)
Placement Density (including fixed std cells):100.00%(38730/38730)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1283.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'top_entity' of instances=27295 and nets=16703 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design top_entity.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1275.1M)
Extracted 10.001% (CPU Time= 0:00:01.1  MEM= 1359.2M)
Extracted 20.001% (CPU Time= 0:00:01.3  MEM= 1359.2M)
Extracted 30.0009% (CPU Time= 0:00:01.5  MEM= 1359.2M)
Extracted 40.0009% (CPU Time= 0:00:01.8  MEM= 1359.2M)
Extracted 50.0008% (CPU Time= 0:00:02.1  MEM= 1359.2M)
Extracted 60.0008% (CPU Time= 0:00:02.4  MEM= 1359.2M)
Extracted 70.0007% (CPU Time= 0:00:02.8  MEM= 1359.2M)
Extracted 80.0007% (CPU Time= 0:00:03.3  MEM= 1359.2M)
Extracted 90.0006% (CPU Time= 0:00:03.9  MEM= 1359.2M)
Extracted 100% (CPU Time= 0:00:05.5  MEM= 1363.2M)
Number of Extracted Resistors     : 291158
Number of Extracted Ground Cap.   : 305563
Number of Extracted Coupling Cap. : 504772
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1325.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:07.0  MEM: 1325.227M)
Unfixed 0 ViaPillar Nets
**ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
Unfixed 0 ViaPillar Nets
**ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:14:56 mem=1302.8M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 16844
AAE_INFO-618: Total number of nets in the design is 16703,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:15.1 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:16.1 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 16844
AAE_INFO-618: Total number of nets in the design is 16703,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:21.6 real=0:00:21.0 totSessionCpu=0:01:06 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:23.3 real=0:00:23.0 totSessionCpu=0:01:06 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:25.8 real=0:00:26.0 totSessionCpu=0:01:09 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/coe_eosdata_XjeYiS/default.twf, for view: default 
	 Dumping view 0 default 

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1500)
Total number of fetched objects 16844
AAE_INFO-618: Total number of nets in the design is 16703,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1563.12 CPU=0:00:14.9 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=1563.12 CPU=0:00:16.0 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1563.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 1563.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1571.16)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 16844. 
Total number of fetched objects 16844
AAE_INFO-618: Total number of nets in the design is 16703,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1571.16 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1571.16 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:21.5 real=0:00:22.0 totSessionCpu=0:15:48 mem=1571.2M)
Done building cte setup timing graph (fixHold) cpu=0:00:51.5 real=0:00:53.0 totSessionCpu=0:15:48 mem=1571.2M ***
Setting latch borrow mode to budget during optimization.
Loading timing data from /tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/coe_eosdata_XjeYiS/default.twf 
	 Loading view 0 default 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.548  |  1.468  |  0.548  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.072  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
       (100.000% with Fillers)
------------------------------------------------------------

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default
**optDesign ... cpu = 0:01:05, real = 0:01:05, mem = 1136.9M, totSessionCpu=0:15:52 **
Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:06, real = 0:01:06, mem = 1136.9M, totSessionCpu=0:15:53 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 16844
AAE_INFO-618: Total number of nets in the design is 16703,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:15.2 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:16.1 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 16844
AAE_INFO-618: Total number of nets in the design is 16703,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:21.4 real=0:00:22.0 totSessionCpu=0:01:31 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.548  |  1.468  |  0.548  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.072  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:32, real = 0:01:34, mem = 1136.9M, totSessionCpu=0:16:19 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1385.2) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 12.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:11.5  MEM: 253.6M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> reportGateCount -level 5 -limit 100 -outfile Gatecount/Gatecount
Gate area 0.7980 um^2
[0] top_entity Gates=37409 Cells=13069 Area=29852.4 um^2
[1] dep_man Gates=170 Cells=110 Area=135.9 um^2
[1] datapath_0 Gates=36620 Cells=12740 Area=29223.3 um^2
[2] datapath_0/decode_map Gates=10512 Cells=3645 Area=8388.8 um^2
[3] datapath_0/decode_map/RF Gates=10460 Cells=3607 Area=8347.1 um^2
[2] datapath_0/execute_map Gates=3825 Cells=2224 Area=3052.9 um^2
[3] datapath_0/execute_map/Alu_exe Gates=3641 Cells=2118 Area=2905.8 um^2
[4] datapath_0/execute_map/Alu_exe/Shifter_exe Gates=2246 Cells=1247 Area=1792.6 um^2
[5] datapath_0/execute_map/Alu_exe/Shifter_exe/C88 Gates=348 Cells=177 Area=278.0 um^2
[5] datapath_0/execute_map/Alu_exe/Shifter_exe/C86 Gates=304 Cells=206 Area=242.6 um^2
[5] datapath_0/execute_map/Alu_exe/Shifter_exe/C50 Gates=292 Cells=197 Area=233.3 um^2
[5] datapath_0/execute_map/Alu_exe/Shifter_exe/C48 Gates=303 Cells=204 Area=242.1 um^2
[5] datapath_0/execute_map/Alu_exe/Shifter_exe/C10 Gates=388 Cells=175 Area=309.9 um^2
[5] datapath_0/execute_map/Alu_exe/Shifter_exe/C8 Gates=388 Cells=175 Area=309.9 um^2
[4] datapath_0/execute_map/Alu_exe/mult_exe Gates=1267 Cells=761 Area=1011.1 um^2
[5] datapath_0/execute_map/Alu_exe/mult_exe/mux_0_1 Gates=112 Cells=63 Area=89.9 um^2
[5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_1 Gates=122 Cells=76 Area=97.9 um^2
[5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_2 Gates=142 Cells=88 Area=113.8 um^2
[5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_3 Gates=141 Cells=84 Area=113.0 um^2
[5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_4 Gates=153 Cells=90 Area=122.4 um^2
[5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_5 Gates=164 Cells=96 Area=130.9 um^2
[5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_6 Gates=174 Cells=102 Area=139.4 um^2
[5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_7 Gates=185 Cells=108 Area=147.9 um^2
[3] datapath_0/execute_map/mux_alu_32 Gates=184 Cells=106 Area=147.1 um^2
[2] datapath_0/mem_access_map Gates=22282 Cells=6871 Area=17781.6 um^2
[3] datapath_0/mem_access_map/DRAM_0 Gates=22282 Cells=6871 Area=17781.6 um^2
[1] cu_0 Gates=516 Cells=155 Area=412.0 um^2
<CMD> saveNetlist top_entity_final.v
Writing Netlist "top_entity_final.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf  -ideal_clock_network top_entity_final.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top_entity
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1465.14)
Total number of fetched objects 16844
AAE_INFO-618: Total number of nets in the design is 16703,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1503.98 CPU=0:00:16.8 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1503.98 CPU=0:00:17.8 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1504.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1504.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1503.98)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 16844. 
Total number of fetched objects 16844
AAE_INFO-618: Total number of nets in the design is 16703,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1503.98 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1503.98 CPU=0:00:00.9 REAL=0:00:01.0)
