<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="AXI_M/core.cpp:33:15" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem0" VarName="a" ParentFunc="setMem(int volatile*, int volatile*, int volatile*, int)" OrigID="for.inc.load.3" OrigAccess-DebugLoc="AXI_M/core.cpp:33:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="AXI_M/core.cpp:34:15" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem1" VarName="b" ParentFunc="setMem(int volatile*, int volatile*, int volatile*, int)" OrigID="for.inc.load.7" OrigAccess-DebugLoc="AXI_M/core.cpp:34:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="AXI_M/core.cpp:60:8" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="c" ParentFunc="setMem(int volatile*, int volatile*, int volatile*, int)" OrigID="for.inc38.store.5" OrigAccess-DebugLoc="AXI_M/core.cpp:60:8" OrigDirection="write"/>
</VitisHLS:BurstInfo>

