# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do unum_multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Unum/unumIII_32_3_multiplier_pipeline3 {F:/Unum/unumIII_32_3_multiplier_pipeline3/unum_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:32 on Nov 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Unum/unumIII_32_3_multiplier_pipeline3" F:/Unum/unumIII_32_3_multiplier_pipeline3/unum_multiplier.v 
# -- Compiling module unum_multiplier
# -- Compiling module LZC
# -- Compiling module BNE
# -- Compiling module NLC
# 
# Top level modules:
# 	unum_multiplier
# End time: 20:53:32 on Nov 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Unum/unumIII_32_3_multiplier_pipeline3 {F:/Unum/unumIII_32_3_multiplier_pipeline3/frac_mult.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:32 on Nov 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Unum/unumIII_32_3_multiplier_pipeline3" F:/Unum/unumIII_32_3_multiplier_pipeline3/frac_mult.v 
# -- Compiling module frac_mult
# 
# Top level modules:
# 	frac_mult
# End time: 20:53:32 on Nov 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Unum/unumIII_32_3_multiplier_pipeline3/simulation/modelsim {F:/Unum/unumIII_32_3_multiplier_pipeline3/simulation/modelsim/unum_multiplier.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:32 on Nov 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Unum/unumIII_32_3_multiplier_pipeline3/simulation/modelsim" F:/Unum/unumIII_32_3_multiplier_pipeline3/simulation/modelsim/unum_multiplier.vt 
# -- Compiling module unum_multiplier_vlg_tst
# 
# Top level modules:
# 	unum_multiplier_vlg_tst
# End time: 20:53:32 on Nov 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  unum_multiplier_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" unum_multiplier_vlg_tst 
# Start time: 20:53:32 on Nov 12,2017
# Loading work.unum_multiplier_vlg_tst
# Loading work.unum_multiplier
# Loading work.LZC
# Loading work.BNE
# Loading work.NLC
# Loading work.frac_mult
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 ps
run
# Running testbench
run
run
run
# End time: 20:53:59 on Nov 12,2017, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
