{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670924445221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670924445222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 16:40:45 2022 " "Processing started: Tue Dec 13 16:40:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670924445222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670924445222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgb_to_gray -c rgb_to_gray " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgb_to_gray -c rgb_to_gray" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670924445222 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670924445591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r rgb_to_gray.v(13) " "Verilog HDL Declaration information at rgb_to_gray.v(13): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1670924445632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g rgb_to_gray.v(13) " "Verilog HDL Declaration information at rgb_to_gray.v(13): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1670924445632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b rgb_to_gray.v(13) " "Verilog HDL Declaration information at rgb_to_gray.v(13): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1670924445632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_to_gray.v 3 3 " "Found 3 design units, including 3 entities, in source file rgb_to_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_gray " "Found entity 1: rgb_to_gray" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670924445634 ""} { "Info" "ISGN_ENTITY_NAME" "2 rgb_to_gray_datapath " "Found entity 2: rgb_to_gray_datapath" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670924445634 ""} { "Info" "ISGN_ENTITY_NAME" "3 rgb_to_gray_controller " "Found entity 3: rgb_to_gray_controller" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670924445634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670924445634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_rgb_to_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_rgb_to_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_rgb_to_gray " "Found entity 1: testbench_rgb_to_gray" {  } { { "testbench_rgb_to_gray.v" "" { Text "E:/RGBtoGray/testbench_rgb_to_gray.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670924445652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670924445652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rgb_to_gray " "Elaborating entity \"rgb_to_gray\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670924446953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_to_gray_controller rgb_to_gray_controller:controller " "Elaborating entity \"rgb_to_gray_controller\" for hierarchy \"rgb_to_gray_controller:controller\"" {  } { { "rgb_to_gray.v" "controller" { Text "E:/RGBtoGray/rgb_to_gray.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924447162 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rgb_to_gray.v(48) " "Verilog HDL Case Statement warning at rgb_to_gray.v(48): incomplete case statement has no default case item" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1670924447163 "|rgb_to_gray|rgb_to_gray_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_e rgb_to_gray.v(47) " "Verilog HDL Always Construct warning at rgb_to_gray.v(47): inferring latch(es) for variable \"out_e\", which holds its previous value in one or more paths through the always construct" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670924447163 "|rgb_to_gray|rgb_to_gray_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rgb_to_gray.v(59) " "Verilog HDL assignment warning at rgb_to_gray.v(59): truncated value with size 32 to match size of target (3)" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670924447164 "|rgb_to_gray|rgb_to_gray_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rgb_to_gray.v(58) " "Verilog HDL Case Statement warning at rgb_to_gray.v(58): incomplete case statement has no default case item" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1670924447164 "|rgb_to_gray|rgb_to_gray_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state rgb_to_gray.v(58) " "Verilog HDL Always Construct warning at rgb_to_gray.v(58): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670924447164 "|rgb_to_gray|rgb_to_gray_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] rgb_to_gray.v(58) " "Inferred latch for \"next_state\[0\]\" at rgb_to_gray.v(58)" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670924447164 "|rgb_to_gray|rgb_to_gray_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] rgb_to_gray.v(58) " "Inferred latch for \"next_state\[1\]\" at rgb_to_gray.v(58)" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670924447164 "|rgb_to_gray|rgb_to_gray_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] rgb_to_gray.v(58) " "Inferred latch for \"next_state\[2\]\" at rgb_to_gray.v(58)" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670924447164 "|rgb_to_gray|rgb_to_gray_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_e rgb_to_gray.v(47) " "Inferred latch for \"out_e\" at rgb_to_gray.v(47)" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670924447164 "|rgb_to_gray|rgb_to_gray_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_to_gray_datapath rgb_to_gray_datapath:datapath " "Elaborating entity \"rgb_to_gray_datapath\" for hierarchy \"rgb_to_gray_datapath:datapath\"" {  } { { "rgb_to_gray.v" "datapath" { Text "E:/RGBtoGray/rgb_to_gray.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924447186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 rgb_to_gray.v(28) " "Verilog HDL assignment warning at rgb_to_gray.v(28): truncated value with size 16 to match size of target (8)" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670924447187 "|rgb_to_gray|rgb_to_gray_datapath:datapath"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "rgb_to_gray_controller:controller\|out_e " "LATCH primitive \"rgb_to_gray_controller:controller\|out_e\" is permanently enabled" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670924447533 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "rgb_to_gray_controller:controller\|next_state\[0\] " "LATCH primitive \"rgb_to_gray_controller:controller\|next_state\[0\]\" is permanently enabled" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670924447533 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "rgb_to_gray_controller:controller\|out_e " "LATCH primitive \"rgb_to_gray_controller:controller\|out_e\" is permanently enabled" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670924447568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "rgb_to_gray_controller:controller\|next_state\[0\] " "LATCH primitive \"rgb_to_gray_controller:controller\|next_state\[0\]\" is permanently enabled" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670924447569 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_gray_datapath:datapath\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_gray_datapath:datapath\|Mult2\"" {  } { { "rgb_to_gray.v" "Mult2" { Text "E:/RGBtoGray/rgb_to_gray.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670924447635 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_gray_datapath:datapath\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_gray_datapath:datapath\|Mult0\"" {  } { { "rgb_to_gray.v" "Mult0" { Text "E:/RGBtoGray/rgb_to_gray.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670924447635 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_gray_datapath:datapath\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_gray_datapath:datapath\|Mult1\"" {  } { { "rgb_to_gray.v" "Mult1" { Text "E:/RGBtoGray/rgb_to_gray.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670924447635 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1670924447635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_gray_datapath:datapath\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_gray_datapath:datapath\|lpm_mult:Mult2\"" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670924448174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_gray_datapath:datapath\|lpm_mult:Mult2 " "Instantiated megafunction \"rgb_to_gray_datapath:datapath\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448195 ""}  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1670924448195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9ct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9ct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9ct " "Found entity 1: mult_9ct" {  } { { "db/mult_9ct.tdf" "" { Text "E:/RGBtoGray/db/mult_9ct.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670924448315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670924448315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_gray_datapath:datapath\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_gray_datapath:datapath\|lpm_mult:Mult0\"" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670924448385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_gray_datapath:datapath\|lpm_mult:Mult0 " "Instantiated megafunction \"rgb_to_gray_datapath:datapath\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448385 ""}  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1670924448385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dct " "Found entity 1: mult_dct" {  } { { "db/mult_dct.tdf" "" { Text "E:/RGBtoGray/db/mult_dct.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670924448436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670924448436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_gray_datapath:datapath\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"rgb_to_gray_datapath:datapath\|lpm_mult:Mult1\"" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670924448476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_gray_datapath:datapath\|lpm_mult:Mult1 " "Instantiated megafunction \"rgb_to_gray_datapath:datapath\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670924448476 ""}  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1670924448476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6ct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6ct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6ct " "Found entity 1: mult_6ct" {  } { { "db/mult_6ct.tdf" "" { Text "E:/RGBtoGray/db/mult_6ct.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670924448527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670924448527 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "168 " "Ignored 168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1670924448914 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1670924448914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/RGBtoGray/output_files/rgb_to_gray.map.smsg " "Generated suppressed messages file E:/RGBtoGray/output_files/rgb_to_gray.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1670924449326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670924449662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670924449662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670924450266 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670924450266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670924450266 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1670924450266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670924450266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670924450282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 16:40:50 2022 " "Processing ended: Tue Dec 13 16:40:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670924450282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670924450282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670924450282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670924450282 ""}
