0.6
2017.4
Dec 15 2017
21:07:18
D:/FPGA/school_code/decode_7seg/decode_7seg.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/FPGA/school_code/decode_7seg/decode_7seg.srcs/sim_1/new/sim1.v,1587627821,verilog,,,,sim_1,,,,,,,,
D:/FPGA/school_code/decode_7seg/decode_7seg.srcs/sources_1/new/d1.v,1587627820,verilog,,D:/FPGA/school_code/decode_7seg/decode_7seg.srcs/sim_1/new/sim1.v,,decoder_7seg,,,,,,,,
