# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test_AXI4.srcs/sources_1/new/AXI_MASTER.v" \
"../../../../test_AXI4.srcs/sources_1/new/AXI_SLAVE.v" \
"../../../../test_AXI4.srcs/sources_1/new/read_address.v" \
"../../../../test_AXI4.srcs/sources_1/new/read_data.v" \
"../../../../test_AXI4.srcs/sources_1/new/read_data_address.v" \
"../../../../test_AXI4.srcs/sources_1/new/write_address.v" \
"../../../../test_AXI4.srcs/sources_1/new/write_data.v" \
"../../../../test_AXI4.srcs/sources_1/new/write_data_address.v" \
"../../../../test_AXI4.srcs/sources_1/new/write_resp.v" \
"../../../../test_AXI4.srcs/sim_1/new/tb_AXI_SYSTEM.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
