@W: MO129 :|Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_id is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_0[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_0[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_0[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_0[0] is reduced to a combinational gate by constant propagation.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_ram_infer_usram.v":97:0:97:5|RAM INFER_USRAM\.U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_C0_CoreAXITOAHBL_C0_0_COREAXITOAHBL_Z9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_ram_infer_usram.v":97:0:97:5|RAM INFER_USRAM\.U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_C0_CoreAXITOAHBL_C0_0_COREAXITOAHBL_Z9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_ram_infer_usram.v":97:0:97:5|RAM INFER_USRAM\.U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_C1_CoreAXITOAHBL_C1_0_COREAXITOAHBL_Z10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_ram_infer_usram.v":97:0:97:5|RAM INFER_USRAM\.U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_C1_CoreAXITOAHBL_C1_0_COREAXITOAHBL_Z10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v":261:0:261:5|Removing instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[2] because it is equivalent to instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":653:9:653:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[5] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.HSIZE_d[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":653:9:653:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[0] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AXIOutReg.AWREADY because it is equivalent to instance CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AXIOutReg.ARREADY because it is equivalent to instance CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AXISlaveCtrl.currState[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AXIOutReg.AWREADY because it is equivalent to instance CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AXIOutReg.ARREADY because it is equivalent to instance CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AXISlaveCtrl.currState[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":653:9:653:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[6] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Removing instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":548:9:548:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[9] (in view: work.BaseDesign(verilog)) because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[10] (in view: work.BaseDesign(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg3_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":548:9:548:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.wrap_cond[0] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
