timestamp=1476322886134

[~A]
C:/Users/Sir/Documents/HDLDesigns/Assignment5/src/adder.v=0*34747*35308
C:/Users/Sir/Documents/HDLDesigns/Assignment5/src/adder.v_testbench.v=0*66559*67468
C:/Users/Sir/Documents/HDLDesigns/Assignment5/src/testbench.v=0*69903*70580
C:/Users/Sir/Documents/HDLDesigns/Design2/design2/src/testbench.v=0*325*974
LastVerilogToplevel=testbench
ModifyID=44
Version=74
c:/Users/Sir/Documents/HDLDesigns/Assignment5/src/adder.v_testbench.v=0*78655*79580
c:/Users/Sir/Documents/HDLDesigns/Assignment5/src/testbench.v=0*80471*81116
c:/Users/Sir/Documents/HDLDesigns/Design2/design2/src/adder.v=0*1880*2349
c:/Users/Sir/Documents/HDLDesigns/Design2/design2/src/adder.v_testbench.v=0*13978*14779
c:/Users/Sir/Documents/HDLDesigns/Design2/design2/src/testbench.v=0*31050*31715

[$root]
A/$root=22|||1*172893
BinI32/$root=3*94449
SLP=3*94553
Version=10.3.3559.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c9216e309604882fd2b918d697745d068fbb0

[OAO]
A/OAO=22|./../src/adder.v|13|1*169086
BinI32/OAO=3*92306
R=./../src/adder.v|13
SLP=3*92408
Version=10.3.3559.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|63b4a604b5b0339a09a01bb59b453de80e1f26e456a11843b88e7adb4801dfd6

[adder]
A/adder=22|./../src/adder.v|1|1*167424
BinI32/adder=3*92102
R=./../src/adder.v|1
SLP=3*92206
Version=10.3.3559.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|aa2639a8a5a70ec6691b492f142f0ca2f9f4a8bbe283975edd222d16245e1831

[testbench]
A/testbench=22|./../src/testbench.v|3|1*173267
BinI32/testbench=3*94621
R=./../src/testbench.v|3
SLP=3*95977
Version=10.3.3559.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9c08cd30fe0f9550ac0d051aa32c9ba5030c5f4de3ffa3c97f58c5528f1d79133753c67ac7e1c24f9d286540d9d2e6cd

[~MFT]
0=4|0design2.mgf|81116|46953
1=4|1design2.mgf|173267|169442
3=8|3design2.mgf|95977|94041

[~U]
$root=12|0*80146|
OAO=12|0*78288|
adder=12|0*78080|
testbench=12|0*80312||0x10
