|MCU
KEY_reset => InterruptController:IC.rstBtn
clock => MIPS:CPU.clock
clock => GPIO:IO.clock
clock => InterruptController:IC.clock
clock => unsigned_division:UD.DIVCLK
clock => BasicTimer:BT.clock
PC[0] <= MIPS:CPU.PC[0]
PC[1] <= MIPS:CPU.PC[1]
PC[2] <= MIPS:CPU.PC[2]
PC[3] <= MIPS:CPU.PC[3]
PC[4] <= MIPS:CPU.PC[4]
PC[5] <= MIPS:CPU.PC[5]
PC[6] <= MIPS:CPU.PC[6]
PC[7] <= MIPS:CPU.PC[7]
PC[8] <= MIPS:CPU.PC[8]
PC[9] <= MIPS:CPU.PC[9]
Instruction_out[0] <= MIPS:CPU.Instruction_out[0]
Instruction_out[1] <= MIPS:CPU.Instruction_out[1]
Instruction_out[2] <= MIPS:CPU.Instruction_out[2]
Instruction_out[3] <= MIPS:CPU.Instruction_out[3]
Instruction_out[4] <= MIPS:CPU.Instruction_out[4]
Instruction_out[5] <= MIPS:CPU.Instruction_out[5]
Instruction_out[6] <= MIPS:CPU.Instruction_out[6]
Instruction_out[7] <= MIPS:CPU.Instruction_out[7]
Instruction_out[8] <= MIPS:CPU.Instruction_out[8]
Instruction_out[9] <= MIPS:CPU.Instruction_out[9]
Instruction_out[10] <= MIPS:CPU.Instruction_out[10]
Instruction_out[11] <= MIPS:CPU.Instruction_out[11]
Instruction_out[12] <= MIPS:CPU.Instruction_out[12]
Instruction_out[13] <= MIPS:CPU.Instruction_out[13]
Instruction_out[14] <= MIPS:CPU.Instruction_out[14]
Instruction_out[15] <= MIPS:CPU.Instruction_out[15]
Instruction_out[16] <= MIPS:CPU.Instruction_out[16]
Instruction_out[17] <= MIPS:CPU.Instruction_out[17]
Instruction_out[18] <= MIPS:CPU.Instruction_out[18]
Instruction_out[19] <= MIPS:CPU.Instruction_out[19]
Instruction_out[20] <= MIPS:CPU.Instruction_out[20]
Instruction_out[21] <= MIPS:CPU.Instruction_out[21]
Instruction_out[22] <= MIPS:CPU.Instruction_out[22]
Instruction_out[23] <= MIPS:CPU.Instruction_out[23]
Instruction_out[24] <= MIPS:CPU.Instruction_out[24]
Instruction_out[25] <= MIPS:CPU.Instruction_out[25]
Instruction_out[26] <= MIPS:CPU.Instruction_out[26]
Instruction_out[27] <= MIPS:CPU.Instruction_out[27]
Instruction_out[28] <= MIPS:CPU.Instruction_out[28]
Instruction_out[29] <= MIPS:CPU.Instruction_out[29]
Instruction_out[30] <= MIPS:CPU.Instruction_out[30]
Instruction_out[31] <= MIPS:CPU.Instruction_out[31]
LEDR_out[0] <= GPIO:IO.LEDR_out[0]
LEDR_out[1] <= GPIO:IO.LEDR_out[1]
LEDR_out[2] <= GPIO:IO.LEDR_out[2]
LEDR_out[3] <= GPIO:IO.LEDR_out[3]
LEDR_out[4] <= GPIO:IO.LEDR_out[4]
LEDR_out[5] <= GPIO:IO.LEDR_out[5]
LEDR_out[6] <= GPIO:IO.LEDR_out[6]
LEDR_out[7] <= GPIO:IO.LEDR_out[7]
HEX0_out[0] <= hexDecoder:HD0.hex[0]
HEX0_out[1] <= hexDecoder:HD0.hex[1]
HEX0_out[2] <= hexDecoder:HD0.hex[2]
HEX0_out[3] <= hexDecoder:HD0.hex[3]
HEX0_out[4] <= hexDecoder:HD0.hex[4]
HEX0_out[5] <= hexDecoder:HD0.hex[5]
HEX0_out[6] <= hexDecoder:HD0.hex[6]
HEX1_out[0] <= hexDecoder:HD1.hex[0]
HEX1_out[1] <= hexDecoder:HD1.hex[1]
HEX1_out[2] <= hexDecoder:HD1.hex[2]
HEX1_out[3] <= hexDecoder:HD1.hex[3]
HEX1_out[4] <= hexDecoder:HD1.hex[4]
HEX1_out[5] <= hexDecoder:HD1.hex[5]
HEX1_out[6] <= hexDecoder:HD1.hex[6]
HEX2_out[0] <= hexDecoder:HD2.hex[0]
HEX2_out[1] <= hexDecoder:HD2.hex[1]
HEX2_out[2] <= hexDecoder:HD2.hex[2]
HEX2_out[3] <= hexDecoder:HD2.hex[3]
HEX2_out[4] <= hexDecoder:HD2.hex[4]
HEX2_out[5] <= hexDecoder:HD2.hex[5]
HEX2_out[6] <= hexDecoder:HD2.hex[6]
HEX3_out[0] <= hexDecoder:HD3.hex[0]
HEX3_out[1] <= hexDecoder:HD3.hex[1]
HEX3_out[2] <= hexDecoder:HD3.hex[2]
HEX3_out[3] <= hexDecoder:HD3.hex[3]
HEX3_out[4] <= hexDecoder:HD3.hex[4]
HEX3_out[5] <= hexDecoder:HD3.hex[5]
HEX3_out[6] <= hexDecoder:HD3.hex[6]
HEX4_out[0] <= hexDecoder:HD4.hex[0]
HEX4_out[1] <= hexDecoder:HD4.hex[1]
HEX4_out[2] <= hexDecoder:HD4.hex[2]
HEX4_out[3] <= hexDecoder:HD4.hex[3]
HEX4_out[4] <= hexDecoder:HD4.hex[4]
HEX4_out[5] <= hexDecoder:HD4.hex[5]
HEX4_out[6] <= hexDecoder:HD4.hex[6]
HEX5_out[0] <= hexDecoder:HD5.hex[0]
HEX5_out[1] <= hexDecoder:HD5.hex[1]
HEX5_out[2] <= hexDecoder:HD5.hex[2]
HEX5_out[3] <= hexDecoder:HD5.hex[3]
HEX5_out[4] <= hexDecoder:HD5.hex[4]
HEX5_out[5] <= hexDecoder:HD5.hex[5]
HEX5_out[6] <= hexDecoder:HD5.hex[6]
SW_in[0] => GPIO:IO.SW_in[0]
SW_in[1] => GPIO:IO.SW_in[1]
SW_in[2] => GPIO:IO.SW_in[2]
SW_in[3] => GPIO:IO.SW_in[3]
SW_in[4] => GPIO:IO.SW_in[4]
SW_in[5] => GPIO:IO.SW_in[5]
SW_in[6] => GPIO:IO.SW_in[6]
SW_in[7] => GPIO:IO.SW_in[7]
KEY1 => InterruptController:IC.irq[3]
KEY2 => InterruptController:IC.irq[4]
KEY3 => InterruptController:IC.irq[5]
PWM_out <= BasicTimer:BT.PWM_out
PC_ENABLE => MIPS:CPU.PC_ENABLE
PC_ENABLE => InterruptController:IC.PC_ENABLE
UART_TXD <= comb.DB_MAX_OUTPUT_PORT_TYPE
UART_RXD => ~NO_FANOUT~


|MCU|MIPS:CPU
reset => Ifetch:IFE.reset
reset => Idecode:ID.reset
reset => control:CTL.reset
reset => Execute:EXE.reset
reset => dmemory:MEM.reset
clock => Ifetch:IFE.clock
clock => Idecode:ID.clock
clock => control:CTL.clock
clock => Execute:EXE.clock
clock => dmemory:MEM.Clock
PC[0] <= Ifetch:IFE.PC_out[0]
PC[1] <= Ifetch:IFE.PC_out[1]
PC[2] <= Ifetch:IFE.PC_out[2]
PC[3] <= Ifetch:IFE.PC_out[3]
PC[4] <= Ifetch:IFE.PC_out[4]
PC[5] <= Ifetch:IFE.PC_out[5]
PC[6] <= Ifetch:IFE.PC_out[6]
PC[7] <= Ifetch:IFE.PC_out[7]
PC[8] <= Ifetch:IFE.PC_out[8]
PC[9] <= Ifetch:IFE.PC_out[9]
Instruction_out[0] <= Ifetch:IFE.Instruction[0]
Instruction_out[1] <= Ifetch:IFE.Instruction[1]
Instruction_out[2] <= Ifetch:IFE.Instruction[2]
Instruction_out[3] <= Ifetch:IFE.Instruction[3]
Instruction_out[4] <= Ifetch:IFE.Instruction[4]
Instruction_out[5] <= Ifetch:IFE.Instruction[5]
Instruction_out[6] <= Ifetch:IFE.Instruction[6]
Instruction_out[7] <= Ifetch:IFE.Instruction[7]
Instruction_out[8] <= Ifetch:IFE.Instruction[8]
Instruction_out[9] <= Ifetch:IFE.Instruction[9]
Instruction_out[10] <= Ifetch:IFE.Instruction[10]
Instruction_out[11] <= Ifetch:IFE.Instruction[11]
Instruction_out[12] <= Ifetch:IFE.Instruction[12]
Instruction_out[13] <= Ifetch:IFE.Instruction[13]
Instruction_out[14] <= Ifetch:IFE.Instruction[14]
Instruction_out[15] <= Ifetch:IFE.Instruction[15]
Instruction_out[16] <= Ifetch:IFE.Instruction[16]
Instruction_out[17] <= Ifetch:IFE.Instruction[17]
Instruction_out[18] <= Ifetch:IFE.Instruction[18]
Instruction_out[19] <= Ifetch:IFE.Instruction[19]
Instruction_out[20] <= Ifetch:IFE.Instruction[20]
Instruction_out[21] <= Ifetch:IFE.Instruction[21]
Instruction_out[22] <= Ifetch:IFE.Instruction[22]
Instruction_out[23] <= Ifetch:IFE.Instruction[23]
Instruction_out[24] <= Ifetch:IFE.Instruction[24]
Instruction_out[25] <= Ifetch:IFE.Instruction[25]
Instruction_out[26] <= Ifetch:IFE.Instruction[26]
Instruction_out[27] <= Ifetch:IFE.Instruction[27]
Instruction_out[28] <= Ifetch:IFE.Instruction[28]
Instruction_out[29] <= Ifetch:IFE.Instruction[29]
Instruction_out[30] <= Ifetch:IFE.Instruction[30]
Instruction_out[31] <= Ifetch:IFE.Instruction[31]
Memread_out <= control:CTL.MemRead
Memwrite_out <= control:CTL.MemWrite
DataBUS[0] <> BidirPin:BiDirPin1.IOpin[0]
DataBUS[1] <> BidirPin:BiDirPin1.IOpin[1]
DataBUS[2] <> BidirPin:BiDirPin1.IOpin[2]
DataBUS[3] <> BidirPin:BiDirPin1.IOpin[3]
DataBUS[4] <> BidirPin:BiDirPin1.IOpin[4]
DataBUS[5] <> BidirPin:BiDirPin1.IOpin[5]
DataBUS[6] <> BidirPin:BiDirPin1.IOpin[6]
DataBUS[7] <> BidirPin:BiDirPin1.IOpin[7]
DataBUS[8] <> BidirPin:BiDirPin1.IOpin[8]
DataBUS[9] <> BidirPin:BiDirPin1.IOpin[9]
DataBUS[10] <> BidirPin:BiDirPin1.IOpin[10]
DataBUS[11] <> BidirPin:BiDirPin1.IOpin[11]
DataBUS[12] <> BidirPin:BiDirPin1.IOpin[12]
DataBUS[13] <> BidirPin:BiDirPin1.IOpin[13]
DataBUS[14] <> BidirPin:BiDirPin1.IOpin[14]
DataBUS[15] <> BidirPin:BiDirPin1.IOpin[15]
DataBUS[16] <> BidirPin:BiDirPin1.IOpin[16]
DataBUS[17] <> BidirPin:BiDirPin1.IOpin[17]
DataBUS[18] <> BidirPin:BiDirPin1.IOpin[18]
DataBUS[19] <> BidirPin:BiDirPin1.IOpin[19]
DataBUS[20] <> BidirPin:BiDirPin1.IOpin[20]
DataBUS[21] <> BidirPin:BiDirPin1.IOpin[21]
DataBUS[22] <> BidirPin:BiDirPin1.IOpin[22]
DataBUS[23] <> BidirPin:BiDirPin1.IOpin[23]
DataBUS[24] <> BidirPin:BiDirPin1.IOpin[24]
DataBUS[25] <> BidirPin:BiDirPin1.IOpin[25]
DataBUS[26] <> BidirPin:BiDirPin1.IOpin[26]
DataBUS[27] <> BidirPin:BiDirPin1.IOpin[27]
DataBUS[28] <> BidirPin:BiDirPin1.IOpin[28]
DataBUS[29] <> BidirPin:BiDirPin1.IOpin[29]
DataBUS[30] <> BidirPin:BiDirPin1.IOpin[30]
DataBUS[31] <> BidirPin:BiDirPin1.IOpin[31]
address[0] <= Execute:EXE.ALU_Result[0]
address[1] <= Execute:EXE.ALU_Result[1]
address[2] <= Execute:EXE.ALU_Result[2]
address[3] <= Execute:EXE.ALU_Result[3]
address[4] <= Execute:EXE.ALU_Result[4]
address[5] <= Execute:EXE.ALU_Result[5]
address[6] <= Execute:EXE.ALU_Result[6]
address[7] <= Execute:EXE.ALU_Result[7]
address[8] <= Execute:EXE.ALU_Result[8]
address[9] <= Execute:EXE.ALU_Result[9]
address[10] <= Execute:EXE.ALU_Result[10]
address[11] <= Execute:EXE.ALU_Result[11]
GIE <= Idecode:ID.GIE
INTA <= control:CTL.INTA
INTR => control:CTL.INTR
PC_ENABLE => Ifetch:IFE.PC_ENABLE


|MCU|MIPS:CPU|BidirPin:BiDirPin1
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|MIPS:CPU|Ifetch:IFE
Instruction[0] <= altsyncram:quartos:inst_memory.q_a[0]
Instruction[1] <= altsyncram:quartos:inst_memory.q_a[1]
Instruction[2] <= altsyncram:quartos:inst_memory.q_a[2]
Instruction[3] <= altsyncram:quartos:inst_memory.q_a[3]
Instruction[4] <= altsyncram:quartos:inst_memory.q_a[4]
Instruction[5] <= altsyncram:quartos:inst_memory.q_a[5]
Instruction[6] <= altsyncram:quartos:inst_memory.q_a[6]
Instruction[7] <= altsyncram:quartos:inst_memory.q_a[7]
Instruction[8] <= altsyncram:quartos:inst_memory.q_a[8]
Instruction[9] <= altsyncram:quartos:inst_memory.q_a[9]
Instruction[10] <= altsyncram:quartos:inst_memory.q_a[10]
Instruction[11] <= altsyncram:quartos:inst_memory.q_a[11]
Instruction[12] <= altsyncram:quartos:inst_memory.q_a[12]
Instruction[13] <= altsyncram:quartos:inst_memory.q_a[13]
Instruction[14] <= altsyncram:quartos:inst_memory.q_a[14]
Instruction[15] <= altsyncram:quartos:inst_memory.q_a[15]
Instruction[16] <= altsyncram:quartos:inst_memory.q_a[16]
Instruction[17] <= altsyncram:quartos:inst_memory.q_a[17]
Instruction[18] <= altsyncram:quartos:inst_memory.q_a[18]
Instruction[19] <= altsyncram:quartos:inst_memory.q_a[19]
Instruction[20] <= altsyncram:quartos:inst_memory.q_a[20]
Instruction[21] <= altsyncram:quartos:inst_memory.q_a[21]
Instruction[22] <= altsyncram:quartos:inst_memory.q_a[22]
Instruction[23] <= altsyncram:quartos:inst_memory.q_a[23]
Instruction[24] <= altsyncram:quartos:inst_memory.q_a[24]
Instruction[25] <= altsyncram:quartos:inst_memory.q_a[25]
Instruction[26] <= altsyncram:quartos:inst_memory.q_a[26]
Instruction[27] <= altsyncram:quartos:inst_memory.q_a[27]
Instruction[28] <= altsyncram:quartos:inst_memory.q_a[28]
Instruction[29] <= altsyncram:quartos:inst_memory.q_a[29]
Instruction[30] <= altsyncram:quartos:inst_memory.q_a[30]
Instruction[31] <= altsyncram:quartos:inst_memory.q_a[31]
PC_plus_4_out[0] <= <GND>
PC_plus_4_out[1] <= <GND>
PC_plus_4_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Jump_PC_se[0] => next_PC.DATAB
Jump_PC_se[1] => next_PC.DATAB
Jump_PC_se[2] => next_PC.DATAB
Jump_PC_se[3] => next_PC.DATAB
Jump_PC_se[4] => next_PC.DATAB
Jump_PC_se[5] => next_PC.DATAB
Jump_PC_se[6] => next_PC.DATAB
Jump_PC_se[7] => next_PC.DATAB
Add_result[0] => branch_PC[0].DATAB
Add_result[1] => branch_PC[1].DATAB
Add_result[2] => branch_PC[2].DATAB
Add_result[3] => branch_PC[3].DATAB
Add_result[4] => branch_PC[4].DATAB
Add_result[5] => branch_PC[5].DATAB
Add_result[6] => branch_PC[6].DATAB
Add_result[7] => branch_PC[7].DATAB
Branch[0] => Equal2.IN3
Branch[0] => Equal3.IN3
Branch[1] => Equal2.IN2
Branch[1] => Equal3.IN2
Jump[0] => Equal0.IN3
Jump[0] => Equal1.IN3
Jump[1] => Equal0.IN2
Jump[1] => Equal1.IN2
JumpR_PC[0] => ~NO_FANOUT~
JumpR_PC[1] => ~NO_FANOUT~
JumpR_PC[2] => next_PC.DATAB
JumpR_PC[3] => next_PC.DATAB
JumpR_PC[4] => next_PC.DATAB
JumpR_PC[5] => next_PC.DATAB
JumpR_PC[6] => next_PC.DATAB
JumpR_PC[7] => next_PC.DATAB
JumpR_PC[8] => next_PC.DATAB
JumpR_PC[9] => next_PC.DATAB
JumpR_PC[10] => ~NO_FANOUT~
JumpR_PC[11] => ~NO_FANOUT~
JumpR_PC[12] => ~NO_FANOUT~
JumpR_PC[13] => ~NO_FANOUT~
JumpR_PC[14] => ~NO_FANOUT~
JumpR_PC[15] => ~NO_FANOUT~
JumpR_PC[16] => ~NO_FANOUT~
JumpR_PC[17] => ~NO_FANOUT~
JumpR_PC[18] => ~NO_FANOUT~
JumpR_PC[19] => ~NO_FANOUT~
JumpR_PC[20] => ~NO_FANOUT~
JumpR_PC[21] => ~NO_FANOUT~
JumpR_PC[22] => ~NO_FANOUT~
JumpR_PC[23] => ~NO_FANOUT~
JumpR_PC[24] => ~NO_FANOUT~
JumpR_PC[25] => ~NO_FANOUT~
JumpR_PC[26] => ~NO_FANOUT~
JumpR_PC[27] => ~NO_FANOUT~
JumpR_PC[28] => ~NO_FANOUT~
JumpR_PC[29] => ~NO_FANOUT~
JumpR_PC[30] => ~NO_FANOUT~
JumpR_PC[31] => ~NO_FANOUT~
Zero => branch_PC.IN1
Zero => branch_PC.IN1
PC_out[0] <= <GND>
PC_out[1] <= <GND>
PC_out[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[0] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[1] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[2] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[3] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[4] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[5] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[6] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
Next_PC_out[7] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
TYPEtoPC => next_PC.OUTPUTSELECT
TYPEtoPC => next_PC.OUTPUTSELECT
TYPEtoPC => next_PC.OUTPUTSELECT
TYPEtoPC => next_PC.OUTPUTSELECT
TYPEtoPC => next_PC.OUTPUTSELECT
TYPEtoPC => next_PC.OUTPUTSELECT
TYPEtoPC => next_PC.OUTPUTSELECT
TYPEtoPC => next_PC.OUTPUTSELECT
read_data[0] => ~NO_FANOUT~
read_data[1] => ~NO_FANOUT~
read_data[2] => next_PC.DATAB
read_data[3] => next_PC.DATAB
read_data[4] => next_PC.DATAB
read_data[5] => next_PC.DATAB
read_data[6] => next_PC.DATAB
read_data[7] => next_PC.DATAB
read_data[8] => next_PC.DATAB
read_data[9] => next_PC.DATAB
read_data[10] => ~NO_FANOUT~
read_data[11] => ~NO_FANOUT~
read_data[12] => ~NO_FANOUT~
read_data[13] => ~NO_FANOUT~
read_data[14] => ~NO_FANOUT~
read_data[15] => ~NO_FANOUT~
read_data[16] => ~NO_FANOUT~
read_data[17] => ~NO_FANOUT~
read_data[18] => ~NO_FANOUT~
read_data[19] => ~NO_FANOUT~
read_data[20] => ~NO_FANOUT~
read_data[21] => ~NO_FANOUT~
read_data[22] => ~NO_FANOUT~
read_data[23] => ~NO_FANOUT~
read_data[24] => ~NO_FANOUT~
read_data[25] => ~NO_FANOUT~
read_data[26] => ~NO_FANOUT~
read_data[27] => ~NO_FANOUT~
read_data[28] => ~NO_FANOUT~
read_data[29] => ~NO_FANOUT~
read_data[30] => ~NO_FANOUT~
read_data[31] => ~NO_FANOUT~
clock => altsyncram:quartos:inst_memory.clock0
clock => PC[2].CLK
clock => PC[3].CLK
clock => PC[4].CLK
clock => PC[5].CLK
clock => PC[6].CLK
clock => PC[7].CLK
clock => PC[8].CLK
clock => PC[9].CLK
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
PC_ENABLE => PC.OUTPUTSELECT
PC_ENABLE => PC.OUTPUTSELECT
PC_ENABLE => PC.OUTPUTSELECT
PC_ENABLE => PC.OUTPUTSELECT
PC_ENABLE => PC.OUTPUTSELECT
PC_ENABLE => PC.OUTPUTSELECT
PC_ENABLE => PC.OUTPUTSELECT
PC_ENABLE => PC.OUTPUTSELECT


|MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r124:auto_generated.address_a[0]
address_a[1] => altsyncram_r124:auto_generated.address_a[1]
address_a[2] => altsyncram_r124:auto_generated.address_a[2]
address_a[3] => altsyncram_r124:auto_generated.address_a[3]
address_a[4] => altsyncram_r124:auto_generated.address_a[4]
address_a[5] => altsyncram_r124:auto_generated.address_a[5]
address_a[6] => altsyncram_r124:auto_generated.address_a[6]
address_a[7] => altsyncram_r124:auto_generated.address_a[7]
address_a[8] => altsyncram_r124:auto_generated.address_a[8]
address_a[9] => altsyncram_r124:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r124:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r124:auto_generated.q_a[0]
q_a[1] <= altsyncram_r124:auto_generated.q_a[1]
q_a[2] <= altsyncram_r124:auto_generated.q_a[2]
q_a[3] <= altsyncram_r124:auto_generated.q_a[3]
q_a[4] <= altsyncram_r124:auto_generated.q_a[4]
q_a[5] <= altsyncram_r124:auto_generated.q_a[5]
q_a[6] <= altsyncram_r124:auto_generated.q_a[6]
q_a[7] <= altsyncram_r124:auto_generated.q_a[7]
q_a[8] <= altsyncram_r124:auto_generated.q_a[8]
q_a[9] <= altsyncram_r124:auto_generated.q_a[9]
q_a[10] <= altsyncram_r124:auto_generated.q_a[10]
q_a[11] <= altsyncram_r124:auto_generated.q_a[11]
q_a[12] <= altsyncram_r124:auto_generated.q_a[12]
q_a[13] <= altsyncram_r124:auto_generated.q_a[13]
q_a[14] <= altsyncram_r124:auto_generated.q_a[14]
q_a[15] <= altsyncram_r124:auto_generated.q_a[15]
q_a[16] <= altsyncram_r124:auto_generated.q_a[16]
q_a[17] <= altsyncram_r124:auto_generated.q_a[17]
q_a[18] <= altsyncram_r124:auto_generated.q_a[18]
q_a[19] <= altsyncram_r124:auto_generated.q_a[19]
q_a[20] <= altsyncram_r124:auto_generated.q_a[20]
q_a[21] <= altsyncram_r124:auto_generated.q_a[21]
q_a[22] <= altsyncram_r124:auto_generated.q_a[22]
q_a[23] <= altsyncram_r124:auto_generated.q_a[23]
q_a[24] <= altsyncram_r124:auto_generated.q_a[24]
q_a[25] <= altsyncram_r124:auto_generated.q_a[25]
q_a[26] <= altsyncram_r124:auto_generated.q_a[26]
q_a[27] <= altsyncram_r124:auto_generated.q_a[27]
q_a[28] <= altsyncram_r124:auto_generated.q_a[28]
q_a[29] <= altsyncram_r124:auto_generated.q_a[29]
q_a[30] <= altsyncram_r124:auto_generated.q_a[30]
q_a[31] <= altsyncram_r124:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated
address_a[0] => altsyncram_nb03:altsyncram1.address_a[0]
address_a[1] => altsyncram_nb03:altsyncram1.address_a[1]
address_a[2] => altsyncram_nb03:altsyncram1.address_a[2]
address_a[3] => altsyncram_nb03:altsyncram1.address_a[3]
address_a[4] => altsyncram_nb03:altsyncram1.address_a[4]
address_a[5] => altsyncram_nb03:altsyncram1.address_a[5]
address_a[6] => altsyncram_nb03:altsyncram1.address_a[6]
address_a[7] => altsyncram_nb03:altsyncram1.address_a[7]
address_a[8] => altsyncram_nb03:altsyncram1.address_a[8]
address_a[9] => altsyncram_nb03:altsyncram1.address_a[9]
clock0 => altsyncram_nb03:altsyncram1.clock0
q_a[0] <= altsyncram_nb03:altsyncram1.q_a[0]
q_a[1] <= altsyncram_nb03:altsyncram1.q_a[1]
q_a[2] <= altsyncram_nb03:altsyncram1.q_a[2]
q_a[3] <= altsyncram_nb03:altsyncram1.q_a[3]
q_a[4] <= altsyncram_nb03:altsyncram1.q_a[4]
q_a[5] <= altsyncram_nb03:altsyncram1.q_a[5]
q_a[6] <= altsyncram_nb03:altsyncram1.q_a[6]
q_a[7] <= altsyncram_nb03:altsyncram1.q_a[7]
q_a[8] <= altsyncram_nb03:altsyncram1.q_a[8]
q_a[9] <= altsyncram_nb03:altsyncram1.q_a[9]
q_a[10] <= altsyncram_nb03:altsyncram1.q_a[10]
q_a[11] <= altsyncram_nb03:altsyncram1.q_a[11]
q_a[12] <= altsyncram_nb03:altsyncram1.q_a[12]
q_a[13] <= altsyncram_nb03:altsyncram1.q_a[13]
q_a[14] <= altsyncram_nb03:altsyncram1.q_a[14]
q_a[15] <= altsyncram_nb03:altsyncram1.q_a[15]
q_a[16] <= altsyncram_nb03:altsyncram1.q_a[16]
q_a[17] <= altsyncram_nb03:altsyncram1.q_a[17]
q_a[18] <= altsyncram_nb03:altsyncram1.q_a[18]
q_a[19] <= altsyncram_nb03:altsyncram1.q_a[19]
q_a[20] <= altsyncram_nb03:altsyncram1.q_a[20]
q_a[21] <= altsyncram_nb03:altsyncram1.q_a[21]
q_a[22] <= altsyncram_nb03:altsyncram1.q_a[22]
q_a[23] <= altsyncram_nb03:altsyncram1.q_a[23]
q_a[24] <= altsyncram_nb03:altsyncram1.q_a[24]
q_a[25] <= altsyncram_nb03:altsyncram1.q_a[25]
q_a[26] <= altsyncram_nb03:altsyncram1.q_a[26]
q_a[27] <= altsyncram_nb03:altsyncram1.q_a[27]
q_a[28] <= altsyncram_nb03:altsyncram1.q_a[28]
q_a[29] <= altsyncram_nb03:altsyncram1.q_a[29]
q_a[30] <= altsyncram_nb03:altsyncram1.q_a[30]
q_a[31] <= altsyncram_nb03:altsyncram1.q_a[31]


|MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|altsyncram_nb03:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MCU|MIPS:CPU|Idecode:ID
read_data_1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Jump_PC_se[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Jump_PC_se[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Jump_PC_se[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Jump_PC_se[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Jump_PC_se[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Jump_PC_se[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Jump_PC_se[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Jump_PC_se[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Instruction[0] => Jump_PC_se[0].DATAIN
Instruction[0] => Sign_extend[0].DATAIN
Instruction[0] => Zero_extend[0].DATAIN
Instruction[1] => Jump_PC_se[1].DATAIN
Instruction[1] => Sign_extend[1].DATAIN
Instruction[1] => Zero_extend[1].DATAIN
Instruction[2] => Jump_PC_se[2].DATAIN
Instruction[2] => Sign_extend[2].DATAIN
Instruction[2] => Zero_extend[2].DATAIN
Instruction[3] => Jump_PC_se[3].DATAIN
Instruction[3] => Sign_extend[3].DATAIN
Instruction[3] => Zero_extend[3].DATAIN
Instruction[4] => Jump_PC_se[4].DATAIN
Instruction[4] => Sign_extend[4].DATAIN
Instruction[4] => Zero_extend[4].DATAIN
Instruction[5] => Jump_PC_se[5].DATAIN
Instruction[5] => Sign_extend[5].DATAIN
Instruction[5] => Zero_extend[5].DATAIN
Instruction[6] => Jump_PC_se[6].DATAIN
Instruction[6] => Sign_extend[6].DATAIN
Instruction[6] => Zero_extend[6].DATAIN
Instruction[6] => Shamt[0].DATAIN
Instruction[7] => Jump_PC_se[7].DATAIN
Instruction[7] => Sign_extend[7].DATAIN
Instruction[7] => Zero_extend[7].DATAIN
Instruction[7] => Shamt[1].DATAIN
Instruction[8] => Shamt[2].DATAIN
Instruction[8] => Sign_extend[8].DATAIN
Instruction[8] => Zero_extend[8].DATAIN
Instruction[9] => Shamt[3].DATAIN
Instruction[9] => Sign_extend[9].DATAIN
Instruction[9] => Zero_extend[9].DATAIN
Instruction[10] => Shamt[4].DATAIN
Instruction[10] => Sign_extend[10].DATAIN
Instruction[10] => Zero_extend[10].DATAIN
Instruction[11] => write_register_address[0].DATAB
Instruction[11] => Sign_extend[11].DATAIN
Instruction[11] => Zero_extend[11].DATAIN
Instruction[12] => write_register_address[1].DATAB
Instruction[12] => Sign_extend[12].DATAIN
Instruction[12] => Zero_extend[12].DATAIN
Instruction[13] => write_register_address[2].DATAB
Instruction[13] => Sign_extend[13].DATAIN
Instruction[13] => Zero_extend[13].DATAIN
Instruction[14] => write_register_address[3].DATAB
Instruction[14] => Sign_extend[14].DATAIN
Instruction[14] => Zero_extend[14].DATAIN
Instruction[15] => write_register_address[4].DATAB
Instruction[15] => Sign_extend[31].DATAIN
Instruction[15] => Sign_extend[30].DATAIN
Instruction[15] => Sign_extend[29].DATAIN
Instruction[15] => Sign_extend[28].DATAIN
Instruction[15] => Sign_extend[27].DATAIN
Instruction[15] => Sign_extend[26].DATAIN
Instruction[15] => Sign_extend[25].DATAIN
Instruction[15] => Sign_extend[24].DATAIN
Instruction[15] => Sign_extend[23].DATAIN
Instruction[15] => Sign_extend[22].DATAIN
Instruction[15] => Sign_extend[21].DATAIN
Instruction[15] => Sign_extend[20].DATAIN
Instruction[15] => Sign_extend[19].DATAIN
Instruction[15] => Sign_extend[18].DATAIN
Instruction[15] => Sign_extend[17].DATAIN
Instruction[15] => Sign_extend[16].DATAIN
Instruction[15] => Sign_extend[15].DATAIN
Instruction[15] => Zero_extend[15].DATAIN
Instruction[16] => Mux32.IN36
Instruction[16] => Mux33.IN36
Instruction[16] => Mux34.IN36
Instruction[16] => Mux35.IN36
Instruction[16] => Mux36.IN36
Instruction[16] => Mux37.IN36
Instruction[16] => Mux38.IN36
Instruction[16] => Mux39.IN36
Instruction[16] => Mux40.IN36
Instruction[16] => Mux41.IN36
Instruction[16] => Mux42.IN36
Instruction[16] => Mux43.IN36
Instruction[16] => Mux44.IN36
Instruction[16] => Mux45.IN36
Instruction[16] => Mux46.IN36
Instruction[16] => Mux47.IN36
Instruction[16] => Mux48.IN36
Instruction[16] => Mux49.IN36
Instruction[16] => Mux50.IN36
Instruction[16] => Mux51.IN36
Instruction[16] => Mux52.IN36
Instruction[16] => Mux53.IN36
Instruction[16] => Mux54.IN36
Instruction[16] => Mux55.IN36
Instruction[16] => Mux56.IN36
Instruction[16] => Mux57.IN36
Instruction[16] => Mux58.IN36
Instruction[16] => Mux59.IN36
Instruction[16] => Mux60.IN36
Instruction[16] => Mux61.IN36
Instruction[16] => Mux62.IN36
Instruction[16] => Mux63.IN36
Instruction[16] => write_register_address.DATAA
Instruction[17] => Mux32.IN35
Instruction[17] => Mux33.IN35
Instruction[17] => Mux34.IN35
Instruction[17] => Mux35.IN35
Instruction[17] => Mux36.IN35
Instruction[17] => Mux37.IN35
Instruction[17] => Mux38.IN35
Instruction[17] => Mux39.IN35
Instruction[17] => Mux40.IN35
Instruction[17] => Mux41.IN35
Instruction[17] => Mux42.IN35
Instruction[17] => Mux43.IN35
Instruction[17] => Mux44.IN35
Instruction[17] => Mux45.IN35
Instruction[17] => Mux46.IN35
Instruction[17] => Mux47.IN35
Instruction[17] => Mux48.IN35
Instruction[17] => Mux49.IN35
Instruction[17] => Mux50.IN35
Instruction[17] => Mux51.IN35
Instruction[17] => Mux52.IN35
Instruction[17] => Mux53.IN35
Instruction[17] => Mux54.IN35
Instruction[17] => Mux55.IN35
Instruction[17] => Mux56.IN35
Instruction[17] => Mux57.IN35
Instruction[17] => Mux58.IN35
Instruction[17] => Mux59.IN35
Instruction[17] => Mux60.IN35
Instruction[17] => Mux61.IN35
Instruction[17] => Mux62.IN35
Instruction[17] => Mux63.IN35
Instruction[17] => write_register_address.DATAA
Instruction[18] => Mux32.IN34
Instruction[18] => Mux33.IN34
Instruction[18] => Mux34.IN34
Instruction[18] => Mux35.IN34
Instruction[18] => Mux36.IN34
Instruction[18] => Mux37.IN34
Instruction[18] => Mux38.IN34
Instruction[18] => Mux39.IN34
Instruction[18] => Mux40.IN34
Instruction[18] => Mux41.IN34
Instruction[18] => Mux42.IN34
Instruction[18] => Mux43.IN34
Instruction[18] => Mux44.IN34
Instruction[18] => Mux45.IN34
Instruction[18] => Mux46.IN34
Instruction[18] => Mux47.IN34
Instruction[18] => Mux48.IN34
Instruction[18] => Mux49.IN34
Instruction[18] => Mux50.IN34
Instruction[18] => Mux51.IN34
Instruction[18] => Mux52.IN34
Instruction[18] => Mux53.IN34
Instruction[18] => Mux54.IN34
Instruction[18] => Mux55.IN34
Instruction[18] => Mux56.IN34
Instruction[18] => Mux57.IN34
Instruction[18] => Mux58.IN34
Instruction[18] => Mux59.IN34
Instruction[18] => Mux60.IN34
Instruction[18] => Mux61.IN34
Instruction[18] => Mux62.IN34
Instruction[18] => Mux63.IN34
Instruction[18] => write_register_address.DATAA
Instruction[19] => Mux32.IN33
Instruction[19] => Mux33.IN33
Instruction[19] => Mux34.IN33
Instruction[19] => Mux35.IN33
Instruction[19] => Mux36.IN33
Instruction[19] => Mux37.IN33
Instruction[19] => Mux38.IN33
Instruction[19] => Mux39.IN33
Instruction[19] => Mux40.IN33
Instruction[19] => Mux41.IN33
Instruction[19] => Mux42.IN33
Instruction[19] => Mux43.IN33
Instruction[19] => Mux44.IN33
Instruction[19] => Mux45.IN33
Instruction[19] => Mux46.IN33
Instruction[19] => Mux47.IN33
Instruction[19] => Mux48.IN33
Instruction[19] => Mux49.IN33
Instruction[19] => Mux50.IN33
Instruction[19] => Mux51.IN33
Instruction[19] => Mux52.IN33
Instruction[19] => Mux53.IN33
Instruction[19] => Mux54.IN33
Instruction[19] => Mux55.IN33
Instruction[19] => Mux56.IN33
Instruction[19] => Mux57.IN33
Instruction[19] => Mux58.IN33
Instruction[19] => Mux59.IN33
Instruction[19] => Mux60.IN33
Instruction[19] => Mux61.IN33
Instruction[19] => Mux62.IN33
Instruction[19] => Mux63.IN33
Instruction[19] => write_register_address.DATAA
Instruction[20] => Mux32.IN32
Instruction[20] => Mux33.IN32
Instruction[20] => Mux34.IN32
Instruction[20] => Mux35.IN32
Instruction[20] => Mux36.IN32
Instruction[20] => Mux37.IN32
Instruction[20] => Mux38.IN32
Instruction[20] => Mux39.IN32
Instruction[20] => Mux40.IN32
Instruction[20] => Mux41.IN32
Instruction[20] => Mux42.IN32
Instruction[20] => Mux43.IN32
Instruction[20] => Mux44.IN32
Instruction[20] => Mux45.IN32
Instruction[20] => Mux46.IN32
Instruction[20] => Mux47.IN32
Instruction[20] => Mux48.IN32
Instruction[20] => Mux49.IN32
Instruction[20] => Mux50.IN32
Instruction[20] => Mux51.IN32
Instruction[20] => Mux52.IN32
Instruction[20] => Mux53.IN32
Instruction[20] => Mux54.IN32
Instruction[20] => Mux55.IN32
Instruction[20] => Mux56.IN32
Instruction[20] => Mux57.IN32
Instruction[20] => Mux58.IN32
Instruction[20] => Mux59.IN32
Instruction[20] => Mux60.IN32
Instruction[20] => Mux61.IN32
Instruction[20] => Mux62.IN32
Instruction[20] => Mux63.IN32
Instruction[20] => write_register_address.DATAA
Instruction[21] => Mux0.IN36
Instruction[21] => Mux1.IN36
Instruction[21] => Mux2.IN36
Instruction[21] => Mux3.IN36
Instruction[21] => Mux4.IN36
Instruction[21] => Mux5.IN36
Instruction[21] => Mux6.IN36
Instruction[21] => Mux7.IN36
Instruction[21] => Mux8.IN36
Instruction[21] => Mux9.IN36
Instruction[21] => Mux10.IN36
Instruction[21] => Mux11.IN36
Instruction[21] => Mux12.IN36
Instruction[21] => Mux13.IN36
Instruction[21] => Mux14.IN36
Instruction[21] => Mux15.IN36
Instruction[21] => Mux16.IN36
Instruction[21] => Mux17.IN36
Instruction[21] => Mux18.IN36
Instruction[21] => Mux19.IN36
Instruction[21] => Mux20.IN36
Instruction[21] => Mux21.IN36
Instruction[21] => Mux22.IN36
Instruction[21] => Mux23.IN36
Instruction[21] => Mux24.IN36
Instruction[21] => Mux25.IN36
Instruction[21] => Mux26.IN36
Instruction[21] => Mux27.IN36
Instruction[21] => Mux28.IN36
Instruction[21] => Mux29.IN36
Instruction[21] => Mux30.IN36
Instruction[21] => Mux31.IN36
Instruction[22] => Mux0.IN35
Instruction[22] => Mux1.IN35
Instruction[22] => Mux2.IN35
Instruction[22] => Mux3.IN35
Instruction[22] => Mux4.IN35
Instruction[22] => Mux5.IN35
Instruction[22] => Mux6.IN35
Instruction[22] => Mux7.IN35
Instruction[22] => Mux8.IN35
Instruction[22] => Mux9.IN35
Instruction[22] => Mux10.IN35
Instruction[22] => Mux11.IN35
Instruction[22] => Mux12.IN35
Instruction[22] => Mux13.IN35
Instruction[22] => Mux14.IN35
Instruction[22] => Mux15.IN35
Instruction[22] => Mux16.IN35
Instruction[22] => Mux17.IN35
Instruction[22] => Mux18.IN35
Instruction[22] => Mux19.IN35
Instruction[22] => Mux20.IN35
Instruction[22] => Mux21.IN35
Instruction[22] => Mux22.IN35
Instruction[22] => Mux23.IN35
Instruction[22] => Mux24.IN35
Instruction[22] => Mux25.IN35
Instruction[22] => Mux26.IN35
Instruction[22] => Mux27.IN35
Instruction[22] => Mux28.IN35
Instruction[22] => Mux29.IN35
Instruction[22] => Mux30.IN35
Instruction[22] => Mux31.IN35
Instruction[23] => Mux0.IN34
Instruction[23] => Mux1.IN34
Instruction[23] => Mux2.IN34
Instruction[23] => Mux3.IN34
Instruction[23] => Mux4.IN34
Instruction[23] => Mux5.IN34
Instruction[23] => Mux6.IN34
Instruction[23] => Mux7.IN34
Instruction[23] => Mux8.IN34
Instruction[23] => Mux9.IN34
Instruction[23] => Mux10.IN34
Instruction[23] => Mux11.IN34
Instruction[23] => Mux12.IN34
Instruction[23] => Mux13.IN34
Instruction[23] => Mux14.IN34
Instruction[23] => Mux15.IN34
Instruction[23] => Mux16.IN34
Instruction[23] => Mux17.IN34
Instruction[23] => Mux18.IN34
Instruction[23] => Mux19.IN34
Instruction[23] => Mux20.IN34
Instruction[23] => Mux21.IN34
Instruction[23] => Mux22.IN34
Instruction[23] => Mux23.IN34
Instruction[23] => Mux24.IN34
Instruction[23] => Mux25.IN34
Instruction[23] => Mux26.IN34
Instruction[23] => Mux27.IN34
Instruction[23] => Mux28.IN34
Instruction[23] => Mux29.IN34
Instruction[23] => Mux30.IN34
Instruction[23] => Mux31.IN34
Instruction[24] => Mux0.IN33
Instruction[24] => Mux1.IN33
Instruction[24] => Mux2.IN33
Instruction[24] => Mux3.IN33
Instruction[24] => Mux4.IN33
Instruction[24] => Mux5.IN33
Instruction[24] => Mux6.IN33
Instruction[24] => Mux7.IN33
Instruction[24] => Mux8.IN33
Instruction[24] => Mux9.IN33
Instruction[24] => Mux10.IN33
Instruction[24] => Mux11.IN33
Instruction[24] => Mux12.IN33
Instruction[24] => Mux13.IN33
Instruction[24] => Mux14.IN33
Instruction[24] => Mux15.IN33
Instruction[24] => Mux16.IN33
Instruction[24] => Mux17.IN33
Instruction[24] => Mux18.IN33
Instruction[24] => Mux19.IN33
Instruction[24] => Mux20.IN33
Instruction[24] => Mux21.IN33
Instruction[24] => Mux22.IN33
Instruction[24] => Mux23.IN33
Instruction[24] => Mux24.IN33
Instruction[24] => Mux25.IN33
Instruction[24] => Mux26.IN33
Instruction[24] => Mux27.IN33
Instruction[24] => Mux28.IN33
Instruction[24] => Mux29.IN33
Instruction[24] => Mux30.IN33
Instruction[24] => Mux31.IN33
Instruction[25] => Mux0.IN32
Instruction[25] => Mux1.IN32
Instruction[25] => Mux2.IN32
Instruction[25] => Mux3.IN32
Instruction[25] => Mux4.IN32
Instruction[25] => Mux5.IN32
Instruction[25] => Mux6.IN32
Instruction[25] => Mux7.IN32
Instruction[25] => Mux8.IN32
Instruction[25] => Mux9.IN32
Instruction[25] => Mux10.IN32
Instruction[25] => Mux11.IN32
Instruction[25] => Mux12.IN32
Instruction[25] => Mux13.IN32
Instruction[25] => Mux14.IN32
Instruction[25] => Mux15.IN32
Instruction[25] => Mux16.IN32
Instruction[25] => Mux17.IN32
Instruction[25] => Mux18.IN32
Instruction[25] => Mux19.IN32
Instruction[25] => Mux20.IN32
Instruction[25] => Mux21.IN32
Instruction[25] => Mux22.IN32
Instruction[25] => Mux23.IN32
Instruction[25] => Mux24.IN32
Instruction[25] => Mux25.IN32
Instruction[25] => Mux26.IN32
Instruction[25] => Mux27.IN32
Instruction[25] => Mux28.IN32
Instruction[25] => Mux29.IN32
Instruction[25] => Mux30.IN32
Instruction[25] => Mux31.IN32
Instruction[26] => ~NO_FANOUT~
Instruction[27] => ~NO_FANOUT~
Instruction[28] => ~NO_FANOUT~
Instruction[29] => ~NO_FANOUT~
Instruction[30] => ~NO_FANOUT~
Instruction[31] => ~NO_FANOUT~
PC_plus_4[0] => write_data.DATAB
PC_plus_4[1] => write_data.DATAB
PC_plus_4[2] => write_data.DATAB
PC_plus_4[3] => write_data.DATAB
PC_plus_4[4] => write_data.DATAB
PC_plus_4[5] => write_data.DATAB
PC_plus_4[6] => write_data.DATAB
PC_plus_4[7] => write_data.DATAB
PC_plus_4[8] => write_data.DATAB
PC_plus_4[9] => write_data.DATAB
read_data[0] => write_data.DATAA
read_data[1] => write_data.DATAA
read_data[2] => write_data.DATAA
read_data[3] => write_data.DATAA
read_data[4] => write_data.DATAA
read_data[5] => write_data.DATAA
read_data[6] => write_data.DATAA
read_data[7] => write_data.DATAA
read_data[8] => write_data.DATAA
read_data[9] => write_data.DATAA
read_data[10] => write_data.DATAA
read_data[11] => write_data.DATAA
read_data[12] => write_data.DATAA
read_data[13] => write_data.DATAA
read_data[14] => write_data.DATAA
read_data[15] => write_data.DATAA
read_data[16] => write_data.DATAA
read_data[17] => write_data.DATAA
read_data[18] => write_data.DATAA
read_data[19] => write_data.DATAA
read_data[20] => write_data.DATAA
read_data[21] => write_data.DATAA
read_data[22] => write_data.DATAA
read_data[23] => write_data.DATAA
read_data[24] => write_data.DATAA
read_data[25] => write_data.DATAA
read_data[26] => write_data.DATAA
read_data[27] => write_data.DATAA
read_data[28] => write_data.DATAA
read_data[29] => write_data.DATAA
read_data[30] => write_data.DATAA
read_data[31] => write_data.DATAA
ALU_result[0] => write_data[0].DATAB
ALU_result[1] => write_data[1].DATAB
ALU_result[2] => write_data[2].DATAB
ALU_result[3] => write_data[3].DATAB
ALU_result[4] => write_data[4].DATAB
ALU_result[5] => write_data[5].DATAB
ALU_result[6] => write_data[6].DATAB
ALU_result[7] => write_data[7].DATAB
ALU_result[8] => write_data[8].DATAB
ALU_result[9] => write_data[9].DATAB
ALU_result[10] => write_data[10].DATAB
ALU_result[11] => write_data[11].DATAB
ALU_result[12] => write_data[12].DATAB
ALU_result[13] => write_data[13].DATAB
ALU_result[14] => write_data[14].DATAB
ALU_result[15] => write_data[15].DATAB
ALU_result[16] => write_data[16].DATAB
ALU_result[17] => write_data[17].DATAB
ALU_result[18] => write_data[18].DATAB
ALU_result[19] => write_data[19].DATAB
ALU_result[20] => write_data[20].DATAB
ALU_result[21] => write_data[21].DATAB
ALU_result[22] => write_data[22].DATAB
ALU_result[23] => write_data[23].DATAB
ALU_result[24] => write_data[24].DATAB
ALU_result[25] => write_data[25].DATAB
ALU_result[26] => write_data[26].DATAB
ALU_result[27] => write_data[27].DATAB
ALU_result[28] => write_data[28].DATAB
ALU_result[29] => write_data[29].DATAB
ALU_result[30] => write_data[30].DATAB
ALU_result[31] => write_data[31].DATAB
RegWrite => process_0.IN1
MemtoReg => write_data.IN1
RegDst[0] => Equal0.IN5
RegDst[0] => Equal1.IN5
RegDst[0] => Equal2.IN5
RegDst[0] => Equal3.IN5
RegDst[0] => Equal4.IN5
RegDst[1] => Equal0.IN4
RegDst[1] => Equal1.IN4
RegDst[1] => Equal2.IN4
RegDst[1] => Equal3.IN4
RegDst[1] => Equal4.IN4
RegDst[2] => Equal0.IN3
RegDst[2] => Equal1.IN3
RegDst[2] => Equal2.IN3
RegDst[2] => Equal3.IN3
RegDst[2] => Equal4.IN3
Sign_extend[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[12] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[13] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[14] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[15] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[16] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[17] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[18] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[19] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[20] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[21] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[22] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[23] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[24] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[25] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[26] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[27] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[28] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[29] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[30] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[31] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[12] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[13] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[14] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[15] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Zero_extend[16] <= <GND>
Zero_extend[17] <= <GND>
Zero_extend[18] <= <GND>
Zero_extend[19] <= <GND>
Zero_extend[20] <= <GND>
Zero_extend[21] <= <GND>
Zero_extend[22] <= <GND>
Zero_extend[23] <= <GND>
Zero_extend[24] <= <GND>
Zero_extend[25] <= <GND>
Zero_extend[26] <= <GND>
Zero_extend[27] <= <GND>
Zero_extend[28] <= <GND>
Zero_extend[29] <= <GND>
Zero_extend[30] <= <GND>
Zero_extend[31] <= <GND>
Shamt[0] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Shamt[1] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Shamt[2] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Shamt[3] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Shamt[4] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
GIE <= register_array[26][0].DB_MAX_OUTPUT_PORT_TYPE
Next_PC[0] => write_data.DATAB
Next_PC[1] => write_data.DATAB
Next_PC[2] => write_data.DATAB
Next_PC[3] => write_data.DATAB
Next_PC[4] => write_data.DATAB
Next_PC[5] => write_data.DATAB
Next_PC[6] => write_data.DATAB
Next_PC[7] => write_data.DATAB
clock => register_array[31][0].CLK
clock => register_array[31][1].CLK
clock => register_array[31][2].CLK
clock => register_array[31][3].CLK
clock => register_array[31][4].CLK
clock => register_array[31][5].CLK
clock => register_array[31][6].CLK
clock => register_array[31][7].CLK
clock => register_array[31][8].CLK
clock => register_array[31][9].CLK
clock => register_array[31][10].CLK
clock => register_array[31][11].CLK
clock => register_array[31][12].CLK
clock => register_array[31][13].CLK
clock => register_array[31][14].CLK
clock => register_array[31][15].CLK
clock => register_array[31][16].CLK
clock => register_array[31][17].CLK
clock => register_array[31][18].CLK
clock => register_array[31][19].CLK
clock => register_array[31][20].CLK
clock => register_array[31][21].CLK
clock => register_array[31][22].CLK
clock => register_array[31][23].CLK
clock => register_array[31][24].CLK
clock => register_array[31][25].CLK
clock => register_array[31][26].CLK
clock => register_array[31][27].CLK
clock => register_array[31][28].CLK
clock => register_array[31][29].CLK
clock => register_array[31][30].CLK
clock => register_array[31][31].CLK
clock => register_array[30][0].CLK
clock => register_array[30][1].CLK
clock => register_array[30][2].CLK
clock => register_array[30][3].CLK
clock => register_array[30][4].CLK
clock => register_array[30][5].CLK
clock => register_array[30][6].CLK
clock => register_array[30][7].CLK
clock => register_array[30][8].CLK
clock => register_array[30][9].CLK
clock => register_array[30][10].CLK
clock => register_array[30][11].CLK
clock => register_array[30][12].CLK
clock => register_array[30][13].CLK
clock => register_array[30][14].CLK
clock => register_array[30][15].CLK
clock => register_array[30][16].CLK
clock => register_array[30][17].CLK
clock => register_array[30][18].CLK
clock => register_array[30][19].CLK
clock => register_array[30][20].CLK
clock => register_array[30][21].CLK
clock => register_array[30][22].CLK
clock => register_array[30][23].CLK
clock => register_array[30][24].CLK
clock => register_array[30][25].CLK
clock => register_array[30][26].CLK
clock => register_array[30][27].CLK
clock => register_array[30][28].CLK
clock => register_array[30][29].CLK
clock => register_array[30][30].CLK
clock => register_array[30][31].CLK
clock => register_array[29][0].CLK
clock => register_array[29][1].CLK
clock => register_array[29][2].CLK
clock => register_array[29][3].CLK
clock => register_array[29][4].CLK
clock => register_array[29][5].CLK
clock => register_array[29][6].CLK
clock => register_array[29][7].CLK
clock => register_array[29][8].CLK
clock => register_array[29][9].CLK
clock => register_array[29][10].CLK
clock => register_array[29][11].CLK
clock => register_array[29][12].CLK
clock => register_array[29][13].CLK
clock => register_array[29][14].CLK
clock => register_array[29][15].CLK
clock => register_array[29][16].CLK
clock => register_array[29][17].CLK
clock => register_array[29][18].CLK
clock => register_array[29][19].CLK
clock => register_array[29][20].CLK
clock => register_array[29][21].CLK
clock => register_array[29][22].CLK
clock => register_array[29][23].CLK
clock => register_array[29][24].CLK
clock => register_array[29][25].CLK
clock => register_array[29][26].CLK
clock => register_array[29][27].CLK
clock => register_array[29][28].CLK
clock => register_array[29][29].CLK
clock => register_array[29][30].CLK
clock => register_array[29][31].CLK
clock => register_array[28][0].CLK
clock => register_array[28][1].CLK
clock => register_array[28][2].CLK
clock => register_array[28][3].CLK
clock => register_array[28][4].CLK
clock => register_array[28][5].CLK
clock => register_array[28][6].CLK
clock => register_array[28][7].CLK
clock => register_array[28][8].CLK
clock => register_array[28][9].CLK
clock => register_array[28][10].CLK
clock => register_array[28][11].CLK
clock => register_array[28][12].CLK
clock => register_array[28][13].CLK
clock => register_array[28][14].CLK
clock => register_array[28][15].CLK
clock => register_array[28][16].CLK
clock => register_array[28][17].CLK
clock => register_array[28][18].CLK
clock => register_array[28][19].CLK
clock => register_array[28][20].CLK
clock => register_array[28][21].CLK
clock => register_array[28][22].CLK
clock => register_array[28][23].CLK
clock => register_array[28][24].CLK
clock => register_array[28][25].CLK
clock => register_array[28][26].CLK
clock => register_array[28][27].CLK
clock => register_array[28][28].CLK
clock => register_array[28][29].CLK
clock => register_array[28][30].CLK
clock => register_array[28][31].CLK
clock => register_array[27][0].CLK
clock => register_array[27][1].CLK
clock => register_array[27][2].CLK
clock => register_array[27][3].CLK
clock => register_array[27][4].CLK
clock => register_array[27][5].CLK
clock => register_array[27][6].CLK
clock => register_array[27][7].CLK
clock => register_array[27][8].CLK
clock => register_array[27][9].CLK
clock => register_array[27][10].CLK
clock => register_array[27][11].CLK
clock => register_array[27][12].CLK
clock => register_array[27][13].CLK
clock => register_array[27][14].CLK
clock => register_array[27][15].CLK
clock => register_array[27][16].CLK
clock => register_array[27][17].CLK
clock => register_array[27][18].CLK
clock => register_array[27][19].CLK
clock => register_array[27][20].CLK
clock => register_array[27][21].CLK
clock => register_array[27][22].CLK
clock => register_array[27][23].CLK
clock => register_array[27][24].CLK
clock => register_array[27][25].CLK
clock => register_array[27][26].CLK
clock => register_array[27][27].CLK
clock => register_array[27][28].CLK
clock => register_array[27][29].CLK
clock => register_array[27][30].CLK
clock => register_array[27][31].CLK
clock => register_array[26][0].CLK
clock => register_array[26][1].CLK
clock => register_array[26][2].CLK
clock => register_array[26][3].CLK
clock => register_array[26][4].CLK
clock => register_array[26][5].CLK
clock => register_array[26][6].CLK
clock => register_array[26][7].CLK
clock => register_array[26][8].CLK
clock => register_array[26][9].CLK
clock => register_array[26][10].CLK
clock => register_array[26][11].CLK
clock => register_array[26][12].CLK
clock => register_array[26][13].CLK
clock => register_array[26][14].CLK
clock => register_array[26][15].CLK
clock => register_array[26][16].CLK
clock => register_array[26][17].CLK
clock => register_array[26][18].CLK
clock => register_array[26][19].CLK
clock => register_array[26][20].CLK
clock => register_array[26][21].CLK
clock => register_array[26][22].CLK
clock => register_array[26][23].CLK
clock => register_array[26][24].CLK
clock => register_array[26][25].CLK
clock => register_array[26][26].CLK
clock => register_array[26][27].CLK
clock => register_array[26][28].CLK
clock => register_array[26][29].CLK
clock => register_array[26][30].CLK
clock => register_array[26][31].CLK
clock => register_array[25][0].CLK
clock => register_array[25][1].CLK
clock => register_array[25][2].CLK
clock => register_array[25][3].CLK
clock => register_array[25][4].CLK
clock => register_array[25][5].CLK
clock => register_array[25][6].CLK
clock => register_array[25][7].CLK
clock => register_array[25][8].CLK
clock => register_array[25][9].CLK
clock => register_array[25][10].CLK
clock => register_array[25][11].CLK
clock => register_array[25][12].CLK
clock => register_array[25][13].CLK
clock => register_array[25][14].CLK
clock => register_array[25][15].CLK
clock => register_array[25][16].CLK
clock => register_array[25][17].CLK
clock => register_array[25][18].CLK
clock => register_array[25][19].CLK
clock => register_array[25][20].CLK
clock => register_array[25][21].CLK
clock => register_array[25][22].CLK
clock => register_array[25][23].CLK
clock => register_array[25][24].CLK
clock => register_array[25][25].CLK
clock => register_array[25][26].CLK
clock => register_array[25][27].CLK
clock => register_array[25][28].CLK
clock => register_array[25][29].CLK
clock => register_array[25][30].CLK
clock => register_array[25][31].CLK
clock => register_array[24][0].CLK
clock => register_array[24][1].CLK
clock => register_array[24][2].CLK
clock => register_array[24][3].CLK
clock => register_array[24][4].CLK
clock => register_array[24][5].CLK
clock => register_array[24][6].CLK
clock => register_array[24][7].CLK
clock => register_array[24][8].CLK
clock => register_array[24][9].CLK
clock => register_array[24][10].CLK
clock => register_array[24][11].CLK
clock => register_array[24][12].CLK
clock => register_array[24][13].CLK
clock => register_array[24][14].CLK
clock => register_array[24][15].CLK
clock => register_array[24][16].CLK
clock => register_array[24][17].CLK
clock => register_array[24][18].CLK
clock => register_array[24][19].CLK
clock => register_array[24][20].CLK
clock => register_array[24][21].CLK
clock => register_array[24][22].CLK
clock => register_array[24][23].CLK
clock => register_array[24][24].CLK
clock => register_array[24][25].CLK
clock => register_array[24][26].CLK
clock => register_array[24][27].CLK
clock => register_array[24][28].CLK
clock => register_array[24][29].CLK
clock => register_array[24][30].CLK
clock => register_array[24][31].CLK
clock => register_array[23][0].CLK
clock => register_array[23][1].CLK
clock => register_array[23][2].CLK
clock => register_array[23][3].CLK
clock => register_array[23][4].CLK
clock => register_array[23][5].CLK
clock => register_array[23][6].CLK
clock => register_array[23][7].CLK
clock => register_array[23][8].CLK
clock => register_array[23][9].CLK
clock => register_array[23][10].CLK
clock => register_array[23][11].CLK
clock => register_array[23][12].CLK
clock => register_array[23][13].CLK
clock => register_array[23][14].CLK
clock => register_array[23][15].CLK
clock => register_array[23][16].CLK
clock => register_array[23][17].CLK
clock => register_array[23][18].CLK
clock => register_array[23][19].CLK
clock => register_array[23][20].CLK
clock => register_array[23][21].CLK
clock => register_array[23][22].CLK
clock => register_array[23][23].CLK
clock => register_array[23][24].CLK
clock => register_array[23][25].CLK
clock => register_array[23][26].CLK
clock => register_array[23][27].CLK
clock => register_array[23][28].CLK
clock => register_array[23][29].CLK
clock => register_array[23][30].CLK
clock => register_array[23][31].CLK
clock => register_array[22][0].CLK
clock => register_array[22][1].CLK
clock => register_array[22][2].CLK
clock => register_array[22][3].CLK
clock => register_array[22][4].CLK
clock => register_array[22][5].CLK
clock => register_array[22][6].CLK
clock => register_array[22][7].CLK
clock => register_array[22][8].CLK
clock => register_array[22][9].CLK
clock => register_array[22][10].CLK
clock => register_array[22][11].CLK
clock => register_array[22][12].CLK
clock => register_array[22][13].CLK
clock => register_array[22][14].CLK
clock => register_array[22][15].CLK
clock => register_array[22][16].CLK
clock => register_array[22][17].CLK
clock => register_array[22][18].CLK
clock => register_array[22][19].CLK
clock => register_array[22][20].CLK
clock => register_array[22][21].CLK
clock => register_array[22][22].CLK
clock => register_array[22][23].CLK
clock => register_array[22][24].CLK
clock => register_array[22][25].CLK
clock => register_array[22][26].CLK
clock => register_array[22][27].CLK
clock => register_array[22][28].CLK
clock => register_array[22][29].CLK
clock => register_array[22][30].CLK
clock => register_array[22][31].CLK
clock => register_array[21][0].CLK
clock => register_array[21][1].CLK
clock => register_array[21][2].CLK
clock => register_array[21][3].CLK
clock => register_array[21][4].CLK
clock => register_array[21][5].CLK
clock => register_array[21][6].CLK
clock => register_array[21][7].CLK
clock => register_array[21][8].CLK
clock => register_array[21][9].CLK
clock => register_array[21][10].CLK
clock => register_array[21][11].CLK
clock => register_array[21][12].CLK
clock => register_array[21][13].CLK
clock => register_array[21][14].CLK
clock => register_array[21][15].CLK
clock => register_array[21][16].CLK
clock => register_array[21][17].CLK
clock => register_array[21][18].CLK
clock => register_array[21][19].CLK
clock => register_array[21][20].CLK
clock => register_array[21][21].CLK
clock => register_array[21][22].CLK
clock => register_array[21][23].CLK
clock => register_array[21][24].CLK
clock => register_array[21][25].CLK
clock => register_array[21][26].CLK
clock => register_array[21][27].CLK
clock => register_array[21][28].CLK
clock => register_array[21][29].CLK
clock => register_array[21][30].CLK
clock => register_array[21][31].CLK
clock => register_array[20][0].CLK
clock => register_array[20][1].CLK
clock => register_array[20][2].CLK
clock => register_array[20][3].CLK
clock => register_array[20][4].CLK
clock => register_array[20][5].CLK
clock => register_array[20][6].CLK
clock => register_array[20][7].CLK
clock => register_array[20][8].CLK
clock => register_array[20][9].CLK
clock => register_array[20][10].CLK
clock => register_array[20][11].CLK
clock => register_array[20][12].CLK
clock => register_array[20][13].CLK
clock => register_array[20][14].CLK
clock => register_array[20][15].CLK
clock => register_array[20][16].CLK
clock => register_array[20][17].CLK
clock => register_array[20][18].CLK
clock => register_array[20][19].CLK
clock => register_array[20][20].CLK
clock => register_array[20][21].CLK
clock => register_array[20][22].CLK
clock => register_array[20][23].CLK
clock => register_array[20][24].CLK
clock => register_array[20][25].CLK
clock => register_array[20][26].CLK
clock => register_array[20][27].CLK
clock => register_array[20][28].CLK
clock => register_array[20][29].CLK
clock => register_array[20][30].CLK
clock => register_array[20][31].CLK
clock => register_array[19][0].CLK
clock => register_array[19][1].CLK
clock => register_array[19][2].CLK
clock => register_array[19][3].CLK
clock => register_array[19][4].CLK
clock => register_array[19][5].CLK
clock => register_array[19][6].CLK
clock => register_array[19][7].CLK
clock => register_array[19][8].CLK
clock => register_array[19][9].CLK
clock => register_array[19][10].CLK
clock => register_array[19][11].CLK
clock => register_array[19][12].CLK
clock => register_array[19][13].CLK
clock => register_array[19][14].CLK
clock => register_array[19][15].CLK
clock => register_array[19][16].CLK
clock => register_array[19][17].CLK
clock => register_array[19][18].CLK
clock => register_array[19][19].CLK
clock => register_array[19][20].CLK
clock => register_array[19][21].CLK
clock => register_array[19][22].CLK
clock => register_array[19][23].CLK
clock => register_array[19][24].CLK
clock => register_array[19][25].CLK
clock => register_array[19][26].CLK
clock => register_array[19][27].CLK
clock => register_array[19][28].CLK
clock => register_array[19][29].CLK
clock => register_array[19][30].CLK
clock => register_array[19][31].CLK
clock => register_array[18][0].CLK
clock => register_array[18][1].CLK
clock => register_array[18][2].CLK
clock => register_array[18][3].CLK
clock => register_array[18][4].CLK
clock => register_array[18][5].CLK
clock => register_array[18][6].CLK
clock => register_array[18][7].CLK
clock => register_array[18][8].CLK
clock => register_array[18][9].CLK
clock => register_array[18][10].CLK
clock => register_array[18][11].CLK
clock => register_array[18][12].CLK
clock => register_array[18][13].CLK
clock => register_array[18][14].CLK
clock => register_array[18][15].CLK
clock => register_array[18][16].CLK
clock => register_array[18][17].CLK
clock => register_array[18][18].CLK
clock => register_array[18][19].CLK
clock => register_array[18][20].CLK
clock => register_array[18][21].CLK
clock => register_array[18][22].CLK
clock => register_array[18][23].CLK
clock => register_array[18][24].CLK
clock => register_array[18][25].CLK
clock => register_array[18][26].CLK
clock => register_array[18][27].CLK
clock => register_array[18][28].CLK
clock => register_array[18][29].CLK
clock => register_array[18][30].CLK
clock => register_array[18][31].CLK
clock => register_array[17][0].CLK
clock => register_array[17][1].CLK
clock => register_array[17][2].CLK
clock => register_array[17][3].CLK
clock => register_array[17][4].CLK
clock => register_array[17][5].CLK
clock => register_array[17][6].CLK
clock => register_array[17][7].CLK
clock => register_array[17][8].CLK
clock => register_array[17][9].CLK
clock => register_array[17][10].CLK
clock => register_array[17][11].CLK
clock => register_array[17][12].CLK
clock => register_array[17][13].CLK
clock => register_array[17][14].CLK
clock => register_array[17][15].CLK
clock => register_array[17][16].CLK
clock => register_array[17][17].CLK
clock => register_array[17][18].CLK
clock => register_array[17][19].CLK
clock => register_array[17][20].CLK
clock => register_array[17][21].CLK
clock => register_array[17][22].CLK
clock => register_array[17][23].CLK
clock => register_array[17][24].CLK
clock => register_array[17][25].CLK
clock => register_array[17][26].CLK
clock => register_array[17][27].CLK
clock => register_array[17][28].CLK
clock => register_array[17][29].CLK
clock => register_array[17][30].CLK
clock => register_array[17][31].CLK
clock => register_array[16][0].CLK
clock => register_array[16][1].CLK
clock => register_array[16][2].CLK
clock => register_array[16][3].CLK
clock => register_array[16][4].CLK
clock => register_array[16][5].CLK
clock => register_array[16][6].CLK
clock => register_array[16][7].CLK
clock => register_array[16][8].CLK
clock => register_array[16][9].CLK
clock => register_array[16][10].CLK
clock => register_array[16][11].CLK
clock => register_array[16][12].CLK
clock => register_array[16][13].CLK
clock => register_array[16][14].CLK
clock => register_array[16][15].CLK
clock => register_array[16][16].CLK
clock => register_array[16][17].CLK
clock => register_array[16][18].CLK
clock => register_array[16][19].CLK
clock => register_array[16][20].CLK
clock => register_array[16][21].CLK
clock => register_array[16][22].CLK
clock => register_array[16][23].CLK
clock => register_array[16][24].CLK
clock => register_array[16][25].CLK
clock => register_array[16][26].CLK
clock => register_array[16][27].CLK
clock => register_array[16][28].CLK
clock => register_array[16][29].CLK
clock => register_array[16][30].CLK
clock => register_array[16][31].CLK
clock => register_array[15][0].CLK
clock => register_array[15][1].CLK
clock => register_array[15][2].CLK
clock => register_array[15][3].CLK
clock => register_array[15][4].CLK
clock => register_array[15][5].CLK
clock => register_array[15][6].CLK
clock => register_array[15][7].CLK
clock => register_array[15][8].CLK
clock => register_array[15][9].CLK
clock => register_array[15][10].CLK
clock => register_array[15][11].CLK
clock => register_array[15][12].CLK
clock => register_array[15][13].CLK
clock => register_array[15][14].CLK
clock => register_array[15][15].CLK
clock => register_array[15][16].CLK
clock => register_array[15][17].CLK
clock => register_array[15][18].CLK
clock => register_array[15][19].CLK
clock => register_array[15][20].CLK
clock => register_array[15][21].CLK
clock => register_array[15][22].CLK
clock => register_array[15][23].CLK
clock => register_array[15][24].CLK
clock => register_array[15][25].CLK
clock => register_array[15][26].CLK
clock => register_array[15][27].CLK
clock => register_array[15][28].CLK
clock => register_array[15][29].CLK
clock => register_array[15][30].CLK
clock => register_array[15][31].CLK
clock => register_array[14][0].CLK
clock => register_array[14][1].CLK
clock => register_array[14][2].CLK
clock => register_array[14][3].CLK
clock => register_array[14][4].CLK
clock => register_array[14][5].CLK
clock => register_array[14][6].CLK
clock => register_array[14][7].CLK
clock => register_array[14][8].CLK
clock => register_array[14][9].CLK
clock => register_array[14][10].CLK
clock => register_array[14][11].CLK
clock => register_array[14][12].CLK
clock => register_array[14][13].CLK
clock => register_array[14][14].CLK
clock => register_array[14][15].CLK
clock => register_array[14][16].CLK
clock => register_array[14][17].CLK
clock => register_array[14][18].CLK
clock => register_array[14][19].CLK
clock => register_array[14][20].CLK
clock => register_array[14][21].CLK
clock => register_array[14][22].CLK
clock => register_array[14][23].CLK
clock => register_array[14][24].CLK
clock => register_array[14][25].CLK
clock => register_array[14][26].CLK
clock => register_array[14][27].CLK
clock => register_array[14][28].CLK
clock => register_array[14][29].CLK
clock => register_array[14][30].CLK
clock => register_array[14][31].CLK
clock => register_array[13][0].CLK
clock => register_array[13][1].CLK
clock => register_array[13][2].CLK
clock => register_array[13][3].CLK
clock => register_array[13][4].CLK
clock => register_array[13][5].CLK
clock => register_array[13][6].CLK
clock => register_array[13][7].CLK
clock => register_array[13][8].CLK
clock => register_array[13][9].CLK
clock => register_array[13][10].CLK
clock => register_array[13][11].CLK
clock => register_array[13][12].CLK
clock => register_array[13][13].CLK
clock => register_array[13][14].CLK
clock => register_array[13][15].CLK
clock => register_array[13][16].CLK
clock => register_array[13][17].CLK
clock => register_array[13][18].CLK
clock => register_array[13][19].CLK
clock => register_array[13][20].CLK
clock => register_array[13][21].CLK
clock => register_array[13][22].CLK
clock => register_array[13][23].CLK
clock => register_array[13][24].CLK
clock => register_array[13][25].CLK
clock => register_array[13][26].CLK
clock => register_array[13][27].CLK
clock => register_array[13][28].CLK
clock => register_array[13][29].CLK
clock => register_array[13][30].CLK
clock => register_array[13][31].CLK
clock => register_array[12][0].CLK
clock => register_array[12][1].CLK
clock => register_array[12][2].CLK
clock => register_array[12][3].CLK
clock => register_array[12][4].CLK
clock => register_array[12][5].CLK
clock => register_array[12][6].CLK
clock => register_array[12][7].CLK
clock => register_array[12][8].CLK
clock => register_array[12][9].CLK
clock => register_array[12][10].CLK
clock => register_array[12][11].CLK
clock => register_array[12][12].CLK
clock => register_array[12][13].CLK
clock => register_array[12][14].CLK
clock => register_array[12][15].CLK
clock => register_array[12][16].CLK
clock => register_array[12][17].CLK
clock => register_array[12][18].CLK
clock => register_array[12][19].CLK
clock => register_array[12][20].CLK
clock => register_array[12][21].CLK
clock => register_array[12][22].CLK
clock => register_array[12][23].CLK
clock => register_array[12][24].CLK
clock => register_array[12][25].CLK
clock => register_array[12][26].CLK
clock => register_array[12][27].CLK
clock => register_array[12][28].CLK
clock => register_array[12][29].CLK
clock => register_array[12][30].CLK
clock => register_array[12][31].CLK
clock => register_array[11][0].CLK
clock => register_array[11][1].CLK
clock => register_array[11][2].CLK
clock => register_array[11][3].CLK
clock => register_array[11][4].CLK
clock => register_array[11][5].CLK
clock => register_array[11][6].CLK
clock => register_array[11][7].CLK
clock => register_array[11][8].CLK
clock => register_array[11][9].CLK
clock => register_array[11][10].CLK
clock => register_array[11][11].CLK
clock => register_array[11][12].CLK
clock => register_array[11][13].CLK
clock => register_array[11][14].CLK
clock => register_array[11][15].CLK
clock => register_array[11][16].CLK
clock => register_array[11][17].CLK
clock => register_array[11][18].CLK
clock => register_array[11][19].CLK
clock => register_array[11][20].CLK
clock => register_array[11][21].CLK
clock => register_array[11][22].CLK
clock => register_array[11][23].CLK
clock => register_array[11][24].CLK
clock => register_array[11][25].CLK
clock => register_array[11][26].CLK
clock => register_array[11][27].CLK
clock => register_array[11][28].CLK
clock => register_array[11][29].CLK
clock => register_array[11][30].CLK
clock => register_array[11][31].CLK
clock => register_array[10][0].CLK
clock => register_array[10][1].CLK
clock => register_array[10][2].CLK
clock => register_array[10][3].CLK
clock => register_array[10][4].CLK
clock => register_array[10][5].CLK
clock => register_array[10][6].CLK
clock => register_array[10][7].CLK
clock => register_array[10][8].CLK
clock => register_array[10][9].CLK
clock => register_array[10][10].CLK
clock => register_array[10][11].CLK
clock => register_array[10][12].CLK
clock => register_array[10][13].CLK
clock => register_array[10][14].CLK
clock => register_array[10][15].CLK
clock => register_array[10][16].CLK
clock => register_array[10][17].CLK
clock => register_array[10][18].CLK
clock => register_array[10][19].CLK
clock => register_array[10][20].CLK
clock => register_array[10][21].CLK
clock => register_array[10][22].CLK
clock => register_array[10][23].CLK
clock => register_array[10][24].CLK
clock => register_array[10][25].CLK
clock => register_array[10][26].CLK
clock => register_array[10][27].CLK
clock => register_array[10][28].CLK
clock => register_array[10][29].CLK
clock => register_array[10][30].CLK
clock => register_array[10][31].CLK
clock => register_array[9][0].CLK
clock => register_array[9][1].CLK
clock => register_array[9][2].CLK
clock => register_array[9][3].CLK
clock => register_array[9][4].CLK
clock => register_array[9][5].CLK
clock => register_array[9][6].CLK
clock => register_array[9][7].CLK
clock => register_array[9][8].CLK
clock => register_array[9][9].CLK
clock => register_array[9][10].CLK
clock => register_array[9][11].CLK
clock => register_array[9][12].CLK
clock => register_array[9][13].CLK
clock => register_array[9][14].CLK
clock => register_array[9][15].CLK
clock => register_array[9][16].CLK
clock => register_array[9][17].CLK
clock => register_array[9][18].CLK
clock => register_array[9][19].CLK
clock => register_array[9][20].CLK
clock => register_array[9][21].CLK
clock => register_array[9][22].CLK
clock => register_array[9][23].CLK
clock => register_array[9][24].CLK
clock => register_array[9][25].CLK
clock => register_array[9][26].CLK
clock => register_array[9][27].CLK
clock => register_array[9][28].CLK
clock => register_array[9][29].CLK
clock => register_array[9][30].CLK
clock => register_array[9][31].CLK
clock => register_array[8][0].CLK
clock => register_array[8][1].CLK
clock => register_array[8][2].CLK
clock => register_array[8][3].CLK
clock => register_array[8][4].CLK
clock => register_array[8][5].CLK
clock => register_array[8][6].CLK
clock => register_array[8][7].CLK
clock => register_array[8][8].CLK
clock => register_array[8][9].CLK
clock => register_array[8][10].CLK
clock => register_array[8][11].CLK
clock => register_array[8][12].CLK
clock => register_array[8][13].CLK
clock => register_array[8][14].CLK
clock => register_array[8][15].CLK
clock => register_array[8][16].CLK
clock => register_array[8][17].CLK
clock => register_array[8][18].CLK
clock => register_array[8][19].CLK
clock => register_array[8][20].CLK
clock => register_array[8][21].CLK
clock => register_array[8][22].CLK
clock => register_array[8][23].CLK
clock => register_array[8][24].CLK
clock => register_array[8][25].CLK
clock => register_array[8][26].CLK
clock => register_array[8][27].CLK
clock => register_array[8][28].CLK
clock => register_array[8][29].CLK
clock => register_array[8][30].CLK
clock => register_array[8][31].CLK
clock => register_array[7][0].CLK
clock => register_array[7][1].CLK
clock => register_array[7][2].CLK
clock => register_array[7][3].CLK
clock => register_array[7][4].CLK
clock => register_array[7][5].CLK
clock => register_array[7][6].CLK
clock => register_array[7][7].CLK
clock => register_array[7][8].CLK
clock => register_array[7][9].CLK
clock => register_array[7][10].CLK
clock => register_array[7][11].CLK
clock => register_array[7][12].CLK
clock => register_array[7][13].CLK
clock => register_array[7][14].CLK
clock => register_array[7][15].CLK
clock => register_array[7][16].CLK
clock => register_array[7][17].CLK
clock => register_array[7][18].CLK
clock => register_array[7][19].CLK
clock => register_array[7][20].CLK
clock => register_array[7][21].CLK
clock => register_array[7][22].CLK
clock => register_array[7][23].CLK
clock => register_array[7][24].CLK
clock => register_array[7][25].CLK
clock => register_array[7][26].CLK
clock => register_array[7][27].CLK
clock => register_array[7][28].CLK
clock => register_array[7][29].CLK
clock => register_array[7][30].CLK
clock => register_array[7][31].CLK
clock => register_array[6][0].CLK
clock => register_array[6][1].CLK
clock => register_array[6][2].CLK
clock => register_array[6][3].CLK
clock => register_array[6][4].CLK
clock => register_array[6][5].CLK
clock => register_array[6][6].CLK
clock => register_array[6][7].CLK
clock => register_array[6][8].CLK
clock => register_array[6][9].CLK
clock => register_array[6][10].CLK
clock => register_array[6][11].CLK
clock => register_array[6][12].CLK
clock => register_array[6][13].CLK
clock => register_array[6][14].CLK
clock => register_array[6][15].CLK
clock => register_array[6][16].CLK
clock => register_array[6][17].CLK
clock => register_array[6][18].CLK
clock => register_array[6][19].CLK
clock => register_array[6][20].CLK
clock => register_array[6][21].CLK
clock => register_array[6][22].CLK
clock => register_array[6][23].CLK
clock => register_array[6][24].CLK
clock => register_array[6][25].CLK
clock => register_array[6][26].CLK
clock => register_array[6][27].CLK
clock => register_array[6][28].CLK
clock => register_array[6][29].CLK
clock => register_array[6][30].CLK
clock => register_array[6][31].CLK
clock => register_array[5][0].CLK
clock => register_array[5][1].CLK
clock => register_array[5][2].CLK
clock => register_array[5][3].CLK
clock => register_array[5][4].CLK
clock => register_array[5][5].CLK
clock => register_array[5][6].CLK
clock => register_array[5][7].CLK
clock => register_array[5][8].CLK
clock => register_array[5][9].CLK
clock => register_array[5][10].CLK
clock => register_array[5][11].CLK
clock => register_array[5][12].CLK
clock => register_array[5][13].CLK
clock => register_array[5][14].CLK
clock => register_array[5][15].CLK
clock => register_array[5][16].CLK
clock => register_array[5][17].CLK
clock => register_array[5][18].CLK
clock => register_array[5][19].CLK
clock => register_array[5][20].CLK
clock => register_array[5][21].CLK
clock => register_array[5][22].CLK
clock => register_array[5][23].CLK
clock => register_array[5][24].CLK
clock => register_array[5][25].CLK
clock => register_array[5][26].CLK
clock => register_array[5][27].CLK
clock => register_array[5][28].CLK
clock => register_array[5][29].CLK
clock => register_array[5][30].CLK
clock => register_array[5][31].CLK
clock => register_array[4][0].CLK
clock => register_array[4][1].CLK
clock => register_array[4][2].CLK
clock => register_array[4][3].CLK
clock => register_array[4][4].CLK
clock => register_array[4][5].CLK
clock => register_array[4][6].CLK
clock => register_array[4][7].CLK
clock => register_array[4][8].CLK
clock => register_array[4][9].CLK
clock => register_array[4][10].CLK
clock => register_array[4][11].CLK
clock => register_array[4][12].CLK
clock => register_array[4][13].CLK
clock => register_array[4][14].CLK
clock => register_array[4][15].CLK
clock => register_array[4][16].CLK
clock => register_array[4][17].CLK
clock => register_array[4][18].CLK
clock => register_array[4][19].CLK
clock => register_array[4][20].CLK
clock => register_array[4][21].CLK
clock => register_array[4][22].CLK
clock => register_array[4][23].CLK
clock => register_array[4][24].CLK
clock => register_array[4][25].CLK
clock => register_array[4][26].CLK
clock => register_array[4][27].CLK
clock => register_array[4][28].CLK
clock => register_array[4][29].CLK
clock => register_array[4][30].CLK
clock => register_array[4][31].CLK
clock => register_array[3][0].CLK
clock => register_array[3][1].CLK
clock => register_array[3][2].CLK
clock => register_array[3][3].CLK
clock => register_array[3][4].CLK
clock => register_array[3][5].CLK
clock => register_array[3][6].CLK
clock => register_array[3][7].CLK
clock => register_array[3][8].CLK
clock => register_array[3][9].CLK
clock => register_array[3][10].CLK
clock => register_array[3][11].CLK
clock => register_array[3][12].CLK
clock => register_array[3][13].CLK
clock => register_array[3][14].CLK
clock => register_array[3][15].CLK
clock => register_array[3][16].CLK
clock => register_array[3][17].CLK
clock => register_array[3][18].CLK
clock => register_array[3][19].CLK
clock => register_array[3][20].CLK
clock => register_array[3][21].CLK
clock => register_array[3][22].CLK
clock => register_array[3][23].CLK
clock => register_array[3][24].CLK
clock => register_array[3][25].CLK
clock => register_array[3][26].CLK
clock => register_array[3][27].CLK
clock => register_array[3][28].CLK
clock => register_array[3][29].CLK
clock => register_array[3][30].CLK
clock => register_array[3][31].CLK
clock => register_array[2][0].CLK
clock => register_array[2][1].CLK
clock => register_array[2][2].CLK
clock => register_array[2][3].CLK
clock => register_array[2][4].CLK
clock => register_array[2][5].CLK
clock => register_array[2][6].CLK
clock => register_array[2][7].CLK
clock => register_array[2][8].CLK
clock => register_array[2][9].CLK
clock => register_array[2][10].CLK
clock => register_array[2][11].CLK
clock => register_array[2][12].CLK
clock => register_array[2][13].CLK
clock => register_array[2][14].CLK
clock => register_array[2][15].CLK
clock => register_array[2][16].CLK
clock => register_array[2][17].CLK
clock => register_array[2][18].CLK
clock => register_array[2][19].CLK
clock => register_array[2][20].CLK
clock => register_array[2][21].CLK
clock => register_array[2][22].CLK
clock => register_array[2][23].CLK
clock => register_array[2][24].CLK
clock => register_array[2][25].CLK
clock => register_array[2][26].CLK
clock => register_array[2][27].CLK
clock => register_array[2][28].CLK
clock => register_array[2][29].CLK
clock => register_array[2][30].CLK
clock => register_array[2][31].CLK
clock => register_array[1][0].CLK
clock => register_array[1][1].CLK
clock => register_array[1][2].CLK
clock => register_array[1][3].CLK
clock => register_array[1][4].CLK
clock => register_array[1][5].CLK
clock => register_array[1][6].CLK
clock => register_array[1][7].CLK
clock => register_array[1][8].CLK
clock => register_array[1][9].CLK
clock => register_array[1][10].CLK
clock => register_array[1][11].CLK
clock => register_array[1][12].CLK
clock => register_array[1][13].CLK
clock => register_array[1][14].CLK
clock => register_array[1][15].CLK
clock => register_array[1][16].CLK
clock => register_array[1][17].CLK
clock => register_array[1][18].CLK
clock => register_array[1][19].CLK
clock => register_array[1][20].CLK
clock => register_array[1][21].CLK
clock => register_array[1][22].CLK
clock => register_array[1][23].CLK
clock => register_array[1][24].CLK
clock => register_array[1][25].CLK
clock => register_array[1][26].CLK
clock => register_array[1][27].CLK
clock => register_array[1][28].CLK
clock => register_array[1][29].CLK
clock => register_array[1][30].CLK
clock => register_array[1][31].CLK
clock => register_array[0][0].CLK
clock => register_array[0][1].CLK
clock => register_array[0][2].CLK
clock => register_array[0][3].CLK
clock => register_array[0][4].CLK
clock => register_array[0][5].CLK
clock => register_array[0][6].CLK
clock => register_array[0][7].CLK
clock => register_array[0][8].CLK
clock => register_array[0][9].CLK
clock => register_array[0][10].CLK
clock => register_array[0][11].CLK
clock => register_array[0][12].CLK
clock => register_array[0][13].CLK
clock => register_array[0][14].CLK
clock => register_array[0][15].CLK
clock => register_array[0][16].CLK
clock => register_array[0][17].CLK
clock => register_array[0][18].CLK
clock => register_array[0][19].CLK
clock => register_array[0][20].CLK
clock => register_array[0][21].CLK
clock => register_array[0][22].CLK
clock => register_array[0][23].CLK
clock => register_array[0][24].CLK
clock => register_array[0][25].CLK
clock => register_array[0][26].CLK
clock => register_array[0][27].CLK
clock => register_array[0][28].CLK
clock => register_array[0][29].CLK
clock => register_array[0][30].CLK
clock => register_array[0][31].CLK
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT


|MCU|MIPS:CPU|control:CTL
Opcode[0] => Equal0.IN11
Opcode[0] => Equal2.IN11
Opcode[0] => Equal3.IN11
Opcode[0] => Equal4.IN11
Opcode[0] => Equal5.IN11
Opcode[0] => Equal6.IN11
Opcode[0] => Equal7.IN11
Opcode[0] => Equal8.IN11
Opcode[0] => Equal9.IN11
Opcode[0] => Equal10.IN11
Opcode[0] => Equal11.IN11
Opcode[0] => Equal12.IN11
Opcode[0] => Equal13.IN11
Opcode[0] => Equal16.IN11
Opcode[1] => Equal0.IN10
Opcode[1] => Equal2.IN10
Opcode[1] => Equal3.IN10
Opcode[1] => Equal4.IN10
Opcode[1] => Equal5.IN10
Opcode[1] => Equal6.IN10
Opcode[1] => Equal7.IN10
Opcode[1] => Equal8.IN10
Opcode[1] => Equal9.IN10
Opcode[1] => Equal10.IN10
Opcode[1] => Equal11.IN10
Opcode[1] => Equal12.IN10
Opcode[1] => Equal13.IN10
Opcode[1] => Equal16.IN10
Opcode[2] => Equal0.IN9
Opcode[2] => Equal2.IN9
Opcode[2] => Equal3.IN9
Opcode[2] => Equal4.IN9
Opcode[2] => Equal5.IN9
Opcode[2] => Equal6.IN9
Opcode[2] => Equal7.IN9
Opcode[2] => Equal8.IN9
Opcode[2] => Equal9.IN9
Opcode[2] => Equal10.IN9
Opcode[2] => Equal11.IN9
Opcode[2] => Equal12.IN9
Opcode[2] => Equal13.IN9
Opcode[2] => Equal16.IN9
Opcode[3] => Equal0.IN8
Opcode[3] => Equal2.IN8
Opcode[3] => Equal3.IN8
Opcode[3] => Equal4.IN8
Opcode[3] => Equal5.IN8
Opcode[3] => Equal6.IN8
Opcode[3] => Equal7.IN8
Opcode[3] => Equal8.IN8
Opcode[3] => Equal9.IN8
Opcode[3] => Equal10.IN8
Opcode[3] => Equal11.IN8
Opcode[3] => Equal12.IN8
Opcode[3] => Equal13.IN8
Opcode[3] => Equal16.IN8
Opcode[4] => Equal0.IN7
Opcode[4] => Equal2.IN7
Opcode[4] => Equal3.IN7
Opcode[4] => Equal4.IN7
Opcode[4] => Equal5.IN7
Opcode[4] => Equal6.IN7
Opcode[4] => Equal7.IN7
Opcode[4] => Equal8.IN7
Opcode[4] => Equal9.IN7
Opcode[4] => Equal10.IN7
Opcode[4] => Equal11.IN7
Opcode[4] => Equal12.IN7
Opcode[4] => Equal13.IN7
Opcode[4] => Equal16.IN7
Opcode[5] => Equal0.IN6
Opcode[5] => Equal2.IN6
Opcode[5] => Equal3.IN6
Opcode[5] => Equal4.IN6
Opcode[5] => Equal5.IN6
Opcode[5] => Equal6.IN6
Opcode[5] => Equal7.IN6
Opcode[5] => Equal8.IN6
Opcode[5] => Equal9.IN6
Opcode[5] => Equal10.IN6
Opcode[5] => Equal11.IN6
Opcode[5] => Equal12.IN6
Opcode[5] => Equal13.IN6
Opcode[5] => Equal16.IN6
INTR => process_1.IN1
INTR => prev_INTR.DATAIN
INTA <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
Function_opcode[0] => Equal1.IN11
Function_opcode[0] => Equal14.IN11
Function_opcode[0] => Equal15.IN11
Function_opcode[0] => Equal17.IN11
Function_opcode[1] => Equal1.IN10
Function_opcode[1] => Equal14.IN10
Function_opcode[1] => Equal15.IN10
Function_opcode[1] => Equal17.IN10
Function_opcode[2] => Equal1.IN9
Function_opcode[2] => Equal14.IN9
Function_opcode[2] => Equal15.IN9
Function_opcode[2] => Equal17.IN9
Function_opcode[3] => Equal1.IN8
Function_opcode[3] => Equal14.IN8
Function_opcode[3] => Equal15.IN8
Function_opcode[3] => Equal17.IN8
Function_opcode[4] => Equal1.IN7
Function_opcode[4] => Equal14.IN7
Function_opcode[4] => Equal15.IN7
Function_opcode[4] => Equal17.IN7
Function_opcode[5] => Equal1.IN6
Function_opcode[5] => Equal14.IN6
Function_opcode[5] => Equal15.IN6
Function_opcode[5] => Equal17.IN6
RS[0] => Equal18.IN9
RS[1] => Equal18.IN8
RS[2] => Equal18.IN7
RS[3] => Equal18.IN6
RS[4] => Equal18.IN5
RegDst[0] <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
RegDst[1] <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
RegDst[2] <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc[0] <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc[1] <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE
Branch[0] <= Branch.DB_MAX_OUTPUT_PORT_TYPE
Branch[1] <= Branch.DB_MAX_OUTPUT_PORT_TYPE
Jump[0] <= Jump.DB_MAX_OUTPUT_PORT_TYPE
Jump[1] <= Jump.DB_MAX_OUTPUT_PORT_TYPE
ALUop[0] <= ALUop.DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= ALUop.DB_MAX_OUTPUT_PORT_TYPE
ALUop[2] <= ALUop.DB_MAX_OUTPUT_PORT_TYPE
ALUop[3] <= ALUop.DB_MAX_OUTPUT_PORT_TYPE
TYPEtoPC <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
clock => INT_counter[0].CLK
clock => INT_counter[1].CLK
clock => prev_INTR.CLK
reset => ~NO_FANOUT~


|MCU|MIPS:CPU|Execute:EXE
Read_data_1[0] => Mult0.IN31
Read_data_1[0] => ALU_output_mux.IN1
Read_data_1[0] => ALU_output_mux.IN1
Read_data_1[0] => Add1.IN32
Read_data_1[0] => ALU_output_mux.IN1
Read_data_1[0] => Add2.IN64
Read_data_1[1] => Mult0.IN30
Read_data_1[1] => ALU_output_mux.IN1
Read_data_1[1] => ALU_output_mux.IN1
Read_data_1[1] => Add1.IN31
Read_data_1[1] => ALU_output_mux.IN1
Read_data_1[1] => Add2.IN63
Read_data_1[2] => Mult0.IN29
Read_data_1[2] => ALU_output_mux.IN1
Read_data_1[2] => ALU_output_mux.IN1
Read_data_1[2] => Add1.IN30
Read_data_1[2] => ALU_output_mux.IN1
Read_data_1[2] => Add2.IN62
Read_data_1[3] => Mult0.IN28
Read_data_1[3] => ALU_output_mux.IN1
Read_data_1[3] => ALU_output_mux.IN1
Read_data_1[3] => Add1.IN29
Read_data_1[3] => ALU_output_mux.IN1
Read_data_1[3] => Add2.IN61
Read_data_1[4] => Mult0.IN27
Read_data_1[4] => ALU_output_mux.IN1
Read_data_1[4] => ALU_output_mux.IN1
Read_data_1[4] => Add1.IN28
Read_data_1[4] => ALU_output_mux.IN1
Read_data_1[4] => Add2.IN60
Read_data_1[5] => Mult0.IN26
Read_data_1[5] => ALU_output_mux.IN1
Read_data_1[5] => ALU_output_mux.IN1
Read_data_1[5] => Add1.IN27
Read_data_1[5] => ALU_output_mux.IN1
Read_data_1[5] => Add2.IN59
Read_data_1[6] => Mult0.IN25
Read_data_1[6] => ALU_output_mux.IN1
Read_data_1[6] => ALU_output_mux.IN1
Read_data_1[6] => Add1.IN26
Read_data_1[6] => ALU_output_mux.IN1
Read_data_1[6] => Add2.IN58
Read_data_1[7] => Mult0.IN24
Read_data_1[7] => ALU_output_mux.IN1
Read_data_1[7] => ALU_output_mux.IN1
Read_data_1[7] => Add1.IN25
Read_data_1[7] => ALU_output_mux.IN1
Read_data_1[7] => Add2.IN57
Read_data_1[8] => Mult0.IN23
Read_data_1[8] => ALU_output_mux.IN1
Read_data_1[8] => ALU_output_mux.IN1
Read_data_1[8] => Add1.IN24
Read_data_1[8] => ALU_output_mux.IN1
Read_data_1[8] => Add2.IN56
Read_data_1[9] => Mult0.IN22
Read_data_1[9] => ALU_output_mux.IN1
Read_data_1[9] => ALU_output_mux.IN1
Read_data_1[9] => Add1.IN23
Read_data_1[9] => ALU_output_mux.IN1
Read_data_1[9] => Add2.IN55
Read_data_1[10] => Mult0.IN21
Read_data_1[10] => ALU_output_mux.IN1
Read_data_1[10] => ALU_output_mux.IN1
Read_data_1[10] => Add1.IN22
Read_data_1[10] => ALU_output_mux.IN1
Read_data_1[10] => Add2.IN54
Read_data_1[11] => Mult0.IN20
Read_data_1[11] => ALU_output_mux.IN1
Read_data_1[11] => ALU_output_mux.IN1
Read_data_1[11] => Add1.IN21
Read_data_1[11] => ALU_output_mux.IN1
Read_data_1[11] => Add2.IN53
Read_data_1[12] => Mult0.IN19
Read_data_1[12] => ALU_output_mux.IN1
Read_data_1[12] => ALU_output_mux.IN1
Read_data_1[12] => Add1.IN20
Read_data_1[12] => ALU_output_mux.IN1
Read_data_1[12] => Add2.IN52
Read_data_1[13] => Mult0.IN18
Read_data_1[13] => ALU_output_mux.IN1
Read_data_1[13] => ALU_output_mux.IN1
Read_data_1[13] => Add1.IN19
Read_data_1[13] => ALU_output_mux.IN1
Read_data_1[13] => Add2.IN51
Read_data_1[14] => Mult0.IN17
Read_data_1[14] => ALU_output_mux.IN1
Read_data_1[14] => ALU_output_mux.IN1
Read_data_1[14] => Add1.IN18
Read_data_1[14] => ALU_output_mux.IN1
Read_data_1[14] => Add2.IN50
Read_data_1[15] => Mult0.IN16
Read_data_1[15] => ALU_output_mux.IN1
Read_data_1[15] => ALU_output_mux.IN1
Read_data_1[15] => Add1.IN17
Read_data_1[15] => ALU_output_mux.IN1
Read_data_1[15] => Add2.IN49
Read_data_1[16] => Mult0.IN15
Read_data_1[16] => ALU_output_mux.IN1
Read_data_1[16] => ALU_output_mux.IN1
Read_data_1[16] => Add1.IN16
Read_data_1[16] => ALU_output_mux.IN1
Read_data_1[16] => Add2.IN48
Read_data_1[17] => Mult0.IN14
Read_data_1[17] => ALU_output_mux.IN1
Read_data_1[17] => ALU_output_mux.IN1
Read_data_1[17] => Add1.IN15
Read_data_1[17] => ALU_output_mux.IN1
Read_data_1[17] => Add2.IN47
Read_data_1[18] => Mult0.IN13
Read_data_1[18] => ALU_output_mux.IN1
Read_data_1[18] => ALU_output_mux.IN1
Read_data_1[18] => Add1.IN14
Read_data_1[18] => ALU_output_mux.IN1
Read_data_1[18] => Add2.IN46
Read_data_1[19] => Mult0.IN12
Read_data_1[19] => ALU_output_mux.IN1
Read_data_1[19] => ALU_output_mux.IN1
Read_data_1[19] => Add1.IN13
Read_data_1[19] => ALU_output_mux.IN1
Read_data_1[19] => Add2.IN45
Read_data_1[20] => Mult0.IN11
Read_data_1[20] => ALU_output_mux.IN1
Read_data_1[20] => ALU_output_mux.IN1
Read_data_1[20] => Add1.IN12
Read_data_1[20] => ALU_output_mux.IN1
Read_data_1[20] => Add2.IN44
Read_data_1[21] => Mult0.IN10
Read_data_1[21] => ALU_output_mux.IN1
Read_data_1[21] => ALU_output_mux.IN1
Read_data_1[21] => Add1.IN11
Read_data_1[21] => ALU_output_mux.IN1
Read_data_1[21] => Add2.IN43
Read_data_1[22] => Mult0.IN9
Read_data_1[22] => ALU_output_mux.IN1
Read_data_1[22] => ALU_output_mux.IN1
Read_data_1[22] => Add1.IN10
Read_data_1[22] => ALU_output_mux.IN1
Read_data_1[22] => Add2.IN42
Read_data_1[23] => Mult0.IN8
Read_data_1[23] => ALU_output_mux.IN1
Read_data_1[23] => ALU_output_mux.IN1
Read_data_1[23] => Add1.IN9
Read_data_1[23] => ALU_output_mux.IN1
Read_data_1[23] => Add2.IN41
Read_data_1[24] => Mult0.IN7
Read_data_1[24] => ALU_output_mux.IN1
Read_data_1[24] => ALU_output_mux.IN1
Read_data_1[24] => Add1.IN8
Read_data_1[24] => ALU_output_mux.IN1
Read_data_1[24] => Add2.IN40
Read_data_1[25] => Mult0.IN6
Read_data_1[25] => ALU_output_mux.IN1
Read_data_1[25] => ALU_output_mux.IN1
Read_data_1[25] => Add1.IN7
Read_data_1[25] => ALU_output_mux.IN1
Read_data_1[25] => Add2.IN39
Read_data_1[26] => Mult0.IN5
Read_data_1[26] => ALU_output_mux.IN1
Read_data_1[26] => ALU_output_mux.IN1
Read_data_1[26] => Add1.IN6
Read_data_1[26] => ALU_output_mux.IN1
Read_data_1[26] => Add2.IN38
Read_data_1[27] => Mult0.IN4
Read_data_1[27] => ALU_output_mux.IN1
Read_data_1[27] => ALU_output_mux.IN1
Read_data_1[27] => Add1.IN5
Read_data_1[27] => ALU_output_mux.IN1
Read_data_1[27] => Add2.IN37
Read_data_1[28] => Mult0.IN3
Read_data_1[28] => ALU_output_mux.IN1
Read_data_1[28] => ALU_output_mux.IN1
Read_data_1[28] => Add1.IN4
Read_data_1[28] => ALU_output_mux.IN1
Read_data_1[28] => Add2.IN36
Read_data_1[29] => Mult0.IN2
Read_data_1[29] => ALU_output_mux.IN1
Read_data_1[29] => ALU_output_mux.IN1
Read_data_1[29] => Add1.IN3
Read_data_1[29] => ALU_output_mux.IN1
Read_data_1[29] => Add2.IN35
Read_data_1[30] => Mult0.IN1
Read_data_1[30] => ALU_output_mux.IN1
Read_data_1[30] => ALU_output_mux.IN1
Read_data_1[30] => Add1.IN2
Read_data_1[30] => ALU_output_mux.IN1
Read_data_1[30] => Add2.IN34
Read_data_1[31] => Mult0.IN0
Read_data_1[31] => ALU_output_mux.IN1
Read_data_1[31] => ALU_output_mux.IN1
Read_data_1[31] => Add1.IN1
Read_data_1[31] => ALU_output_mux.IN1
Read_data_1[31] => Add2.IN33
Read_data_2[0] => Binput.DATAA
Read_data_2[1] => Binput.DATAA
Read_data_2[2] => Binput.DATAA
Read_data_2[3] => Binput.DATAA
Read_data_2[4] => Binput.DATAA
Read_data_2[5] => Binput.DATAA
Read_data_2[6] => Binput.DATAA
Read_data_2[7] => Binput.DATAA
Read_data_2[8] => Binput.DATAA
Read_data_2[9] => Binput.DATAA
Read_data_2[10] => Binput.DATAA
Read_data_2[11] => Binput.DATAA
Read_data_2[12] => Binput.DATAA
Read_data_2[13] => Binput.DATAA
Read_data_2[14] => Binput.DATAA
Read_data_2[15] => Binput.DATAA
Read_data_2[16] => Binput.DATAA
Read_data_2[17] => Binput.DATAA
Read_data_2[18] => Binput.DATAA
Read_data_2[19] => Binput.DATAA
Read_data_2[20] => Binput.DATAA
Read_data_2[21] => Binput.DATAA
Read_data_2[22] => Binput.DATAA
Read_data_2[23] => Binput.DATAA
Read_data_2[24] => Binput.DATAA
Read_data_2[25] => Binput.DATAA
Read_data_2[26] => Binput.DATAA
Read_data_2[27] => Binput.DATAA
Read_data_2[28] => Binput.DATAA
Read_data_2[29] => Binput.DATAA
Read_data_2[30] => Binput.DATAA
Read_data_2[31] => Binput.DATAA
Shamt[0] => shifter:Shftr.X_i[0]
Shamt[1] => shifter:Shftr.X_i[1]
Shamt[2] => shifter:Shftr.X_i[2]
Shamt[3] => shifter:Shftr.X_i[3]
Shamt[4] => shifter:Shftr.X_i[4]
Sign_extend[0] => Binput[0].DATAB
Sign_extend[0] => Add0.IN8
Sign_extend[1] => Binput[1].DATAB
Sign_extend[1] => Add0.IN7
Sign_extend[2] => Binput[2].DATAB
Sign_extend[2] => Add0.IN6
Sign_extend[3] => Binput[3].DATAB
Sign_extend[3] => Add0.IN5
Sign_extend[4] => Binput[4].DATAB
Sign_extend[4] => Add0.IN4
Sign_extend[5] => Binput[5].DATAB
Sign_extend[5] => Add0.IN3
Sign_extend[6] => Binput[6].DATAB
Sign_extend[6] => Add0.IN2
Sign_extend[7] => Binput[7].DATAB
Sign_extend[7] => Add0.IN1
Sign_extend[8] => Binput[8].DATAB
Sign_extend[9] => Binput[9].DATAB
Sign_extend[10] => Binput[10].DATAB
Sign_extend[11] => Binput[11].DATAB
Sign_extend[12] => Binput[12].DATAB
Sign_extend[13] => Binput[13].DATAB
Sign_extend[14] => Binput[14].DATAB
Sign_extend[15] => Binput[15].DATAB
Sign_extend[16] => Binput[16].DATAB
Sign_extend[17] => Binput[17].DATAB
Sign_extend[18] => Binput[18].DATAB
Sign_extend[19] => Binput[19].DATAB
Sign_extend[20] => Binput[20].DATAB
Sign_extend[21] => Binput[21].DATAB
Sign_extend[22] => Binput[22].DATAB
Sign_extend[23] => Binput[23].DATAB
Sign_extend[24] => Binput[24].DATAB
Sign_extend[25] => Binput[25].DATAB
Sign_extend[26] => Binput[26].DATAB
Sign_extend[27] => Binput[27].DATAB
Sign_extend[28] => Binput[28].DATAB
Sign_extend[29] => Binput[29].DATAB
Sign_extend[30] => Binput[30].DATAB
Sign_extend[31] => Binput[31].DATAB
Zero_extend[0] => Binput.DATAB
Zero_extend[1] => Binput.DATAB
Zero_extend[2] => Binput.DATAB
Zero_extend[3] => Binput.DATAB
Zero_extend[4] => Binput.DATAB
Zero_extend[5] => Binput.DATAB
Zero_extend[6] => Binput.DATAB
Zero_extend[7] => Binput.DATAB
Zero_extend[8] => Binput.DATAB
Zero_extend[9] => Binput.DATAB
Zero_extend[10] => Binput.DATAB
Zero_extend[11] => Binput.DATAB
Zero_extend[12] => Binput.DATAB
Zero_extend[13] => Binput.DATAB
Zero_extend[14] => Binput.DATAB
Zero_extend[15] => Binput.DATAB
Zero_extend[16] => Binput.DATAB
Zero_extend[17] => Binput.DATAB
Zero_extend[18] => Binput.DATAB
Zero_extend[19] => Binput.DATAB
Zero_extend[20] => Binput.DATAB
Zero_extend[21] => Binput.DATAB
Zero_extend[22] => Binput.DATAB
Zero_extend[23] => Binput.DATAB
Zero_extend[24] => Binput.DATAB
Zero_extend[25] => Binput.DATAB
Zero_extend[26] => Binput.DATAB
Zero_extend[27] => Binput.DATAB
Zero_extend[28] => Binput.DATAB
Zero_extend[29] => Binput.DATAB
Zero_extend[30] => Binput.DATAB
Zero_extend[31] => Binput.DATAB
Function_opcode[0] => ALU_ctl.IN0
Function_opcode[1] => Mux1.IN15
Function_opcode[2] => Mux2.IN15
Function_opcode[3] => ALU_ctl.IN1
Function_opcode[4] => ~NO_FANOUT~
Function_opcode[5] => ~NO_FANOUT~
ALUOp[0] => Equal2.IN7
ALUOp[0] => Mux0.IN19
ALUOp[0] => Mux1.IN19
ALUOp[0] => Mux2.IN19
ALUOp[0] => Mux3.IN19
ALUOp[1] => Equal2.IN6
ALUOp[1] => Mux0.IN18
ALUOp[1] => Mux1.IN18
ALUOp[1] => Mux2.IN18
ALUOp[1] => Mux3.IN18
ALUOp[2] => Equal2.IN5
ALUOp[2] => Mux0.IN17
ALUOp[2] => Mux1.IN17
ALUOp[2] => Mux2.IN17
ALUOp[2] => Mux3.IN17
ALUOp[3] => Equal2.IN4
ALUOp[3] => Mux0.IN16
ALUOp[3] => Mux1.IN16
ALUOp[3] => Mux2.IN16
ALUOp[3] => Mux3.IN16
ALUSrc[0] => Equal0.IN3
ALUSrc[0] => Equal1.IN3
ALUSrc[1] => Equal0.IN2
ALUSrc[1] => Equal1.IN2
Zero <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[0] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[1] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[2] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[3] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[4] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[5] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[6] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[7] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[8] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[9] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[10] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[11] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[12] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[13] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[14] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[15] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[16] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[17] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[18] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[19] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[20] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[21] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[22] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[23] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[24] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[25] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[26] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[27] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[28] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[29] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[30] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[31] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4[0] => ~NO_FANOUT~
PC_plus_4[1] => ~NO_FANOUT~
PC_plus_4[2] => Add0.IN16
PC_plus_4[3] => Add0.IN15
PC_plus_4[4] => Add0.IN14
PC_plus_4[5] => Add0.IN13
PC_plus_4[6] => Add0.IN12
PC_plus_4[7] => Add0.IN11
PC_plus_4[8] => Add0.IN10
PC_plus_4[9] => Add0.IN9
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MCU|MIPS:CPU|Execute:EXE|shifter:Shftr
Y_i[0] => Selector0.IN4
Y_i[0] => Selector31.IN4
Y_i[1] => Selector1.IN4
Y_i[1] => Selector30.IN4
Y_i[2] => Selector2.IN4
Y_i[2] => Selector29.IN4
Y_i[3] => Selector3.IN4
Y_i[3] => Selector28.IN4
Y_i[4] => Selector4.IN4
Y_i[4] => Selector27.IN4
Y_i[5] => Selector5.IN4
Y_i[5] => Selector26.IN4
Y_i[6] => Selector6.IN4
Y_i[6] => Selector25.IN4
Y_i[7] => Selector7.IN4
Y_i[7] => Selector24.IN4
Y_i[8] => Selector8.IN4
Y_i[8] => Selector23.IN4
Y_i[9] => Selector9.IN4
Y_i[9] => Selector22.IN4
Y_i[10] => Selector10.IN4
Y_i[10] => Selector21.IN4
Y_i[11] => Selector11.IN4
Y_i[11] => Selector20.IN4
Y_i[12] => Selector12.IN4
Y_i[12] => Selector19.IN4
Y_i[13] => Selector13.IN4
Y_i[13] => Selector18.IN4
Y_i[14] => Selector14.IN4
Y_i[14] => Selector17.IN4
Y_i[15] => Selector15.IN4
Y_i[15] => Selector16.IN4
Y_i[16] => Selector15.IN3
Y_i[16] => Selector16.IN3
Y_i[17] => Selector14.IN3
Y_i[17] => Selector17.IN3
Y_i[18] => Selector13.IN3
Y_i[18] => Selector18.IN3
Y_i[19] => Selector12.IN3
Y_i[19] => Selector19.IN3
Y_i[20] => Selector11.IN3
Y_i[20] => Selector20.IN3
Y_i[21] => Selector10.IN3
Y_i[21] => Selector21.IN3
Y_i[22] => Selector9.IN3
Y_i[22] => Selector22.IN3
Y_i[23] => Selector8.IN3
Y_i[23] => Selector23.IN3
Y_i[24] => Selector7.IN3
Y_i[24] => Selector24.IN3
Y_i[25] => Selector6.IN3
Y_i[25] => Selector25.IN3
Y_i[26] => Selector5.IN3
Y_i[26] => Selector26.IN3
Y_i[27] => Selector4.IN3
Y_i[27] => Selector27.IN3
Y_i[28] => Selector3.IN3
Y_i[28] => Selector28.IN3
Y_i[29] => Selector2.IN3
Y_i[29] => Selector29.IN3
Y_i[30] => Selector1.IN3
Y_i[30] => Selector30.IN3
Y_i[31] => Selector0.IN3
Y_i[31] => Selector31.IN3
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row[1][0].IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[0] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row[2][0].IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row[2][1].IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[1] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row[3][0].IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row[3][1].IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row[3][2].IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row[3][3].IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[2] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row[4][0].IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row[4][1].IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row[4][2].IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row[4][3].IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row[4][4].IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row[4][5].IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row[4][6].IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row[4][7].IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[3] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row.IN1
X_i[4] => row[5][0].IN1
X_i[4] => row.IN1
X_i[4] => row[5][1].IN1
X_i[4] => row.IN1
X_i[4] => row[5][2].IN1
X_i[4] => row.IN1
X_i[4] => row[5][3].IN1
X_i[4] => row.IN1
X_i[4] => row[5][4].IN1
X_i[4] => row.IN1
X_i[4] => row[5][5].IN1
X_i[4] => row.IN1
X_i[4] => row[5][6].IN1
X_i[4] => row.IN1
X_i[4] => row[5][7].IN1
X_i[4] => row.IN1
X_i[4] => row[5][8].IN1
X_i[4] => row.IN1
X_i[4] => row[5][9].IN1
X_i[4] => row.IN1
X_i[4] => row[5][10].IN1
X_i[4] => row.IN1
X_i[4] => row[5][11].IN1
X_i[4] => row.IN1
X_i[4] => row[5][12].IN1
X_i[4] => row.IN1
X_i[4] => row[5][13].IN1
X_i[4] => row.IN1
X_i[4] => row[5][14].IN1
X_i[4] => row.IN1
X_i[4] => row[5][15].IN1
X_i[4] => row.IN1
mode => Selector0.IN5
mode => Selector1.IN5
mode => Selector2.IN5
mode => Selector3.IN5
mode => Selector4.IN5
mode => Selector5.IN5
mode => Selector6.IN5
mode => Selector7.IN5
mode => Selector8.IN5
mode => Selector9.IN5
mode => Selector10.IN5
mode => Selector11.IN5
mode => Selector12.IN5
mode => Selector13.IN5
mode => Selector14.IN5
mode => Selector15.IN5
mode => Selector16.IN5
mode => Selector17.IN5
mode => Selector18.IN5
mode => Selector19.IN5
mode => Selector20.IN5
mode => Selector21.IN5
mode => Selector22.IN5
mode => Selector23.IN5
mode => Selector24.IN5
mode => Selector25.IN5
mode => Selector26.IN5
mode => Selector27.IN5
mode => Selector28.IN5
mode => Selector29.IN5
mode => Selector30.IN5
mode => Selector31.IN5
mode => Selector0.IN1
mode => Selector31.IN1
mode => Selector30.IN1
mode => Selector29.IN1
mode => Selector28.IN1
mode => Selector27.IN1
mode => Selector26.IN1
mode => Selector25.IN1
mode => Selector24.IN1
mode => Selector23.IN1
mode => Selector22.IN1
mode => Selector21.IN1
mode => Selector20.IN1
mode => Selector19.IN1
mode => Selector18.IN1
mode => Selector17.IN1
mode => Selector16.IN1
mode => Selector15.IN1
mode => Selector14.IN1
mode => Selector13.IN1
mode => Selector12.IN1
mode => Selector11.IN1
mode => Selector10.IN1
mode => Selector9.IN1
mode => Selector8.IN1
mode => Selector7.IN1
mode => Selector6.IN1
mode => Selector5.IN1
mode => Selector4.IN1
mode => Selector3.IN1
mode => Selector2.IN1
mode => Selector1.IN1
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
mode => s.OUTPUTSELECT
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s.DB_MAX_OUTPUT_PORT_TYPE


|MCU|MIPS:CPU|dmemory:MEM
read_data[0] <= altsyncram:quartos:data_memory.q_a[0]
read_data[1] <= altsyncram:quartos:data_memory.q_a[1]
read_data[2] <= altsyncram:quartos:data_memory.q_a[2]
read_data[3] <= altsyncram:quartos:data_memory.q_a[3]
read_data[4] <= altsyncram:quartos:data_memory.q_a[4]
read_data[5] <= altsyncram:quartos:data_memory.q_a[5]
read_data[6] <= altsyncram:quartos:data_memory.q_a[6]
read_data[7] <= altsyncram:quartos:data_memory.q_a[7]
read_data[8] <= altsyncram:quartos:data_memory.q_a[8]
read_data[9] <= altsyncram:quartos:data_memory.q_a[9]
read_data[10] <= altsyncram:quartos:data_memory.q_a[10]
read_data[11] <= altsyncram:quartos:data_memory.q_a[11]
read_data[12] <= altsyncram:quartos:data_memory.q_a[12]
read_data[13] <= altsyncram:quartos:data_memory.q_a[13]
read_data[14] <= altsyncram:quartos:data_memory.q_a[14]
read_data[15] <= altsyncram:quartos:data_memory.q_a[15]
read_data[16] <= altsyncram:quartos:data_memory.q_a[16]
read_data[17] <= altsyncram:quartos:data_memory.q_a[17]
read_data[18] <= altsyncram:quartos:data_memory.q_a[18]
read_data[19] <= altsyncram:quartos:data_memory.q_a[19]
read_data[20] <= altsyncram:quartos:data_memory.q_a[20]
read_data[21] <= altsyncram:quartos:data_memory.q_a[21]
read_data[22] <= altsyncram:quartos:data_memory.q_a[22]
read_data[23] <= altsyncram:quartos:data_memory.q_a[23]
read_data[24] <= altsyncram:quartos:data_memory.q_a[24]
read_data[25] <= altsyncram:quartos:data_memory.q_a[25]
read_data[26] <= altsyncram:quartos:data_memory.q_a[26]
read_data[27] <= altsyncram:quartos:data_memory.q_a[27]
read_data[28] <= altsyncram:quartos:data_memory.q_a[28]
read_data[29] <= altsyncram:quartos:data_memory.q_a[29]
read_data[30] <= altsyncram:quartos:data_memory.q_a[30]
read_data[31] <= altsyncram:quartos:data_memory.q_a[31]
address[0] => address_mem_quartus[2].DATAB
address[1] => address_mem_quartus[3].DATAB
address[2] => address_mem_quartus[4].DATAB
address[3] => address_mem_quartus[5].DATAB
address[4] => address_mem_quartus[6].DATAB
address[5] => address_mem_quartus[7].DATAB
address[6] => address_mem_quartus[8].DATAB
address[7] => address_mem_quartus[9].DATAB
address[8] => address_mem_quartus[10].DATAB
address[9] => address_mem_quartus[11].DATAB
write_data[0] => altsyncram:quartos:data_memory.data_a[0]
write_data[1] => altsyncram:quartos:data_memory.data_a[1]
write_data[2] => altsyncram:quartos:data_memory.data_a[2]
write_data[3] => altsyncram:quartos:data_memory.data_a[3]
write_data[4] => altsyncram:quartos:data_memory.data_a[4]
write_data[5] => altsyncram:quartos:data_memory.data_a[5]
write_data[6] => altsyncram:quartos:data_memory.data_a[6]
write_data[7] => altsyncram:quartos:data_memory.data_a[7]
write_data[8] => altsyncram:quartos:data_memory.data_a[8]
write_data[9] => altsyncram:quartos:data_memory.data_a[9]
write_data[10] => altsyncram:quartos:data_memory.data_a[10]
write_data[11] => altsyncram:quartos:data_memory.data_a[11]
write_data[12] => altsyncram:quartos:data_memory.data_a[12]
write_data[13] => altsyncram:quartos:data_memory.data_a[13]
write_data[14] => altsyncram:quartos:data_memory.data_a[14]
write_data[15] => altsyncram:quartos:data_memory.data_a[15]
write_data[16] => altsyncram:quartos:data_memory.data_a[16]
write_data[17] => altsyncram:quartos:data_memory.data_a[17]
write_data[18] => altsyncram:quartos:data_memory.data_a[18]
write_data[19] => altsyncram:quartos:data_memory.data_a[19]
write_data[20] => altsyncram:quartos:data_memory.data_a[20]
write_data[21] => altsyncram:quartos:data_memory.data_a[21]
write_data[22] => altsyncram:quartos:data_memory.data_a[22]
write_data[23] => altsyncram:quartos:data_memory.data_a[23]
write_data[24] => altsyncram:quartos:data_memory.data_a[24]
write_data[25] => altsyncram:quartos:data_memory.data_a[25]
write_data[26] => altsyncram:quartos:data_memory.data_a[26]
write_data[27] => altsyncram:quartos:data_memory.data_a[27]
write_data[28] => altsyncram:quartos:data_memory.data_a[28]
write_data[29] => altsyncram:quartos:data_memory.data_a[29]
write_data[30] => altsyncram:quartos:data_memory.data_a[30]
write_data[31] => altsyncram:quartos:data_memory.data_a[31]
MemRead => ~NO_FANOUT~
Memwrite => altsyncram:quartos:data_memory.wren_a
TYPE_addr[0] => ~NO_FANOUT~
TYPE_addr[1] => ~NO_FANOUT~
TYPE_addr[2] => address_mem_quartus[2].DATAA
TYPE_addr[3] => address_mem_quartus[3].DATAA
TYPE_addr[4] => address_mem_quartus[4].DATAA
TYPE_addr[5] => address_mem_quartus[5].DATAA
TYPE_addr[6] => address_mem_quartus[6].DATAA
TYPE_addr[7] => address_mem_quartus[7].DATAA
TYPEtoPC => address_mem_quartus[11].OUTPUTSELECT
TYPEtoPC => address_mem_quartus[10].OUTPUTSELECT
TYPEtoPC => address_mem_quartus[9].OUTPUTSELECT
TYPEtoPC => address_mem_quartus[8].OUTPUTSELECT
TYPEtoPC => address_mem_quartus[7].OUTPUTSELECT
TYPEtoPC => address_mem_quartus[6].OUTPUTSELECT
TYPEtoPC => address_mem_quartus[5].OUTPUTSELECT
TYPEtoPC => address_mem_quartus[4].OUTPUTSELECT
TYPEtoPC => address_mem_quartus[3].OUTPUTSELECT
TYPEtoPC => address_mem_quartus[2].OUTPUTSELECT
clock => altsyncram:quartos:data_memory.clock0
reset => ~NO_FANOUT~


|MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory
wren_a => altsyncram_1544:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1544:auto_generated.data_a[0]
data_a[1] => altsyncram_1544:auto_generated.data_a[1]
data_a[2] => altsyncram_1544:auto_generated.data_a[2]
data_a[3] => altsyncram_1544:auto_generated.data_a[3]
data_a[4] => altsyncram_1544:auto_generated.data_a[4]
data_a[5] => altsyncram_1544:auto_generated.data_a[5]
data_a[6] => altsyncram_1544:auto_generated.data_a[6]
data_a[7] => altsyncram_1544:auto_generated.data_a[7]
data_a[8] => altsyncram_1544:auto_generated.data_a[8]
data_a[9] => altsyncram_1544:auto_generated.data_a[9]
data_a[10] => altsyncram_1544:auto_generated.data_a[10]
data_a[11] => altsyncram_1544:auto_generated.data_a[11]
data_a[12] => altsyncram_1544:auto_generated.data_a[12]
data_a[13] => altsyncram_1544:auto_generated.data_a[13]
data_a[14] => altsyncram_1544:auto_generated.data_a[14]
data_a[15] => altsyncram_1544:auto_generated.data_a[15]
data_a[16] => altsyncram_1544:auto_generated.data_a[16]
data_a[17] => altsyncram_1544:auto_generated.data_a[17]
data_a[18] => altsyncram_1544:auto_generated.data_a[18]
data_a[19] => altsyncram_1544:auto_generated.data_a[19]
data_a[20] => altsyncram_1544:auto_generated.data_a[20]
data_a[21] => altsyncram_1544:auto_generated.data_a[21]
data_a[22] => altsyncram_1544:auto_generated.data_a[22]
data_a[23] => altsyncram_1544:auto_generated.data_a[23]
data_a[24] => altsyncram_1544:auto_generated.data_a[24]
data_a[25] => altsyncram_1544:auto_generated.data_a[25]
data_a[26] => altsyncram_1544:auto_generated.data_a[26]
data_a[27] => altsyncram_1544:auto_generated.data_a[27]
data_a[28] => altsyncram_1544:auto_generated.data_a[28]
data_a[29] => altsyncram_1544:auto_generated.data_a[29]
data_a[30] => altsyncram_1544:auto_generated.data_a[30]
data_a[31] => altsyncram_1544:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1544:auto_generated.address_a[0]
address_a[1] => altsyncram_1544:auto_generated.address_a[1]
address_a[2] => altsyncram_1544:auto_generated.address_a[2]
address_a[3] => altsyncram_1544:auto_generated.address_a[3]
address_a[4] => altsyncram_1544:auto_generated.address_a[4]
address_a[5] => altsyncram_1544:auto_generated.address_a[5]
address_a[6] => altsyncram_1544:auto_generated.address_a[6]
address_a[7] => altsyncram_1544:auto_generated.address_a[7]
address_a[8] => altsyncram_1544:auto_generated.address_a[8]
address_a[9] => altsyncram_1544:auto_generated.address_a[9]
address_a[10] => altsyncram_1544:auto_generated.address_a[10]
address_a[11] => altsyncram_1544:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1544:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1544:auto_generated.q_a[0]
q_a[1] <= altsyncram_1544:auto_generated.q_a[1]
q_a[2] <= altsyncram_1544:auto_generated.q_a[2]
q_a[3] <= altsyncram_1544:auto_generated.q_a[3]
q_a[4] <= altsyncram_1544:auto_generated.q_a[4]
q_a[5] <= altsyncram_1544:auto_generated.q_a[5]
q_a[6] <= altsyncram_1544:auto_generated.q_a[6]
q_a[7] <= altsyncram_1544:auto_generated.q_a[7]
q_a[8] <= altsyncram_1544:auto_generated.q_a[8]
q_a[9] <= altsyncram_1544:auto_generated.q_a[9]
q_a[10] <= altsyncram_1544:auto_generated.q_a[10]
q_a[11] <= altsyncram_1544:auto_generated.q_a[11]
q_a[12] <= altsyncram_1544:auto_generated.q_a[12]
q_a[13] <= altsyncram_1544:auto_generated.q_a[13]
q_a[14] <= altsyncram_1544:auto_generated.q_a[14]
q_a[15] <= altsyncram_1544:auto_generated.q_a[15]
q_a[16] <= altsyncram_1544:auto_generated.q_a[16]
q_a[17] <= altsyncram_1544:auto_generated.q_a[17]
q_a[18] <= altsyncram_1544:auto_generated.q_a[18]
q_a[19] <= altsyncram_1544:auto_generated.q_a[19]
q_a[20] <= altsyncram_1544:auto_generated.q_a[20]
q_a[21] <= altsyncram_1544:auto_generated.q_a[21]
q_a[22] <= altsyncram_1544:auto_generated.q_a[22]
q_a[23] <= altsyncram_1544:auto_generated.q_a[23]
q_a[24] <= altsyncram_1544:auto_generated.q_a[24]
q_a[25] <= altsyncram_1544:auto_generated.q_a[25]
q_a[26] <= altsyncram_1544:auto_generated.q_a[26]
q_a[27] <= altsyncram_1544:auto_generated.q_a[27]
q_a[28] <= altsyncram_1544:auto_generated.q_a[28]
q_a[29] <= altsyncram_1544:auto_generated.q_a[29]
q_a[30] <= altsyncram_1544:auto_generated.q_a[30]
q_a[31] <= altsyncram_1544:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated
address_a[0] => altsyncram_ck13:altsyncram1.address_a[0]
address_a[1] => altsyncram_ck13:altsyncram1.address_a[1]
address_a[2] => altsyncram_ck13:altsyncram1.address_a[2]
address_a[3] => altsyncram_ck13:altsyncram1.address_a[3]
address_a[4] => altsyncram_ck13:altsyncram1.address_a[4]
address_a[5] => altsyncram_ck13:altsyncram1.address_a[5]
address_a[6] => altsyncram_ck13:altsyncram1.address_a[6]
address_a[7] => altsyncram_ck13:altsyncram1.address_a[7]
address_a[8] => altsyncram_ck13:altsyncram1.address_a[8]
address_a[9] => altsyncram_ck13:altsyncram1.address_a[9]
address_a[10] => altsyncram_ck13:altsyncram1.address_a[10]
address_a[11] => altsyncram_ck13:altsyncram1.address_a[11]
clock0 => altsyncram_ck13:altsyncram1.clock0
data_a[0] => altsyncram_ck13:altsyncram1.data_a[0]
data_a[1] => altsyncram_ck13:altsyncram1.data_a[1]
data_a[2] => altsyncram_ck13:altsyncram1.data_a[2]
data_a[3] => altsyncram_ck13:altsyncram1.data_a[3]
data_a[4] => altsyncram_ck13:altsyncram1.data_a[4]
data_a[5] => altsyncram_ck13:altsyncram1.data_a[5]
data_a[6] => altsyncram_ck13:altsyncram1.data_a[6]
data_a[7] => altsyncram_ck13:altsyncram1.data_a[7]
data_a[8] => altsyncram_ck13:altsyncram1.data_a[8]
data_a[9] => altsyncram_ck13:altsyncram1.data_a[9]
data_a[10] => altsyncram_ck13:altsyncram1.data_a[10]
data_a[11] => altsyncram_ck13:altsyncram1.data_a[11]
data_a[12] => altsyncram_ck13:altsyncram1.data_a[12]
data_a[13] => altsyncram_ck13:altsyncram1.data_a[13]
data_a[14] => altsyncram_ck13:altsyncram1.data_a[14]
data_a[15] => altsyncram_ck13:altsyncram1.data_a[15]
data_a[16] => altsyncram_ck13:altsyncram1.data_a[16]
data_a[17] => altsyncram_ck13:altsyncram1.data_a[17]
data_a[18] => altsyncram_ck13:altsyncram1.data_a[18]
data_a[19] => altsyncram_ck13:altsyncram1.data_a[19]
data_a[20] => altsyncram_ck13:altsyncram1.data_a[20]
data_a[21] => altsyncram_ck13:altsyncram1.data_a[21]
data_a[22] => altsyncram_ck13:altsyncram1.data_a[22]
data_a[23] => altsyncram_ck13:altsyncram1.data_a[23]
data_a[24] => altsyncram_ck13:altsyncram1.data_a[24]
data_a[25] => altsyncram_ck13:altsyncram1.data_a[25]
data_a[26] => altsyncram_ck13:altsyncram1.data_a[26]
data_a[27] => altsyncram_ck13:altsyncram1.data_a[27]
data_a[28] => altsyncram_ck13:altsyncram1.data_a[28]
data_a[29] => altsyncram_ck13:altsyncram1.data_a[29]
data_a[30] => altsyncram_ck13:altsyncram1.data_a[30]
data_a[31] => altsyncram_ck13:altsyncram1.data_a[31]
q_a[0] <= altsyncram_ck13:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ck13:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ck13:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ck13:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ck13:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ck13:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ck13:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ck13:altsyncram1.q_a[7]
q_a[8] <= altsyncram_ck13:altsyncram1.q_a[8]
q_a[9] <= altsyncram_ck13:altsyncram1.q_a[9]
q_a[10] <= altsyncram_ck13:altsyncram1.q_a[10]
q_a[11] <= altsyncram_ck13:altsyncram1.q_a[11]
q_a[12] <= altsyncram_ck13:altsyncram1.q_a[12]
q_a[13] <= altsyncram_ck13:altsyncram1.q_a[13]
q_a[14] <= altsyncram_ck13:altsyncram1.q_a[14]
q_a[15] <= altsyncram_ck13:altsyncram1.q_a[15]
q_a[16] <= altsyncram_ck13:altsyncram1.q_a[16]
q_a[17] <= altsyncram_ck13:altsyncram1.q_a[17]
q_a[18] <= altsyncram_ck13:altsyncram1.q_a[18]
q_a[19] <= altsyncram_ck13:altsyncram1.q_a[19]
q_a[20] <= altsyncram_ck13:altsyncram1.q_a[20]
q_a[21] <= altsyncram_ck13:altsyncram1.q_a[21]
q_a[22] <= altsyncram_ck13:altsyncram1.q_a[22]
q_a[23] <= altsyncram_ck13:altsyncram1.q_a[23]
q_a[24] <= altsyncram_ck13:altsyncram1.q_a[24]
q_a[25] <= altsyncram_ck13:altsyncram1.q_a[25]
q_a[26] <= altsyncram_ck13:altsyncram1.q_a[26]
q_a[27] <= altsyncram_ck13:altsyncram1.q_a[27]
q_a[28] <= altsyncram_ck13:altsyncram1.q_a[28]
q_a[29] <= altsyncram_ck13:altsyncram1.q_a[29]
q_a[30] <= altsyncram_ck13:altsyncram1.q_a[30]
q_a[31] <= altsyncram_ck13:altsyncram1.q_a[31]
wren_a => altsyncram_ck13:altsyncram1.wren_a


|MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|altsyncram_ck13:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ~NO_FANOUT~
address_a[11] => ~NO_FANOUT~
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ~NO_FANOUT~
address_b[11] => ~NO_FANOUT~
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MCU|GPIO:IO
clock => HEX5_reg[0].CLK
clock => HEX5_reg[1].CLK
clock => HEX5_reg[2].CLK
clock => HEX5_reg[3].CLK
clock => HEX5_reg[4].CLK
clock => HEX5_reg[5].CLK
clock => HEX5_reg[6].CLK
clock => HEX5_reg[7].CLK
clock => HEX4_reg[0].CLK
clock => HEX4_reg[1].CLK
clock => HEX4_reg[2].CLK
clock => HEX4_reg[3].CLK
clock => HEX4_reg[4].CLK
clock => HEX4_reg[5].CLK
clock => HEX4_reg[6].CLK
clock => HEX4_reg[7].CLK
clock => HEX3_reg[0].CLK
clock => HEX3_reg[1].CLK
clock => HEX3_reg[2].CLK
clock => HEX3_reg[3].CLK
clock => HEX3_reg[4].CLK
clock => HEX3_reg[5].CLK
clock => HEX3_reg[6].CLK
clock => HEX3_reg[7].CLK
clock => HEX2_reg[0].CLK
clock => HEX2_reg[1].CLK
clock => HEX2_reg[2].CLK
clock => HEX2_reg[3].CLK
clock => HEX2_reg[4].CLK
clock => HEX2_reg[5].CLK
clock => HEX2_reg[6].CLK
clock => HEX2_reg[7].CLK
clock => HEX1_reg[0].CLK
clock => HEX1_reg[1].CLK
clock => HEX1_reg[2].CLK
clock => HEX1_reg[3].CLK
clock => HEX1_reg[4].CLK
clock => HEX1_reg[5].CLK
clock => HEX1_reg[6].CLK
clock => HEX1_reg[7].CLK
clock => HEX0_reg[0].CLK
clock => HEX0_reg[1].CLK
clock => HEX0_reg[2].CLK
clock => HEX0_reg[3].CLK
clock => HEX0_reg[4].CLK
clock => HEX0_reg[5].CLK
clock => HEX0_reg[6].CLK
clock => HEX0_reg[7].CLK
clock => LEDR_reg[0].CLK
clock => LEDR_reg[1].CLK
clock => LEDR_reg[2].CLK
clock => LEDR_reg[3].CLK
clock => LEDR_reg[4].CLK
clock => LEDR_reg[5].CLK
clock => LEDR_reg[6].CLK
clock => LEDR_reg[7].CLK
reset => HEX5_reg[0].ACLR
reset => HEX5_reg[1].ACLR
reset => HEX5_reg[2].ACLR
reset => HEX5_reg[3].ACLR
reset => HEX5_reg[4].ACLR
reset => HEX5_reg[5].ACLR
reset => HEX5_reg[6].ACLR
reset => HEX5_reg[7].ACLR
reset => HEX4_reg[0].ACLR
reset => HEX4_reg[1].ACLR
reset => HEX4_reg[2].ACLR
reset => HEX4_reg[3].ACLR
reset => HEX4_reg[4].ACLR
reset => HEX4_reg[5].ACLR
reset => HEX4_reg[6].ACLR
reset => HEX4_reg[7].ACLR
reset => HEX3_reg[0].ACLR
reset => HEX3_reg[1].ACLR
reset => HEX3_reg[2].ACLR
reset => HEX3_reg[3].ACLR
reset => HEX3_reg[4].ACLR
reset => HEX3_reg[5].ACLR
reset => HEX3_reg[6].ACLR
reset => HEX3_reg[7].ACLR
reset => HEX2_reg[0].ACLR
reset => HEX2_reg[1].ACLR
reset => HEX2_reg[2].ACLR
reset => HEX2_reg[3].ACLR
reset => HEX2_reg[4].ACLR
reset => HEX2_reg[5].ACLR
reset => HEX2_reg[6].ACLR
reset => HEX2_reg[7].ACLR
reset => HEX1_reg[0].ACLR
reset => HEX1_reg[1].ACLR
reset => HEX1_reg[2].ACLR
reset => HEX1_reg[3].ACLR
reset => HEX1_reg[4].ACLR
reset => HEX1_reg[5].ACLR
reset => HEX1_reg[6].ACLR
reset => HEX1_reg[7].ACLR
reset => HEX0_reg[0].ACLR
reset => HEX0_reg[1].ACLR
reset => HEX0_reg[2].ACLR
reset => HEX0_reg[3].ACLR
reset => HEX0_reg[4].ACLR
reset => HEX0_reg[5].ACLR
reset => HEX0_reg[6].ACLR
reset => HEX0_reg[7].ACLR
reset => LEDR_reg[0].ACLR
reset => LEDR_reg[1].ACLR
reset => LEDR_reg[2].ACLR
reset => LEDR_reg[3].ACLR
reset => LEDR_reg[4].ACLR
reset => LEDR_reg[5].ACLR
reset => LEDR_reg[6].ACLR
reset => LEDR_reg[7].ACLR
address[0] => Mux0.IN36
address[0] => Mux1.IN36
address[0] => Mux2.IN36
address[0] => Mux3.IN36
address[0] => Mux4.IN36
address[1] => Mux0.IN35
address[1] => Mux1.IN35
address[1] => Mux2.IN35
address[1] => Mux3.IN35
address[1] => Mux4.IN35
address[2] => Mux0.IN34
address[2] => Mux1.IN34
address[2] => Mux2.IN34
address[2] => Mux3.IN34
address[2] => Mux4.IN34
address[3] => Mux0.IN33
address[3] => Mux1.IN33
address[3] => Mux2.IN33
address[3] => Mux3.IN33
address[3] => Mux4.IN33
address[4] => Mux0.IN32
address[4] => Mux1.IN32
address[4] => Mux2.IN32
address[4] => Mux3.IN32
address[4] => Mux4.IN32
DataBus[0] <> BidirPin:BiDirPin_LEDR.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_HEX0.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_HEX1.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_HEX2.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_HEX3.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_HEX4.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_HEX5.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_SW.IOpin[0]
DataBus[1] <> BidirPin:BiDirPin_LEDR.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_HEX0.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_HEX1.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_HEX2.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_HEX3.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_HEX4.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_HEX5.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_SW.IOpin[1]
DataBus[2] <> BidirPin:BiDirPin_LEDR.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_HEX0.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_HEX1.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_HEX2.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_HEX3.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_HEX4.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_HEX5.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_SW.IOpin[2]
DataBus[3] <> BidirPin:BiDirPin_LEDR.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_HEX0.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_HEX1.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_HEX2.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_HEX3.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_HEX4.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_HEX5.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_SW.IOpin[3]
DataBus[4] <> BidirPin:BiDirPin_LEDR.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_HEX0.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_HEX1.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_HEX2.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_HEX3.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_HEX4.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_HEX5.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_SW.IOpin[4]
DataBus[5] <> BidirPin:BiDirPin_LEDR.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_HEX0.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_HEX1.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_HEX2.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_HEX3.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_HEX4.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_HEX5.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_SW.IOpin[5]
DataBus[6] <> BidirPin:BiDirPin_LEDR.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_HEX0.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_HEX1.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_HEX2.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_HEX3.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_HEX4.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_HEX5.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_SW.IOpin[6]
DataBus[7] <> BidirPin:BiDirPin_LEDR.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_HEX0.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_HEX1.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_HEX2.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_HEX3.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_HEX4.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_HEX5.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_SW.IOpin[7]
DataBus[8] <> BidirPin:BiDirPin_LEDR.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_HEX0.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_HEX1.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_HEX2.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_HEX3.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_HEX4.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_HEX5.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_SW.IOpin[8]
DataBus[9] <> BidirPin:BiDirPin_LEDR.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_HEX0.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_HEX1.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_HEX2.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_HEX3.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_HEX4.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_HEX5.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_SW.IOpin[9]
DataBus[10] <> BidirPin:BiDirPin_LEDR.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_HEX0.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_HEX1.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_HEX2.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_HEX3.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_HEX4.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_HEX5.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_SW.IOpin[10]
DataBus[11] <> BidirPin:BiDirPin_LEDR.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_HEX0.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_HEX1.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_HEX2.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_HEX3.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_HEX4.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_HEX5.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_SW.IOpin[11]
DataBus[12] <> BidirPin:BiDirPin_LEDR.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_HEX0.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_HEX1.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_HEX2.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_HEX3.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_HEX4.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_HEX5.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_SW.IOpin[12]
DataBus[13] <> BidirPin:BiDirPin_LEDR.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_HEX0.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_HEX1.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_HEX2.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_HEX3.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_HEX4.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_HEX5.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_SW.IOpin[13]
DataBus[14] <> BidirPin:BiDirPin_LEDR.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_HEX0.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_HEX1.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_HEX2.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_HEX3.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_HEX4.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_HEX5.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_SW.IOpin[14]
DataBus[15] <> BidirPin:BiDirPin_LEDR.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_HEX0.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_HEX1.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_HEX2.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_HEX3.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_HEX4.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_HEX5.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_SW.IOpin[15]
DataBus[16] <> BidirPin:BiDirPin_LEDR.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_HEX0.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_HEX1.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_HEX2.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_HEX3.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_HEX4.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_HEX5.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_SW.IOpin[16]
DataBus[17] <> BidirPin:BiDirPin_LEDR.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_HEX0.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_HEX1.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_HEX2.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_HEX3.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_HEX4.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_HEX5.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_SW.IOpin[17]
DataBus[18] <> BidirPin:BiDirPin_LEDR.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_HEX0.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_HEX1.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_HEX2.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_HEX3.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_HEX4.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_HEX5.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_SW.IOpin[18]
DataBus[19] <> BidirPin:BiDirPin_LEDR.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_HEX0.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_HEX1.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_HEX2.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_HEX3.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_HEX4.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_HEX5.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_SW.IOpin[19]
DataBus[20] <> BidirPin:BiDirPin_LEDR.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_HEX0.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_HEX1.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_HEX2.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_HEX3.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_HEX4.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_HEX5.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_SW.IOpin[20]
DataBus[21] <> BidirPin:BiDirPin_LEDR.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_HEX0.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_HEX1.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_HEX2.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_HEX3.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_HEX4.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_HEX5.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_SW.IOpin[21]
DataBus[22] <> BidirPin:BiDirPin_LEDR.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_HEX0.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_HEX1.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_HEX2.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_HEX3.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_HEX4.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_HEX5.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_SW.IOpin[22]
DataBus[23] <> BidirPin:BiDirPin_LEDR.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_HEX0.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_HEX1.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_HEX2.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_HEX3.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_HEX4.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_HEX5.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_SW.IOpin[23]
DataBus[24] <> BidirPin:BiDirPin_LEDR.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_HEX0.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_HEX1.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_HEX2.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_HEX3.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_HEX4.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_HEX5.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_SW.IOpin[24]
DataBus[25] <> BidirPin:BiDirPin_LEDR.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_HEX0.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_HEX1.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_HEX2.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_HEX3.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_HEX4.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_HEX5.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_SW.IOpin[25]
DataBus[26] <> BidirPin:BiDirPin_LEDR.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_HEX0.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_HEX1.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_HEX2.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_HEX3.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_HEX4.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_HEX5.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_SW.IOpin[26]
DataBus[27] <> BidirPin:BiDirPin_LEDR.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_HEX0.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_HEX1.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_HEX2.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_HEX3.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_HEX4.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_HEX5.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_SW.IOpin[27]
DataBus[28] <> BidirPin:BiDirPin_LEDR.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_HEX0.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_HEX1.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_HEX2.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_HEX3.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_HEX4.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_HEX5.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_SW.IOpin[28]
DataBus[29] <> BidirPin:BiDirPin_LEDR.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_HEX0.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_HEX1.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_HEX2.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_HEX3.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_HEX4.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_HEX5.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_SW.IOpin[29]
DataBus[30] <> BidirPin:BiDirPin_LEDR.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_HEX0.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_HEX1.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_HEX2.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_HEX3.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_HEX4.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_HEX5.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_SW.IOpin[30]
DataBus[31] <> BidirPin:BiDirPin_LEDR.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_HEX0.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_HEX1.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_HEX2.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_HEX3.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_HEX4.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_HEX5.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_SW.IOpin[31]
MemRead => EN_LEDR_R.IN1
MemRead => EN_HEX0_R.IN1
MemRead => EN_HEX1_R.IN1
MemRead => EN_HEX2_R.IN1
MemRead => EN_HEX3_R.IN1
MemRead => EN_HEX4_R.IN1
MemRead => EN_HEX5_R.IN1
MemRead => EN_SW_R.IN1
MemWrite => EN_LEDR_W.IN1
MemWrite => EN_HEX0_W.IN1
MemWrite => EN_HEX2_W.IN1
MemWrite => EN_HEX4_W.IN1
A0 => EN_HEX1_W.IN1
A0 => EN_HEX3_W.IN1
A0 => EN_HEX5_W.IN1
A0 => EN_HEX1_R.IN1
A0 => EN_HEX3_R.IN1
A0 => EN_HEX5_R.IN1
A0 => EN_HEX0_W.IN1
A0 => EN_HEX2_W.IN1
A0 => EN_HEX4_W.IN1
A0 => EN_HEX0_R.IN1
A0 => EN_HEX2_R.IN1
A0 => EN_HEX4_R.IN1
LEDR_out[0] <= LEDR_reg[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR_out[1] <= LEDR_reg[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR_out[2] <= LEDR_reg[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR_out[3] <= LEDR_reg[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR_out[4] <= LEDR_reg[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR_out[5] <= LEDR_reg[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR_out[6] <= LEDR_reg[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR_out[7] <= LEDR_reg[7].DB_MAX_OUTPUT_PORT_TYPE
HEX0_out[0] <= HEX0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0_out[1] <= HEX0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0_out[2] <= HEX0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0_out[3] <= HEX0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0_out[4] <= HEX0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0_out[5] <= HEX0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0_out[6] <= HEX0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
HEX0_out[7] <= HEX0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
HEX1_out[0] <= HEX1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1_out[1] <= HEX1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1_out[2] <= HEX1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1_out[3] <= HEX1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1_out[4] <= HEX1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1_out[5] <= HEX1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1_out[6] <= HEX1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1_out[7] <= HEX1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
HEX2_out[0] <= HEX2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2_out[1] <= HEX2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2_out[2] <= HEX2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2_out[3] <= HEX2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2_out[4] <= HEX2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
HEX2_out[5] <= HEX2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
HEX2_out[6] <= HEX2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
HEX2_out[7] <= HEX2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
HEX3_out[0] <= HEX3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3_out[1] <= HEX3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3_out[2] <= HEX3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3_out[3] <= HEX3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3_out[4] <= HEX3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3_out[5] <= HEX3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
HEX3_out[6] <= HEX3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
HEX3_out[7] <= HEX3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
HEX4_out[0] <= HEX4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4_out[1] <= HEX4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4_out[2] <= HEX4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4_out[3] <= HEX4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4_out[4] <= HEX4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
HEX4_out[5] <= HEX4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
HEX4_out[6] <= HEX4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
HEX4_out[7] <= HEX4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
HEX5_out[0] <= HEX5_reg[0].DB_MAX_OUTPUT_PORT_TYPE
HEX5_out[1] <= HEX5_reg[1].DB_MAX_OUTPUT_PORT_TYPE
HEX5_out[2] <= HEX5_reg[2].DB_MAX_OUTPUT_PORT_TYPE
HEX5_out[3] <= HEX5_reg[3].DB_MAX_OUTPUT_PORT_TYPE
HEX5_out[4] <= HEX5_reg[4].DB_MAX_OUTPUT_PORT_TYPE
HEX5_out[5] <= HEX5_reg[5].DB_MAX_OUTPUT_PORT_TYPE
HEX5_out[6] <= HEX5_reg[6].DB_MAX_OUTPUT_PORT_TYPE
HEX5_out[7] <= HEX5_reg[7].DB_MAX_OUTPUT_PORT_TYPE
SW_in[0] => BidirPin:BiDirPin_SW.Dout[0]
SW_in[1] => BidirPin:BiDirPin_SW.Dout[1]
SW_in[2] => BidirPin:BiDirPin_SW.Dout[2]
SW_in[3] => BidirPin:BiDirPin_SW.Dout[3]
SW_in[4] => BidirPin:BiDirPin_SW.Dout[4]
SW_in[5] => BidirPin:BiDirPin_SW.Dout[5]
SW_in[6] => BidirPin:BiDirPin_SW.Dout[6]
SW_in[7] => BidirPin:BiDirPin_SW.Dout[7]


|MCU|GPIO:IO|BidirPin:BiDirPin_LEDR
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|GPIO:IO|BidirPin:BiDirPin_HEX0
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|GPIO:IO|BidirPin:BiDirPin_HEX1
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|GPIO:IO|BidirPin:BiDirPin_HEX2
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|GPIO:IO|BidirPin:BiDirPin_HEX3
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|GPIO:IO|BidirPin:BiDirPin_HEX4
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|GPIO:IO|BidirPin:BiDirPin_HEX5
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|GPIO:IO|BidirPin:BiDirPin_SW
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|InterruptController:IC
clock => reset_counter[0].CLK
clock => reset_counter[1].CLK
clock => prev_rstBtn.CLK
clock => TYPE_reg[0].CLK
clock => TYPE_reg[1].CLK
clock => TYPE_reg[2].CLK
clock => TYPE_reg[3].CLK
clock => TYPE_reg[4].CLK
clock => TYPE_reg[5].CLK
clock => TYPE_reg[6].CLK
clock => TYPE_reg[7].CLK
clock => IFG_reg[0].CLK
clock => IFG_reg[1].CLK
clock => IFG_reg[2].CLK
clock => IFG_reg[3].CLK
clock => IFG_reg[4].CLK
clock => IFG_reg[5].CLK
clock => IFG_reg[6].CLK
clock => IFG_reg[7].CLK
clock => IE_reg[0].CLK
clock => IE_reg[1].CLK
clock => IE_reg[2].CLK
clock => IE_reg[3].CLK
clock => IE_reg[4].CLK
clock => IE_reg[5].CLK
clock => IE_reg[6].CLK
clock => IE_reg[7].CLK
address[0] => Mux0.IN134
address[0] => Mux1.IN134
address[0] => Mux2.IN134
address[1] => Mux0.IN133
address[1] => Mux1.IN133
address[1] => Mux2.IN133
address[2] => Mux0.IN132
address[2] => Mux1.IN132
address[2] => Mux2.IN132
address[3] => Mux0.IN131
address[3] => Mux1.IN131
address[3] => Mux2.IN131
address[4] => Mux0.IN130
address[4] => Mux1.IN130
address[4] => Mux2.IN130
address[5] => Mux0.IN129
address[5] => Mux1.IN129
address[5] => Mux2.IN129
address[6] => Mux0.IN128
address[6] => Mux1.IN128
address[6] => Mux2.IN128
DataBus[0] <> BidirPin:BiDirPin_IE.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_IFG.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_TYPE.IOpin[0]
DataBus[1] <> BidirPin:BiDirPin_IE.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_IFG.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_TYPE.IOpin[1]
DataBus[2] <> BidirPin:BiDirPin_IE.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_IFG.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_TYPE.IOpin[2]
DataBus[3] <> BidirPin:BiDirPin_IE.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_IFG.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_TYPE.IOpin[3]
DataBus[4] <> BidirPin:BiDirPin_IE.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_IFG.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_TYPE.IOpin[4]
DataBus[5] <> BidirPin:BiDirPin_IE.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_IFG.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_TYPE.IOpin[5]
DataBus[6] <> BidirPin:BiDirPin_IE.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_IFG.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_TYPE.IOpin[6]
DataBus[7] <> BidirPin:BiDirPin_IE.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_IFG.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_TYPE.IOpin[7]
DataBus[8] <> BidirPin:BiDirPin_IE.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_IFG.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_TYPE.IOpin[8]
DataBus[9] <> BidirPin:BiDirPin_IE.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_IFG.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_TYPE.IOpin[9]
DataBus[10] <> BidirPin:BiDirPin_IE.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_IFG.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_TYPE.IOpin[10]
DataBus[11] <> BidirPin:BiDirPin_IE.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_IFG.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_TYPE.IOpin[11]
DataBus[12] <> BidirPin:BiDirPin_IE.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_IFG.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_TYPE.IOpin[12]
DataBus[13] <> BidirPin:BiDirPin_IE.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_IFG.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_TYPE.IOpin[13]
DataBus[14] <> BidirPin:BiDirPin_IE.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_IFG.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_TYPE.IOpin[14]
DataBus[15] <> BidirPin:BiDirPin_IE.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_IFG.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_TYPE.IOpin[15]
DataBus[16] <> BidirPin:BiDirPin_IE.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_IFG.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_TYPE.IOpin[16]
DataBus[17] <> BidirPin:BiDirPin_IE.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_IFG.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_TYPE.IOpin[17]
DataBus[18] <> BidirPin:BiDirPin_IE.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_IFG.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_TYPE.IOpin[18]
DataBus[19] <> BidirPin:BiDirPin_IE.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_IFG.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_TYPE.IOpin[19]
DataBus[20] <> BidirPin:BiDirPin_IE.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_IFG.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_TYPE.IOpin[20]
DataBus[21] <> BidirPin:BiDirPin_IE.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_IFG.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_TYPE.IOpin[21]
DataBus[22] <> BidirPin:BiDirPin_IE.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_IFG.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_TYPE.IOpin[22]
DataBus[23] <> BidirPin:BiDirPin_IE.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_IFG.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_TYPE.IOpin[23]
DataBus[24] <> BidirPin:BiDirPin_IE.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_IFG.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_TYPE.IOpin[24]
DataBus[25] <> BidirPin:BiDirPin_IE.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_IFG.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_TYPE.IOpin[25]
DataBus[26] <> BidirPin:BiDirPin_IE.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_IFG.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_TYPE.IOpin[26]
DataBus[27] <> BidirPin:BiDirPin_IE.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_IFG.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_TYPE.IOpin[27]
DataBus[28] <> BidirPin:BiDirPin_IE.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_IFG.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_TYPE.IOpin[28]
DataBus[29] <> BidirPin:BiDirPin_IE.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_IFG.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_TYPE.IOpin[29]
DataBus[30] <> BidirPin:BiDirPin_IE.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_IFG.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_TYPE.IOpin[30]
DataBus[31] <> BidirPin:BiDirPin_IE.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_IFG.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_TYPE.IOpin[31]
MemRead => EN_IE_R.IN1
MemRead => EN_IFG_R.IN1
MemRead => EN_TYPE_R.IN1
MemWrite => EN_IE_W.IN1
MemWrite => EN_IFG_W.IN1
irq[0] => irq_rising[0].CLK
irq[1] => irq_rising[1].CLK
irq[2] => irq_rising[2].CLK
irq[3] => irq_rising[3].CLK
irq[4] => irq_rising[4].CLK
irq[5] => irq_rising[5].CLK
irq[6] => irq_rising[6].CLK
rstBtn => prev_rstBtn.DATAIN
rstBtn => process_11.IN1
GIE => INTR.IN1
INTA => EN_TYPE_R.IN1
INTA => irq_clr[0].IN1
INTA => irq_clr[1].IN1
INTA => irq_clr[2].IN1
INTR_out <= INTR.DB_MAX_OUTPUT_PORT_TYPE
reset_out <= reset.DB_MAX_OUTPUT_PORT_TYPE
PC_ENABLE => INTR.IN1


|MCU|InterruptController:IC|BidirPin:BiDirPin_IE
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|InterruptController:IC|BidirPin:BiDirPin_IFG
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|InterruptController:IC|BidirPin:BiDirPin_TYPE
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|unsigned_division:UD
DIVCLK => Divider:Division.clk
DIVCLK => DIVISOR_reg[0].CLK
DIVCLK => DIVISOR_reg[1].CLK
DIVCLK => DIVISOR_reg[2].CLK
DIVCLK => DIVISOR_reg[3].CLK
DIVCLK => DIVISOR_reg[4].CLK
DIVCLK => DIVISOR_reg[5].CLK
DIVCLK => DIVISOR_reg[6].CLK
DIVCLK => DIVISOR_reg[7].CLK
DIVCLK => DIVISOR_reg[8].CLK
DIVCLK => DIVISOR_reg[9].CLK
DIVCLK => DIVISOR_reg[10].CLK
DIVCLK => DIVISOR_reg[11].CLK
DIVCLK => DIVISOR_reg[12].CLK
DIVCLK => DIVISOR_reg[13].CLK
DIVCLK => DIVISOR_reg[14].CLK
DIVCLK => DIVISOR_reg[15].CLK
DIVCLK => DIVISOR_reg[16].CLK
DIVCLK => DIVISOR_reg[17].CLK
DIVCLK => DIVISOR_reg[18].CLK
DIVCLK => DIVISOR_reg[19].CLK
DIVCLK => DIVISOR_reg[20].CLK
DIVCLK => DIVISOR_reg[21].CLK
DIVCLK => DIVISOR_reg[22].CLK
DIVCLK => DIVISOR_reg[23].CLK
DIVCLK => DIVISOR_reg[24].CLK
DIVCLK => DIVISOR_reg[25].CLK
DIVCLK => DIVISOR_reg[26].CLK
DIVCLK => DIVISOR_reg[27].CLK
DIVCLK => DIVISOR_reg[28].CLK
DIVCLK => DIVISOR_reg[29].CLK
DIVCLK => DIVISOR_reg[30].CLK
DIVCLK => DIVISOR_reg[31].CLK
DIVCLK => DIVIDEND_reg[0].CLK
DIVCLK => DIVIDEND_reg[1].CLK
DIVCLK => DIVIDEND_reg[2].CLK
DIVCLK => DIVIDEND_reg[3].CLK
DIVCLK => DIVIDEND_reg[4].CLK
DIVCLK => DIVIDEND_reg[5].CLK
DIVCLK => DIVIDEND_reg[6].CLK
DIVCLK => DIVIDEND_reg[7].CLK
DIVCLK => DIVIDEND_reg[8].CLK
DIVCLK => DIVIDEND_reg[9].CLK
DIVCLK => DIVIDEND_reg[10].CLK
DIVCLK => DIVIDEND_reg[11].CLK
DIVCLK => DIVIDEND_reg[12].CLK
DIVCLK => DIVIDEND_reg[13].CLK
DIVCLK => DIVIDEND_reg[14].CLK
DIVCLK => DIVIDEND_reg[15].CLK
DIVCLK => DIVIDEND_reg[16].CLK
DIVCLK => DIVIDEND_reg[17].CLK
DIVCLK => DIVIDEND_reg[18].CLK
DIVCLK => DIVIDEND_reg[19].CLK
DIVCLK => DIVIDEND_reg[20].CLK
DIVCLK => DIVIDEND_reg[21].CLK
DIVCLK => DIVIDEND_reg[22].CLK
DIVCLK => DIVIDEND_reg[23].CLK
DIVCLK => DIVIDEND_reg[24].CLK
DIVCLK => DIVIDEND_reg[25].CLK
DIVCLK => DIVIDEND_reg[26].CLK
DIVCLK => DIVIDEND_reg[27].CLK
DIVCLK => DIVIDEND_reg[28].CLK
DIVCLK => DIVIDEND_reg[29].CLK
DIVCLK => DIVIDEND_reg[30].CLK
DIVCLK => DIVIDEND_reg[31].CLK
RST => Divider:Division.reset
RST => DIVISOR_reg[0].ACLR
RST => DIVISOR_reg[1].ACLR
RST => DIVISOR_reg[2].ACLR
RST => DIVISOR_reg[3].ACLR
RST => DIVISOR_reg[4].ACLR
RST => DIVISOR_reg[5].ACLR
RST => DIVISOR_reg[6].ACLR
RST => DIVISOR_reg[7].ACLR
RST => DIVISOR_reg[8].ACLR
RST => DIVISOR_reg[9].ACLR
RST => DIVISOR_reg[10].ACLR
RST => DIVISOR_reg[11].ACLR
RST => DIVISOR_reg[12].ACLR
RST => DIVISOR_reg[13].ACLR
RST => DIVISOR_reg[14].ACLR
RST => DIVISOR_reg[15].ACLR
RST => DIVISOR_reg[16].ACLR
RST => DIVISOR_reg[17].ACLR
RST => DIVISOR_reg[18].ACLR
RST => DIVISOR_reg[19].ACLR
RST => DIVISOR_reg[20].ACLR
RST => DIVISOR_reg[21].ACLR
RST => DIVISOR_reg[22].ACLR
RST => DIVISOR_reg[23].ACLR
RST => DIVISOR_reg[24].ACLR
RST => DIVISOR_reg[25].ACLR
RST => DIVISOR_reg[26].ACLR
RST => DIVISOR_reg[27].ACLR
RST => DIVISOR_reg[28].ACLR
RST => DIVISOR_reg[29].ACLR
RST => DIVISOR_reg[30].ACLR
RST => DIVISOR_reg[31].ACLR
RST => DIVIDEND_reg[0].ACLR
RST => DIVIDEND_reg[1].ACLR
RST => DIVIDEND_reg[2].ACLR
RST => DIVIDEND_reg[3].ACLR
RST => DIVIDEND_reg[4].ACLR
RST => DIVIDEND_reg[5].ACLR
RST => DIVIDEND_reg[6].ACLR
RST => DIVIDEND_reg[7].ACLR
RST => DIVIDEND_reg[8].ACLR
RST => DIVIDEND_reg[9].ACLR
RST => DIVIDEND_reg[10].ACLR
RST => DIVIDEND_reg[11].ACLR
RST => DIVIDEND_reg[12].ACLR
RST => DIVIDEND_reg[13].ACLR
RST => DIVIDEND_reg[14].ACLR
RST => DIVIDEND_reg[15].ACLR
RST => DIVIDEND_reg[16].ACLR
RST => DIVIDEND_reg[17].ACLR
RST => DIVIDEND_reg[18].ACLR
RST => DIVIDEND_reg[19].ACLR
RST => DIVIDEND_reg[20].ACLR
RST => DIVIDEND_reg[21].ACLR
RST => DIVIDEND_reg[22].ACLR
RST => DIVIDEND_reg[23].ACLR
RST => DIVIDEND_reg[24].ACLR
RST => DIVIDEND_reg[25].ACLR
RST => DIVIDEND_reg[26].ACLR
RST => DIVIDEND_reg[27].ACLR
RST => DIVIDEND_reg[28].ACLR
RST => DIVIDEND_reg[29].ACLR
RST => DIVIDEND_reg[30].ACLR
RST => DIVIDEND_reg[31].ACLR
EN => Divider:Division.start
address[0] => Mux0.IN134
address[0] => Mux1.IN134
address[0] => Mux2.IN134
address[0] => Mux3.IN134
address[1] => Mux0.IN133
address[1] => Mux1.IN133
address[1] => Mux2.IN133
address[1] => Mux3.IN133
address[2] => Mux0.IN132
address[2] => Mux1.IN132
address[2] => Mux2.IN132
address[2] => Mux3.IN132
address[3] => Mux0.IN131
address[3] => Mux1.IN131
address[3] => Mux2.IN131
address[3] => Mux3.IN131
address[4] => Mux0.IN130
address[4] => Mux1.IN130
address[4] => Mux2.IN130
address[4] => Mux3.IN130
address[5] => Mux0.IN129
address[5] => Mux1.IN129
address[5] => Mux2.IN129
address[5] => Mux3.IN129
address[6] => Mux0.IN128
address[6] => Mux1.IN128
address[6] => Mux2.IN128
address[6] => Mux3.IN128
DataBus[0] <> BidirPin:BiDirPin_DIVIDEND.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_DIVISOR.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_RESIDUE.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_QUOTIENT.IOpin[0]
DataBus[1] <> BidirPin:BiDirPin_DIVIDEND.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_DIVISOR.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_RESIDUE.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_QUOTIENT.IOpin[1]
DataBus[2] <> BidirPin:BiDirPin_DIVIDEND.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_DIVISOR.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_RESIDUE.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_QUOTIENT.IOpin[2]
DataBus[3] <> BidirPin:BiDirPin_DIVIDEND.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_DIVISOR.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_RESIDUE.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_QUOTIENT.IOpin[3]
DataBus[4] <> BidirPin:BiDirPin_DIVIDEND.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_DIVISOR.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_RESIDUE.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_QUOTIENT.IOpin[4]
DataBus[5] <> BidirPin:BiDirPin_DIVIDEND.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_DIVISOR.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_RESIDUE.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_QUOTIENT.IOpin[5]
DataBus[6] <> BidirPin:BiDirPin_DIVIDEND.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_DIVISOR.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_RESIDUE.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_QUOTIENT.IOpin[6]
DataBus[7] <> BidirPin:BiDirPin_DIVIDEND.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_DIVISOR.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_RESIDUE.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_QUOTIENT.IOpin[7]
DataBus[8] <> BidirPin:BiDirPin_DIVIDEND.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_DIVISOR.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_RESIDUE.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_QUOTIENT.IOpin[8]
DataBus[9] <> BidirPin:BiDirPin_DIVIDEND.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_DIVISOR.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_RESIDUE.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_QUOTIENT.IOpin[9]
DataBus[10] <> BidirPin:BiDirPin_DIVIDEND.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_DIVISOR.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_RESIDUE.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_QUOTIENT.IOpin[10]
DataBus[11] <> BidirPin:BiDirPin_DIVIDEND.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_DIVISOR.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_RESIDUE.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_QUOTIENT.IOpin[11]
DataBus[12] <> BidirPin:BiDirPin_DIVIDEND.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_DIVISOR.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_RESIDUE.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_QUOTIENT.IOpin[12]
DataBus[13] <> BidirPin:BiDirPin_DIVIDEND.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_DIVISOR.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_RESIDUE.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_QUOTIENT.IOpin[13]
DataBus[14] <> BidirPin:BiDirPin_DIVIDEND.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_DIVISOR.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_RESIDUE.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_QUOTIENT.IOpin[14]
DataBus[15] <> BidirPin:BiDirPin_DIVIDEND.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_DIVISOR.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_RESIDUE.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_QUOTIENT.IOpin[15]
DataBus[16] <> BidirPin:BiDirPin_DIVIDEND.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_DIVISOR.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_RESIDUE.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_QUOTIENT.IOpin[16]
DataBus[17] <> BidirPin:BiDirPin_DIVIDEND.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_DIVISOR.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_RESIDUE.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_QUOTIENT.IOpin[17]
DataBus[18] <> BidirPin:BiDirPin_DIVIDEND.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_DIVISOR.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_RESIDUE.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_QUOTIENT.IOpin[18]
DataBus[19] <> BidirPin:BiDirPin_DIVIDEND.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_DIVISOR.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_RESIDUE.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_QUOTIENT.IOpin[19]
DataBus[20] <> BidirPin:BiDirPin_DIVIDEND.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_DIVISOR.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_RESIDUE.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_QUOTIENT.IOpin[20]
DataBus[21] <> BidirPin:BiDirPin_DIVIDEND.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_DIVISOR.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_RESIDUE.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_QUOTIENT.IOpin[21]
DataBus[22] <> BidirPin:BiDirPin_DIVIDEND.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_DIVISOR.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_RESIDUE.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_QUOTIENT.IOpin[22]
DataBus[23] <> BidirPin:BiDirPin_DIVIDEND.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_DIVISOR.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_RESIDUE.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_QUOTIENT.IOpin[23]
DataBus[24] <> BidirPin:BiDirPin_DIVIDEND.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_DIVISOR.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_RESIDUE.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_QUOTIENT.IOpin[24]
DataBus[25] <> BidirPin:BiDirPin_DIVIDEND.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_DIVISOR.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_RESIDUE.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_QUOTIENT.IOpin[25]
DataBus[26] <> BidirPin:BiDirPin_DIVIDEND.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_DIVISOR.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_RESIDUE.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_QUOTIENT.IOpin[26]
DataBus[27] <> BidirPin:BiDirPin_DIVIDEND.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_DIVISOR.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_RESIDUE.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_QUOTIENT.IOpin[27]
DataBus[28] <> BidirPin:BiDirPin_DIVIDEND.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_DIVISOR.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_RESIDUE.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_QUOTIENT.IOpin[28]
DataBus[29] <> BidirPin:BiDirPin_DIVIDEND.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_DIVISOR.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_RESIDUE.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_QUOTIENT.IOpin[29]
DataBus[30] <> BidirPin:BiDirPin_DIVIDEND.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_DIVISOR.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_RESIDUE.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_QUOTIENT.IOpin[30]
DataBus[31] <> BidirPin:BiDirPin_DIVIDEND.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_DIVISOR.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_RESIDUE.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_QUOTIENT.IOpin[31]
MemRead => EN_QUOTIENT_R.IN1
MemRead => EN_RESIDUE_R.IN1
MemWrite => EN_DIVIDEND_W.IN1
MemWrite => EN_DIVISOR_W.IN1
DIVIFG <= Divider:Division.done


|MCU|unsigned_division:UD|BidirPin:BiDirPin_DIVIDEND
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|unsigned_division:UD|BidirPin:BiDirPin_DIVISOR
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|unsigned_division:UD|BidirPin:BiDirPin_RESIDUE
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|unsigned_division:UD|BidirPin:BiDirPin_QUOTIENT
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|unsigned_division:UD|Divider:Division
clk => remainder[0]~reg0.CLK
clk => remainder[1]~reg0.CLK
clk => remainder[2]~reg0.CLK
clk => remainder[3]~reg0.CLK
clk => remainder[4]~reg0.CLK
clk => remainder[5]~reg0.CLK
clk => remainder[6]~reg0.CLK
clk => remainder[7]~reg0.CLK
clk => remainder[8]~reg0.CLK
clk => remainder[9]~reg0.CLK
clk => remainder[10]~reg0.CLK
clk => remainder[11]~reg0.CLK
clk => remainder[12]~reg0.CLK
clk => remainder[13]~reg0.CLK
clk => remainder[14]~reg0.CLK
clk => remainder[15]~reg0.CLK
clk => remainder[16]~reg0.CLK
clk => remainder[17]~reg0.CLK
clk => remainder[18]~reg0.CLK
clk => remainder[19]~reg0.CLK
clk => remainder[20]~reg0.CLK
clk => remainder[21]~reg0.CLK
clk => remainder[22]~reg0.CLK
clk => remainder[23]~reg0.CLK
clk => remainder[24]~reg0.CLK
clk => remainder[25]~reg0.CLK
clk => remainder[26]~reg0.CLK
clk => remainder[27]~reg0.CLK
clk => remainder[28]~reg0.CLK
clk => remainder[29]~reg0.CLK
clk => remainder[30]~reg0.CLK
clk => remainder[31]~reg0.CLK
clk => quotient[0]~reg0.CLK
clk => quotient[1]~reg0.CLK
clk => quotient[2]~reg0.CLK
clk => quotient[3]~reg0.CLK
clk => quotient[4]~reg0.CLK
clk => quotient[5]~reg0.CLK
clk => quotient[6]~reg0.CLK
clk => quotient[7]~reg0.CLK
clk => quotient[8]~reg0.CLK
clk => quotient[9]~reg0.CLK
clk => quotient[10]~reg0.CLK
clk => quotient[11]~reg0.CLK
clk => quotient[12]~reg0.CLK
clk => quotient[13]~reg0.CLK
clk => quotient[14]~reg0.CLK
clk => quotient[15]~reg0.CLK
clk => quotient[16]~reg0.CLK
clk => quotient[17]~reg0.CLK
clk => quotient[18]~reg0.CLK
clk => quotient[19]~reg0.CLK
clk => quotient[20]~reg0.CLK
clk => quotient[21]~reg0.CLK
clk => quotient[22]~reg0.CLK
clk => quotient[23]~reg0.CLK
clk => quotient[24]~reg0.CLK
clk => quotient[25]~reg0.CLK
clk => quotient[26]~reg0.CLK
clk => quotient[27]~reg0.CLK
clk => quotient[28]~reg0.CLK
clk => quotient[29]~reg0.CLK
clk => quotient[30]~reg0.CLK
clk => quotient[31]~reg0.CLK
clk => done~reg0.CLK
clk => AQ[0].CLK
clk => AQ[1].CLK
clk => AQ[2].CLK
clk => AQ[3].CLK
clk => AQ[4].CLK
clk => AQ[5].CLK
clk => AQ[6].CLK
clk => AQ[7].CLK
clk => AQ[8].CLK
clk => AQ[9].CLK
clk => AQ[10].CLK
clk => AQ[11].CLK
clk => AQ[12].CLK
clk => AQ[13].CLK
clk => AQ[14].CLK
clk => AQ[15].CLK
clk => AQ[16].CLK
clk => AQ[17].CLK
clk => AQ[18].CLK
clk => AQ[19].CLK
clk => AQ[20].CLK
clk => AQ[21].CLK
clk => AQ[22].CLK
clk => AQ[23].CLK
clk => AQ[24].CLK
clk => AQ[25].CLK
clk => AQ[26].CLK
clk => AQ[27].CLK
clk => AQ[28].CLK
clk => AQ[29].CLK
clk => AQ[30].CLK
clk => AQ[31].CLK
clk => AQ[32].CLK
clk => AQ[33].CLK
clk => AQ[34].CLK
clk => AQ[35].CLK
clk => AQ[36].CLK
clk => AQ[37].CLK
clk => AQ[38].CLK
clk => AQ[39].CLK
clk => AQ[40].CLK
clk => AQ[41].CLK
clk => AQ[42].CLK
clk => AQ[43].CLK
clk => AQ[44].CLK
clk => AQ[45].CLK
clk => AQ[46].CLK
clk => AQ[47].CLK
clk => AQ[48].CLK
clk => AQ[49].CLK
clk => AQ[50].CLK
clk => AQ[51].CLK
clk => AQ[52].CLK
clk => AQ[53].CLK
clk => AQ[54].CLK
clk => AQ[55].CLK
clk => AQ[56].CLK
clk => AQ[57].CLK
clk => AQ[58].CLK
clk => AQ[59].CLK
clk => AQ[60].CLK
clk => AQ[61].CLK
clk => AQ[62].CLK
clk => AQ[63].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => state~5.DATAIN
reset => remainder[0]~reg0.ACLR
reset => remainder[1]~reg0.ACLR
reset => remainder[2]~reg0.ACLR
reset => remainder[3]~reg0.ACLR
reset => remainder[4]~reg0.ACLR
reset => remainder[5]~reg0.ACLR
reset => remainder[6]~reg0.ACLR
reset => remainder[7]~reg0.ACLR
reset => remainder[8]~reg0.ACLR
reset => remainder[9]~reg0.ACLR
reset => remainder[10]~reg0.ACLR
reset => remainder[11]~reg0.ACLR
reset => remainder[12]~reg0.ACLR
reset => remainder[13]~reg0.ACLR
reset => remainder[14]~reg0.ACLR
reset => remainder[15]~reg0.ACLR
reset => remainder[16]~reg0.ACLR
reset => remainder[17]~reg0.ACLR
reset => remainder[18]~reg0.ACLR
reset => remainder[19]~reg0.ACLR
reset => remainder[20]~reg0.ACLR
reset => remainder[21]~reg0.ACLR
reset => remainder[22]~reg0.ACLR
reset => remainder[23]~reg0.ACLR
reset => remainder[24]~reg0.ACLR
reset => remainder[25]~reg0.ACLR
reset => remainder[26]~reg0.ACLR
reset => remainder[27]~reg0.ACLR
reset => remainder[28]~reg0.ACLR
reset => remainder[29]~reg0.ACLR
reset => remainder[30]~reg0.ACLR
reset => remainder[31]~reg0.ACLR
reset => quotient[0]~reg0.ACLR
reset => quotient[1]~reg0.ACLR
reset => quotient[2]~reg0.ACLR
reset => quotient[3]~reg0.ACLR
reset => quotient[4]~reg0.ACLR
reset => quotient[5]~reg0.ACLR
reset => quotient[6]~reg0.ACLR
reset => quotient[7]~reg0.ACLR
reset => quotient[8]~reg0.ACLR
reset => quotient[9]~reg0.ACLR
reset => quotient[10]~reg0.ACLR
reset => quotient[11]~reg0.ACLR
reset => quotient[12]~reg0.ACLR
reset => quotient[13]~reg0.ACLR
reset => quotient[14]~reg0.ACLR
reset => quotient[15]~reg0.ACLR
reset => quotient[16]~reg0.ACLR
reset => quotient[17]~reg0.ACLR
reset => quotient[18]~reg0.ACLR
reset => quotient[19]~reg0.ACLR
reset => quotient[20]~reg0.ACLR
reset => quotient[21]~reg0.ACLR
reset => quotient[22]~reg0.ACLR
reset => quotient[23]~reg0.ACLR
reset => quotient[24]~reg0.ACLR
reset => quotient[25]~reg0.ACLR
reset => quotient[26]~reg0.ACLR
reset => quotient[27]~reg0.ACLR
reset => quotient[28]~reg0.ACLR
reset => quotient[29]~reg0.ACLR
reset => quotient[30]~reg0.ACLR
reset => quotient[31]~reg0.ACLR
reset => done~reg0.ACLR
reset => AQ[0].ACLR
reset => AQ[1].ACLR
reset => AQ[2].ACLR
reset => AQ[3].ACLR
reset => AQ[4].ACLR
reset => AQ[5].ACLR
reset => AQ[6].ACLR
reset => AQ[7].ACLR
reset => AQ[8].ACLR
reset => AQ[9].ACLR
reset => AQ[10].ACLR
reset => AQ[11].ACLR
reset => AQ[12].ACLR
reset => AQ[13].ACLR
reset => AQ[14].ACLR
reset => AQ[15].ACLR
reset => AQ[16].ACLR
reset => AQ[17].ACLR
reset => AQ[18].ACLR
reset => AQ[19].ACLR
reset => AQ[20].ACLR
reset => AQ[21].ACLR
reset => AQ[22].ACLR
reset => AQ[23].ACLR
reset => AQ[24].ACLR
reset => AQ[25].ACLR
reset => AQ[26].ACLR
reset => AQ[27].ACLR
reset => AQ[28].ACLR
reset => AQ[29].ACLR
reset => AQ[30].ACLR
reset => AQ[31].ACLR
reset => AQ[32].ACLR
reset => AQ[33].ACLR
reset => AQ[34].ACLR
reset => AQ[35].ACLR
reset => AQ[36].ACLR
reset => AQ[37].ACLR
reset => AQ[38].ACLR
reset => AQ[39].ACLR
reset => AQ[40].ACLR
reset => AQ[41].ACLR
reset => AQ[42].ACLR
reset => AQ[43].ACLR
reset => AQ[44].ACLR
reset => AQ[45].ACLR
reset => AQ[46].ACLR
reset => AQ[47].ACLR
reset => AQ[48].ACLR
reset => AQ[49].ACLR
reset => AQ[50].ACLR
reset => AQ[51].ACLR
reset => AQ[52].ACLR
reset => AQ[53].ACLR
reset => AQ[54].ACLR
reset => AQ[55].ACLR
reset => AQ[56].ACLR
reset => AQ[57].ACLR
reset => AQ[58].ACLR
reset => AQ[59].ACLR
reset => AQ[60].ACLR
reset => AQ[61].ACLR
reset => AQ[62].ACLR
reset => AQ[63].ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => state~7.DATAIN
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => AQ.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => done.OUTPUTSELECT
dividend[0] => AQ.DATAB
dividend[1] => AQ.DATAB
dividend[2] => AQ.DATAB
dividend[3] => AQ.DATAB
dividend[4] => AQ.DATAB
dividend[5] => AQ.DATAB
dividend[6] => AQ.DATAB
dividend[7] => AQ.DATAB
dividend[8] => AQ.DATAB
dividend[9] => AQ.DATAB
dividend[10] => AQ.DATAB
dividend[11] => AQ.DATAB
dividend[12] => AQ.DATAB
dividend[13] => AQ.DATAB
dividend[14] => AQ.DATAB
dividend[15] => AQ.DATAB
dividend[16] => AQ.DATAB
dividend[17] => AQ.DATAB
dividend[18] => AQ.DATAB
dividend[19] => AQ.DATAB
dividend[20] => AQ.DATAB
dividend[21] => AQ.DATAB
dividend[22] => AQ.DATAB
dividend[23] => AQ.DATAB
dividend[24] => AQ.DATAB
dividend[25] => AQ.DATAB
dividend[26] => AQ.DATAB
dividend[27] => AQ.DATAB
dividend[28] => AQ.DATAB
dividend[29] => AQ.DATAB
dividend[30] => AQ.DATAB
dividend[31] => AQ.DATAB
divisor[0] => Add0.IN32
divisor[1] => Add0.IN31
divisor[2] => Add0.IN30
divisor[3] => Add0.IN29
divisor[4] => Add0.IN28
divisor[5] => Add0.IN27
divisor[6] => Add0.IN26
divisor[7] => Add0.IN25
divisor[8] => Add0.IN24
divisor[9] => Add0.IN23
divisor[10] => Add0.IN22
divisor[11] => Add0.IN21
divisor[12] => Add0.IN20
divisor[13] => Add0.IN19
divisor[14] => Add0.IN18
divisor[15] => Add0.IN17
divisor[16] => Add0.IN16
divisor[17] => Add0.IN15
divisor[18] => Add0.IN14
divisor[19] => Add0.IN13
divisor[20] => Add0.IN12
divisor[21] => Add0.IN11
divisor[22] => Add0.IN10
divisor[23] => Add0.IN9
divisor[24] => Add0.IN8
divisor[25] => Add0.IN7
divisor[26] => Add0.IN6
divisor[27] => Add0.IN5
divisor[28] => Add0.IN4
divisor[29] => Add0.IN3
divisor[30] => Add0.IN2
divisor[31] => Add0.IN1
quotient[0] <= quotient[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= remainder[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= remainder[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= remainder[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= remainder[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= remainder[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= remainder[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= remainder[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= remainder[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= remainder[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= remainder[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= remainder[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= remainder[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= remainder[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= remainder[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= remainder[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= remainder[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= remainder[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= remainder[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= remainder[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= remainder[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= remainder[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= remainder[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= remainder[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= remainder[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= remainder[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= remainder[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= remainder[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= remainder[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= remainder[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= remainder[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= remainder[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= remainder[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MCU|BasicTimer:BT
clock => SelCLK.DATAA
clock => SelCLK.DATAB
clock => BTCCR1_reg[0].CLK
clock => BTCCR1_reg[1].CLK
clock => BTCCR1_reg[2].CLK
clock => BTCCR1_reg[3].CLK
clock => BTCCR1_reg[4].CLK
clock => BTCCR1_reg[5].CLK
clock => BTCCR1_reg[6].CLK
clock => BTCCR1_reg[7].CLK
clock => BTCCR1_reg[8].CLK
clock => BTCCR1_reg[9].CLK
clock => BTCCR1_reg[10].CLK
clock => BTCCR1_reg[11].CLK
clock => BTCCR1_reg[12].CLK
clock => BTCCR1_reg[13].CLK
clock => BTCCR1_reg[14].CLK
clock => BTCCR1_reg[15].CLK
clock => BTCCR1_reg[16].CLK
clock => BTCCR1_reg[17].CLK
clock => BTCCR1_reg[18].CLK
clock => BTCCR1_reg[19].CLK
clock => BTCCR1_reg[20].CLK
clock => BTCCR1_reg[21].CLK
clock => BTCCR1_reg[22].CLK
clock => BTCCR1_reg[23].CLK
clock => BTCCR1_reg[24].CLK
clock => BTCCR1_reg[25].CLK
clock => BTCCR1_reg[26].CLK
clock => BTCCR1_reg[27].CLK
clock => BTCCR1_reg[28].CLK
clock => BTCCR1_reg[29].CLK
clock => BTCCR1_reg[30].CLK
clock => BTCCR1_reg[31].CLK
clock => BTCCR0_reg[0].CLK
clock => BTCCR0_reg[1].CLK
clock => BTCCR0_reg[2].CLK
clock => BTCCR0_reg[3].CLK
clock => BTCCR0_reg[4].CLK
clock => BTCCR0_reg[5].CLK
clock => BTCCR0_reg[6].CLK
clock => BTCCR0_reg[7].CLK
clock => BTCCR0_reg[8].CLK
clock => BTCCR0_reg[9].CLK
clock => BTCCR0_reg[10].CLK
clock => BTCCR0_reg[11].CLK
clock => BTCCR0_reg[12].CLK
clock => BTCCR0_reg[13].CLK
clock => BTCCR0_reg[14].CLK
clock => BTCCR0_reg[15].CLK
clock => BTCCR0_reg[16].CLK
clock => BTCCR0_reg[17].CLK
clock => BTCCR0_reg[18].CLK
clock => BTCCR0_reg[19].CLK
clock => BTCCR0_reg[20].CLK
clock => BTCCR0_reg[21].CLK
clock => BTCCR0_reg[22].CLK
clock => BTCCR0_reg[23].CLK
clock => BTCCR0_reg[24].CLK
clock => BTCCR0_reg[25].CLK
clock => BTCCR0_reg[26].CLK
clock => BTCCR0_reg[27].CLK
clock => BTCCR0_reg[28].CLK
clock => BTCCR0_reg[29].CLK
clock => BTCCR0_reg[30].CLK
clock => BTCCR0_reg[31].CLK
clock => BTCTL_reg[0].CLK
clock => BTCTL_reg[1].CLK
clock => BTCTL_reg[2].CLK
clock => BTCTL_reg[3].CLK
clock => BTCTL_reg[4].CLK
clock => BTCTL_reg[5].CLK
clock => BTCTL_reg[6].CLK
clock => BTCTL_reg[7].CLK
clock => MCLK2.CLK
reset => PWM_reg.ACLR
reset => BTCCR1_reg[0].ACLR
reset => BTCCR1_reg[1].ACLR
reset => BTCCR1_reg[2].ACLR
reset => BTCCR1_reg[3].ACLR
reset => BTCCR1_reg[4].ACLR
reset => BTCCR1_reg[5].ACLR
reset => BTCCR1_reg[6].ACLR
reset => BTCCR1_reg[7].ACLR
reset => BTCCR1_reg[8].ACLR
reset => BTCCR1_reg[9].ACLR
reset => BTCCR1_reg[10].ACLR
reset => BTCCR1_reg[11].ACLR
reset => BTCCR1_reg[12].ACLR
reset => BTCCR1_reg[13].ACLR
reset => BTCCR1_reg[14].ACLR
reset => BTCCR1_reg[15].ACLR
reset => BTCCR1_reg[16].ACLR
reset => BTCCR1_reg[17].ACLR
reset => BTCCR1_reg[18].ACLR
reset => BTCCR1_reg[19].ACLR
reset => BTCCR1_reg[20].ACLR
reset => BTCCR1_reg[21].ACLR
reset => BTCCR1_reg[22].ACLR
reset => BTCCR1_reg[23].ACLR
reset => BTCCR1_reg[24].ACLR
reset => BTCCR1_reg[25].ACLR
reset => BTCCR1_reg[26].ACLR
reset => BTCCR1_reg[27].ACLR
reset => BTCCR1_reg[28].ACLR
reset => BTCCR1_reg[29].ACLR
reset => BTCCR1_reg[30].ACLR
reset => BTCCR1_reg[31].ACLR
reset => BTCCR0_reg[0].ACLR
reset => BTCCR0_reg[1].ACLR
reset => BTCCR0_reg[2].ACLR
reset => BTCCR0_reg[3].ACLR
reset => BTCCR0_reg[4].ACLR
reset => BTCCR0_reg[5].ACLR
reset => BTCCR0_reg[6].ACLR
reset => BTCCR0_reg[7].ACLR
reset => BTCCR0_reg[8].ACLR
reset => BTCCR0_reg[9].ACLR
reset => BTCCR0_reg[10].ACLR
reset => BTCCR0_reg[11].ACLR
reset => BTCCR0_reg[12].ACLR
reset => BTCCR0_reg[13].ACLR
reset => BTCCR0_reg[14].ACLR
reset => BTCCR0_reg[15].ACLR
reset => BTCCR0_reg[16].ACLR
reset => BTCCR0_reg[17].ACLR
reset => BTCCR0_reg[18].ACLR
reset => BTCCR0_reg[19].ACLR
reset => BTCCR0_reg[20].ACLR
reset => BTCCR0_reg[21].ACLR
reset => BTCCR0_reg[22].ACLR
reset => BTCCR0_reg[23].ACLR
reset => BTCCR0_reg[24].ACLR
reset => BTCCR0_reg[25].ACLR
reset => BTCCR0_reg[26].ACLR
reset => BTCCR0_reg[27].ACLR
reset => BTCCR0_reg[28].ACLR
reset => BTCCR0_reg[29].ACLR
reset => BTCCR0_reg[30].ACLR
reset => BTCCR0_reg[31].ACLR
reset => BTCTL_reg[0].ACLR
reset => BTCTL_reg[1].ACLR
reset => BTCTL_reg[2].ACLR
reset => BTCTL_reg[3].ACLR
reset => BTCTL_reg[4].ACLR
reset => BTCTL_reg[5].PRESET
reset => BTCTL_reg[6].ACLR
reset => BTCTL_reg[7].ACLR
reset => BTCNT_reg[0].ACLR
reset => BTCNT_reg[1].ACLR
reset => BTCNT_reg[2].ACLR
reset => BTCNT_reg[3].ACLR
reset => BTCNT_reg[4].ACLR
reset => BTCNT_reg[5].ACLR
reset => BTCNT_reg[6].ACLR
reset => BTCNT_reg[7].ACLR
reset => BTCNT_reg[8].ACLR
reset => BTCNT_reg[9].ACLR
reset => BTCNT_reg[10].ACLR
reset => BTCNT_reg[11].ACLR
reset => BTCNT_reg[12].ACLR
reset => BTCNT_reg[13].ACLR
reset => BTCNT_reg[14].ACLR
reset => BTCNT_reg[15].ACLR
reset => BTCNT_reg[16].ACLR
reset => BTCNT_reg[17].ACLR
reset => BTCNT_reg[18].ACLR
reset => BTCNT_reg[19].ACLR
reset => BTCNT_reg[20].ACLR
reset => BTCNT_reg[21].ACLR
reset => BTCNT_reg[22].ACLR
reset => BTCNT_reg[23].ACLR
reset => BTCNT_reg[24].ACLR
reset => BTCNT_reg[25].ACLR
reset => BTCNT_reg[26].ACLR
reset => BTCNT_reg[27].ACLR
reset => BTCNT_reg[28].ACLR
reset => BTCNT_reg[29].ACLR
reset => BTCNT_reg[30].ACLR
reset => BTCNT_reg[31].ACLR
reset => MCLK8.ACLR
reset => MCLK4.ACLR
reset => MCLK2.ACLR
address[0] => Mux0.IN36
address[0] => Mux1.IN36
address[0] => Mux2.IN36
address[0] => Mux3.IN36
address[1] => Mux0.IN35
address[1] => Mux1.IN35
address[1] => Mux2.IN35
address[1] => Mux3.IN35
address[2] => Mux0.IN34
address[2] => Mux1.IN34
address[2] => Mux2.IN34
address[2] => Mux3.IN34
address[3] => Mux0.IN33
address[3] => Mux1.IN33
address[3] => Mux2.IN33
address[3] => Mux3.IN33
address[4] => Mux0.IN32
address[4] => Mux1.IN32
address[4] => Mux2.IN32
address[4] => Mux3.IN32
DataBus[0] <> BidirPin:BiDirPin_CTL.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_CNT.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_BTCCR0.IOpin[0]
DataBus[0] <> BidirPin:BiDirPin_BTCCR1.IOpin[0]
DataBus[1] <> BidirPin:BiDirPin_CTL.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_CNT.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_BTCCR0.IOpin[1]
DataBus[1] <> BidirPin:BiDirPin_BTCCR1.IOpin[1]
DataBus[2] <> BidirPin:BiDirPin_CTL.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_CNT.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_BTCCR0.IOpin[2]
DataBus[2] <> BidirPin:BiDirPin_BTCCR1.IOpin[2]
DataBus[3] <> BidirPin:BiDirPin_CTL.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_CNT.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_BTCCR0.IOpin[3]
DataBus[3] <> BidirPin:BiDirPin_BTCCR1.IOpin[3]
DataBus[4] <> BidirPin:BiDirPin_CTL.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_CNT.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_BTCCR0.IOpin[4]
DataBus[4] <> BidirPin:BiDirPin_BTCCR1.IOpin[4]
DataBus[5] <> BidirPin:BiDirPin_CTL.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_CNT.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_BTCCR0.IOpin[5]
DataBus[5] <> BidirPin:BiDirPin_BTCCR1.IOpin[5]
DataBus[6] <> BidirPin:BiDirPin_CTL.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_CNT.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_BTCCR0.IOpin[6]
DataBus[6] <> BidirPin:BiDirPin_BTCCR1.IOpin[6]
DataBus[7] <> BidirPin:BiDirPin_CTL.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_CNT.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_BTCCR0.IOpin[7]
DataBus[7] <> BidirPin:BiDirPin_BTCCR1.IOpin[7]
DataBus[8] <> BidirPin:BiDirPin_CTL.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_CNT.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_BTCCR0.IOpin[8]
DataBus[8] <> BidirPin:BiDirPin_BTCCR1.IOpin[8]
DataBus[9] <> BidirPin:BiDirPin_CTL.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_CNT.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_BTCCR0.IOpin[9]
DataBus[9] <> BidirPin:BiDirPin_BTCCR1.IOpin[9]
DataBus[10] <> BidirPin:BiDirPin_CTL.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_CNT.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_BTCCR0.IOpin[10]
DataBus[10] <> BidirPin:BiDirPin_BTCCR1.IOpin[10]
DataBus[11] <> BidirPin:BiDirPin_CTL.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_CNT.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_BTCCR0.IOpin[11]
DataBus[11] <> BidirPin:BiDirPin_BTCCR1.IOpin[11]
DataBus[12] <> BidirPin:BiDirPin_CTL.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_CNT.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_BTCCR0.IOpin[12]
DataBus[12] <> BidirPin:BiDirPin_BTCCR1.IOpin[12]
DataBus[13] <> BidirPin:BiDirPin_CTL.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_CNT.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_BTCCR0.IOpin[13]
DataBus[13] <> BidirPin:BiDirPin_BTCCR1.IOpin[13]
DataBus[14] <> BidirPin:BiDirPin_CTL.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_CNT.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_BTCCR0.IOpin[14]
DataBus[14] <> BidirPin:BiDirPin_BTCCR1.IOpin[14]
DataBus[15] <> BidirPin:BiDirPin_CTL.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_CNT.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_BTCCR0.IOpin[15]
DataBus[15] <> BidirPin:BiDirPin_BTCCR1.IOpin[15]
DataBus[16] <> BidirPin:BiDirPin_CTL.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_CNT.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_BTCCR0.IOpin[16]
DataBus[16] <> BidirPin:BiDirPin_BTCCR1.IOpin[16]
DataBus[17] <> BidirPin:BiDirPin_CTL.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_CNT.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_BTCCR0.IOpin[17]
DataBus[17] <> BidirPin:BiDirPin_BTCCR1.IOpin[17]
DataBus[18] <> BidirPin:BiDirPin_CTL.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_CNT.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_BTCCR0.IOpin[18]
DataBus[18] <> BidirPin:BiDirPin_BTCCR1.IOpin[18]
DataBus[19] <> BidirPin:BiDirPin_CTL.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_CNT.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_BTCCR0.IOpin[19]
DataBus[19] <> BidirPin:BiDirPin_BTCCR1.IOpin[19]
DataBus[20] <> BidirPin:BiDirPin_CTL.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_CNT.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_BTCCR0.IOpin[20]
DataBus[20] <> BidirPin:BiDirPin_BTCCR1.IOpin[20]
DataBus[21] <> BidirPin:BiDirPin_CTL.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_CNT.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_BTCCR0.IOpin[21]
DataBus[21] <> BidirPin:BiDirPin_BTCCR1.IOpin[21]
DataBus[22] <> BidirPin:BiDirPin_CTL.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_CNT.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_BTCCR0.IOpin[22]
DataBus[22] <> BidirPin:BiDirPin_BTCCR1.IOpin[22]
DataBus[23] <> BidirPin:BiDirPin_CTL.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_CNT.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_BTCCR0.IOpin[23]
DataBus[23] <> BidirPin:BiDirPin_BTCCR1.IOpin[23]
DataBus[24] <> BidirPin:BiDirPin_CTL.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_CNT.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_BTCCR0.IOpin[24]
DataBus[24] <> BidirPin:BiDirPin_BTCCR1.IOpin[24]
DataBus[25] <> BidirPin:BiDirPin_CTL.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_CNT.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_BTCCR0.IOpin[25]
DataBus[25] <> BidirPin:BiDirPin_BTCCR1.IOpin[25]
DataBus[26] <> BidirPin:BiDirPin_CTL.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_CNT.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_BTCCR0.IOpin[26]
DataBus[26] <> BidirPin:BiDirPin_BTCCR1.IOpin[26]
DataBus[27] <> BidirPin:BiDirPin_CTL.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_CNT.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_BTCCR0.IOpin[27]
DataBus[27] <> BidirPin:BiDirPin_BTCCR1.IOpin[27]
DataBus[28] <> BidirPin:BiDirPin_CTL.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_CNT.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_BTCCR0.IOpin[28]
DataBus[28] <> BidirPin:BiDirPin_BTCCR1.IOpin[28]
DataBus[29] <> BidirPin:BiDirPin_CTL.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_CNT.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_BTCCR0.IOpin[29]
DataBus[29] <> BidirPin:BiDirPin_BTCCR1.IOpin[29]
DataBus[30] <> BidirPin:BiDirPin_CTL.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_CNT.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_BTCCR0.IOpin[30]
DataBus[30] <> BidirPin:BiDirPin_BTCCR1.IOpin[30]
DataBus[31] <> BidirPin:BiDirPin_CTL.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_CNT.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_BTCCR0.IOpin[31]
DataBus[31] <> BidirPin:BiDirPin_BTCCR1.IOpin[31]
MemRead => EN_BTCTL_R.IN1
MemRead => EN_BTCNT_R.IN1
MemRead => EN_BTCCR0_R.IN1
MemRead => EN_BTCCR1_R.IN1
MemWrite => EN_BTCTL_W.IN1
MemWrite => EN_BTCNT_W.IN1
MemWrite => EN_BTCCR0_W.IN1
MemWrite => EN_BTCCR1_W.IN1
Set_BTIFG <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
PWM_out <= PWM_reg.DB_MAX_OUTPUT_PORT_TYPE


|MCU|BasicTimer:BT|BidirPin:BiDirPin_CTL
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|BasicTimer:BT|BidirPin:BiDirPin_CNT
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|BasicTimer:BT|BidirPin:BiDirPin_BTCCR0
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|BasicTimer:BT|BidirPin:BiDirPin_BTCCR1
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU|hexDecoder:HD0
bin[0] => Mux0.IN19
bin[0] => Mux1.IN19
bin[0] => Mux2.IN19
bin[0] => Mux3.IN19
bin[0] => Mux4.IN19
bin[0] => Mux5.IN19
bin[0] => Mux6.IN19
bin[1] => Mux0.IN18
bin[1] => Mux1.IN18
bin[1] => Mux2.IN18
bin[1] => Mux3.IN18
bin[1] => Mux4.IN18
bin[1] => Mux5.IN18
bin[1] => Mux6.IN18
bin[2] => Mux0.IN17
bin[2] => Mux1.IN17
bin[2] => Mux2.IN17
bin[2] => Mux3.IN17
bin[2] => Mux4.IN17
bin[2] => Mux5.IN17
bin[2] => Mux6.IN17
bin[3] => Mux0.IN16
bin[3] => Mux1.IN16
bin[3] => Mux2.IN16
bin[3] => Mux3.IN16
bin[3] => Mux4.IN16
bin[3] => Mux5.IN16
bin[3] => Mux6.IN16
hex[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU|hexDecoder:HD1
bin[0] => Mux0.IN19
bin[0] => Mux1.IN19
bin[0] => Mux2.IN19
bin[0] => Mux3.IN19
bin[0] => Mux4.IN19
bin[0] => Mux5.IN19
bin[0] => Mux6.IN19
bin[1] => Mux0.IN18
bin[1] => Mux1.IN18
bin[1] => Mux2.IN18
bin[1] => Mux3.IN18
bin[1] => Mux4.IN18
bin[1] => Mux5.IN18
bin[1] => Mux6.IN18
bin[2] => Mux0.IN17
bin[2] => Mux1.IN17
bin[2] => Mux2.IN17
bin[2] => Mux3.IN17
bin[2] => Mux4.IN17
bin[2] => Mux5.IN17
bin[2] => Mux6.IN17
bin[3] => Mux0.IN16
bin[3] => Mux1.IN16
bin[3] => Mux2.IN16
bin[3] => Mux3.IN16
bin[3] => Mux4.IN16
bin[3] => Mux5.IN16
bin[3] => Mux6.IN16
hex[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU|hexDecoder:HD2
bin[0] => Mux0.IN19
bin[0] => Mux1.IN19
bin[0] => Mux2.IN19
bin[0] => Mux3.IN19
bin[0] => Mux4.IN19
bin[0] => Mux5.IN19
bin[0] => Mux6.IN19
bin[1] => Mux0.IN18
bin[1] => Mux1.IN18
bin[1] => Mux2.IN18
bin[1] => Mux3.IN18
bin[1] => Mux4.IN18
bin[1] => Mux5.IN18
bin[1] => Mux6.IN18
bin[2] => Mux0.IN17
bin[2] => Mux1.IN17
bin[2] => Mux2.IN17
bin[2] => Mux3.IN17
bin[2] => Mux4.IN17
bin[2] => Mux5.IN17
bin[2] => Mux6.IN17
bin[3] => Mux0.IN16
bin[3] => Mux1.IN16
bin[3] => Mux2.IN16
bin[3] => Mux3.IN16
bin[3] => Mux4.IN16
bin[3] => Mux5.IN16
bin[3] => Mux6.IN16
hex[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU|hexDecoder:HD3
bin[0] => Mux0.IN19
bin[0] => Mux1.IN19
bin[0] => Mux2.IN19
bin[0] => Mux3.IN19
bin[0] => Mux4.IN19
bin[0] => Mux5.IN19
bin[0] => Mux6.IN19
bin[1] => Mux0.IN18
bin[1] => Mux1.IN18
bin[1] => Mux2.IN18
bin[1] => Mux3.IN18
bin[1] => Mux4.IN18
bin[1] => Mux5.IN18
bin[1] => Mux6.IN18
bin[2] => Mux0.IN17
bin[2] => Mux1.IN17
bin[2] => Mux2.IN17
bin[2] => Mux3.IN17
bin[2] => Mux4.IN17
bin[2] => Mux5.IN17
bin[2] => Mux6.IN17
bin[3] => Mux0.IN16
bin[3] => Mux1.IN16
bin[3] => Mux2.IN16
bin[3] => Mux3.IN16
bin[3] => Mux4.IN16
bin[3] => Mux5.IN16
bin[3] => Mux6.IN16
hex[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU|hexDecoder:HD4
bin[0] => Mux0.IN19
bin[0] => Mux1.IN19
bin[0] => Mux2.IN19
bin[0] => Mux3.IN19
bin[0] => Mux4.IN19
bin[0] => Mux5.IN19
bin[0] => Mux6.IN19
bin[1] => Mux0.IN18
bin[1] => Mux1.IN18
bin[1] => Mux2.IN18
bin[1] => Mux3.IN18
bin[1] => Mux4.IN18
bin[1] => Mux5.IN18
bin[1] => Mux6.IN18
bin[2] => Mux0.IN17
bin[2] => Mux1.IN17
bin[2] => Mux2.IN17
bin[2] => Mux3.IN17
bin[2] => Mux4.IN17
bin[2] => Mux5.IN17
bin[2] => Mux6.IN17
bin[3] => Mux0.IN16
bin[3] => Mux1.IN16
bin[3] => Mux2.IN16
bin[3] => Mux3.IN16
bin[3] => Mux4.IN16
bin[3] => Mux5.IN16
bin[3] => Mux6.IN16
hex[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU|hexDecoder:HD5
bin[0] => Mux0.IN19
bin[0] => Mux1.IN19
bin[0] => Mux2.IN19
bin[0] => Mux3.IN19
bin[0] => Mux4.IN19
bin[0] => Mux5.IN19
bin[0] => Mux6.IN19
bin[1] => Mux0.IN18
bin[1] => Mux1.IN18
bin[1] => Mux2.IN18
bin[1] => Mux3.IN18
bin[1] => Mux4.IN18
bin[1] => Mux5.IN18
bin[1] => Mux6.IN18
bin[2] => Mux0.IN17
bin[2] => Mux1.IN17
bin[2] => Mux2.IN17
bin[2] => Mux3.IN17
bin[2] => Mux4.IN17
bin[2] => Mux5.IN17
bin[2] => Mux6.IN17
bin[3] => Mux0.IN16
bin[3] => Mux1.IN16
bin[3] => Mux2.IN16
bin[3] => Mux3.IN16
bin[3] => Mux4.IN16
bin[3] => Mux5.IN16
bin[3] => Mux6.IN16
hex[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


