<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-a3 › mach › hwregs › iop › asm › iop_sw_mpu_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../../index.html"></a><h1>iop_sw_mpu_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_sw_mpu_defs_asm_h</span>
<span class="cp">#define __iop_sw_mpu_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           iop_sw_mpu.r</span>
<span class="cm"> * </span>
<span class="cm"> *   by ../../../tools/rdesc/bin/rdes2c -asm -outfile iop_sw_mpu_defs_asm.h iop_sw_mpu.r</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_sw_cfg_owner, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_sw_cfg_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_sw_cfg_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_sw_cfg_owner_offset 0</span>

<span class="cm">/* Register r_spu_trace, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_spu_trace_offset 4</span>

<span class="cm">/* Register r_spu_fsm_trace, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_spu_fsm_trace_offset 8</span>

<span class="cm">/* Register rw_mc_ctrl, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_ctrl___keep_owner___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_ctrl___keep_owner___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_ctrl___keep_owner___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_ctrl___cmd___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_ctrl___cmd___width 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_ctrl___size___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_ctrl___size___width 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_ctrl___wr_spu_mem___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_ctrl___wr_spu_mem___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_ctrl___wr_spu_mem___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_ctrl_offset 12</span>

<span class="cm">/* Register rw_mc_data, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_data___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_data___val___width 32</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_data_offset 16</span>

<span class="cm">/* Register rw_mc_addr, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_mc_addr_offset 20</span>

<span class="cm">/* Register rs_mc_data, scope iop_sw_mpu, type rs */</span>
<span class="cp">#define reg_iop_sw_mpu_rs_mc_data_offset 24</span>

<span class="cm">/* Register r_mc_data, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_data_offset 28</span>

<span class="cm">/* Register r_mc_stat, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___busy_cpu___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___busy_cpu___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___busy_cpu___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___busy_mpu___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___busy_mpu___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___busy_mpu___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___busy_spu___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___busy_spu___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___busy_spu___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___owned_by_cpu___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___owned_by_cpu___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___owned_by_cpu___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___owned_by_mpu___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___owned_by_mpu___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___owned_by_mpu___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___owned_by_spu___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___owned_by_spu___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat___owned_by_spu___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_mc_stat_offset 32</span>

<span class="cm">/* Register rw_bus_clr_mask, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_clr_mask___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_clr_mask___byte0___width 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_clr_mask___byte1___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_clr_mask___byte1___width 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_clr_mask___byte2___lsb 16</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_clr_mask___byte2___width 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_clr_mask___byte3___lsb 24</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_clr_mask___byte3___width 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_clr_mask_offset 36</span>

<span class="cm">/* Register rw_bus_set_mask, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_set_mask___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_set_mask___byte0___width 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_set_mask___byte1___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_set_mask___byte1___width 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_set_mask___byte2___lsb 16</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_set_mask___byte2___width 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_set_mask___byte3___lsb 24</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_set_mask___byte3___width 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_set_mask_offset 40</span>

<span class="cm">/* Register rw_bus_oe_clr_mask, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte0___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte1___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte1___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte2___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte2___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte3___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_clr_mask___byte3___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_clr_mask_offset 44</span>

<span class="cm">/* Register rw_bus_oe_set_mask, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte0___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte1___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte1___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte2___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte2___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte3___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_set_mask___byte3___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_bus_oe_set_mask_offset 48</span>

<span class="cm">/* Register r_bus_in, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_bus_in_offset 52</span>

<span class="cm">/* Register rw_gio_clr_mask, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_gio_clr_mask___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_gio_clr_mask___val___width 32</span>
<span class="cp">#define reg_iop_sw_mpu_rw_gio_clr_mask_offset 56</span>

<span class="cm">/* Register rw_gio_set_mask, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_gio_set_mask___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_gio_set_mask___val___width 32</span>
<span class="cp">#define reg_iop_sw_mpu_rw_gio_set_mask_offset 60</span>

<span class="cm">/* Register rw_gio_oe_clr_mask, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_gio_oe_clr_mask___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_gio_oe_clr_mask___val___width 32</span>
<span class="cp">#define reg_iop_sw_mpu_rw_gio_oe_clr_mask_offset 64</span>

<span class="cm">/* Register rw_gio_oe_set_mask, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_gio_oe_set_mask___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_gio_oe_set_mask___val___width 32</span>
<span class="cp">#define reg_iop_sw_mpu_rw_gio_oe_set_mask_offset 68</span>

<span class="cm">/* Register r_gio_in, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_gio_in_offset 72</span>

<span class="cm">/* Register rw_cpu_intr, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr0___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr0___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr1___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr1___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr2___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr2___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr3___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr3___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr4___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr4___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr4___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr5___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr5___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr5___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr6___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr6___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr6___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr7___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr7___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr7___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr8___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr8___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr8___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr9___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr9___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr9___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr10___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr10___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr10___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr11___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr11___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr11___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr12___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr12___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr12___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr13___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr13___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr13___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr14___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr14___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr14___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr15___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr15___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr15___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr16___lsb 16</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr16___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr16___bit 16</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr17___lsb 17</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr17___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr17___bit 17</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr18___lsb 18</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr18___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr18___bit 18</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr19___lsb 19</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr19___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr19___bit 19</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr20___lsb 20</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr20___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr20___bit 20</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr21___lsb 21</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr21___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr21___bit 21</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr22___lsb 22</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr22___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr22___bit 22</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr23___lsb 23</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr23___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr23___bit 23</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr24___lsb 24</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr24___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr24___bit 24</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr25___lsb 25</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr25___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr25___bit 25</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr26___lsb 26</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr26___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr26___bit 26</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr27___lsb 27</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr27___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr27___bit 27</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr28___lsb 28</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr28___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr28___bit 28</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr29___lsb 29</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr29___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr29___bit 29</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr30___lsb 30</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr30___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr30___bit 30</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr31___lsb 31</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr31___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr___intr31___bit 31</span>
<span class="cp">#define reg_iop_sw_mpu_rw_cpu_intr_offset 76</span>

<span class="cm">/* Register r_cpu_intr, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr0___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr0___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr1___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr1___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr2___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr2___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr3___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr3___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr4___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr4___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr4___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr5___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr5___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr5___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr6___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr6___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr6___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr7___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr7___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr7___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr8___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr8___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr8___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr9___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr9___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr9___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr10___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr10___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr10___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr11___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr11___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr11___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr12___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr12___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr12___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr13___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr13___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr13___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr14___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr14___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr14___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr15___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr15___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr15___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr16___lsb 16</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr16___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr16___bit 16</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr17___lsb 17</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr17___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr17___bit 17</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr18___lsb 18</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr18___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr18___bit 18</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr19___lsb 19</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr19___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr19___bit 19</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr20___lsb 20</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr20___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr20___bit 20</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr21___lsb 21</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr21___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr21___bit 21</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr22___lsb 22</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr22___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr22___bit 22</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr23___lsb 23</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr23___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr23___bit 23</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr24___lsb 24</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr24___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr24___bit 24</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr25___lsb 25</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr25___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr25___bit 25</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr26___lsb 26</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr26___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr26___bit 26</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr27___lsb 27</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr27___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr27___bit 27</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr28___lsb 28</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr28___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr28___bit 28</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr29___lsb 29</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr29___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr29___bit 29</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr30___lsb 30</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr30___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr30___bit 30</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr31___lsb 31</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr31___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr___intr31___bit 31</span>
<span class="cp">#define reg_iop_sw_mpu_r_cpu_intr_offset 80</span>

<span class="cm">/* Register rw_intr_grp0_mask, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr0___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr0___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp0___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp0___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___timer_grp0___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___timer_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___timer_grp0___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_out___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_out___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr1___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr1___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp1___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp1___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___timer_grp1___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___timer_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___timer_grp1___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_in___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_in___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr2___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr2___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp2___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp2___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_out_extra___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_out_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_out_extra___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___dmc_out___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___dmc_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___dmc_out___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr3___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___spu_intr3___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp3___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___trigger_grp3___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_in_extra___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_in_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___fifo_in_extra___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___dmc_in___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___dmc_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask___dmc_in___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp0_mask_offset 84</span>

<span class="cm">/* Register rw_ack_intr_grp0, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr0___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr0___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr1___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr1___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr2___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr2___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr3___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp0___spu_intr3___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp0_offset 88</span>

<span class="cm">/* Register r_intr_grp0, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___spu_intr0___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___spu_intr0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___spu_intr0___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp0___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp0___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___timer_grp0___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___timer_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___timer_grp0___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___fifo_out___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___fifo_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___fifo_out___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___spu_intr1___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___spu_intr1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___spu_intr1___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp1___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp1___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___timer_grp1___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___timer_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___timer_grp1___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___fifo_in___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___fifo_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___fifo_in___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___spu_intr2___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___spu_intr2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___spu_intr2___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp2___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp2___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___fifo_out_extra___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___fifo_out_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___fifo_out_extra___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___dmc_out___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___dmc_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___dmc_out___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___spu_intr3___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___spu_intr3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___spu_intr3___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp3___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___trigger_grp3___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___fifo_in_extra___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___fifo_in_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___fifo_in_extra___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___dmc_in___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___dmc_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0___dmc_in___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp0_offset 92</span>

<span class="cm">/* Register r_masked_intr_grp0, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr0___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr0___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp0___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp0___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___timer_grp0___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___timer_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___timer_grp0___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_out___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_out___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr1___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr1___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp1___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp1___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___timer_grp1___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___timer_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___timer_grp1___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_in___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_in___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr2___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr2___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp2___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp2___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_out_extra___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_out_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_out_extra___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___dmc_out___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___dmc_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___dmc_out___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr3___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___spu_intr3___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp3___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___trigger_grp3___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_in_extra___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_in_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___fifo_in_extra___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___dmc_in___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___dmc_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0___dmc_in___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp0_offset 96</span>

<span class="cm">/* Register rw_intr_grp1_mask, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr4___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr4___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr4___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp4___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp4___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp4___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_out_extra___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_out_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_out_extra___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___dmc_out___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___dmc_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___dmc_out___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr5___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr5___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr5___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp5___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp5___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp5___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_in_extra___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_in_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_in_extra___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___dmc_in___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___dmc_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___dmc_in___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr6___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr6___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr6___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp6___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp6___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp6___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___timer_grp0___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___timer_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___timer_grp0___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_out___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_out___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr7___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr7___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___spu_intr7___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp7___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp7___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___trigger_grp7___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___timer_grp1___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___timer_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___timer_grp1___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_in___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask___fifo_in___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp1_mask_offset 100</span>

<span class="cm">/* Register rw_ack_intr_grp1, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr4___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr4___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr4___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr5___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr5___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr5___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr6___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr6___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr6___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr7___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr7___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp1___spu_intr7___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp1_offset 104</span>

<span class="cm">/* Register r_intr_grp1, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___spu_intr4___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___spu_intr4___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___spu_intr4___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp4___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp4___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp4___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___fifo_out_extra___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___fifo_out_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___fifo_out_extra___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___dmc_out___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___dmc_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___dmc_out___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___spu_intr5___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___spu_intr5___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___spu_intr5___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp5___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp5___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp5___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___fifo_in_extra___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___fifo_in_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___fifo_in_extra___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___dmc_in___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___dmc_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___dmc_in___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___spu_intr6___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___spu_intr6___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___spu_intr6___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp6___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp6___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp6___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___timer_grp0___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___timer_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___timer_grp0___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___fifo_out___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___fifo_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___fifo_out___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___spu_intr7___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___spu_intr7___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___spu_intr7___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp7___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp7___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___trigger_grp7___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___timer_grp1___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___timer_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___timer_grp1___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___fifo_in___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___fifo_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1___fifo_in___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp1_offset 108</span>

<span class="cm">/* Register r_masked_intr_grp1, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr4___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr4___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr4___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp4___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp4___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp4___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_out_extra___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_out_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_out_extra___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___dmc_out___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___dmc_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___dmc_out___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr5___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr5___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr5___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp5___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp5___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp5___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_in_extra___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_in_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_in_extra___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___dmc_in___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___dmc_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___dmc_in___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr6___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr6___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr6___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp6___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp6___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp6___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___timer_grp0___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___timer_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___timer_grp0___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_out___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_out___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr7___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr7___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___spu_intr7___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp7___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp7___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___trigger_grp7___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___timer_grp1___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___timer_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___timer_grp1___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_in___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1___fifo_in___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp1_offset 112</span>

<span class="cm">/* Register rw_intr_grp2_mask, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr8___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr8___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr8___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp0___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp0___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___timer_grp0___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___timer_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___timer_grp0___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_out___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_out___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr9___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr9___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr9___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp1___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp1___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___timer_grp1___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___timer_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___timer_grp1___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_in___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_in___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr10___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr10___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr10___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp2___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp2___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_out_extra___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_out_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_out_extra___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___dmc_out___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___dmc_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___dmc_out___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr11___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr11___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___spu_intr11___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp3___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___trigger_grp3___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_in_extra___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_in_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___fifo_in_extra___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___dmc_in___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___dmc_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask___dmc_in___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp2_mask_offset 116</span>

<span class="cm">/* Register rw_ack_intr_grp2, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr8___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr8___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr8___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr9___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr9___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr9___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr10___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr10___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr10___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr11___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr11___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp2___spu_intr11___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp2_offset 120</span>

<span class="cm">/* Register r_intr_grp2, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___spu_intr8___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___spu_intr8___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___spu_intr8___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp0___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp0___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___timer_grp0___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___timer_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___timer_grp0___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___fifo_out___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___fifo_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___fifo_out___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___spu_intr9___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___spu_intr9___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___spu_intr9___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp1___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp1___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___timer_grp1___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___timer_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___timer_grp1___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___fifo_in___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___fifo_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___fifo_in___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___spu_intr10___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___spu_intr10___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___spu_intr10___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp2___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp2___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___fifo_out_extra___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___fifo_out_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___fifo_out_extra___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___dmc_out___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___dmc_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___dmc_out___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___spu_intr11___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___spu_intr11___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___spu_intr11___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp3___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___trigger_grp3___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___fifo_in_extra___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___fifo_in_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___fifo_in_extra___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___dmc_in___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___dmc_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2___dmc_in___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp2_offset 124</span>

<span class="cm">/* Register r_masked_intr_grp2, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr8___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr8___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr8___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp0___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp0___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___timer_grp0___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___timer_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___timer_grp0___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_out___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_out___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr9___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr9___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr9___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp1___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp1___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___timer_grp1___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___timer_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___timer_grp1___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_in___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_in___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr10___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr10___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr10___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp2___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp2___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp2___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_out_extra___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_out_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_out_extra___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___dmc_out___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___dmc_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___dmc_out___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr11___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr11___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___spu_intr11___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp3___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp3___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___trigger_grp3___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_in_extra___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_in_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___fifo_in_extra___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___dmc_in___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___dmc_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2___dmc_in___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp2_offset 128</span>

<span class="cm">/* Register rw_intr_grp3_mask, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr12___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr12___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr12___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp4___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp4___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp4___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_out_extra___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_out_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_out_extra___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___dmc_out___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___dmc_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___dmc_out___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr13___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr13___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr13___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp5___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp5___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp5___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_in_extra___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_in_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_in_extra___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___dmc_in___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___dmc_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___dmc_in___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr14___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr14___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr14___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp6___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp6___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp6___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___timer_grp0___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___timer_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___timer_grp0___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_out___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_out___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr15___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr15___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___spu_intr15___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp7___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp7___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___trigger_grp7___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___timer_grp1___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___timer_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___timer_grp1___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_in___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask___fifo_in___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_rw_intr_grp3_mask_offset 132</span>

<span class="cm">/* Register rw_ack_intr_grp3, scope iop_sw_mpu, type rw */</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr12___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr12___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr12___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr13___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr13___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr13___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr14___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr14___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr14___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr15___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr15___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp3___spu_intr15___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_rw_ack_intr_grp3_offset 136</span>

<span class="cm">/* Register r_intr_grp3, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___spu_intr12___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___spu_intr12___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___spu_intr12___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp4___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp4___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp4___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___fifo_out_extra___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___fifo_out_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___fifo_out_extra___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___dmc_out___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___dmc_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___dmc_out___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___spu_intr13___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___spu_intr13___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___spu_intr13___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp5___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp5___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp5___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___fifo_in_extra___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___fifo_in_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___fifo_in_extra___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___dmc_in___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___dmc_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___dmc_in___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___spu_intr14___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___spu_intr14___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___spu_intr14___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp6___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp6___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp6___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___timer_grp0___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___timer_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___timer_grp0___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___fifo_out___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___fifo_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___fifo_out___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___spu_intr15___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___spu_intr15___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___spu_intr15___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp7___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp7___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___trigger_grp7___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___timer_grp1___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___timer_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___timer_grp1___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___fifo_in___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___fifo_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3___fifo_in___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_intr_grp3_offset 140</span>

<span class="cm">/* Register r_masked_intr_grp3, scope iop_sw_mpu, type r */</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr12___lsb 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr12___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr12___bit 0</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp4___lsb 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp4___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp4___bit 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_out_extra___lsb 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_out_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_out_extra___bit 2</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___dmc_out___lsb 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___dmc_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___dmc_out___bit 3</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr13___lsb 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr13___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr13___bit 4</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp5___lsb 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp5___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp5___bit 5</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_in_extra___lsb 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_in_extra___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_in_extra___bit 6</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___dmc_in___lsb 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___dmc_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___dmc_in___bit 7</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr14___lsb 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr14___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr14___bit 8</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp6___lsb 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp6___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp6___bit 9</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___timer_grp0___lsb 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___timer_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___timer_grp0___bit 10</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_out___lsb 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_out___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_out___bit 11</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr15___lsb 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr15___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___spu_intr15___bit 12</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp7___lsb 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp7___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___trigger_grp7___bit 13</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___timer_grp1___lsb 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___timer_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___timer_grp1___bit 14</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_in___lsb 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_in___width 1</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3___fifo_in___bit 15</span>
<span class="cp">#define reg_iop_sw_mpu_r_masked_intr_grp3_offset 144</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_iop_sw_mpu_copy                      0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_cpu                       0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_mpu                       0x00000001</span>
<span class="cp">#define regk_iop_sw_mpu_no                        0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_nop                       0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_rd                        0x00000002</span>
<span class="cp">#define regk_iop_sw_mpu_reg_copy                  0x00000001</span>
<span class="cp">#define regk_iop_sw_mpu_rw_bus_clr_mask_default   0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_rw_bus_oe_clr_mask_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_rw_bus_oe_set_mask_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_rw_bus_set_mask_default   0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_rw_gio_clr_mask_default   0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_rw_gio_oe_clr_mask_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_rw_gio_oe_set_mask_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_rw_gio_set_mask_default   0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_rw_intr_grp0_mask_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_rw_intr_grp1_mask_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_rw_intr_grp2_mask_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_rw_intr_grp3_mask_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_rw_sw_cfg_owner_default   0x00000000</span>
<span class="cp">#define regk_iop_sw_mpu_set                       0x00000001</span>
<span class="cp">#define regk_iop_sw_mpu_spu                       0x00000002</span>
<span class="cp">#define regk_iop_sw_mpu_wr                        0x00000003</span>
<span class="cp">#define regk_iop_sw_mpu_yes                       0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __iop_sw_mpu_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:9}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../../javascript/docco.min.js"></script>
</html>
