Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu Apr 25 13:11:59 2024
| Host         : DESKTOP-V11BSCF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file regfile_display_control_sets_placed.rpt
| Design       : regfile_display
| Device       : xc7a200t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             134 |           78 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              77 |           31 |
| Yes          | No                    | No                     |            1042 |          561 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             175 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                     Enable Signal                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              1 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/set_xy_valid_reg_n_0       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              4 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[3]_i_1_n_0        | lcd_module/touch_module/input_value[31]_i_1_n_0       |                2 |              4 |
|  clk_IBUF_BUFG         | waddr0                                                | raddr1[3]_i_1_n_0                                     |                1 |              4 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/display_count_y[4]_i_1_n_0 |                2 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             | lcd_module/lcd_draw_module/draw_data[4]_i_1_n_0       |                3 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/init_display_begin_reg_n_0 | lcd_module/lcd_init_module/init_display_begin0        |                2 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_x_h[4]_i_1_n_0     | lcd_module/lcd_init_module/init_display_begin0        |                2 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_block_end             | lcd_module/lcd_draw_module/draw_block_number0         |                2 |              6 |
|  clk_IBUF_BUFG         | raddr20                                               | raddr1[3]_i_1_n_0                                     |                1 |              6 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/clk_count0                    |                2 |              6 |
|  clk_IBUF_BUFG         | raddr10                                               | raddr1[3]_i_1_n_0                                     |                2 |              6 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/send_byte[0]_i_1_n_0          |                                                       |                3 |              8 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/display_count_x[7]_i_2_n_0 | lcd_module/lcd_draw_module/display_count_x[7]_i_1_n_0 |                4 |              8 |
|  clk_IBUF_BUFG         |                                                       | display_valid0                                        |                5 |              8 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/td_count_y0                |                3 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/td_count_x[8]_i_2_n_0      | lcd_module/lcd_draw_module/td_count_x[8]_i_1_n_0      |                3 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             |                                                       |                5 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_y0                 | lcd_module/lcd_init_module/init_display_begin0        |                5 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/sel                        | lcd_module/lcd_init_module/init_rom_pc0               |                3 |             11 |
|  lcd_module/clk_2_BUFG |                                                       |                                                       |                5 |             18 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/rst_count0                    |                6 |             22 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/int_o_en_reg_0                |               12 |             26 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[31]_i_2_n_0       | lcd_module/touch_module/input_value[31]_i_1_n_0       |                5 |             28 |
|  clk_IBUF_BUFG         | wdata[31]                                             | raddr1[3]_i_1_n_0                                     |                5 |             32 |
|  clk_IBUF_BUFG         | wdata[63]                                             | raddr1[3]_i_1_n_0                                     |                8 |             32 |
|  clk_IBUF_BUFG         | rf_module/rf[14][63]_i_1_n_0                          |                                                       |               27 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[1][63]_i_1_n_0                           |                                                       |               25 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[2][63]_i_1_n_0                           |                                                       |               27 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[5][63]_i_1_n_0                           |                                                       |               20 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[6][63]_i_1_n_0                           |                                                       |               29 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[9][63]_i_1_n_0                           |                                                       |               62 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[0][63]_i_1_n_0                           |                                                       |               50 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[10][63]_i_1_n_0                          |                                                       |               30 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[12][63]_i_1_n_0                          |                                                       |               31 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[13][63]_i_1_n_0                          |                                                       |               24 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[3][63]_i_1_n_0                           |                                                       |               28 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[4][63]_i_1_n_0                           |                                                       |               40 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[7][63]_i_1_n_0                           |                                                       |               43 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[8][63]_i_1_n_0                           |                                                       |               55 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf                                          |                                                       |               30 |             64 |
|  clk_IBUF_BUFG         | rf_module/rf[11][63]_i_1_n_0                          |                                                       |               32 |             64 |
|  clk_IBUF_BUFG         |                                                       |                                                       |               73 |            116 |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     3 |
| 5      |                     4 |
| 6      |                     4 |
| 8      |                     3 |
| 9      |                     2 |
| 10     |                     2 |
| 11     |                     1 |
| 16+    |                    23 |
+--------+-----------------------+


