#ifndef _LCM_MB_Register_HDM_device_
#define _LCM_MB_Register_HDM_device_

/* _____DEFINETIONS__________________________________________________________ */


// Coils Register
enum LCM_DISCRETE_OUTPUT_COILS_REGISTER_FOR_HDM_DEVICES
{
	LCM_COIL_HDM_1_RUN_BIT = 400,
	LCM_COIL_HDM_2_RUN_BIT,
	LCM_COIL_HDM_3_RUN_BIT,
	LCM_COIL_HDM_4_RUN_BIT,
	LCM_COIL_HDM_5_RUN_BIT,
	LCM_COIL_HDM_6_RUN_BIT,
	LCM_COIL_HDM_7_RUN_BIT,
	LCM_COIL_HDM_8_RUN_BIT,
	LCM_COIL_HDM_9_RUN_BIT,
	LCM_COIL_HDM_10_RUN_BIT,
	LCM_COIL_HDM_11_RUN_BIT,
	LCM_COIL_HDM_12_RUN_BIT,
	LCM_COIL_HDM_13_RUN_BIT,
	LCM_COIL_HDM_14_RUN_BIT,
	LCM_COIL_HDM_15_RUN_BIT,
	LCM_COIL_HDM_16_RUN_BIT,
	LCM_COIL_HDM_17_RUN_BIT,
	LCM_COIL_HDM_18_RUN_BIT,
	LCM_COIL_HDM_19_RUN_BIT,
	LCM_COIL_HDM_20_RUN_BIT,
	LCM_COIL_HDM_21_RUN_BIT,
	LCM_COIL_HDM_22_RUN_BIT,
	LCM_COIL_HDM_23_RUN_BIT,
	LCM_COIL_HDM_24_RUN_BIT,
	LCM_COIL_HDM_25_RUN_BIT,
	LCM_COIL_HDM_26_RUN_BIT,
	LCM_COIL_HDM_27_RUN_BIT,
	LCM_COIL_HDM_28_RUN_BIT,
	LCM_COIL_HDM_29_RUN_BIT,
	LCM_COIL_HDM_30_RUN_BIT,
	LCM_COIL_HDM_31_RUN_BIT,
	LCM_COIL_HDM_32_RUN_BIT,
	LCM_COIL_HDM_33_RUN_BIT,
	LCM_COIL_HDM_34_RUN_BIT,
	LCM_COIL_HDM_35_RUN_BIT,
	LCM_COIL_HDM_36_RUN_BIT,
	LCM_COIL_HDM_37_RUN_BIT,
	LCM_COIL_HDM_38_RUN_BIT,
	LCM_COIL_HDM_39_RUN_BIT,
	LCM_COIL_HDM_40_RUN_BIT,
	LCM_COIL_HDM_41_RUN_BIT,
	LCM_COIL_HDM_42_RUN_BIT,
	LCM_COIL_HDM_43_RUN_BIT,
	LCM_COIL_HDM_44_RUN_BIT,
	LCM_COIL_HDM_45_RUN_BIT,
	LCM_COIL_HDM_46_RUN_BIT,
	LCM_COIL_HDM_47_RUN_BIT,
	LCM_COIL_HDM_48_RUN_BIT,
	LCM_COIL_HDM_49_RUN_BIT,
	LCM_COIL_HDM_50_RUN_BIT,
	LCM_COIL_HDM_51_RUN_BIT,
	LCM_COIL_HDM_52_RUN_BIT,
	LCM_COIL_HDM_53_RUN_BIT,
	LCM_COIL_HDM_54_RUN_BIT,
	LCM_COIL_HDM_55_RUN_BIT,
	LCM_COIL_HDM_56_RUN_BIT,
	LCM_COIL_HDM_57_RUN_BIT,
	LCM_COIL_HDM_58_RUN_BIT,
	LCM_COIL_HDM_59_RUN_BIT,
	LCM_COIL_HDM_60_RUN_BIT,
	LCM_COIL_HDM_61_RUN_BIT,
	LCM_COIL_HDM_62_RUN_BIT,
	LCM_COIL_HDM_63_RUN_BIT,
	LCM_COIL_HDM_64_RUN_BIT,
	LCM_COIL_HDM_65_RUN_BIT,
	LCM_COIL_HDM_66_RUN_BIT,
	LCM_COIL_HDM_67_RUN_BIT,
	LCM_COIL_HDM_68_RUN_BIT,
	LCM_COIL_HDM_69_RUN_BIT,
	LCM_COIL_HDM_70_RUN_BIT,
	LCM_COIL_HDM_71_RUN_BIT,
	LCM_COIL_HDM_72_RUN_BIT,
	LCM_COIL_HDM_73_RUN_BIT,
	LCM_COIL_HDM_74_RUN_BIT,
	LCM_COIL_HDM_75_RUN_BIT,
	LCM_COIL_HDM_76_RUN_BIT,
	LCM_COIL_HDM_77_RUN_BIT,
	LCM_COIL_HDM_78_RUN_BIT,
	LCM_COIL_HDM_79_RUN_BIT,
	LCM_COIL_HDM_80_RUN_BIT,
	LCM_COIL_HDM_81_RUN_BIT,
	LCM_COIL_HDM_82_RUN_BIT,
	LCM_COIL_HDM_83_RUN_BIT,
	LCM_COIL_HDM_84_RUN_BIT,
	LCM_COIL_HDM_85_RUN_BIT,
	LCM_COIL_HDM_86_RUN_BIT,
	LCM_COIL_HDM_87_RUN_BIT,
	LCM_COIL_HDM_88_RUN_BIT,
	LCM_COIL_HDM_89_RUN_BIT,
	LCM_COIL_HDM_90_RUN_BIT,
	LCM_COIL_HDM_91_RUN_BIT,
	LCM_COIL_HDM_92_RUN_BIT,
	LCM_COIL_HDM_93_RUN_BIT,
	LCM_COIL_HDM_94_RUN_BIT,
	LCM_COIL_HDM_95_RUN_BIT,
	LCM_COIL_HDM_96_RUN_BIT,
	LCM_COIL_HDM_97_RUN_BIT,
	LCM_COIL_HDM_98_RUN_BIT,
	LCM_COIL_HDM_99_RUN_BIT,
	LCM_COIL_HDM_100_RUN_BIT
};

enum LCM_DISCRETE_INPUT_CONTACTS_REGISTER_FOR_HDM_DEVICES
{
	LCM_DI_HDM_1_FEEDBACK_BIT = 400,
	LCM_DI_HDM_2_FEEDBACK_BIT,
	LCM_DI_HDM_3_FEEDBACK_BIT,
	LCM_DI_HDM_4_FEEDBACK_BIT,
	LCM_DI_HDM_5_FEEDBACK_BIT,
	LCM_DI_HDM_6_FEEDBACK_BIT,
	LCM_DI_HDM_7_FEEDBACK_BIT,
	LCM_DI_HDM_8_FEEDBACK_BIT,
	LCM_DI_HDM_9_FEEDBACK_BIT,
	LCM_DI_HDM_10_FEEDBACK_BIT,
	LCM_DI_HDM_11_FEEDBACK_BIT,
	LCM_DI_HDM_12_FEEDBACK_BIT,
	LCM_DI_HDM_13_FEEDBACK_BIT,
	LCM_DI_HDM_14_FEEDBACK_BIT,
	LCM_DI_HDM_15_FEEDBACK_BIT,
	LCM_DI_HDM_16_FEEDBACK_BIT,
	LCM_DI_HDM_17_FEEDBACK_BIT,
	LCM_DI_HDM_18_FEEDBACK_BIT,
	LCM_DI_HDM_19_FEEDBACK_BIT,
	LCM_DI_HDM_20_FEEDBACK_BIT,
	LCM_DI_HDM_21_FEEDBACK_BIT,
	LCM_DI_HDM_22_FEEDBACK_BIT,
	LCM_DI_HDM_23_FEEDBACK_BIT,
	LCM_DI_HDM_24_FEEDBACK_BIT,
	LCM_DI_HDM_25_FEEDBACK_BIT,
	LCM_DI_HDM_26_FEEDBACK_BIT,
	LCM_DI_HDM_27_FEEDBACK_BIT,
	LCM_DI_HDM_28_FEEDBACK_BIT,
	LCM_DI_HDM_29_FEEDBACK_BIT,
	LCM_DI_HDM_30_FEEDBACK_BIT,
	LCM_DI_HDM_31_FEEDBACK_BIT,
	LCM_DI_HDM_32_FEEDBACK_BIT,
	LCM_DI_HDM_33_FEEDBACK_BIT,
	LCM_DI_HDM_34_FEEDBACK_BIT,
	LCM_DI_HDM_35_FEEDBACK_BIT,
	LCM_DI_HDM_36_FEEDBACK_BIT,
	LCM_DI_HDM_37_FEEDBACK_BIT,
	LCM_DI_HDM_38_FEEDBACK_BIT,
	LCM_DI_HDM_39_FEEDBACK_BIT,
	LCM_DI_HDM_40_FEEDBACK_BIT,
	LCM_DI_HDM_41_FEEDBACK_BIT,
	LCM_DI_HDM_42_FEEDBACK_BIT,
	LCM_DI_HDM_43_FEEDBACK_BIT,
	LCM_DI_HDM_44_FEEDBACK_BIT,
	LCM_DI_HDM_45_FEEDBACK_BIT,
	LCM_DI_HDM_46_FEEDBACK_BIT,
	LCM_DI_HDM_47_FEEDBACK_BIT,
	LCM_DI_HDM_48_FEEDBACK_BIT,
	LCM_DI_HDM_49_FEEDBACK_BIT,
	LCM_DI_HDM_50_FEEDBACK_BIT,
	LCM_DI_HDM_51_FEEDBACK_BIT,
	LCM_DI_HDM_52_FEEDBACK_BIT,
	LCM_DI_HDM_53_FEEDBACK_BIT,
	LCM_DI_HDM_54_FEEDBACK_BIT,
	LCM_DI_HDM_55_FEEDBACK_BIT,
	LCM_DI_HDM_56_FEEDBACK_BIT,
	LCM_DI_HDM_57_FEEDBACK_BIT,
	LCM_DI_HDM_58_FEEDBACK_BIT,
	LCM_DI_HDM_59_FEEDBACK_BIT,
	LCM_DI_HDM_60_FEEDBACK_BIT,
	LCM_DI_HDM_61_FEEDBACK_BIT,
	LCM_DI_HDM_62_FEEDBACK_BIT,
	LCM_DI_HDM_63_FEEDBACK_BIT,
	LCM_DI_HDM_64_FEEDBACK_BIT,
	LCM_DI_HDM_65_FEEDBACK_BIT,
	LCM_DI_HDM_66_FEEDBACK_BIT,
	LCM_DI_HDM_67_FEEDBACK_BIT,
	LCM_DI_HDM_68_FEEDBACK_BIT,
	LCM_DI_HDM_69_FEEDBACK_BIT,
	LCM_DI_HDM_70_FEEDBACK_BIT,
	LCM_DI_HDM_71_FEEDBACK_BIT,
	LCM_DI_HDM_72_FEEDBACK_BIT,
	LCM_DI_HDM_73_FEEDBACK_BIT,
	LCM_DI_HDM_74_FEEDBACK_BIT,
	LCM_DI_HDM_75_FEEDBACK_BIT,
	LCM_DI_HDM_76_FEEDBACK_BIT,
	LCM_DI_HDM_77_FEEDBACK_BIT,
	LCM_DI_HDM_78_FEEDBACK_BIT,
	LCM_DI_HDM_79_FEEDBACK_BIT,
	LCM_DI_HDM_80_FEEDBACK_BIT,
	LCM_DI_HDM_81_FEEDBACK_BIT,
	LCM_DI_HDM_82_FEEDBACK_BIT,
	LCM_DI_HDM_83_FEEDBACK_BIT,
	LCM_DI_HDM_84_FEEDBACK_BIT,
	LCM_DI_HDM_85_FEEDBACK_BIT,
	LCM_DI_HDM_86_FEEDBACK_BIT,
	LCM_DI_HDM_87_FEEDBACK_BIT,
	LCM_DI_HDM_88_FEEDBACK_BIT,
	LCM_DI_HDM_89_FEEDBACK_BIT,
	LCM_DI_HDM_90_FEEDBACK_BIT,
	LCM_DI_HDM_91_FEEDBACK_BIT,
	LCM_DI_HDM_92_FEEDBACK_BIT,
	LCM_DI_HDM_93_FEEDBACK_BIT,
	LCM_DI_HDM_94_FEEDBACK_BIT,
	LCM_DI_HDM_95_FEEDBACK_BIT,
	LCM_DI_HDM_96_FEEDBACK_BIT,
	LCM_DI_HDM_97_FEEDBACK_BIT,
	LCM_DI_HDM_98_FEEDBACK_BIT,
	LCM_DI_HDM_99_FEEDBACK_BIT,
	LCM_DI_HDM_100_FEEDBACK_BIT
};

enum LCM_HOLDING_REGISTERS_FOR_HDM_DEVICES
{
	LCM_HR_HDM_1_HR_1 = 1700,
	LCM_HR_HDM_1_SET_POWER,
	LCM_HR_HDM_2_HR_1,
	LCM_HR_HDM_2_SET_POWER,
	LCM_HR_HDM_3_HR_1,
	LCM_HR_HDM_3_SET_POWER,
	LCM_HR_HDM_4_HR_1,
	LCM_HR_HDM_4_SET_POWER,
	LCM_HR_HDM_5_HR_1,
	LCM_HR_HDM_5_SET_POWER,
	LCM_HR_HDM_6_HR_1,
	LCM_HR_HDM_6_SET_POWER,
	LCM_HR_HDM_7_HR_1,
	LCM_HR_HDM_7_SET_POWER,
	LCM_HR_HDM_8_HR_1,
	LCM_HR_HDM_8_SET_POWER,
	LCM_HR_HDM_9_HR_1,
	LCM_HR_HDM_9_SET_POWER,
	LCM_HR_HDM_10_HR_1,
	LCM_HR_HDM_10_SET_POWER,
	LCM_HR_HDM_11_HR_1,
	LCM_HR_HDM_11_SET_POWER,
	LCM_HR_HDM_12_HR_1,
	LCM_HR_HDM_12_SET_POWER,
	LCM_HR_HDM_13_HR_1,
	LCM_HR_HDM_13_SET_POWER,
	LCM_HR_HDM_14_HR_1,
	LCM_HR_HDM_14_SET_POWER,
	LCM_HR_HDM_15_HR_1,
	LCM_HR_HDM_15_SET_POWER,
	LCM_HR_HDM_16_HR_1,
	LCM_HR_HDM_16_SET_POWER,
	LCM_HR_HDM_17_HR_1,
	LCM_HR_HDM_17_SET_POWER,
	LCM_HR_HDM_18_HR_1,
	LCM_HR_HDM_18_SET_POWER,
	LCM_HR_HDM_19_HR_1,
	LCM_HR_HDM_19_SET_POWER,
	LCM_HR_HDM_20_HR_1,
	LCM_HR_HDM_20_SET_POWER,
	LCM_HR_HDM_21_HR_1,
	LCM_HR_HDM_21_SET_POWER,
	LCM_HR_HDM_22_HR_1,
	LCM_HR_HDM_22_SET_POWER,
	LCM_HR_HDM_23_HR_1,
	LCM_HR_HDM_23_SET_POWER,
	LCM_HR_HDM_24_HR_1,
	LCM_HR_HDM_24_SET_POWER,
	LCM_HR_HDM_25_HR_1,
	LCM_HR_HDM_25_SET_POWER,
	LCM_HR_HDM_26_HR_1,
	LCM_HR_HDM_26_SET_POWER,
	LCM_HR_HDM_27_HR_1,
	LCM_HR_HDM_27_SET_POWER,
	LCM_HR_HDM_28_HR_1,
	LCM_HR_HDM_28_SET_POWER,
	LCM_HR_HDM_29_HR_1,
	LCM_HR_HDM_29_SET_POWER,
	LCM_HR_HDM_30_HR_1,
	LCM_HR_HDM_30_SET_POWER,
	LCM_HR_HDM_31_HR_1,
	LCM_HR_HDM_31_SET_POWER,
	LCM_HR_HDM_32_HR_1,
	LCM_HR_HDM_32_SET_POWER,
	LCM_HR_HDM_33_HR_1,
	LCM_HR_HDM_33_SET_POWER,
	LCM_HR_HDM_34_HR_1,
	LCM_HR_HDM_34_SET_POWER,
	LCM_HR_HDM_35_HR_1,
	LCM_HR_HDM_35_SET_POWER,
	LCM_HR_HDM_36_HR_1,
	LCM_HR_HDM_36_SET_POWER,
	LCM_HR_HDM_37_HR_1,
	LCM_HR_HDM_37_SET_POWER,
	LCM_HR_HDM_38_HR_1,
	LCM_HR_HDM_38_SET_POWER,
	LCM_HR_HDM_39_HR_1,
	LCM_HR_HDM_39_SET_POWER,
	LCM_HR_HDM_40_HR_1,
	LCM_HR_HDM_40_SET_POWER,
	LCM_HR_HDM_41_HR_1,
	LCM_HR_HDM_41_SET_POWER,
	LCM_HR_HDM_42_HR_1,
	LCM_HR_HDM_42_SET_POWER,
	LCM_HR_HDM_43_HR_1,
	LCM_HR_HDM_43_SET_POWER,
	LCM_HR_HDM_44_HR_1,
	LCM_HR_HDM_44_SET_POWER,
	LCM_HR_HDM_45_HR_1,
	LCM_HR_HDM_45_SET_POWER,
	LCM_HR_HDM_46_HR_1,
	LCM_HR_HDM_46_SET_POWER,
	LCM_HR_HDM_47_HR_1,
	LCM_HR_HDM_47_SET_POWER,
	LCM_HR_HDM_48_HR_1,
	LCM_HR_HDM_48_SET_POWER,
	LCM_HR_HDM_49_HR_1,
	LCM_HR_HDM_49_SET_POWER,
	LCM_HR_HDM_50_HR_1,
	LCM_HR_HDM_50_SET_POWER,
	LCM_HR_HDM_51_HR_1,
	LCM_HR_HDM_51_SET_POWER,
	LCM_HR_HDM_52_HR_1,
	LCM_HR_HDM_52_SET_POWER,
	LCM_HR_HDM_53_HR_1,
	LCM_HR_HDM_53_SET_POWER,
	LCM_HR_HDM_54_HR_1,
	LCM_HR_HDM_54_SET_POWER,
	LCM_HR_HDM_55_HR_1,
	LCM_HR_HDM_55_SET_POWER,
	LCM_HR_HDM_56_HR_1,
	LCM_HR_HDM_56_SET_POWER,
	LCM_HR_HDM_57_HR_1,
	LCM_HR_HDM_57_SET_POWER,
	LCM_HR_HDM_58_HR_1,
	LCM_HR_HDM_58_SET_POWER,
	LCM_HR_HDM_59_HR_1,
	LCM_HR_HDM_59_SET_POWER,
	LCM_HR_HDM_60_HR_1,
	LCM_HR_HDM_60_SET_POWER,
	LCM_HR_HDM_61_HR_1,
	LCM_HR_HDM_61_SET_POWER,
	LCM_HR_HDM_62_HR_1,
	LCM_HR_HDM_62_SET_POWER,
	LCM_HR_HDM_63_HR_1,
	LCM_HR_HDM_63_SET_POWER,
	LCM_HR_HDM_64_HR_1,
	LCM_HR_HDM_64_SET_POWER,
	LCM_HR_HDM_65_HR_1,
	LCM_HR_HDM_65_SET_POWER,
	LCM_HR_HDM_66_HR_1,
	LCM_HR_HDM_66_SET_POWER,
	LCM_HR_HDM_67_HR_1,
	LCM_HR_HDM_67_SET_POWER,
	LCM_HR_HDM_68_HR_1,
	LCM_HR_HDM_68_SET_POWER,
	LCM_HR_HDM_69_HR_1,
	LCM_HR_HDM_69_SET_POWER,
	LCM_HR_HDM_70_HR_1,
	LCM_HR_HDM_70_SET_POWER,
	LCM_HR_HDM_71_HR_1,
	LCM_HR_HDM_71_SET_POWER,
	LCM_HR_HDM_72_HR_1,
	LCM_HR_HDM_72_SET_POWER,
	LCM_HR_HDM_73_HR_1,
	LCM_HR_HDM_73_SET_POWER,
	LCM_HR_HDM_74_HR_1,
	LCM_HR_HDM_74_SET_POWER,
	LCM_HR_HDM_75_HR_1,
	LCM_HR_HDM_75_SET_POWER,
	LCM_HR_HDM_76_HR_1,
	LCM_HR_HDM_76_SET_POWER,
	LCM_HR_HDM_77_HR_1,
	LCM_HR_HDM_77_SET_POWER,
	LCM_HR_HDM_78_HR_1,
	LCM_HR_HDM_78_SET_POWER,
	LCM_HR_HDM_79_HR_1,
	LCM_HR_HDM_79_SET_POWER,
	LCM_HR_HDM_80_HR_1,
	LCM_HR_HDM_80_SET_POWER,
	LCM_HR_HDM_81_HR_1,
	LCM_HR_HDM_81_SET_POWER,
	LCM_HR_HDM_82_HR_1,
	LCM_HR_HDM_82_SET_POWER,
	LCM_HR_HDM_83_HR_1,
	LCM_HR_HDM_83_SET_POWER,
	LCM_HR_HDM_84_HR_1,
	LCM_HR_HDM_84_SET_POWER,
	LCM_HR_HDM_85_HR_1,
	LCM_HR_HDM_85_SET_POWER,
	LCM_HR_HDM_86_HR_1,
	LCM_HR_HDM_86_SET_POWER,
	LCM_HR_HDM_87_HR_1,
	LCM_HR_HDM_87_SET_POWER,
	LCM_HR_HDM_88_HR_1,
	LCM_HR_HDM_88_SET_POWER,
	LCM_HR_HDM_89_HR_1,
	LCM_HR_HDM_89_SET_POWER,
	LCM_HR_HDM_90_HR_1,
	LCM_HR_HDM_90_SET_POWER,
	LCM_HR_HDM_91_HR_1,
	LCM_HR_HDM_91_SET_POWER,
	LCM_HR_HDM_92_HR_1,
	LCM_HR_HDM_92_SET_POWER,
	LCM_HR_HDM_93_HR_1,
	LCM_HR_HDM_93_SET_POWER,
	LCM_HR_HDM_94_HR_1,
	LCM_HR_HDM_94_SET_POWER,
	LCM_HR_HDM_95_HR_1,
	LCM_HR_HDM_95_SET_POWER,
	LCM_HR_HDM_96_HR_1,
	LCM_HR_HDM_96_SET_POWER,
	LCM_HR_HDM_97_HR_1,
	LCM_HR_HDM_97_SET_POWER,
	LCM_HR_HDM_98_HR_1,
	LCM_HR_HDM_98_SET_POWER,
	LCM_HR_HDM_99_HR_1,
	LCM_HR_HDM_99_SET_POWER,
	LCM_HR_HDM_100_HR_1,
	LCM_HR_HDM_100_SET_POWER,
};

enum LCM_INPUT_REGISTERS_FOR_HDM_DEVICES
{
	LCM_IR_HDM_1_HR_TEMPERATURE = 1700,
	LCM_IR_HDM_1_FAULT_CODE,
	LCM_IR_HDM_2_HR_TEMPERATURE,
	LCM_IR_HDM_2_FAULT_CODE,
	LCM_IR_HDM_3_HR_TEMPERATURE,
	LCM_IR_HDM_3_FAULT_CODE,
	LCM_IR_HDM_4_HR_TEMPERATURE,
	LCM_IR_HDM_4_FAULT_CODE,
	LCM_IR_HDM_5_HR_TEMPERATURE,
	LCM_IR_HDM_5_FAULT_CODE,
	LCM_IR_HDM_6_HR_TEMPERATURE,
	LCM_IR_HDM_6_FAULT_CODE,
	LCM_IR_HDM_7_HR_TEMPERATURE,
	LCM_IR_HDM_7_FAULT_CODE,
	LCM_IR_HDM_8_HR_TEMPERATURE,
	LCM_IR_HDM_8_FAULT_CODE,
	LCM_IR_HDM_9_HR_TEMPERATURE,
	LCM_IR_HDM_9_FAULT_CODE,
	LCM_IR_HDM_10_HR_TEMPERATURE,
	LCM_IR_HDM_10_FAULT_CODE,
	LCM_IR_HDM_11_HR_TEMPERATURE,
	LCM_IR_HDM_11_FAULT_CODE,
	LCM_IR_HDM_12_HR_TEMPERATURE,
	LCM_IR_HDM_12_FAULT_CODE,
	LCM_IR_HDM_13_HR_TEMPERATURE,
	LCM_IR_HDM_13_FAULT_CODE,
	LCM_IR_HDM_14_HR_TEMPERATURE,
	LCM_IR_HDM_14_FAULT_CODE,
	LCM_IR_HDM_15_HR_TEMPERATURE,
	LCM_IR_HDM_15_FAULT_CODE,
	LCM_IR_HDM_16_HR_TEMPERATURE,
	LCM_IR_HDM_16_FAULT_CODE,
	LCM_IR_HDM_17_HR_TEMPERATURE,
	LCM_IR_HDM_17_FAULT_CODE,
	LCM_IR_HDM_18_HR_TEMPERATURE,
	LCM_IR_HDM_18_FAULT_CODE,
	LCM_IR_HDM_19_HR_TEMPERATURE,
	LCM_IR_HDM_19_FAULT_CODE,
	LCM_IR_HDM_20_HR_TEMPERATURE,
	LCM_IR_HDM_20_FAULT_CODE,
	LCM_IR_HDM_21_HR_TEMPERATURE,
	LCM_IR_HDM_21_FAULT_CODE,
	LCM_IR_HDM_22_HR_TEMPERATURE,
	LCM_IR_HDM_22_FAULT_CODE,
	LCM_IR_HDM_23_HR_TEMPERATURE,
	LCM_IR_HDM_23_FAULT_CODE,
	LCM_IR_HDM_24_HR_TEMPERATURE,
	LCM_IR_HDM_24_FAULT_CODE,
	LCM_IR_HDM_25_HR_TEMPERATURE,
	LCM_IR_HDM_25_FAULT_CODE,
	LCM_IR_HDM_26_HR_TEMPERATURE,
	LCM_IR_HDM_26_FAULT_CODE,
	LCM_IR_HDM_27_HR_TEMPERATURE,
	LCM_IR_HDM_27_FAULT_CODE,
	LCM_IR_HDM_28_HR_TEMPERATURE,
	LCM_IR_HDM_28_FAULT_CODE,
	LCM_IR_HDM_29_HR_TEMPERATURE,
	LCM_IR_HDM_29_FAULT_CODE,
	LCM_IR_HDM_30_HR_TEMPERATURE,
	LCM_IR_HDM_30_FAULT_CODE,
	LCM_IR_HDM_31_HR_TEMPERATURE,
	LCM_IR_HDM_31_FAULT_CODE,
	LCM_IR_HDM_32_HR_TEMPERATURE,
	LCM_IR_HDM_32_FAULT_CODE,
	LCM_IR_HDM_33_HR_TEMPERATURE,
	LCM_IR_HDM_33_FAULT_CODE,
	LCM_IR_HDM_34_HR_TEMPERATURE,
	LCM_IR_HDM_34_FAULT_CODE,
	LCM_IR_HDM_35_HR_TEMPERATURE,
	LCM_IR_HDM_35_FAULT_CODE,
	LCM_IR_HDM_36_HR_TEMPERATURE,
	LCM_IR_HDM_36_FAULT_CODE,
	LCM_IR_HDM_37_HR_TEMPERATURE,
	LCM_IR_HDM_37_FAULT_CODE,
	LCM_IR_HDM_38_HR_TEMPERATURE,
	LCM_IR_HDM_38_FAULT_CODE,
	LCM_IR_HDM_39_HR_TEMPERATURE,
	LCM_IR_HDM_39_FAULT_CODE,
	LCM_IR_HDM_40_HR_TEMPERATURE,
	LCM_IR_HDM_40_FAULT_CODE,
	LCM_IR_HDM_41_HR_TEMPERATURE,
	LCM_IR_HDM_41_FAULT_CODE,
	LCM_IR_HDM_42_HR_TEMPERATURE,
	LCM_IR_HDM_42_FAULT_CODE,
	LCM_IR_HDM_43_HR_TEMPERATURE,
	LCM_IR_HDM_43_FAULT_CODE,
	LCM_IR_HDM_44_HR_TEMPERATURE,
	LCM_IR_HDM_44_FAULT_CODE,
	LCM_IR_HDM_45_HR_TEMPERATURE,
	LCM_IR_HDM_45_FAULT_CODE,
	LCM_IR_HDM_46_HR_TEMPERATURE,
	LCM_IR_HDM_46_FAULT_CODE,
	LCM_IR_HDM_47_HR_TEMPERATURE,
	LCM_IR_HDM_47_FAULT_CODE,
	LCM_IR_HDM_48_HR_TEMPERATURE,
	LCM_IR_HDM_48_FAULT_CODE,
	LCM_IR_HDM_49_HR_TEMPERATURE,
	LCM_IR_HDM_49_FAULT_CODE,
	LCM_IR_HDM_50_HR_TEMPERATURE,
	LCM_IR_HDM_50_FAULT_CODE,
	LCM_IR_HDM_51_HR_TEMPERATURE,
	LCM_IR_HDM_51_FAULT_CODE,
	LCM_IR_HDM_52_HR_TEMPERATURE,
	LCM_IR_HDM_52_FAULT_CODE,
	LCM_IR_HDM_53_HR_TEMPERATURE,
	LCM_IR_HDM_53_FAULT_CODE,
	LCM_IR_HDM_54_HR_TEMPERATURE,
	LCM_IR_HDM_54_FAULT_CODE,
	LCM_IR_HDM_55_HR_TEMPERATURE,
	LCM_IR_HDM_55_FAULT_CODE,
	LCM_IR_HDM_56_HR_TEMPERATURE,
	LCM_IR_HDM_56_FAULT_CODE,
	LCM_IR_HDM_57_HR_TEMPERATURE,
	LCM_IR_HDM_57_FAULT_CODE,
	LCM_IR_HDM_58_HR_TEMPERATURE,
	LCM_IR_HDM_58_FAULT_CODE,
	LCM_IR_HDM_59_HR_TEMPERATURE,
	LCM_IR_HDM_59_FAULT_CODE,
	LCM_IR_HDM_60_HR_TEMPERATURE,
	LCM_IR_HDM_60_FAULT_CODE,
	LCM_IR_HDM_61_HR_TEMPERATURE,
	LCM_IR_HDM_61_FAULT_CODE,
	LCM_IR_HDM_62_HR_TEMPERATURE,
	LCM_IR_HDM_62_FAULT_CODE,
	LCM_IR_HDM_63_HR_TEMPERATURE,
	LCM_IR_HDM_63_FAULT_CODE,
	LCM_IR_HDM_64_HR_TEMPERATURE,
	LCM_IR_HDM_64_FAULT_CODE,
	LCM_IR_HDM_65_HR_TEMPERATURE,
	LCM_IR_HDM_65_FAULT_CODE,
	LCM_IR_HDM_66_HR_TEMPERATURE,
	LCM_IR_HDM_66_FAULT_CODE,
	LCM_IR_HDM_67_HR_TEMPERATURE,
	LCM_IR_HDM_67_FAULT_CODE,
	LCM_IR_HDM_68_HR_TEMPERATURE,
	LCM_IR_HDM_68_FAULT_CODE,
	LCM_IR_HDM_69_HR_TEMPERATURE,
	LCM_IR_HDM_69_FAULT_CODE,
	LCM_IR_HDM_70_HR_TEMPERATURE,
	LCM_IR_HDM_70_FAULT_CODE,
	LCM_IR_HDM_71_HR_TEMPERATURE,
	LCM_IR_HDM_71_FAULT_CODE,
	LCM_IR_HDM_72_HR_TEMPERATURE,
	LCM_IR_HDM_72_FAULT_CODE,
	LCM_IR_HDM_73_HR_TEMPERATURE,
	LCM_IR_HDM_73_FAULT_CODE,
	LCM_IR_HDM_74_HR_TEMPERATURE,
	LCM_IR_HDM_74_FAULT_CODE,
	LCM_IR_HDM_75_HR_TEMPERATURE,
	LCM_IR_HDM_75_FAULT_CODE,
	LCM_IR_HDM_76_HR_TEMPERATURE,
	LCM_IR_HDM_76_FAULT_CODE,
	LCM_IR_HDM_77_HR_TEMPERATURE,
	LCM_IR_HDM_77_FAULT_CODE,
	LCM_IR_HDM_78_HR_TEMPERATURE,
	LCM_IR_HDM_78_FAULT_CODE,
	LCM_IR_HDM_79_HR_TEMPERATURE,
	LCM_IR_HDM_79_FAULT_CODE,
	LCM_IR_HDM_80_HR_TEMPERATURE,
	LCM_IR_HDM_80_FAULT_CODE,
	LCM_IR_HDM_81_HR_TEMPERATURE,
	LCM_IR_HDM_81_FAULT_CODE,
	LCM_IR_HDM_82_HR_TEMPERATURE,
	LCM_IR_HDM_82_FAULT_CODE,
	LCM_IR_HDM_83_HR_TEMPERATURE,
	LCM_IR_HDM_83_FAULT_CODE,
	LCM_IR_HDM_84_HR_TEMPERATURE,
	LCM_IR_HDM_84_FAULT_CODE,
	LCM_IR_HDM_85_HR_TEMPERATURE,
	LCM_IR_HDM_85_FAULT_CODE,
	LCM_IR_HDM_86_HR_TEMPERATURE,
	LCM_IR_HDM_86_FAULT_CODE,
	LCM_IR_HDM_87_HR_TEMPERATURE,
	LCM_IR_HDM_87_FAULT_CODE,
	LCM_IR_HDM_88_HR_TEMPERATURE,
	LCM_IR_HDM_88_FAULT_CODE,
	LCM_IR_HDM_89_HR_TEMPERATURE,
	LCM_IR_HDM_89_FAULT_CODE,
	LCM_IR_HDM_90_HR_TEMPERATURE,
	LCM_IR_HDM_90_FAULT_CODE,
	LCM_IR_HDM_91_HR_TEMPERATURE,
	LCM_IR_HDM_91_FAULT_CODE,
	LCM_IR_HDM_92_HR_TEMPERATURE,
	LCM_IR_HDM_92_FAULT_CODE,
	LCM_IR_HDM_93_HR_TEMPERATURE,
	LCM_IR_HDM_93_FAULT_CODE,
	LCM_IR_HDM_94_HR_TEMPERATURE,
	LCM_IR_HDM_94_FAULT_CODE,
	LCM_IR_HDM_95_HR_TEMPERATURE,
	LCM_IR_HDM_95_FAULT_CODE,
	LCM_IR_HDM_96_HR_TEMPERATURE,
	LCM_IR_HDM_96_FAULT_CODE,
	LCM_IR_HDM_97_HR_TEMPERATURE,
	LCM_IR_HDM_97_FAULT_CODE,
	LCM_IR_HDM_98_HR_TEMPERATURE,
	LCM_IR_HDM_98_FAULT_CODE,
	LCM_IR_HDM_99_HR_TEMPERATURE,
	LCM_IR_HDM_99_FAULT_CODE,
	LCM_IR_HDM_100_HR_TEMPERATURE,
	LCM_IR_HDM_100_FAULT_CODE,
};


#endif