Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct  1 00:18:55 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Conv_Accel_Top_timing_summary_routed.rpt -pb Conv_Accel_Top_timing_summary_routed.pb -rpx Conv_Accel_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Conv_Accel_Top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 125 register/latch pins with no clock driven by root clock pin: processer/design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 758 pins that are not constrained for maximum delay. (HIGH)

 There are 96 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -108.296    -6481.691                     85                 5350       -0.033       -0.033                      1                 5350        3.000        0.000                       0                  2282  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                        ------------       ----------      --------------
clk_fpga_0                                   {0.000 5.000}      10.000          100.000         
processer/design_2_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_2_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         
  clkfbout_design_2_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                         2.242        0.000                      0                 2790        0.089        0.000                      0                 2790        4.020        0.000                       0                  1414  
processer/design_2_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_2_clk_wiz_0_0                 -108.296    -6477.460                     78                 2255       -0.033       -0.033                      1                 2255        3.750        0.000                       0                   864  
  clkfbout_design_2_clk_wiz_0_0                                                                                                                                                                7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_2_clk_wiz_0_0       -0.782       -4.231                      7                  701        0.399        0.000                      0                  701  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_out1_design_2_clk_wiz_0_0        0.706        0.000                      0                  305        0.308        0.000                      0                  305  
**async_default**              clk_out1_design_2_clk_wiz_0_0  clk_out1_design_2_clk_wiz_0_0        7.125        0.000                      0                    3        0.677        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 1.211ns (18.499%)  route 5.335ns (81.501%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.650     2.944    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X44Y91         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=143, routed)         1.582     4.982    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[3]
    SLICE_X31Y87         LUT4 (Prop_lut4_I0_O)        0.154     5.136 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_3/O
                         net (fo=26, routed)          1.423     6.559    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2
    SLICE_X48Y85         LUT5 (Prop_lut5_I1_O)        0.327     6.886 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.323     7.208    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_3
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.332 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           1.018     8.351    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X45Y91         LUT2 (Prop_lut2_I1_O)        0.150     8.501 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.990     9.490    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.562    12.742    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.229    12.971                     
                         clock uncertainty           -0.154    12.817                     
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.085    11.732    static           processer/design_2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.732                     
                         arrival time                          -9.490                     
  -------------------------------------------------------------------
                         slack                                  2.242                     

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.607ns (24.966%)  route 4.830ns (75.034%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          3.388     7.752    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X52Y88         LUT5 (Prop_lut5_I1_O)        0.124     7.876 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.960     8.836    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X53Y91         LUT5 (Prop_lut5_I2_O)        0.149     8.985 r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.483     9.468    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.465    12.644    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.129    12.773                     
                         clock uncertainty           -0.154    12.619                     
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.413    12.206    static           processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.206                     
                         arrival time                          -9.468                     
  -------------------------------------------------------------------
                         slack                                  2.738                     

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.607ns (24.966%)  route 4.830ns (75.034%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          3.388     7.752    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X52Y88         LUT5 (Prop_lut5_I1_O)        0.124     7.876 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.960     8.836    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X53Y91         LUT5 (Prop_lut5_I2_O)        0.149     8.985 r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.483     9.468    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.465    12.644    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.129    12.773                     
                         clock uncertainty           -0.154    12.619                     
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.413    12.206    static           processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.206                     
                         arrival time                          -9.468                     
  -------------------------------------------------------------------
                         slack                                  2.738                     

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.607ns (24.966%)  route 4.830ns (75.034%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          3.388     7.752    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X52Y88         LUT5 (Prop_lut5_I1_O)        0.124     7.876 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.960     8.836    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X53Y91         LUT5 (Prop_lut5_I2_O)        0.149     8.985 r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.483     9.468    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.465    12.644    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.129    12.773                     
                         clock uncertainty           -0.154    12.619                     
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.413    12.206    static           processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.206                     
                         arrival time                          -9.468                     
  -------------------------------------------------------------------
                         slack                                  2.738                     

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.607ns (24.966%)  route 4.830ns (75.034%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          3.388     7.752    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X52Y88         LUT5 (Prop_lut5_I1_O)        0.124     7.876 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.960     8.836    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X53Y91         LUT5 (Prop_lut5_I2_O)        0.149     8.985 r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.483     9.468    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.465    12.644    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.129    12.773                     
                         clock uncertainty           -0.154    12.619                     
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.413    12.206    static           processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         12.206                     
                         arrival time                          -9.468                     
  -------------------------------------------------------------------
                         slack                                  2.738                     

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 1.950ns (28.790%)  route 4.823ns (71.210%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=12, routed)          4.319     8.800    static         processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X46Y94         LUT4 (Prop_lut4_I3_O)        0.152     8.952 r  static         processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=1, routed)           0.504     9.456    static         processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DBus_Reg
    SLICE_X47Y94         LUT4 (Prop_lut4_I0_O)        0.348     9.804 r  static         processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE[0]_i_1/O
                         net (fo=1, routed)           0.000     9.804    static         processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]_0
    SLICE_X47Y94         FDSE                                         r  static         processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.478    12.657    static         processer/design_2_i/axi_gpio_10/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDSE                                         r  static         processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                         clock pessimism              0.229    12.886                     
                         clock uncertainty           -0.154    12.732                     
    SLICE_X47Y94         FDSE (Setup_fdse_C_D)        0.031    12.763    static           processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.763                     
                         arrival time                          -9.804                     
  -------------------------------------------------------------------
                         slack                                  2.959                     

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.966ns (14.396%)  route 5.744ns (85.604%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.649     2.943    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X45Y90         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.419     3.362 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=67, routed)          2.666     6.028    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.299     6.327 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_3/O
                         net (fo=18, routed)          1.453     7.781    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_3_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.124     7.905 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_2/O
                         net (fo=1, routed)           0.479     8.384    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_2_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124     8.508 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           1.145     9.653    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X33Y86         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.474    12.653    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y86         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                         clock pessimism              0.229    12.882                     
                         clock uncertainty           -0.154    12.728                     
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)       -0.061    12.667    static           processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.667                     
                         arrival time                          -9.653                     
  -------------------------------------------------------------------
                         slack                                  3.014                     

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 1.942ns (29.587%)  route 4.622ns (70.413%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          3.388     7.752    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X52Y88         LUT5 (Prop_lut5_I1_O)        0.124     7.876 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.968     8.844    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.152     8.996 r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_2/O
                         net (fo=1, routed)           0.267     9.262    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_5_in
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.332     9.594 r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.594    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_out[1]
    SLICE_X53Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.465    12.644    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism              0.129    12.773                     
                         clock uncertainty           -0.154    12.619                     
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.031    12.650    static           processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.650                     
                         arrival time                          -9.594                     
  -------------------------------------------------------------------
                         slack                                  3.055                     

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 1.530ns (23.533%)  route 4.972ns (76.467%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.650     2.944    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X44Y91         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=143, routed)         1.247     4.647    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X44Y85         LUT4 (Prop_lut4_I0_O)        0.150     4.797 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_7/O
                         net (fo=21, routed)          0.701     5.498    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.326     5.824 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.510     6.335    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_3
    SLICE_X50Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.459 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.005     7.463    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X45Y92         LUT5 (Prop_lut5_I4_O)        0.153     7.616 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.908     8.524    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X39Y100        LUT4 (Prop_lut4_I1_O)        0.321     8.845 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.600     9.446    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X39Y101        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.654    12.833    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y101        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.129    12.962                     
                         clock uncertainty           -0.154    12.808                     
    SLICE_X39Y101        FDRE (Setup_fdre_C_D)       -0.283    12.525    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         12.525                     
                         arrival time                          -9.446                     
  -------------------------------------------------------------------
                         slack                                  3.079                     

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.615ns (26.872%)  route 4.395ns (73.128%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          2.879     7.244    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y78         LUT5 (Prop_lut5_I1_O)        0.124     7.368 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[9]_INST_0/O
                         net (fo=6, routed)           1.037     8.405    static         processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X50Y79         LUT5 (Prop_lut5_I2_O)        0.157     8.562 r  static         processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.479     9.041    static         processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  static         processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.451    12.630    static         processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y76         FDRE                                         r  static         processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.129    12.759                     
                         clock uncertainty           -0.154    12.605                     
    SLICE_X50Y76         FDRE (Setup_fdre_C_CE)      -0.400    12.205    static           processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.205                     
                         arrival time                          -9.041                     
  -------------------------------------------------------------------
                         slack                                  3.164                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.575     0.911    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.106     1.144    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y92         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.843     1.209    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.927                     
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.056    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056                     
                         arrival time                           1.144                     
  -------------------------------------------------------------------
                         slack                                  0.089                     

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.656     0.992    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.233    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y102        SRL16E                                       r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.930     1.296    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.291     1.005                     
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.135    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.135                     
                         arrival time                           1.233                     
  -------------------------------------------------------------------
                         slack                                  0.098                     

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.656     0.992    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.272    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.885     1.251    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216                     
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.163    static           processer/design_2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163                     
                         arrival time                           1.272                     
  -------------------------------------------------------------------
                         slack                                  0.110                     

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.575     0.911    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.104     1.155    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X30Y92         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.843     1.209    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.282     0.927                     
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042                     
                         arrival time                           1.155                     
  -------------------------------------------------------------------
                         slack                                  0.114                     

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.921%)  route 0.178ns (52.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.656     0.992    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.178     1.334    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.885     1.251    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216                     
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.216    static           processer/design_2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216                     
                         arrival time                           1.334                     
  -------------------------------------------------------------------
                         slack                                  0.119                     

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.576     0.912    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.108    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X29Y95         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.844     1.210    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.912                     
    SLICE_X29Y95         FDRE (Hold_fdre_C_D)         0.078     0.990    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.990                     
                         arrival time                           1.108                     
  -------------------------------------------------------------------
                         slack                                  0.119                     

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.575     0.911    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.104     1.155    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y92         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.843     1.209    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.282     0.927                     
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.036    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036                     
                         arrival time                           1.155                     
  -------------------------------------------------------------------
                         slack                                  0.120                     

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.554     0.890    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y86         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.112     1.143    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X32Y87         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.821     1.187    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y87         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.281     0.906                     
    SLICE_X32Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023                     
                         arrival time                           1.143                     
  -------------------------------------------------------------------
                         slack                                  0.120                     

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.576     0.912    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.108    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X29Y95         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.844     1.210    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.912                     
    SLICE_X29Y95         FDRE (Hold_fdre_C_D)         0.076     0.988    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.988                     
                         arrival time                           1.108                     
  -------------------------------------------------------------------
                         slack                                  0.121                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.638     0.974    static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.171    static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X41Y103        FDRE                                         r  static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.910     1.276    static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.974                     
    SLICE_X41Y103        FDRE (Hold_fdre_C_D)         0.075     1.049    static           processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.049                     
                         arrival time                           1.171                     
  -------------------------------------------------------------------
                         slack                                  0.122                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19  processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y94    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y94    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y88    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y85    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y85    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y89    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y89    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y104   processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y87    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  processer/design_2_i/clk_wiz_0/inst/clk_in1
  To Clock:  processer/design_2_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         processer/design_2_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_2_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :           78  Failing Endpoints,  Worst Slack     -108.296ns,  Total Violation    -6477.460ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.033ns,  Total Violation       -0.033ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -108.296ns  (required time - arrival time)
  Source:                 ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.194ns  (logic 29.299ns (24.789%)  route 88.895ns (75.211%))
  Logic Levels:           143  (CARRY4=34 LDCE=1 LUT2=3 LUT3=13 LUT4=16 LUT5=10 LUT6=66)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.670     1.670    boundary       ConvAccel/matrixAccel/genblk3[0].inputMulti/clk
    SLICE_X36Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/Q
                         net (fo=1, routed)           1.555     3.743    boundary       ConvAccel/matrixAccel/xbar2/xbar_inputConnector[13]
    SLICE_X70Y47         LDCE (DToQ_ldce_D_Q)         0.483     4.226 r  static         ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][13]/Q
                         net (fo=12, routed)          2.294     6.520    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/addend[13]
    SLICE_X87Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5/O
                         net (fo=14, routed)          0.943     7.587    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5_n_0
    SLICE_X86Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.711 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[13]_i_3/O
                         net (fo=178, routed)         0.922     8.633    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_0_in[3]
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.757 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129/O
                         net (fo=1, routed)           0.682     9.439    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087/O
                         net (fo=8, routed)           0.508    10.071    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087_n_0
    SLICE_X89Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.195 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083/O
                         net (fo=7, routed)           0.963    11.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.124    11.282 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122/O
                         net (fo=3, routed)           0.969    12.251    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122_n_0
    SLICE_X92Y49         LUT4 (Prop_lut4_I1_O)        0.124    12.375 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115/O
                         net (fo=1, routed)           0.331    12.706    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.226 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066/CO[3]
                         net (fo=15, routed)          0.964    14.190    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.314 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076/O
                         net (fo=9, routed)           0.662    14.976    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.100 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077/O
                         net (fo=5, routed)           0.579    15.680    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077_n_0
    SLICE_X93Y46         LUT4 (Prop_lut4_I1_O)        0.124    15.804 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104/O
                         net (fo=1, routed)           0.546    16.350    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.870 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057/CO[3]
                         net (fo=14, routed)          0.964    17.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057_n_0
    SLICE_X91Y47         LUT6 (Prop_lut6_I5_O)        0.124    17.958 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015/O
                         net (fo=8, routed)           1.033    18.991    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    19.115 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046/O
                         net (fo=3, routed)           0.313    19.428    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046_n_0
    SLICE_X91Y46         LUT4 (Prop_lut4_I1_O)        0.124    19.552 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060/O
                         net (fo=1, routed)           0.529    20.081    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.588 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988/CO[3]
                         net (fo=21, routed)          0.962    21.550    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988_n_0
    SLICE_X93Y45         LUT5 (Prop_lut5_I4_O)        0.124    21.674 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987/O
                         net (fo=13, routed)          0.656    22.329    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987_n_0
    SLICE_X93Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.453 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905/O
                         net (fo=1, routed)           0.568    23.021    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905_n_0
    SLICE_X92Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.571 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_793/CO[3]
                         net (fo=25, routed)          1.227    24.798    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp13_in
    SLICE_X93Y43         LUT6 (Prop_lut6_I4_O)        0.124    24.922 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890/O
                         net (fo=10, routed)          1.059    25.982    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890_n_0
    SLICE_X93Y42         LUT5 (Prop_lut5_I0_O)        0.124    26.106 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055/O
                         net (fo=2, routed)           0.472    26.577    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055_n_0
    SLICE_X92Y42         LUT3 (Prop_lut3_I1_O)        0.124    26.701 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981/O
                         net (fo=1, routed)           0.000    26.701    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981_n_0
    SLICE_X92Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.081 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888/CO[3]
                         net (fo=15, routed)          0.827    27.908    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I5_O)        0.124    28.032 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881/O
                         net (fo=10, routed)          1.032    29.064    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.188 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068/O
                         net (fo=2, routed)           0.655    29.843    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068_n_0
    SLICE_X92Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.967 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006/O
                         net (fo=1, routed)           0.000    29.967    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.347 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901/CO[3]
                         net (fo=15, routed)          0.935    31.283    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901_n_0
    SLICE_X92Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.407 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900/O
                         net (fo=14, routed)          0.653    32.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900_n_0
    SLICE_X92Y39         LUT4 (Prop_lut4_I1_O)        0.124    32.184 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786/O
                         net (fo=1, routed)           0.556    32.740    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.247 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_641/CO[3]
                         net (fo=31, routed)          1.226    34.473    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp16_in
    SLICE_X90Y38         LUT6 (Prop_lut6_I4_O)        0.124    34.597 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850/O
                         net (fo=11, routed)          1.203    35.800    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850_n_0
    SLICE_X87Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.924 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039/O
                         net (fo=2, routed)           0.570    36.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039_n_0
    SLICE_X88Y37         LUT3 (Prop_lut3_I1_O)        0.124    36.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953/O
                         net (fo=1, routed)           0.000    36.618    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.016 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846/CO[3]
                         net (fo=18, routed)          0.725    37.741    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846_n_0
    SLICE_X89Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.865 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845/O
                         net (fo=4, routed)           0.666    38.531    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845_n_0
    SLICE_X93Y37         LUT6 (Prop_lut6_I0_O)        0.124    38.655 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960/O
                         net (fo=3, routed)           0.697    39.352    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960_n_0
    SLICE_X92Y36         LUT4 (Prop_lut4_I2_O)        0.124    39.476 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856/O
                         net (fo=1, routed)           0.618    40.094    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.601 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749/CO[3]
                         net (fo=15, routed)          1.040    41.640    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.764 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745/O
                         net (fo=15, routed)          0.705    42.469    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745_n_0
    SLICE_X92Y35         LUT4 (Prop_lut4_I1_O)        0.124    42.593 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030/O
                         net (fo=2, routed)           0.496    43.090    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030_n_0
    SLICE_X93Y34         LUT4 (Prop_lut4_I1_O)        0.124    43.214 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930/O
                         net (fo=1, routed)           0.332    43.546    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.066 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831/CO[3]
                         net (fo=13, routed)          0.975    45.041    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831_n_0
    SLICE_X93Y33         LUT6 (Prop_lut6_I5_O)        0.124    45.165 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763/O
                         net (fo=10, routed)          0.796    45.961    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124    46.085 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967/O
                         net (fo=2, routed)           0.302    46.387    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    46.511 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868/O
                         net (fo=1, routed)           0.569    47.080    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.600 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757/CO[3]
                         net (fo=17, routed)          0.705    48.305    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757_n_0
    SLICE_X93Y32         LUT6 (Prop_lut6_I1_O)        0.124    48.429 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737/O
                         net (fo=6, routed)           0.499    48.927    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737_n_0
    SLICE_X92Y31         LUT6 (Prop_lut6_I0_O)        0.124    49.051 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735/O
                         net (fo=6, routed)           0.316    49.368    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735_n_0
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.124    49.492 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728/O
                         net (fo=9, routed)           0.448    49.940    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728_n_0
    SLICE_X91Y31         LUT2 (Prop_lut2_I0_O)        0.124    50.064 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732/O
                         net (fo=3, routed)           0.457    50.520    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732_n_0
    SLICE_X92Y30         LUT6 (Prop_lut6_I0_O)        0.124    50.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827/O
                         net (fo=1, routed)           0.000    50.644    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.020 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712/CO[3]
                         net (fo=21, routed)          1.372    52.393    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712_n_0
    SLICE_X92Y27         LUT2 (Prop_lut2_I1_O)        0.157    52.550 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938/O
                         net (fo=2, routed)           0.854    53.403    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938_n_0
    SLICE_X91Y28         LUT6 (Prop_lut6_I2_O)        0.355    53.758 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_837/O
                         net (fo=2, routed)           0.000    53.758    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_723_n_0
    SLICE_X91Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.159 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597/CO[3]
                         net (fo=25, routed)          1.172    55.331    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597_n_0
    SLICE_X92Y27         LUT4 (Prop_lut4_I1_O)        0.124    55.455 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592/O
                         net (fo=5, routed)           0.703    56.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592_n_0
    SLICE_X90Y26         LUT6 (Prop_lut6_I5_O)        0.124    56.282 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823/O
                         net (fo=2, routed)           0.590    56.872    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823_n_0
    SLICE_X90Y25         LUT3 (Prop_lut3_I0_O)        0.124    56.996 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709/O
                         net (fo=1, routed)           0.000    56.996    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.376 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575/CO[3]
                         net (fo=21, routed)          0.776    58.152    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575_n_0
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.124    58.276 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701/O
                         net (fo=3, routed)           0.507    58.783    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701_n_0
    SLICE_X93Y24         LUT6 (Prop_lut6_I0_O)        0.124    58.907 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696/O
                         net (fo=4, routed)           0.578    59.485    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696_n_0
    SLICE_X93Y23         LUT6 (Prop_lut6_I0_O)        0.124    59.609 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607/O
                         net (fo=5, routed)           0.404    60.012    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607_n_0
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124    60.136 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567/O
                         net (fo=5, routed)           0.591    60.728    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567_n_0
    SLICE_X91Y23         LUT3 (Prop_lut3_I1_O)        0.124    60.852 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687/O
                         net (fo=1, routed)           0.000    60.852    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.250 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551/CO[3]
                         net (fo=23, routed)          1.010    62.259    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551_n_0
    SLICE_X91Y22         LUT6 (Prop_lut6_I1_O)        0.124    62.383 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572/O
                         net (fo=3, routed)           0.336    62.719    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572_n_0
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.124    62.843 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556/O
                         net (fo=4, routed)           0.506    63.349    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556_n_0
    SLICE_X93Y22         LUT6 (Prop_lut6_I0_O)        0.124    63.473 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566/O
                         net (fo=4, routed)           0.373    63.845    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566_n_0
    SLICE_X93Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.969 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436/O
                         net (fo=6, routed)           0.445    64.414    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436_n_0
    SLICE_X92Y21         LUT3 (Prop_lut3_I1_O)        0.124    64.538 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563/O
                         net (fo=1, routed)           0.000    64.538    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    64.918 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435/CO[3]
                         net (fo=26, routed)          1.099    66.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435_n_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124    66.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541/O
                         net (fo=6, routed)           0.347    66.488    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541_n_0
    SLICE_X90Y20         LUT6 (Prop_lut6_I0_O)        0.124    66.612 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540/O
                         net (fo=6, routed)           0.447    67.059    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540_n_0
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.124    67.183 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539/O
                         net (fo=7, routed)           0.723    67.906    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539_n_0
    SLICE_X91Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.030 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537/O
                         net (fo=4, routed)           0.352    68.381    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537_n_0
    SLICE_X92Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.505 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_430/O
                         net (fo=3, routed)           0.000    68.505    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_547_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.881 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429/CO[3]
                         net (fo=22, routed)          1.001    69.882    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429_n_0
    SLICE_X90Y17         LUT6 (Prop_lut6_I1_O)        0.124    70.006 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799/O
                         net (fo=4, routed)           0.321    70.327    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.451 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717/O
                         net (fo=2, routed)           0.163    70.614    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.738 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715/O
                         net (fo=2, routed)           0.441    71.179    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715_n_0
    SLICE_X93Y18         LUT6 (Prop_lut6_I0_O)        0.124    71.303 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584/O
                         net (fo=2, routed)           0.323    71.625    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584_n_0
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.124    71.749 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_589/O
                         net (fo=4, routed)           0.000    71.749    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_666_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.150 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525/CO[3]
                         net (fo=26, routed)          0.866    73.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525_n_0
    SLICE_X93Y16         LUT5 (Prop_lut5_I4_O)        0.124    73.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446/O
                         net (fo=11, routed)          0.903    74.043    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446_n_0
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    74.167 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714/O
                         net (fo=2, routed)           1.107    75.275    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714_n_0
    SLICE_X93Y14         LUT3 (Prop_lut3_I0_O)        0.124    75.399 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_comp/O
                         net (fo=1, routed)           0.000    75.399    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    75.797 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442/CO[3]
                         net (fo=23, routed)          1.009    76.806    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442_n_0
    SLICE_X91Y13         LUT5 (Prop_lut5_I4_O)        0.124    76.930 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388/O
                         net (fo=9, routed)           0.905    77.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388_n_0
    SLICE_X93Y11         LUT6 (Prop_lut6_I0_O)        0.124    77.958 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653/O
                         net (fo=2, routed)           0.739    78.698    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653_n_0
    SLICE_X90Y12         LUT3 (Prop_lut3_I0_O)        0.124    78.822 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_comp/O
                         net (fo=1, routed)           0.000    78.822    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    79.202 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386/CO[3]
                         net (fo=25, routed)          1.015    80.217    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386_n_0
    SLICE_X91Y11         LUT4 (Prop_lut4_I3_O)        0.124    80.341 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283/O
                         net (fo=16, routed)          0.823    81.163    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283_n_0
    SLICE_X90Y9          LUT6 (Prop_lut6_I2_O)        0.124    81.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507/O
                         net (fo=2, routed)           0.562    81.849    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507_n_0
    SLICE_X90Y10         LUT3 (Prop_lut3_I0_O)        0.124    81.973 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_comp/O
                         net (fo=1, routed)           0.000    81.973    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    82.353 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277/CO[3]
                         net (fo=32, routed)          1.369    83.722    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277_n_0
    SLICE_X91Y11         LUT6 (Prop_lut6_I3_O)        0.124    83.846 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276/O
                         net (fo=3, routed)           0.703    84.548    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276_n_0
    SLICE_X88Y11         LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179/O
                         net (fo=1, routed)           0.526    85.198    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    85.596 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_105/CO[3]
                         net (fo=43, routed)          0.739    86.335    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp121_in
    SLICE_X86Y10         LUT5 (Prop_lut5_I4_O)        0.124    86.459 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_comp/O
                         net (fo=1, routed)           0.548    87.007    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_n_0_repN
    SLICE_X87Y9          LUT6 (Prop_lut6_I5_O)        0.124    87.131 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_comp/O
                         net (fo=2, routed)           0.427    87.558    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_n_0
    SLICE_X86Y10         LUT6 (Prop_lut6_I0_O)        0.124    87.682 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368/O
                         net (fo=3, routed)           0.981    88.662    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I0_O)        0.124    88.786 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_259/O
                         net (fo=2, routed)           0.000    88.786    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_405_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.187 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290/CO[3]
                         net (fo=25, routed)          0.692    89.879    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I1_O)        0.124    90.003 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362/O
                         net (fo=3, routed)           0.188    90.191    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    90.315 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255/O
                         net (fo=5, routed)           0.695    91.010    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.134 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492/O
                         net (fo=3, routed)           0.185    91.319    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.443 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351/O
                         net (fo=5, routed)           0.599    92.042    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351_n_0
    SLICE_X89Y15         LUT3 (Prop_lut3_I1_O)        0.124    92.166 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356/O
                         net (fo=1, routed)           0.000    92.166    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.564 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245/CO[3]
                         net (fo=21, routed)          1.395    93.959    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I3_O)        0.124    94.083 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166/O
                         net (fo=9, routed)           0.528    94.611    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166_n_0
    SLICE_X88Y16         LUT6 (Prop_lut6_I5_O)        0.124    94.735 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360/O
                         net (fo=2, routed)           0.917    95.653    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360_n_0
    SLICE_X87Y18         LUT3 (Prop_lut3_I0_O)        0.124    95.777 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_comp/O
                         net (fo=1, routed)           0.000    95.777    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_n_0
    SLICE_X87Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    96.175 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165/CO[3]
                         net (fo=25, routed)          0.945    97.120    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.244 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275/O
                         net (fo=3, routed)           0.504    97.748    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275_n_0
    SLICE_X86Y19         LUT6 (Prop_lut6_I0_O)        0.124    97.872 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239/O
                         net (fo=4, routed)           0.338    98.210    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239_n_0
    SLICE_X86Y18         LUT6 (Prop_lut6_I0_O)        0.124    98.334 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223/O
                         net (fo=7, routed)           0.821    99.155    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223_n_0
    SLICE_X87Y19         LUT3 (Prop_lut3_I1_O)        0.124    99.279 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_comp/O
                         net (fo=1, routed)           0.000    99.279    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_n_0
    SLICE_X87Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.677 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175/CO[3]
                         net (fo=30, routed)          0.851   100.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175_n_0
    SLICE_X89Y20         LUT6 (Prop_lut6_I1_O)        0.124   100.652 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226/O
                         net (fo=7, routed)           0.520   101.172    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.296 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224/O
                         net (fo=7, routed)           0.198   101.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345/O
                         net (fo=2, routed)           0.307   101.925    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345_n_0
    SLICE_X89Y20         LUT4 (Prop_lut4_I1_O)        0.124   102.049 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233/O
                         net (fo=1, routed)           0.928   102.977    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   103.484 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145/CO[3]
                         net (fo=22, routed)          1.418   104.901    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145_n_0
    SLICE_X89Y23         LUT4 (Prop_lut4_I1_O)        0.124   105.025 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174/O
                         net (fo=4, routed)           0.688   105.713    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174_n_0
    SLICE_X89Y23         LUT6 (Prop_lut6_I1_O)        0.124   105.837 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137/O
                         net (fo=1, routed)           0.402   106.239    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.637 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69/CO[3]
                         net (fo=17, routed)          1.203   107.840    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69_n_0
    SLICE_X87Y23         LUT5 (Prop_lut5_I4_O)        0.124   107.964 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64/O
                         net (fo=5, routed)           0.611   108.575    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64_n_0
    SLICE_X89Y25         LUT5 (Prop_lut5_I4_O)        0.124   108.699 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76/O
                         net (fo=8, routed)           0.698   109.397    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76_n_0
    SLICE_X88Y25         LUT4 (Prop_lut4_I0_O)        0.124   109.521 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152/O
                         net (fo=1, routed)           0.000   109.521    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   109.919 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74/CO[3]
                         net (fo=15, routed)          0.870   110.788    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74_n_0
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.124   110.912 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55/O
                         net (fo=9, routed)           1.007   111.919    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I3_O)        0.124   112.043 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_comp/O
                         net (fo=3, routed)           0.321   112.365    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I2_O)        0.124   112.489 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118/O
                         net (fo=1, routed)           0.000   112.489    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.039 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50/CO[3]
                         net (fo=8, routed)           1.030   114.068    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50_n_0
    SLICE_X86Y27         LUT6 (Prop_lut6_I4_O)        0.124   114.192 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20/O
                         net (fo=1, routed)           0.568   114.761    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   115.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_10/CO[3]
                         net (fo=18, routed)          1.164   116.451    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallMan1
    SLICE_X86Y34         LUT6 (Prop_lut6_I1_O)        0.124   116.575 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18/O
                         net (fo=1, routed)           0.829   117.404    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18_n_0
    SLICE_X87Y41         LUT6 (Prop_lut6_I3_O)        0.124   117.528 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_comp_1/O
                         net (fo=1, routed)           0.000   117.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.060 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.174 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.174    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   118.413 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_2/O[2]
                         net (fo=1, routed)           1.121   119.534    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate1[10]
    SLICE_X88Y43         LUT3 (Prop_lut3_I0_O)        0.330   119.864 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[9]_i_1/O
                         net (fo=1, routed)           0.000   119.864    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_1_out[9]
    SLICE_X88Y43         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.563    11.563    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/Clk
    SLICE_X88Y43         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[9]/C
                         clock pessimism              0.004    11.567                     
                         clock uncertainty           -0.074    11.493                     
    SLICE_X88Y43         FDRE (Setup_fdre_C_D)        0.075    11.568    reconfigurable   ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[9]
  -------------------------------------------------------------------
                         required time                         11.568                     
                         arrival time                        -119.864                     
  -------------------------------------------------------------------
                         slack                               -108.296                     

Slack (VIOLATED) :        -108.257ns  (required time - arrival time)
  Source:                 ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.112ns  (logic 29.092ns (24.631%)  route 89.020ns (75.369%))
  Logic Levels:           144  (CARRY4=34 LDCE=1 LUT2=3 LUT3=12 LUT4=16 LUT5=10 LUT6=68)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.670     1.670    boundary       ConvAccel/matrixAccel/genblk3[0].inputMulti/clk
    SLICE_X36Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/Q
                         net (fo=1, routed)           1.555     3.743    boundary       ConvAccel/matrixAccel/xbar2/xbar_inputConnector[13]
    SLICE_X70Y47         LDCE (DToQ_ldce_D_Q)         0.483     4.226 r  static         ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][13]/Q
                         net (fo=12, routed)          2.294     6.520    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/addend[13]
    SLICE_X87Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5/O
                         net (fo=14, routed)          0.943     7.587    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5_n_0
    SLICE_X86Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.711 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[13]_i_3/O
                         net (fo=178, routed)         0.922     8.633    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_0_in[3]
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.757 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129/O
                         net (fo=1, routed)           0.682     9.439    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087/O
                         net (fo=8, routed)           0.508    10.071    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087_n_0
    SLICE_X89Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.195 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083/O
                         net (fo=7, routed)           0.963    11.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.124    11.282 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122/O
                         net (fo=3, routed)           0.969    12.251    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122_n_0
    SLICE_X92Y49         LUT4 (Prop_lut4_I1_O)        0.124    12.375 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115/O
                         net (fo=1, routed)           0.331    12.706    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.226 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066/CO[3]
                         net (fo=15, routed)          0.964    14.190    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.314 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076/O
                         net (fo=9, routed)           0.662    14.976    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.100 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077/O
                         net (fo=5, routed)           0.579    15.680    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077_n_0
    SLICE_X93Y46         LUT4 (Prop_lut4_I1_O)        0.124    15.804 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104/O
                         net (fo=1, routed)           0.546    16.350    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.870 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057/CO[3]
                         net (fo=14, routed)          0.964    17.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057_n_0
    SLICE_X91Y47         LUT6 (Prop_lut6_I5_O)        0.124    17.958 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015/O
                         net (fo=8, routed)           1.033    18.991    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    19.115 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046/O
                         net (fo=3, routed)           0.313    19.428    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046_n_0
    SLICE_X91Y46         LUT4 (Prop_lut4_I1_O)        0.124    19.552 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060/O
                         net (fo=1, routed)           0.529    20.081    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.588 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988/CO[3]
                         net (fo=21, routed)          0.962    21.550    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988_n_0
    SLICE_X93Y45         LUT5 (Prop_lut5_I4_O)        0.124    21.674 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987/O
                         net (fo=13, routed)          0.656    22.329    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987_n_0
    SLICE_X93Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.453 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905/O
                         net (fo=1, routed)           0.568    23.021    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905_n_0
    SLICE_X92Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.571 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_793/CO[3]
                         net (fo=25, routed)          1.227    24.798    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp13_in
    SLICE_X93Y43         LUT6 (Prop_lut6_I4_O)        0.124    24.922 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890/O
                         net (fo=10, routed)          1.059    25.982    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890_n_0
    SLICE_X93Y42         LUT5 (Prop_lut5_I0_O)        0.124    26.106 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055/O
                         net (fo=2, routed)           0.472    26.577    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055_n_0
    SLICE_X92Y42         LUT3 (Prop_lut3_I1_O)        0.124    26.701 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981/O
                         net (fo=1, routed)           0.000    26.701    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981_n_0
    SLICE_X92Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.081 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888/CO[3]
                         net (fo=15, routed)          0.827    27.908    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I5_O)        0.124    28.032 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881/O
                         net (fo=10, routed)          1.032    29.064    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.188 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068/O
                         net (fo=2, routed)           0.655    29.843    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068_n_0
    SLICE_X92Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.967 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006/O
                         net (fo=1, routed)           0.000    29.967    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.347 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901/CO[3]
                         net (fo=15, routed)          0.935    31.283    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901_n_0
    SLICE_X92Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.407 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900/O
                         net (fo=14, routed)          0.653    32.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900_n_0
    SLICE_X92Y39         LUT4 (Prop_lut4_I1_O)        0.124    32.184 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786/O
                         net (fo=1, routed)           0.556    32.740    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.247 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_641/CO[3]
                         net (fo=31, routed)          1.226    34.473    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp16_in
    SLICE_X90Y38         LUT6 (Prop_lut6_I4_O)        0.124    34.597 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850/O
                         net (fo=11, routed)          1.203    35.800    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850_n_0
    SLICE_X87Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.924 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039/O
                         net (fo=2, routed)           0.570    36.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039_n_0
    SLICE_X88Y37         LUT3 (Prop_lut3_I1_O)        0.124    36.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953/O
                         net (fo=1, routed)           0.000    36.618    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.016 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846/CO[3]
                         net (fo=18, routed)          0.725    37.741    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846_n_0
    SLICE_X89Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.865 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845/O
                         net (fo=4, routed)           0.666    38.531    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845_n_0
    SLICE_X93Y37         LUT6 (Prop_lut6_I0_O)        0.124    38.655 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960/O
                         net (fo=3, routed)           0.697    39.352    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960_n_0
    SLICE_X92Y36         LUT4 (Prop_lut4_I2_O)        0.124    39.476 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856/O
                         net (fo=1, routed)           0.618    40.094    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.601 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749/CO[3]
                         net (fo=15, routed)          1.040    41.640    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.764 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745/O
                         net (fo=15, routed)          0.705    42.469    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745_n_0
    SLICE_X92Y35         LUT4 (Prop_lut4_I1_O)        0.124    42.593 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030/O
                         net (fo=2, routed)           0.496    43.090    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030_n_0
    SLICE_X93Y34         LUT4 (Prop_lut4_I1_O)        0.124    43.214 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930/O
                         net (fo=1, routed)           0.332    43.546    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.066 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831/CO[3]
                         net (fo=13, routed)          0.975    45.041    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831_n_0
    SLICE_X93Y33         LUT6 (Prop_lut6_I5_O)        0.124    45.165 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763/O
                         net (fo=10, routed)          0.796    45.961    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124    46.085 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967/O
                         net (fo=2, routed)           0.302    46.387    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    46.511 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868/O
                         net (fo=1, routed)           0.569    47.080    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.600 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757/CO[3]
                         net (fo=17, routed)          0.705    48.305    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757_n_0
    SLICE_X93Y32         LUT6 (Prop_lut6_I1_O)        0.124    48.429 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737/O
                         net (fo=6, routed)           0.499    48.927    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737_n_0
    SLICE_X92Y31         LUT6 (Prop_lut6_I0_O)        0.124    49.051 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735/O
                         net (fo=6, routed)           0.316    49.368    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735_n_0
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.124    49.492 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728/O
                         net (fo=9, routed)           0.448    49.940    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728_n_0
    SLICE_X91Y31         LUT2 (Prop_lut2_I0_O)        0.124    50.064 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732/O
                         net (fo=3, routed)           0.457    50.520    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732_n_0
    SLICE_X92Y30         LUT6 (Prop_lut6_I0_O)        0.124    50.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827/O
                         net (fo=1, routed)           0.000    50.644    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.020 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712/CO[3]
                         net (fo=21, routed)          1.372    52.393    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712_n_0
    SLICE_X92Y27         LUT2 (Prop_lut2_I1_O)        0.157    52.550 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938/O
                         net (fo=2, routed)           0.854    53.403    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938_n_0
    SLICE_X91Y28         LUT6 (Prop_lut6_I2_O)        0.355    53.758 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_837/O
                         net (fo=2, routed)           0.000    53.758    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_723_n_0
    SLICE_X91Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.159 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597/CO[3]
                         net (fo=25, routed)          1.172    55.331    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597_n_0
    SLICE_X92Y27         LUT4 (Prop_lut4_I1_O)        0.124    55.455 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592/O
                         net (fo=5, routed)           0.703    56.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592_n_0
    SLICE_X90Y26         LUT6 (Prop_lut6_I5_O)        0.124    56.282 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823/O
                         net (fo=2, routed)           0.590    56.872    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823_n_0
    SLICE_X90Y25         LUT3 (Prop_lut3_I0_O)        0.124    56.996 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709/O
                         net (fo=1, routed)           0.000    56.996    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.376 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575/CO[3]
                         net (fo=21, routed)          0.776    58.152    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575_n_0
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.124    58.276 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701/O
                         net (fo=3, routed)           0.507    58.783    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701_n_0
    SLICE_X93Y24         LUT6 (Prop_lut6_I0_O)        0.124    58.907 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696/O
                         net (fo=4, routed)           0.578    59.485    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696_n_0
    SLICE_X93Y23         LUT6 (Prop_lut6_I0_O)        0.124    59.609 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607/O
                         net (fo=5, routed)           0.404    60.012    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607_n_0
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124    60.136 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567/O
                         net (fo=5, routed)           0.591    60.728    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567_n_0
    SLICE_X91Y23         LUT3 (Prop_lut3_I1_O)        0.124    60.852 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687/O
                         net (fo=1, routed)           0.000    60.852    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.250 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551/CO[3]
                         net (fo=23, routed)          1.010    62.259    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551_n_0
    SLICE_X91Y22         LUT6 (Prop_lut6_I1_O)        0.124    62.383 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572/O
                         net (fo=3, routed)           0.336    62.719    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572_n_0
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.124    62.843 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556/O
                         net (fo=4, routed)           0.506    63.349    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556_n_0
    SLICE_X93Y22         LUT6 (Prop_lut6_I0_O)        0.124    63.473 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566/O
                         net (fo=4, routed)           0.373    63.845    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566_n_0
    SLICE_X93Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.969 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436/O
                         net (fo=6, routed)           0.445    64.414    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436_n_0
    SLICE_X92Y21         LUT3 (Prop_lut3_I1_O)        0.124    64.538 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563/O
                         net (fo=1, routed)           0.000    64.538    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    64.918 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435/CO[3]
                         net (fo=26, routed)          1.099    66.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435_n_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124    66.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541/O
                         net (fo=6, routed)           0.347    66.488    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541_n_0
    SLICE_X90Y20         LUT6 (Prop_lut6_I0_O)        0.124    66.612 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540/O
                         net (fo=6, routed)           0.447    67.059    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540_n_0
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.124    67.183 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539/O
                         net (fo=7, routed)           0.723    67.906    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539_n_0
    SLICE_X91Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.030 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537/O
                         net (fo=4, routed)           0.352    68.381    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537_n_0
    SLICE_X92Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.505 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_430/O
                         net (fo=3, routed)           0.000    68.505    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_547_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.881 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429/CO[3]
                         net (fo=22, routed)          1.001    69.882    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429_n_0
    SLICE_X90Y17         LUT6 (Prop_lut6_I1_O)        0.124    70.006 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799/O
                         net (fo=4, routed)           0.321    70.327    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.451 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717/O
                         net (fo=2, routed)           0.163    70.614    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.738 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715/O
                         net (fo=2, routed)           0.441    71.179    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715_n_0
    SLICE_X93Y18         LUT6 (Prop_lut6_I0_O)        0.124    71.303 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584/O
                         net (fo=2, routed)           0.323    71.625    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584_n_0
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.124    71.749 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_589/O
                         net (fo=4, routed)           0.000    71.749    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_666_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.150 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525/CO[3]
                         net (fo=26, routed)          0.866    73.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525_n_0
    SLICE_X93Y16         LUT5 (Prop_lut5_I4_O)        0.124    73.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446/O
                         net (fo=11, routed)          0.903    74.043    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446_n_0
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    74.167 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714/O
                         net (fo=2, routed)           1.107    75.275    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714_n_0
    SLICE_X93Y14         LUT3 (Prop_lut3_I0_O)        0.124    75.399 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_comp/O
                         net (fo=1, routed)           0.000    75.399    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    75.797 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442/CO[3]
                         net (fo=23, routed)          1.009    76.806    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442_n_0
    SLICE_X91Y13         LUT5 (Prop_lut5_I4_O)        0.124    76.930 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388/O
                         net (fo=9, routed)           0.905    77.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388_n_0
    SLICE_X93Y11         LUT6 (Prop_lut6_I0_O)        0.124    77.958 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653/O
                         net (fo=2, routed)           0.739    78.698    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653_n_0
    SLICE_X90Y12         LUT3 (Prop_lut3_I0_O)        0.124    78.822 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_comp/O
                         net (fo=1, routed)           0.000    78.822    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    79.202 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386/CO[3]
                         net (fo=25, routed)          1.015    80.217    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386_n_0
    SLICE_X91Y11         LUT4 (Prop_lut4_I3_O)        0.124    80.341 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283/O
                         net (fo=16, routed)          0.823    81.163    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283_n_0
    SLICE_X90Y9          LUT6 (Prop_lut6_I2_O)        0.124    81.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507/O
                         net (fo=2, routed)           0.562    81.849    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507_n_0
    SLICE_X90Y10         LUT3 (Prop_lut3_I0_O)        0.124    81.973 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_comp/O
                         net (fo=1, routed)           0.000    81.973    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    82.353 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277/CO[3]
                         net (fo=32, routed)          1.369    83.722    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277_n_0
    SLICE_X91Y11         LUT6 (Prop_lut6_I3_O)        0.124    83.846 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276/O
                         net (fo=3, routed)           0.703    84.548    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276_n_0
    SLICE_X88Y11         LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179/O
                         net (fo=1, routed)           0.526    85.198    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    85.596 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_105/CO[3]
                         net (fo=43, routed)          0.739    86.335    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp121_in
    SLICE_X86Y10         LUT5 (Prop_lut5_I4_O)        0.124    86.459 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_comp/O
                         net (fo=1, routed)           0.548    87.007    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_n_0_repN
    SLICE_X87Y9          LUT6 (Prop_lut6_I5_O)        0.124    87.131 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_comp/O
                         net (fo=2, routed)           0.427    87.558    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_n_0
    SLICE_X86Y10         LUT6 (Prop_lut6_I0_O)        0.124    87.682 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368/O
                         net (fo=3, routed)           0.981    88.662    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I0_O)        0.124    88.786 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_259/O
                         net (fo=2, routed)           0.000    88.786    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_405_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.187 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290/CO[3]
                         net (fo=25, routed)          0.692    89.879    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I1_O)        0.124    90.003 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362/O
                         net (fo=3, routed)           0.188    90.191    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    90.315 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255/O
                         net (fo=5, routed)           0.695    91.010    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.134 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492/O
                         net (fo=3, routed)           0.185    91.319    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.443 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351/O
                         net (fo=5, routed)           0.599    92.042    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351_n_0
    SLICE_X89Y15         LUT3 (Prop_lut3_I1_O)        0.124    92.166 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356/O
                         net (fo=1, routed)           0.000    92.166    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.564 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245/CO[3]
                         net (fo=21, routed)          1.395    93.959    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I3_O)        0.124    94.083 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166/O
                         net (fo=9, routed)           0.528    94.611    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166_n_0
    SLICE_X88Y16         LUT6 (Prop_lut6_I5_O)        0.124    94.735 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360/O
                         net (fo=2, routed)           0.917    95.653    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360_n_0
    SLICE_X87Y18         LUT3 (Prop_lut3_I0_O)        0.124    95.777 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_comp/O
                         net (fo=1, routed)           0.000    95.777    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_n_0
    SLICE_X87Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    96.175 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165/CO[3]
                         net (fo=25, routed)          0.945    97.120    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.244 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275/O
                         net (fo=3, routed)           0.504    97.748    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275_n_0
    SLICE_X86Y19         LUT6 (Prop_lut6_I0_O)        0.124    97.872 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239/O
                         net (fo=4, routed)           0.338    98.210    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239_n_0
    SLICE_X86Y18         LUT6 (Prop_lut6_I0_O)        0.124    98.334 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223/O
                         net (fo=7, routed)           0.821    99.155    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223_n_0
    SLICE_X87Y19         LUT3 (Prop_lut3_I1_O)        0.124    99.279 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_comp/O
                         net (fo=1, routed)           0.000    99.279    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_n_0
    SLICE_X87Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.677 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175/CO[3]
                         net (fo=30, routed)          0.851   100.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175_n_0
    SLICE_X89Y20         LUT6 (Prop_lut6_I1_O)        0.124   100.652 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226/O
                         net (fo=7, routed)           0.520   101.172    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.296 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224/O
                         net (fo=7, routed)           0.198   101.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345/O
                         net (fo=2, routed)           0.307   101.925    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345_n_0
    SLICE_X89Y20         LUT4 (Prop_lut4_I1_O)        0.124   102.049 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233/O
                         net (fo=1, routed)           0.928   102.977    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   103.484 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145/CO[3]
                         net (fo=22, routed)          1.418   104.901    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145_n_0
    SLICE_X89Y23         LUT4 (Prop_lut4_I1_O)        0.124   105.025 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174/O
                         net (fo=4, routed)           0.688   105.713    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174_n_0
    SLICE_X89Y23         LUT6 (Prop_lut6_I1_O)        0.124   105.837 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137/O
                         net (fo=1, routed)           0.402   106.239    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.637 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69/CO[3]
                         net (fo=17, routed)          1.203   107.840    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69_n_0
    SLICE_X87Y23         LUT5 (Prop_lut5_I4_O)        0.124   107.964 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64/O
                         net (fo=5, routed)           0.611   108.575    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64_n_0
    SLICE_X89Y25         LUT5 (Prop_lut5_I4_O)        0.124   108.699 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76/O
                         net (fo=8, routed)           0.698   109.397    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76_n_0
    SLICE_X88Y25         LUT4 (Prop_lut4_I0_O)        0.124   109.521 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152/O
                         net (fo=1, routed)           0.000   109.521    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   109.919 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74/CO[3]
                         net (fo=15, routed)          0.870   110.788    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74_n_0
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.124   110.912 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55/O
                         net (fo=9, routed)           1.007   111.919    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I3_O)        0.124   112.043 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_comp/O
                         net (fo=3, routed)           0.321   112.365    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I2_O)        0.124   112.489 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118/O
                         net (fo=1, routed)           0.000   112.489    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.039 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50/CO[3]
                         net (fo=8, routed)           1.030   114.068    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50_n_0
    SLICE_X86Y27         LUT6 (Prop_lut6_I4_O)        0.124   114.192 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20/O
                         net (fo=1, routed)           0.568   114.761    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   115.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_10/CO[3]
                         net (fo=18, routed)          1.164   116.451    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallMan1
    SLICE_X86Y34         LUT6 (Prop_lut6_I1_O)        0.124   116.575 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18/O
                         net (fo=1, routed)           0.829   117.404    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18_n_0
    SLICE_X87Y41         LUT6 (Prop_lut6_I3_O)        0.124   117.528 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_comp_1/O
                         net (fo=1, routed)           0.000   117.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.060 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.174 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.174    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.288 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_2/CO[3]
                         net (fo=12, routed)          0.784   119.072    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate1[11]
    SLICE_X89Y46         LUT6 (Prop_lut6_I0_O)        0.124   119.196 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[11]_i_2/O
                         net (fo=4, routed)           0.462   119.658    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[11]_i_2_n_0
    SLICE_X87Y45         LUT6 (Prop_lut6_I0_O)        0.124   119.782 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[11]_i_1/O
                         net (fo=1, routed)           0.000   119.782    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_1_out[11]
    SLICE_X87Y45         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.563    11.563    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/Clk
    SLICE_X87Y45         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[11]/C
                         clock pessimism              0.004    11.567                     
                         clock uncertainty           -0.074    11.493                     
    SLICE_X87Y45         FDRE (Setup_fdre_C_D)        0.032    11.525    reconfigurable   ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[11]
  -------------------------------------------------------------------
                         required time                         11.525                     
                         arrival time                        -119.782                     
  -------------------------------------------------------------------
                         slack                               -108.257                     

Slack (VIOLATED) :        -108.253ns  (required time - arrival time)
  Source:                 ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.107ns  (logic 29.092ns (24.632%)  route 89.015ns (75.368%))
  Logic Levels:           144  (CARRY4=34 LDCE=1 LUT2=3 LUT3=12 LUT4=16 LUT5=10 LUT6=68)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.670     1.670    boundary       ConvAccel/matrixAccel/genblk3[0].inputMulti/clk
    SLICE_X36Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/Q
                         net (fo=1, routed)           1.555     3.743    boundary       ConvAccel/matrixAccel/xbar2/xbar_inputConnector[13]
    SLICE_X70Y47         LDCE (DToQ_ldce_D_Q)         0.483     4.226 r  static         ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][13]/Q
                         net (fo=12, routed)          2.294     6.520    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/addend[13]
    SLICE_X87Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5/O
                         net (fo=14, routed)          0.943     7.587    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5_n_0
    SLICE_X86Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.711 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[13]_i_3/O
                         net (fo=178, routed)         0.922     8.633    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_0_in[3]
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.757 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129/O
                         net (fo=1, routed)           0.682     9.439    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087/O
                         net (fo=8, routed)           0.508    10.071    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087_n_0
    SLICE_X89Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.195 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083/O
                         net (fo=7, routed)           0.963    11.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.124    11.282 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122/O
                         net (fo=3, routed)           0.969    12.251    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122_n_0
    SLICE_X92Y49         LUT4 (Prop_lut4_I1_O)        0.124    12.375 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115/O
                         net (fo=1, routed)           0.331    12.706    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.226 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066/CO[3]
                         net (fo=15, routed)          0.964    14.190    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.314 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076/O
                         net (fo=9, routed)           0.662    14.976    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.100 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077/O
                         net (fo=5, routed)           0.579    15.680    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077_n_0
    SLICE_X93Y46         LUT4 (Prop_lut4_I1_O)        0.124    15.804 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104/O
                         net (fo=1, routed)           0.546    16.350    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.870 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057/CO[3]
                         net (fo=14, routed)          0.964    17.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057_n_0
    SLICE_X91Y47         LUT6 (Prop_lut6_I5_O)        0.124    17.958 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015/O
                         net (fo=8, routed)           1.033    18.991    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    19.115 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046/O
                         net (fo=3, routed)           0.313    19.428    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046_n_0
    SLICE_X91Y46         LUT4 (Prop_lut4_I1_O)        0.124    19.552 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060/O
                         net (fo=1, routed)           0.529    20.081    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.588 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988/CO[3]
                         net (fo=21, routed)          0.962    21.550    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988_n_0
    SLICE_X93Y45         LUT5 (Prop_lut5_I4_O)        0.124    21.674 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987/O
                         net (fo=13, routed)          0.656    22.329    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987_n_0
    SLICE_X93Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.453 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905/O
                         net (fo=1, routed)           0.568    23.021    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905_n_0
    SLICE_X92Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.571 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_793/CO[3]
                         net (fo=25, routed)          1.227    24.798    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp13_in
    SLICE_X93Y43         LUT6 (Prop_lut6_I4_O)        0.124    24.922 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890/O
                         net (fo=10, routed)          1.059    25.982    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890_n_0
    SLICE_X93Y42         LUT5 (Prop_lut5_I0_O)        0.124    26.106 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055/O
                         net (fo=2, routed)           0.472    26.577    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055_n_0
    SLICE_X92Y42         LUT3 (Prop_lut3_I1_O)        0.124    26.701 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981/O
                         net (fo=1, routed)           0.000    26.701    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981_n_0
    SLICE_X92Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.081 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888/CO[3]
                         net (fo=15, routed)          0.827    27.908    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I5_O)        0.124    28.032 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881/O
                         net (fo=10, routed)          1.032    29.064    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.188 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068/O
                         net (fo=2, routed)           0.655    29.843    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068_n_0
    SLICE_X92Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.967 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006/O
                         net (fo=1, routed)           0.000    29.967    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.347 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901/CO[3]
                         net (fo=15, routed)          0.935    31.283    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901_n_0
    SLICE_X92Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.407 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900/O
                         net (fo=14, routed)          0.653    32.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900_n_0
    SLICE_X92Y39         LUT4 (Prop_lut4_I1_O)        0.124    32.184 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786/O
                         net (fo=1, routed)           0.556    32.740    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.247 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_641/CO[3]
                         net (fo=31, routed)          1.226    34.473    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp16_in
    SLICE_X90Y38         LUT6 (Prop_lut6_I4_O)        0.124    34.597 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850/O
                         net (fo=11, routed)          1.203    35.800    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850_n_0
    SLICE_X87Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.924 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039/O
                         net (fo=2, routed)           0.570    36.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039_n_0
    SLICE_X88Y37         LUT3 (Prop_lut3_I1_O)        0.124    36.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953/O
                         net (fo=1, routed)           0.000    36.618    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.016 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846/CO[3]
                         net (fo=18, routed)          0.725    37.741    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846_n_0
    SLICE_X89Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.865 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845/O
                         net (fo=4, routed)           0.666    38.531    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845_n_0
    SLICE_X93Y37         LUT6 (Prop_lut6_I0_O)        0.124    38.655 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960/O
                         net (fo=3, routed)           0.697    39.352    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960_n_0
    SLICE_X92Y36         LUT4 (Prop_lut4_I2_O)        0.124    39.476 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856/O
                         net (fo=1, routed)           0.618    40.094    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.601 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749/CO[3]
                         net (fo=15, routed)          1.040    41.640    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.764 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745/O
                         net (fo=15, routed)          0.705    42.469    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745_n_0
    SLICE_X92Y35         LUT4 (Prop_lut4_I1_O)        0.124    42.593 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030/O
                         net (fo=2, routed)           0.496    43.090    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030_n_0
    SLICE_X93Y34         LUT4 (Prop_lut4_I1_O)        0.124    43.214 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930/O
                         net (fo=1, routed)           0.332    43.546    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.066 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831/CO[3]
                         net (fo=13, routed)          0.975    45.041    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831_n_0
    SLICE_X93Y33         LUT6 (Prop_lut6_I5_O)        0.124    45.165 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763/O
                         net (fo=10, routed)          0.796    45.961    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124    46.085 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967/O
                         net (fo=2, routed)           0.302    46.387    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    46.511 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868/O
                         net (fo=1, routed)           0.569    47.080    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.600 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757/CO[3]
                         net (fo=17, routed)          0.705    48.305    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757_n_0
    SLICE_X93Y32         LUT6 (Prop_lut6_I1_O)        0.124    48.429 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737/O
                         net (fo=6, routed)           0.499    48.927    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737_n_0
    SLICE_X92Y31         LUT6 (Prop_lut6_I0_O)        0.124    49.051 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735/O
                         net (fo=6, routed)           0.316    49.368    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735_n_0
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.124    49.492 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728/O
                         net (fo=9, routed)           0.448    49.940    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728_n_0
    SLICE_X91Y31         LUT2 (Prop_lut2_I0_O)        0.124    50.064 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732/O
                         net (fo=3, routed)           0.457    50.520    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732_n_0
    SLICE_X92Y30         LUT6 (Prop_lut6_I0_O)        0.124    50.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827/O
                         net (fo=1, routed)           0.000    50.644    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.020 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712/CO[3]
                         net (fo=21, routed)          1.372    52.393    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712_n_0
    SLICE_X92Y27         LUT2 (Prop_lut2_I1_O)        0.157    52.550 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938/O
                         net (fo=2, routed)           0.854    53.403    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938_n_0
    SLICE_X91Y28         LUT6 (Prop_lut6_I2_O)        0.355    53.758 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_837/O
                         net (fo=2, routed)           0.000    53.758    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_723_n_0
    SLICE_X91Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.159 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597/CO[3]
                         net (fo=25, routed)          1.172    55.331    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597_n_0
    SLICE_X92Y27         LUT4 (Prop_lut4_I1_O)        0.124    55.455 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592/O
                         net (fo=5, routed)           0.703    56.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592_n_0
    SLICE_X90Y26         LUT6 (Prop_lut6_I5_O)        0.124    56.282 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823/O
                         net (fo=2, routed)           0.590    56.872    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823_n_0
    SLICE_X90Y25         LUT3 (Prop_lut3_I0_O)        0.124    56.996 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709/O
                         net (fo=1, routed)           0.000    56.996    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.376 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575/CO[3]
                         net (fo=21, routed)          0.776    58.152    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575_n_0
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.124    58.276 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701/O
                         net (fo=3, routed)           0.507    58.783    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701_n_0
    SLICE_X93Y24         LUT6 (Prop_lut6_I0_O)        0.124    58.907 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696/O
                         net (fo=4, routed)           0.578    59.485    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696_n_0
    SLICE_X93Y23         LUT6 (Prop_lut6_I0_O)        0.124    59.609 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607/O
                         net (fo=5, routed)           0.404    60.012    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607_n_0
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124    60.136 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567/O
                         net (fo=5, routed)           0.591    60.728    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567_n_0
    SLICE_X91Y23         LUT3 (Prop_lut3_I1_O)        0.124    60.852 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687/O
                         net (fo=1, routed)           0.000    60.852    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.250 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551/CO[3]
                         net (fo=23, routed)          1.010    62.259    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551_n_0
    SLICE_X91Y22         LUT6 (Prop_lut6_I1_O)        0.124    62.383 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572/O
                         net (fo=3, routed)           0.336    62.719    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572_n_0
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.124    62.843 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556/O
                         net (fo=4, routed)           0.506    63.349    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556_n_0
    SLICE_X93Y22         LUT6 (Prop_lut6_I0_O)        0.124    63.473 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566/O
                         net (fo=4, routed)           0.373    63.845    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566_n_0
    SLICE_X93Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.969 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436/O
                         net (fo=6, routed)           0.445    64.414    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436_n_0
    SLICE_X92Y21         LUT3 (Prop_lut3_I1_O)        0.124    64.538 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563/O
                         net (fo=1, routed)           0.000    64.538    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    64.918 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435/CO[3]
                         net (fo=26, routed)          1.099    66.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435_n_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124    66.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541/O
                         net (fo=6, routed)           0.347    66.488    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541_n_0
    SLICE_X90Y20         LUT6 (Prop_lut6_I0_O)        0.124    66.612 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540/O
                         net (fo=6, routed)           0.447    67.059    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540_n_0
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.124    67.183 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539/O
                         net (fo=7, routed)           0.723    67.906    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539_n_0
    SLICE_X91Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.030 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537/O
                         net (fo=4, routed)           0.352    68.381    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537_n_0
    SLICE_X92Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.505 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_430/O
                         net (fo=3, routed)           0.000    68.505    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_547_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.881 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429/CO[3]
                         net (fo=22, routed)          1.001    69.882    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429_n_0
    SLICE_X90Y17         LUT6 (Prop_lut6_I1_O)        0.124    70.006 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799/O
                         net (fo=4, routed)           0.321    70.327    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.451 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717/O
                         net (fo=2, routed)           0.163    70.614    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.738 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715/O
                         net (fo=2, routed)           0.441    71.179    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715_n_0
    SLICE_X93Y18         LUT6 (Prop_lut6_I0_O)        0.124    71.303 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584/O
                         net (fo=2, routed)           0.323    71.625    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584_n_0
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.124    71.749 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_589/O
                         net (fo=4, routed)           0.000    71.749    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_666_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.150 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525/CO[3]
                         net (fo=26, routed)          0.866    73.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525_n_0
    SLICE_X93Y16         LUT5 (Prop_lut5_I4_O)        0.124    73.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446/O
                         net (fo=11, routed)          0.903    74.043    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446_n_0
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    74.167 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714/O
                         net (fo=2, routed)           1.107    75.275    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714_n_0
    SLICE_X93Y14         LUT3 (Prop_lut3_I0_O)        0.124    75.399 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_comp/O
                         net (fo=1, routed)           0.000    75.399    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    75.797 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442/CO[3]
                         net (fo=23, routed)          1.009    76.806    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442_n_0
    SLICE_X91Y13         LUT5 (Prop_lut5_I4_O)        0.124    76.930 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388/O
                         net (fo=9, routed)           0.905    77.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388_n_0
    SLICE_X93Y11         LUT6 (Prop_lut6_I0_O)        0.124    77.958 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653/O
                         net (fo=2, routed)           0.739    78.698    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653_n_0
    SLICE_X90Y12         LUT3 (Prop_lut3_I0_O)        0.124    78.822 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_comp/O
                         net (fo=1, routed)           0.000    78.822    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    79.202 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386/CO[3]
                         net (fo=25, routed)          1.015    80.217    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386_n_0
    SLICE_X91Y11         LUT4 (Prop_lut4_I3_O)        0.124    80.341 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283/O
                         net (fo=16, routed)          0.823    81.163    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283_n_0
    SLICE_X90Y9          LUT6 (Prop_lut6_I2_O)        0.124    81.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507/O
                         net (fo=2, routed)           0.562    81.849    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507_n_0
    SLICE_X90Y10         LUT3 (Prop_lut3_I0_O)        0.124    81.973 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_comp/O
                         net (fo=1, routed)           0.000    81.973    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    82.353 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277/CO[3]
                         net (fo=32, routed)          1.369    83.722    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277_n_0
    SLICE_X91Y11         LUT6 (Prop_lut6_I3_O)        0.124    83.846 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276/O
                         net (fo=3, routed)           0.703    84.548    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276_n_0
    SLICE_X88Y11         LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179/O
                         net (fo=1, routed)           0.526    85.198    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    85.596 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_105/CO[3]
                         net (fo=43, routed)          0.739    86.335    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp121_in
    SLICE_X86Y10         LUT5 (Prop_lut5_I4_O)        0.124    86.459 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_comp/O
                         net (fo=1, routed)           0.548    87.007    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_n_0_repN
    SLICE_X87Y9          LUT6 (Prop_lut6_I5_O)        0.124    87.131 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_comp/O
                         net (fo=2, routed)           0.427    87.558    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_n_0
    SLICE_X86Y10         LUT6 (Prop_lut6_I0_O)        0.124    87.682 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368/O
                         net (fo=3, routed)           0.981    88.662    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I0_O)        0.124    88.786 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_259/O
                         net (fo=2, routed)           0.000    88.786    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_405_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.187 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290/CO[3]
                         net (fo=25, routed)          0.692    89.879    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I1_O)        0.124    90.003 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362/O
                         net (fo=3, routed)           0.188    90.191    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    90.315 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255/O
                         net (fo=5, routed)           0.695    91.010    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.134 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492/O
                         net (fo=3, routed)           0.185    91.319    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.443 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351/O
                         net (fo=5, routed)           0.599    92.042    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351_n_0
    SLICE_X89Y15         LUT3 (Prop_lut3_I1_O)        0.124    92.166 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356/O
                         net (fo=1, routed)           0.000    92.166    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.564 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245/CO[3]
                         net (fo=21, routed)          1.395    93.959    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I3_O)        0.124    94.083 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166/O
                         net (fo=9, routed)           0.528    94.611    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166_n_0
    SLICE_X88Y16         LUT6 (Prop_lut6_I5_O)        0.124    94.735 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360/O
                         net (fo=2, routed)           0.917    95.653    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360_n_0
    SLICE_X87Y18         LUT3 (Prop_lut3_I0_O)        0.124    95.777 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_comp/O
                         net (fo=1, routed)           0.000    95.777    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_n_0
    SLICE_X87Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    96.175 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165/CO[3]
                         net (fo=25, routed)          0.945    97.120    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.244 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275/O
                         net (fo=3, routed)           0.504    97.748    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275_n_0
    SLICE_X86Y19         LUT6 (Prop_lut6_I0_O)        0.124    97.872 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239/O
                         net (fo=4, routed)           0.338    98.210    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239_n_0
    SLICE_X86Y18         LUT6 (Prop_lut6_I0_O)        0.124    98.334 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223/O
                         net (fo=7, routed)           0.821    99.155    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223_n_0
    SLICE_X87Y19         LUT3 (Prop_lut3_I1_O)        0.124    99.279 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_comp/O
                         net (fo=1, routed)           0.000    99.279    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_n_0
    SLICE_X87Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.677 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175/CO[3]
                         net (fo=30, routed)          0.851   100.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175_n_0
    SLICE_X89Y20         LUT6 (Prop_lut6_I1_O)        0.124   100.652 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226/O
                         net (fo=7, routed)           0.520   101.172    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.296 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224/O
                         net (fo=7, routed)           0.198   101.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345/O
                         net (fo=2, routed)           0.307   101.925    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345_n_0
    SLICE_X89Y20         LUT4 (Prop_lut4_I1_O)        0.124   102.049 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233/O
                         net (fo=1, routed)           0.928   102.977    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   103.484 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145/CO[3]
                         net (fo=22, routed)          1.418   104.901    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145_n_0
    SLICE_X89Y23         LUT4 (Prop_lut4_I1_O)        0.124   105.025 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174/O
                         net (fo=4, routed)           0.688   105.713    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174_n_0
    SLICE_X89Y23         LUT6 (Prop_lut6_I1_O)        0.124   105.837 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137/O
                         net (fo=1, routed)           0.402   106.239    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.637 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69/CO[3]
                         net (fo=17, routed)          1.203   107.840    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69_n_0
    SLICE_X87Y23         LUT5 (Prop_lut5_I4_O)        0.124   107.964 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64/O
                         net (fo=5, routed)           0.611   108.575    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64_n_0
    SLICE_X89Y25         LUT5 (Prop_lut5_I4_O)        0.124   108.699 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76/O
                         net (fo=8, routed)           0.698   109.397    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76_n_0
    SLICE_X88Y25         LUT4 (Prop_lut4_I0_O)        0.124   109.521 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152/O
                         net (fo=1, routed)           0.000   109.521    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   109.919 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74/CO[3]
                         net (fo=15, routed)          0.870   110.788    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74_n_0
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.124   110.912 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55/O
                         net (fo=9, routed)           1.007   111.919    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I3_O)        0.124   112.043 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_comp/O
                         net (fo=3, routed)           0.321   112.365    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I2_O)        0.124   112.489 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118/O
                         net (fo=1, routed)           0.000   112.489    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.039 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50/CO[3]
                         net (fo=8, routed)           1.030   114.068    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50_n_0
    SLICE_X86Y27         LUT6 (Prop_lut6_I4_O)        0.124   114.192 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20/O
                         net (fo=1, routed)           0.568   114.761    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   115.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_10/CO[3]
                         net (fo=18, routed)          1.164   116.451    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallMan1
    SLICE_X86Y34         LUT6 (Prop_lut6_I1_O)        0.124   116.575 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18/O
                         net (fo=1, routed)           0.829   117.404    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18_n_0
    SLICE_X87Y41         LUT6 (Prop_lut6_I3_O)        0.124   117.528 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_comp_1/O
                         net (fo=1, routed)           0.000   117.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.060 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.174 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.174    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.288 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_2/CO[3]
                         net (fo=12, routed)          0.784   119.072    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate1[11]
    SLICE_X89Y46         LUT6 (Prop_lut6_I0_O)        0.124   119.196 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[11]_i_2/O
                         net (fo=4, routed)           0.457   119.653    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[11]_i_2_n_0
    SLICE_X87Y45         LUT6 (Prop_lut6_I4_O)        0.124   119.777 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[14]_i_1_comp/O
                         net (fo=1, routed)           0.000   119.777    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_1_out[14]
    SLICE_X87Y45         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.563    11.563    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/Clk
    SLICE_X87Y45         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[14]/C
                         clock pessimism              0.004    11.567                     
                         clock uncertainty           -0.074    11.493                     
    SLICE_X87Y45         FDRE (Setup_fdre_C_D)        0.031    11.524    reconfigurable   ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[14]
  -------------------------------------------------------------------
                         required time                         11.524                     
                         arrival time                        -119.777                     
  -------------------------------------------------------------------
                         slack                               -108.253                     

Slack (VIOLATED) :        -108.223ns  (required time - arrival time)
  Source:                 ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.076ns  (logic 29.092ns (24.638%)  route 88.984ns (75.362%))
  Logic Levels:           144  (CARRY4=34 LDCE=1 LUT2=3 LUT3=13 LUT4=16 LUT5=10 LUT6=67)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.670     1.670    boundary       ConvAccel/matrixAccel/genblk3[0].inputMulti/clk
    SLICE_X36Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/Q
                         net (fo=1, routed)           1.555     3.743    boundary       ConvAccel/matrixAccel/xbar2/xbar_inputConnector[13]
    SLICE_X70Y47         LDCE (DToQ_ldce_D_Q)         0.483     4.226 r  static         ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][13]/Q
                         net (fo=12, routed)          2.294     6.520    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/addend[13]
    SLICE_X87Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5/O
                         net (fo=14, routed)          0.943     7.587    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5_n_0
    SLICE_X86Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.711 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[13]_i_3/O
                         net (fo=178, routed)         0.922     8.633    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_0_in[3]
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.757 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129/O
                         net (fo=1, routed)           0.682     9.439    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087/O
                         net (fo=8, routed)           0.508    10.071    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087_n_0
    SLICE_X89Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.195 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083/O
                         net (fo=7, routed)           0.963    11.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.124    11.282 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122/O
                         net (fo=3, routed)           0.969    12.251    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122_n_0
    SLICE_X92Y49         LUT4 (Prop_lut4_I1_O)        0.124    12.375 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115/O
                         net (fo=1, routed)           0.331    12.706    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.226 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066/CO[3]
                         net (fo=15, routed)          0.964    14.190    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.314 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076/O
                         net (fo=9, routed)           0.662    14.976    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.100 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077/O
                         net (fo=5, routed)           0.579    15.680    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077_n_0
    SLICE_X93Y46         LUT4 (Prop_lut4_I1_O)        0.124    15.804 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104/O
                         net (fo=1, routed)           0.546    16.350    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.870 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057/CO[3]
                         net (fo=14, routed)          0.964    17.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057_n_0
    SLICE_X91Y47         LUT6 (Prop_lut6_I5_O)        0.124    17.958 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015/O
                         net (fo=8, routed)           1.033    18.991    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    19.115 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046/O
                         net (fo=3, routed)           0.313    19.428    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046_n_0
    SLICE_X91Y46         LUT4 (Prop_lut4_I1_O)        0.124    19.552 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060/O
                         net (fo=1, routed)           0.529    20.081    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.588 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988/CO[3]
                         net (fo=21, routed)          0.962    21.550    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988_n_0
    SLICE_X93Y45         LUT5 (Prop_lut5_I4_O)        0.124    21.674 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987/O
                         net (fo=13, routed)          0.656    22.329    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987_n_0
    SLICE_X93Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.453 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905/O
                         net (fo=1, routed)           0.568    23.021    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905_n_0
    SLICE_X92Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.571 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_793/CO[3]
                         net (fo=25, routed)          1.227    24.798    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp13_in
    SLICE_X93Y43         LUT6 (Prop_lut6_I4_O)        0.124    24.922 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890/O
                         net (fo=10, routed)          1.059    25.982    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890_n_0
    SLICE_X93Y42         LUT5 (Prop_lut5_I0_O)        0.124    26.106 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055/O
                         net (fo=2, routed)           0.472    26.577    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055_n_0
    SLICE_X92Y42         LUT3 (Prop_lut3_I1_O)        0.124    26.701 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981/O
                         net (fo=1, routed)           0.000    26.701    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981_n_0
    SLICE_X92Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.081 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888/CO[3]
                         net (fo=15, routed)          0.827    27.908    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I5_O)        0.124    28.032 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881/O
                         net (fo=10, routed)          1.032    29.064    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.188 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068/O
                         net (fo=2, routed)           0.655    29.843    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068_n_0
    SLICE_X92Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.967 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006/O
                         net (fo=1, routed)           0.000    29.967    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.347 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901/CO[3]
                         net (fo=15, routed)          0.935    31.283    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901_n_0
    SLICE_X92Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.407 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900/O
                         net (fo=14, routed)          0.653    32.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900_n_0
    SLICE_X92Y39         LUT4 (Prop_lut4_I1_O)        0.124    32.184 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786/O
                         net (fo=1, routed)           0.556    32.740    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.247 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_641/CO[3]
                         net (fo=31, routed)          1.226    34.473    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp16_in
    SLICE_X90Y38         LUT6 (Prop_lut6_I4_O)        0.124    34.597 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850/O
                         net (fo=11, routed)          1.203    35.800    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850_n_0
    SLICE_X87Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.924 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039/O
                         net (fo=2, routed)           0.570    36.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039_n_0
    SLICE_X88Y37         LUT3 (Prop_lut3_I1_O)        0.124    36.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953/O
                         net (fo=1, routed)           0.000    36.618    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.016 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846/CO[3]
                         net (fo=18, routed)          0.725    37.741    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846_n_0
    SLICE_X89Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.865 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845/O
                         net (fo=4, routed)           0.666    38.531    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845_n_0
    SLICE_X93Y37         LUT6 (Prop_lut6_I0_O)        0.124    38.655 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960/O
                         net (fo=3, routed)           0.697    39.352    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960_n_0
    SLICE_X92Y36         LUT4 (Prop_lut4_I2_O)        0.124    39.476 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856/O
                         net (fo=1, routed)           0.618    40.094    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.601 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749/CO[3]
                         net (fo=15, routed)          1.040    41.640    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.764 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745/O
                         net (fo=15, routed)          0.705    42.469    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745_n_0
    SLICE_X92Y35         LUT4 (Prop_lut4_I1_O)        0.124    42.593 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030/O
                         net (fo=2, routed)           0.496    43.090    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030_n_0
    SLICE_X93Y34         LUT4 (Prop_lut4_I1_O)        0.124    43.214 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930/O
                         net (fo=1, routed)           0.332    43.546    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.066 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831/CO[3]
                         net (fo=13, routed)          0.975    45.041    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831_n_0
    SLICE_X93Y33         LUT6 (Prop_lut6_I5_O)        0.124    45.165 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763/O
                         net (fo=10, routed)          0.796    45.961    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124    46.085 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967/O
                         net (fo=2, routed)           0.302    46.387    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    46.511 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868/O
                         net (fo=1, routed)           0.569    47.080    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.600 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757/CO[3]
                         net (fo=17, routed)          0.705    48.305    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757_n_0
    SLICE_X93Y32         LUT6 (Prop_lut6_I1_O)        0.124    48.429 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737/O
                         net (fo=6, routed)           0.499    48.927    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737_n_0
    SLICE_X92Y31         LUT6 (Prop_lut6_I0_O)        0.124    49.051 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735/O
                         net (fo=6, routed)           0.316    49.368    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735_n_0
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.124    49.492 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728/O
                         net (fo=9, routed)           0.448    49.940    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728_n_0
    SLICE_X91Y31         LUT2 (Prop_lut2_I0_O)        0.124    50.064 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732/O
                         net (fo=3, routed)           0.457    50.520    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732_n_0
    SLICE_X92Y30         LUT6 (Prop_lut6_I0_O)        0.124    50.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827/O
                         net (fo=1, routed)           0.000    50.644    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.020 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712/CO[3]
                         net (fo=21, routed)          1.372    52.393    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712_n_0
    SLICE_X92Y27         LUT2 (Prop_lut2_I1_O)        0.157    52.550 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938/O
                         net (fo=2, routed)           0.854    53.403    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938_n_0
    SLICE_X91Y28         LUT6 (Prop_lut6_I2_O)        0.355    53.758 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_837/O
                         net (fo=2, routed)           0.000    53.758    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_723_n_0
    SLICE_X91Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.159 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597/CO[3]
                         net (fo=25, routed)          1.172    55.331    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597_n_0
    SLICE_X92Y27         LUT4 (Prop_lut4_I1_O)        0.124    55.455 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592/O
                         net (fo=5, routed)           0.703    56.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592_n_0
    SLICE_X90Y26         LUT6 (Prop_lut6_I5_O)        0.124    56.282 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823/O
                         net (fo=2, routed)           0.590    56.872    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823_n_0
    SLICE_X90Y25         LUT3 (Prop_lut3_I0_O)        0.124    56.996 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709/O
                         net (fo=1, routed)           0.000    56.996    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.376 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575/CO[3]
                         net (fo=21, routed)          0.776    58.152    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575_n_0
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.124    58.276 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701/O
                         net (fo=3, routed)           0.507    58.783    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701_n_0
    SLICE_X93Y24         LUT6 (Prop_lut6_I0_O)        0.124    58.907 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696/O
                         net (fo=4, routed)           0.578    59.485    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696_n_0
    SLICE_X93Y23         LUT6 (Prop_lut6_I0_O)        0.124    59.609 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607/O
                         net (fo=5, routed)           0.404    60.012    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607_n_0
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124    60.136 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567/O
                         net (fo=5, routed)           0.591    60.728    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567_n_0
    SLICE_X91Y23         LUT3 (Prop_lut3_I1_O)        0.124    60.852 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687/O
                         net (fo=1, routed)           0.000    60.852    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.250 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551/CO[3]
                         net (fo=23, routed)          1.010    62.259    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551_n_0
    SLICE_X91Y22         LUT6 (Prop_lut6_I1_O)        0.124    62.383 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572/O
                         net (fo=3, routed)           0.336    62.719    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572_n_0
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.124    62.843 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556/O
                         net (fo=4, routed)           0.506    63.349    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556_n_0
    SLICE_X93Y22         LUT6 (Prop_lut6_I0_O)        0.124    63.473 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566/O
                         net (fo=4, routed)           0.373    63.845    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566_n_0
    SLICE_X93Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.969 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436/O
                         net (fo=6, routed)           0.445    64.414    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436_n_0
    SLICE_X92Y21         LUT3 (Prop_lut3_I1_O)        0.124    64.538 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563/O
                         net (fo=1, routed)           0.000    64.538    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    64.918 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435/CO[3]
                         net (fo=26, routed)          1.099    66.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435_n_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124    66.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541/O
                         net (fo=6, routed)           0.347    66.488    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541_n_0
    SLICE_X90Y20         LUT6 (Prop_lut6_I0_O)        0.124    66.612 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540/O
                         net (fo=6, routed)           0.447    67.059    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540_n_0
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.124    67.183 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539/O
                         net (fo=7, routed)           0.723    67.906    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539_n_0
    SLICE_X91Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.030 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537/O
                         net (fo=4, routed)           0.352    68.381    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537_n_0
    SLICE_X92Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.505 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_430/O
                         net (fo=3, routed)           0.000    68.505    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_547_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.881 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429/CO[3]
                         net (fo=22, routed)          1.001    69.882    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429_n_0
    SLICE_X90Y17         LUT6 (Prop_lut6_I1_O)        0.124    70.006 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799/O
                         net (fo=4, routed)           0.321    70.327    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.451 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717/O
                         net (fo=2, routed)           0.163    70.614    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.738 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715/O
                         net (fo=2, routed)           0.441    71.179    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715_n_0
    SLICE_X93Y18         LUT6 (Prop_lut6_I0_O)        0.124    71.303 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584/O
                         net (fo=2, routed)           0.323    71.625    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584_n_0
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.124    71.749 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_589/O
                         net (fo=4, routed)           0.000    71.749    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_666_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.150 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525/CO[3]
                         net (fo=26, routed)          0.866    73.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525_n_0
    SLICE_X93Y16         LUT5 (Prop_lut5_I4_O)        0.124    73.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446/O
                         net (fo=11, routed)          0.903    74.043    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446_n_0
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    74.167 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714/O
                         net (fo=2, routed)           1.107    75.275    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714_n_0
    SLICE_X93Y14         LUT3 (Prop_lut3_I0_O)        0.124    75.399 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_comp/O
                         net (fo=1, routed)           0.000    75.399    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    75.797 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442/CO[3]
                         net (fo=23, routed)          1.009    76.806    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442_n_0
    SLICE_X91Y13         LUT5 (Prop_lut5_I4_O)        0.124    76.930 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388/O
                         net (fo=9, routed)           0.905    77.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388_n_0
    SLICE_X93Y11         LUT6 (Prop_lut6_I0_O)        0.124    77.958 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653/O
                         net (fo=2, routed)           0.739    78.698    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653_n_0
    SLICE_X90Y12         LUT3 (Prop_lut3_I0_O)        0.124    78.822 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_comp/O
                         net (fo=1, routed)           0.000    78.822    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    79.202 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386/CO[3]
                         net (fo=25, routed)          1.015    80.217    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386_n_0
    SLICE_X91Y11         LUT4 (Prop_lut4_I3_O)        0.124    80.341 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283/O
                         net (fo=16, routed)          0.823    81.163    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283_n_0
    SLICE_X90Y9          LUT6 (Prop_lut6_I2_O)        0.124    81.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507/O
                         net (fo=2, routed)           0.562    81.849    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507_n_0
    SLICE_X90Y10         LUT3 (Prop_lut3_I0_O)        0.124    81.973 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_comp/O
                         net (fo=1, routed)           0.000    81.973    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    82.353 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277/CO[3]
                         net (fo=32, routed)          1.369    83.722    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277_n_0
    SLICE_X91Y11         LUT6 (Prop_lut6_I3_O)        0.124    83.846 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276/O
                         net (fo=3, routed)           0.703    84.548    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276_n_0
    SLICE_X88Y11         LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179/O
                         net (fo=1, routed)           0.526    85.198    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    85.596 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_105/CO[3]
                         net (fo=43, routed)          0.739    86.335    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp121_in
    SLICE_X86Y10         LUT5 (Prop_lut5_I4_O)        0.124    86.459 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_comp/O
                         net (fo=1, routed)           0.548    87.007    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_n_0_repN
    SLICE_X87Y9          LUT6 (Prop_lut6_I5_O)        0.124    87.131 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_comp/O
                         net (fo=2, routed)           0.427    87.558    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_n_0
    SLICE_X86Y10         LUT6 (Prop_lut6_I0_O)        0.124    87.682 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368/O
                         net (fo=3, routed)           0.981    88.662    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I0_O)        0.124    88.786 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_259/O
                         net (fo=2, routed)           0.000    88.786    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_405_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.187 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290/CO[3]
                         net (fo=25, routed)          0.692    89.879    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I1_O)        0.124    90.003 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362/O
                         net (fo=3, routed)           0.188    90.191    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    90.315 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255/O
                         net (fo=5, routed)           0.695    91.010    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.134 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492/O
                         net (fo=3, routed)           0.185    91.319    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.443 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351/O
                         net (fo=5, routed)           0.599    92.042    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351_n_0
    SLICE_X89Y15         LUT3 (Prop_lut3_I1_O)        0.124    92.166 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356/O
                         net (fo=1, routed)           0.000    92.166    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.564 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245/CO[3]
                         net (fo=21, routed)          1.395    93.959    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I3_O)        0.124    94.083 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166/O
                         net (fo=9, routed)           0.528    94.611    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166_n_0
    SLICE_X88Y16         LUT6 (Prop_lut6_I5_O)        0.124    94.735 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360/O
                         net (fo=2, routed)           0.917    95.653    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360_n_0
    SLICE_X87Y18         LUT3 (Prop_lut3_I0_O)        0.124    95.777 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_comp/O
                         net (fo=1, routed)           0.000    95.777    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_n_0
    SLICE_X87Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    96.175 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165/CO[3]
                         net (fo=25, routed)          0.945    97.120    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.244 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275/O
                         net (fo=3, routed)           0.504    97.748    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275_n_0
    SLICE_X86Y19         LUT6 (Prop_lut6_I0_O)        0.124    97.872 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239/O
                         net (fo=4, routed)           0.338    98.210    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239_n_0
    SLICE_X86Y18         LUT6 (Prop_lut6_I0_O)        0.124    98.334 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223/O
                         net (fo=7, routed)           0.821    99.155    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223_n_0
    SLICE_X87Y19         LUT3 (Prop_lut3_I1_O)        0.124    99.279 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_comp/O
                         net (fo=1, routed)           0.000    99.279    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_n_0
    SLICE_X87Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.677 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175/CO[3]
                         net (fo=30, routed)          0.851   100.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175_n_0
    SLICE_X89Y20         LUT6 (Prop_lut6_I1_O)        0.124   100.652 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226/O
                         net (fo=7, routed)           0.520   101.172    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.296 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224/O
                         net (fo=7, routed)           0.198   101.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345/O
                         net (fo=2, routed)           0.307   101.925    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345_n_0
    SLICE_X89Y20         LUT4 (Prop_lut4_I1_O)        0.124   102.049 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233/O
                         net (fo=1, routed)           0.928   102.977    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   103.484 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145/CO[3]
                         net (fo=22, routed)          1.418   104.901    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145_n_0
    SLICE_X89Y23         LUT4 (Prop_lut4_I1_O)        0.124   105.025 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174/O
                         net (fo=4, routed)           0.688   105.713    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174_n_0
    SLICE_X89Y23         LUT6 (Prop_lut6_I1_O)        0.124   105.837 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137/O
                         net (fo=1, routed)           0.402   106.239    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.637 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69/CO[3]
                         net (fo=17, routed)          1.203   107.840    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69_n_0
    SLICE_X87Y23         LUT5 (Prop_lut5_I4_O)        0.124   107.964 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64/O
                         net (fo=5, routed)           0.611   108.575    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64_n_0
    SLICE_X89Y25         LUT5 (Prop_lut5_I4_O)        0.124   108.699 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76/O
                         net (fo=8, routed)           0.698   109.397    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76_n_0
    SLICE_X88Y25         LUT4 (Prop_lut4_I0_O)        0.124   109.521 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152/O
                         net (fo=1, routed)           0.000   109.521    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   109.919 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74/CO[3]
                         net (fo=15, routed)          0.870   110.788    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74_n_0
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.124   110.912 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55/O
                         net (fo=9, routed)           1.007   111.919    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I3_O)        0.124   112.043 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_comp/O
                         net (fo=3, routed)           0.321   112.365    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I2_O)        0.124   112.489 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118/O
                         net (fo=1, routed)           0.000   112.489    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.039 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50/CO[3]
                         net (fo=8, routed)           1.030   114.068    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50_n_0
    SLICE_X86Y27         LUT6 (Prop_lut6_I4_O)        0.124   114.192 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20/O
                         net (fo=1, routed)           0.568   114.761    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   115.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_10/CO[3]
                         net (fo=18, routed)          1.164   116.451    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallMan1
    SLICE_X86Y34         LUT6 (Prop_lut6_I1_O)        0.124   116.575 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18/O
                         net (fo=1, routed)           0.829   117.404    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18_n_0
    SLICE_X87Y41         LUT6 (Prop_lut6_I3_O)        0.124   117.528 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_comp_1/O
                         net (fo=1, routed)           0.000   117.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.060 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.174 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.174    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.288 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_2/CO[3]
                         net (fo=12, routed)          0.784   119.072    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate1[11]
    SLICE_X89Y46         LUT6 (Prop_lut6_I0_O)        0.124   119.196 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[11]_i_2/O
                         net (fo=4, routed)           0.426   119.622    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[11]_i_2_n_0
    SLICE_X89Y47         LUT3 (Prop_lut3_I0_O)        0.124   119.746 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[12]_i_1_comp/O
                         net (fo=1, routed)           0.000   119.746    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_1_out[12]
    SLICE_X89Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.564    11.564    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/Clk
    SLICE_X89Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[12]/C
                         clock pessimism              0.004    11.568                     
                         clock uncertainty           -0.074    11.494                     
    SLICE_X89Y47         FDRE (Setup_fdre_C_D)        0.029    11.523    reconfigurable   ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[12]
  -------------------------------------------------------------------
                         required time                         11.523                     
                         arrival time                        -119.746                     
  -------------------------------------------------------------------
                         slack                               -108.223                     

Slack (VIOLATED) :        -108.124ns  (required time - arrival time)
  Source:                 ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        117.976ns  (logic 29.092ns (24.659%)  route 88.884ns (75.341%))
  Logic Levels:           144  (CARRY4=34 LDCE=1 LUT2=3 LUT3=12 LUT4=16 LUT5=10 LUT6=68)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.670     1.670    boundary       ConvAccel/matrixAccel/genblk3[0].inputMulti/clk
    SLICE_X36Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/Q
                         net (fo=1, routed)           1.555     3.743    boundary       ConvAccel/matrixAccel/xbar2/xbar_inputConnector[13]
    SLICE_X70Y47         LDCE (DToQ_ldce_D_Q)         0.483     4.226 r  static         ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][13]/Q
                         net (fo=12, routed)          2.294     6.520    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/addend[13]
    SLICE_X87Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5/O
                         net (fo=14, routed)          0.943     7.587    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5_n_0
    SLICE_X86Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.711 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[13]_i_3/O
                         net (fo=178, routed)         0.922     8.633    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_0_in[3]
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.757 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129/O
                         net (fo=1, routed)           0.682     9.439    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087/O
                         net (fo=8, routed)           0.508    10.071    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087_n_0
    SLICE_X89Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.195 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083/O
                         net (fo=7, routed)           0.963    11.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.124    11.282 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122/O
                         net (fo=3, routed)           0.969    12.251    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122_n_0
    SLICE_X92Y49         LUT4 (Prop_lut4_I1_O)        0.124    12.375 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115/O
                         net (fo=1, routed)           0.331    12.706    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.226 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066/CO[3]
                         net (fo=15, routed)          0.964    14.190    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.314 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076/O
                         net (fo=9, routed)           0.662    14.976    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.100 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077/O
                         net (fo=5, routed)           0.579    15.680    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077_n_0
    SLICE_X93Y46         LUT4 (Prop_lut4_I1_O)        0.124    15.804 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104/O
                         net (fo=1, routed)           0.546    16.350    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.870 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057/CO[3]
                         net (fo=14, routed)          0.964    17.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057_n_0
    SLICE_X91Y47         LUT6 (Prop_lut6_I5_O)        0.124    17.958 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015/O
                         net (fo=8, routed)           1.033    18.991    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    19.115 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046/O
                         net (fo=3, routed)           0.313    19.428    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046_n_0
    SLICE_X91Y46         LUT4 (Prop_lut4_I1_O)        0.124    19.552 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060/O
                         net (fo=1, routed)           0.529    20.081    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.588 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988/CO[3]
                         net (fo=21, routed)          0.962    21.550    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988_n_0
    SLICE_X93Y45         LUT5 (Prop_lut5_I4_O)        0.124    21.674 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987/O
                         net (fo=13, routed)          0.656    22.329    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987_n_0
    SLICE_X93Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.453 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905/O
                         net (fo=1, routed)           0.568    23.021    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905_n_0
    SLICE_X92Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.571 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_793/CO[3]
                         net (fo=25, routed)          1.227    24.798    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp13_in
    SLICE_X93Y43         LUT6 (Prop_lut6_I4_O)        0.124    24.922 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890/O
                         net (fo=10, routed)          1.059    25.982    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890_n_0
    SLICE_X93Y42         LUT5 (Prop_lut5_I0_O)        0.124    26.106 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055/O
                         net (fo=2, routed)           0.472    26.577    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055_n_0
    SLICE_X92Y42         LUT3 (Prop_lut3_I1_O)        0.124    26.701 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981/O
                         net (fo=1, routed)           0.000    26.701    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981_n_0
    SLICE_X92Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.081 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888/CO[3]
                         net (fo=15, routed)          0.827    27.908    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I5_O)        0.124    28.032 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881/O
                         net (fo=10, routed)          1.032    29.064    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.188 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068/O
                         net (fo=2, routed)           0.655    29.843    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068_n_0
    SLICE_X92Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.967 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006/O
                         net (fo=1, routed)           0.000    29.967    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.347 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901/CO[3]
                         net (fo=15, routed)          0.935    31.283    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901_n_0
    SLICE_X92Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.407 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900/O
                         net (fo=14, routed)          0.653    32.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900_n_0
    SLICE_X92Y39         LUT4 (Prop_lut4_I1_O)        0.124    32.184 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786/O
                         net (fo=1, routed)           0.556    32.740    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.247 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_641/CO[3]
                         net (fo=31, routed)          1.226    34.473    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp16_in
    SLICE_X90Y38         LUT6 (Prop_lut6_I4_O)        0.124    34.597 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850/O
                         net (fo=11, routed)          1.203    35.800    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850_n_0
    SLICE_X87Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.924 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039/O
                         net (fo=2, routed)           0.570    36.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039_n_0
    SLICE_X88Y37         LUT3 (Prop_lut3_I1_O)        0.124    36.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953/O
                         net (fo=1, routed)           0.000    36.618    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.016 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846/CO[3]
                         net (fo=18, routed)          0.725    37.741    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846_n_0
    SLICE_X89Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.865 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845/O
                         net (fo=4, routed)           0.666    38.531    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845_n_0
    SLICE_X93Y37         LUT6 (Prop_lut6_I0_O)        0.124    38.655 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960/O
                         net (fo=3, routed)           0.697    39.352    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960_n_0
    SLICE_X92Y36         LUT4 (Prop_lut4_I2_O)        0.124    39.476 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856/O
                         net (fo=1, routed)           0.618    40.094    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.601 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749/CO[3]
                         net (fo=15, routed)          1.040    41.640    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.764 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745/O
                         net (fo=15, routed)          0.705    42.469    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745_n_0
    SLICE_X92Y35         LUT4 (Prop_lut4_I1_O)        0.124    42.593 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030/O
                         net (fo=2, routed)           0.496    43.090    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030_n_0
    SLICE_X93Y34         LUT4 (Prop_lut4_I1_O)        0.124    43.214 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930/O
                         net (fo=1, routed)           0.332    43.546    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.066 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831/CO[3]
                         net (fo=13, routed)          0.975    45.041    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831_n_0
    SLICE_X93Y33         LUT6 (Prop_lut6_I5_O)        0.124    45.165 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763/O
                         net (fo=10, routed)          0.796    45.961    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124    46.085 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967/O
                         net (fo=2, routed)           0.302    46.387    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    46.511 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868/O
                         net (fo=1, routed)           0.569    47.080    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.600 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757/CO[3]
                         net (fo=17, routed)          0.705    48.305    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757_n_0
    SLICE_X93Y32         LUT6 (Prop_lut6_I1_O)        0.124    48.429 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737/O
                         net (fo=6, routed)           0.499    48.927    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737_n_0
    SLICE_X92Y31         LUT6 (Prop_lut6_I0_O)        0.124    49.051 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735/O
                         net (fo=6, routed)           0.316    49.368    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735_n_0
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.124    49.492 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728/O
                         net (fo=9, routed)           0.448    49.940    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728_n_0
    SLICE_X91Y31         LUT2 (Prop_lut2_I0_O)        0.124    50.064 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732/O
                         net (fo=3, routed)           0.457    50.520    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732_n_0
    SLICE_X92Y30         LUT6 (Prop_lut6_I0_O)        0.124    50.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827/O
                         net (fo=1, routed)           0.000    50.644    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.020 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712/CO[3]
                         net (fo=21, routed)          1.372    52.393    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712_n_0
    SLICE_X92Y27         LUT2 (Prop_lut2_I1_O)        0.157    52.550 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938/O
                         net (fo=2, routed)           0.854    53.403    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938_n_0
    SLICE_X91Y28         LUT6 (Prop_lut6_I2_O)        0.355    53.758 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_837/O
                         net (fo=2, routed)           0.000    53.758    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_723_n_0
    SLICE_X91Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.159 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597/CO[3]
                         net (fo=25, routed)          1.172    55.331    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597_n_0
    SLICE_X92Y27         LUT4 (Prop_lut4_I1_O)        0.124    55.455 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592/O
                         net (fo=5, routed)           0.703    56.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592_n_0
    SLICE_X90Y26         LUT6 (Prop_lut6_I5_O)        0.124    56.282 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823/O
                         net (fo=2, routed)           0.590    56.872    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823_n_0
    SLICE_X90Y25         LUT3 (Prop_lut3_I0_O)        0.124    56.996 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709/O
                         net (fo=1, routed)           0.000    56.996    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.376 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575/CO[3]
                         net (fo=21, routed)          0.776    58.152    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575_n_0
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.124    58.276 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701/O
                         net (fo=3, routed)           0.507    58.783    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701_n_0
    SLICE_X93Y24         LUT6 (Prop_lut6_I0_O)        0.124    58.907 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696/O
                         net (fo=4, routed)           0.578    59.485    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696_n_0
    SLICE_X93Y23         LUT6 (Prop_lut6_I0_O)        0.124    59.609 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607/O
                         net (fo=5, routed)           0.404    60.012    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607_n_0
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124    60.136 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567/O
                         net (fo=5, routed)           0.591    60.728    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567_n_0
    SLICE_X91Y23         LUT3 (Prop_lut3_I1_O)        0.124    60.852 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687/O
                         net (fo=1, routed)           0.000    60.852    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.250 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551/CO[3]
                         net (fo=23, routed)          1.010    62.259    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551_n_0
    SLICE_X91Y22         LUT6 (Prop_lut6_I1_O)        0.124    62.383 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572/O
                         net (fo=3, routed)           0.336    62.719    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572_n_0
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.124    62.843 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556/O
                         net (fo=4, routed)           0.506    63.349    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556_n_0
    SLICE_X93Y22         LUT6 (Prop_lut6_I0_O)        0.124    63.473 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566/O
                         net (fo=4, routed)           0.373    63.845    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566_n_0
    SLICE_X93Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.969 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436/O
                         net (fo=6, routed)           0.445    64.414    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436_n_0
    SLICE_X92Y21         LUT3 (Prop_lut3_I1_O)        0.124    64.538 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563/O
                         net (fo=1, routed)           0.000    64.538    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    64.918 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435/CO[3]
                         net (fo=26, routed)          1.099    66.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435_n_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124    66.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541/O
                         net (fo=6, routed)           0.347    66.488    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541_n_0
    SLICE_X90Y20         LUT6 (Prop_lut6_I0_O)        0.124    66.612 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540/O
                         net (fo=6, routed)           0.447    67.059    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540_n_0
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.124    67.183 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539/O
                         net (fo=7, routed)           0.723    67.906    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539_n_0
    SLICE_X91Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.030 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537/O
                         net (fo=4, routed)           0.352    68.381    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537_n_0
    SLICE_X92Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.505 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_430/O
                         net (fo=3, routed)           0.000    68.505    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_547_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.881 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429/CO[3]
                         net (fo=22, routed)          1.001    69.882    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429_n_0
    SLICE_X90Y17         LUT6 (Prop_lut6_I1_O)        0.124    70.006 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799/O
                         net (fo=4, routed)           0.321    70.327    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.451 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717/O
                         net (fo=2, routed)           0.163    70.614    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.738 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715/O
                         net (fo=2, routed)           0.441    71.179    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715_n_0
    SLICE_X93Y18         LUT6 (Prop_lut6_I0_O)        0.124    71.303 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584/O
                         net (fo=2, routed)           0.323    71.625    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584_n_0
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.124    71.749 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_589/O
                         net (fo=4, routed)           0.000    71.749    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_666_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.150 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525/CO[3]
                         net (fo=26, routed)          0.866    73.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525_n_0
    SLICE_X93Y16         LUT5 (Prop_lut5_I4_O)        0.124    73.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446/O
                         net (fo=11, routed)          0.903    74.043    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446_n_0
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    74.167 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714/O
                         net (fo=2, routed)           1.107    75.275    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714_n_0
    SLICE_X93Y14         LUT3 (Prop_lut3_I0_O)        0.124    75.399 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_comp/O
                         net (fo=1, routed)           0.000    75.399    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    75.797 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442/CO[3]
                         net (fo=23, routed)          1.009    76.806    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442_n_0
    SLICE_X91Y13         LUT5 (Prop_lut5_I4_O)        0.124    76.930 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388/O
                         net (fo=9, routed)           0.905    77.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388_n_0
    SLICE_X93Y11         LUT6 (Prop_lut6_I0_O)        0.124    77.958 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653/O
                         net (fo=2, routed)           0.739    78.698    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653_n_0
    SLICE_X90Y12         LUT3 (Prop_lut3_I0_O)        0.124    78.822 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_comp/O
                         net (fo=1, routed)           0.000    78.822    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    79.202 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386/CO[3]
                         net (fo=25, routed)          1.015    80.217    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386_n_0
    SLICE_X91Y11         LUT4 (Prop_lut4_I3_O)        0.124    80.341 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283/O
                         net (fo=16, routed)          0.823    81.163    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283_n_0
    SLICE_X90Y9          LUT6 (Prop_lut6_I2_O)        0.124    81.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507/O
                         net (fo=2, routed)           0.562    81.849    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507_n_0
    SLICE_X90Y10         LUT3 (Prop_lut3_I0_O)        0.124    81.973 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_comp/O
                         net (fo=1, routed)           0.000    81.973    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    82.353 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277/CO[3]
                         net (fo=32, routed)          1.369    83.722    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277_n_0
    SLICE_X91Y11         LUT6 (Prop_lut6_I3_O)        0.124    83.846 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276/O
                         net (fo=3, routed)           0.703    84.548    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276_n_0
    SLICE_X88Y11         LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179/O
                         net (fo=1, routed)           0.526    85.198    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    85.596 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_105/CO[3]
                         net (fo=43, routed)          0.739    86.335    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp121_in
    SLICE_X86Y10         LUT5 (Prop_lut5_I4_O)        0.124    86.459 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_comp/O
                         net (fo=1, routed)           0.548    87.007    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_n_0_repN
    SLICE_X87Y9          LUT6 (Prop_lut6_I5_O)        0.124    87.131 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_comp/O
                         net (fo=2, routed)           0.427    87.558    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_n_0
    SLICE_X86Y10         LUT6 (Prop_lut6_I0_O)        0.124    87.682 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368/O
                         net (fo=3, routed)           0.981    88.662    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I0_O)        0.124    88.786 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_259/O
                         net (fo=2, routed)           0.000    88.786    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_405_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.187 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290/CO[3]
                         net (fo=25, routed)          0.692    89.879    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I1_O)        0.124    90.003 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362/O
                         net (fo=3, routed)           0.188    90.191    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    90.315 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255/O
                         net (fo=5, routed)           0.695    91.010    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.134 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492/O
                         net (fo=3, routed)           0.185    91.319    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.443 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351/O
                         net (fo=5, routed)           0.599    92.042    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351_n_0
    SLICE_X89Y15         LUT3 (Prop_lut3_I1_O)        0.124    92.166 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356/O
                         net (fo=1, routed)           0.000    92.166    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.564 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245/CO[3]
                         net (fo=21, routed)          1.395    93.959    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I3_O)        0.124    94.083 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166/O
                         net (fo=9, routed)           0.528    94.611    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166_n_0
    SLICE_X88Y16         LUT6 (Prop_lut6_I5_O)        0.124    94.735 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360/O
                         net (fo=2, routed)           0.917    95.653    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360_n_0
    SLICE_X87Y18         LUT3 (Prop_lut3_I0_O)        0.124    95.777 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_comp/O
                         net (fo=1, routed)           0.000    95.777    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_n_0
    SLICE_X87Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    96.175 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165/CO[3]
                         net (fo=25, routed)          0.945    97.120    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.244 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275/O
                         net (fo=3, routed)           0.504    97.748    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275_n_0
    SLICE_X86Y19         LUT6 (Prop_lut6_I0_O)        0.124    97.872 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239/O
                         net (fo=4, routed)           0.338    98.210    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239_n_0
    SLICE_X86Y18         LUT6 (Prop_lut6_I0_O)        0.124    98.334 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223/O
                         net (fo=7, routed)           0.821    99.155    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223_n_0
    SLICE_X87Y19         LUT3 (Prop_lut3_I1_O)        0.124    99.279 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_comp/O
                         net (fo=1, routed)           0.000    99.279    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_n_0
    SLICE_X87Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.677 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175/CO[3]
                         net (fo=30, routed)          0.851   100.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175_n_0
    SLICE_X89Y20         LUT6 (Prop_lut6_I1_O)        0.124   100.652 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226/O
                         net (fo=7, routed)           0.520   101.172    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.296 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224/O
                         net (fo=7, routed)           0.198   101.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345/O
                         net (fo=2, routed)           0.307   101.925    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345_n_0
    SLICE_X89Y20         LUT4 (Prop_lut4_I1_O)        0.124   102.049 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233/O
                         net (fo=1, routed)           0.928   102.977    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   103.484 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145/CO[3]
                         net (fo=22, routed)          1.418   104.901    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145_n_0
    SLICE_X89Y23         LUT4 (Prop_lut4_I1_O)        0.124   105.025 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174/O
                         net (fo=4, routed)           0.688   105.713    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174_n_0
    SLICE_X89Y23         LUT6 (Prop_lut6_I1_O)        0.124   105.837 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137/O
                         net (fo=1, routed)           0.402   106.239    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.637 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69/CO[3]
                         net (fo=17, routed)          1.203   107.840    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69_n_0
    SLICE_X87Y23         LUT5 (Prop_lut5_I4_O)        0.124   107.964 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64/O
                         net (fo=5, routed)           0.611   108.575    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64_n_0
    SLICE_X89Y25         LUT5 (Prop_lut5_I4_O)        0.124   108.699 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76/O
                         net (fo=8, routed)           0.698   109.397    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76_n_0
    SLICE_X88Y25         LUT4 (Prop_lut4_I0_O)        0.124   109.521 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152/O
                         net (fo=1, routed)           0.000   109.521    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   109.919 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74/CO[3]
                         net (fo=15, routed)          0.870   110.788    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74_n_0
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.124   110.912 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55/O
                         net (fo=9, routed)           1.007   111.919    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I3_O)        0.124   112.043 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_comp/O
                         net (fo=3, routed)           0.321   112.365    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I2_O)        0.124   112.489 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118/O
                         net (fo=1, routed)           0.000   112.489    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.039 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50/CO[3]
                         net (fo=8, routed)           1.030   114.068    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50_n_0
    SLICE_X86Y27         LUT6 (Prop_lut6_I4_O)        0.124   114.192 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20/O
                         net (fo=1, routed)           0.568   114.761    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   115.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_10/CO[3]
                         net (fo=18, routed)          1.164   116.451    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallMan1
    SLICE_X86Y34         LUT6 (Prop_lut6_I1_O)        0.124   116.575 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18/O
                         net (fo=1, routed)           0.829   117.404    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18_n_0
    SLICE_X87Y41         LUT6 (Prop_lut6_I3_O)        0.124   117.528 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_comp_1/O
                         net (fo=1, routed)           0.000   117.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.060 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.174 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.174    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.288 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_2/CO[3]
                         net (fo=12, routed)          0.784   119.072    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate1[11]
    SLICE_X89Y46         LUT6 (Prop_lut6_I0_O)        0.124   119.196 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[11]_i_2/O
                         net (fo=4, routed)           0.326   119.522    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[11]_i_2_n_0
    SLICE_X87Y45         LUT6 (Prop_lut6_I5_O)        0.124   119.646 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[13]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   119.646    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_1_out[13]
    SLICE_X87Y45         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.563    11.563    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/Clk
    SLICE_X87Y45         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[13]/C
                         clock pessimism              0.004    11.567                     
                         clock uncertainty           -0.074    11.493                     
    SLICE_X87Y45         FDRE (Setup_fdre_C_D)        0.029    11.522    reconfigurable   ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[13]
  -------------------------------------------------------------------
                         required time                         11.522                     
                         arrival time                        -119.646                     
  -------------------------------------------------------------------
                         slack                               -108.124                     

Slack (VIOLATED) :        -108.100ns  (required time - arrival time)
  Source:                 ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        117.997ns  (logic 29.263ns (24.800%)  route 88.734ns (75.200%))
  Logic Levels:           142  (CARRY4=33 LDCE=1 LUT2=3 LUT3=13 LUT4=16 LUT5=10 LUT6=66)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.670     1.670    boundary       ConvAccel/matrixAccel/genblk3[0].inputMulti/clk
    SLICE_X36Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/Q
                         net (fo=1, routed)           1.555     3.743    boundary       ConvAccel/matrixAccel/xbar2/xbar_inputConnector[13]
    SLICE_X70Y47         LDCE (DToQ_ldce_D_Q)         0.483     4.226 r  static         ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][13]/Q
                         net (fo=12, routed)          2.294     6.520    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/addend[13]
    SLICE_X87Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5/O
                         net (fo=14, routed)          0.943     7.587    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5_n_0
    SLICE_X86Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.711 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[13]_i_3/O
                         net (fo=178, routed)         0.922     8.633    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_0_in[3]
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.757 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129/O
                         net (fo=1, routed)           0.682     9.439    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087/O
                         net (fo=8, routed)           0.508    10.071    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087_n_0
    SLICE_X89Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.195 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083/O
                         net (fo=7, routed)           0.963    11.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.124    11.282 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122/O
                         net (fo=3, routed)           0.969    12.251    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122_n_0
    SLICE_X92Y49         LUT4 (Prop_lut4_I1_O)        0.124    12.375 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115/O
                         net (fo=1, routed)           0.331    12.706    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.226 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066/CO[3]
                         net (fo=15, routed)          0.964    14.190    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.314 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076/O
                         net (fo=9, routed)           0.662    14.976    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.100 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077/O
                         net (fo=5, routed)           0.579    15.680    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077_n_0
    SLICE_X93Y46         LUT4 (Prop_lut4_I1_O)        0.124    15.804 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104/O
                         net (fo=1, routed)           0.546    16.350    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.870 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057/CO[3]
                         net (fo=14, routed)          0.964    17.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057_n_0
    SLICE_X91Y47         LUT6 (Prop_lut6_I5_O)        0.124    17.958 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015/O
                         net (fo=8, routed)           1.033    18.991    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    19.115 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046/O
                         net (fo=3, routed)           0.313    19.428    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046_n_0
    SLICE_X91Y46         LUT4 (Prop_lut4_I1_O)        0.124    19.552 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060/O
                         net (fo=1, routed)           0.529    20.081    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.588 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988/CO[3]
                         net (fo=21, routed)          0.962    21.550    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988_n_0
    SLICE_X93Y45         LUT5 (Prop_lut5_I4_O)        0.124    21.674 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987/O
                         net (fo=13, routed)          0.656    22.329    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987_n_0
    SLICE_X93Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.453 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905/O
                         net (fo=1, routed)           0.568    23.021    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905_n_0
    SLICE_X92Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.571 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_793/CO[3]
                         net (fo=25, routed)          1.227    24.798    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp13_in
    SLICE_X93Y43         LUT6 (Prop_lut6_I4_O)        0.124    24.922 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890/O
                         net (fo=10, routed)          1.059    25.982    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890_n_0
    SLICE_X93Y42         LUT5 (Prop_lut5_I0_O)        0.124    26.106 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055/O
                         net (fo=2, routed)           0.472    26.577    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055_n_0
    SLICE_X92Y42         LUT3 (Prop_lut3_I1_O)        0.124    26.701 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981/O
                         net (fo=1, routed)           0.000    26.701    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981_n_0
    SLICE_X92Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.081 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888/CO[3]
                         net (fo=15, routed)          0.827    27.908    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I5_O)        0.124    28.032 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881/O
                         net (fo=10, routed)          1.032    29.064    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.188 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068/O
                         net (fo=2, routed)           0.655    29.843    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068_n_0
    SLICE_X92Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.967 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006/O
                         net (fo=1, routed)           0.000    29.967    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.347 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901/CO[3]
                         net (fo=15, routed)          0.935    31.283    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901_n_0
    SLICE_X92Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.407 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900/O
                         net (fo=14, routed)          0.653    32.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900_n_0
    SLICE_X92Y39         LUT4 (Prop_lut4_I1_O)        0.124    32.184 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786/O
                         net (fo=1, routed)           0.556    32.740    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.247 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_641/CO[3]
                         net (fo=31, routed)          1.226    34.473    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp16_in
    SLICE_X90Y38         LUT6 (Prop_lut6_I4_O)        0.124    34.597 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850/O
                         net (fo=11, routed)          1.203    35.800    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850_n_0
    SLICE_X87Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.924 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039/O
                         net (fo=2, routed)           0.570    36.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039_n_0
    SLICE_X88Y37         LUT3 (Prop_lut3_I1_O)        0.124    36.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953/O
                         net (fo=1, routed)           0.000    36.618    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.016 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846/CO[3]
                         net (fo=18, routed)          0.725    37.741    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846_n_0
    SLICE_X89Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.865 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845/O
                         net (fo=4, routed)           0.666    38.531    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845_n_0
    SLICE_X93Y37         LUT6 (Prop_lut6_I0_O)        0.124    38.655 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960/O
                         net (fo=3, routed)           0.697    39.352    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960_n_0
    SLICE_X92Y36         LUT4 (Prop_lut4_I2_O)        0.124    39.476 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856/O
                         net (fo=1, routed)           0.618    40.094    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.601 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749/CO[3]
                         net (fo=15, routed)          1.040    41.640    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.764 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745/O
                         net (fo=15, routed)          0.705    42.469    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745_n_0
    SLICE_X92Y35         LUT4 (Prop_lut4_I1_O)        0.124    42.593 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030/O
                         net (fo=2, routed)           0.496    43.090    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030_n_0
    SLICE_X93Y34         LUT4 (Prop_lut4_I1_O)        0.124    43.214 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930/O
                         net (fo=1, routed)           0.332    43.546    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.066 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831/CO[3]
                         net (fo=13, routed)          0.975    45.041    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831_n_0
    SLICE_X93Y33         LUT6 (Prop_lut6_I5_O)        0.124    45.165 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763/O
                         net (fo=10, routed)          0.796    45.961    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124    46.085 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967/O
                         net (fo=2, routed)           0.302    46.387    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    46.511 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868/O
                         net (fo=1, routed)           0.569    47.080    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.600 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757/CO[3]
                         net (fo=17, routed)          0.705    48.305    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757_n_0
    SLICE_X93Y32         LUT6 (Prop_lut6_I1_O)        0.124    48.429 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737/O
                         net (fo=6, routed)           0.499    48.927    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737_n_0
    SLICE_X92Y31         LUT6 (Prop_lut6_I0_O)        0.124    49.051 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735/O
                         net (fo=6, routed)           0.316    49.368    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735_n_0
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.124    49.492 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728/O
                         net (fo=9, routed)           0.448    49.940    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728_n_0
    SLICE_X91Y31         LUT2 (Prop_lut2_I0_O)        0.124    50.064 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732/O
                         net (fo=3, routed)           0.457    50.520    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732_n_0
    SLICE_X92Y30         LUT6 (Prop_lut6_I0_O)        0.124    50.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827/O
                         net (fo=1, routed)           0.000    50.644    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.020 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712/CO[3]
                         net (fo=21, routed)          1.372    52.393    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712_n_0
    SLICE_X92Y27         LUT2 (Prop_lut2_I1_O)        0.157    52.550 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938/O
                         net (fo=2, routed)           0.854    53.403    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938_n_0
    SLICE_X91Y28         LUT6 (Prop_lut6_I2_O)        0.355    53.758 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_837/O
                         net (fo=2, routed)           0.000    53.758    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_723_n_0
    SLICE_X91Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.159 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597/CO[3]
                         net (fo=25, routed)          1.172    55.331    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597_n_0
    SLICE_X92Y27         LUT4 (Prop_lut4_I1_O)        0.124    55.455 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592/O
                         net (fo=5, routed)           0.703    56.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592_n_0
    SLICE_X90Y26         LUT6 (Prop_lut6_I5_O)        0.124    56.282 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823/O
                         net (fo=2, routed)           0.590    56.872    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823_n_0
    SLICE_X90Y25         LUT3 (Prop_lut3_I0_O)        0.124    56.996 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709/O
                         net (fo=1, routed)           0.000    56.996    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.376 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575/CO[3]
                         net (fo=21, routed)          0.776    58.152    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575_n_0
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.124    58.276 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701/O
                         net (fo=3, routed)           0.507    58.783    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701_n_0
    SLICE_X93Y24         LUT6 (Prop_lut6_I0_O)        0.124    58.907 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696/O
                         net (fo=4, routed)           0.578    59.485    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696_n_0
    SLICE_X93Y23         LUT6 (Prop_lut6_I0_O)        0.124    59.609 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607/O
                         net (fo=5, routed)           0.404    60.012    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607_n_0
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124    60.136 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567/O
                         net (fo=5, routed)           0.591    60.728    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567_n_0
    SLICE_X91Y23         LUT3 (Prop_lut3_I1_O)        0.124    60.852 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687/O
                         net (fo=1, routed)           0.000    60.852    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.250 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551/CO[3]
                         net (fo=23, routed)          1.010    62.259    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551_n_0
    SLICE_X91Y22         LUT6 (Prop_lut6_I1_O)        0.124    62.383 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572/O
                         net (fo=3, routed)           0.336    62.719    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572_n_0
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.124    62.843 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556/O
                         net (fo=4, routed)           0.506    63.349    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556_n_0
    SLICE_X93Y22         LUT6 (Prop_lut6_I0_O)        0.124    63.473 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566/O
                         net (fo=4, routed)           0.373    63.845    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566_n_0
    SLICE_X93Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.969 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436/O
                         net (fo=6, routed)           0.445    64.414    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436_n_0
    SLICE_X92Y21         LUT3 (Prop_lut3_I1_O)        0.124    64.538 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563/O
                         net (fo=1, routed)           0.000    64.538    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    64.918 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435/CO[3]
                         net (fo=26, routed)          1.099    66.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435_n_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124    66.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541/O
                         net (fo=6, routed)           0.347    66.488    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541_n_0
    SLICE_X90Y20         LUT6 (Prop_lut6_I0_O)        0.124    66.612 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540/O
                         net (fo=6, routed)           0.447    67.059    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540_n_0
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.124    67.183 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539/O
                         net (fo=7, routed)           0.723    67.906    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539_n_0
    SLICE_X91Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.030 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537/O
                         net (fo=4, routed)           0.352    68.381    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537_n_0
    SLICE_X92Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.505 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_430/O
                         net (fo=3, routed)           0.000    68.505    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_547_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.881 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429/CO[3]
                         net (fo=22, routed)          1.001    69.882    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429_n_0
    SLICE_X90Y17         LUT6 (Prop_lut6_I1_O)        0.124    70.006 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799/O
                         net (fo=4, routed)           0.321    70.327    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.451 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717/O
                         net (fo=2, routed)           0.163    70.614    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.738 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715/O
                         net (fo=2, routed)           0.441    71.179    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715_n_0
    SLICE_X93Y18         LUT6 (Prop_lut6_I0_O)        0.124    71.303 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584/O
                         net (fo=2, routed)           0.323    71.625    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584_n_0
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.124    71.749 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_589/O
                         net (fo=4, routed)           0.000    71.749    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_666_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.150 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525/CO[3]
                         net (fo=26, routed)          0.866    73.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525_n_0
    SLICE_X93Y16         LUT5 (Prop_lut5_I4_O)        0.124    73.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446/O
                         net (fo=11, routed)          0.903    74.043    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446_n_0
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    74.167 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714/O
                         net (fo=2, routed)           1.107    75.275    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714_n_0
    SLICE_X93Y14         LUT3 (Prop_lut3_I0_O)        0.124    75.399 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_comp/O
                         net (fo=1, routed)           0.000    75.399    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    75.797 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442/CO[3]
                         net (fo=23, routed)          1.009    76.806    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442_n_0
    SLICE_X91Y13         LUT5 (Prop_lut5_I4_O)        0.124    76.930 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388/O
                         net (fo=9, routed)           0.905    77.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388_n_0
    SLICE_X93Y11         LUT6 (Prop_lut6_I0_O)        0.124    77.958 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653/O
                         net (fo=2, routed)           0.739    78.698    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653_n_0
    SLICE_X90Y12         LUT3 (Prop_lut3_I0_O)        0.124    78.822 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_comp/O
                         net (fo=1, routed)           0.000    78.822    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    79.202 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386/CO[3]
                         net (fo=25, routed)          1.015    80.217    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386_n_0
    SLICE_X91Y11         LUT4 (Prop_lut4_I3_O)        0.124    80.341 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283/O
                         net (fo=16, routed)          0.823    81.163    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283_n_0
    SLICE_X90Y9          LUT6 (Prop_lut6_I2_O)        0.124    81.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507/O
                         net (fo=2, routed)           0.562    81.849    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507_n_0
    SLICE_X90Y10         LUT3 (Prop_lut3_I0_O)        0.124    81.973 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_comp/O
                         net (fo=1, routed)           0.000    81.973    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    82.353 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277/CO[3]
                         net (fo=32, routed)          1.369    83.722    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277_n_0
    SLICE_X91Y11         LUT6 (Prop_lut6_I3_O)        0.124    83.846 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276/O
                         net (fo=3, routed)           0.703    84.548    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276_n_0
    SLICE_X88Y11         LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179/O
                         net (fo=1, routed)           0.526    85.198    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    85.596 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_105/CO[3]
                         net (fo=43, routed)          0.739    86.335    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp121_in
    SLICE_X86Y10         LUT5 (Prop_lut5_I4_O)        0.124    86.459 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_comp/O
                         net (fo=1, routed)           0.548    87.007    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_n_0_repN
    SLICE_X87Y9          LUT6 (Prop_lut6_I5_O)        0.124    87.131 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_comp/O
                         net (fo=2, routed)           0.427    87.558    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_n_0
    SLICE_X86Y10         LUT6 (Prop_lut6_I0_O)        0.124    87.682 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368/O
                         net (fo=3, routed)           0.981    88.662    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I0_O)        0.124    88.786 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_259/O
                         net (fo=2, routed)           0.000    88.786    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_405_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.187 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290/CO[3]
                         net (fo=25, routed)          0.692    89.879    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I1_O)        0.124    90.003 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362/O
                         net (fo=3, routed)           0.188    90.191    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    90.315 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255/O
                         net (fo=5, routed)           0.695    91.010    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.134 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492/O
                         net (fo=3, routed)           0.185    91.319    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.443 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351/O
                         net (fo=5, routed)           0.599    92.042    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351_n_0
    SLICE_X89Y15         LUT3 (Prop_lut3_I1_O)        0.124    92.166 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356/O
                         net (fo=1, routed)           0.000    92.166    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.564 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245/CO[3]
                         net (fo=21, routed)          1.395    93.959    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I3_O)        0.124    94.083 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166/O
                         net (fo=9, routed)           0.528    94.611    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166_n_0
    SLICE_X88Y16         LUT6 (Prop_lut6_I5_O)        0.124    94.735 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360/O
                         net (fo=2, routed)           0.917    95.653    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360_n_0
    SLICE_X87Y18         LUT3 (Prop_lut3_I0_O)        0.124    95.777 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_comp/O
                         net (fo=1, routed)           0.000    95.777    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_n_0
    SLICE_X87Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    96.175 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165/CO[3]
                         net (fo=25, routed)          0.945    97.120    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.244 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275/O
                         net (fo=3, routed)           0.504    97.748    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275_n_0
    SLICE_X86Y19         LUT6 (Prop_lut6_I0_O)        0.124    97.872 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239/O
                         net (fo=4, routed)           0.338    98.210    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239_n_0
    SLICE_X86Y18         LUT6 (Prop_lut6_I0_O)        0.124    98.334 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223/O
                         net (fo=7, routed)           0.821    99.155    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223_n_0
    SLICE_X87Y19         LUT3 (Prop_lut3_I1_O)        0.124    99.279 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_comp/O
                         net (fo=1, routed)           0.000    99.279    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_n_0
    SLICE_X87Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.677 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175/CO[3]
                         net (fo=30, routed)          0.851   100.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175_n_0
    SLICE_X89Y20         LUT6 (Prop_lut6_I1_O)        0.124   100.652 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226/O
                         net (fo=7, routed)           0.520   101.172    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.296 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224/O
                         net (fo=7, routed)           0.198   101.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345/O
                         net (fo=2, routed)           0.307   101.925    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345_n_0
    SLICE_X89Y20         LUT4 (Prop_lut4_I1_O)        0.124   102.049 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233/O
                         net (fo=1, routed)           0.928   102.977    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   103.484 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145/CO[3]
                         net (fo=22, routed)          1.418   104.901    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145_n_0
    SLICE_X89Y23         LUT4 (Prop_lut4_I1_O)        0.124   105.025 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174/O
                         net (fo=4, routed)           0.688   105.713    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174_n_0
    SLICE_X89Y23         LUT6 (Prop_lut6_I1_O)        0.124   105.837 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137/O
                         net (fo=1, routed)           0.402   106.239    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.637 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69/CO[3]
                         net (fo=17, routed)          1.203   107.840    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69_n_0
    SLICE_X87Y23         LUT5 (Prop_lut5_I4_O)        0.124   107.964 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64/O
                         net (fo=5, routed)           0.611   108.575    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64_n_0
    SLICE_X89Y25         LUT5 (Prop_lut5_I4_O)        0.124   108.699 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76/O
                         net (fo=8, routed)           0.698   109.397    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76_n_0
    SLICE_X88Y25         LUT4 (Prop_lut4_I0_O)        0.124   109.521 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152/O
                         net (fo=1, routed)           0.000   109.521    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   109.919 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74/CO[3]
                         net (fo=15, routed)          0.870   110.788    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74_n_0
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.124   110.912 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55/O
                         net (fo=9, routed)           1.007   111.919    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I3_O)        0.124   112.043 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_comp/O
                         net (fo=3, routed)           0.321   112.365    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I2_O)        0.124   112.489 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118/O
                         net (fo=1, routed)           0.000   112.489    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.039 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50/CO[3]
                         net (fo=8, routed)           1.030   114.068    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50_n_0
    SLICE_X86Y27         LUT6 (Prop_lut6_I4_O)        0.124   114.192 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20/O
                         net (fo=1, routed)           0.568   114.761    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   115.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_10/CO[3]
                         net (fo=18, routed)          1.164   116.451    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallMan1
    SLICE_X86Y34         LUT6 (Prop_lut6_I1_O)        0.124   116.575 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18/O
                         net (fo=1, routed)           0.829   117.404    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18_n_0
    SLICE_X87Y41         LUT6 (Prop_lut6_I3_O)        0.124   117.528 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_comp_1/O
                         net (fo=1, routed)           0.000   117.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.060 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   118.373 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.960   119.333    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate1[7]
    SLICE_X88Y42         LUT3 (Prop_lut3_I0_O)        0.334   119.667 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[6]_i_1/O
                         net (fo=1, routed)           0.000   119.667    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_1_out[6]
    SLICE_X88Y42         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.562    11.562    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/Clk
    SLICE_X88Y42         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[6]/C
                         clock pessimism              0.004    11.566                     
                         clock uncertainty           -0.074    11.492                     
    SLICE_X88Y42         FDRE (Setup_fdre_C_D)        0.075    11.567    reconfigurable   ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[6]
  -------------------------------------------------------------------
                         required time                         11.567                     
                         arrival time                        -119.667                     
  -------------------------------------------------------------------
                         slack                               -108.100                     

Slack (VIOLATED) :        -108.073ns  (required time - arrival time)
  Source:                 ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        117.925ns  (logic 29.367ns (24.903%)  route 88.558ns (75.097%))
  Logic Levels:           143  (CARRY4=34 LDCE=1 LUT2=3 LUT3=13 LUT4=16 LUT5=10 LUT6=66)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.670     1.670    boundary       ConvAccel/matrixAccel/genblk3[0].inputMulti/clk
    SLICE_X36Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/Q
                         net (fo=1, routed)           1.555     3.743    boundary       ConvAccel/matrixAccel/xbar2/xbar_inputConnector[13]
    SLICE_X70Y47         LDCE (DToQ_ldce_D_Q)         0.483     4.226 r  static         ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][13]/Q
                         net (fo=12, routed)          2.294     6.520    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/addend[13]
    SLICE_X87Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5/O
                         net (fo=14, routed)          0.943     7.587    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5_n_0
    SLICE_X86Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.711 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[13]_i_3/O
                         net (fo=178, routed)         0.922     8.633    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_0_in[3]
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.757 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129/O
                         net (fo=1, routed)           0.682     9.439    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087/O
                         net (fo=8, routed)           0.508    10.071    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087_n_0
    SLICE_X89Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.195 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083/O
                         net (fo=7, routed)           0.963    11.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.124    11.282 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122/O
                         net (fo=3, routed)           0.969    12.251    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122_n_0
    SLICE_X92Y49         LUT4 (Prop_lut4_I1_O)        0.124    12.375 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115/O
                         net (fo=1, routed)           0.331    12.706    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.226 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066/CO[3]
                         net (fo=15, routed)          0.964    14.190    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.314 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076/O
                         net (fo=9, routed)           0.662    14.976    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.100 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077/O
                         net (fo=5, routed)           0.579    15.680    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077_n_0
    SLICE_X93Y46         LUT4 (Prop_lut4_I1_O)        0.124    15.804 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104/O
                         net (fo=1, routed)           0.546    16.350    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.870 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057/CO[3]
                         net (fo=14, routed)          0.964    17.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057_n_0
    SLICE_X91Y47         LUT6 (Prop_lut6_I5_O)        0.124    17.958 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015/O
                         net (fo=8, routed)           1.033    18.991    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    19.115 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046/O
                         net (fo=3, routed)           0.313    19.428    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046_n_0
    SLICE_X91Y46         LUT4 (Prop_lut4_I1_O)        0.124    19.552 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060/O
                         net (fo=1, routed)           0.529    20.081    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.588 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988/CO[3]
                         net (fo=21, routed)          0.962    21.550    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988_n_0
    SLICE_X93Y45         LUT5 (Prop_lut5_I4_O)        0.124    21.674 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987/O
                         net (fo=13, routed)          0.656    22.329    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987_n_0
    SLICE_X93Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.453 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905/O
                         net (fo=1, routed)           0.568    23.021    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905_n_0
    SLICE_X92Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.571 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_793/CO[3]
                         net (fo=25, routed)          1.227    24.798    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp13_in
    SLICE_X93Y43         LUT6 (Prop_lut6_I4_O)        0.124    24.922 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890/O
                         net (fo=10, routed)          1.059    25.982    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890_n_0
    SLICE_X93Y42         LUT5 (Prop_lut5_I0_O)        0.124    26.106 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055/O
                         net (fo=2, routed)           0.472    26.577    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055_n_0
    SLICE_X92Y42         LUT3 (Prop_lut3_I1_O)        0.124    26.701 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981/O
                         net (fo=1, routed)           0.000    26.701    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981_n_0
    SLICE_X92Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.081 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888/CO[3]
                         net (fo=15, routed)          0.827    27.908    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I5_O)        0.124    28.032 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881/O
                         net (fo=10, routed)          1.032    29.064    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.188 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068/O
                         net (fo=2, routed)           0.655    29.843    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068_n_0
    SLICE_X92Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.967 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006/O
                         net (fo=1, routed)           0.000    29.967    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.347 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901/CO[3]
                         net (fo=15, routed)          0.935    31.283    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901_n_0
    SLICE_X92Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.407 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900/O
                         net (fo=14, routed)          0.653    32.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900_n_0
    SLICE_X92Y39         LUT4 (Prop_lut4_I1_O)        0.124    32.184 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786/O
                         net (fo=1, routed)           0.556    32.740    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.247 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_641/CO[3]
                         net (fo=31, routed)          1.226    34.473    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp16_in
    SLICE_X90Y38         LUT6 (Prop_lut6_I4_O)        0.124    34.597 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850/O
                         net (fo=11, routed)          1.203    35.800    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850_n_0
    SLICE_X87Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.924 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039/O
                         net (fo=2, routed)           0.570    36.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039_n_0
    SLICE_X88Y37         LUT3 (Prop_lut3_I1_O)        0.124    36.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953/O
                         net (fo=1, routed)           0.000    36.618    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.016 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846/CO[3]
                         net (fo=18, routed)          0.725    37.741    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846_n_0
    SLICE_X89Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.865 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845/O
                         net (fo=4, routed)           0.666    38.531    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845_n_0
    SLICE_X93Y37         LUT6 (Prop_lut6_I0_O)        0.124    38.655 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960/O
                         net (fo=3, routed)           0.697    39.352    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960_n_0
    SLICE_X92Y36         LUT4 (Prop_lut4_I2_O)        0.124    39.476 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856/O
                         net (fo=1, routed)           0.618    40.094    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.601 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749/CO[3]
                         net (fo=15, routed)          1.040    41.640    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.764 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745/O
                         net (fo=15, routed)          0.705    42.469    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745_n_0
    SLICE_X92Y35         LUT4 (Prop_lut4_I1_O)        0.124    42.593 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030/O
                         net (fo=2, routed)           0.496    43.090    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030_n_0
    SLICE_X93Y34         LUT4 (Prop_lut4_I1_O)        0.124    43.214 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930/O
                         net (fo=1, routed)           0.332    43.546    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.066 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831/CO[3]
                         net (fo=13, routed)          0.975    45.041    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831_n_0
    SLICE_X93Y33         LUT6 (Prop_lut6_I5_O)        0.124    45.165 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763/O
                         net (fo=10, routed)          0.796    45.961    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124    46.085 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967/O
                         net (fo=2, routed)           0.302    46.387    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    46.511 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868/O
                         net (fo=1, routed)           0.569    47.080    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.600 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757/CO[3]
                         net (fo=17, routed)          0.705    48.305    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757_n_0
    SLICE_X93Y32         LUT6 (Prop_lut6_I1_O)        0.124    48.429 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737/O
                         net (fo=6, routed)           0.499    48.927    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737_n_0
    SLICE_X92Y31         LUT6 (Prop_lut6_I0_O)        0.124    49.051 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735/O
                         net (fo=6, routed)           0.316    49.368    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735_n_0
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.124    49.492 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728/O
                         net (fo=9, routed)           0.448    49.940    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728_n_0
    SLICE_X91Y31         LUT2 (Prop_lut2_I0_O)        0.124    50.064 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732/O
                         net (fo=3, routed)           0.457    50.520    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732_n_0
    SLICE_X92Y30         LUT6 (Prop_lut6_I0_O)        0.124    50.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827/O
                         net (fo=1, routed)           0.000    50.644    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.020 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712/CO[3]
                         net (fo=21, routed)          1.372    52.393    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712_n_0
    SLICE_X92Y27         LUT2 (Prop_lut2_I1_O)        0.157    52.550 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938/O
                         net (fo=2, routed)           0.854    53.403    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938_n_0
    SLICE_X91Y28         LUT6 (Prop_lut6_I2_O)        0.355    53.758 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_837/O
                         net (fo=2, routed)           0.000    53.758    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_723_n_0
    SLICE_X91Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.159 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597/CO[3]
                         net (fo=25, routed)          1.172    55.331    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597_n_0
    SLICE_X92Y27         LUT4 (Prop_lut4_I1_O)        0.124    55.455 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592/O
                         net (fo=5, routed)           0.703    56.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592_n_0
    SLICE_X90Y26         LUT6 (Prop_lut6_I5_O)        0.124    56.282 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823/O
                         net (fo=2, routed)           0.590    56.872    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823_n_0
    SLICE_X90Y25         LUT3 (Prop_lut3_I0_O)        0.124    56.996 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709/O
                         net (fo=1, routed)           0.000    56.996    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.376 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575/CO[3]
                         net (fo=21, routed)          0.776    58.152    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575_n_0
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.124    58.276 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701/O
                         net (fo=3, routed)           0.507    58.783    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701_n_0
    SLICE_X93Y24         LUT6 (Prop_lut6_I0_O)        0.124    58.907 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696/O
                         net (fo=4, routed)           0.578    59.485    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696_n_0
    SLICE_X93Y23         LUT6 (Prop_lut6_I0_O)        0.124    59.609 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607/O
                         net (fo=5, routed)           0.404    60.012    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607_n_0
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124    60.136 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567/O
                         net (fo=5, routed)           0.591    60.728    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567_n_0
    SLICE_X91Y23         LUT3 (Prop_lut3_I1_O)        0.124    60.852 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687/O
                         net (fo=1, routed)           0.000    60.852    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.250 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551/CO[3]
                         net (fo=23, routed)          1.010    62.259    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551_n_0
    SLICE_X91Y22         LUT6 (Prop_lut6_I1_O)        0.124    62.383 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572/O
                         net (fo=3, routed)           0.336    62.719    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572_n_0
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.124    62.843 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556/O
                         net (fo=4, routed)           0.506    63.349    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556_n_0
    SLICE_X93Y22         LUT6 (Prop_lut6_I0_O)        0.124    63.473 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566/O
                         net (fo=4, routed)           0.373    63.845    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566_n_0
    SLICE_X93Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.969 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436/O
                         net (fo=6, routed)           0.445    64.414    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436_n_0
    SLICE_X92Y21         LUT3 (Prop_lut3_I1_O)        0.124    64.538 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563/O
                         net (fo=1, routed)           0.000    64.538    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    64.918 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435/CO[3]
                         net (fo=26, routed)          1.099    66.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435_n_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124    66.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541/O
                         net (fo=6, routed)           0.347    66.488    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541_n_0
    SLICE_X90Y20         LUT6 (Prop_lut6_I0_O)        0.124    66.612 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540/O
                         net (fo=6, routed)           0.447    67.059    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540_n_0
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.124    67.183 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539/O
                         net (fo=7, routed)           0.723    67.906    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539_n_0
    SLICE_X91Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.030 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537/O
                         net (fo=4, routed)           0.352    68.381    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537_n_0
    SLICE_X92Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.505 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_430/O
                         net (fo=3, routed)           0.000    68.505    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_547_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.881 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429/CO[3]
                         net (fo=22, routed)          1.001    69.882    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429_n_0
    SLICE_X90Y17         LUT6 (Prop_lut6_I1_O)        0.124    70.006 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799/O
                         net (fo=4, routed)           0.321    70.327    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.451 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717/O
                         net (fo=2, routed)           0.163    70.614    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.738 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715/O
                         net (fo=2, routed)           0.441    71.179    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715_n_0
    SLICE_X93Y18         LUT6 (Prop_lut6_I0_O)        0.124    71.303 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584/O
                         net (fo=2, routed)           0.323    71.625    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584_n_0
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.124    71.749 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_589/O
                         net (fo=4, routed)           0.000    71.749    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_666_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.150 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525/CO[3]
                         net (fo=26, routed)          0.866    73.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525_n_0
    SLICE_X93Y16         LUT5 (Prop_lut5_I4_O)        0.124    73.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446/O
                         net (fo=11, routed)          0.903    74.043    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446_n_0
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    74.167 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714/O
                         net (fo=2, routed)           1.107    75.275    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714_n_0
    SLICE_X93Y14         LUT3 (Prop_lut3_I0_O)        0.124    75.399 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_comp/O
                         net (fo=1, routed)           0.000    75.399    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    75.797 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442/CO[3]
                         net (fo=23, routed)          1.009    76.806    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442_n_0
    SLICE_X91Y13         LUT5 (Prop_lut5_I4_O)        0.124    76.930 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388/O
                         net (fo=9, routed)           0.905    77.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388_n_0
    SLICE_X93Y11         LUT6 (Prop_lut6_I0_O)        0.124    77.958 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653/O
                         net (fo=2, routed)           0.739    78.698    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653_n_0
    SLICE_X90Y12         LUT3 (Prop_lut3_I0_O)        0.124    78.822 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_comp/O
                         net (fo=1, routed)           0.000    78.822    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    79.202 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386/CO[3]
                         net (fo=25, routed)          1.015    80.217    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386_n_0
    SLICE_X91Y11         LUT4 (Prop_lut4_I3_O)        0.124    80.341 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283/O
                         net (fo=16, routed)          0.823    81.163    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283_n_0
    SLICE_X90Y9          LUT6 (Prop_lut6_I2_O)        0.124    81.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507/O
                         net (fo=2, routed)           0.562    81.849    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507_n_0
    SLICE_X90Y10         LUT3 (Prop_lut3_I0_O)        0.124    81.973 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_comp/O
                         net (fo=1, routed)           0.000    81.973    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    82.353 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277/CO[3]
                         net (fo=32, routed)          1.369    83.722    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277_n_0
    SLICE_X91Y11         LUT6 (Prop_lut6_I3_O)        0.124    83.846 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276/O
                         net (fo=3, routed)           0.703    84.548    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276_n_0
    SLICE_X88Y11         LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179/O
                         net (fo=1, routed)           0.526    85.198    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    85.596 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_105/CO[3]
                         net (fo=43, routed)          0.739    86.335    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp121_in
    SLICE_X86Y10         LUT5 (Prop_lut5_I4_O)        0.124    86.459 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_comp/O
                         net (fo=1, routed)           0.548    87.007    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_n_0_repN
    SLICE_X87Y9          LUT6 (Prop_lut6_I5_O)        0.124    87.131 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_comp/O
                         net (fo=2, routed)           0.427    87.558    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_n_0
    SLICE_X86Y10         LUT6 (Prop_lut6_I0_O)        0.124    87.682 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368/O
                         net (fo=3, routed)           0.981    88.662    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I0_O)        0.124    88.786 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_259/O
                         net (fo=2, routed)           0.000    88.786    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_405_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.187 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290/CO[3]
                         net (fo=25, routed)          0.692    89.879    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I1_O)        0.124    90.003 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362/O
                         net (fo=3, routed)           0.188    90.191    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    90.315 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255/O
                         net (fo=5, routed)           0.695    91.010    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.134 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492/O
                         net (fo=3, routed)           0.185    91.319    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.443 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351/O
                         net (fo=5, routed)           0.599    92.042    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351_n_0
    SLICE_X89Y15         LUT3 (Prop_lut3_I1_O)        0.124    92.166 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356/O
                         net (fo=1, routed)           0.000    92.166    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.564 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245/CO[3]
                         net (fo=21, routed)          1.395    93.959    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I3_O)        0.124    94.083 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166/O
                         net (fo=9, routed)           0.528    94.611    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166_n_0
    SLICE_X88Y16         LUT6 (Prop_lut6_I5_O)        0.124    94.735 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360/O
                         net (fo=2, routed)           0.917    95.653    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360_n_0
    SLICE_X87Y18         LUT3 (Prop_lut3_I0_O)        0.124    95.777 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_comp/O
                         net (fo=1, routed)           0.000    95.777    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_n_0
    SLICE_X87Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    96.175 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165/CO[3]
                         net (fo=25, routed)          0.945    97.120    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.244 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275/O
                         net (fo=3, routed)           0.504    97.748    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275_n_0
    SLICE_X86Y19         LUT6 (Prop_lut6_I0_O)        0.124    97.872 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239/O
                         net (fo=4, routed)           0.338    98.210    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239_n_0
    SLICE_X86Y18         LUT6 (Prop_lut6_I0_O)        0.124    98.334 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223/O
                         net (fo=7, routed)           0.821    99.155    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223_n_0
    SLICE_X87Y19         LUT3 (Prop_lut3_I1_O)        0.124    99.279 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_comp/O
                         net (fo=1, routed)           0.000    99.279    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_n_0
    SLICE_X87Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.677 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175/CO[3]
                         net (fo=30, routed)          0.851   100.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175_n_0
    SLICE_X89Y20         LUT6 (Prop_lut6_I1_O)        0.124   100.652 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226/O
                         net (fo=7, routed)           0.520   101.172    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.296 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224/O
                         net (fo=7, routed)           0.198   101.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345/O
                         net (fo=2, routed)           0.307   101.925    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345_n_0
    SLICE_X89Y20         LUT4 (Prop_lut4_I1_O)        0.124   102.049 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233/O
                         net (fo=1, routed)           0.928   102.977    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   103.484 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145/CO[3]
                         net (fo=22, routed)          1.418   104.901    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145_n_0
    SLICE_X89Y23         LUT4 (Prop_lut4_I1_O)        0.124   105.025 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174/O
                         net (fo=4, routed)           0.688   105.713    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174_n_0
    SLICE_X89Y23         LUT6 (Prop_lut6_I1_O)        0.124   105.837 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137/O
                         net (fo=1, routed)           0.402   106.239    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.637 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69/CO[3]
                         net (fo=17, routed)          1.203   107.840    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69_n_0
    SLICE_X87Y23         LUT5 (Prop_lut5_I4_O)        0.124   107.964 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64/O
                         net (fo=5, routed)           0.611   108.575    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64_n_0
    SLICE_X89Y25         LUT5 (Prop_lut5_I4_O)        0.124   108.699 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76/O
                         net (fo=8, routed)           0.698   109.397    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76_n_0
    SLICE_X88Y25         LUT4 (Prop_lut4_I0_O)        0.124   109.521 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152/O
                         net (fo=1, routed)           0.000   109.521    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   109.919 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74/CO[3]
                         net (fo=15, routed)          0.870   110.788    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74_n_0
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.124   110.912 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55/O
                         net (fo=9, routed)           1.007   111.919    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I3_O)        0.124   112.043 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_comp/O
                         net (fo=3, routed)           0.321   112.365    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I2_O)        0.124   112.489 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118/O
                         net (fo=1, routed)           0.000   112.489    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.039 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50/CO[3]
                         net (fo=8, routed)           1.030   114.068    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50_n_0
    SLICE_X86Y27         LUT6 (Prop_lut6_I4_O)        0.124   114.192 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20/O
                         net (fo=1, routed)           0.568   114.761    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   115.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_10/CO[3]
                         net (fo=18, routed)          1.164   116.451    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallMan1
    SLICE_X86Y34         LUT6 (Prop_lut6_I1_O)        0.124   116.575 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18/O
                         net (fo=1, routed)           0.829   117.404    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18_n_0
    SLICE_X87Y41         LUT6 (Prop_lut6_I3_O)        0.124   117.528 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_comp_1/O
                         net (fo=1, routed)           0.000   117.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.060 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.174 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.174    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   118.508 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.785   119.292    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate1[9]
    SLICE_X88Y43         LUT3 (Prop_lut3_I0_O)        0.303   119.595 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[8]_i_1/O
                         net (fo=1, routed)           0.000   119.595    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_1_out[8]
    SLICE_X88Y43         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.563    11.563    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/Clk
    SLICE_X88Y43         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[8]/C
                         clock pessimism              0.004    11.567                     
                         clock uncertainty           -0.074    11.493                     
    SLICE_X88Y43         FDRE (Setup_fdre_C_D)        0.029    11.522    reconfigurable   ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[8]
  -------------------------------------------------------------------
                         required time                         11.522                     
                         arrival time                        -119.595                     
  -------------------------------------------------------------------
                         slack                               -108.073                     

Slack (VIOLATED) :        -108.002ns  (required time - arrival time)
  Source:                 ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        117.856ns  (logic 29.253ns (24.821%)  route 88.604ns (75.179%))
  Logic Levels:           142  (CARRY4=33 LDCE=1 LUT2=3 LUT3=13 LUT4=16 LUT5=10 LUT6=66)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.670     1.670    boundary       ConvAccel/matrixAccel/genblk3[0].inputMulti/clk
    SLICE_X36Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/Q
                         net (fo=1, routed)           1.555     3.743    boundary       ConvAccel/matrixAccel/xbar2/xbar_inputConnector[13]
    SLICE_X70Y47         LDCE (DToQ_ldce_D_Q)         0.483     4.226 r  static         ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][13]/Q
                         net (fo=12, routed)          2.294     6.520    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/addend[13]
    SLICE_X87Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5/O
                         net (fo=14, routed)          0.943     7.587    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5_n_0
    SLICE_X86Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.711 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[13]_i_3/O
                         net (fo=178, routed)         0.922     8.633    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_0_in[3]
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.757 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129/O
                         net (fo=1, routed)           0.682     9.439    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087/O
                         net (fo=8, routed)           0.508    10.071    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087_n_0
    SLICE_X89Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.195 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083/O
                         net (fo=7, routed)           0.963    11.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.124    11.282 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122/O
                         net (fo=3, routed)           0.969    12.251    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122_n_0
    SLICE_X92Y49         LUT4 (Prop_lut4_I1_O)        0.124    12.375 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115/O
                         net (fo=1, routed)           0.331    12.706    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.226 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066/CO[3]
                         net (fo=15, routed)          0.964    14.190    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.314 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076/O
                         net (fo=9, routed)           0.662    14.976    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.100 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077/O
                         net (fo=5, routed)           0.579    15.680    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077_n_0
    SLICE_X93Y46         LUT4 (Prop_lut4_I1_O)        0.124    15.804 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104/O
                         net (fo=1, routed)           0.546    16.350    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.870 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057/CO[3]
                         net (fo=14, routed)          0.964    17.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057_n_0
    SLICE_X91Y47         LUT6 (Prop_lut6_I5_O)        0.124    17.958 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015/O
                         net (fo=8, routed)           1.033    18.991    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    19.115 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046/O
                         net (fo=3, routed)           0.313    19.428    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046_n_0
    SLICE_X91Y46         LUT4 (Prop_lut4_I1_O)        0.124    19.552 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060/O
                         net (fo=1, routed)           0.529    20.081    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.588 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988/CO[3]
                         net (fo=21, routed)          0.962    21.550    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988_n_0
    SLICE_X93Y45         LUT5 (Prop_lut5_I4_O)        0.124    21.674 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987/O
                         net (fo=13, routed)          0.656    22.329    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987_n_0
    SLICE_X93Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.453 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905/O
                         net (fo=1, routed)           0.568    23.021    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905_n_0
    SLICE_X92Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.571 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_793/CO[3]
                         net (fo=25, routed)          1.227    24.798    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp13_in
    SLICE_X93Y43         LUT6 (Prop_lut6_I4_O)        0.124    24.922 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890/O
                         net (fo=10, routed)          1.059    25.982    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890_n_0
    SLICE_X93Y42         LUT5 (Prop_lut5_I0_O)        0.124    26.106 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055/O
                         net (fo=2, routed)           0.472    26.577    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055_n_0
    SLICE_X92Y42         LUT3 (Prop_lut3_I1_O)        0.124    26.701 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981/O
                         net (fo=1, routed)           0.000    26.701    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981_n_0
    SLICE_X92Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.081 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888/CO[3]
                         net (fo=15, routed)          0.827    27.908    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I5_O)        0.124    28.032 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881/O
                         net (fo=10, routed)          1.032    29.064    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.188 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068/O
                         net (fo=2, routed)           0.655    29.843    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068_n_0
    SLICE_X92Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.967 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006/O
                         net (fo=1, routed)           0.000    29.967    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.347 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901/CO[3]
                         net (fo=15, routed)          0.935    31.283    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901_n_0
    SLICE_X92Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.407 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900/O
                         net (fo=14, routed)          0.653    32.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900_n_0
    SLICE_X92Y39         LUT4 (Prop_lut4_I1_O)        0.124    32.184 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786/O
                         net (fo=1, routed)           0.556    32.740    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.247 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_641/CO[3]
                         net (fo=31, routed)          1.226    34.473    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp16_in
    SLICE_X90Y38         LUT6 (Prop_lut6_I4_O)        0.124    34.597 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850/O
                         net (fo=11, routed)          1.203    35.800    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850_n_0
    SLICE_X87Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.924 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039/O
                         net (fo=2, routed)           0.570    36.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039_n_0
    SLICE_X88Y37         LUT3 (Prop_lut3_I1_O)        0.124    36.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953/O
                         net (fo=1, routed)           0.000    36.618    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.016 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846/CO[3]
                         net (fo=18, routed)          0.725    37.741    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846_n_0
    SLICE_X89Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.865 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845/O
                         net (fo=4, routed)           0.666    38.531    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845_n_0
    SLICE_X93Y37         LUT6 (Prop_lut6_I0_O)        0.124    38.655 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960/O
                         net (fo=3, routed)           0.697    39.352    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960_n_0
    SLICE_X92Y36         LUT4 (Prop_lut4_I2_O)        0.124    39.476 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856/O
                         net (fo=1, routed)           0.618    40.094    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.601 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749/CO[3]
                         net (fo=15, routed)          1.040    41.640    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.764 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745/O
                         net (fo=15, routed)          0.705    42.469    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745_n_0
    SLICE_X92Y35         LUT4 (Prop_lut4_I1_O)        0.124    42.593 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030/O
                         net (fo=2, routed)           0.496    43.090    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030_n_0
    SLICE_X93Y34         LUT4 (Prop_lut4_I1_O)        0.124    43.214 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930/O
                         net (fo=1, routed)           0.332    43.546    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.066 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831/CO[3]
                         net (fo=13, routed)          0.975    45.041    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831_n_0
    SLICE_X93Y33         LUT6 (Prop_lut6_I5_O)        0.124    45.165 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763/O
                         net (fo=10, routed)          0.796    45.961    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124    46.085 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967/O
                         net (fo=2, routed)           0.302    46.387    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    46.511 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868/O
                         net (fo=1, routed)           0.569    47.080    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.600 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757/CO[3]
                         net (fo=17, routed)          0.705    48.305    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757_n_0
    SLICE_X93Y32         LUT6 (Prop_lut6_I1_O)        0.124    48.429 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737/O
                         net (fo=6, routed)           0.499    48.927    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737_n_0
    SLICE_X92Y31         LUT6 (Prop_lut6_I0_O)        0.124    49.051 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735/O
                         net (fo=6, routed)           0.316    49.368    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735_n_0
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.124    49.492 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728/O
                         net (fo=9, routed)           0.448    49.940    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728_n_0
    SLICE_X91Y31         LUT2 (Prop_lut2_I0_O)        0.124    50.064 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732/O
                         net (fo=3, routed)           0.457    50.520    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732_n_0
    SLICE_X92Y30         LUT6 (Prop_lut6_I0_O)        0.124    50.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827/O
                         net (fo=1, routed)           0.000    50.644    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.020 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712/CO[3]
                         net (fo=21, routed)          1.372    52.393    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712_n_0
    SLICE_X92Y27         LUT2 (Prop_lut2_I1_O)        0.157    52.550 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938/O
                         net (fo=2, routed)           0.854    53.403    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938_n_0
    SLICE_X91Y28         LUT6 (Prop_lut6_I2_O)        0.355    53.758 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_837/O
                         net (fo=2, routed)           0.000    53.758    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_723_n_0
    SLICE_X91Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.159 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597/CO[3]
                         net (fo=25, routed)          1.172    55.331    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597_n_0
    SLICE_X92Y27         LUT4 (Prop_lut4_I1_O)        0.124    55.455 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592/O
                         net (fo=5, routed)           0.703    56.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592_n_0
    SLICE_X90Y26         LUT6 (Prop_lut6_I5_O)        0.124    56.282 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823/O
                         net (fo=2, routed)           0.590    56.872    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823_n_0
    SLICE_X90Y25         LUT3 (Prop_lut3_I0_O)        0.124    56.996 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709/O
                         net (fo=1, routed)           0.000    56.996    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.376 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575/CO[3]
                         net (fo=21, routed)          0.776    58.152    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575_n_0
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.124    58.276 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701/O
                         net (fo=3, routed)           0.507    58.783    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701_n_0
    SLICE_X93Y24         LUT6 (Prop_lut6_I0_O)        0.124    58.907 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696/O
                         net (fo=4, routed)           0.578    59.485    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696_n_0
    SLICE_X93Y23         LUT6 (Prop_lut6_I0_O)        0.124    59.609 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607/O
                         net (fo=5, routed)           0.404    60.012    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607_n_0
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124    60.136 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567/O
                         net (fo=5, routed)           0.591    60.728    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567_n_0
    SLICE_X91Y23         LUT3 (Prop_lut3_I1_O)        0.124    60.852 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687/O
                         net (fo=1, routed)           0.000    60.852    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.250 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551/CO[3]
                         net (fo=23, routed)          1.010    62.259    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551_n_0
    SLICE_X91Y22         LUT6 (Prop_lut6_I1_O)        0.124    62.383 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572/O
                         net (fo=3, routed)           0.336    62.719    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572_n_0
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.124    62.843 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556/O
                         net (fo=4, routed)           0.506    63.349    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556_n_0
    SLICE_X93Y22         LUT6 (Prop_lut6_I0_O)        0.124    63.473 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566/O
                         net (fo=4, routed)           0.373    63.845    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566_n_0
    SLICE_X93Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.969 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436/O
                         net (fo=6, routed)           0.445    64.414    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436_n_0
    SLICE_X92Y21         LUT3 (Prop_lut3_I1_O)        0.124    64.538 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563/O
                         net (fo=1, routed)           0.000    64.538    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    64.918 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435/CO[3]
                         net (fo=26, routed)          1.099    66.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435_n_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124    66.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541/O
                         net (fo=6, routed)           0.347    66.488    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541_n_0
    SLICE_X90Y20         LUT6 (Prop_lut6_I0_O)        0.124    66.612 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540/O
                         net (fo=6, routed)           0.447    67.059    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540_n_0
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.124    67.183 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539/O
                         net (fo=7, routed)           0.723    67.906    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539_n_0
    SLICE_X91Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.030 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537/O
                         net (fo=4, routed)           0.352    68.381    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537_n_0
    SLICE_X92Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.505 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_430/O
                         net (fo=3, routed)           0.000    68.505    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_547_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.881 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429/CO[3]
                         net (fo=22, routed)          1.001    69.882    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429_n_0
    SLICE_X90Y17         LUT6 (Prop_lut6_I1_O)        0.124    70.006 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799/O
                         net (fo=4, routed)           0.321    70.327    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.451 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717/O
                         net (fo=2, routed)           0.163    70.614    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.738 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715/O
                         net (fo=2, routed)           0.441    71.179    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715_n_0
    SLICE_X93Y18         LUT6 (Prop_lut6_I0_O)        0.124    71.303 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584/O
                         net (fo=2, routed)           0.323    71.625    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584_n_0
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.124    71.749 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_589/O
                         net (fo=4, routed)           0.000    71.749    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_666_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.150 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525/CO[3]
                         net (fo=26, routed)          0.866    73.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525_n_0
    SLICE_X93Y16         LUT5 (Prop_lut5_I4_O)        0.124    73.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446/O
                         net (fo=11, routed)          0.903    74.043    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446_n_0
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    74.167 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714/O
                         net (fo=2, routed)           1.107    75.275    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714_n_0
    SLICE_X93Y14         LUT3 (Prop_lut3_I0_O)        0.124    75.399 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_comp/O
                         net (fo=1, routed)           0.000    75.399    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    75.797 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442/CO[3]
                         net (fo=23, routed)          1.009    76.806    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442_n_0
    SLICE_X91Y13         LUT5 (Prop_lut5_I4_O)        0.124    76.930 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388/O
                         net (fo=9, routed)           0.905    77.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388_n_0
    SLICE_X93Y11         LUT6 (Prop_lut6_I0_O)        0.124    77.958 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653/O
                         net (fo=2, routed)           0.739    78.698    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653_n_0
    SLICE_X90Y12         LUT3 (Prop_lut3_I0_O)        0.124    78.822 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_comp/O
                         net (fo=1, routed)           0.000    78.822    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    79.202 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386/CO[3]
                         net (fo=25, routed)          1.015    80.217    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386_n_0
    SLICE_X91Y11         LUT4 (Prop_lut4_I3_O)        0.124    80.341 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283/O
                         net (fo=16, routed)          0.823    81.163    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283_n_0
    SLICE_X90Y9          LUT6 (Prop_lut6_I2_O)        0.124    81.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507/O
                         net (fo=2, routed)           0.562    81.849    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507_n_0
    SLICE_X90Y10         LUT3 (Prop_lut3_I0_O)        0.124    81.973 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_comp/O
                         net (fo=1, routed)           0.000    81.973    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    82.353 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277/CO[3]
                         net (fo=32, routed)          1.369    83.722    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277_n_0
    SLICE_X91Y11         LUT6 (Prop_lut6_I3_O)        0.124    83.846 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276/O
                         net (fo=3, routed)           0.703    84.548    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276_n_0
    SLICE_X88Y11         LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179/O
                         net (fo=1, routed)           0.526    85.198    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    85.596 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_105/CO[3]
                         net (fo=43, routed)          0.739    86.335    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp121_in
    SLICE_X86Y10         LUT5 (Prop_lut5_I4_O)        0.124    86.459 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_comp/O
                         net (fo=1, routed)           0.548    87.007    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_n_0_repN
    SLICE_X87Y9          LUT6 (Prop_lut6_I5_O)        0.124    87.131 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_comp/O
                         net (fo=2, routed)           0.427    87.558    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_n_0
    SLICE_X86Y10         LUT6 (Prop_lut6_I0_O)        0.124    87.682 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368/O
                         net (fo=3, routed)           0.981    88.662    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I0_O)        0.124    88.786 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_259/O
                         net (fo=2, routed)           0.000    88.786    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_405_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.187 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290/CO[3]
                         net (fo=25, routed)          0.692    89.879    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I1_O)        0.124    90.003 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362/O
                         net (fo=3, routed)           0.188    90.191    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    90.315 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255/O
                         net (fo=5, routed)           0.695    91.010    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.134 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492/O
                         net (fo=3, routed)           0.185    91.319    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.443 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351/O
                         net (fo=5, routed)           0.599    92.042    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351_n_0
    SLICE_X89Y15         LUT3 (Prop_lut3_I1_O)        0.124    92.166 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356/O
                         net (fo=1, routed)           0.000    92.166    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.564 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245/CO[3]
                         net (fo=21, routed)          1.395    93.959    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I3_O)        0.124    94.083 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166/O
                         net (fo=9, routed)           0.528    94.611    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166_n_0
    SLICE_X88Y16         LUT6 (Prop_lut6_I5_O)        0.124    94.735 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360/O
                         net (fo=2, routed)           0.917    95.653    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360_n_0
    SLICE_X87Y18         LUT3 (Prop_lut3_I0_O)        0.124    95.777 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_comp/O
                         net (fo=1, routed)           0.000    95.777    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_n_0
    SLICE_X87Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    96.175 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165/CO[3]
                         net (fo=25, routed)          0.945    97.120    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.244 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275/O
                         net (fo=3, routed)           0.504    97.748    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275_n_0
    SLICE_X86Y19         LUT6 (Prop_lut6_I0_O)        0.124    97.872 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239/O
                         net (fo=4, routed)           0.338    98.210    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239_n_0
    SLICE_X86Y18         LUT6 (Prop_lut6_I0_O)        0.124    98.334 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223/O
                         net (fo=7, routed)           0.821    99.155    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223_n_0
    SLICE_X87Y19         LUT3 (Prop_lut3_I1_O)        0.124    99.279 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_comp/O
                         net (fo=1, routed)           0.000    99.279    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_n_0
    SLICE_X87Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.677 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175/CO[3]
                         net (fo=30, routed)          0.851   100.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175_n_0
    SLICE_X89Y20         LUT6 (Prop_lut6_I1_O)        0.124   100.652 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226/O
                         net (fo=7, routed)           0.520   101.172    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.296 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224/O
                         net (fo=7, routed)           0.198   101.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345/O
                         net (fo=2, routed)           0.307   101.925    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345_n_0
    SLICE_X89Y20         LUT4 (Prop_lut4_I1_O)        0.124   102.049 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233/O
                         net (fo=1, routed)           0.928   102.977    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   103.484 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145/CO[3]
                         net (fo=22, routed)          1.418   104.901    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145_n_0
    SLICE_X89Y23         LUT4 (Prop_lut4_I1_O)        0.124   105.025 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174/O
                         net (fo=4, routed)           0.688   105.713    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174_n_0
    SLICE_X89Y23         LUT6 (Prop_lut6_I1_O)        0.124   105.837 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137/O
                         net (fo=1, routed)           0.402   106.239    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.637 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69/CO[3]
                         net (fo=17, routed)          1.203   107.840    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69_n_0
    SLICE_X87Y23         LUT5 (Prop_lut5_I4_O)        0.124   107.964 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64/O
                         net (fo=5, routed)           0.611   108.575    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64_n_0
    SLICE_X89Y25         LUT5 (Prop_lut5_I4_O)        0.124   108.699 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76/O
                         net (fo=8, routed)           0.698   109.397    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76_n_0
    SLICE_X88Y25         LUT4 (Prop_lut4_I0_O)        0.124   109.521 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152/O
                         net (fo=1, routed)           0.000   109.521    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   109.919 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74/CO[3]
                         net (fo=15, routed)          0.870   110.788    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74_n_0
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.124   110.912 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55/O
                         net (fo=9, routed)           1.007   111.919    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I3_O)        0.124   112.043 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_comp/O
                         net (fo=3, routed)           0.321   112.365    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I2_O)        0.124   112.489 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118/O
                         net (fo=1, routed)           0.000   112.489    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.039 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50/CO[3]
                         net (fo=8, routed)           1.030   114.068    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50_n_0
    SLICE_X86Y27         LUT6 (Prop_lut6_I4_O)        0.124   114.192 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20/O
                         net (fo=1, routed)           0.568   114.761    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   115.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_10/CO[3]
                         net (fo=18, routed)          1.164   116.451    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallMan1
    SLICE_X86Y34         LUT6 (Prop_lut6_I1_O)        0.124   116.575 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18/O
                         net (fo=1, routed)           0.829   117.404    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18_n_0
    SLICE_X87Y41         LUT6 (Prop_lut6_I3_O)        0.124   117.528 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_comp_1/O
                         net (fo=1, routed)           0.000   117.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.060 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   118.394 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.830   119.224    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate1[5]
    SLICE_X87Y44         LUT3 (Prop_lut3_I0_O)        0.303   119.527 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[4]_i_1/O
                         net (fo=1, routed)           0.000   119.527    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_1_out[4]
    SLICE_X87Y44         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.563    11.563    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/Clk
    SLICE_X87Y44         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[4]/C
                         clock pessimism              0.004    11.567                     
                         clock uncertainty           -0.074    11.493                     
    SLICE_X87Y44         FDRE (Setup_fdre_C_D)        0.031    11.524    reconfigurable   ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[4]
  -------------------------------------------------------------------
                         required time                         11.524                     
                         arrival time                        -119.526                     
  -------------------------------------------------------------------
                         slack                               -108.002                     

Slack (VIOLATED) :        -108.001ns  (required time - arrival time)
  Source:                 ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        117.899ns  (logic 29.279ns (24.834%)  route 88.620ns (75.166%))
  Logic Levels:           143  (CARRY4=34 LDCE=1 LUT2=3 LUT3=13 LUT4=16 LUT5=10 LUT6=66)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.670     1.670    boundary       ConvAccel/matrixAccel/genblk3[0].inputMulti/clk
    SLICE_X36Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/Q
                         net (fo=1, routed)           1.555     3.743    boundary       ConvAccel/matrixAccel/xbar2/xbar_inputConnector[13]
    SLICE_X70Y47         LDCE (DToQ_ldce_D_Q)         0.483     4.226 r  static         ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][13]/Q
                         net (fo=12, routed)          2.294     6.520    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/addend[13]
    SLICE_X87Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5/O
                         net (fo=14, routed)          0.943     7.587    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5_n_0
    SLICE_X86Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.711 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[13]_i_3/O
                         net (fo=178, routed)         0.922     8.633    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_0_in[3]
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.757 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129/O
                         net (fo=1, routed)           0.682     9.439    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087/O
                         net (fo=8, routed)           0.508    10.071    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087_n_0
    SLICE_X89Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.195 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083/O
                         net (fo=7, routed)           0.963    11.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.124    11.282 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122/O
                         net (fo=3, routed)           0.969    12.251    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122_n_0
    SLICE_X92Y49         LUT4 (Prop_lut4_I1_O)        0.124    12.375 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115/O
                         net (fo=1, routed)           0.331    12.706    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.226 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066/CO[3]
                         net (fo=15, routed)          0.964    14.190    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.314 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076/O
                         net (fo=9, routed)           0.662    14.976    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.100 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077/O
                         net (fo=5, routed)           0.579    15.680    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077_n_0
    SLICE_X93Y46         LUT4 (Prop_lut4_I1_O)        0.124    15.804 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104/O
                         net (fo=1, routed)           0.546    16.350    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.870 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057/CO[3]
                         net (fo=14, routed)          0.964    17.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057_n_0
    SLICE_X91Y47         LUT6 (Prop_lut6_I5_O)        0.124    17.958 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015/O
                         net (fo=8, routed)           1.033    18.991    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    19.115 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046/O
                         net (fo=3, routed)           0.313    19.428    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046_n_0
    SLICE_X91Y46         LUT4 (Prop_lut4_I1_O)        0.124    19.552 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060/O
                         net (fo=1, routed)           0.529    20.081    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.588 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988/CO[3]
                         net (fo=21, routed)          0.962    21.550    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988_n_0
    SLICE_X93Y45         LUT5 (Prop_lut5_I4_O)        0.124    21.674 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987/O
                         net (fo=13, routed)          0.656    22.329    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987_n_0
    SLICE_X93Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.453 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905/O
                         net (fo=1, routed)           0.568    23.021    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905_n_0
    SLICE_X92Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.571 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_793/CO[3]
                         net (fo=25, routed)          1.227    24.798    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp13_in
    SLICE_X93Y43         LUT6 (Prop_lut6_I4_O)        0.124    24.922 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890/O
                         net (fo=10, routed)          1.059    25.982    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890_n_0
    SLICE_X93Y42         LUT5 (Prop_lut5_I0_O)        0.124    26.106 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055/O
                         net (fo=2, routed)           0.472    26.577    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055_n_0
    SLICE_X92Y42         LUT3 (Prop_lut3_I1_O)        0.124    26.701 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981/O
                         net (fo=1, routed)           0.000    26.701    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981_n_0
    SLICE_X92Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.081 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888/CO[3]
                         net (fo=15, routed)          0.827    27.908    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I5_O)        0.124    28.032 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881/O
                         net (fo=10, routed)          1.032    29.064    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.188 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068/O
                         net (fo=2, routed)           0.655    29.843    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068_n_0
    SLICE_X92Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.967 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006/O
                         net (fo=1, routed)           0.000    29.967    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.347 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901/CO[3]
                         net (fo=15, routed)          0.935    31.283    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901_n_0
    SLICE_X92Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.407 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900/O
                         net (fo=14, routed)          0.653    32.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900_n_0
    SLICE_X92Y39         LUT4 (Prop_lut4_I1_O)        0.124    32.184 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786/O
                         net (fo=1, routed)           0.556    32.740    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.247 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_641/CO[3]
                         net (fo=31, routed)          1.226    34.473    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp16_in
    SLICE_X90Y38         LUT6 (Prop_lut6_I4_O)        0.124    34.597 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850/O
                         net (fo=11, routed)          1.203    35.800    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850_n_0
    SLICE_X87Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.924 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039/O
                         net (fo=2, routed)           0.570    36.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039_n_0
    SLICE_X88Y37         LUT3 (Prop_lut3_I1_O)        0.124    36.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953/O
                         net (fo=1, routed)           0.000    36.618    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.016 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846/CO[3]
                         net (fo=18, routed)          0.725    37.741    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846_n_0
    SLICE_X89Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.865 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845/O
                         net (fo=4, routed)           0.666    38.531    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845_n_0
    SLICE_X93Y37         LUT6 (Prop_lut6_I0_O)        0.124    38.655 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960/O
                         net (fo=3, routed)           0.697    39.352    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960_n_0
    SLICE_X92Y36         LUT4 (Prop_lut4_I2_O)        0.124    39.476 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856/O
                         net (fo=1, routed)           0.618    40.094    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.601 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749/CO[3]
                         net (fo=15, routed)          1.040    41.640    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.764 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745/O
                         net (fo=15, routed)          0.705    42.469    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745_n_0
    SLICE_X92Y35         LUT4 (Prop_lut4_I1_O)        0.124    42.593 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030/O
                         net (fo=2, routed)           0.496    43.090    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030_n_0
    SLICE_X93Y34         LUT4 (Prop_lut4_I1_O)        0.124    43.214 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930/O
                         net (fo=1, routed)           0.332    43.546    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.066 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831/CO[3]
                         net (fo=13, routed)          0.975    45.041    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831_n_0
    SLICE_X93Y33         LUT6 (Prop_lut6_I5_O)        0.124    45.165 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763/O
                         net (fo=10, routed)          0.796    45.961    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124    46.085 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967/O
                         net (fo=2, routed)           0.302    46.387    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    46.511 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868/O
                         net (fo=1, routed)           0.569    47.080    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.600 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757/CO[3]
                         net (fo=17, routed)          0.705    48.305    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757_n_0
    SLICE_X93Y32         LUT6 (Prop_lut6_I1_O)        0.124    48.429 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737/O
                         net (fo=6, routed)           0.499    48.927    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737_n_0
    SLICE_X92Y31         LUT6 (Prop_lut6_I0_O)        0.124    49.051 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735/O
                         net (fo=6, routed)           0.316    49.368    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735_n_0
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.124    49.492 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728/O
                         net (fo=9, routed)           0.448    49.940    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728_n_0
    SLICE_X91Y31         LUT2 (Prop_lut2_I0_O)        0.124    50.064 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732/O
                         net (fo=3, routed)           0.457    50.520    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732_n_0
    SLICE_X92Y30         LUT6 (Prop_lut6_I0_O)        0.124    50.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827/O
                         net (fo=1, routed)           0.000    50.644    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.020 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712/CO[3]
                         net (fo=21, routed)          1.372    52.393    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712_n_0
    SLICE_X92Y27         LUT2 (Prop_lut2_I1_O)        0.157    52.550 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938/O
                         net (fo=2, routed)           0.854    53.403    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938_n_0
    SLICE_X91Y28         LUT6 (Prop_lut6_I2_O)        0.355    53.758 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_837/O
                         net (fo=2, routed)           0.000    53.758    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_723_n_0
    SLICE_X91Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.159 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597/CO[3]
                         net (fo=25, routed)          1.172    55.331    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597_n_0
    SLICE_X92Y27         LUT4 (Prop_lut4_I1_O)        0.124    55.455 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592/O
                         net (fo=5, routed)           0.703    56.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592_n_0
    SLICE_X90Y26         LUT6 (Prop_lut6_I5_O)        0.124    56.282 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823/O
                         net (fo=2, routed)           0.590    56.872    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823_n_0
    SLICE_X90Y25         LUT3 (Prop_lut3_I0_O)        0.124    56.996 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709/O
                         net (fo=1, routed)           0.000    56.996    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.376 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575/CO[3]
                         net (fo=21, routed)          0.776    58.152    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575_n_0
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.124    58.276 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701/O
                         net (fo=3, routed)           0.507    58.783    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701_n_0
    SLICE_X93Y24         LUT6 (Prop_lut6_I0_O)        0.124    58.907 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696/O
                         net (fo=4, routed)           0.578    59.485    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696_n_0
    SLICE_X93Y23         LUT6 (Prop_lut6_I0_O)        0.124    59.609 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607/O
                         net (fo=5, routed)           0.404    60.012    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607_n_0
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124    60.136 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567/O
                         net (fo=5, routed)           0.591    60.728    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567_n_0
    SLICE_X91Y23         LUT3 (Prop_lut3_I1_O)        0.124    60.852 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687/O
                         net (fo=1, routed)           0.000    60.852    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.250 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551/CO[3]
                         net (fo=23, routed)          1.010    62.259    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551_n_0
    SLICE_X91Y22         LUT6 (Prop_lut6_I1_O)        0.124    62.383 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572/O
                         net (fo=3, routed)           0.336    62.719    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572_n_0
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.124    62.843 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556/O
                         net (fo=4, routed)           0.506    63.349    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556_n_0
    SLICE_X93Y22         LUT6 (Prop_lut6_I0_O)        0.124    63.473 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566/O
                         net (fo=4, routed)           0.373    63.845    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566_n_0
    SLICE_X93Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.969 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436/O
                         net (fo=6, routed)           0.445    64.414    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436_n_0
    SLICE_X92Y21         LUT3 (Prop_lut3_I1_O)        0.124    64.538 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563/O
                         net (fo=1, routed)           0.000    64.538    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    64.918 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435/CO[3]
                         net (fo=26, routed)          1.099    66.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435_n_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124    66.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541/O
                         net (fo=6, routed)           0.347    66.488    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541_n_0
    SLICE_X90Y20         LUT6 (Prop_lut6_I0_O)        0.124    66.612 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540/O
                         net (fo=6, routed)           0.447    67.059    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540_n_0
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.124    67.183 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539/O
                         net (fo=7, routed)           0.723    67.906    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539_n_0
    SLICE_X91Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.030 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537/O
                         net (fo=4, routed)           0.352    68.381    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537_n_0
    SLICE_X92Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.505 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_430/O
                         net (fo=3, routed)           0.000    68.505    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_547_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.881 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429/CO[3]
                         net (fo=22, routed)          1.001    69.882    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429_n_0
    SLICE_X90Y17         LUT6 (Prop_lut6_I1_O)        0.124    70.006 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799/O
                         net (fo=4, routed)           0.321    70.327    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.451 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717/O
                         net (fo=2, routed)           0.163    70.614    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.738 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715/O
                         net (fo=2, routed)           0.441    71.179    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715_n_0
    SLICE_X93Y18         LUT6 (Prop_lut6_I0_O)        0.124    71.303 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584/O
                         net (fo=2, routed)           0.323    71.625    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584_n_0
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.124    71.749 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_589/O
                         net (fo=4, routed)           0.000    71.749    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_666_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.150 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525/CO[3]
                         net (fo=26, routed)          0.866    73.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525_n_0
    SLICE_X93Y16         LUT5 (Prop_lut5_I4_O)        0.124    73.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446/O
                         net (fo=11, routed)          0.903    74.043    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446_n_0
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    74.167 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714/O
                         net (fo=2, routed)           1.107    75.275    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714_n_0
    SLICE_X93Y14         LUT3 (Prop_lut3_I0_O)        0.124    75.399 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_comp/O
                         net (fo=1, routed)           0.000    75.399    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    75.797 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442/CO[3]
                         net (fo=23, routed)          1.009    76.806    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442_n_0
    SLICE_X91Y13         LUT5 (Prop_lut5_I4_O)        0.124    76.930 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388/O
                         net (fo=9, routed)           0.905    77.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388_n_0
    SLICE_X93Y11         LUT6 (Prop_lut6_I0_O)        0.124    77.958 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653/O
                         net (fo=2, routed)           0.739    78.698    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653_n_0
    SLICE_X90Y12         LUT3 (Prop_lut3_I0_O)        0.124    78.822 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_comp/O
                         net (fo=1, routed)           0.000    78.822    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    79.202 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386/CO[3]
                         net (fo=25, routed)          1.015    80.217    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386_n_0
    SLICE_X91Y11         LUT4 (Prop_lut4_I3_O)        0.124    80.341 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283/O
                         net (fo=16, routed)          0.823    81.163    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283_n_0
    SLICE_X90Y9          LUT6 (Prop_lut6_I2_O)        0.124    81.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507/O
                         net (fo=2, routed)           0.562    81.849    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507_n_0
    SLICE_X90Y10         LUT3 (Prop_lut3_I0_O)        0.124    81.973 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_comp/O
                         net (fo=1, routed)           0.000    81.973    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    82.353 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277/CO[3]
                         net (fo=32, routed)          1.369    83.722    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277_n_0
    SLICE_X91Y11         LUT6 (Prop_lut6_I3_O)        0.124    83.846 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276/O
                         net (fo=3, routed)           0.703    84.548    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276_n_0
    SLICE_X88Y11         LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179/O
                         net (fo=1, routed)           0.526    85.198    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    85.596 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_105/CO[3]
                         net (fo=43, routed)          0.739    86.335    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp121_in
    SLICE_X86Y10         LUT5 (Prop_lut5_I4_O)        0.124    86.459 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_comp/O
                         net (fo=1, routed)           0.548    87.007    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_n_0_repN
    SLICE_X87Y9          LUT6 (Prop_lut6_I5_O)        0.124    87.131 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_comp/O
                         net (fo=2, routed)           0.427    87.558    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_n_0
    SLICE_X86Y10         LUT6 (Prop_lut6_I0_O)        0.124    87.682 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368/O
                         net (fo=3, routed)           0.981    88.662    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I0_O)        0.124    88.786 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_259/O
                         net (fo=2, routed)           0.000    88.786    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_405_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.187 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290/CO[3]
                         net (fo=25, routed)          0.692    89.879    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I1_O)        0.124    90.003 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362/O
                         net (fo=3, routed)           0.188    90.191    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    90.315 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255/O
                         net (fo=5, routed)           0.695    91.010    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.134 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492/O
                         net (fo=3, routed)           0.185    91.319    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.443 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351/O
                         net (fo=5, routed)           0.599    92.042    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351_n_0
    SLICE_X89Y15         LUT3 (Prop_lut3_I1_O)        0.124    92.166 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356/O
                         net (fo=1, routed)           0.000    92.166    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.564 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245/CO[3]
                         net (fo=21, routed)          1.395    93.959    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I3_O)        0.124    94.083 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166/O
                         net (fo=9, routed)           0.528    94.611    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166_n_0
    SLICE_X88Y16         LUT6 (Prop_lut6_I5_O)        0.124    94.735 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360/O
                         net (fo=2, routed)           0.917    95.653    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360_n_0
    SLICE_X87Y18         LUT3 (Prop_lut3_I0_O)        0.124    95.777 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_comp/O
                         net (fo=1, routed)           0.000    95.777    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_n_0
    SLICE_X87Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    96.175 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165/CO[3]
                         net (fo=25, routed)          0.945    97.120    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.244 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275/O
                         net (fo=3, routed)           0.504    97.748    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275_n_0
    SLICE_X86Y19         LUT6 (Prop_lut6_I0_O)        0.124    97.872 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239/O
                         net (fo=4, routed)           0.338    98.210    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239_n_0
    SLICE_X86Y18         LUT6 (Prop_lut6_I0_O)        0.124    98.334 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223/O
                         net (fo=7, routed)           0.821    99.155    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223_n_0
    SLICE_X87Y19         LUT3 (Prop_lut3_I1_O)        0.124    99.279 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_comp/O
                         net (fo=1, routed)           0.000    99.279    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_n_0
    SLICE_X87Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.677 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175/CO[3]
                         net (fo=30, routed)          0.851   100.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175_n_0
    SLICE_X89Y20         LUT6 (Prop_lut6_I1_O)        0.124   100.652 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226/O
                         net (fo=7, routed)           0.520   101.172    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.296 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224/O
                         net (fo=7, routed)           0.198   101.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345/O
                         net (fo=2, routed)           0.307   101.925    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345_n_0
    SLICE_X89Y20         LUT4 (Prop_lut4_I1_O)        0.124   102.049 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233/O
                         net (fo=1, routed)           0.928   102.977    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   103.484 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145/CO[3]
                         net (fo=22, routed)          1.418   104.901    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145_n_0
    SLICE_X89Y23         LUT4 (Prop_lut4_I1_O)        0.124   105.025 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174/O
                         net (fo=4, routed)           0.688   105.713    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174_n_0
    SLICE_X89Y23         LUT6 (Prop_lut6_I1_O)        0.124   105.837 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137/O
                         net (fo=1, routed)           0.402   106.239    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.637 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69/CO[3]
                         net (fo=17, routed)          1.203   107.840    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69_n_0
    SLICE_X87Y23         LUT5 (Prop_lut5_I4_O)        0.124   107.964 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64/O
                         net (fo=5, routed)           0.611   108.575    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64_n_0
    SLICE_X89Y25         LUT5 (Prop_lut5_I4_O)        0.124   108.699 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76/O
                         net (fo=8, routed)           0.698   109.397    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76_n_0
    SLICE_X88Y25         LUT4 (Prop_lut4_I0_O)        0.124   109.521 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152/O
                         net (fo=1, routed)           0.000   109.521    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   109.919 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74/CO[3]
                         net (fo=15, routed)          0.870   110.788    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74_n_0
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.124   110.912 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55/O
                         net (fo=9, routed)           1.007   111.919    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I3_O)        0.124   112.043 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_comp/O
                         net (fo=3, routed)           0.321   112.365    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I2_O)        0.124   112.489 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118/O
                         net (fo=1, routed)           0.000   112.489    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.039 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50/CO[3]
                         net (fo=8, routed)           1.030   114.068    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50_n_0
    SLICE_X86Y27         LUT6 (Prop_lut6_I4_O)        0.124   114.192 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20/O
                         net (fo=1, routed)           0.568   114.761    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   115.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_10/CO[3]
                         net (fo=18, routed)          1.164   116.451    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallMan1
    SLICE_X86Y34         LUT6 (Prop_lut6_I1_O)        0.124   116.575 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18/O
                         net (fo=1, routed)           0.829   117.404    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18_n_0
    SLICE_X87Y41         LUT6 (Prop_lut6_I3_O)        0.124   117.528 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_comp_1/O
                         net (fo=1, routed)           0.000   117.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.060 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.174 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.174    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   118.396 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_2/O[0]
                         net (fo=2, routed)           0.847   119.242    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate1[8]
    SLICE_X87Y44         LUT3 (Prop_lut3_I0_O)        0.327   119.569 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[7]_i_1/O
                         net (fo=1, routed)           0.000   119.569    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_1_out[7]
    SLICE_X87Y44         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.563    11.563    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/Clk
    SLICE_X87Y44         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]/C
                         clock pessimism              0.004    11.567                     
                         clock uncertainty           -0.074    11.493                     
    SLICE_X87Y44         FDRE (Setup_fdre_C_D)        0.075    11.568    reconfigurable   ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]
  -------------------------------------------------------------------
                         required time                         11.568                     
                         arrival time                        -119.569                     
  -------------------------------------------------------------------
                         slack                               -108.001                     

Slack (VIOLATED) :        -107.976ns  (required time - arrival time)
  Source:                 ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        117.827ns  (logic 29.253ns (24.827%)  route 88.574ns (75.173%))
  Logic Levels:           142  (CARRY4=33 LDCE=1 LUT2=3 LUT3=13 LUT4=16 LUT5=10 LUT6=66)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.670     1.670    boundary       ConvAccel/matrixAccel/genblk3[0].inputMulti/clk
    SLICE_X36Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  reconfigurable ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg[13]/Q
                         net (fo=1, routed)           1.555     3.743    boundary       ConvAccel/matrixAccel/xbar2/xbar_inputConnector[13]
    SLICE_X70Y47         LDCE (DToQ_ldce_D_Q)         0.483     4.226 r  static         ConvAccel/matrixAccel/xbar2/OutputSave_reg[0][13]/Q
                         net (fo=12, routed)          2.294     6.520    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/addend[13]
    SLICE_X87Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5/O
                         net (fo=14, routed)          0.943     7.587    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[31]_i_5_n_0
    SLICE_X86Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.711 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[13]_i_3/O
                         net (fo=178, routed)         0.922     8.633    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_0_in[3]
    SLICE_X86Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.757 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129/O
                         net (fo=1, routed)           0.682     9.439    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1129_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087/O
                         net (fo=8, routed)           0.508    10.071    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1087_n_0
    SLICE_X89Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.195 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083/O
                         net (fo=7, routed)           0.963    11.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1083_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.124    11.282 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122/O
                         net (fo=3, routed)           0.969    12.251    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1122_n_0
    SLICE_X92Y49         LUT4 (Prop_lut4_I1_O)        0.124    12.375 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115/O
                         net (fo=1, routed)           0.331    12.706    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1115_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.226 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066/CO[3]
                         net (fo=15, routed)          0.964    14.190    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1066_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.314 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076/O
                         net (fo=9, routed)           0.662    14.976    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1076_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.100 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077/O
                         net (fo=5, routed)           0.579    15.680    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1077_n_0
    SLICE_X93Y46         LUT4 (Prop_lut4_I1_O)        0.124    15.804 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104/O
                         net (fo=1, routed)           0.546    16.350    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1104_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.870 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057/CO[3]
                         net (fo=14, routed)          0.964    17.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_1057_n_0
    SLICE_X91Y47         LUT6 (Prop_lut6_I5_O)        0.124    17.958 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015/O
                         net (fo=8, routed)           1.033    18.991    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1015_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    19.115 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046/O
                         net (fo=3, routed)           0.313    19.428    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1046_n_0
    SLICE_X91Y46         LUT4 (Prop_lut4_I1_O)        0.124    19.552 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060/O
                         net (fo=1, routed)           0.529    20.081    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1060_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.588 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988/CO[3]
                         net (fo=21, routed)          0.962    21.550    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_988_n_0
    SLICE_X93Y45         LUT5 (Prop_lut5_I4_O)        0.124    21.674 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987/O
                         net (fo=13, routed)          0.656    22.329    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_987_n_0
    SLICE_X93Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.453 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905/O
                         net (fo=1, routed)           0.568    23.021    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_905_n_0
    SLICE_X92Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.571 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_793/CO[3]
                         net (fo=25, routed)          1.227    24.798    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp13_in
    SLICE_X93Y43         LUT6 (Prop_lut6_I4_O)        0.124    24.922 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890/O
                         net (fo=10, routed)          1.059    25.982    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_890_n_0
    SLICE_X93Y42         LUT5 (Prop_lut5_I0_O)        0.124    26.106 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055/O
                         net (fo=2, routed)           0.472    26.577    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1055_n_0
    SLICE_X92Y42         LUT3 (Prop_lut3_I1_O)        0.124    26.701 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981/O
                         net (fo=1, routed)           0.000    26.701    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_981_n_0
    SLICE_X92Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.081 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888/CO[3]
                         net (fo=15, routed)          0.827    27.908    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_888_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I5_O)        0.124    28.032 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881/O
                         net (fo=10, routed)          1.032    29.064    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_881_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.188 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068/O
                         net (fo=2, routed)           0.655    29.843    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1068_n_0
    SLICE_X92Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.967 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006/O
                         net (fo=1, routed)           0.000    29.967    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1006_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.347 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901/CO[3]
                         net (fo=15, routed)          0.935    31.283    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_901_n_0
    SLICE_X92Y39         LUT6 (Prop_lut6_I5_O)        0.124    31.407 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900/O
                         net (fo=14, routed)          0.653    32.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_900_n_0
    SLICE_X92Y39         LUT4 (Prop_lut4_I1_O)        0.124    32.184 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786/O
                         net (fo=1, routed)           0.556    32.740    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_786_n_0
    SLICE_X91Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.247 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_641/CO[3]
                         net (fo=31, routed)          1.226    34.473    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp16_in
    SLICE_X90Y38         LUT6 (Prop_lut6_I4_O)        0.124    34.597 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850/O
                         net (fo=11, routed)          1.203    35.800    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_850_n_0
    SLICE_X87Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.924 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039/O
                         net (fo=2, routed)           0.570    36.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1039_n_0
    SLICE_X88Y37         LUT3 (Prop_lut3_I1_O)        0.124    36.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953/O
                         net (fo=1, routed)           0.000    36.618    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_953_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.016 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846/CO[3]
                         net (fo=18, routed)          0.725    37.741    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_846_n_0
    SLICE_X89Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.865 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845/O
                         net (fo=4, routed)           0.666    38.531    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_845_n_0
    SLICE_X93Y37         LUT6 (Prop_lut6_I0_O)        0.124    38.655 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960/O
                         net (fo=3, routed)           0.697    39.352    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_960_n_0
    SLICE_X92Y36         LUT4 (Prop_lut4_I2_O)        0.124    39.476 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856/O
                         net (fo=1, routed)           0.618    40.094    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_856_n_0
    SLICE_X91Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.601 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749/CO[3]
                         net (fo=15, routed)          1.040    41.640    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_749_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.764 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745/O
                         net (fo=15, routed)          0.705    42.469    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_745_n_0
    SLICE_X92Y35         LUT4 (Prop_lut4_I1_O)        0.124    42.593 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030/O
                         net (fo=2, routed)           0.496    43.090    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_1030_n_0
    SLICE_X93Y34         LUT4 (Prop_lut4_I1_O)        0.124    43.214 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930/O
                         net (fo=1, routed)           0.332    43.546    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_930_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.066 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831/CO[3]
                         net (fo=13, routed)          0.975    45.041    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_831_n_0
    SLICE_X93Y33         LUT6 (Prop_lut6_I5_O)        0.124    45.165 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763/O
                         net (fo=10, routed)          0.796    45.961    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_763_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124    46.085 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967/O
                         net (fo=2, routed)           0.302    46.387    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_967_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    46.511 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868/O
                         net (fo=1, routed)           0.569    47.080    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_868_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.600 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757/CO[3]
                         net (fo=17, routed)          0.705    48.305    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_757_n_0
    SLICE_X93Y32         LUT6 (Prop_lut6_I1_O)        0.124    48.429 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737/O
                         net (fo=6, routed)           0.499    48.927    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_737_n_0
    SLICE_X92Y31         LUT6 (Prop_lut6_I0_O)        0.124    49.051 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735/O
                         net (fo=6, routed)           0.316    49.368    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_735_n_0
    SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.124    49.492 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728/O
                         net (fo=9, routed)           0.448    49.940    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_728_n_0
    SLICE_X91Y31         LUT2 (Prop_lut2_I0_O)        0.124    50.064 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732/O
                         net (fo=3, routed)           0.457    50.520    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_732_n_0
    SLICE_X92Y30         LUT6 (Prop_lut6_I0_O)        0.124    50.644 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827/O
                         net (fo=1, routed)           0.000    50.644    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_827_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.020 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712/CO[3]
                         net (fo=21, routed)          1.372    52.393    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_712_n_0
    SLICE_X92Y27         LUT2 (Prop_lut2_I1_O)        0.157    52.550 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938/O
                         net (fo=2, routed)           0.854    53.403    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_938_n_0
    SLICE_X91Y28         LUT6 (Prop_lut6_I2_O)        0.355    53.758 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_837/O
                         net (fo=2, routed)           0.000    53.758    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_723_n_0
    SLICE_X91Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.159 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597/CO[3]
                         net (fo=25, routed)          1.172    55.331    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_597_n_0
    SLICE_X92Y27         LUT4 (Prop_lut4_I1_O)        0.124    55.455 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592/O
                         net (fo=5, routed)           0.703    56.158    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_592_n_0
    SLICE_X90Y26         LUT6 (Prop_lut6_I5_O)        0.124    56.282 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823/O
                         net (fo=2, routed)           0.590    56.872    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_823_n_0
    SLICE_X90Y25         LUT3 (Prop_lut3_I0_O)        0.124    56.996 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709/O
                         net (fo=1, routed)           0.000    56.996    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_709_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.376 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575/CO[3]
                         net (fo=21, routed)          0.776    58.152    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_575_n_0
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.124    58.276 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701/O
                         net (fo=3, routed)           0.507    58.783    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_701_n_0
    SLICE_X93Y24         LUT6 (Prop_lut6_I0_O)        0.124    58.907 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696/O
                         net (fo=4, routed)           0.578    59.485    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_696_n_0
    SLICE_X93Y23         LUT6 (Prop_lut6_I0_O)        0.124    59.609 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607/O
                         net (fo=5, routed)           0.404    60.012    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_607_n_0
    SLICE_X92Y23         LUT6 (Prop_lut6_I0_O)        0.124    60.136 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567/O
                         net (fo=5, routed)           0.591    60.728    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_567_n_0
    SLICE_X91Y23         LUT3 (Prop_lut3_I1_O)        0.124    60.852 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687/O
                         net (fo=1, routed)           0.000    60.852    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_687_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.250 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551/CO[3]
                         net (fo=23, routed)          1.010    62.259    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_551_n_0
    SLICE_X91Y22         LUT6 (Prop_lut6_I1_O)        0.124    62.383 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572/O
                         net (fo=3, routed)           0.336    62.719    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_572_n_0
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.124    62.843 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556/O
                         net (fo=4, routed)           0.506    63.349    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_556_n_0
    SLICE_X93Y22         LUT6 (Prop_lut6_I0_O)        0.124    63.473 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566/O
                         net (fo=4, routed)           0.373    63.845    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_566_n_0
    SLICE_X93Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.969 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436/O
                         net (fo=6, routed)           0.445    64.414    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_436_n_0
    SLICE_X92Y21         LUT3 (Prop_lut3_I1_O)        0.124    64.538 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563/O
                         net (fo=1, routed)           0.000    64.538    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_563_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    64.918 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435/CO[3]
                         net (fo=26, routed)          1.099    66.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_435_n_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124    66.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541/O
                         net (fo=6, routed)           0.347    66.488    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_541_n_0
    SLICE_X90Y20         LUT6 (Prop_lut6_I0_O)        0.124    66.612 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540/O
                         net (fo=6, routed)           0.447    67.059    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_540_n_0
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.124    67.183 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539/O
                         net (fo=7, routed)           0.723    67.906    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_539_n_0
    SLICE_X91Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.030 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537/O
                         net (fo=4, routed)           0.352    68.381    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_537_n_0
    SLICE_X92Y19         LUT6 (Prop_lut6_I0_O)        0.124    68.505 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_430/O
                         net (fo=3, routed)           0.000    68.505    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_547_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.881 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429/CO[3]
                         net (fo=22, routed)          1.001    69.882    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_429_n_0
    SLICE_X90Y17         LUT6 (Prop_lut6_I1_O)        0.124    70.006 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799/O
                         net (fo=4, routed)           0.321    70.327    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_799_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.451 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717/O
                         net (fo=2, routed)           0.163    70.614    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_717_n_0
    SLICE_X93Y17         LUT6 (Prop_lut6_I0_O)        0.124    70.738 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715/O
                         net (fo=2, routed)           0.441    71.179    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_715_n_0
    SLICE_X93Y18         LUT6 (Prop_lut6_I0_O)        0.124    71.303 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584/O
                         net (fo=2, routed)           0.323    71.625    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_584_n_0
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.124    71.749 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_589/O
                         net (fo=4, routed)           0.000    71.749    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_666_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.150 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525/CO[3]
                         net (fo=26, routed)          0.866    73.017    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_525_n_0
    SLICE_X93Y16         LUT5 (Prop_lut5_I4_O)        0.124    73.141 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446/O
                         net (fo=11, routed)          0.903    74.043    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_446_n_0
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    74.167 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714/O
                         net (fo=2, routed)           1.107    75.275    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_714_n_0
    SLICE_X93Y14         LUT3 (Prop_lut3_I0_O)        0.124    75.399 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_comp/O
                         net (fo=1, routed)           0.000    75.399    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_581_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    75.797 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442/CO[3]
                         net (fo=23, routed)          1.009    76.806    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_442_n_0
    SLICE_X91Y13         LUT5 (Prop_lut5_I4_O)        0.124    76.930 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388/O
                         net (fo=9, routed)           0.905    77.834    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_388_n_0
    SLICE_X93Y11         LUT6 (Prop_lut6_I0_O)        0.124    77.958 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653/O
                         net (fo=2, routed)           0.739    78.698    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_653_n_0
    SLICE_X90Y12         LUT3 (Prop_lut3_I0_O)        0.124    78.822 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_comp/O
                         net (fo=1, routed)           0.000    78.822    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_513_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    79.202 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386/CO[3]
                         net (fo=25, routed)          1.015    80.217    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_386_n_0
    SLICE_X91Y11         LUT4 (Prop_lut4_I3_O)        0.124    80.341 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283/O
                         net (fo=16, routed)          0.823    81.163    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_283_n_0
    SLICE_X90Y9          LUT6 (Prop_lut6_I2_O)        0.124    81.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507/O
                         net (fo=2, routed)           0.562    81.849    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_507_n_0
    SLICE_X90Y10         LUT3 (Prop_lut3_I0_O)        0.124    81.973 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_comp/O
                         net (fo=1, routed)           0.000    81.973    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_383_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    82.353 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277/CO[3]
                         net (fo=32, routed)          1.369    83.722    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_277_n_0
    SLICE_X91Y11         LUT6 (Prop_lut6_I3_O)        0.124    83.846 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276/O
                         net (fo=3, routed)           0.703    84.548    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_276_n_0
    SLICE_X88Y11         LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179/O
                         net (fo=1, routed)           0.526    85.198    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_179_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    85.596 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_105/CO[3]
                         net (fo=43, routed)          0.739    86.335    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallExp121_in
    SLICE_X86Y10         LUT5 (Prop_lut5_I4_O)        0.124    86.459 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_comp/O
                         net (fo=1, routed)           0.548    87.007    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_494_n_0_repN
    SLICE_X87Y9          LUT6 (Prop_lut6_I5_O)        0.124    87.131 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_comp/O
                         net (fo=2, routed)           0.427    87.558    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_495_n_0
    SLICE_X86Y10         LUT6 (Prop_lut6_I0_O)        0.124    87.682 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368/O
                         net (fo=3, routed)           0.981    88.662    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_368_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I0_O)        0.124    88.786 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_259/O
                         net (fo=2, routed)           0.000    88.786    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_405_n_0
    SLICE_X87Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    89.187 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290/CO[3]
                         net (fo=25, routed)          0.692    89.879    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_290_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I1_O)        0.124    90.003 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362/O
                         net (fo=3, routed)           0.188    90.191    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_362_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    90.315 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255/O
                         net (fo=5, routed)           0.695    91.010    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_255_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.134 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492/O
                         net (fo=3, routed)           0.185    91.319    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_492_n_0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.124    91.443 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351/O
                         net (fo=5, routed)           0.599    92.042    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_351_n_0
    SLICE_X89Y15         LUT3 (Prop_lut3_I1_O)        0.124    92.166 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356/O
                         net (fo=1, routed)           0.000    92.166    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_356_n_0
    SLICE_X89Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.564 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245/CO[3]
                         net (fo=21, routed)          1.395    93.959    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_245_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I3_O)        0.124    94.083 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166/O
                         net (fo=9, routed)           0.528    94.611    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_166_n_0
    SLICE_X88Y16         LUT6 (Prop_lut6_I5_O)        0.124    94.735 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360/O
                         net (fo=2, routed)           0.917    95.653    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_360_n_0
    SLICE_X87Y18         LUT3 (Prop_lut3_I0_O)        0.124    95.777 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_comp/O
                         net (fo=1, routed)           0.000    95.777    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_251_n_0
    SLICE_X87Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    96.175 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165/CO[3]
                         net (fo=25, routed)          0.945    97.120    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_165_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.244 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275/O
                         net (fo=3, routed)           0.504    97.748    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_275_n_0
    SLICE_X86Y19         LUT6 (Prop_lut6_I0_O)        0.124    97.872 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239/O
                         net (fo=4, routed)           0.338    98.210    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_239_n_0
    SLICE_X86Y18         LUT6 (Prop_lut6_I0_O)        0.124    98.334 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223/O
                         net (fo=7, routed)           0.821    99.155    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_223_n_0
    SLICE_X87Y19         LUT3 (Prop_lut3_I1_O)        0.124    99.279 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_comp/O
                         net (fo=1, routed)           0.000    99.279    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_269_n_0
    SLICE_X87Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    99.677 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175/CO[3]
                         net (fo=30, routed)          0.851   100.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_175_n_0
    SLICE_X89Y20         LUT6 (Prop_lut6_I1_O)        0.124   100.652 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226/O
                         net (fo=7, routed)           0.520   101.172    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_226_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.296 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224/O
                         net (fo=7, routed)           0.198   101.494    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_224_n_0
    SLICE_X88Y20         LUT6 (Prop_lut6_I0_O)        0.124   101.618 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345/O
                         net (fo=2, routed)           0.307   101.925    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_345_n_0
    SLICE_X89Y20         LUT4 (Prop_lut4_I1_O)        0.124   102.049 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233/O
                         net (fo=1, routed)           0.928   102.977    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_233_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   103.484 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145/CO[3]
                         net (fo=22, routed)          1.418   104.901    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_145_n_0
    SLICE_X89Y23         LUT4 (Prop_lut4_I1_O)        0.124   105.025 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174/O
                         net (fo=4, routed)           0.688   105.713    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_174_n_0
    SLICE_X89Y23         LUT6 (Prop_lut6_I1_O)        0.124   105.837 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137/O
                         net (fo=1, routed)           0.402   106.239    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_137_n_0
    SLICE_X88Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.637 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69/CO[3]
                         net (fo=17, routed)          1.203   107.840    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_69_n_0
    SLICE_X87Y23         LUT5 (Prop_lut5_I4_O)        0.124   107.964 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64/O
                         net (fo=5, routed)           0.611   108.575    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_64_n_0
    SLICE_X89Y25         LUT5 (Prop_lut5_I4_O)        0.124   108.699 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76/O
                         net (fo=8, routed)           0.698   109.397    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_76_n_0
    SLICE_X88Y25         LUT4 (Prop_lut4_I0_O)        0.124   109.521 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152/O
                         net (fo=1, routed)           0.000   109.521    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_152_n_0
    SLICE_X88Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   109.919 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74/CO[3]
                         net (fo=15, routed)          0.870   110.788    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_74_n_0
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.124   110.912 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55/O
                         net (fo=9, routed)           1.007   111.919    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_55_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I3_O)        0.124   112.043 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_comp/O
                         net (fo=3, routed)           0.321   112.365    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_124_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I2_O)        0.124   112.489 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118/O
                         net (fo=1, routed)           0.000   112.489    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_118_n_0
    SLICE_X88Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.039 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50/CO[3]
                         net (fo=8, routed)           1.030   114.068    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_50_n_0
    SLICE_X86Y27         LUT6 (Prop_lut6_I4_O)        0.124   114.192 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20/O
                         net (fo=1, routed)           0.568   114.761    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[10]_i_20_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   115.287 f  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[10]_i_10/CO[3]
                         net (fo=18, routed)          1.164   116.451    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/smallMan1
    SLICE_X86Y34         LUT6 (Prop_lut6_I1_O)        0.124   116.575 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18/O
                         net (fo=1, routed)           0.829   117.404    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_18_n_0
    SLICE_X87Y41         LUT6 (Prop_lut6_I3_O)        0.124   117.528 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_comp_1/O
                         net (fo=1, routed)           0.000   117.528    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[3]_i_10_n_0
    SLICE_X87Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   118.060 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   118.060    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[3]_i_2_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   118.394 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.801   119.194    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate1[5]
    SLICE_X88Y42         LUT3 (Prop_lut3_I2_O)        0.303   119.497 r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate[5]_i_1/O
                         net (fo=1, routed)           0.000   119.497    reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/p_1_out[5]
    SLICE_X88Y42         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.562    11.562    boundary       ConvAccel/matrixAccel/genblk4[0].outputAdder/Clk
    SLICE_X88Y42         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[5]/C
                         clock pessimism              0.004    11.566                     
                         clock uncertainty           -0.074    11.492                     
    SLICE_X88Y42         FDRE (Setup_fdre_C_D)        0.029    11.521    reconfigurable   ConvAccel/matrixAccel/genblk4[0].outputAdder/accumulate_reg[5]
  -------------------------------------------------------------------
                         required time                         11.521                     
                         arrival time                        -119.497                     
  -------------------------------------------------------------------
                         slack                               -107.976                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wgray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rq1_wgray_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.418ns (11.885%)  route 3.099ns (88.115%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770     1.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.577     1.577    static         ConvAccel/outputBuffer/Clk
    SLICE_X16Y38         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y38         FDCE (Prop_fdce_C_Q)         0.418     1.995 r  static         ConvAccel/outputBuffer/wgray_reg[7]/Q
                         net (fo=1, routed)           3.099     5.095    static         ConvAccel/outputBuffer/wgray[7]
    SLICE_X14Y38         FDCE                                         r  static         ConvAccel/outputBuffer/rq1_wgray_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         2.315     2.315    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.124     2.439 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.578     3.017    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     3.118 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          1.754     4.872    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X14Y38         FDCE                                         r  static         ConvAccel/outputBuffer/rq1_wgray_reg[7]/C
                         clock pessimism              0.010     4.882                     
    SLICE_X14Y38         FDCE (Hold_fdce_C_D)         0.246     5.128    static           ConvAccel/outputBuffer/rq1_wgray_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.128                     
                         arrival time                           5.095                     
  -------------------------------------------------------------------
                         slack                                 -0.033                     

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ConvAccel/controller/dataSet_reg[7][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.231ns (56.082%)  route 0.181ns (43.918%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.557     0.557    static         ConvAccel/controller/Clk
    SLICE_X47Y50         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[7][13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  static         ConvAccel/controller/dataSet_reg[7][13]/Q
                         net (fo=3, routed)           0.122     0.820    static         ConvAccel/controller/dataSet_reg_n_0_[7][13]
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.865 r  static         ConvAccel/controller/MULTIPLIER_INPUT[13]_i_3/O
                         net (fo=1, routed)           0.059     0.924    static         ConvAccel/controller/MULTIPLIER_INPUT[13]_i_3_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.045     0.969 r  static         ConvAccel/controller/MULTIPLIER_INPUT[13]_i_1/O
                         net (fo=1, routed)           0.000     0.969    static         ConvAccel/controller/dataSet[13]
    SLICE_X44Y49         FDCE                                         r  static         ConvAccel/controller/MULTIPLIER_INPUT_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.830     0.830    static         ConvAccel/controller/Clk
    SLICE_X44Y49         FDCE                                         r  static         ConvAccel/controller/MULTIPLIER_INPUT_reg[13]/C
                         clock pessimism              0.000     0.830                     
    SLICE_X44Y49         FDCE (Hold_fdce_C_D)         0.091     0.921    static           ConvAccel/controller/MULTIPLIER_INPUT_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.921                     
                         arrival time                           0.969                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ConvAccel/controller/dataSet_reg[6][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.830%)  route 0.229ns (55.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.556     0.556    static         ConvAccel/controller/Clk
    SLICE_X49Y50         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[6][15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  static         ConvAccel/controller/dataSet_reg[6][15]/Q
                         net (fo=3, routed)           0.229     0.926    static         ConvAccel/controller/dataSet_reg_n_0_[6][15]
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.971 r  static         ConvAccel/controller/dataSet[3][15]_i_2/O
                         net (fo=1, routed)           0.000     0.971    static         ConvAccel/controller/dataSet[3][15]_i_2_n_0
    SLICE_X49Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[3][15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.830     0.830    static         ConvAccel/controller/Clk
    SLICE_X49Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[3][15]/C
                         clock pessimism              0.000     0.830                     
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.092     0.922    static           ConvAccel/controller/dataSet_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -0.922                     
                         arrival time                           0.971                     
  -------------------------------------------------------------------
                         slack                                  0.049                     

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.596     0.596    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y44         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     0.737 r  static         ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.266     1.003    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/ADDRD0
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMA/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.865     0.865    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/WCLK
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMA/CLK
                         clock pessimism             -0.256     0.609                     
    SLICE_X14Y44         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.919    static           ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.919                     
                         arrival time                           1.003                     
  -------------------------------------------------------------------
                         slack                                  0.084                     

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.596     0.596    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y44         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     0.737 r  static         ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.266     1.003    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/ADDRD0
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMB/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.865     0.865    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/WCLK
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMB/CLK
                         clock pessimism             -0.256     0.609                     
    SLICE_X14Y44         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.919    static           ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.919                     
                         arrival time                           1.003                     
  -------------------------------------------------------------------
                         slack                                  0.084                     

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.596     0.596    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y44         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     0.737 r  static         ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.266     1.003    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/ADDRD0
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMC/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.865     0.865    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/WCLK
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMC/CLK
                         clock pessimism             -0.256     0.609                     
    SLICE_X14Y44         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.919    static           ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.919                     
                         arrival time                           1.003                     
  -------------------------------------------------------------------
                         slack                                  0.084                     

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.596     0.596    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y44         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     0.737 r  static         ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.266     1.003    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/ADDRD0
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMD/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.865     0.865    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/WCLK
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMD/CLK
                         clock pessimism             -0.256     0.609                     
    SLICE_X14Y44         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.919    static           ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.919                     
                         arrival time                           1.003                     
  -------------------------------------------------------------------
                         slack                                  0.084                     

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ConvAccel/controller/filterSet_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.093%)  route 0.256ns (57.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.557     0.557    static         ConvAccel/controller/Clk
    SLICE_X51Y40         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[8][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  static         ConvAccel/controller/filterSet_reg[8][0]/Q
                         net (fo=3, routed)           0.256     0.953    static         ConvAccel/controller/filterSet_reg[8]_9[0]
    SLICE_X49Y38         LUT5 (Prop_lut5_I0_O)        0.045     0.998 r  static         ConvAccel/controller/MULTIPLICAND_INPUT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.998    static         ConvAccel/controller/p_0_out[0]
    SLICE_X49Y38         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.827     0.827    static         ConvAccel/controller/Clk
    SLICE_X49Y38         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[0]/C
                         clock pessimism             -0.005     0.822                     
    SLICE_X49Y38         FDCE (Hold_fdce_C_D)         0.091     0.913    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.913                     
                         arrival time                           0.998                     
  -------------------------------------------------------------------
                         slack                                  0.085                     

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.072%)  route 0.299ns (67.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.596     0.596    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y44         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     0.737 r  static         ConvAccel/outputBuffer/wbin_reg[1]/Q
                         net (fo=120, routed)         0.299     1.035    static         ConvAccel/outputBuffer/mem_reg_128_191_6_8/ADDRD1
    SLICE_X16Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMA/WADR1
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.865     0.865    static         ConvAccel/outputBuffer/mem_reg_128_191_6_8/WCLK
    SLICE_X16Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMA/CLK
                         clock pessimism             -0.233     0.632                     
    SLICE_X16Y44         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.941    static           ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -0.941                     
                         arrival time                           1.035                     
  -------------------------------------------------------------------
                         slack                                  0.095                     

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.072%)  route 0.299ns (67.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.596     0.596    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y44         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     0.737 r  static         ConvAccel/outputBuffer/wbin_reg[1]/Q
                         net (fo=120, routed)         0.299     1.035    static         ConvAccel/outputBuffer/mem_reg_128_191_6_8/ADDRD1
    SLICE_X16Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMB/WADR1
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.865     0.865    static         ConvAccel/outputBuffer/mem_reg_128_191_6_8/WCLK
    SLICE_X16Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMB/CLK
                         clock pessimism             -0.233     0.632                     
    SLICE_X16Y44         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.941    static           ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -0.941                     
                         arrival time                           1.035                     
  -------------------------------------------------------------------
                         slack                                  0.095                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   processer/design_2_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   rbin_reg_rep[7]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y21   rbin_reg_rep[7]_i_2__0/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y45     ConvAccel/controller/ADDst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y43     ConvAccel/controller/CTRL_RST_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y45     ConvAccel/controller/FINALADD_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y49      ConvAccel/matrixAccel/finalAdder/accumulate_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y48      ConvAccel/matrixAccel/finalAdder/accumulate_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y20     ConvAccel/matrixAccel/finalAdder/accumulate_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X16Y46     ConvAccel/outputBuffer/mem_reg_0_63_15_15/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X16Y46     ConvAccel/outputBuffer/mem_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y46     ConvAccel/outputBuffer/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y46     ConvAccel/outputBuffer/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y46     ConvAccel/outputBuffer/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y46     ConvAccel/outputBuffer/mem_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y48     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y48     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y48     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y48     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X16Y46     ConvAccel/outputBuffer/mem_reg_0_63_15_15/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X16Y46     ConvAccel/outputBuffer/mem_reg_0_63_15_15/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_0_0
  To Clock:  clkfbout_design_2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   processer/design_2_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack       -0.782ns,  Total Violation       -4.231ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.782ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 0.580ns (6.649%)  route 8.143ns (93.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 11.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         7.039    11.730    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X5Y26          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[8]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.643    11.643    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X5Y26          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[8]/C
                         clock pessimism              0.000    11.643                     
                         clock uncertainty           -0.266    11.377                     
    SLICE_X5Y26          FDRE (Setup_fdre_C_R)       -0.429    10.948    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[8]
  -------------------------------------------------------------------
                         required time                         10.948                     
                         arrival time                         -11.730                     
  -------------------------------------------------------------------
                         slack                                 -0.782                     

Slack (VIOLATED) :        -0.782ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 0.580ns (6.649%)  route 8.143ns (93.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 11.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         7.039    11.730    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X5Y26          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[9]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.643    11.643    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X5Y26          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[9]/C
                         clock pessimism              0.000    11.643                     
                         clock uncertainty           -0.266    11.377                     
    SLICE_X5Y26          FDRE (Setup_fdre_C_R)       -0.429    10.948    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[9]
  -------------------------------------------------------------------
                         required time                         10.948                     
                         arrival time                         -11.730                     
  -------------------------------------------------------------------
                         slack                                 -0.782                     

Slack (VIOLATED) :        -0.610ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.580ns (6.784%)  route 7.969ns (93.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 11.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         6.865    11.556    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X5Y24          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.641    11.641    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X5Y24          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[2]/C
                         clock pessimism              0.000    11.641                     
                         clock uncertainty           -0.266    11.375                     
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429    10.946    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[2]
  -------------------------------------------------------------------
                         required time                         10.946                     
                         arrival time                         -11.556                     
  -------------------------------------------------------------------
                         slack                                 -0.610                     

Slack (VIOLATED) :        -0.610ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.580ns (6.784%)  route 7.969ns (93.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 11.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         6.865    11.556    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X5Y24          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.641    11.641    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X5Y24          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[3]/C
                         clock pessimism              0.000    11.641                     
                         clock uncertainty           -0.266    11.375                     
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429    10.946    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[3]
  -------------------------------------------------------------------
                         required time                         10.946                     
                         arrival time                         -11.556                     
  -------------------------------------------------------------------
                         slack                                 -0.610                     

Slack (VIOLATED) :        -0.610ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.580ns (6.784%)  route 7.969ns (93.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 11.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         6.865    11.556    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X5Y24          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[5]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.641    11.641    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X5Y24          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[5]/C
                         clock pessimism              0.000    11.641                     
                         clock uncertainty           -0.266    11.375                     
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429    10.946    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[5]
  -------------------------------------------------------------------
                         required time                         10.946                     
                         arrival time                         -11.556                     
  -------------------------------------------------------------------
                         slack                                 -0.610                     

Slack (VIOLATED) :        -0.610ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.580ns (6.784%)  route 7.969ns (93.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 11.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         6.865    11.556    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X5Y24          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.641    11.641    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X5Y24          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[6]/C
                         clock pessimism              0.000    11.641                     
                         clock uncertainty           -0.266    11.375                     
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429    10.946    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[6]
  -------------------------------------------------------------------
                         required time                         10.946                     
                         arrival time                         -11.556                     
  -------------------------------------------------------------------
                         slack                                 -0.610                     

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 0.580ns (7.164%)  route 7.517ns (92.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         6.412    11.104    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X11Y20         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[17]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.570    11.570    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y20         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[17]/C
                         clock pessimism              0.000    11.570                     
                         clock uncertainty           -0.266    11.304                     
    SLICE_X11Y20         FDRE (Setup_fdre_C_R)       -0.429    10.875    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[17]
  -------------------------------------------------------------------
                         required time                         10.875                     
                         arrival time                         -11.104                     
  -------------------------------------------------------------------
                         slack                                 -0.228                     

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 0.580ns (7.369%)  route 7.291ns (92.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         6.187    10.878    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X7Y28          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[13]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.646    11.646    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X7Y28          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[13]/C
                         clock pessimism              0.000    11.646                     
                         clock uncertainty           -0.266    11.380                     
    SLICE_X7Y28          FDRE (Setup_fdre_C_R)       -0.429    10.951    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[13]
  -------------------------------------------------------------------
                         required time                         10.951                     
                         arrival time                         -10.878                     
  -------------------------------------------------------------------
                         slack                                  0.073                     

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.517ns  (logic 0.580ns (7.716%)  route 6.937ns (92.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 11.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         5.832    10.524    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X6Y24          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.641    11.641    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X6Y24          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[0]/C
                         clock pessimism              0.000    11.641                     
                         clock uncertainty           -0.266    11.375                     
    SLICE_X6Y24          FDRE (Setup_fdre_C_R)       -0.524    10.851    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[0]
  -------------------------------------------------------------------
                         required time                         10.851                     
                         arrival time                         -10.524                     
  -------------------------------------------------------------------
                         slack                                  0.328                     

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.517ns  (logic 0.580ns (7.716%)  route 6.937ns (92.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 11.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         5.832    10.524    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X6Y24          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.641    11.641    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X6Y24          FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/C
                         clock pessimism              0.000    11.641                     
                         clock uncertainty           -0.266    11.375                     
    SLICE_X6Y24          FDRE (Setup_fdre_C_R)       -0.524    10.851    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]
  -------------------------------------------------------------------
                         required time                         10.851                     
                         arrival time                         -10.524                     
  -------------------------------------------------------------------
                         slack                                  0.328                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.186ns (8.639%)  route 1.967ns (91.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.967     2.987    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.045     3.032 r  static         ConvAccel/outputBuffer/rbin_rep[0]_i_1/O
                         net (fo=1, routed)           0.000     3.032    static         ConvAccel/outputBuffer/rbin_rep[0]_i_1_n_0
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[0]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.092     2.633    static           ConvAccel/outputBuffer/rbin_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -2.633                     
                         arrival time                           3.032                     
  -------------------------------------------------------------------
                         slack                                  0.399                     

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.186ns (8.635%)  route 1.968ns (91.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.968     2.988    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y42         LUT6 (Prop_lut6_I4_O)        0.045     3.033 r  static         ConvAccel/outputBuffer/rbin[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.033    static         ConvAccel/outputBuffer/rbin[3]_i_1__0_n_0
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[3]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.092     2.633    static           ConvAccel/outputBuffer/rbin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.633                     
                         arrival time                           3.033                     
  -------------------------------------------------------------------
                         slack                                  0.400                     

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.186ns (8.382%)  route 2.033ns (91.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.033     3.053    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X18Y42         LUT6 (Prop_lut6_I4_O)        0.045     3.098 r  static         ConvAccel/outputBuffer/rbin_rep[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.098    static         ConvAccel/outputBuffer/rbin_rep[3]_i_1__0_n_0
    SLICE_X18Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X18Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[3]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X18Y42         FDCE (Hold_fdce_C_D)         0.121     2.662    static           ConvAccel/outputBuffer/rbin_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -2.662                     
                         arrival time                           3.098                     
  -------------------------------------------------------------------
                         slack                                  0.436                     

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.186ns (8.364%)  route 2.038ns (91.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.038     3.058    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X18Y42         LUT4 (Prop_lut4_I3_O)        0.045     3.103 r  static         ConvAccel/outputBuffer/rbin[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.103    static         ConvAccel/outputBuffer/rbin[1]_i_1__0_n_0
    SLICE_X18Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X18Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[1]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X18Y42         FDCE (Hold_fdce_C_D)         0.120     2.661    static           ConvAccel/outputBuffer/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.661                     
                         arrival time                           3.103                     
  -------------------------------------------------------------------
                         slack                                  0.442                     

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg_rep[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.184ns (8.056%)  route 2.100ns (91.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.100     3.120    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y42         LUT5 (Prop_lut5_I2_O)        0.043     3.163 r  static         ConvAccel/outputBuffer/rbin_rep[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.163    static         ConvAccel/outputBuffer/rbin_rep[2]_i_1__0_n_0
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[2]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.107     2.648    static           ConvAccel/outputBuffer/rbin_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -2.648                     
                         arrival time                           3.163                     
  -------------------------------------------------------------------
                         slack                                  0.515                     

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg_rep[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.185ns (8.097%)  route 2.100ns (91.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.100     3.120    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y42         LUT4 (Prop_lut4_I3_O)        0.044     3.164 r  static         ConvAccel/outputBuffer/rbin_rep[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.164    static         ConvAccel/outputBuffer/rbin_rep[1]_i_1__0_n_0
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[1]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.107     2.648    static           ConvAccel/outputBuffer/rbin_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         -2.648                     
                         arrival time                           3.164                     
  -------------------------------------------------------------------
                         slack                                  0.516                     

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.186ns (8.137%)  route 2.100ns (91.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.100     3.120    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y42         LUT5 (Prop_lut5_I2_O)        0.045     3.165 r  static         ConvAccel/outputBuffer/rbin[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.165    static         ConvAccel/outputBuffer/rbin[2]_i_1__0_n_0
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[2]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.092     2.633    static           ConvAccel/outputBuffer/rbin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.633                     
                         arrival time                           3.165                     
  -------------------------------------------------------------------
                         slack                                  0.532                     

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.186ns (8.137%)  route 2.100ns (91.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.100     3.120    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.045     3.165 r  static         ConvAccel/outputBuffer/rbin[0]_i_1/O
                         net (fo=1, routed)           0.000     3.165    static         ConvAccel/outputBuffer/rbin[0]_i_1_n_0
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[0]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.091     2.632    static           ConvAccel/outputBuffer/rbin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.632                     
                         arrival time                           3.165                     
  -------------------------------------------------------------------
                         slack                                  0.533                     

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/RDst_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.187ns (19.927%)  route 0.751ns (80.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.547     0.883    static         processer/design_2_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y80         FDRE                                         r  static         processer/design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  static         processer/design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.751     1.775    static         ConvAccel/controller/newline_tri_o[0]
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.046     1.821 r  static         ConvAccel/controller/RDst_i_1/O
                         net (fo=1, routed)           0.000     1.821    static         ConvAccel/controller/RDst_i_1_n_0
    SLICE_X52Y50         FDCE                                         r  static         ConvAccel/controller/RDst_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.821     0.821    static         ConvAccel/controller/Clk
    SLICE_X52Y50         FDCE                                         r  static         ConvAccel/controller/RDst_reg/C
                         clock pessimism              0.000     0.821                     
                         clock uncertainty            0.266     1.087                     
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.105     1.192    static           ConvAccel/controller/RDst_reg
  -------------------------------------------------------------------
                         required time                         -1.192                     
                         arrival time                           1.821                     
  -------------------------------------------------------------------
                         slack                                  0.629                     

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.231ns (9.226%)  route 2.273ns (90.774%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.898     2.918    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X18Y42         LUT5 (Prop_lut5_I1_O)        0.045     2.963 r  static         ConvAccel/outputBuffer/rbin_rep[7]_i_3__0/O
                         net (fo=14, routed)          0.375     3.337    static         ConvAccel/outputBuffer/rbin_rep[7]_i_3__0_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I3_O)        0.045     3.382 r  static         ConvAccel/outputBuffer/rgray[6]_i_1__0/O
                         net (fo=2, routed)           0.000     3.382    static         ConvAccel/outputBuffer/rgraynext[6]
    SLICE_X16Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rgray_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X16Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rgray_reg[6]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X16Y40         FDCE (Hold_fdce_C_D)         0.120     2.661    static           ConvAccel/outputBuffer/rgray_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.661                     
                         arrival time                           3.382                     
  -------------------------------------------------------------------
                         slack                                  0.721                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wbin_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.456ns (6.339%)  route 6.738ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.738    10.201    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wbin_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[7]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.907    static           ConvAccel/outputBuffer/wbin_reg[7]
  -------------------------------------------------------------------
                         required time                         10.907                     
                         arrival time                         -10.201                     
  -------------------------------------------------------------------
                         slack                                  0.706                     

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wgray_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.456ns (6.339%)  route 6.738ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.738    10.201    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wgray_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[6]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.907    static           ConvAccel/outputBuffer/wgray_reg[6]
  -------------------------------------------------------------------
                         required time                         10.907                     
                         arrival time                         -10.201                     
  -------------------------------------------------------------------
                         slack                                  0.706                     

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq1_rgray_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.456ns (6.339%)  route 6.738ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.738    10.201    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wq1_rgray_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wq1_rgray_reg[6]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.907    static           ConvAccel/outputBuffer/wq1_rgray_reg[6]
  -------------------------------------------------------------------
                         required time                         10.907                     
                         arrival time                         -10.201                     
  -------------------------------------------------------------------
                         slack                                  0.706                     

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq2_rgray_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.456ns (6.339%)  route 6.738ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.738    10.201    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wq2_rgray_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wq2_rgray_reg[6]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.907    static           ConvAccel/outputBuffer/wq2_rgray_reg[6]
  -------------------------------------------------------------------
                         required time                         10.907                     
                         arrival time                         -10.201                     
  -------------------------------------------------------------------
                         slack                                  0.706                     

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq1_rgray_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 0.456ns (6.356%)  route 6.718ns (93.644%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.718    10.181    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X19Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wq1_rgray_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X19Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wq1_rgray_reg[1]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X19Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.907    static           ConvAccel/outputBuffer/wq1_rgray_reg[1]
  -------------------------------------------------------------------
                         required time                         10.907                     
                         arrival time                         -10.181                     
  -------------------------------------------------------------------
                         slack                                  0.726                     

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq1_rgray_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 0.456ns (6.356%)  route 6.718ns (93.644%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.718    10.181    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X19Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wq1_rgray_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X19Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wq1_rgray_reg[7]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X19Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.907    static           ConvAccel/outputBuffer/wq1_rgray_reg[7]
  -------------------------------------------------------------------
                         required time                         10.907                     
                         arrival time                         -10.181                     
  -------------------------------------------------------------------
                         slack                                  0.726                     

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wgray_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.456ns (6.340%)  route 6.736ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.736    10.199    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X16Y38         FDCE                                         f  static         ConvAccel/outputBuffer/wgray_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.577    11.577    static         ConvAccel/outputBuffer/Clk
    SLICE_X16Y38         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[0]/C
                         clock pessimism              0.000    11.577                     
                         clock uncertainty           -0.266    11.311                     
    SLICE_X16Y38         FDCE (Recov_fdce_C_CLR)     -0.361    10.950    static           ConvAccel/outputBuffer/wgray_reg[0]
  -------------------------------------------------------------------
                         required time                         10.950                     
                         arrival time                         -10.199                     
  -------------------------------------------------------------------
                         slack                                  0.751                     

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wgray_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.456ns (6.340%)  route 6.736ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.736    10.199    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X16Y38         FDCE                                         f  static         ConvAccel/outputBuffer/wgray_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.577    11.577    static         ConvAccel/outputBuffer/Clk
    SLICE_X16Y38         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[1]/C
                         clock pessimism              0.000    11.577                     
                         clock uncertainty           -0.266    11.311                     
    SLICE_X16Y38         FDCE (Recov_fdce_C_CLR)     -0.361    10.950    static           ConvAccel/outputBuffer/wgray_reg[1]
  -------------------------------------------------------------------
                         required time                         10.950                     
                         arrival time                         -10.199                     
  -------------------------------------------------------------------
                         slack                                  0.751                     

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wgray_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.456ns (6.340%)  route 6.736ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.736    10.199    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X16Y38         FDCE                                         f  static         ConvAccel/outputBuffer/wgray_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.577    11.577    static         ConvAccel/outputBuffer/Clk
    SLICE_X16Y38         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[5]/C
                         clock pessimism              0.000    11.577                     
                         clock uncertainty           -0.266    11.311                     
    SLICE_X16Y38         FDCE (Recov_fdce_C_CLR)     -0.361    10.950    static           ConvAccel/outputBuffer/wgray_reg[5]
  -------------------------------------------------------------------
                         required time                         10.950                     
                         arrival time                         -10.199                     
  -------------------------------------------------------------------
                         slack                                  0.751                     

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wbin_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.456ns (6.339%)  route 6.738ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.738    10.201    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X14Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wbin_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X14Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[4]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X14Y39         FDCE (Recov_fdce_C_CLR)     -0.319    10.993    static           ConvAccel/outputBuffer/wbin_reg[4]
  -------------------------------------------------------------------
                         required time                         10.993                     
                         arrival time                         -10.201                     
  -------------------------------------------------------------------
                         slack                                  0.792                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[47]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.425%)  route 0.281ns (66.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.281     1.335    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X57Y49         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[47]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.853     0.853    static         ConvAccel/controller/Clk
    SLICE_X57Y49         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[47]/C
                         clock pessimism              0.000     0.853                     
                         clock uncertainty            0.266     1.119                     
    SLICE_X57Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.027    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.027                     
                         arrival time                           1.335                     
  -------------------------------------------------------------------
                         slack                                  0.308                     

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.084%)  route 0.285ns (66.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.285     1.340    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X56Y49         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.853     0.853    static         ConvAccel/controller/Clk
    SLICE_X56Y49         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]/C
                         clock pessimism              0.000     0.853                     
                         clock uncertainty            0.266     1.119                     
    SLICE_X56Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.027    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.027                     
                         arrival time                           1.340                     
  -------------------------------------------------------------------
                         slack                                  0.313                     

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.084%)  route 0.285ns (66.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.285     1.340    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X56Y49         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[31]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.853     0.853    static         ConvAccel/controller/Clk
    SLICE_X56Y49         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[31]/C
                         clock pessimism              0.000     0.853                     
                         clock uncertainty            0.266     1.119                     
    SLICE_X56Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.027    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.027                     
                         arrival time                           1.340                     
  -------------------------------------------------------------------
                         slack                                  0.313                     

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.909%)  route 0.330ns (70.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.330     1.385    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X54Y49         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.851     0.851    static         ConvAccel/controller/Clk
    SLICE_X54Y49         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]/C
                         clock pessimism              0.000     0.851                     
                         clock uncertainty            0.266     1.117                     
    SLICE_X54Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.050    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.050                     
                         arrival time                           1.385                     
  -------------------------------------------------------------------
                         slack                                  0.335                     

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.032%)  route 0.329ns (69.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.329     1.383    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X60Y48         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[14]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.854     0.854    static         ConvAccel/controller/Clk
    SLICE_X60Y48         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[14]/C
                         clock pessimism              0.000     0.854                     
                         clock uncertainty            0.266     1.120                     
    SLICE_X60Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.028                     
                         arrival time                           1.383                     
  -------------------------------------------------------------------
                         slack                                  0.355                     

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.032%)  route 0.329ns (69.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.329     1.383    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X60Y48         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[30]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.854     0.854    static         ConvAccel/controller/Clk
    SLICE_X60Y48         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[30]/C
                         clock pessimism              0.000     0.854                     
                         clock uncertainty            0.266     1.120                     
    SLICE_X60Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.028                     
                         arrival time                           1.383                     
  -------------------------------------------------------------------
                         slack                                  0.355                     

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[46]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.441%)  route 0.392ns (73.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.392     1.447    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X60Y47         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[46]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.854     0.854    static         ConvAccel/controller/Clk
    SLICE_X60Y47         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[46]/C
                         clock pessimism              0.000     0.854                     
                         clock uncertainty            0.266     1.120                     
    SLICE_X60Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.028                     
                         arrival time                           1.447                     
  -------------------------------------------------------------------
                         slack                                  0.419                     

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rq1_wgray_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.141ns (7.024%)  route 1.866ns (92.976%))
  Logic Levels:           0  
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.866     2.921    static         ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X45Y59         FDCE                                         f  static         ConvAccel/inputBuffer/rq1_wgray_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.105     1.105    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.161 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.291     1.452    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.481 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          0.823     2.304    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X45Y59         FDCE                                         r  static         ConvAccel/inputBuffer/rq1_wgray_reg[2]/C
                         clock pessimism              0.000     2.304                     
                         clock uncertainty            0.266     2.570                     
    SLICE_X45Y59         FDCE (Remov_fdce_C_CLR)     -0.092     2.478    static           ConvAccel/inputBuffer/rq1_wgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.478                     
                         arrival time                           2.921                     
  -------------------------------------------------------------------
                         slack                                  0.443                     

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rq1_wgray_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.141ns (7.024%)  route 1.866ns (92.976%))
  Logic Levels:           0  
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.866     2.921    static         ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X45Y59         FDCE                                         f  static         ConvAccel/inputBuffer/rq1_wgray_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.105     1.105    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.161 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.291     1.452    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.481 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          0.823     2.304    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X45Y59         FDCE                                         r  static         ConvAccel/inputBuffer/rq1_wgray_reg[6]/C
                         clock pessimism              0.000     2.304                     
                         clock uncertainty            0.266     2.570                     
    SLICE_X45Y59         FDCE (Remov_fdce_C_CLR)     -0.092     2.478    static           ConvAccel/inputBuffer/rq1_wgray_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.478                     
                         arrival time                           2.921                     
  -------------------------------------------------------------------
                         slack                                  0.443                     

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rq1_wgray_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.141ns (7.009%)  route 1.871ns (92.991%))
  Logic Levels:           0  
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.871     2.925    static         ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X44Y59         FDCE                                         f  static         ConvAccel/inputBuffer/rq1_wgray_reg[8]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.105     1.105    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.161 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.291     1.452    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.481 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          0.823     2.304    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X44Y59         FDCE                                         r  static         ConvAccel/inputBuffer/rq1_wgray_reg[8]/C
                         clock pessimism              0.000     2.304                     
                         clock uncertainty            0.266     2.570                     
    SLICE_X44Y59         FDCE (Remov_fdce_C_CLR)     -0.092     2.478    static           ConvAccel/inputBuffer/rq1_wgray_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.478                     
                         arrival time                           2.925                     
  -------------------------------------------------------------------
                         slack                                  0.448                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_2_clk_wiz_0_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.108%)  route 1.642ns (73.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.729     1.729    static         ConvAccel/controller/Clk
    SLICE_X59Y43         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.456     2.185 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.354     2.539    static         processer/CTRL_RST
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.663 f  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         1.287     3.951    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X46Y52         FDCE                                         f  static         ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.479    11.479    static         ConvAccel/matrixAccel/Clk
    SLICE_X46Y52         FDCE                                         r  static         ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism             -0.010    11.469                     
                         clock uncertainty           -0.074    11.394                     
    SLICE_X46Y52         FDCE (Recov_fdce_C_CLR)     -0.319    11.075    static           ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         11.075                     
                         arrival time                          -3.951                     
  -------------------------------------------------------------------
                         slack                                  7.125                     

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.580ns (26.933%)  route 1.573ns (73.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.729     1.729    static         ConvAccel/controller/Clk
    SLICE_X59Y43         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.456     2.185 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.354     2.539    static         processer/CTRL_RST
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.663 f  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         1.219     3.882    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X46Y51         FDCE                                         f  static         ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.479    11.479    static         ConvAccel/matrixAccel/Clk
    SLICE_X46Y51         FDCE                                         r  static         ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism             -0.010    11.469                     
                         clock uncertainty           -0.074    11.394                     
    SLICE_X46Y51         FDCE (Recov_fdce_C_CLR)     -0.361    11.033    static           ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         11.033                     
                         arrival time                          -3.882                     
  -------------------------------------------------------------------
                         slack                                  7.151                     

Slack (MET) :             7.193ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.580ns (26.933%)  route 1.573ns (73.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.729     1.729    static         ConvAccel/controller/Clk
    SLICE_X59Y43         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.456     2.185 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.354     2.539    static         processer/CTRL_RST
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.663 f  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         1.219     3.882    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X46Y51         FDCE                                         f  static         ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         1.479    11.479    static         ConvAccel/matrixAccel/Clk
    SLICE_X46Y51         FDCE                                         r  static         ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism             -0.010    11.469                     
                         clock uncertainty           -0.074    11.394                     
    SLICE_X46Y51         FDCE (Recov_fdce_C_CLR)     -0.319    11.075    static           ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         11.075                     
                         arrival time                          -3.882                     
  -------------------------------------------------------------------
                         slack                                  7.193                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.819%)  route 0.666ns (78.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.583     0.583    static         ConvAccel/controller/Clk
    SLICE_X59Y43         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.123     0.847    static         processer/CTRL_RST
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.892 f  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         0.543     1.435    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X46Y51         FDCE                                         f  static         ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.825     0.825    static         ConvAccel/matrixAccel/Clk
    SLICE_X46Y51         FDCE                                         r  static         ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism              0.000     0.825                     
    SLICE_X46Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.758    static           ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.758                     
                         arrival time                           1.435                     
  -------------------------------------------------------------------
                         slack                                  0.677                     

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.819%)  route 0.666ns (78.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.583     0.583    static         ConvAccel/controller/Clk
    SLICE_X59Y43         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.123     0.847    static         processer/CTRL_RST
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.892 f  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         0.543     1.435    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X46Y51         FDCE                                         f  static         ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.825     0.825    static         ConvAccel/matrixAccel/Clk
    SLICE_X46Y51         FDCE                                         r  static         ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism              0.000     0.825                     
    SLICE_X46Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.758    static           ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         -0.758                     
                         arrival time                           1.435                     
  -------------------------------------------------------------------
                         slack                                  0.677                     

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.221%)  route 0.691ns (78.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.583     0.583    static         ConvAccel/controller/Clk
    SLICE_X59Y43         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.123     0.847    static         processer/CTRL_RST
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.892 f  static         processer/finalAdder_i_1/O
                         net (fo=182, routed)         0.567     1.459    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X46Y52         FDCE                                         f  static         ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=772, routed)         0.825     0.825    static         ConvAccel/matrixAccel/Clk
    SLICE_X46Y52         FDCE                                         r  static         ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism              0.000     0.825                     
    SLICE_X46Y52         FDCE (Remov_fdce_C_CLR)     -0.067     0.758    static           ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.758                     
                         arrival time                           1.459                     
  -------------------------------------------------------------------
                         slack                                  0.701                     





