<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › rapidio › switches › tsi568.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tsi568.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * RapidIO Tsi568 switch support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2009-2010 Integrated Device Technology, Inc.</span>
<span class="cm"> * Alexandre Bounine &lt;alexandre.bounine@idt.com&gt;</span>
<span class="cm"> *  - Added EM support</span>
<span class="cm"> *  - Modified switch operations initialization.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2005 MontaVista Software, Inc.</span>
<span class="cm"> * Matt Porter &lt;mporter@kernel.crashing.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/rio.h&gt;</span>
<span class="cp">#include &lt;linux/rio_drv.h&gt;</span>
<span class="cp">#include &lt;linux/rio_ids.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &quot;../rio.h&quot;</span>

<span class="cm">/* Global (broadcast) route registers */</span>
<span class="cp">#define SPBC_ROUTE_CFG_DESTID	0x10070</span>
<span class="cp">#define SPBC_ROUTE_CFG_PORT	0x10074</span>

<span class="cm">/* Per port route registers */</span>
<span class="cp">#define SPP_ROUTE_CFG_DESTID(n)	(0x11070 + 0x100*n)</span>
<span class="cp">#define SPP_ROUTE_CFG_PORT(n)	(0x11074 + 0x100*n)</span>

<span class="cp">#define TSI568_SP_MODE(n)	(0x11004 + 0x100*n)</span>
<span class="cp">#define  TSI568_SP_MODE_PW_DIS	0x08000000</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">tsi568_route_add_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_mport</span> <span class="o">*</span><span class="n">mport</span><span class="p">,</span> <span class="n">u16</span> <span class="n">destid</span><span class="p">,</span> <span class="n">u8</span> <span class="n">hopcount</span><span class="p">,</span>
		       <span class="n">u16</span> <span class="n">table</span><span class="p">,</span> <span class="n">u16</span> <span class="n">route_destid</span><span class="p">,</span> <span class="n">u8</span> <span class="n">route_port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">table</span> <span class="o">==</span> <span class="n">RIO_GLOBAL_TABLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
					<span class="n">SPBC_ROUTE_CFG_DESTID</span><span class="p">,</span> <span class="n">route_destid</span><span class="p">);</span>
		<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
					<span class="n">SPBC_ROUTE_CFG_PORT</span><span class="p">,</span> <span class="n">route_port</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
					<span class="n">SPP_ROUTE_CFG_DESTID</span><span class="p">(</span><span class="n">table</span><span class="p">),</span>
					<span class="n">route_destid</span><span class="p">);</span>
		<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
					<span class="n">SPP_ROUTE_CFG_PORT</span><span class="p">(</span><span class="n">table</span><span class="p">),</span> <span class="n">route_port</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">tsi568_route_get_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_mport</span> <span class="o">*</span><span class="n">mport</span><span class="p">,</span> <span class="n">u16</span> <span class="n">destid</span><span class="p">,</span> <span class="n">u8</span> <span class="n">hopcount</span><span class="p">,</span>
		       <span class="n">u16</span> <span class="n">table</span><span class="p">,</span> <span class="n">u16</span> <span class="n">route_destid</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">route_port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">result</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">table</span> <span class="o">==</span> <span class="n">RIO_GLOBAL_TABLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
					<span class="n">SPBC_ROUTE_CFG_DESTID</span><span class="p">,</span> <span class="n">route_destid</span><span class="p">);</span>
		<span class="n">rio_mport_read_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
					<span class="n">SPBC_ROUTE_CFG_PORT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">result</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
					<span class="n">SPP_ROUTE_CFG_DESTID</span><span class="p">(</span><span class="n">table</span><span class="p">),</span>
					<span class="n">route_destid</span><span class="p">);</span>
		<span class="n">rio_mport_read_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
					<span class="n">SPP_ROUTE_CFG_PORT</span><span class="p">(</span><span class="n">table</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">result</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">route_port</span> <span class="o">=</span> <span class="n">result</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">route_port</span> <span class="o">&gt;</span> <span class="mi">15</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">tsi568_route_clr_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_mport</span> <span class="o">*</span><span class="n">mport</span><span class="p">,</span> <span class="n">u16</span> <span class="n">destid</span><span class="p">,</span> <span class="n">u8</span> <span class="n">hopcount</span><span class="p">,</span>
		       <span class="n">u16</span> <span class="n">table</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">route_idx</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lut_size</span><span class="p">;</span>

	<span class="n">lut_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">mport</span><span class="o">-&gt;</span><span class="n">sys_size</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x1ff</span> <span class="o">:</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">table</span> <span class="o">==</span> <span class="n">RIO_GLOBAL_TABLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
					<span class="n">SPBC_ROUTE_CFG_DESTID</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">route_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">route_idx</span> <span class="o">&lt;=</span> <span class="n">lut_size</span><span class="p">;</span> <span class="n">route_idx</span><span class="o">++</span><span class="p">)</span>
			<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
						<span class="n">SPBC_ROUTE_CFG_PORT</span><span class="p">,</span>
						<span class="n">RIO_INVALID_ROUTE</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
					<span class="n">SPP_ROUTE_CFG_DESTID</span><span class="p">(</span><span class="n">table</span><span class="p">),</span>
					<span class="mh">0x80000000</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">route_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">route_idx</span> <span class="o">&lt;=</span> <span class="n">lut_size</span><span class="p">;</span> <span class="n">route_idx</span><span class="o">++</span><span class="p">)</span>
			<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
						<span class="n">SPP_ROUTE_CFG_PORT</span><span class="p">(</span><span class="n">table</span><span class="p">),</span>
						<span class="n">RIO_INVALID_ROUTE</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">tsi568_em_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_dev</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">regval</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">portnum</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;TSI568 %s [%d:%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">destid</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">hopcount</span><span class="p">);</span>

	<span class="cm">/* Make sure that Port-Writes are disabled (for all ports) */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">portnum</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	     <span class="n">portnum</span> <span class="o">&lt;</span> <span class="n">RIO_GET_TOTAL_PORTS</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">swpinfo</span><span class="p">);</span> <span class="n">portnum</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rio_read_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">TSI568_SP_MODE</span><span class="p">(</span><span class="n">portnum</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">regval</span><span class="p">);</span>
		<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">TSI568_SP_MODE</span><span class="p">(</span><span class="n">portnum</span><span class="p">),</span>
				    <span class="n">regval</span> <span class="o">|</span> <span class="n">TSI568_SP_MODE_PW_DIS</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tsi568_switch_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_dev</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">do_enum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;RIO: %s for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">rio_name</span><span class="p">(</span><span class="n">rdev</span><span class="p">));</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">add_entry</span> <span class="o">=</span> <span class="n">tsi568_route_add_entry</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">get_entry</span> <span class="o">=</span> <span class="n">tsi568_route_get_entry</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">clr_table</span> <span class="o">=</span> <span class="n">tsi568_route_clr_table</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">set_domain</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">get_domain</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">em_init</span> <span class="o">=</span> <span class="n">tsi568_em_init</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">em_handle</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">DECLARE_RIO_SWITCH_INIT</span><span class="p">(</span><span class="n">RIO_VID_TUNDRA</span><span class="p">,</span> <span class="n">RIO_DID_TSI568</span><span class="p">,</span> <span class="n">tsi568_switch_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
