{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513762690928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513762690943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 16:38:10 2017 " "Processing started: Wed Dec 20 16:38:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513762690943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762690943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Question1 -c Question1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762690943 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762693231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513762693267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513762693268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/hdl/userwrddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /camp/project_training/question1/hdl/userwrddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UserWrDdr-rtl " "Found design unit 1: UserWrDdr-rtl" {  } { { "../hdl/UserWrDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserWrDdr.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701612 ""} { "Info" "ISGN_ENTITY_NAME" "1 UserWrDdr " "Found entity 1: UserWrDdr" {  } { { "../hdl/UserWrDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserWrDdr.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/hdl/userrdddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /camp/project_training/question1/hdl/userrdddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UserRdDdr-rtl " "Found design unit 1: UserRdDdr-rtl" {  } { { "../hdl/UserRdDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserRdDdr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701613 ""} { "Info" "ISGN_ENTITY_NAME" "1 UserRdDdr " "Found entity 1: UserRdDdr" {  } { { "../hdl/UserRdDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserRdDdr.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/hdl/testpatt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /camp/project_training/question1/hdl/testpatt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestPatt-rtl " "Found design unit 1: TestPatt-rtl" {  } { { "../hdl/TestPatt.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/TestPatt.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701614 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestPatt " "Found entity 1: TestPatt" {  } { { "../hdl/TestPatt.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/TestPatt.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/hdl/hdmi/vgagenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /camp/project_training/question1/hdl/hdmi/vgagenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGAGenerator-rtl " "Found design unit 1: VGAGenerator-rtl" {  } { { "../hdl/HDMI/VGAGenerator.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/VGAGenerator.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701616 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAGenerator " "Found entity 1: VGAGenerator" {  } { { "../hdl/HDMI/VGAGenerator.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/VGAGenerator.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/hdl/hdmi/i2cctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /camp/project_training/question1/hdl/hdmi/i2cctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2CCtrl-rtl " "Found design unit 1: I2CCtrl-rtl" {  } { { "../hdl/HDMI/I2CCtrl.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/I2CCtrl.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701617 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CCtrl " "Found entity 1: I2CCtrl" {  } { { "../hdl/HDMI/I2CCtrl.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/I2CCtrl.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/hdl/hdmi/hdmirom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /camp/project_training/question1/hdl/hdmi/hdmirom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDMIRom-rtl " "Found design unit 1: HDMIRom-rtl" {  } { { "../hdl/HDMI/HDMIRom.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/HDMIRom.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701618 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDMIRom " "Found entity 1: HDMIRom" {  } { { "../hdl/HDMI/HDMIRom.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/HDMIRom.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/hdl/hdmi/hdmiconfig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /camp/project_training/question1/hdl/hdmi/hdmiconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDMIConfig-rtl " "Found design unit 1: HDMIConfig-rtl" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/HDMIConfig.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701619 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDMIConfig " "Found entity 1: HDMIConfig" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/HDMIConfig.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/hdl/hdmi/hdmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /camp/project_training/question1/hdl/hdmi/hdmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDMI-rtl " "Found design unit 1: HDMI-rtl" {  } { { "../hdl/HDMI/HDMI.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/HDMI.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701620 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDMI " "Found entity 1: HDMI" {  } { { "../hdl/HDMI/HDMI.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/HDMI.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/hdl/question1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /camp/project_training/question1/hdl/question1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Question1-rtl " "Found design unit 1: Question1-rtl" {  } { { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701621 ""} { "Info" "ISGN_ENTITY_NAME" "1 Question1 " "Found entity 1: Question1" {  } { { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/hdl/mtddr/mtddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /camp/project_training/question1/hdl/mtddr/mtddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MtDdr-rtl " "Found design unit 1: MtDdr-rtl" {  } { { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701622 ""} { "Info" "ISGN_ENTITY_NAME" "1 MtDdr " "Found entity 1: MtDdr" {  } { { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/hdl/mtddr/mtddrrd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /camp/project_training/question1/hdl/mtddr/mtddrrd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MtDdrRd-rtl " "Found design unit 1: MtDdrRd-rtl" {  } { { "../hdl/MtDdr/MtDdrRd.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdrRd.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701623 ""} { "Info" "ISGN_ENTITY_NAME" "1 MtDdrRd " "Found entity 1: MtDdrRd" {  } { { "../hdl/MtDdr/MtDdrRd.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdrRd.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/hdl/mtddr/mtddrwr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /camp/project_training/question1/hdl/mtddr/mtddrwr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MtDdrWr-rtl " "Found design unit 1: MtDdrWr-rtl" {  } { { "../hdl/MtDdr/MtDdrWr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdrWr.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701624 ""} { "Info" "ISGN_ENTITY_NAME" "1 MtDdrWr " "Found entity 1: MtDdrWr" {  } { { "../hdl/MtDdr/MtDdrWr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdrWr.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/ddr3_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/ddr3_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys " "Found entity 1: ddr3_qsys" {  } { { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ddr3_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0 " "Found entity 1: ddr3_qsys_mm_interconnect_0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ddr3_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: ddr3_qsys_mm_interconnect_0_rsp_mux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701638 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: ddr3_qsys_mm_interconnect_0_rsp_demux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: ddr3_qsys_mm_interconnect_0_cmd_mux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: ddr3_qsys_mm_interconnect_0_cmd_demux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701647 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701647 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701647 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701647 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "ddr3_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "ddr3_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "ddr3_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ddr3_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ddr3_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: ddr3_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701658 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_qsys_mm_interconnect_0_router_002 " "Found entity 2: ddr3_qsys_mm_interconnect_0_router_002" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ddr3_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ddr3_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: ddr3_qsys_mm_interconnect_0_router_default_decode" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701659 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_qsys_mm_interconnect_0_router " "Found entity 2: ddr3_qsys_mm_interconnect_0_router" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "ddr3_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ddr3_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller " "Found entity 1: ddr3_qsys_ddr3_controller" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_c0 " "Found entity 1: ddr3_qsys_ddr3_controller_c0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(76) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(76): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(81) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(81): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701733 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701733 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701738 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701738 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701740 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701742 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr3_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr3_controller_core" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0 " "Found entity 1: ddr3_qsys_ddr3_controller_s0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0 " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_default_decode " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_default_decode" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701797 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router " "Found entity 2: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701799 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001 " "Found entity 2: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_ac_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_ac_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(76) " "Verilog HDL Declaration information at rw_manager_core.sv(76): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_datamux.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr3 " "Found entity 1: rw_manager_ddr3" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_inst_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_inst_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_ram.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/sequencer_m10.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/sequencer_m10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_m10 " "Found entity 1: sequencer_m10" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_m10.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/sequencer_m10.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701829 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1513762701830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/sequencer_pll_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/sequencer_pll_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_pll_mgr " "Found entity 1: sequencer_pll_mgr" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_pll_mgr.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/sequencer_pll_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_m10_ac_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_m10_ac_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_m10_ac_ROM " "Found entity 1: rw_manager_m10_ac_ROM" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_m10_ac_ROM.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_m10_ac_ROM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_m10_inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_m10_inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_m10_inst_ROM " "Found entity 1: rw_manager_m10_inst_ROM" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_m10_inst_ROM.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_m10_inst_ROM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/afi_mux_ddr3_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/afi_mux_ddr3_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddr3_ddrx " "Found entity 1: afi_mux_ddr3_ddrx" {  } { { "ddr3_qsys/synthesis/submodules/afi_mux_ddr3_ddrx.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/afi_mux_ddr3_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_clock_pair_generator " "Found entity 1: ddr3_qsys_ddr3_controller_p0_clock_pair_generator" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_clock_pair_generator.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_read_valid_selector " "Found entity 1: ddr3_qsys_ddr3_controller_p0_read_valid_selector" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_valid_selector.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath " "Found entity 1: ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_reset_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_reset_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INVERT_HR_CLOCK invert_hr_clock ddr3_qsys_ddr3_controller_p0_memphy_m10.sv(134) " "Verilog HDL Declaration information at ddr3_qsys_ddr3_controller_p0_memphy_m10.sv(134): object \"INVERT_HR_CLOCK\" differs only in case from object \"invert_hr_clock\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513762701873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_memphy_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_memphy_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_reset_sync " "Found entity 1: ddr3_qsys_ddr3_controller_p0_reset_sync" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_sync.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter " "Found entity 1: ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_read_datapath_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_read_datapath_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_write_datapath_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_write_datapath_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/max10emif_dcfifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/max10emif_dcfifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10emif_dcfifo " "Found entity 1: max10emif_dcfifo" {  } { { "ddr3_qsys/synthesis/submodules/max10emif_dcfifo.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/max10emif_dcfifo.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_iss_probe " "Found entity 1: ddr3_qsys_ddr3_controller_p0_iss_probe" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_iss_probe.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701886 ""} { "Info" "ISGN_ENTITY_NAME" "2 addr_cmd_pad_m10 " "Found entity 2: addr_cmd_pad_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_flop_mem " "Found entity 1: ddr3_qsys_ddr3_controller_p0_flop_mem" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_flop_mem.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0 " "Found entity 1: ddr3_qsys_ddr3_controller_p0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701891 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_pll0 " "Found entity 1: ddr3_qsys_ddr3_controller_pll0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/quartusip/pll50.v 1 1 " "Found 1 design units, including 1 entities, in source file /camp/project_training/question1/quartusip/pll50.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL50 " "Found entity 1: PLL50" {  } { { "../quartusip/PLL50.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/PLL50.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/quartusip/fifo256x32to64.v 1 1 " "Found 1 design units, including 1 entities, in source file /camp/project_training/question1/quartusip/fifo256x32to64.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo256x32to64 " "Found entity 1: fifo256x32to64" {  } { { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/quartusip/fifo256x64to32.v 1 1 " "Found 1 design units, including 1 entities, in source file /camp/project_training/question1/quartusip/fifo256x64to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo256x64to32 " "Found entity 1: fifo256x64to32" {  } { { "../quartusip/fifo256x64to32.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x64to32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/camp/project_training/question1/quartusip/pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /camp/project_training/question1/quartusip/pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA " "Found entity 1: PLL_VGA" {  } { { "../quartusip/PLL_VGA.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/PLL_VGA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762701899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762701899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Question1 " "Elaborating entity \"Question1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513762702235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MtDdrRdBusy Question1.vhd(301) " "Verilog HDL or VHDL warning at Question1.vhd(301): object \"MtDdrRdBusy\" assigned a value but never read" {  } { { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762702236 "|Question1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MtDdrRdAddr Question1.vhd(302) " "VHDL Signal Declaration warning at Question1.vhd(302): used implicit default value for signal \"MtDdrRdAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 302 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513762702236 "|Question1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL50 PLL50:u_PLL50 " "Elaborating entity \"PLL50\" for hierarchy \"PLL50:u_PLL50\"" {  } { { "../hdl/Question1.vhd" "u_PLL50" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL50:u_PLL50\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL50:u_PLL50\|altpll:altpll_component\"" {  } { { "../quartusip/PLL50.v" "altpll_component" { Text "D:/Camp/Project_Training/Question1/quartusip/PLL50.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL50:u_PLL50\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL50:u_PLL50\|altpll:altpll_component\"" {  } { { "../quartusip/PLL50.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/PLL50.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL50:u_PLL50\|altpll:altpll_component " "Instantiated megafunction \"PLL50:u_PLL50\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL50 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702277 ""}  } { { "../quartusip/PLL50.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/PLL50.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762702277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll50_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll50_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL50_altpll " "Found entity 1: PLL50_altpll" {  } { { "db/pll50_altpll.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/pll50_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL50_altpll PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated " "Elaborating entity \"PLL50_altpll\" for hierarchy \"PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestPatt TestPatt:u_TestPatt " "Elaborating entity \"TestPatt\" for hierarchy \"TestPatt:u_TestPatt\"" {  } { { "../hdl/Question1.vhd" "u_TestPatt" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo256x32to64 fifo256x32to64:u_T2UWrFf " "Elaborating entity \"fifo256x32to64\" for hierarchy \"fifo256x32to64:u_T2UWrFf\"" {  } { { "../hdl/Question1.vhd" "u_T2UWrFf" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../quartusip/fifo256x32to64.v" "dcfifo_mixed_widths_component" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 7 " "Parameter \"lpm_widthu_r\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 64 " "Parameter \"lpm_width_r\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702588 ""}  } { { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762702588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_q9k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_q9k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_q9k1 " "Found entity 1: dcfifo_q9k1" {  } { { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_q9k1 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated " "Elaborating entity \"dcfifo_q9k1\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_jra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_jra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_jra " "Found entity 1: a_gray2bin_jra" {  } { { "db/a_gray2bin_jra.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_gray2bin_jra.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_jra fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|a_gray2bin_jra:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_jra\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|a_gray2bin_jra:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_q9k1.tdf" "rdptr_g_gray2bin" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ig6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ig6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ig6 " "Found entity 1: a_graycounter_ig6" {  } { { "db/a_graycounter_ig6.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_graycounter_ig6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ig6 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|a_graycounter_ig6:rdptr_g1p " "Elaborating entity \"a_graycounter_ig6\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|a_graycounter_ig6:rdptr_g1p\"" {  } { { "db/dcfifo_q9k1.tdf" "rdptr_g1p" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_dub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dub " "Found entity 1: a_graycounter_dub" {  } { { "db/a_graycounter_dub.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_graycounter_dub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dub fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|a_graycounter_dub:wrptr_g1p " "Elaborating entity \"a_graycounter_dub\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|a_graycounter_dub:wrptr_g1p\"" {  } { { "db/dcfifo_q9k1.tdf" "wrptr_g1p" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iu21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iu21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iu21 " "Found entity 1: altsyncram_iu21" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iu21 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram " "Elaborating entity \"altsyncram_iu21\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\"" {  } { { "db/dcfifo_q9k1.tdf" "fifo_ram" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_q9k1.tdf" "rdaclr" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|dffpipe_fd9:rs_brp " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|dffpipe_fd9:rs_brp\"" {  } { { "db/dcfifo_q9k1.tdf" "rs_brp" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vnl " "Found entity 1: alt_synch_pipe_vnl" {  } { { "db/alt_synch_pipe_vnl.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/alt_synch_pipe_vnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vnl fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vnl\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp\"" {  } { { "db/dcfifo_q9k1.tdf" "rs_dgwp" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp\|dffpipe_gd9:dffpipe15 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp\|dffpipe_gd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_vnl.tdf" "dffpipe15" { Text "D:/Camp/Project_Training/Question1/quartus/db/alt_synch_pipe_vnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|dffpipe_hd9:ws_bwp " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|dffpipe_hd9:ws_bwp\"" {  } { { "db/dcfifo_q9k1.tdf" "ws_bwp" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\"" {  } { { "db/dcfifo_q9k1.tdf" "ws_dgrp" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\|dffpipe_id9:dffpipe19 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\|dffpipe_id9:dffpipe19\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe19" { Text "D:/Camp/Project_Training/Question1/quartus/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4h5 " "Found entity 1: cmpr_4h5" {  } { { "db/cmpr_4h5.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cmpr_4h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4h5 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|cmpr_4h5:rdempty_eq_comp " "Elaborating entity \"cmpr_4h5\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|cmpr_4h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_q9k1.tdf" "rdempty_eq_comp" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_red.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_red.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_red " "Found entity 1: cntr_red" {  } { { "db/cntr_red.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cntr_red.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_red fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|cntr_red:cntr_b " "Elaborating entity \"cntr_red\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|cntr_red:cntr_b\"" {  } { { "db/dcfifo_q9k1.tdf" "cntr_b" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserWrDdr UserWrDdr:u_UserWrDdr " "Elaborating entity \"UserWrDdr\" for hierarchy \"UserWrDdr:u_UserWrDdr\"" {  } { { "../hdl/Question1.vhd" "u_UserWrDdr" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702915 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MtDdrWrReq UserWrDdr.vhd(30) " "VHDL Signal Declaration warning at UserWrDdr.vhd(30): used implicit default value for signal \"MtDdrWrReq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/UserWrDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserWrDdr.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513762702916 "|Question1|UserWrDdr:u_UserWrDdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MtDdrWrAddr UserWrDdr.vhd(32) " "VHDL Signal Declaration warning at UserWrDdr.vhd(32): used implicit default value for signal \"MtDdrWrAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/UserWrDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserWrDdr.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513762702916 "|Question1|UserWrDdr:u_UserWrDdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "T2UWrFfRdEn UserWrDdr.vhd(35) " "VHDL Signal Declaration warning at UserWrDdr.vhd(35): used implicit default value for signal \"T2UWrFfRdEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/UserWrDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserWrDdr.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513762702916 "|Question1|UserWrDdr:u_UserWrDdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UWr2DFfRdData UserWrDdr.vhd(41) " "VHDL Signal Declaration warning at UserWrDdr.vhd(41): used implicit default value for signal \"UWr2DFfRdData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/UserWrDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserWrDdr.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513762702916 "|Question1|UserWrDdr:u_UserWrDdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UWr2DFfRdCnt UserWrDdr.vhd(42) " "VHDL Signal Declaration warning at UserWrDdr.vhd(42): used implicit default value for signal \"UWr2DFfRdCnt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/UserWrDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserWrDdr.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513762702916 "|Question1|UserWrDdr:u_UserWrDdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MtDdr MtDdr:u_MtDdr " "Elaborating entity \"MtDdr\" for hierarchy \"MtDdr:u_MtDdr\"" {  } { { "../hdl/Question1.vhd" "u_MtDdr" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys " "Elaborating entity \"ddr3_qsys\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\"" {  } { { "../hdl/MtDdr/MtDdr.vhd" "u_ddr3_qsys" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller " "Elaborating entity \"ddr3_qsys_ddr3_controller\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\"" {  } { { "ddr3_qsys/synthesis/ddr3_qsys.v" "ddr3_controller" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_pll0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0 " "Elaborating entity \"ddr3_qsys_ddr3_controller_pll0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "pll0" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy " "Elaborating entity \"altpll\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "upll_memphy" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 3 " "Parameter \"clk4_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2500 " "Parameter \"clk1_phase_shift\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 6 " "Parameter \"clk2_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 6 " "Parameter \"clk3_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 2500 " "Parameter \"clk3_phase_shift\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 104 " "Parameter \"vco_phase_shift_step\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762702945 ""}  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762702945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_t0j3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_t0j3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_t0j3 " "Found entity 1: altpll_t0j3" {  } { { "db/altpll_t0j3.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_t0j3.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_t0j3 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated " "Elaborating entity \"altpll_t0j3\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_qrn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_qrn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_qrn " "Found entity 1: altpll_dyn_phase_le_qrn" {  } { { "db/altpll_dyn_phase_le_qrn.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_dyn_phase_le_qrn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762702997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762702997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_qrn MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_qrn:altpll_dyn_phase_le2 " "Elaborating entity \"altpll_dyn_phase_le_qrn\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_qrn:altpll_dyn_phase_le2\"" {  } { { "db/altpll_t0j3.tdf" "altpll_dyn_phase_le2" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_t0j3.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762702999 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_qrn.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_dyn_phase_le_qrn.tdf" 34 2 0 } } { "db/altpll_t0j3.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_t0j3.tdf" 53 2 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 159 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 481 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1513762702999 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|altpll_dyn_phase_le_qrn:altpll_dyn_phase_le2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_rrn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_rrn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_rrn " "Found entity 1: altpll_dyn_phase_le_rrn" {  } { { "db/altpll_dyn_phase_le_rrn.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_dyn_phase_le_rrn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762703006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762703006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_rrn MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_rrn:altpll_dyn_phase_le4 " "Elaborating entity \"altpll_dyn_phase_le_rrn\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_rrn:altpll_dyn_phase_le4\"" {  } { { "db/altpll_t0j3.tdf" "altpll_dyn_phase_le4" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_t0j3.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703008 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_rrn.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_dyn_phase_le_rrn.tdf" 34 2 0 } } { "db/altpll_t0j3.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_t0j3.tdf" 54 2 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 159 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 481 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1513762703008 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|altpll_dyn_phase_le_rrn:altpll_dyn_phase_le4"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_srn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_srn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_srn " "Found entity 1: altpll_dyn_phase_le_srn" {  } { { "db/altpll_dyn_phase_le_srn.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_dyn_phase_le_srn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762703015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762703015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_srn MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_srn:altpll_dyn_phase_le5 " "Elaborating entity \"altpll_dyn_phase_le_srn\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_srn:altpll_dyn_phase_le5\"" {  } { { "db/altpll_t0j3.tdf" "altpll_dyn_phase_le5" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_t0j3.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703016 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_srn.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_dyn_phase_le_srn.tdf" 34 2 0 } } { "db/altpll_t0j3.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_t0j3.tdf" 55 2 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 159 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 481 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1513762703017 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|altpll_dyn_phase_le_srn:altpll_dyn_phase_le5"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ocd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ocd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ocd " "Found entity 1: cntr_ocd" {  } { { "db/cntr_ocd.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cntr_ocd.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762703053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762703053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ocd MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_ocd:phasestep_counter " "Elaborating entity \"cntr_ocd\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_ocd:phasestep_counter\"" {  } { { "db/altpll_t0j3.tdf" "phasestep_counter" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_t0j3.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_erb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_erb " "Found entity 1: cmpr_erb" {  } { { "db/cmpr_erb.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cmpr_erb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762703094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762703094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_erb MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_ocd:phasestep_counter\|cmpr_erb:cmpr12 " "Elaborating entity \"cmpr_erb\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_ocd:phasestep_counter\|cmpr_erb:cmpr12\"" {  } { { "db/cntr_ocd.tdf" "cmpr12" { Text "D:/Camp/Project_Training/Question1/quartus/db/cntr_ocd.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uqd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uqd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uqd " "Found entity 1: cntr_uqd" {  } { { "db/cntr_uqd.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cntr_uqd.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762703132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762703132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uqd MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_uqd:pll_internal_phasestep " "Elaborating entity \"cntr_uqd\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_uqd:pll_internal_phasestep\"" {  } { { "db/altpll_t0j3.tdf" "pll_internal_phasestep" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_t0j3.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_frb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_frb " "Found entity 1: cmpr_frb" {  } { { "db/cmpr_frb.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cmpr_frb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762703170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762703170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_frb MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_uqd:pll_internal_phasestep\|cmpr_frb:cmpr14 " "Elaborating entity \"cmpr_frb\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_uqd:pll_internal_phasestep\|cmpr_frb:cmpr14\"" {  } { { "db/cntr_uqd.tdf" "cmpr14" { Text "D:/Camp/Project_Training/Question1/quartus/db/cntr_uqd.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0 " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "p0" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703178 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models ddr3_qsys_ddr3_controller_p0.sv(339) " "Verilog HDL Display System Task info at ddr3_qsys_ddr3_controller_p0.sv(339): Using Regular core emif simulation models" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" 339 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762703180 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "phy_read_fifo_q ddr3_qsys_ddr3_controller_p0.sv(331) " "Output port \"phy_read_fifo_q\" at ddr3_qsys_ddr3_controller_p0.sv(331) has no driver" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1513762703180 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_memphy_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_memphy_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" "umemphy" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_reset_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_reset_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "ureset" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_reset_sync MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_reset_sync\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_afi_clk\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" "ureset_afi_clk" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_reset_sync MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_reset_sync\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" "ureset_ctl_reset_clk" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_reset_sync MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_resync_clk " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_reset_sync\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_resync_clk\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" "ureset_resync_clk" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "uaddr_cmd_datapath" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_bank " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_bank\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_bank" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_write_datapath_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_write_datapath_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "uwrite_datapath" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" "bs_wr_grp\[0\].dq_shifter" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" "bs_wr_grp\[0\].wrdata_mask_shifter" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_read_datapath_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_read_datapath_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "uread_datapath" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv(184) " "Verilog HDL assignment warning at ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv(184): truncated value with size 4 to match size of target (2)" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513762703241 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max10emif_dcfifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath\|max10emif_dcfifo:rdata_fifo " "Elaborating entity \"max10emif_dcfifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath\|max10emif_dcfifo:rdata_fifo\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" "rdata_fifo" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "uaddr_cmd_pads" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_cmd_pad_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad " "Elaborating entity \"addr_cmd_pad_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" "address_gen\[0\].uaddress_pad" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" "hr_to_fr_lo" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|altera_gpio_lite:uadc_pad " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|altera_gpio_lite:uadc_pad\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" "uadc_pad" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|altera_gpio_lite:uadc_pad\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|altera_gpio_lite:uadc_pad\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703259 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703259 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|altera_gpio_lite:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|altera_gpio_lite:clock_gen\[0\].umem_ck_pad\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|altera_gpio_lite:clock_gen\[0\].umem_ck_pad\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|altera_gpio_lite:clock_gen\[0\].umem_ck_pad\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703467 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703468 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703468 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ddr_input altera_gpio_lite.sv(525) " "Verilog HDL warning at altera_gpio_lite.sv(525): object ddr_input used but never assigned" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 525 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1513762703468 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inclock_wire altera_gpio_lite.sv(526) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(526): object \"inclock_wire\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 526 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703468 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inclocken_wire altera_gpio_lite.sv(540) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(540): object \"inclocken_wire\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 540 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703468 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ddr_input 0 altera_gpio_lite.sv(525) " "Net \"ddr_input\" at altera_gpio_lite.sv(525) has no driver or initial value, using a default initial value '0'" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 525 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1513762703468 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dq_ddio_io " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dq_ddio_io\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" "dq_ddio_io" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dq_ddio_io\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dq_ddio_io\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dqs_ddio_io " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dqs_ddio_io\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" "dqs_ddio_io" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dqs_ddio_io\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dqs_ddio_io\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:extra_ddio_out " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:extra_ddio_out\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" "extra_ddio_out" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:extra_ddio_out\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:extra_ddio_out\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703546 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703547 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:extra_ddio_out|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703547 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:extra_ddio_out|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_ddr3_ddrx MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|afi_mux_ddr3_ddrx:m0 " "Elaborating entity \"afi_mux_ddr3_ddrx\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|afi_mux_ddr3_ddrx:m0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "m0" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0 " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "s0" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "sequencer_rst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|sequencer_m10:cpu_inst " "Elaborating entity \"sequencer_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|sequencer_m10:cpu_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "cpu_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_ddr2_init sequencer_m10.sv(128) " "Verilog HDL or VHDL warning at sequencer_m10.sv(128): object \"start_ddr2_init\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_m10.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/sequencer_m10.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703636 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_lpddr2_init sequencer_m10.sv(130) " "Verilog HDL or VHDL warning at sequencer_m10.sv(130): object \"start_lpddr2_init\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_m10.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/sequencer_m10.sv" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703637 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_pll_mgr MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|sequencer_pll_mgr:sequencer_pll_mgr_inst " "Elaborating entity \"sequencer_pll_mgr\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|sequencer_pll_mgr:sequencer_pll_mgr_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "sequencer_pll_mgr_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "sequencer_phy_mgr_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ddr3 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_ddr3\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "sequencer_rw_mgr_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "rw_mgr_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_ptr_0_reg rw_manager_generic.sv(155) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(155): object \"jump_ptr_0_reg\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703652 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_ptr_1_reg rw_manager_generic.sv(156) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(156): object \"jump_ptr_1_reg\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703652 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_cntr_0_reg rw_manager_generic.sv(157) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(157): object \"jump_cntr_0_reg\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703652 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_cntr_1_reg rw_manager_generic.sv(158) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(158): object \"jump_cntr_1_reg\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703652 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_mask_reg rw_manager_generic.sv(159) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(159): object \"cs_mask_reg\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703652 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "all_refresh_done rw_manager_generic.sv(163) " "Verilog HDL warning at rw_manager_generic.sv(163): object all_refresh_done used but never assigned" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 163 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1513762703652 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "restore_done rw_manager_generic.sv(164) " "Verilog HDL warning at rw_manager_generic.sv(164): object restore_done used but never assigned" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 164 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1513762703653 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_refresh_done 0 rw_manager_generic.sv(163) " "Net \"all_refresh_done\" at rw_manager_generic.sv(163) has no driver or initial value, using a default initial value '0'" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1513762703653 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "restore_done 0 rw_manager_generic.sv(164) " "Net \"restore_done\" at rw_manager_generic.sv(164) has no driver or initial value, using a default initial value '0'" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 164 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1513762703653 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703655 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_ROM_wrdata rw_manager_core.sv(192) " "Verilog HDL or VHDL warning at rw_manager_core.sv(192): object \"inst_ROM_wrdata\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703657 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_ROM_wraddress rw_manager_core.sv(193) " "Verilog HDL or VHDL warning at rw_manager_core.sv(193): object \"inst_ROM_wraddress\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703657 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_ROM_wrdata_to_rom rw_manager_core.sv(194) " "Verilog HDL or VHDL warning at rw_manager_core.sv(194): object \"ac_ROM_wrdata_to_rom\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703657 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_ROM_wraddress rw_manager_core.sv(196) " "Verilog HDL or VHDL warning at rw_manager_core.sv(196): object \"ac_ROM_wraddress\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703657 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_ROM_wren rw_manager_core.sv(323) " "Verilog HDL or VHDL warning at rw_manager_core.sv(323): object \"inst_ROM_wren\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703657 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_ROM_wren rw_manager_core.sv(324) " "Verilog HDL or VHDL warning at rw_manager_core.sv(324): object \"ac_ROM_wren\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762703657 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_m10_inst_ROM MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_m10_inst_ROM:inst_ROM_i " "Elaborating entity \"rw_manager_m10_inst_ROM\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_m10_inst_ROM:inst_ROM_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_m10_ac_ROM MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_m10_ac_ROM:ac_ROM_i " "Elaborating entity \"rw_manager_m10_ac_ROM\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_m10_ac_ROM:ac_ROM_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703698 ""}  } { { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762703698 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family MAX10 does not have MLAB blocks -- using available memory blocks " "Assertion warning: Device family MAX10 does not have MLAB blocks -- using available memory blocks" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 1076 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762703743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uok1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uok1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uok1 " "Found entity 1: altsyncram_uok1" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762703743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762703743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uok1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated " "Elaborating entity \"altsyncram_uok1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "write_decoder_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr36 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr36\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "read_datapath_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762703792 ""}  } { { "ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762703792 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family MAX10 does not have MLAB blocks -- using available memory blocks " "Assertion warning: Device family MAX10 does not have MLAB blocks -- using available memory blocks" {  } { { "db/altsyncram_epk1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_epk1.tdf" 340 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762703833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_epk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_epk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_epk1 " "Found entity 1: altsyncram_epk1" {  } { { "db/altsyncram_epk1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_epk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762703833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762703833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_epk1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated " "Elaborating entity \"altsyncram_epk1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "jumplogic_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "mm_interconnect_0" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_agent" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_agent_rsp_fifo" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router:router " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router:router\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "router" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_default_decode MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router:router\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router:router\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "router_001" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_001\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_001\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "cmd_demux" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "cmd_mux" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "rsp_demux" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "rsp_mux" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_c0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0 " "Elaborating entity \"ddr3_qsys_ddr3_controller_c0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "c0" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_ddr3_controller_core MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_ddr3_controller_core\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" "ng0" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762703994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704089 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762704089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0l1 " "Found entity 1: altsyncram_l0l1" {  } { { "db/altsyncram_l0l1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_l0l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762704130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762704130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l0l1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_l0l1:auto_generated " "Elaborating entity \"altsyncram_l0l1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_l0l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704149 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762704149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_btk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_btk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_btk1 " "Found entity 1: altsyncram_btk1" {  } { { "db/altsyncram_btk1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_btk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762704188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762704188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_btk1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_btk1:auto_generated " "Elaborating entity \"altsyncram_btk1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_btk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 100 " "Parameter \"lpm_width\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704437 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762704437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2k31 " "Found entity 1: scfifo_2k31" {  } { { "db/scfifo_2k31.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/scfifo_2k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762704475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762704475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2k31 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated " "Elaborating entity \"scfifo_2k31\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bv21 " "Found entity 1: a_dpfifo_bv21" {  } { { "db/a_dpfifo_bv21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_bv21.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762704485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762704485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bv21 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo " "Elaborating entity \"a_dpfifo_bv21\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\"" {  } { { "db/scfifo_2k31.tdf" "dpfifo" { Text "D:/Camp/Project_Training/Question1/quartus/db/scfifo_2k31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkg1 " "Found entity 1: altsyncram_hkg1" {  } { { "db/altsyncram_hkg1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_hkg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762704540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762704540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hkg1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|altsyncram_hkg1:FIFOram " "Elaborating entity \"altsyncram_hkg1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|altsyncram_hkg1:FIFOram\"" {  } { { "db/a_dpfifo_bv21.tdf" "FIFOram" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_bv21.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_578.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_578.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_578 " "Found entity 1: cmpr_578" {  } { { "db/cmpr_578.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cmpr_578.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762704581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762704581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_578 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cmpr_578:almost_full_comparer " "Elaborating entity \"cmpr_578\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cmpr_578:almost_full_comparer\"" {  } { { "db/a_dpfifo_bv21.tdf" "almost_full_comparer" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_bv21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_578 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cmpr_578:three_comparison " "Elaborating entity \"cmpr_578\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cmpr_578:three_comparison\"" {  } { { "db/a_dpfifo_bv21.tdf" "three_comparison" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_bv21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762704625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762704625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_bv21.tdf" "rd_ptr_msb" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_bv21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cntr_v27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762704664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762704664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_bv21.tdf" "usedw_counter" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_bv21.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cntr_j2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762704704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762704704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_bv21.tdf" "wr_ptr" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_bv21.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 46 " "Parameter \"lpm_width\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762704880 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762704880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gk31 " "Found entity 1: scfifo_gk31" {  } { { "db/scfifo_gk31.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/scfifo_gk31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762704918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762704918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gk31 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated " "Elaborating entity \"scfifo_gk31\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_pv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pv21 " "Found entity 1: a_dpfifo_pv21" {  } { { "db/a_dpfifo_pv21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_pv21.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762704927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762704927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pv21 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo " "Elaborating entity \"a_dpfifo_pv21\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\"" {  } { { "db/scfifo_gk31.tdf" "dpfifo" { Text "D:/Camp/Project_Training/Question1/quartus/db/scfifo_gk31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dlg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dlg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dlg1 " "Found entity 1: altsyncram_dlg1" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_dlg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762704973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762704973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dlg1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|altsyncram_dlg1:FIFOram " "Elaborating entity \"altsyncram_dlg1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|altsyncram_dlg1:FIFOram\"" {  } { { "db/a_dpfifo_pv21.tdf" "FIFOram" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_pv21.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762704975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_778.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_778.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_778 " "Found entity 1: cmpr_778" {  } { { "db/cmpr_778.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cmpr_778.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762705013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762705013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_778 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cmpr_778:almost_full_comparer " "Elaborating entity \"cmpr_778\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cmpr_778:almost_full_comparer\"" {  } { { "db/a_dpfifo_pv21.tdf" "almost_full_comparer" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_pv21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_778 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cmpr_778:three_comparison " "Elaborating entity \"cmpr_778\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cmpr_778:three_comparison\"" {  } { { "db/a_dpfifo_pv21.tdf" "three_comparison" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_pv21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k2b " "Found entity 1: cntr_k2b" {  } { { "db/cntr_k2b.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cntr_k2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762705055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762705055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k2b MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cntr_k2b:rd_ptr_msb " "Elaborating entity \"cntr_k2b\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cntr_k2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_pv21.tdf" "rd_ptr_msb" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_pv21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_137.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_137.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_137 " "Found entity 1: cntr_137" {  } { { "db/cntr_137.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cntr_137.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762705094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762705094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_137 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cntr_137:usedw_counter " "Elaborating entity \"cntr_137\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cntr_137:usedw_counter\"" {  } { { "db/a_dpfifo_pv21.tdf" "usedw_counter" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_pv21.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l2b " "Found entity 1: cntr_l2b" {  } { { "db/cntr_l2b.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cntr_l2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762705135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762705135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l2b MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cntr_l2b:wr_ptr " "Elaborating entity \"cntr_l2b\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cntr_l2b:wr_ptr\"" {  } { { "db/a_dpfifo_pv21.tdf" "wr_ptr" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_pv21.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705300 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762705300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qi31 " "Found entity 1: scfifo_qi31" {  } { { "db/scfifo_qi31.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/scfifo_qi31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762705337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762705337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qi31 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated " "Elaborating entity \"scfifo_qi31\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3u21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3u21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3u21 " "Found entity 1: a_dpfifo_3u21" {  } { { "db/a_dpfifo_3u21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_3u21.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762705346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762705346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3u21 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo " "Elaborating entity \"a_dpfifo_3u21\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\"" {  } { { "db/scfifo_qi31.tdf" "dpfifo" { Text "D:/Camp/Project_Training/Question1/quartus/db/scfifo_qi31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ig1 " "Found entity 1: altsyncram_1ig1" {  } { { "db/altsyncram_1ig1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_1ig1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762705391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762705391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ig1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|altsyncram_1ig1:FIFOram " "Elaborating entity \"altsyncram_1ig1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|altsyncram_1ig1:FIFOram\"" {  } { { "db/a_dpfifo_3u21.tdf" "FIFOram" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_3u21.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_678.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_678.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_678 " "Found entity 1: cmpr_678" {  } { { "db/cmpr_678.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cmpr_678.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762705430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762705430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_678 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|cmpr_678:almost_full_comparer " "Elaborating entity \"cmpr_678\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|cmpr_678:almost_full_comparer\"" {  } { { "db/a_dpfifo_3u21.tdf" "almost_full_comparer" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_3u21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_678 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|cmpr_678:three_comparison " "Elaborating entity \"cmpr_678\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|cmpr_678:three_comparison\"" {  } { { "db/a_dpfifo_3u21.tdf" "three_comparison" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_3u21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_037.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_037.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_037 " "Found entity 1: cntr_037" {  } { { "db/cntr_037.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/cntr_037.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762705475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762705475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_037 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|cntr_037:usedw_counter " "Elaborating entity \"cntr_037\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|cntr_037:usedw_counter\"" {  } { { "db/a_dpfifo_3u21.tdf" "usedw_counter" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_3u21.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705650 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762705650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8k31 " "Found entity 1: scfifo_8k31" {  } { { "db/scfifo_8k31.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/scfifo_8k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762705687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762705687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8k31 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8k31:auto_generated " "Elaborating entity \"scfifo_8k31\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hv21 " "Found entity 1: a_dpfifo_hv21" {  } { { "db/a_dpfifo_hv21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_hv21.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762705696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762705696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hv21 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_hv21:dpfifo " "Elaborating entity \"a_dpfifo_hv21\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_hv21:dpfifo\"" {  } { { "db/scfifo_8k31.tdf" "dpfifo" { Text "D:/Camp/Project_Training/Question1/quartus/db/scfifo_8k31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tkg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tkg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tkg1 " "Found entity 1: altsyncram_tkg1" {  } { { "db/altsyncram_tkg1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_tkg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762705737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762705737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tkg1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_hv21:dpfifo\|altsyncram_tkg1:FIFOram " "Elaborating entity \"altsyncram_tkg1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_hv21:dpfifo\|altsyncram_tkg1:FIFOram\"" {  } { { "db/a_dpfifo_hv21.tdf" "FIFOram" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_dpfifo_hv21.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 65 " "Parameter \"width_a\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 65 " "Parameter \"width_b\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762705769 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762705769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_14l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14l1 " "Found entity 1: altsyncram_14l1" {  } { { "db/altsyncram_14l1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_14l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762705817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762705817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_14l1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_14l1:auto_generated " "Elaborating entity \"altsyncram_14l1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_14l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_ecc_encoder.v(203) " "Verilog HDL assignment warning at alt_mem_ddrx_ecc_encoder.v(203): truncated value with size 32 to match size of target (8)" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513762705833 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "encoder_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32_altecc_encoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_altecc_decoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_decode MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_decode\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "error_bit_decoder" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" "a0" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "ddr3_qsys/synthesis/ddr3_qsys.v" "mm_clock_crossing_bridge_0" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762705994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ddr3_qsys_mm_interconnect_0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ddr3_qsys/synthesis/ddr3_qsys.v" "mm_interconnect_0" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "mm_clock_crossing_bridge_1_m0_translator" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ddr3_controller_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ddr3_controller_avl_translator\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "ddr3_controller_avl_translator" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_1_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_1_m0_agent\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "mm_clock_crossing_bridge_1_m0_agent" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_m0_agent" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_controller_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_controller_avl_agent\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "ddr3_controller_avl_agent" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_controller_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_controller_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "ddr3_controller_avl_agent_rsp_fifo" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_router MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router:router " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_router\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router:router\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "router" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_router_default_decode MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router:router\|ddr3_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router:router\|ddr3_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_router_002 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_router_002\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "router_002" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_router_002_default_decode MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router_002:router_002\|ddr3_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router_002:router_002\|ddr3_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "ddr3_controller_avl_burst_adapter" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 8 to match size of target (1)" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513762706123 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_cmd_demux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "cmd_demux" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_cmd_mux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "cmd_mux" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_rsp_demux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "rsp_demux" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_rsp_mux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "rsp_mux" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "agent_pipeline" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "agent_pipeline_001" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_avalon_st_adapter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\"" {  } { { "ddr3_qsys/synthesis/ddr3_qsys.v" "rst_controller" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MtDdrWr MtDdr:u_MtDdr\|MtDdrWr:u_MtDdrWr " "Elaborating entity \"MtDdrWr\" for hierarchy \"MtDdr:u_MtDdr\|MtDdrWr:u_MtDdrWr\"" {  } { { "../hdl/MtDdr/MtDdr.vhd" "u_MtDdrWr" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MtDdrRd MtDdr:u_MtDdr\|MtDdrRd:u_MtDdrRd " "Elaborating entity \"MtDdrRd\" for hierarchy \"MtDdr:u_MtDdr\|MtDdrRd:u_MtDdrRd\"" {  } { { "../hdl/MtDdr/MtDdr.vhd" "u_MtDdrRd" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserRdDdr UserRdDdr:u_UserRdDdr " "Elaborating entity \"UserRdDdr\" for hierarchy \"UserRdDdr:u_UserRdDdr\"" {  } { { "../hdl/Question1.vhd" "u_UserRdDdr" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706214 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HDMIReq UserRdDdr.vhd(30) " "VHDL Signal Declaration warning at UserRdDdr.vhd(30): used implicit default value for signal \"HDMIReq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/UserRdDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserRdDdr.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513762706215 "|Question1|UserRdDdr:u_UserRdDdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MtDdrRdReq UserRdDdr.vhd(34) " "VHDL Signal Declaration warning at UserRdDdr.vhd(34): used implicit default value for signal \"MtDdrRdReq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/UserRdDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserRdDdr.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513762706215 "|Question1|UserRdDdr:u_UserRdDdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MtDdrRdBusy UserRdDdr.vhd(35) " "VHDL Signal Declaration warning at UserRdDdr.vhd(35): used implicit default value for signal \"MtDdrRdBusy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/UserRdDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserRdDdr.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513762706215 "|Question1|UserRdDdr:u_UserRdDdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D2URdFfWrCnt UserRdDdr.vhd(41) " "VHDL Signal Declaration warning at UserRdDdr.vhd(41): used implicit default value for signal \"D2URdFfWrCnt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/UserRdDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserRdDdr.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513762706215 "|Question1|UserRdDdr:u_UserRdDdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "URd2HFfWrEn UserRdDdr.vhd(44) " "VHDL Signal Declaration warning at UserRdDdr.vhd(44): used implicit default value for signal \"URd2HFfWrEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/UserRdDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserRdDdr.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513762706215 "|Question1|UserRdDdr:u_UserRdDdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "URd2HFfWrData UserRdDdr.vhd(45) " "VHDL Signal Declaration warning at UserRdDdr.vhd(45): used implicit default value for signal \"URd2HFfWrData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/UserRdDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/UserRdDdr.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513762706215 "|Question1|UserRdDdr:u_UserRdDdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo256x64to32 fifo256x64to32:u_URd2HFf " "Elaborating entity \"fifo256x64to32\" for hierarchy \"fifo256x64to32:u_URd2HFf\"" {  } { { "../hdl/Question1.vhd" "u_URd2HFf" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../quartusip/fifo256x64to32.v" "dcfifo_mixed_widths_component" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x64to32.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../quartusip/fifo256x64to32.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x64to32.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706469 ""}  } { { "../quartusip/fifo256x64to32.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x64to32.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762706469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_o9k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_o9k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_o9k1 " "Found entity 1: dcfifo_o9k1" {  } { { "db/dcfifo_o9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762706507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762706507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_o9k1 fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated " "Elaborating entity \"dcfifo_o9k1\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_hg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_hg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_hg6 " "Found entity 1: a_graycounter_hg6" {  } { { "db/a_graycounter_hg6.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_graycounter_hg6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762706550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762706550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_hg6 fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|a_graycounter_hg6:rdptr_g1p " "Elaborating entity \"a_graycounter_hg6\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|a_graycounter_hg6:rdptr_g1p\"" {  } { { "db/dcfifo_o9k1.tdf" "rdptr_g1p" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_eub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eub " "Found entity 1: a_graycounter_eub" {  } { { "db/a_graycounter_eub.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/a_graycounter_eub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762706591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762706591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eub fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|a_graycounter_eub:wrptr_g1p " "Elaborating entity \"a_graycounter_eub\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|a_graycounter_eub:wrptr_g1p\"" {  } { { "db/dcfifo_o9k1.tdf" "wrptr_g1p" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ju21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ju21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ju21 " "Found entity 1: altsyncram_ju21" {  } { { "db/altsyncram_ju21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_ju21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762706635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762706635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ju21 fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram " "Elaborating entity \"altsyncram_ju21\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\"" {  } { { "db/dcfifo_o9k1.tdf" "fifo_ram" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762706648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762706648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp\"" {  } { { "db/dcfifo_o9k1.tdf" "rs_dgwp" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762706657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762706657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp\|dffpipe_jd9:dffpipe12 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp\|dffpipe_jd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe12" { Text "D:/Camp/Project_Training/Question1/quartus/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/alt_synch_pipe_2ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762706670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762706670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp\"" {  } { { "db/dcfifo_o9k1.tdf" "ws_dgrp" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dffpipe_kd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762706678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762706678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp\|dffpipe_kd9:dffpipe15 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp\|dffpipe_kd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe15" { Text "D:/Camp/Project_Training/Question1/quartus/db/alt_synch_pipe_2ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI HDMI:u_HDMI " "Elaborating entity \"HDMI\" for hierarchy \"HDMI:u_HDMI\"" {  } { { "../hdl/Question1.vhd" "u_HDMI" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMIConfig HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig " "Elaborating entity \"HDMIConfig\" for hierarchy \"HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\"" {  } { { "../hdl/HDMI/HDMI.vhd" "u_HDMIConfig" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/HDMI.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706689 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2CError HDMIConfig.vhd(121) " "Verilog HDL or VHDL warning at HDMIConfig.vhd(121): object \"I2CError\" assigned a value but never read" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/HDMIConfig.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513762706690 "|Question1|HDMI:u_HDMI|HDMIConfig:u_HDMIConfig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CCtrl HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1 " "Elaborating entity \"I2CCtrl\" for hierarchy \"HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\"" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "u_I2CCtrl1" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/HDMIConfig.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMIRom HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|HDMIRom:u_HDMIRom " "Elaborating entity \"HDMIRom\" for hierarchy \"HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|HDMIRom:u_HDMIRom\"" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "u_HDMIRom" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/HDMIConfig.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAGenerator HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator " "Elaborating entity \"VGAGenerator\" for hierarchy \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\"" {  } { { "../hdl/HDMI/HDMI.vhd" "u_VGAGenerator" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/HDMI.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA " "Elaborating entity \"PLL_VGA\" for hierarchy \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\"" {  } { { "../hdl/HDMI/VGAGenerator.vhd" "u_PLL_VGA" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/VGAGenerator.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\"" {  } { { "../quartusip/PLL_VGA.v" "altpll_component" { Text "D:/Camp/Project_Training/Question1/quartusip/PLL_VGA.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component " "Elaborated megafunction instantiation \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\"" {  } { { "../quartusip/PLL_VGA.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/PLL_VGA.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component " "Instantiated megafunction \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4000 " "Parameter \"clk0_divide_by\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_VGA " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_VGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762706715 ""}  } { { "../quartusip/PLL_VGA.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/PLL_VGA.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762706715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA_altpll " "Found entity 1: PLL_VGA_altpll" {  } { { "db/pll_vga_altpll.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/pll_vga_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762706757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762706757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA_altpll HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated " "Elaborating entity \"PLL_VGA_altpll\" for hierarchy \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762706759 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_ju21.tdf" 858 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x64to32.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 510 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_ju21.tdf" 892 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x64to32.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 510 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_ju21.tdf" 926 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x64to32.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 510 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_ju21.tdf" 960 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x64to32.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 510 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_ju21.tdf" 994 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x64to32.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 510 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_ju21.tdf" 1028 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x64to32.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 510 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_ju21.tdf" 1062 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x64to32.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 510 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_ju21.tdf" 1096 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x64to32.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 510 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[8\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[9\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[10\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[11\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[12\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[13\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[14\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[15\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[16\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[17\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[18\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[19\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[20\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[21\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[22\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[23\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[24\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 782 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[25\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[26\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[27\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[28\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[29\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[30\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[31\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uok1.tdf" 999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 42 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 76 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 110 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 144 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 178 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 212 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 246 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 280 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[8\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 314 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[9\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 348 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[10\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 382 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[11\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 416 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[12\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 450 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[13\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 484 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[14\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 518 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[15\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 552 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[16\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 586 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[17\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 620 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[18\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 654 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[19\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 688 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[20\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 722 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[21\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 756 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[22\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 790 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[23\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 824 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 858 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 892 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 926 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 960 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 994 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 1028 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 1062 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_iu21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_iu21.tdf" 1096 2 0 } } { "db/dcfifo_q9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x32to64.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x32to64.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762710469 "|Question1|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram|ram_block11a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513762710469 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513762710469 ""}
{ "Warning" "WSSC_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TIMING_NETLIST" "" "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" {  } {  } 0 330000 "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" 0 0 "Analysis & Synthesis" 0 -1 1513762712353 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_m10_inst_ROM:inst_ROM_i\|Ram0 " "RAM logic \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_m10_inst_ROM:inst_ROM_i\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_m10_inst_ROM.v" "Ram0" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_m10_inst_ROM.v" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1513762716295 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|HDMIRom:u_HDMIRom\|HDMIRom " "RAM logic \"HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|HDMIRom:u_HDMIRom\|HDMIRom\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/HDMI/HDMIRom.vhd" "HDMIRom" { Text "D:/Camp/Project_Training/Question1/hdl/HDMI/HDMIRom.vhd" 70 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1513762716295 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath\|max10emif_dcfifo:rdata_fifo\|fifo " "RAM logic \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath\|max10emif_dcfifo:rdata_fifo\|fifo\" is uninferred due to inappropriate RAM size" {  } { { "ddr3_qsys/synthesis/submodules/max10emif_dcfifo.sv" "fifo" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/max10emif_dcfifo.sv" 62 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513762716295 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1513762716295 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513762721563 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1513762721563 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513762721563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762721590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513762721590 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513762721590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uhb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uhb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uhb1 " "Found entity 1: altsyncram_uhb1" {  } { { "db/altsyncram_uhb1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_uhb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513762721631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762721631 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1513762722422 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" 150 -1 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_lfsr12.v" 32 -1 0 } } { "ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" 277 -1 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_lfsr36.v" 32 -1 0 } } { "ddr3_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_list.v" 137 -1 0 } } { "ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" 1099 -1 0 } } { "ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/Camp/Project_Training/Question1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1513762722707 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1513762722708 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513762727341 "|Question1|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513762727341 "|Question1|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513762727341 "|Question1|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513762727341 "|Question1|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513762727341 "|Question1|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513762727341 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513762727771 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2362 " "2362 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513762736243 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/altsyncram_ju21.tdf" 38 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "D:/Camp/Project_Training/Question1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "D:/Camp/Project_Training/Question1/quartusip/fifo256x64to32.v" 97 0 0 } } { "../hdl/Question1.vhd" "" { Text "D:/Camp/Project_Training/Question1/hdl/Question1.vhd" 510 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762736286 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_qrn:altpll_dyn_phase_le2\|combout " "Logic cell \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_qrn:altpll_dyn_phase_le2\|combout\"" {  } { { "db/altpll_dyn_phase_le_qrn.tdf" "le_comb8" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_dyn_phase_le_qrn.tdf" 37 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762736309 ""} { "Info" "ISCL_SCL_CELL_NAME" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_rrn:altpll_dyn_phase_le4\|combout " "Logic cell \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_rrn:altpll_dyn_phase_le4\|combout\"" {  } { { "db/altpll_dyn_phase_le_rrn.tdf" "le_comb9" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_dyn_phase_le_rrn.tdf" 37 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762736309 ""} { "Info" "ISCL_SCL_CELL_NAME" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_srn:altpll_dyn_phase_le5\|combout " "Logic cell \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_srn:altpll_dyn_phase_le5\|combout\"" {  } { { "db/altpll_dyn_phase_le_srn.tdf" "le_comb10" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_dyn_phase_le_srn.tdf" 37 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762736309 ""} { "Info" "ISCL_SCL_CELL_NAME" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|remap_decoy_le3a\[0\] " "Logic cell \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|remap_decoy_le3a\[0\]\"" {  } { { "db/altpll_t0j3.tdf" "remap_decoy_le3a\[0\]" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_t0j3.tdf" 60 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762736309 ""} { "Info" "ISCL_SCL_CELL_NAME" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|remap_decoy_le3a\[1\] " "Logic cell \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|remap_decoy_le3a\[1\]\"" {  } { { "db/altpll_t0j3.tdf" "remap_decoy_le3a\[1\]" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_t0j3.tdf" 60 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762736309 ""} { "Info" "ISCL_SCL_CELL_NAME" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|remap_decoy_le3a\[2\] " "Logic cell \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|remap_decoy_le3a\[2\]\"" {  } { { "db/altpll_t0j3.tdf" "remap_decoy_le3a\[2\]" { Text "D:/Camp/Project_Training/Question1/quartus/db/altpll_t0j3.tdf" 60 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513762736309 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1513762736309 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762736509 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_t0j3 " "Entity altpll_t0j3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513762737307 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513762737307 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513762737307 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o9k1 " "Entity dcfifo_o9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513762737307 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513762737307 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513762737307 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q9k1 " "Entity dcfifo_q9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513762737307 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513762737307 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513762737307 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Analysis & Synthesis" 0 -1 1513762737307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is not an object ID " "Ignored set_false_path: Argument <from> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is not an object ID " "Ignored set_false_path: Argument <from> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is not an object ID " "Ignored set_false_path: Argument <from> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is not an object ID " "Ignored set_false_path: Argument <from> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737403 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1513762737403 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1513762737428 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1513762737559 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1513762737562 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/Question1.sdc " "Reading SDC File: '../sdc/Question1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1513762737563 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 5.63 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 5.63 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513762737568 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -phase 15.00 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -phase 15.00 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513762737568 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -phase 15.00 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -phase 15.00 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513762737568 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -phase 15.00 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -phase 15.00 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513762737568 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -phase 15.00 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -phase 15.00 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513762737568 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 7.50 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 7.50 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513762737568 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4000 -multiply_by 1007 -phase 3.46 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4000 -multiply_by 1007 -phase 3.46 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1513762737568 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1513762737568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Question1.sdc 18 SysRstB clock or keeper or register or port or pin or cell or partition " "Ignored filter at Question1.sdc(18): SysRstB could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Question1.sdc 18 Argument <from> is not an object ID " "Ignored set_false_path at Question1.sdc(18): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{SysRstB\} -to \{MtDdr:u_MtDdr\|rMemRstB\[0\]\} " "set_false_path -from \{SysRstB\} -to \{MtDdr:u_MtDdr\|rMemRstB\[0\]\}" {  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1513762737569 ""}  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Question1.sdc 20 DDR3_DQS_n\[0\]_OUT clock " "Ignored filter at Question1.sdc(20): DDR3_DQS_n\[0\]_OUT could not be matched with a clock" {  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Question1.sdc 20 Argument <to> is an empty collection " "Ignored set_false_path at Question1.sdc(20): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_clocks \{DDR3_DQS_n\[0\]_OUT\}\] " "set_false_path -from * -to \[get_clocks \{DDR3_DQS_n\[0\]_OUT\}\]" {  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1513762737569 ""}  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Question1.sdc 21 DDR3_DQS_n\[1\]_OUT clock " "Ignored filter at Question1.sdc(21): DDR3_DQS_n\[1\]_OUT could not be matched with a clock" {  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Question1.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Question1.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_clocks \{DDR3_DQS_n\[1\]_OUT\}\] " "set_false_path -from * -to \[get_clocks \{DDR3_DQS_n\[1\]_OUT\}\]" {  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1513762737569 ""}  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Question1.sdc 22 DDR3_DQS_p\[0\]_OUT clock " "Ignored filter at Question1.sdc(22): DDR3_DQS_p\[0\]_OUT could not be matched with a clock" {  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Question1.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at Question1.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_clocks \{DDR3_DQS_p\[0\]_OUT\}\] " "set_false_path -from * -to \[get_clocks \{DDR3_DQS_p\[0\]_OUT\}\]" {  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1513762737570 ""}  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Question1.sdc 23 DDR3_DQS_p\[1\]_OUT clock " "Ignored filter at Question1.sdc(23): DDR3_DQS_p\[1\]_OUT could not be matched with a clock" {  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Question1.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Question1.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_clocks \{DDR3_DQS_p\[1\]_OUT\}\] " "set_false_path -from * -to \[get_clocks \{DDR3_DQS_p\[1\]_OUT\}\]" {  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1513762737570 ""}  } { { "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" "" { Text "D:/Camp/Project_Training/Question1/sdc/Question1.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737570 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1513762737590 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Analysis & Synthesis" 0 -1 1513762737590 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1513762737590 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Analysis & Synthesis" 0 -1 1513762737590 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1513762737591 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Analysis & Synthesis" 0 -1 1513762737591 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " "The master clock for this clock assignment could not be derived.  Clock: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1513762737591 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Analysis & Synthesis" 0 -1 1513762737591 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] " "The master clock for this clock assignment could not be derived.  Clock: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1513762737591 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Analysis & Synthesis" 0 -1 1513762737591 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DDR3_CLK_50 " "Node: DDR3_CLK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|altera_gpio_lite:uadc_pad\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\|out_path_enhanced_ddr.fr_out_data_ddio~DFFLO DDR3_CLK_50 " "Register MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|altera_gpio_lite:uadc_pad\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\|out_path_enhanced_ddr.fr_out_data_ddio~DFFLO is being clocked by DDR3_CLK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513762737593 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1513762737593 "|Question1|DDR3_CLK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737648 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513762737665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513762737665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513762737665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513762737665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513762737665 ""}  } {  } 0 332056 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737665 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1513762737666 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513762737666 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513762737666 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        Clk50 " "  20.000        Clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513762737666 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.721 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.721 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513762737666 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513762737666 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737666 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762737889 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1513762738451 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762738458 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1513762738630 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762738642 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Camp/Project_Training/Question1/quartus/output_files/Question1.map.smsg " "Generated suppressed messages file D:/Camp/Project_Training/Question1/quartus/output_files/Question1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762739365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 3 0 6 " "Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513762740969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513762740969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8320 " "Implemented 8320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513762741781 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513762741781 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "23 " "Implemented 23 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1513762741781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8044 " "Implemented 8044 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513762741781 ""} { "Info" "ICUT_CUT_TM_RAMS" "95 " "Implemented 95 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1513762741781 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1513762741781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513762741781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1149 " "Peak virtual memory: 1149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513762742001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 16:39:01 2017 " "Processing ended: Wed Dec 20 16:39:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513762742001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513762742001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513762742001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513762742001 ""}
