git clone --depth 1 --no-tags https://github.com/iasmimtx/loac-ufcg.git f:/verilog_sva_gh_scraper/data/full_repos/626584625
git clone --depth 1 --no-tags https://github.com/AbalusAwudu/RhythmRush.git f:/verilog_sva_gh_scraper/data/full_repos/626169710
git clone --depth 1 --no-tags https://github.com/studeo14/Zip-CPU-Verilog-Tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/626187273
git clone --depth 1 --no-tags https://github.com/TomasLAbreu/AXI4-VIP-env.git f:/verilog_sva_gh_scraper/data/full_repos/603436506
git clone --depth 1 --no-tags https://github.com/LudmilaGomes/Metronomo.git f:/verilog_sva_gh_scraper/data/full_repos/603191076
git clone --depth 1 --no-tags https://github.com/abhigna97/Alpha-21264-Microprocessor-Tournament-Branch-Predictor-using-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/603194692
git clone --depth 1 --no-tags https://github.com/Chuning99/Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/604383932
git clone --depth 1 --no-tags https://github.com/RodrigoAceves/PrimeNumberGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/604445897
git clone --depth 1 --no-tags https://github.com/Momoi2309/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604570112
git clone --depth 1 --no-tags https://github.com/Tohaneanu/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604568758
git clone --depth 1 --no-tags https://github.com/ZerunYin/uvm_template.git f:/verilog_sva_gh_scraper/data/full_repos/605204404
git clone --depth 1 --no-tags https://github.com/JinxingYin/Hardware-Generation-Tool-of-Convolution-Module.git f:/verilog_sva_gh_scraper/data/full_repos/600951039
git clone --depth 1 --no-tags https://github.com/AndreeaEch657/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604050511
git clone --depth 1 --no-tags https://github.com/LeeRaeIk/onthespot_portfolio.git f:/verilog_sva_gh_scraper/data/full_repos/605899854
git clone --depth 1 --no-tags https://github.com/lauranton/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604013913
git clone --depth 1 --no-tags https://github.com/19ana-maria/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604567692
git clone --depth 1 --no-tags https://github.com/gaochangw/SystemVerilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/603783644
git clone --depth 1 --no-tags https://github.com/RuthTau/CPEN_211.git f:/verilog_sva_gh_scraper/data/full_repos/603305859
git clone --depth 1 --no-tags https://github.com/LaPriseDeRISC/test_ras.git f:/verilog_sva_gh_scraper/data/full_repos/604100893
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/SYSTEM-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/604766847
git clone --depth 1 --no-tags https://github.com/yanaginx/uvm-module-access.git f:/verilog_sva_gh_scraper/data/full_repos/604898973
git clone --depth 1 --no-tags https://github.com/RawanAbdelkhalek/VLSA-Variable-Latency-Speculative-Addition.git f:/verilog_sva_gh_scraper/data/full_repos/602164350
git clone --depth 1 --no-tags https://github.com/xianwen123/APB-MCDF.git f:/verilog_sva_gh_scraper/data/full_repos/601974322
git clone --depth 1 --no-tags https://github.com/ic-lab-duth/CompArchCourseDUTH.git f:/verilog_sva_gh_scraper/data/full_repos/605490455
git clone --depth 1 --no-tags https://github.com/RageFu2004/ecs122.git f:/verilog_sva_gh_scraper/data/full_repos/626251081
git clone --depth 1 --no-tags https://github.com/Lilferrit/riscvstuff.git f:/verilog_sva_gh_scraper/data/full_repos/600964699
git clone --depth 1 --no-tags https://github.com/dassiddharth07/Kyber_test.git f:/verilog_sva_gh_scraper/data/full_repos/607340603
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/32x32_Register_2R1W.git f:/verilog_sva_gh_scraper/data/full_repos/606874136
git clone --depth 1 --no-tags https://github.com/joachimcao/lab0.git f:/verilog_sva_gh_scraper/data/full_repos/606855235
git clone --depth 1 --no-tags https://github.com/danmihai240/P3_GAME_OF_LIFE.git f:/verilog_sva_gh_scraper/data/full_repos/610003886
git clone --depth 1 --no-tags https://github.com/TangRongshun/axi_stream_insert_header_V2.git f:/verilog_sva_gh_scraper/data/full_repos/610253891
git clone --depth 1 --no-tags https://github.com/abhinav9629/Voting-Machine-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/628272376
git clone --depth 1 --no-tags https://github.com/sag104/CSE148_project.git f:/verilog_sva_gh_scraper/data/full_repos/627018691
git clone --depth 1 --no-tags https://github.com/jcrodrig-cmd/0xFA4_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/622387405
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/DV_HW5.git f:/verilog_sva_gh_scraper/data/full_repos/624980676
git clone --depth 1 --no-tags https://github.com/vmeirelle/projetos-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/610319809
git clone --depth 1 --no-tags https://github.com/DaniJ2032/Projects-in-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/611456325
git clone --depth 1 --no-tags https://github.com/alpha-karthik/AHB-APB-Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/614361332
git clone --depth 1 --no-tags https://github.com/Reammaer/test_assertions.git f:/verilog_sva_gh_scraper/data/full_repos/613548954
git clone --depth 1 --no-tags https://github.com/Sandyman/cpu_project.git f:/verilog_sva_gh_scraper/data/full_repos/613358728
git clone --depth 1 --no-tags https://github.com/Reammaer/uvm_sequence_control.git f:/verilog_sva_gh_scraper/data/full_repos/616178595
git clone --depth 1 --no-tags https://github.com/samdeutrom/uart.git f:/verilog_sva_gh_scraper/data/full_repos/622110110
git clone --depth 1 --no-tags https://github.com/Meghana-ch/lab_7.git f:/verilog_sva_gh_scraper/data/full_repos/622317368
git clone --depth 1 --no-tags https://github.com/37Thomas/EEL6935_Reconfig2_Shared.git f:/verilog_sva_gh_scraper/data/full_repos/620473043
git clone --depth 1 --no-tags https://github.com/wanderhank/Laboratorio-01-LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/621802593
git clone --depth 1 --no-tags https://github.com/Zclaussen/SystemVerilog_Testbenches.git f:/verilog_sva_gh_scraper/data/full_repos/622004905
git clone --depth 1 --no-tags https://github.com/fabianchs/taller_digital_LAB3.git f:/verilog_sva_gh_scraper/data/full_repos/627680722
git clone --depth 1 --no-tags https://github.com/arandomdev/adi_testbenches.git f:/verilog_sva_gh_scraper/data/full_repos/625593479
git clone --depth 1 --no-tags https://github.com/AhMmedMahmoud/Multi-mode-counter.git f:/verilog_sva_gh_scraper/data/full_repos/626164613
git clone --depth 1 --no-tags https://github.com/shriram616/Project_AXI4.git f:/verilog_sva_gh_scraper/data/full_repos/612837986
git clone --depth 1 --no-tags https://github.com/pranavk-lab/hd44780-rtl-driver.git f:/verilog_sva_gh_scraper/data/full_repos/613058035
git clone --depth 1 --no-tags https://github.com/rbshi/partial_template.git f:/verilog_sva_gh_scraper/data/full_repos/618607421
git clone --depth 1 --no-tags https://github.com/KyrilllosPhelopos/Digital-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/613958777
git clone --depth 1 --no-tags https://github.com/harshk-99/uart-core.git f:/verilog_sva_gh_scraper/data/full_repos/614586336
git clone --depth 1 --no-tags https://github.com/kassymart/WHACK_A_MOLE.git f:/verilog_sva_gh_scraper/data/full_repos/617722403
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/UVM_PROJECT_1.git f:/verilog_sva_gh_scraper/data/full_repos/615307895
git clone --depth 1 --no-tags https://github.com/aeshes/cyclic_code_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/621017910
git clone --depth 1 --no-tags https://github.com/Carlos12001/alu.git f:/verilog_sva_gh_scraper/data/full_repos/621068962
git clone --depth 1 --no-tags https://github.com/denSmashh/RV32.git f:/verilog_sva_gh_scraper/data/full_repos/619261877
git clone --depth 1 --no-tags https://github.com/sachith-accelr/UDP_parser.git f:/verilog_sva_gh_scraper/data/full_repos/605674914
git clone --depth 1 --no-tags https://github.com/a-gafiyatullin/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/628696874
git clone --depth 1 --no-tags https://github.com/daxzio/axi_mem2p.git f:/verilog_sva_gh_scraper/data/full_repos/599146631
git clone --depth 1 --no-tags https://github.com/ariclia/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/607025192
git clone --depth 1 --no-tags https://github.com/razvantrombitas/Simple-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/606296882
git clone --depth 1 --no-tags https://github.com/anaong/DDR-for-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/608881960
git clone --depth 1 --no-tags https://github.com/PincerBeetle/fir.git f:/verilog_sva_gh_scraper/data/full_repos/613332594
git clone --depth 1 --no-tags https://github.com/isomoye/eegr_417.git f:/verilog_sva_gh_scraper/data/full_repos/609905643
git clone --depth 1 --no-tags https://github.com/canhduc01/fsk_modulation.git f:/verilog_sva_gh_scraper/data/full_repos/599394452
git clone --depth 1 --no-tags https://github.com/gogen235/computer-architecture-ITMO.git f:/verilog_sva_gh_scraper/data/full_repos/600111851
git clone --depth 1 --no-tags https://github.com/Chuning99/Traffic-light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/604384737
git clone --depth 1 --no-tags https://github.com/andreeapietricica/cryptography_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/604829958
git clone --depth 1 --no-tags https://github.com/xianwen123/GPIO.git f:/verilog_sva_gh_scraper/data/full_repos/601480614
git clone --depth 1 --no-tags https://github.com/chesskiss/SysVerilog_game_DonkeyKong.git f:/verilog_sva_gh_scraper/data/full_repos/628548740
git clone --depth 1 --no-tags https://github.com/ashleyjr/23K640_multiple.git f:/verilog_sva_gh_scraper/data/full_repos/622363781
git clone --depth 1 --no-tags https://github.com/humayunsiraj123/Systemverilog_OOP.git f:/verilog_sva_gh_scraper/data/full_repos/624738910
git clone --depth 1 --no-tags https://github.com/gyxxc/tiny8051.git f:/verilog_sva_gh_scraper/data/full_repos/625877996
git clone --depth 1 --no-tags https://github.com/Nathan4Andrade/roteiros-loac.git f:/verilog_sva_gh_scraper/data/full_repos/626929550
git clone --depth 1 --no-tags https://github.com/sagarpattar05/practice.git f:/verilog_sva_gh_scraper/data/full_repos/626797780
git clone --depth 1 --no-tags https://github.com/Anunalla/MatrixMultiplication.git f:/verilog_sva_gh_scraper/data/full_repos/627094976
git clone --depth 1 --no-tags https://github.com/MeghaEsturi/ECE-385-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/627136158
git clone --depth 1 --no-tags https://github.com/uw-acme/HLS4ML_customML.git f:/verilog_sva_gh_scraper/data/full_repos/607853343
git clone --depth 1 --no-tags https://github.com/rey1027/rpereira_digital_design_lab_2023.git f:/verilog_sva_gh_scraper/data/full_repos/607753159
git clone --depth 1 --no-tags https://github.com/GAlexakis/CA-Proccessor.git f:/verilog_sva_gh_scraper/data/full_repos/609793373
git clone --depth 1 --no-tags https://github.com/yana23georgieva/SimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/622576346
git clone --depth 1 --no-tags https://github.com/KISALJITH/Traffic-Light-Control-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/622463263
git clone --depth 1 --no-tags https://github.com/arkeks/UART_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/622991814
git clone --depth 1 --no-tags https://github.com/PincerBeetle/Costas.git f:/verilog_sva_gh_scraper/data/full_repos/620734025
git clone --depth 1 --no-tags https://github.com/yz-ac/Plotter_FPGA_Public.git f:/verilog_sva_gh_scraper/data/full_repos/618879384
git clone --depth 1 --no-tags https://github.com/mohammedabdulhaq/ahb-lite-to-apb-bridge.git f:/verilog_sva_gh_scraper/data/full_repos/623439528
git clone --depth 1 --no-tags https://github.com/deslusionary/cache_333.git f:/verilog_sva_gh_scraper/data/full_repos/612102978
git clone --depth 1 --no-tags https://github.com/sumanthbs17/sumanth.git f:/verilog_sva_gh_scraper/data/full_repos/611681315
git clone --depth 1 --no-tags https://github.com/Mahmoud1172/FIFO-Memory-Verification-as-a-blackbox-using-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/612595964
git clone --depth 1 --no-tags https://github.com/666Good666/ECE385_UIUC23sp.git f:/verilog_sva_gh_scraper/data/full_repos/611264091
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/Counters.git f:/verilog_sva_gh_scraper/data/full_repos/614718914
git clone --depth 1 --no-tags https://github.com/ewertonsantos/mux_m.git f:/verilog_sva_gh_scraper/data/full_repos/615345967
git clone --depth 1 --no-tags https://github.com/DimitrisT1804/LAB1-ECE-333.git f:/verilog_sva_gh_scraper/data/full_repos/623160308
git clone --depth 1 --no-tags https://github.com/DanUCSD/lab3-starter.git f:/verilog_sva_gh_scraper/data/full_repos/603493105
git clone --depth 1 --no-tags https://github.com/BuiKhoa140/Synchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/604724568
git clone --depth 1 --no-tags https://github.com/echow2001/ece385_cpu-mp.git f:/verilog_sva_gh_scraper/data/full_repos/605234465
git clone --depth 1 --no-tags https://github.com/RaviMugidi/Priority_Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/601226310
