This tutorial is intended to give you a very solid hands-on exposure to the New SystemVerilog for TestBench technology in VCS.


 To run the simulation:
% cd solution
To run the Example:
Using shell scripts:
		clean.csh   	-- To clean up the log files and executable of previous run	
 		comp.csh 	-- To compile the design.
		run.csh 	-- To run the design 
Using Makefile:
		clean   	-- To clean up the log files and executable of previous run	
 		comp 		-- To compile the design.
		run 		-- To run the design. 
