

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:45:30 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.356 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     18|        -|        -|    -|
|Expression           |        -|      0|        0|     1807|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|      727|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     18|      727|     1907|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------------+------------------------------------------+----------------+
    |                   Instance                   |                  Module                  |   Expression   |
    +----------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_6s_9s_6s_15_1_1_U7        |myproject_am_addmul_6s_9s_6s_15_1_1       | i0 * (i1 + i2) |
    |myproject_am_addmul_9s_7s_6s_15_1_1_U13       |myproject_am_addmul_9s_7s_6s_15_1_1       | i0 * (i1 + i2) |
    |myproject_am_submul_8s_6s_6s_14_1_1_U15       |myproject_am_submul_8s_6s_6s_14_1_1       | i0 * (i1 - i2) |
    |myproject_am_submul_8s_6s_6s_14_1_1_U16       |myproject_am_submul_8s_6s_6s_14_1_1       | i0 * (i1 - i2) |
    |myproject_am_submul_9s_6s_6s_15_1_1_U18       |myproject_am_submul_9s_6s_6s_15_1_1       | i0 * (i1 - i2) |
    |myproject_am_submul_9s_7s_6s_15_1_1_U8        |myproject_am_submul_9s_7s_6s_15_1_1       | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_6s_13s_21ns_21_1_1_U14  |myproject_mac_mul_sub_6s_13s_21ns_21_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_6s_13s_19s_20_1_1_U2     |myproject_mac_muladd_6s_13s_19s_20_1_1    |  i0 * i1 + i2  |
    |myproject_mac_mulsub_6s_12s_17s_17_1_1_U9     |myproject_mac_mulsub_6s_12s_17s_17_1_1    |  i0 - i1 * i2  |
    |myproject_mac_mulsub_6s_12s_20ns_20_1_1_U12   |myproject_mac_mulsub_6s_12s_20ns_20_1_1   |  i0 - i1 * i2  |
    |myproject_mul_mul_6s_11s_15_1_1_U17           |myproject_mul_mul_6s_11s_15_1_1           |     i0 * i1    |
    |myproject_mul_mul_6s_12s_16_1_1_U5            |myproject_mul_mul_6s_12s_16_1_1           |     i0 * i1    |
    |myproject_mul_mul_6s_12s_16_1_1_U6            |myproject_mul_mul_6s_12s_16_1_1           |     i0 * i1    |
    |myproject_mul_mul_6s_12s_16_1_1_U10           |myproject_mul_mul_6s_12s_16_1_1           |     i0 * i1    |
    |myproject_mul_mul_6s_12s_16_1_1_U11           |myproject_mul_mul_6s_12s_16_1_1           |     i0 * i1    |
    |myproject_mul_mul_6s_12s_17_1_1_U1            |myproject_mul_mul_6s_12s_17_1_1           |     i0 * i1    |
    |myproject_mul_mul_6s_13s_17_1_1_U4            |myproject_mul_mul_6s_13s_17_1_1           |     i0 * i1    |
    |myproject_mul_mul_6s_14s_18_1_1_U3            |myproject_mul_mul_6s_14s_18_1_1           |     i0 * i1    |
    +----------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_325_p2              |     *    |      0|  0|  23|           6|           6|
    |mul_ln728_11_fu_1048_p2           |     *    |      0|  0|  49|           6|           9|
    |mul_ln728_3_fu_489_p2             |     *    |      0|  0|  49|           6|           9|
    |r_V_10_fu_420_p2                  |     *    |      0|  0|  23|           6|           6|
    |r_V_22_fu_441_p2                  |     *    |      0|  0|  40|           6|           8|
    |r_V_27_fu_466_p2                  |     *    |      0|  0|  33|           6|           7|
    |r_V_38_fu_530_p2                  |     *    |      0|  0|  33|           6|           7|
    |r_V_42_fu_1002_p2                 |     *    |      0|  0|  23|           4|           6|
    |r_V_45_fu_331_p2                  |     *    |      0|  0|  23|           6|           6|
    |r_V_51_fu_670_p2                  |     *    |      0|  0|  23|           6|           6|
    |r_V_53_fu_683_p2                  |     *    |      0|  0|  23|           6|           6|
    |r_V_55_fu_227_p2                  |     *    |      0|  0|  33|           6|           7|
    |r_V_56_fu_249_p2                  |     *    |      0|  0|  23|           6|           6|
    |r_V_58_fu_295_p2                  |     *    |      0|  0|  33|           6|           7|
    |r_V_61_fu_1286_p2                 |     *    |      0|  0|  40|           6|           8|
    |r_V_64_fu_495_p2                  |     *    |      0|  0|  23|           6|           6|
    |r_V_67_fu_1012_p2                 |     *    |      0|  0|  23|           6|           6|
    |r_V_69_fu_546_p2                  |     *    |      0|  0|  49|           6|           9|
    |r_V_70_fu_587_p2                  |     *    |      0|  0|  33|           6|           7|
    |r_V_71_fu_611_p2                  |     *    |      0|  0|  23|           6|           6|
    |add_ln1192_1_fu_1304_p2           |     +    |      0|  0|  26|          21|          21|
    |add_ln1192_7_fu_990_p2            |     +    |      0|  0|  26|          21|          21|
    |add_ln1192_8_fu_1402_p2           |     +    |      0|  0|  26|          21|          21|
    |add_ln1192_fu_1275_p2             |     +    |      0|  0|  26|          21|          21|
    |r_V_62_fu_1321_p2                 |     +    |      0|  0|  18|          11|          11|
    |r_V_63_fu_479_p2                  |     +    |      0|  0|  16|           9|           9|
    |ret_V_10_fu_839_p2                |     +    |      0|  0|  26|          25|          25|
    |ret_V_11_fu_860_p2                |     +    |      0|  0|  26|          26|          26|
    |ret_V_13_fu_920_p2                |     +    |      0|  0|  26|          26|          26|
    |ret_V_14_fu_1408_p2               |     +    |      0|  0|  26|          20|          21|
    |ret_V_17_fu_581_p2                |     +    |      0|  0|  26|          20|          20|
    |ret_V_19_fu_628_p2                |     +    |      0|  0|  26|          20|          20|
    |ret_V_1_fu_391_p2                 |     +    |      0|  0|  26|          19|          19|
    |ret_V_20_fu_1069_p2               |     +    |      0|  0|  26|          21|          21|
    |ret_V_21_fu_1086_p2               |     +    |      0|  0|  26|          21|          21|
    |ret_V_23_fu_1143_p2               |     +    |      0|  0|  26|          20|          21|
    |ret_V_26_fu_664_p2                |     +    |      0|  0|  27|          20|          20|
    |ret_V_27_fu_1177_p2               |     +    |      0|  0|  32|          25|          25|
    |ret_V_29_fu_1222_p2               |     +    |      0|  0|  26|          26|          26|
    |ret_V_30_fu_1245_p2               |     +    |      0|  0|  26|          25|          26|
    |ret_V_3_fu_415_p2                 |     +    |      0|  0|  27|          20|          20|
    |ret_V_6_fu_1341_p2                |     +    |      0|  0|  26|          21|          21|
    |ret_V_8_fu_805_p2                 |     +    |      0|  0|  32|          25|          25|
    |r_V_57_fu_374_p2                  |     -    |      0|  0|  16|           9|           9|
    |r_V_65_fu_900_p2                  |     -    |      0|  0|  18|          11|          11|
    |r_V_68_fu_1039_p2                 |     -    |      0|  0|  17|          10|          10|
    |r_V_74_fu_646_p2                  |     -    |      0|  0|  17|          10|          10|
    |r_V_75_fu_1183_p2                 |     -    |      0|  0|  17|          10|          10|
    |ret_V_12_fu_883_p2                |     -    |      0|  0|  26|          26|          26|
    |ret_V_16_fu_563_p2                |     -    |      0|  0|  26|          20|          20|
    |ret_V_18_fu_605_p2                |     -    |      0|  0|  26|          20|          20|
    |ret_V_22_fu_1103_p2               |     -    |      0|  0|  26|          21|          21|
    |ret_V_24_fu_634_p2                |     -    |      0|  0|  26|           1|          17|
    |ret_V_25_fu_640_p2                |     -    |      0|  0|  26|          17|          17|
    |ret_V_28_fu_1205_p2               |     -    |      0|  0|  26|          26|          26|
    |ret_V_5_fu_739_p2                 |     -    |      0|  0|  28|          21|          21|
    |ret_V_7_fu_784_p2                 |     -    |      0|  0|  31|          24|          24|
    |ret_V_9_fu_822_p2                 |     -    |      0|  0|  26|          25|          25|
    |ret_V_fu_267_p2                   |     -    |      0|  0|  25|          18|          18|
    |sub_ln1192_10_fu_1239_p2          |     -    |      0|  0|  26|          26|          26|
    |sub_ln1192_2_fu_914_p2            |     -    |      0|  0|  26|          26|          26|
    |sub_ln1192_4_fu_974_p2            |     -    |      0|  0|  26|          21|          21|
    |sub_ln1192_5_fu_1369_p2           |     -    |      0|  0|  26|          21|          21|
    |sub_ln1192_6_fu_1385_p2           |     -    |      0|  0|  26|          21|          21|
    |sub_ln1192_8_fu_1120_p2           |     -    |      0|  0|  26|          21|          21|
    |sub_ln1192_9_fu_1137_p2           |     -    |      0|  0|  26|          21|          21|
    |sub_ln1192_fu_1335_p2             |     -    |      0|  0|  26|          21|          21|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1807|        1052|        1092|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|   96|        192|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|   99|        198|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln1192_7_reg_1768             |  21|   0|   21|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |mul_ln1118_reg_1653               |  12|   0|   12|          0|
    |mul_ln1192_1_reg_1658             |  17|   0|   17|          0|
    |mul_ln728_10_reg_1773             |  15|   0|   15|          0|
    |mul_ln728_12_reg_1743             |  16|   0|   16|          0|
    |mul_ln728_13_reg_1748             |  16|   0|   16|          0|
    |mul_ln728_1_reg_1683              |  18|   0|   18|          0|
    |mul_ln728_2_reg_1688              |  17|   0|   17|          0|
    |mul_ln728_3_reg_1698              |  14|   0|   14|          0|
    |mul_ln728_4_reg_1703              |  16|   0|   16|          0|
    |mul_ln728_5_reg_1708              |  16|   0|   16|          0|
    |mul_ln728_6_reg_1713              |  15|   0|   15|          0|
    |mul_ln728_7_reg_1718              |  15|   0|   15|          0|
    |p_Val2_24_reg_1596                |   6|   0|    6|          0|
    |p_Val2_24_reg_1596_pp0_iter1_reg  |   6|   0|    6|          0|
    |r_V_10_reg_1678                   |  12|   0|   12|          0|
    |r_V_20_reg_1663                   |   6|   0|    8|          2|
    |r_V_2_reg_1758                    |   6|   0|    8|          2|
    |r_V_38_reg_1728                   |  12|   0|   13|          1|
    |r_V_4_reg_1611                    |   6|   0|    7|          1|
    |r_V_4_reg_1611_pp0_iter1_reg      |   6|   0|    7|          1|
    |r_V_57_reg_1668                   |   9|   0|    9|          0|
    |r_V_58_reg_1616                   |  12|   0|   13|          1|
    |r_V_63_reg_1693                   |   9|   0|    9|          0|
    |r_V_67_reg_1778                   |  12|   0|   12|          0|
    |r_V_68_reg_1783                   |   9|   0|   10|          1|
    |ret_V_19_reg_1733                 |  20|   0|   20|          0|
    |ret_V_26_reg_1738                 |  15|   0|   20|          5|
    |ret_V_3_reg_1673                  |  20|   0|   20|          0|
    |ret_V_5_reg_1753                  |  21|   0|   21|          0|
    |ret_V_reg_1591                    |  13|   0|   18|          5|
    |sext_ln1118_16_reg_1622           |  12|   0|   12|          0|
    |sext_ln1118_31_reg_1723           |  12|   0|   12|          0|
    |sext_ln1118_4_reg_1586            |  12|   0|   12|          0|
    |tmp_1_reg_1559                    |   6|   0|    6|          0|
    |tmp_2_reg_1573                    |   6|   0|    6|          0|
    |tmp_4_reg_1628                    |   6|   0|    6|          0|
    |tmp_4_reg_1628_pp0_iter1_reg      |   6|   0|    6|          0|
    |tmp_5_reg_1639                    |   6|   0|    6|          0|
    |tmp_5_reg_1639_pp0_iter1_reg      |   6|   0|    6|          0|
    |trunc_ln708_1_reg_1763            |   6|   0|    6|          0|
    |trunc_ln708_3_reg_1788            |   6|   0|    6|          0|
    |trunc_ln708_4_reg_1793            |   6|   0|    6|          0|
    |x_V_ap_vld_preg                   |   1|   0|    1|          0|
    |x_V_preg                          |  96|   0|   96|          0|
    |tmp_1_reg_1559                    |  64|  32|    6|          0|
    |tmp_2_reg_1573                    |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 727|  64|  630|         19|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |   96|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    6|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    6|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    6|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    6|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    6|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

