<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     1407, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    22683, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    12274, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    11986, user inline pragmas are applied</column>
            <column name="">(4) simplification,    11706, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1714820 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    40164, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    40165, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    40411, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    38832, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    38838, loop and instruction simplification</column>
            <column name="">(2) parallelization,    38829, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    38829, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    38829, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    38863, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    38962, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:159" col2="1407" col3="11706" col4="38832" col5="38829" col6="38962">
                    <row id="7" col0="load_B2" col1="code_generated.cpp:12" col2="335" col3="99" col4="4023" col5="4022" col6="4056"/>
                    <row id="6" col0="load_B" col1="code_generated.cpp:37" col2="335" col3="99" col4="4023" col5="4022" col6="4056"/>
                    <row id="4" col0="load_A" col1="code_generated.cpp:62" col2="183" col3="59" col4="3013" col5="3012" col6="3030"/>
                    <row id="3" col0="task0" col1="code_generated.cpp:114" col2="107" col3="9388" col4="13203" col5="13203" col6="13210">
                        <row id="1" col0="compute_operation_task0" col1="code_generated.cpp:106" col2="9" col3="5760" col3_disp="5,760 (960 calls)" col4="5760" col4_disp="5,760 (960 calls)" col5="5760" col5_disp="5,760 (960 calls)" col6="5760" col6_disp="5,760 (960 calls)"/>
                    </row>
                    <row id="5" col0="task1" col1="code_generated.cpp:140" col2="63" col3="1928" col4="4814" col5="4814" col6="4818"/>
                    <row id="2" col0="store_B" col1="code_generated.cpp:79" col2="335" col3="99" col4="2120" col5="2120" col6="2151"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

