#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Feb 26 21:22:01 2023
# Process ID: 136648
# Current directory: c:/Projects/FAU-Modem/OFDM
# Command line: vivado.exe
# Log file: c:/Projects/FAU-Modem/OFDM/vivado.log
# Journal file: c:/Projects/FAU-Modem/OFDM\vivado.jou
# Running On: DESKTOP-1UDCE0K, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 16, Host memory: 137149 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'PS_Zynq_inst_0_smartconnect_0_0' generated file not found 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/PS_Zynq_inst_0_smartconnect_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PS_Zynq_inst_0_smartconnect_0_0' generated file not found 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/PS_Zynq_inst_0_smartconnect_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PS_Zynq_inst_0_smartconnect_0_0' generated file not found 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/PS_Zynq_inst_0_smartconnect_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PS_Zynq_inst_0_smartconnect_0_0' generated file not found 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/PS_Zynq_inst_0_smartconnect_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PS_Zynq_inst_0_smartconnect_0_0' generated file not found 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/PS_Zynq_inst_0_smartconnect_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1595.332 ; gain = 0.000
open_bd_design {C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq.bd}
Reading block design file <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq.bd>...
Adding Block Design Container - Transmit_Chain_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_DMA
Adding Block Design Container - PS_Zynq_0
Successfully read diagram <Radio_Top_Pynq> from block design file <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1788.980 ; gain = 143.848
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd}
Reading block design file <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd>...
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:module_ref:conj:1.0 - conj_0
Adding component instance block -- xilinx.com:module_ref:fft_config:1.0 - fft_config_0
Adding component instance block -- xilinx.com:ip:xfft:9.1 - ifft
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:module_ref:playback_ctrl:1.0 - playback_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - playback_mem
Adding component instance block -- xilinx.com:module_ref:real_time_sampler:1.0 - real_time_sampler_0
Adding component instance block -- xilinx.com:module_ref:tlast_gen:1.0 - tlast_gen_0
Successfully read diagram <Transmit_Chain> from block design file <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd>
add_files -fileset constrs_1 -norecurse C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc
current_bd_design [get_bd_designs Radio_Top_Pynq]
reset_run PS_Zynq_inst_0_processing_system7_0_0_synth_1
reset_run PS_Zynq_inst_0_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/PS_Zynq_0/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/PS_Zynq_0/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] PS_Zynq_inst_0_smartconnect_0_0: SmartConnect PS_Zynq_inst_0_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:xfft:9.1-913] /Transmit_Chain_0/ifft data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /Transmit_Chain_0/ifft data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /Transmit_Chain_0/playback_mem/BRAM_PORTA(OTHER) and /Transmit_Chain_0/axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /Transmit_Chain_0/playback_mem/BRAM_PORTB(OTHER) and /Transmit_Chain_0/playback_ctrl_0/BRAM_PORT(BRAM_CTRL)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_1/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}) and /Transmit_Chain_0/M_AXIS(undef)
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.srcs\sources_1\bd\Radio_Top_Pynq\Radio_Top_Pynq.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/sim/Radio_Top_Pynq.v
Verilog Output written to : c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hdl/Radio_Top_Pynq_wrapper.v
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/Radio_Top_Pynq_system_ila_0_0_ooc.xdc'
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/bd_0/hw_handoff/Radio_Top_Pynq_system_ila_0_0.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/bd_0/synth/Radio_Top_Pynq_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_DMA .
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\Transmit_Chain_inst_0\Transmit_Chain_inst_0.bd> 
Wrote  : <C:\Projects\FAU-Modem\OFDM\Xilinx\Vivado\build\radio_top_pynq\radio_top_pynq.gen\sources_1\bd\Radio_Top_Pynq\bd\PS_Zynq_inst_0\PS_Zynq_inst_0.bd> 
Wrote  : <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/ui/bd_2286433a.ui> 
INFO: [BD 41-1662] The design 'Transmit_Chain_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addra'(12) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addrb'(12) to pin: '/playback_ctrl_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addra'(12) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/playback_mem/addrb'(12) to pin: '/playback_ctrl_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/sim/Transmit_Chain_inst_0.v
Verilog Output written to : C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/hdl/Transmit_Chain_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conj_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fft_config_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ifft .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block playback_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block playback_mem .
INFO: [BD 41-1029] Generation completed for the IP Integrator block real_time_sampler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tlast_gen_0 .
Exporting to file C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/hw_handoff/Transmit_Chain_inst_0.hwh
Generated Hardware Definition File C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/Transmit_Chain_inst_0/synth/Transmit_Chain_inst_0.hwdef
INFO: [BD 41-1662] The design 'PS_Zynq_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/sim/PS_Zynq_inst_0.v
Verilog Output written to : C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/hdl/PS_Zynq_inst_0_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/bd_0/hw_handoff/PS_Zynq_inst_0_smartconnect_0_0.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_smartconnect_0_0/bd_0/synth/PS_Zynq_inst_0_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_us_0/PS_Zynq_inst_0_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_us_1/PS_Zynq_inst_0_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/ip/PS_Zynq_inst_0_auto_pc_0/PS_Zynq_inst_0_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/hw_handoff/PS_Zynq_inst_0.hwh
Generated Hardware Definition File C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/bd/PS_Zynq_inst_0/synth/PS_Zynq_inst_0.hwdef
Exporting to file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/hw_handoff/Radio_Top_Pynq.hwh
Generated Hardware Definition File c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/synth/Radio_Top_Pynq.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_auto_pc_0, cache-ID = c51a891cfdce47f4; cache size = 22.254 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Transmit_Chain_inst_0_playback_mem_0, cache-ID = 35fd20f24c101377; cache size = 22.254 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_auto_us_0, cache-ID = a03db77a09d55ba5; cache size = 22.254 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PS_Zynq_inst_0_auto_us_1, cache-ID = 3e9ab53fc4cac794; cache size = 22.254 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Transmit_Chain_inst_0_mux_0_0, cache-ID = 83f2c5503ec5236b; cache size = 22.254 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Radio_Top_Pynq_system_ila_0_0, cache-ID = 7df605cb5d7d7991; cache size = 22.254 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Transmit_Chain_inst_0_axi_bram_ctrl_0_0, cache-ID = b76efe0227031685; cache size = 22.254 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Transmit_Chain_inst_0_tlast_gen_0_0, cache-ID = a69914d53fb74d2f; cache size = 22.254 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Transmit_Chain_inst_0_axis_data_fifo_0_0, cache-ID = 4ac822ad7d5ebbae; cache size = 22.254 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Transmit_Chain_inst_0_axis_data_fifo_1_0, cache-ID = 6a92f98233fa8b4b; cache size = 22.254 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Transmit_Chain_inst_0_conj_0_0, cache-ID = f71c97550ee18efa; cache size = 22.254 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Transmit_Chain_inst_0_real_time_sampler_0_0, cache-ID = abe9c2111b54a3b7; cache size = 22.254 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Transmit_Chain_inst_0_fft_config_0_0, cache-ID = 8d16490d5542b553; cache size = 22.253 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Transmit_Chain_inst_0_playback_ctrl_0_0, cache-ID = 8a06683f902c9cac; cache size = 22.254 MB.
[Sun Feb 26 21:31:00 2023] Launched PS_Zynq_inst_0_smartconnect_0_0_synth_1, PS_Zynq_inst_0_processing_system7_0_0_synth_1, PS_Zynq_inst_0_xbar_0_synth_1, Transmit_Chain_inst_0_ifft_0_synth_1, synth_1...
Run output will be captured here:
PS_Zynq_inst_0_smartconnect_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_smartconnect_0_0_synth_1/runme.log
PS_Zynq_inst_0_processing_system7_0_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_processing_system7_0_0_synth_1/runme.log
PS_Zynq_inst_0_xbar_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/PS_Zynq_inst_0_xbar_0_synth_1/runme.log
Transmit_Chain_inst_0_ifft_0_synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/Transmit_Chain_inst_0_ifft_0_synth_1/runme.log
synth_1: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/synth_1/runme.log
[Sun Feb 26 21:31:00 2023] Launched impl_1...
Run output will be captured here: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 2473.238 ; gain = 520.098
write_hw_platform -fixed -include_bit -force -file C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/Radio_Top_Pynq_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/Radio_Top_Pynq_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/Radio_Top_Pynq_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.1/data/embeddedsw) loading 1 seconds
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2658.602 ; gain = 176.918
regenerate_bd_layout
regenerate_bd_layout
