;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, 20
	JMZ -1, @-20
	JMZ -1, @-60
	SUB #772, @200
	SUB 12, @10
	SUB #772, @200
	SUB #0, 20
	SUB 100, 300
	SUB 100, 300
	ADD 10, 30
	SUB #0, 20
	SUB -0, -0
	SPL 0, 20
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	JMZ 100, 9
	SUB 121, 106
	JMN 0, -202
	MOV -1, <-0
	SUB 121, 106
	SPL 0, -202
	ADD 10, 30
	SUB #0, 20
	CMP -7, <-420
	CMP -7, <-420
	SUB @127, 100
	SUB @121, 106
	SPL 0, -200
	SPL 0, #-200
	SUB @1, 2
	SUB -7, <-420
	SUB @127, 100
	SUB @127, 100
	SLT 1, 20
	ADD 121, 106
	ADD 121, 106
	MOV -1, <-20
	ADD 0, @20
	SUB @121, 106
	MOV -1, <-20
	MOV -7, <-20
	SUB #72, @200
	SUB 121, 106
	SUB @121, 106
	CMP -207, <-120
	MOV -1, <-20
