

================================================================
== Vivado HLS Report for 'Duplicate'
================================================================
* Date:           Fri Jul 12 17:42:34 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        edge_detector
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z015clg485-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     5.833|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2076841|  2076841|  2076841|  2076841|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2076840|  2076840|      1923|          -|          -|  1080|    no    |
        | + loop_width  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst2_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str226, i32 0, i32 0, [1 x i8]* @p_str227, [1 x i8]* @p_str228, [1 x i8]* @p_str229, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str230, [1 x i8]* @p_str231)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str219, i32 0, i32 0, [1 x i8]* @p_str220, [1 x i8]* @p_str221, [1 x i8]* @p_str222, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str223, [1 x i8]* @p_str224)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str184, i32 0, i32 0, [1 x i8]* @p_str185, [1 x i8]* @p_str186, [1 x i8]* @p_str187, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str188, [1 x i8]* @p_str189)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "br label %0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.68>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %._crit_edge ], [ %i_V, %4 ]"   --->   Operation 10 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.88ns)   --->   "%exitcond3 = icmp eq i11 %t_V, -968" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 11 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)"   --->   Operation 12 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.48ns)   --->   "%i_V = add i11 %t_V, 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 13 'add' 'i_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %5, label %1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 15 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.46ns)   --->   "br label %2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 17 'br' <Predicate = (!exitcond3)> <Delay = 0.46>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1566]   --->   Operation 18 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%t_V_4 = phi i11 [ 0, %1 ], [ %j_V, %3 ]"   --->   Operation 19 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %t_V_4, -128" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 20 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)"   --->   Operation 21 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.48ns)   --->   "%j_V = add i11 %t_V_4, 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 22 'add' 'j_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.83>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 24 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 25 'specregionbegin' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1560]   --->   Operation 26 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str50)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1561]   --->   Operation 27 'specregionbegin' 'tmp_26' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1561]   --->   Operation 28 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (2.91ns)   --->   "%tmp_50 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1561]   --->   Operation 29 'read' 'tmp_50' <Predicate = (!exitcond)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str50, i32 %tmp_26)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1561]   --->   Operation 30 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str48)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1562]   --->   Operation 31 'specregionbegin' 'tmp_27' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1562]   --->   Operation 32 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst1_data_stream_V, i8 %tmp_50)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1562]   --->   Operation 33 'write' <Predicate = (!exitcond)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str48, i32 %tmp_27)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1562]   --->   Operation 34 'specregionend' 'empty_86' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str48)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1563]   --->   Operation 35 'specregionbegin' 'tmp_28' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1563]   --->   Operation 36 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst2_data_stream_V, i8 %tmp_50)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1563]   --->   Operation 37 'write' <Predicate = (!exitcond)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str48, i32 %tmp_28)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1563]   --->   Operation 38 'specregionend' 'empty_87' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_s)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1564]   --->   Operation 39 'specregionend' 'empty_88' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558]   --->   Operation 40 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1565]   --->   Operation 41 'specregionend' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1557]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst1_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst2_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (specinterface    ) [ 000000]
StgValue_7  (specinterface    ) [ 000000]
StgValue_8  (specinterface    ) [ 000000]
StgValue_9  (br               ) [ 011111]
t_V         (phi              ) [ 001000]
exitcond3   (icmp             ) [ 001111]
StgValue_12 (speclooptripcount) [ 000000]
i_V         (add              ) [ 011111]
StgValue_14 (br               ) [ 000000]
StgValue_15 (specloopname     ) [ 000000]
tmp         (specregionbegin  ) [ 000111]
StgValue_17 (br               ) [ 001111]
StgValue_18 (ret              ) [ 000000]
t_V_4       (phi              ) [ 000100]
exitcond    (icmp             ) [ 001111]
StgValue_21 (speclooptripcount) [ 000000]
j_V         (add              ) [ 001111]
StgValue_23 (br               ) [ 000000]
StgValue_24 (specloopname     ) [ 000000]
tmp_s       (specregionbegin  ) [ 000000]
StgValue_26 (specpipeline     ) [ 000000]
tmp_26      (specregionbegin  ) [ 000000]
StgValue_28 (specprotocol     ) [ 000000]
tmp_50      (read             ) [ 000000]
empty       (specregionend    ) [ 000000]
tmp_27      (specregionbegin  ) [ 000000]
StgValue_32 (specprotocol     ) [ 000000]
StgValue_33 (write            ) [ 000000]
empty_86    (specregionend    ) [ 000000]
tmp_28      (specregionbegin  ) [ 000000]
StgValue_36 (specprotocol     ) [ 000000]
StgValue_37 (write            ) [ 000000]
empty_87    (specregionend    ) [ 000000]
empty_88    (specregionend    ) [ 000000]
StgValue_40 (br               ) [ 001111]
empty_89    (specregionend    ) [ 000000]
StgValue_42 (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst1_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst2_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst2_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str184"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str185"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str186"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str187"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str188"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str189"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_50_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_33_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="StgValue_37_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/4 "/>
</bind>
</comp>

<comp id="114" class="1005" name="t_V_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="1"/>
<pin id="116" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="t_V_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="t_V_4_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="1"/>
<pin id="127" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="t_V_4_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="exitcond3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="11" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="exitcond_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="exitcond3_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_V_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="169" class="1005" name="exitcond_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="173" class="1005" name="j_V_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="84" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="90" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="90" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="92" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="118" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="118" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="60" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="129" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="129" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="60" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="136" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="142" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="172"><net_src comp="148" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="154" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="129" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst1_data_stream_V | {4 }
	Port: dst2_data_stream_V | {4 }
 - Input state : 
	Port: Duplicate : src_data_stream_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_V : 1
		StgValue_14 : 2
	State 3
		exitcond : 1
		j_V : 1
		StgValue_23 : 2
	State 4
		empty : 1
		empty_86 : 1
		empty_87 : 1
		empty_88 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        i_V_fu_142        |    0    |    11   |
|          |        j_V_fu_154        |    0    |    11   |
|----------|--------------------------|---------|---------|
|   icmp   |     exitcond3_fu_136     |    0    |    5    |
|          |      exitcond_fu_148     |    0    |    5    |
|----------|--------------------------|---------|---------|
|   read   |     tmp_50_read_fu_92    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  StgValue_33_write_fu_98 |    0    |    0    |
|          | StgValue_37_write_fu_106 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    32   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|exitcond3_reg_160|    1   |
| exitcond_reg_169|    1   |
|   i_V_reg_164   |   11   |
|   j_V_reg_173   |   11   |
|  t_V_4_reg_125  |   11   |
|   t_V_reg_114   |   11   |
+-----------------+--------+
|      Total      |   46   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   46   |    -   |
+-----------+--------+--------+
|   Total   |   46   |   32   |
+-----------+--------+--------+
