Fitter Status : Successful - Mon Apr 22 12:52:52 2024
Quartus II 64-Bit Version : 13.1.0 Build 162 10/23/2013 SJ Web Edition
Revision Name : final_heart_sym2_level5_hdl
Top-level Entity Name : DWT_Sym2_Level5
Family : Cyclone V
Device : 5CSXFC6D6F31C6
Timing Models : Preliminary
Logic utilization (in ALMs) : 11,767 / 41,910 ( 28 % )
Total registers : 23479
Total pins : 36 / 499 ( 7 % )
Total virtual pins : 0
Total block memory bits : 0 / 5,662,720 ( 0 % )
Total DSP Blocks : 107 / 112 ( 96 % )
Total HSSI RX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA RX Deserializers : 0 / 9 ( 0 % )
Total HSSI TX PCSs : 0 / 9 ( 0 % )
Total HSSI TX Channels : 0 / 9 ( 0 % )
Total PLLs : 0 / 15 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
