Riviera-PRO 2022.04.117.8517(Linux64) 2023-08-25 03:00:09

Elaboration top modules:
Verilog Module                tb
SystemVerilog Class           environment
SystemVerilog Class           *base_class
SystemVerilog Class           generator
SystemVerilog Class           driver
SystemVerilog Class           monitor
SystemVerilog Class           scoreboard
SystemVerilog Class           \std::mailbox#(transaction) \
SystemVerilog Class           \std::mailbox#([]bit) \
SystemVerilog Class           transaction


---------------------------------------------------------------------------------------------
Verilog Module                | Library | Info | Compiler Version      | Compilation Options
---------------------------------------------------------------------------------------------
tb                            | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
uart_top                      | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
uarttx                        | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
uartrx                        | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
SystemVerilog Interface       | Library | Info | Compiler Version      | Compilation Options
---------------------------------------------------------------------------------------------
uart_if                       | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
SystemVerilog Class           | Library | Info | Compiler Version      | Compilation Options
---------------------------------------------------------------------------------------------
environment                   | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
*base_class                   | vl      |      | 2022.04.117 (Linux64) | <unavailable>
generator                     | work    | SVA  | 2022.04.117 (Linux64) | -timescale 1ns/1ns
driver                        | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
monitor                       | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
scoreboard                    | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
\std::mailbox#(transaction) \ | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
\std::mailbox#([]bit) \       | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
transaction                   | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
Library                       | Comment
---------------------------------------------------------------------------------------------
vl                            | Standard Verilog library
work                          | None
---------------------------------------------------------------------------------------------


Simulation Options: asim +access+r


The performance of simulation is reduced. Version EDU Edition
