<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p106" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_106{left:83px;bottom:1080px;letter-spacing:0.08px;word-spacing:0.05px;}
#t2_106{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t3_106{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t4_106{left:83px;bottom:1014px;letter-spacing:-0.26px;word-spacing:0.07px;}
#t5_106{left:138px;bottom:918px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t6_106{left:138px;bottom:900px;letter-spacing:0.08px;}
#t7_106{left:138px;bottom:863px;}
#t8_106{left:165px;bottom:863px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t9_106{left:138px;bottom:826px;}
#ta_106{left:165px;bottom:826px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tb_106{left:138px;bottom:790px;}
#tc_106{left:165px;bottom:790px;letter-spacing:0.12px;word-spacing:-0.01px;}
#td_106{left:138px;bottom:753px;}
#te_106{left:165px;bottom:753px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tf_106{left:83px;bottom:706px;letter-spacing:0.19px;}
#tg_106{left:123px;bottom:706px;letter-spacing:0.2px;word-spacing:-0.09px;}
#th_106{left:138px;bottom:664px;letter-spacing:0.1px;word-spacing:-0.06px;}
#ti_106{left:137px;bottom:646px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tj_106{left:137px;bottom:609px;letter-spacing:0.09px;}
#tk_106{left:137px;bottom:591px;letter-spacing:0.11px;}
#tl_106{left:137px;bottom:573px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tm_106{left:137px;bottom:554px;letter-spacing:0.1px;word-spacing:-0.31px;}
#tn_106{left:137px;bottom:536px;letter-spacing:0.1px;word-spacing:-0.01px;}
#to_106{left:137px;bottom:518px;letter-spacing:0.12px;word-spacing:0.02px;}
#tp_106{left:255px;bottom:518px;letter-spacing:0.2px;}
#tq_106{left:275px;bottom:518px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tr_106{left:546px;bottom:518px;letter-spacing:0.2px;}
#ts_106{left:566px;bottom:518px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tt_106{left:137px;bottom:499px;letter-spacing:0.11px;word-spacing:0.01px;}
#tu_106{left:304px;bottom:499px;letter-spacing:0.14px;}
#tv_106{left:328px;bottom:497px;letter-spacing:0.12px;}
#tw_106{left:348px;bottom:499px;letter-spacing:0.1px;}
#tx_106{left:719px;bottom:499px;letter-spacing:0.13px;}
#ty_106{left:762px;bottom:497px;letter-spacing:0.18px;}
#tz_106{left:777px;bottom:499px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t10_106{left:138px;bottom:478px;letter-spacing:0.1px;word-spacing:0.03px;}
#t11_106{left:231px;bottom:478px;letter-spacing:0.13px;}
#t12_106{left:275px;bottom:476px;letter-spacing:0.09px;}
#t13_106{left:289px;bottom:478px;letter-spacing:0.11px;}
#t14_106{left:686px;bottom:478px;letter-spacing:0.14px;}
#t15_106{left:711px;bottom:476px;letter-spacing:0.12px;}
#t16_106{left:731px;bottom:478px;letter-spacing:0.1px;word-spacing:0.03px;}
#t17_106{left:137px;bottom:457px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t18_106{left:356px;bottom:457px;letter-spacing:0.18px;}
#t19_106{left:381px;bottom:455px;}
#t1a_106{left:389px;bottom:457px;}
#t1b_106{left:398px;bottom:457px;letter-spacing:0.14px;}
#t1c_106{left:422px;bottom:455px;}
#t1d_106{left:430px;bottom:457px;letter-spacing:0.08px;}
#t1e_106{left:137px;bottom:418px;letter-spacing:0.1px;}
#t1f_106{left:137px;bottom:399px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t1g_106{left:593px;bottom:399px;letter-spacing:0.13px;}
#t1h_106{left:636px;bottom:397px;letter-spacing:0.09px;}
#t1i_106{left:651px;bottom:399px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t1j_106{left:138px;bottom:378px;letter-spacing:0.1px;word-spacing:-0.31px;}
#t1k_106{left:138px;bottom:360px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1l_106{left:138px;bottom:323px;letter-spacing:0.11px;}
#t1m_106{left:138px;bottom:305px;letter-spacing:0.1px;word-spacing:-0.18px;}
#t1n_106{left:138px;bottom:286px;letter-spacing:0.11px;}
#t1o_106{left:138px;bottom:268px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1p_106{left:83px;bottom:222px;letter-spacing:0.18px;}
#t1q_106{left:123px;bottom:222px;letter-spacing:0.19px;word-spacing:0.01px;}
#t1r_106{left:138px;bottom:180px;letter-spacing:0.11px;}
#t1s_106{left:138px;bottom:143px;}
#t1t_106{left:165px;bottom:143px;letter-spacing:0.11px;word-spacing:0.02px;}

.s1_106{font-size:18px;font-family:Times-Italic_ay;color:#000;}
.s2_106{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_106{font-size:28px;font-family:Helvetica-Bold_7mg;color:#000;}
.s4_106{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s5_106{font-size:15px;font-family:Times-Roman_au;color:#00F;}
.s6_106{font-size:21px;font-family:Helvetica-Bold_7mg;color:#000;}
.s7_106{font-size:15px;font-family:Helvetica-Oblique_aw;color:#030;}
.s8_106{font-size:12px;font-family:Times-Italic_ay;color:#030;}
.s9_106{font-size:12px;font-family:Times-Roman_au;color:#000;}
.t.v0_106{transform:scaleX(0.905);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts106" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_aw;
	src: url("fonts/Helvetica-Oblique_aw.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg106Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg106" style="-webkit-user-select: none;"><object width="935" height="1210" data="106/106.svg" type="image/svg+xml" id="pdf106" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_106" class="t v0_106 s1_106">Chapter 7 </span>
<span id="t2_106" class="t s2_106">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span><span id="t3_106" class="t s2_106">106 </span>
<span id="t4_106" class="t s3_106">FPU Instruction Set </span>
<span id="t5_106" class="t s4_106">This chapter describes the MIPS64 instruction set architecture for the floating point unit (FPU) in the following sec- </span>
<span id="t6_106" class="t s4_106">tions: </span>
<span id="t7_106" class="t s4_106">• </span><span id="t8_106" class="t s5_106">“Binary Compatibility” on page 106 </span>
<span id="t9_106" class="t s4_106">• </span><span id="ta_106" class="t s5_106">“FPU Instructions” on page 106 </span>
<span id="tb_106" class="t s4_106">• </span><span id="tc_106" class="t s5_106">“Valid Operands for FPU Instructions” on page 117 </span>
<span id="td_106" class="t s4_106">• </span><span id="te_106" class="t s5_106">“FPU Instruction Formats” on page 119 </span>
<span id="tf_106" class="t s6_106">7.1 </span><span id="tg_106" class="t s6_106">Binary Compatibility </span>
<span id="th_106" class="t s4_106">In addition to an Instruction Set Architecture, the MIPS architecture definition includes processing resources such as </span>
<span id="ti_106" class="t s4_106">the set of Coprocessor general registers. </span>
<span id="tj_106" class="t s4_106">In Release 1 of the Architecture, the 32-bit registers in MIPS32 were enlarged to 64-bits in MIPS64; however, these </span>
<span id="tk_106" class="t s4_106">64-bit FPU registers are not backward-compatible. Instead, processors implementing the MIPS64 Architecture pro- </span>
<span id="tl_106" class="t s4_106">vide a mode bit to select either the 32-bit or 64-bit register model. In Release 2 of the Architecture and subsequent </span>
<span id="tm_106" class="t s4_106">releases, a 32-bit CPU may include a full 64-bit coprocessor, including a floating point unit that implements the same </span>
<span id="tn_106" class="t s4_106">mode bit to select a 32-bit or 64-bit FPU register model. As of Release 5 of the Architecture, if floating point is </span>
<span id="to_106" class="t s4_106">implemented, then </span><span id="tp_106" class="t s7_106">FR</span><span id="tq_106" class="t s4_106">=1 is required, i.e., the 64-bit FPU, with the </span><span id="tr_106" class="t s7_106">FR</span><span id="ts_106" class="t s4_106">=1 64-bit FPU register model, is required. As </span>
<span id="tt_106" class="t s4_106">of Release 6, 64-bit FPUs (</span><span id="tu_106" class="t s7_106">FIR </span>
<span id="tv_106" class="t s8_106">F64 </span>
<span id="tw_106" class="t s4_106">=1) no longer support the 32-bit FPU register model, that is, </span><span id="tx_106" class="t s7_106">Status </span>
<span id="ty_106" class="t s8_106">FR </span>
<span id="tz_106" class="t s4_106">=0 is not </span>
<span id="t10_106" class="t s4_106">supported, and </span><span id="t11_106" class="t s7_106">Status </span>
<span id="t12_106" class="t s8_106">FR </span>
<span id="t13_106" class="t s4_106">=1 is required and cannot be changed; whereas on a 32-bit FPU (</span><span id="t14_106" class="t s7_106">FIR </span>
<span id="t15_106" class="t s8_106">F64 </span>
<span id="t16_106" class="t s4_106">=0), 64-bit data for- </span>
<span id="t17_106" class="t s4_106">mats D and L cannot be supported (</span><span id="t18_106" class="t s7_106">FIR </span>
<span id="t19_106" class="t s8_106">D </span>
<span id="t1a_106" class="t s4_106">=</span><span id="t1b_106" class="t s7_106">FIR </span>
<span id="t1c_106" class="t s9_106">L </span>
<span id="t1d_106" class="t s4_106">=0). </span>
<span id="t1e_106" class="t s4_106">Release 6 does not provide the even-odd register pair implementation of 64-bit double-precision on a 32-bit register </span>
<span id="t1f_106" class="t s4_106">file. Release 6 provides only the flat, unpaired, 64-bit register model (as if </span><span id="t1g_106" class="t s7_106">Status </span>
<span id="t1h_106" class="t s8_106">FR </span>
<span id="t1i_106" class="t s4_106">=1); or flat, unpaired, 32-bit </span>
<span id="t1j_106" class="t s4_106">floating point registers, on a 32-bit FPU that implements 32-bit single-precision (S) and word (W) operations. but not </span>
<span id="t1k_106" class="t s4_106">64-bit double-precision (D) or longword (L) operations, which trap (and can therefore be emulated). </span>
<span id="t1l_106" class="t s4_106">In all architectures prior to Release 6, any processor implementing MIPS64 can also run MIPS32 binary programs </span>
<span id="t1m_106" class="t s4_106">built for the same, or a lower release of the Architecture, without change. For Release 6, any processor implementing </span>
<span id="t1n_106" class="t s4_106">MIPS64 Release 6 can also run MIPS32 Release 6 binary programs without change, so long as the same instruction- </span>
<span id="t1o_106" class="t s4_106">set subsets are provided. </span>
<span id="t1p_106" class="t s6_106">7.2 </span><span id="t1q_106" class="t s6_106">FPU Instructions </span>
<span id="t1r_106" class="t s4_106">The FPU instructions comprise the following functional groups: </span>
<span id="t1s_106" class="t s4_106">• </span><span id="t1t_106" class="t s5_106">Data Transfer Instructions </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
