Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jan  7 14:22:03 2025
| Host         : cadmicro-inf-el8-623207 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_timing -max_paths 10 -file ./report/kernel_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 2.242ns (51.182%)  route 2.138ns (48.818%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.704     0.704    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      1.846     2.550 f  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DOPADOP[0]
                         net (fo=5, unplaced)         0.571     3.121    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout[8]
                         LUT3 (Prop_lut3_I2_O)        0.105     3.226 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr[7]_i_4/O
                         net (fo=1, unplaced)         0.285     3.511    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[0]_2
                         LUT6 (Prop_lut6_I5_O)        0.097     3.608 f  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr[7]_i_3/O
                         net (fo=9, unplaced)         0.342     3.950    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_7_sn_1
                         LUT3 (Prop_lut3_I1_O)        0.097     4.047 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr[7]_i_1/O
                         net (fo=28, unplaced)        0.369     4.416    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop
                         LUT2 (Prop_lut2_I0_O)        0.097     4.513 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__1/O
                         net (fo=1, unplaced)         0.571     5.084    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__1_n_0
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.669    10.669    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.348    10.285    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         10.285    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.039ns (23.576%)  route 3.368ns (76.424%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.213     1.801 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12/O
                         net (fo=1, unplaced)         0.511     2.312    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.097     2.409 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11/O
                         net (fo=3, unplaced)         0.303     2.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11_n_0
                         LUT4 (Prop_lut4_I2_O)        0.097     2.809 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8/O
                         net (fo=1, unplaced)         0.511     3.320    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     3.417 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2/O
                         net (fo=3, unplaced)         0.529     3.946    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     4.043 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.329     4.372    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I0_O)        0.097     4.469 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.642     5.111    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.669    10.669    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.039ns (23.576%)  route 3.368ns (76.424%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.213     1.801 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12/O
                         net (fo=1, unplaced)         0.511     2.312    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.097     2.409 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11/O
                         net (fo=3, unplaced)         0.303     2.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11_n_0
                         LUT4 (Prop_lut4_I2_O)        0.097     2.809 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8/O
                         net (fo=1, unplaced)         0.511     3.320    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     3.417 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2/O
                         net (fo=3, unplaced)         0.529     3.946    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     4.043 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.329     4.372    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I0_O)        0.097     4.469 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.642     5.111    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.669    10.669    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.039ns (23.576%)  route 3.368ns (76.424%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.213     1.801 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12/O
                         net (fo=1, unplaced)         0.511     2.312    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.097     2.409 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11/O
                         net (fo=3, unplaced)         0.303     2.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11_n_0
                         LUT4 (Prop_lut4_I2_O)        0.097     2.809 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8/O
                         net (fo=1, unplaced)         0.511     3.320    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     3.417 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2/O
                         net (fo=3, unplaced)         0.529     3.946    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     4.043 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.329     4.372    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I0_O)        0.097     4.469 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.642     5.111    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.669    10.669    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.039ns (23.576%)  route 3.368ns (76.424%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.213     1.801 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12/O
                         net (fo=1, unplaced)         0.511     2.312    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.097     2.409 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11/O
                         net (fo=3, unplaced)         0.303     2.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11_n_0
                         LUT4 (Prop_lut4_I2_O)        0.097     2.809 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8/O
                         net (fo=1, unplaced)         0.511     3.320    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     3.417 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2/O
                         net (fo=3, unplaced)         0.529     3.946    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     4.043 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.329     4.372    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I0_O)        0.097     4.469 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.642     5.111    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.669    10.669    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.039ns (23.576%)  route 3.368ns (76.424%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.213     1.801 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12/O
                         net (fo=1, unplaced)         0.511     2.312    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.097     2.409 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11/O
                         net (fo=3, unplaced)         0.303     2.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11_n_0
                         LUT4 (Prop_lut4_I2_O)        0.097     2.809 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8/O
                         net (fo=1, unplaced)         0.511     3.320    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     3.417 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2/O
                         net (fo=3, unplaced)         0.529     3.946    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     4.043 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.329     4.372    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I0_O)        0.097     4.469 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.642     5.111    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.669    10.669    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.039ns (23.576%)  route 3.368ns (76.424%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.213     1.801 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12/O
                         net (fo=1, unplaced)         0.511     2.312    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.097     2.409 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11/O
                         net (fo=3, unplaced)         0.303     2.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11_n_0
                         LUT4 (Prop_lut4_I2_O)        0.097     2.809 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8/O
                         net (fo=1, unplaced)         0.511     3.320    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     3.417 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2/O
                         net (fo=3, unplaced)         0.529     3.946    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     4.043 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.329     4.372    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I0_O)        0.097     4.469 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.642     5.111    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.669    10.669    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.039ns (23.576%)  route 3.368ns (76.424%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.213     1.801 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12/O
                         net (fo=1, unplaced)         0.511     2.312    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.097     2.409 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11/O
                         net (fo=3, unplaced)         0.303     2.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11_n_0
                         LUT4 (Prop_lut4_I2_O)        0.097     2.809 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8/O
                         net (fo=1, unplaced)         0.511     3.320    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     3.417 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2/O
                         net (fo=3, unplaced)         0.529     3.946    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     4.043 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.329     4.372    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I0_O)        0.097     4.469 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.642     5.111    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.669    10.669    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.039ns (23.576%)  route 3.368ns (76.424%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.213     1.801 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12/O
                         net (fo=1, unplaced)         0.511     2.312    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.097     2.409 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11/O
                         net (fo=3, unplaced)         0.303     2.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11_n_0
                         LUT4 (Prop_lut4_I2_O)        0.097     2.809 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8/O
                         net (fo=1, unplaced)         0.511     3.320    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     3.417 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2/O
                         net (fo=3, unplaced)         0.529     3.946    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     4.043 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.329     4.372    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I0_O)        0.097     4.469 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.642     5.111    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.669    10.669    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.039ns (23.576%)  route 3.368ns (76.424%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.704     0.704    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.543     1.588    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.213     1.801 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12/O
                         net (fo=1, unplaced)         0.511     2.312    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.097     2.409 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11/O
                         net (fo=3, unplaced)         0.303     2.712    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_11_n_0
                         LUT4 (Prop_lut4_I2_O)        0.097     2.809 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8/O
                         net (fo=1, unplaced)         0.511     3.320    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     3.417 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2/O
                         net (fo=3, unplaced)         0.529     3.946    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     4.043 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.329     4.372    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I0_O)        0.097     4.469 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.642     5.111    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4065, unset)         0.669    10.669    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.317    10.316    bd_0_i/hls_inst/inst/gmem0_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  5.205    




