{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730745840484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730745840485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  4 13:44:00 2024 " "Processing started: Mon Nov  4 13:44:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730745840485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730745840485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ThreeBit7SegmentDecoder -c ThreeBit7SegmentDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off ThreeBit7SegmentDecoder -c ThreeBit7SegmentDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730745840485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730745841998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730745841998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebit7segmentdecoder.v 2 2 " "Found 2 design units, including 2 entities, in source file threebit7segmentdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThreeBit7SegmentDecoder " "Found entity 1: ThreeBit7SegmentDecoder" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730745853254 ""} { "Info" "ISGN_ENTITY_NAME" "2 ThreeBit7SegmentDecoderInternal " "Found entity 2: ThreeBit7SegmentDecoderInternal" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730745853254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730745853254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "At ThreeBit7SegmentDecoder.v(11) " "Verilog HDL Implicit Net warning at ThreeBit7SegmentDecoder.v(11): created implicit net for \"At\"" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730745853255 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt ThreeBit7SegmentDecoder.v(12) " "Verilog HDL Implicit Net warning at ThreeBit7SegmentDecoder.v(12): created implicit net for \"Bt\"" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730745853255 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ct ThreeBit7SegmentDecoder.v(13) " "Verilog HDL Implicit Net warning at ThreeBit7SegmentDecoder.v(13): created implicit net for \"Ct\"" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730745853255 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Dt ThreeBit7SegmentDecoder.v(14) " "Verilog HDL Implicit Net warning at ThreeBit7SegmentDecoder.v(14): created implicit net for \"Dt\"" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730745853256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Et ThreeBit7SegmentDecoder.v(15) " "Verilog HDL Implicit Net warning at ThreeBit7SegmentDecoder.v(15): created implicit net for \"Et\"" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730745853256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ft ThreeBit7SegmentDecoder.v(16) " "Verilog HDL Implicit Net warning at ThreeBit7SegmentDecoder.v(16): created implicit net for \"Ft\"" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730745853256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gt ThreeBit7SegmentDecoder.v(17) " "Verilog HDL Implicit Net warning at ThreeBit7SegmentDecoder.v(17): created implicit net for \"Gt\"" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730745853256 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ThreeBit7SegmentDecoder.v(2) " "Verilog HDL Instantiation warning at ThreeBit7SegmentDecoder.v(2): instance has no name" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730745853257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ThreeBit7SegmentDecoder " "Elaborating entity \"ThreeBit7SegmentDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730745853342 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR ThreeBit7SegmentDecoder.v(1) " "Output port \"LEDR\" at ThreeBit7SegmentDecoder.v(1) has no driver" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730745853359 "|ThreeBit7SegmentDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThreeBit7SegmentDecoderInternal ThreeBit7SegmentDecoderInternal:comb_3 " "Elaborating entity \"ThreeBit7SegmentDecoderInternal\" for hierarchy \"ThreeBit7SegmentDecoderInternal:comb_3\"" {  } { { "ThreeBit7SegmentDecoder.v" "comb_3" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730745853362 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730745853916 "|ThreeBit7SegmentDecoder|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730745853916 "|ThreeBit7SegmentDecoder|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ThreeBit7SegmentDecoder.v" "" { Text "C:/Users/User/Documents/KevinYang/ThreeBit7SegmentDecoder/ThreeBit7SegmentDecoder.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730745853916 "|ThreeBit7SegmentDecoder|LEDR[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730745853916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730745853992 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730745854790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730745854790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730745855042 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730745855042 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730745855042 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730745855042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730745855059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  4 13:44:15 2024 " "Processing ended: Mon Nov  4 13:44:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730745855059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730745855059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730745855059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730745855059 ""}
