Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 15 16:43:46 2021
| Host         : DESKTOP-8GSLD4C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file playground_control_sets_placed.rpt
| Design       : playground
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |              67 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                Enable Signal               |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                                            |                                       |                2 |              2 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | solver/sqrt_instance/m                     | solver/sqrt_instance/m[6]_i_1_n_0     |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | digits                                     | digits[39]_i_1_n_0                    |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | solver/sqrt_instance/m                     | BTNU_IBUF                             |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | solver/sqrt_instance/y_out[6]_i_2_n_0      | solver/sqrt_instance/y_out[6]_i_1_n_0 |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | solver/sqrt_instance/x_buffer[7]_i_1_n_0   | BTNU_IBUF                             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | solver/multiply_instance/a                 |                                       |                5 |             15 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | solver/multiply_instance/y_out[15]_i_1_n_0 | BTNU_IBUF                             |                7 |             17 |         2.43 |
|  CLK100MHZ_IBUF_BUFG | solver/multiply_instance/mul_busy          | solver/multiply_instance/result       |                6 |             19 |         3.17 |
|  CLK100MHZ_IBUF_BUFG |                                            | digits                                |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | digits                                     |                                       |               16 |             52 |         3.25 |
+----------------------+--------------------------------------------+---------------------------------------+------------------+----------------+--------------+


