v 4
file . "XREG.vhdl" "60759e307c1e596ab11d26977e063f02e724d3ad" "20231130194834.021":
  entity xreg at 1( 0) + 0 on 11;
  architecture behavioral of xreg at 17( 502) + 0 on 12;
file . "Testbench_XREG.vhdl" "f951782de96d07486d28984170ccfac687305752" "20231202191415.602":
  entity testbench_xreg at 1( 0) + 0 on 71;
  architecture behavior of testbench_xreg at 8( 117) + 0 on 72;
