WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 15 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 15 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500047 (Simulation time: 0 hr 0 min 15 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 9641229 heartbeat IPC: 1.40033 cumulative IPC: 1.40033 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 16765699 heartbeat IPC: 1.40362 cumulative IPC: 1.40197 (Simulation time: 0 hr 1 min 10 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 23954727 heartbeat IPC: 1.39101 cumulative IPC: 1.3983 (Simulation time: 0 hr 1 min 38 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 31122695 heartbeat IPC: 1.3951 cumulative IPC: 1.3975 (Simulation time: 0 hr 2 min 5 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 38378295 heartbeat IPC: 1.37825 cumulative IPC: 1.39361 (Simulation time: 0 hr 2 min 33 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 35878253 cumulative IPC: 1.39361 (Simulation time: 0 hr 2 min 33 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 35878253 (Simulation time: 0 hr 2 min 33 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/623.xalancbmk_s-165B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.39361 instructions: 50000002 cycles: 35878253
CPU 0 Branch Prediction Accuracy: 96.5202% MPKI: 9.7045 Average ROB Occupancy at Mispredict: 54.6618
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.7045
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     832625  HIT:     684220  MISS:     148405
LLC LOAD         ACCESS:     831982  HIT:     683853  MISS:     148129
LLC RFO          ACCESS:        255  HIT:         55  MISS:        200
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:        329  HIT:        308  MISS:         21
LLC TRANSLATION  ACCESS:         59  HIT:          4  MISS:         55
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 78.912 cycles
cpu0_DTLB TOTAL       ACCESS:   14321221  HIT:   14215124  MISS:     106097
cpu0_DTLB LOAD         ACCESS:   14321221  HIT:   14215124  MISS:     106097
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.60304 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   14804781  HIT:   10965577  MISS:    3839204
cpu0_L1D LOAD         ACCESS:   14148447  HIT:   10311252  MISS:    3837195
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:     656260  HIT:     654325  MISS:       1935
cpu0_L1D TRANSLATION  ACCESS:         74  HIT:          0  MISS:         74
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.1393 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     951621  HIT:     119140  MISS:     832481
cpu0_L2C LOAD         ACCESS:     950903  HIT:     118922  MISS:     831981
cpu0_L2C RFO          ACCESS:        280  HIT:         25  MISS:        255
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        378  HIT:        192  MISS:        186
cpu0_L2C TRANSLATION  ACCESS:         60  HIT:          1  MISS:         59
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 34.2414 cycles
cpu0_STLB TOTAL       ACCESS:      17493  HIT:      17433  MISS:         60
cpu0_STLB LOAD         ACCESS:      17493  HIT:      17433  MISS:         60
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 500.917 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     131757
  ROW_BUFFER_MISS:      16627
 AVG DBUS CONGESTED CYCLE:    3.71105
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         80  FULL:          0
