INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/imports/Lab3/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/decoder4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/imports/new/SevenSegmentTruthTable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTruthTable
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/sevensegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegment
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sim_1/imports/new/SevenSegmentTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTest
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
