// Seed: 1496416769
module module_0 (
    output uwire id_0,
    output uwire id_1
);
  always @(posedge -1'b0) begin : LABEL_0
    if (1 >= -1) begin : LABEL_1
      wait (-1);
    end
  end
  assign module_1.id_3 = 0;
  wire id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd82
) (
    input supply0 _id_0,
    output logic id_1,
    input wire id_2,
    output tri0 id_3,
    output tri0 id_4,
    input tri1 id_5
);
  assign id_3 = -1 & -1 ? id_2 : -1;
  logic [id_0 : -1] id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  always_ff @(negedge id_5 or posedge id_2) begin : LABEL_0
    id_1 <= id_2 >> 1;
  end
  logic [-1 : -1 'b0] id_8;
  wire id_9;
endmodule
