\doxysection{Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g0xx\+\_\+ll\+\_\+cortex.h File Reference}
\label{stm32g0xx__ll__cortex_8h}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_ll\_cortex.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_ll\_cortex.h}}


Header file of CORTEX LL module.  


{\ttfamily \#include "{}stm32g0xx.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ LL\+\_\+\+SYSTICK\+\_\+\+CLKSOURCE\+\_\+\+HCLK\+\_\+\+DIV8}~0x00000000U
\item 
\#define \textbf{ LL\+\_\+\+SYSTICK\+\_\+\+CLKSOURCE\+\_\+\+HCLK}~\textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Msk}
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ LL\+\_\+\+SYSTICK\+\_\+\+Is\+Active\+Counter\+Flag} (void)
\begin{DoxyCompactList}\small\item\em This function checks if the Systick counter flag is active or not. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ LL\+\_\+\+SYSTICK\+\_\+\+Set\+Clk\+Source} (uint32\+\_\+t Source)
\begin{DoxyCompactList}\small\item\em Configures the Sys\+Tick clock source @rmtoll STK\+\_\+\+CTRL CLKSOURCE LL\+\_\+\+SYSTICK\+\_\+\+Set\+Clk\+Source. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ LL\+\_\+\+SYSTICK\+\_\+\+Get\+Clk\+Source} (void)
\begin{DoxyCompactList}\small\item\em Get the Sys\+Tick clock source @rmtoll STK\+\_\+\+CTRL CLKSOURCE LL\+\_\+\+SYSTICK\+\_\+\+Get\+Clk\+Source. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ LL\+\_\+\+SYSTICK\+\_\+\+Enable\+IT} (void)
\begin{DoxyCompactList}\small\item\em Enable Sys\+Tick exception request @rmtoll STK\+\_\+\+CTRL TICKINT LL\+\_\+\+SYSTICK\+\_\+\+Enable\+IT. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ LL\+\_\+\+SYSTICK\+\_\+\+Disable\+IT} (void)
\begin{DoxyCompactList}\small\item\em Disable Sys\+Tick exception request @rmtoll STK\+\_\+\+CTRL TICKINT LL\+\_\+\+SYSTICK\+\_\+\+Disable\+IT. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ LL\+\_\+\+SYSTICK\+\_\+\+Is\+Enabled\+IT} (void)
\begin{DoxyCompactList}\small\item\em Checks if the SYSTICK interrupt is enabled or disabled. @rmtoll STK\+\_\+\+CTRL TICKINT LL\+\_\+\+SYSTICK\+\_\+\+Is\+Enabled\+IT. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ LL\+\_\+\+LPM\+\_\+\+Enable\+Sleep} (void)
\begin{DoxyCompactList}\small\item\em Processor uses sleep as its low power mode @rmtoll SCB\+\_\+\+SCR SLEEPDEEP LL\+\_\+\+LPM\+\_\+\+Enable\+Sleep. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ LL\+\_\+\+LPM\+\_\+\+Enable\+Deep\+Sleep} (void)
\begin{DoxyCompactList}\small\item\em Processor uses deep sleep as its low power mode @rmtoll SCB\+\_\+\+SCR SLEEPDEEP LL\+\_\+\+LPM\+\_\+\+Enable\+Deep\+Sleep. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ LL\+\_\+\+LPM\+\_\+\+Enable\+Sleep\+On\+Exit} (void)
\begin{DoxyCompactList}\small\item\em Configures sleep-\/on-\/exit when returning from Handler mode to Thread mode. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ LL\+\_\+\+LPM\+\_\+\+Disable\+Sleep\+On\+Exit} (void)
\begin{DoxyCompactList}\small\item\em Do not sleep when returning to Thread mode. @rmtoll SCB\+\_\+\+SCR SLEEPONEXIT LL\+\_\+\+LPM\+\_\+\+Disable\+Sleep\+On\+Exit. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ LL\+\_\+\+LPM\+\_\+\+Enable\+Event\+On\+Pend} (void)
\begin{DoxyCompactList}\small\item\em Enabled events and all interrupts, including disabled interrupts, can wakeup the processor. @rmtoll SCB\+\_\+\+SCR SEVEONPEND LL\+\_\+\+LPM\+\_\+\+Enable\+Event\+On\+Pend. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ LL\+\_\+\+LPM\+\_\+\+Disable\+Event\+On\+Pend} (void)
\begin{DoxyCompactList}\small\item\em Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded @rmtoll SCB\+\_\+\+SCR SEVEONPEND LL\+\_\+\+LPM\+\_\+\+Disable\+Event\+On\+Pend. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ LL\+\_\+\+CPUID\+\_\+\+Get\+Implementer} (void)
\begin{DoxyCompactList}\small\item\em Get Implementer code @rmtoll SCB\+\_\+\+CPUID IMPLEMENTER LL\+\_\+\+CPUID\+\_\+\+Get\+Implementer. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ LL\+\_\+\+CPUID\+\_\+\+Get\+Variant} (void)
\begin{DoxyCompactList}\small\item\em Get Variant number (The r value in the rnpn product revision identifier) @rmtoll SCB\+\_\+\+CPUID VARIANT LL\+\_\+\+CPUID\+\_\+\+Get\+Variant. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ LL\+\_\+\+CPUID\+\_\+\+Get\+Architecture} (void)
\begin{DoxyCompactList}\small\item\em Get Architecture number @rmtoll SCB\+\_\+\+CPUID ARCHITECTURE LL\+\_\+\+CPUID\+\_\+\+Get\+Architecture. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ LL\+\_\+\+CPUID\+\_\+\+Get\+Par\+No} (void)
\begin{DoxyCompactList}\small\item\em Get Part number @rmtoll SCB\+\_\+\+CPUID PARTNO LL\+\_\+\+CPUID\+\_\+\+Get\+Par\+No. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ LL\+\_\+\+CPUID\+\_\+\+Get\+Revision} (void)
\begin{DoxyCompactList}\small\item\em Get Revision number (The p value in the rnpn product revision identifier, indicates patch release) @rmtoll SCB\+\_\+\+CPUID REVISION LL\+\_\+\+CPUID\+\_\+\+Get\+Revision. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of CORTEX LL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team \begin{DoxyVerb}==============================================================================
                   ##### How to use this driver #####
==============================================================================
  [..]
  The LL CORTEX driver contains a set of generic APIs that can be
  used by user:
    (+) SYSTICK configuration used by LL_mDelay and LL_Init1msTick
        functions
    (+) Low power mode configuration (SCB register of Cortex-MCU)
    (+) MPU API to configure and enable regions
    (+) API to access to MCU info (CPUID register)\end{DoxyVerb}

\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 