// Seed: 164929648
module module_0 ();
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    inout logic id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4
);
  tri id_6 = 1;
  module_0();
  initial begin
    id_1 = 1;
    if (id_0 == id_1) begin
      id_1 = 1'b0;
    end
    if (id_3) begin
      id_1 <= 1;
    end
    if (id_0 || 1) begin
      id_6 = 1;
    end else id_6 = 1'b0;
  end
endmodule
