// Seed: 598299043
module module_0 #(
    parameter id_1 = 32'd37
);
  parameter id_1 = 1;
  logic [7:0] id_2, id_3;
  always @(negedge id_2[id_1]) release id_2[id_1 :-1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wand id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1 - id_4;
  logic id_6;
  ;
  always @(posedge !id_2) begin : LABEL_0
    $unsigned(96);
    ;
  end
endmodule
