
5_uart_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001fc  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800032c  08000334  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800032c  0800032c  00010334  2**0
                  CONTENTS
  4 .ARM          00000000  0800032c  0800032c  00010334  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800032c  08000334  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800032c  0800032c  0001032c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000330  08000330  00010330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000334  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000334  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010334  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000032c  00000000  00000000  0001035d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000148  00000000  00000000  00010689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000068  00000000  00000000  000107d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000050  00000000  00000000  00010840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fefe  00000000  00000000  00010890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000571  00000000  00000000  0002078e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00054076  00000000  00000000  00020cff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00074d75  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000e8  00000000  00000000  00074dc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000314 	.word	0x08000314

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000314 	.word	0x08000314

08000170 <main>:
void UART2_TX_init(void);
void uart2_write(int ch);


int main(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	UART2_TX_init();
 8000174:	f000 f804 	bl	8000180 <UART2_TX_init>

	while(1)
	{
		uart2_write('Y');
 8000178:	2059      	movs	r0, #89	; 0x59
 800017a:	f000 f843 	bl	8000204 <uart2_write>
 800017e:	e7fb      	b.n	8000178 <main+0x8>

08000180 <UART2_TX_init>:
	}
}

void UART2_TX_init(void)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	af00      	add	r7, sp, #0
	/*----------Configure UART GPIO pin----------*/
	/* Enable clock access to GPIOA */
	RCC->APB2ENR |= IOPAEN;
 8000184:	4b1b      	ldr	r3, [pc, #108]	; (80001f4 <UART2_TX_init+0x74>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	4a1a      	ldr	r2, [pc, #104]	; (80001f4 <UART2_TX_init+0x74>)
 800018a:	f043 0304 	orr.w	r3, r3, #4
 800018e:	6193      	str	r3, [r2, #24]

	/* Set PA2 mode to alternate function mode */
	GPIOA->CRL |= (1U<<8);
 8000190:	4b19      	ldr	r3, [pc, #100]	; (80001f8 <UART2_TX_init+0x78>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	4a18      	ldr	r2, [pc, #96]	; (80001f8 <UART2_TX_init+0x78>)
 8000196:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800019a:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= (1U<<9);
 800019c:	4b16      	ldr	r3, [pc, #88]	; (80001f8 <UART2_TX_init+0x78>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	4a15      	ldr	r2, [pc, #84]	; (80001f8 <UART2_TX_init+0x78>)
 80001a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80001a6:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &=~(1U<<10);
 80001a8:	4b13      	ldr	r3, [pc, #76]	; (80001f8 <UART2_TX_init+0x78>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	4a12      	ldr	r2, [pc, #72]	; (80001f8 <UART2_TX_init+0x78>)
 80001ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80001b2:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= (1U<<11);
 80001b4:	4b10      	ldr	r3, [pc, #64]	; (80001f8 <UART2_TX_init+0x78>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4a0f      	ldr	r2, [pc, #60]	; (80001f8 <UART2_TX_init+0x78>)
 80001ba:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80001be:	6013      	str	r3, [r2, #0]

	/*-----------Configure UART module-----------*/
	/* Enable clock access to UART2 */
	RCC->APB1ENR |= UART2EN;
 80001c0:	4b0c      	ldr	r3, [pc, #48]	; (80001f4 <UART2_TX_init+0x74>)
 80001c2:	69db      	ldr	r3, [r3, #28]
 80001c4:	4a0b      	ldr	r2, [pc, #44]	; (80001f4 <UART2_TX_init+0x74>)
 80001c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80001ca:	61d3      	str	r3, [r2, #28]

	/* Configure baud rate */
	uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 80001cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80001d0:	490a      	ldr	r1, [pc, #40]	; (80001fc <UART2_TX_init+0x7c>)
 80001d2:	480b      	ldr	r0, [pc, #44]	; (8000200 <UART2_TX_init+0x80>)
 80001d4:	f000 f82c 	bl	8000230 <uart_set_baudrate>

	/* Configure the transfer direction */
	USART2->CR1 |= CR1_TE;
 80001d8:	4b09      	ldr	r3, [pc, #36]	; (8000200 <UART2_TX_init+0x80>)
 80001da:	68db      	ldr	r3, [r3, #12]
 80001dc:	4a08      	ldr	r2, [pc, #32]	; (8000200 <UART2_TX_init+0x80>)
 80001de:	f043 0308 	orr.w	r3, r3, #8
 80001e2:	60d3      	str	r3, [r2, #12]

	/* Enable UART module */
	USART2->CR1 |= CR1_UE;
 80001e4:	4b06      	ldr	r3, [pc, #24]	; (8000200 <UART2_TX_init+0x80>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	4a05      	ldr	r2, [pc, #20]	; (8000200 <UART2_TX_init+0x80>)
 80001ea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80001ee:	60d3      	str	r3, [r2, #12]
}
 80001f0:	bf00      	nop
 80001f2:	bd80      	pop	{r7, pc}
 80001f4:	40021000 	.word	0x40021000
 80001f8:	40010800 	.word	0x40010800
 80001fc:	007a1200 	.word	0x007a1200
 8000200:	40004400 	.word	0x40004400

08000204 <uart2_write>:

void uart2_write(int ch)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
	/* Make sure the transmit register is empty */
	while(!(USART2->SR & SR_TXE));
 800020c:	bf00      	nop
 800020e:	4b07      	ldr	r3, [pc, #28]	; (800022c <uart2_write+0x28>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000216:	2b00      	cmp	r3, #0
 8000218:	d0f9      	beq.n	800020e <uart2_write+0xa>

	/* Write to transmit data register */
	USART2->DR = (ch & 0xFF);
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	4a03      	ldr	r2, [pc, #12]	; (800022c <uart2_write+0x28>)
 800021e:	b2db      	uxtb	r3, r3
 8000220:	6053      	str	r3, [r2, #4]

}
 8000222:	bf00      	nop
 8000224:	370c      	adds	r7, #12
 8000226:	46bd      	mov	sp, r7
 8000228:	bc80      	pop	{r7}
 800022a:	4770      	bx	lr
 800022c:	40004400 	.word	0x40004400

08000230 <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b084      	sub	sp, #16
 8000234:	af00      	add	r7, sp, #0
 8000236:	60f8      	str	r0, [r7, #12]
 8000238:	60b9      	str	r1, [r7, #8]
 800023a:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk, BaudRate);
 800023c:	6879      	ldr	r1, [r7, #4]
 800023e:	68b8      	ldr	r0, [r7, #8]
 8000240:	f000 f808 	bl	8000254 <compute_uart_bd>
 8000244:	4603      	mov	r3, r0
 8000246:	461a      	mov	r2, r3
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	609a      	str	r2, [r3, #8]
}
 800024c:	bf00      	nop
 800024e:	3710      	adds	r7, #16
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}

08000254 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
 800025c:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 800025e:	683b      	ldr	r3, [r7, #0]
 8000260:	085a      	lsrs	r2, r3, #1
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	441a      	add	r2, r3
 8000266:	683b      	ldr	r3, [r7, #0]
 8000268:	fbb2 f3f3 	udiv	r3, r2, r3
 800026c:	b29b      	uxth	r3, r3
}
 800026e:	4618      	mov	r0, r3
 8000270:	370c      	adds	r7, #12
 8000272:	46bd      	mov	sp, r7
 8000274:	bc80      	pop	{r7}
 8000276:	4770      	bx	lr

08000278 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000278:	480d      	ldr	r0, [pc, #52]	; (80002b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800027a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800027c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000280:	480c      	ldr	r0, [pc, #48]	; (80002b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000282:	490d      	ldr	r1, [pc, #52]	; (80002b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000284:	4a0d      	ldr	r2, [pc, #52]	; (80002bc <LoopForever+0xe>)
  movs r3, #0
 8000286:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000288:	e002      	b.n	8000290 <LoopCopyDataInit>

0800028a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800028a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800028c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800028e:	3304      	adds	r3, #4

08000290 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000290:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000292:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000294:	d3f9      	bcc.n	800028a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000296:	4a0a      	ldr	r2, [pc, #40]	; (80002c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000298:	4c0a      	ldr	r4, [pc, #40]	; (80002c4 <LoopForever+0x16>)
  movs r3, #0
 800029a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800029c:	e001      	b.n	80002a2 <LoopFillZerobss>

0800029e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800029e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002a0:	3204      	adds	r2, #4

080002a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002a4:	d3fb      	bcc.n	800029e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002a6:	f000 f811 	bl	80002cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002aa:	f7ff ff61 	bl	8000170 <main>

080002ae <LoopForever>:

LoopForever:
    b LoopForever
 80002ae:	e7fe      	b.n	80002ae <LoopForever>
  ldr   r0, =_estack
 80002b0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80002b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002b8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002bc:	08000334 	.word	0x08000334
  ldr r2, =_sbss
 80002c0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002c4:	2000001c 	.word	0x2000001c

080002c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002c8:	e7fe      	b.n	80002c8 <ADC1_2_IRQHandler>
	...

080002cc <__libc_init_array>:
 80002cc:	b570      	push	{r4, r5, r6, lr}
 80002ce:	2600      	movs	r6, #0
 80002d0:	4d0c      	ldr	r5, [pc, #48]	; (8000304 <__libc_init_array+0x38>)
 80002d2:	4c0d      	ldr	r4, [pc, #52]	; (8000308 <__libc_init_array+0x3c>)
 80002d4:	1b64      	subs	r4, r4, r5
 80002d6:	10a4      	asrs	r4, r4, #2
 80002d8:	42a6      	cmp	r6, r4
 80002da:	d109      	bne.n	80002f0 <__libc_init_array+0x24>
 80002dc:	f000 f81a 	bl	8000314 <_init>
 80002e0:	2600      	movs	r6, #0
 80002e2:	4d0a      	ldr	r5, [pc, #40]	; (800030c <__libc_init_array+0x40>)
 80002e4:	4c0a      	ldr	r4, [pc, #40]	; (8000310 <__libc_init_array+0x44>)
 80002e6:	1b64      	subs	r4, r4, r5
 80002e8:	10a4      	asrs	r4, r4, #2
 80002ea:	42a6      	cmp	r6, r4
 80002ec:	d105      	bne.n	80002fa <__libc_init_array+0x2e>
 80002ee:	bd70      	pop	{r4, r5, r6, pc}
 80002f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80002f4:	4798      	blx	r3
 80002f6:	3601      	adds	r6, #1
 80002f8:	e7ee      	b.n	80002d8 <__libc_init_array+0xc>
 80002fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80002fe:	4798      	blx	r3
 8000300:	3601      	adds	r6, #1
 8000302:	e7f2      	b.n	80002ea <__libc_init_array+0x1e>
 8000304:	0800032c 	.word	0x0800032c
 8000308:	0800032c 	.word	0x0800032c
 800030c:	0800032c 	.word	0x0800032c
 8000310:	08000330 	.word	0x08000330

08000314 <_init>:
 8000314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000316:	bf00      	nop
 8000318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800031a:	bc08      	pop	{r3}
 800031c:	469e      	mov	lr, r3
 800031e:	4770      	bx	lr

08000320 <_fini>:
 8000320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000322:	bf00      	nop
 8000324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000326:	bc08      	pop	{r3}
 8000328:	469e      	mov	lr, r3
 800032a:	4770      	bx	lr
