Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: clock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "clock.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "clock"
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : clock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Xilinx/Waitinglist_onyu/clock.vhd" in Library work.
Entity <clock> compiled.
Entity <clock> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <clock> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <clock> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Xilinx/Waitinglist_onyu/clock.vhd" line 48: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <hr10_cnt>, <hr01_cnt>, <min10_cnt>, <min01_cnt>, <sec10_cnt>, <sec01_cnt>
INFO:Xst:2679 - Register <h10_cnt> in unit <clock> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <h01_cnt> in unit <clock> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <m10_cnt> in unit <clock> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <m01_cnt> in unit <clock> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <clock> analyzed. Unit <clock> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock>.
    Related source file is "E:/Xilinx/Waitinglist_onyu/clock.vhd".
WARNING:Xst:647 - Input <mode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6x6-bit ROM for signal <DIGIT$mux0000>.
    Found 11x8-bit ROM for signal <seg$mux0000>.
WARNING:Xst:737 - Found 6-bit latch for signal <DIGIT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <seg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 21-bit up counter for signal <count_clk>.
    Found 4-bit 6-to-1 multiplexer for signal <data$mux0000>.
    Found 5-bit up counter for signal <noshow_cnt>.
    Found 1-bit register for signal <noshow_sig>.
    Found 4-bit adder for signal <noshow_sig$add0000> created at line 246.
    Found 1-bit register for signal <s01_clk>.
    Found 4-bit register for signal <s01_cnt>.
    Found 4-bit register for signal <s10_cnt>.
    Found 4-bit adder for signal <s10_cnt$addsub0000> created at line 250.
    Found 4-bit comparator greater for signal <s10_cnt$cmp_gt0000> created at line 247.
    Found 4-bit comparator less for signal <s10_cnt$cmp_lt0000> created at line 247.
    Found 8-bit up counter for signal <seg_clk_cnt>.
    Found 3-bit up counter for signal <sel>.
    Found 1-bit register for signal <temp_b3>.
    Found 1-bit register for signal <temp_s3>.
    Found 1-bit register for signal <work>.
    Found 1-bit xor2 for signal <work$xor0000> created at line 213.
    Summary:
	inferred   2 ROM(s).
	inferred   4 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <clock> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 11x8-bit ROM                                          : 1
 6x6-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 3
 21-bit up counter                                     : 1
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 5
 4-bit register                                        : 2
# Latches                                              : 3
 4-bit latch                                           : 1
 6-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 2
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 1
 4-bit 6-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 11x8-bit ROM                                          : 1
 6x6-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 3
 21-bit up counter                                     : 1
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Latches                                              : 3
 4-bit latch                                           : 1
 6-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 2
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 1
 4-bit 6-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <seg_7> (without init value) has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <clock> ...
WARNING:Xst:1710 - FF/Latch <s10_cnt_2> (without init value) has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s10_cnt_3> (without init value) has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s10_cnt_2> (without init value) has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s10_cnt_3> (without init value) has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clock, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : clock.ngr
Top Level Output File Name         : clock
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 179
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 27
#      LUT2                        : 25
#      LUT2_D                      : 1
#      LUT3                        : 19
#      LUT3_L                      : 2
#      LUT4                        : 26
#      LUT4_D                      : 2
#      LUT4_L                      : 5
#      MUXCY                       : 33
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 60
#      FDC                         : 34
#      FDCE                        : 6
#      FDPE                        : 3
#      LD                          : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 3
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                       59  out of   1920     3%  
 Number of Slice Flip Flops:             47  out of   3840     1%  
 Number of 4 input LUTs:                115  out of   3840     2%  
 Number of IOs:                          21
 Number of bonded IOBs:                  19  out of    141    13%  
    IOB Flip Flops:                      13
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 36    |
s01_clk                            | NONE(noshow_sig)       | 7     |
DIGIT_or0000(DIGIT_or00001:O)      | NONE(*)(data_0)        | 10    |
seg_or0000(seg_or00001:O)          | NONE(*)(seg_0)         | 7     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------+------------------------+-------+
Control Signal                       | Buffer(FF name)        | Load  |
-------------------------------------+------------------------+-------+
FPGA_RSTB_inv(FPGA_RSTB_inv1_INV_0:O)| NONE(count_clk_0)      | 43    |
-------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.793ns (Maximum Frequency: 147.210MHz)
   Minimum input arrival time before clock: 3.652ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.793ns (frequency: 147.210MHz)
  Total number of paths / destination ports: 827 / 38
-------------------------------------------------------------------------
Delay:               6.793ns (Levels of Logic = 22)
  Source:            count_clk_1 (FF)
  Destination:       count_clk_20 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: count_clk_1 to count_clk_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  count_clk_1 (count_clk_1)
     LUT1:I0->O            1   0.551   0.000  Mcount_count_clk_cy<1>_rt (Mcount_count_clk_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  Mcount_count_clk_cy<1> (Mcount_count_clk_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<2> (Mcount_count_clk_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<3> (Mcount_count_clk_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<4> (Mcount_count_clk_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<5> (Mcount_count_clk_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<6> (Mcount_count_clk_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<7> (Mcount_count_clk_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<8> (Mcount_count_clk_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<9> (Mcount_count_clk_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<10> (Mcount_count_clk_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<11> (Mcount_count_clk_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<12> (Mcount_count_clk_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<13> (Mcount_count_clk_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<14> (Mcount_count_clk_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<15> (Mcount_count_clk_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<16> (Mcount_count_clk_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<17> (Mcount_count_clk_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_clk_cy<18> (Mcount_count_clk_cy<18>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_count_clk_cy<19> (Mcount_count_clk_cy<19>)
     XORCY:CI->O           1   0.904   0.996  Mcount_count_clk_xor<20> (Result<20>)
     LUT2:I1->O            1   0.551   0.000  Mcount_count_clk_eqn_201 (Mcount_count_clk_eqn_20)
     FDC:D                     0.203          count_clk_20
    ----------------------------------------
    Total                      6.793ns (4.581ns logic, 2.212ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's01_clk'
  Clock period: 6.269ns (frequency: 159.515MHz)
  Total number of paths / destination ports: 57 / 9
-------------------------------------------------------------------------
Delay:               6.269ns (Levels of Logic = 3)
  Source:            s10_cnt_0 (FF)
  Destination:       s10_cnt_0 (FF)
  Source Clock:      s01_clk rising
  Destination Clock: s01_clk rising

  Data Path: s10_cnt_0 to s10_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.720   1.422  s10_cnt_0 (s10_cnt_0)
     LUT2_D:I0->LO         1   0.551   0.126  s10_cnt_not0002111 (N60)
     LUT4:I3->O            1   0.551   0.869  s10_cnt_not0002_SW0 (N48)
     LUT3:I2->O            2   0.551   0.877  s10_cnt_not0002 (s10_cnt_not0002)
     FDCE:CE                   0.602          s10_cnt_0
    ----------------------------------------
    Total                      6.269ns (2.975ns logic, 3.294ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              3.652ns (Levels of Logic = 2)
  Source:            load_b3 (PAD)
  Destination:       temp_b3 (FF)
  Destination Clock: CLK rising

  Data Path: load_b3 to temp_b3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   0.877  load_b3_IBUF (load_b3_IBUF)
     INV:I->O              1   0.551   0.801  temp_b3_not00011_INV_0 (temp_b3_not0001)
     FDPE:CE                   0.602          temp_b3
    ----------------------------------------
    Total                      3.652ns (1.974ns logic, 1.678ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's01_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            noshow_sig (FF)
  Destination:       noshow (PAD)
  Source Clock:      s01_clk rising

  Data Path: noshow_sig to noshow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.720   0.801  noshow_sig (noshow_sig)
     OBUF:I->O                 5.644          noshow_OBUF (noshow)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'seg_or0000'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.078ns (Levels of Logic = 1)
  Source:            seg_0 (LATCH)
  Destination:       SEG_A (PAD)
  Source Clock:      seg_or0000 falling

  Data Path: seg_0 to SEG_A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.633   0.801  seg_0 (seg_0)
     OBUF:I->O                 5.644          SEG_A_OBUF (SEG_A)
    ----------------------------------------
    Total                      7.078ns (6.277ns logic, 0.801ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIGIT_or0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              7.078ns (Levels of Logic = 1)
  Source:            DIGIT_5 (LATCH)
  Destination:       DIGIT<6> (PAD)
  Source Clock:      DIGIT_or0000 falling

  Data Path: DIGIT_5 to DIGIT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.633   0.801  DIGIT_5 (DIGIT_5)
     OBUF:I->O                 5.644          DIGIT_6_OBUF (DIGIT<6>)
    ----------------------------------------
    Total                      7.078ns (6.277ns logic, 0.801ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.43 secs
 
--> 

Total memory usage is 4510204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    8 (   0 filtered)

