$date
	Fri Dec  5 15:40:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 8 ! alu_out [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 4 # alu_select [3:0] $end
$var reg 8 $ b [7:0] $end
$scope module dut $end
$var wire 8 % a [7:0] $end
$var wire 8 & alu_out [7:0] $end
$var wire 4 ' alu_select [3:0] $end
$var wire 8 ( b [7:0] $end
$var reg 8 ) alu_result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11110 )
b1111 (
b0 '
b11110 &
b1111 %
b1111 $
b0 #
b1111 "
b11110 !
$end
#1
b0 !
b0 &
b0 )
b1 #
b1 '
#2
b11100001 !
b11100001 &
b11100001 )
b10 #
b10 '
#3
b1 !
b1 &
b1 )
b11 #
b11 '
#4
b1111 !
b1111 &
b1111 )
b100 #
b100 '
#5
b101 #
b101 '
#6
b0 !
b0 &
b0 )
b110 #
b110 '
#7
b11111111 !
b11111111 &
b11111111 )
b111 #
b111 '
#8
b11110000 !
b11110000 &
b11110000 )
b1000 #
b1000 '
#9
b1001 #
b1001 '
#10
b0 !
b0 &
b0 )
b1010 #
b1010 '
#11
b1 !
b1 &
b1 )
b1011 #
b1011 '
#12
b11110 !
b11110 &
b11110 )
b1100 #
b1100 '
#13
b111 !
b111 &
b111 )
b1101 #
b1101 '
#14
b11110 !
b11110 &
b11110 )
b1110 #
b1110 '
#15
b10000111 !
b10000111 &
b10000111 )
b1111 #
b1111 '
#16
