
Projet_inter_Buck_Equipe1_Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000712c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f8  080072c0  080072c0  000172c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076b8  080076b8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080076b8  080076b8  000176b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080076c0  080076c0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076c0  080076c0  000176c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080076c4  080076c4  000176c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080076c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  200001dc  080078a4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  080078a4  00020410  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a4a0  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003142  00000000  00000000  0003a6ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000c747  00000000  00000000  0003d7ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000f18  00000000  00000000  00049f38  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001550  00000000  00000000  0004ae50  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0002a0bd  00000000  00000000  0004c3a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000e9e6  00000000  00000000  0007645d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    001084b2  00000000  00000000  00084e43  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0018d2f5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003a8c  00000000  00000000  0018d370  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080072a4 	.word	0x080072a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080072a4 	.word	0x080072a4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <Set_Duty_Cycle>:
#include "Buck.h"

extern TIM_HandleTypeDef htim1;

void Set_Duty_Cycle(){
 8000f48:	b5d0      	push	{r4, r6, r7, lr}

	if (Duty_Cycle>F_TIM1*DUTY_MAX){
 8000f4a:	4c15      	ldr	r4, [pc, #84]	; (8000fa0 <Set_Duty_Cycle+0x58>)
 8000f4c:	6820      	ldr	r0, [r4, #0]
 8000f4e:	f7ff fafb 	bl	8000548 <__aeabi_f2d>
 8000f52:	a30f      	add	r3, pc, #60	; (adr r3, 8000f90 <Set_Duty_Cycle+0x48>)
 8000f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f58:	4606      	mov	r6, r0
 8000f5a:	460f      	mov	r7, r1
 8000f5c:	f7ff fddc 	bl	8000b18 <__aeabi_dcmpgt>
 8000f60:	b150      	cbz	r0, 8000f78 <Set_Duty_Cycle+0x30>
		Duty_Cycle= F_TIM1*DUTY_MAX;
 8000f62:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <Set_Duty_Cycle+0x5c>)
	} else if (Duty_Cycle<F_TIM1*DUTY_MIN)	{
		Duty_Cycle=F_TIM1*DUTY_MIN;
 8000f64:	6023      	str	r3, [r4, #0]
	}
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,Duty_Cycle);
 8000f66:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <Set_Duty_Cycle+0x60>)
 8000f68:	edd4 7a00 	vldr	s15, [r4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f72:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
}
 8000f76:	bdd0      	pop	{r4, r6, r7, pc}
	} else if (Duty_Cycle<F_TIM1*DUTY_MIN)	{
 8000f78:	a307      	add	r3, pc, #28	; (adr r3, 8000f98 <Set_Duty_Cycle+0x50>)
 8000f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f7e:	4630      	mov	r0, r6
 8000f80:	4639      	mov	r1, r7
 8000f82:	f7ff fdab 	bl	8000adc <__aeabi_dcmplt>
 8000f86:	2800      	cmp	r0, #0
 8000f88:	d0ed      	beq.n	8000f66 <Set_Duty_Cycle+0x1e>
		Duty_Cycle=F_TIM1*DUTY_MIN;
 8000f8a:	4b08      	ldr	r3, [pc, #32]	; (8000fac <Set_Duty_Cycle+0x64>)
 8000f8c:	e7ea      	b.n	8000f64 <Set_Duty_Cycle+0x1c>
 8000f8e:	bf00      	nop
 8000f90:	33333333 	.word	0x33333333
 8000f94:	407dfb33 	.word	0x407dfb33
 8000f98:	66666667 	.word	0x66666667
 8000f9c:	404aa666 	.word	0x404aa666
 8000fa0:	2000022c 	.word	0x2000022c
 8000fa4:	43efd99a 	.word	0x43efd99a
 8000fa8:	200002f0 	.word	0x200002f0
 8000fac:	42553333 	.word	0x42553333

08000fb0 <SetVout>:

void SetVout(float target){
	if(target>VOUT_MAX)target=VOUT_MAX;
 8000fb0:	eddf 7a17 	vldr	s15, [pc, #92]	; 8001010 <SetVout+0x60>
 8000fb4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void SetVout(float target){
 8000fbc:	b508      	push	{r3, lr}
	if(target>VOUT_MAX)target=VOUT_MAX;
 8000fbe:	dc19      	bgt.n	8000ff4 <SetVout+0x44>
	if(target<VOUT_MIN)target=VOUT_MIN;
 8000fc0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8000fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc8:	d501      	bpl.n	8000fce <SetVout+0x1e>
 8000fca:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8001014 <SetVout+0x64>
	Vout_set = (target)*(KVOUTMON*4096.0)/VCC;
 8000fce:	ee10 0a10 	vmov	r0, s0
 8000fd2:	f7ff fab9 	bl	8000548 <__aeabi_f2d>
 8000fd6:	a30a      	add	r3, pc, #40	; (adr r3, 8001000 <SetVout+0x50>)
 8000fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fdc:	f7ff fb0c 	bl	80005f8 <__aeabi_dmul>
 8000fe0:	a309      	add	r3, pc, #36	; (adr r3, 8001008 <SetVout+0x58>)
 8000fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fe6:	f7ff fc31 	bl	800084c <__aeabi_ddiv>
 8000fea:	f7ff fdb5 	bl	8000b58 <__aeabi_d2iz>
 8000fee:	4b0a      	ldr	r3, [pc, #40]	; (8001018 <SetVout+0x68>)
 8000ff0:	6018      	str	r0, [r3, #0]
}
 8000ff2:	bd08      	pop	{r3, pc}
	if(target>VOUT_MAX)target=VOUT_MAX;
 8000ff4:	eeb0 0a67 	vmov.f32	s0, s15
 8000ff8:	e7e9      	b.n	8000fce <SetVout+0x1e>
 8000ffa:	bf00      	nop
 8000ffc:	f3af 8000 	nop.w
 8001000:	bec9cdc5 	.word	0xbec9cdc5
 8001004:	406b5183 	.word	0x406b5183
 8001008:	66666666 	.word	0x66666666
 800100c:	400a6666 	.word	0x400a6666
 8001010:	42400000 	.word	0x42400000
 8001014:	00000000 	.word	0x00000000
 8001018:	20000240 	.word	0x20000240
 800101c:	00000000 	.word	0x00000000

08001020 <SetI>:

void SetI(float target){
	if(target>IOUT_MAX)target=IOUT_MAX;
 8001020:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8001024:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void SetI(float target){
 800102c:	b508      	push	{r3, lr}
	if(target>IOUT_MAX)target=IOUT_MAX;
 800102e:	dc19      	bgt.n	8001064 <SetI+0x44>
	if(target<IOUT_MIN)target=IOUT_MIN;
 8001030:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001038:	d501      	bpl.n	800103e <SetI+0x1e>
 800103a:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8001080 <SetI+0x60>
	Iout_set = (target)*(KIMON*4096.0)/VCC;
 800103e:	ee10 0a10 	vmov	r0, s0
 8001042:	f7ff fa81 	bl	8000548 <__aeabi_f2d>
 8001046:	a30a      	add	r3, pc, #40	; (adr r3, 8001070 <SetI+0x50>)
 8001048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104c:	f7ff fad4 	bl	80005f8 <__aeabi_dmul>
 8001050:	a309      	add	r3, pc, #36	; (adr r3, 8001078 <SetI+0x58>)
 8001052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001056:	f7ff fbf9 	bl	800084c <__aeabi_ddiv>
 800105a:	f7ff fd7d 	bl	8000b58 <__aeabi_d2iz>
 800105e:	4b09      	ldr	r3, [pc, #36]	; (8001084 <SetI+0x64>)
 8001060:	6018      	str	r0, [r3, #0]
}
 8001062:	bd08      	pop	{r3, pc}
	if(target>IOUT_MAX)target=IOUT_MAX;
 8001064:	eeb0 0a67 	vmov.f32	s0, s15
 8001068:	e7e9      	b.n	800103e <SetI+0x1e>
 800106a:	bf00      	nop
 800106c:	f3af 8000 	nop.w
 8001070:	0624dd2f 	.word	0x0624dd2f
 8001074:	40939581 	.word	0x40939581
 8001078:	66666666 	.word	0x66666666
 800107c:	400a6666 	.word	0x400a6666
 8001080:	00000000 	.word	0x00000000
 8001084:	2000020c 	.word	0x2000020c

08001088 <Set_Duty_OL>:

void Set_Duty_OL(float target){
 8001088:	b508      	push	{r3, lr}
	if(target>DUTY_MAX)target=DUTY_MAX;
 800108a:	ee10 0a10 	vmov	r0, s0
void Set_Duty_OL(float target){
 800108e:	ed2d 8b02 	vpush	{d8}
 8001092:	eeb0 8a40 	vmov.f32	s16, s0
	if(target>DUTY_MAX)target=DUTY_MAX;
 8001096:	f7ff fa57 	bl	8000548 <__aeabi_f2d>
 800109a:	a31c      	add	r3, pc, #112	; (adr r3, 800110c <Set_Duty_OL+0x84>)
 800109c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a0:	f7ff fd3a 	bl	8000b18 <__aeabi_dcmpgt>
 80010a4:	eddf 7a14 	vldr	s15, [pc, #80]	; 80010f8 <Set_Duty_OL+0x70>
 80010a8:	2800      	cmp	r0, #0
 80010aa:	bf18      	it	ne
 80010ac:	eeb0 8a67 	vmovne.f32	s16, s15
	if(target<DUTY_MIN)target=DUTY_MIN;
 80010b0:	ee18 0a10 	vmov	r0, s16
 80010b4:	f7ff fa48 	bl	8000548 <__aeabi_f2d>
 80010b8:	a30d      	add	r3, pc, #52	; (adr r3, 80010f0 <Set_Duty_OL+0x68>)
 80010ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010be:	f7ff fd0d 	bl	8000adc <__aeabi_dcmplt>
 80010c2:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80010fc <Set_Duty_OL+0x74>
	Duty_Cycle=(target)*F_TIM1;
 80010c6:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8001100 <Set_Duty_OL+0x78>
 80010ca:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001104 <Set_Duty_OL+0x7c>
 80010ce:	4b0e      	ldr	r3, [pc, #56]	; (8001108 <Set_Duty_OL+0x80>)
	if(target<DUTY_MIN)target=DUTY_MIN;
 80010d0:	2800      	cmp	r0, #0
 80010d2:	bf18      	it	ne
 80010d4:	eeb0 8a67 	vmovne.f32	s16, s15
	Duty_Cycle=(target)*F_TIM1;
 80010d8:	ee28 8a00 	vmul.f32	s16, s16, s0
 80010dc:	eec8 7a07 	vdiv.f32	s15, s16, s14
	Set_Duty_Cycle();
}
 80010e0:	ecbd 8b02 	vpop	{d8}
	Duty_Cycle=(target)*F_TIM1;
 80010e4:	edc3 7a00 	vstr	s15, [r3]
}
 80010e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Set_Duty_Cycle();
 80010ec:	f7ff bf2c 	b.w	8000f48 <Set_Duty_Cycle>
 80010f0:	9999999a 	.word	0x9999999a
 80010f4:	3fb99999 	.word	0x3fb99999
 80010f8:	3f666666 	.word	0x3f666666
 80010fc:	3dcccccd 	.word	0x3dcccccd
 8001100:	4c989680 	.word	0x4c989680
 8001104:	48127c00 	.word	0x48127c00
 8001108:	2000022c 	.word	0x2000022c
 800110c:	cccccccd 	.word	0xcccccccd
 8001110:	3feccccc 	.word	0x3feccccc
 8001114:	00000000 	.word	0x00000000

08001118 <RegulateCV>:

void RegulateCV(void){
 8001118:	b508      	push	{r3, lr}
	Delta_Err = Vout_set - Vout_mon;
 800111a:	4a15      	ldr	r2, [pc, #84]	; (8001170 <RegulateCV+0x58>)
 800111c:	4b15      	ldr	r3, [pc, #84]	; (8001174 <RegulateCV+0x5c>)
 800111e:	6812      	ldr	r2, [r2, #0]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	1a9b      	subs	r3, r3, r2
 8001124:	ee07 3a90 	vmov	s15, r3
 8001128:	4b13      	ldr	r3, [pc, #76]	; (8001178 <RegulateCV+0x60>)
 800112a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800112e:	edc3 7a00 	vstr	s15, [r3]
		Err_Tot = SAT_ERR_TOT;
	}else if (Err_Tot < -(SAT_ERR_TOT)){
		Err_Tot = -SAT_ERR_TOT;
	}
*/
	Delta_Duty = (Delta_Err *KP_CV) ;//+ (Err_Tot *KI_CV );
 8001132:	ee17 0a90 	vmov	r0, s15
 8001136:	f7ff fa07 	bl	8000548 <__aeabi_f2d>
 800113a:	a30b      	add	r3, pc, #44	; (adr r3, 8001168 <RegulateCV+0x50>)
 800113c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001140:	f7ff fa5a 	bl	80005f8 <__aeabi_dmul>
 8001144:	f7ff fd30 	bl	8000ba8 <__aeabi_d2f>
 8001148:	4b0c      	ldr	r3, [pc, #48]	; (800117c <RegulateCV+0x64>)
 800114a:	6018      	str	r0, [r3, #0]
	Duty_Cycle += Delta_Duty;
 800114c:	4b0c      	ldr	r3, [pc, #48]	; (8001180 <RegulateCV+0x68>)
	Delta_Duty = (Delta_Err *KP_CV) ;//+ (Err_Tot *KI_CV );
 800114e:	ee07 0a10 	vmov	s14, r0
	Duty_Cycle += Delta_Duty;
 8001152:	edd3 7a00 	vldr	s15, [r3]
 8001156:	ee77 7a87 	vadd.f32	s15, s15, s14
 800115a:	edc3 7a00 	vstr	s15, [r3]

	Set_Duty_Cycle();
}
 800115e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Set_Duty_Cycle();
 8001162:	f7ff bef1 	b.w	8000f48 <Set_Duty_Cycle>
 8001166:	bf00      	nop
 8001168:	9999999a 	.word	0x9999999a
 800116c:	3fa99999 	.word	0x3fa99999
 8001170:	20000228 	.word	0x20000228
 8001174:	20000240 	.word	0x20000240
 8001178:	20000230 	.word	0x20000230
 800117c:	20000218 	.word	0x20000218
 8001180:	2000022c 	.word	0x2000022c
 8001184:	00000000 	.word	0x00000000

08001188 <RegulateCC>:

void RegulateCC(void){
 8001188:	b508      	push	{r3, lr}
	Delta_Err = Iout_set - I_mon;
 800118a:	4a15      	ldr	r2, [pc, #84]	; (80011e0 <RegulateCC+0x58>)
 800118c:	4b15      	ldr	r3, [pc, #84]	; (80011e4 <RegulateCC+0x5c>)
 800118e:	6812      	ldr	r2, [r2, #0]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	1a9b      	subs	r3, r3, r2
 8001194:	ee07 3a90 	vmov	s15, r3
 8001198:	4b13      	ldr	r3, [pc, #76]	; (80011e8 <RegulateCC+0x60>)
 800119a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800119e:	edc3 7a00 	vstr	s15, [r3]
	if (Err_Tot < -(SAT_ERR_TOT))
	{
		Err_Tot = -SAT_ERR_TOT;
	}*/

	Delta_Duty = (Delta_Err *KP_CC);//+ (Err_Tot * KI_CC);
 80011a2:	ee17 0a90 	vmov	r0, s15
 80011a6:	f7ff f9cf 	bl	8000548 <__aeabi_f2d>
 80011aa:	a30b      	add	r3, pc, #44	; (adr r3, 80011d8 <RegulateCC+0x50>)
 80011ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b0:	f7ff fa22 	bl	80005f8 <__aeabi_dmul>
 80011b4:	f7ff fcf8 	bl	8000ba8 <__aeabi_d2f>
 80011b8:	4b0c      	ldr	r3, [pc, #48]	; (80011ec <RegulateCC+0x64>)
 80011ba:	6018      	str	r0, [r3, #0]
	Duty_Cycle += Delta_Duty;
 80011bc:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <RegulateCC+0x68>)
	Delta_Duty = (Delta_Err *KP_CC);//+ (Err_Tot * KI_CC);
 80011be:	ee07 0a10 	vmov	s14, r0
	Duty_Cycle += Delta_Duty;
 80011c2:	edd3 7a00 	vldr	s15, [r3]
 80011c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011ca:	edc3 7a00 	vstr	s15, [r3]

	Set_Duty_Cycle();
}
 80011ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Set_Duty_Cycle();
 80011d2:	f7ff beb9 	b.w	8000f48 <Set_Duty_Cycle>
 80011d6:	bf00      	nop
 80011d8:	9999999a 	.word	0x9999999a
 80011dc:	3fb99999 	.word	0x3fb99999
 80011e0:	2000021c 	.word	0x2000021c
 80011e4:	2000020c 	.word	0x2000020c
 80011e8:	20000230 	.word	0x20000230
 80011ec:	20000218 	.word	0x20000218
 80011f0:	2000022c 	.word	0x2000022c
 80011f4:	00000000 	.word	0x00000000

080011f8 <getVout>:
	Pin_p = Pin;
	Iout_set = Iout_set + I_inc;*/
}


float getVout(void){
 80011f8:	b508      	push	{r3, lr}
	return (float)Vout_mon*(VCC/KVOUTMON/4096.0);
 80011fa:	4b0d      	ldr	r3, [pc, #52]	; (8001230 <getVout+0x38>)
 80011fc:	6818      	ldr	r0, [r3, #0]
 80011fe:	ee07 0a90 	vmov	s15, r0
 8001202:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001206:	ee17 0a90 	vmov	r0, s15
 800120a:	f7ff f99d 	bl	8000548 <__aeabi_f2d>
 800120e:	a306      	add	r3, pc, #24	; (adr r3, 8001228 <getVout+0x30>)
 8001210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001214:	f7ff f9f0 	bl	80005f8 <__aeabi_dmul>
 8001218:	f7ff fcc6 	bl	8000ba8 <__aeabi_d2f>
}
 800121c:	ee00 0a10 	vmov	s0, r0
 8001220:	bd08      	pop	{r3, pc}
 8001222:	bf00      	nop
 8001224:	f3af 8000 	nop.w
 8001228:	f2c97f2c 	.word	0xf2c97f2c
 800122c:	3f8eec97 	.word	0x3f8eec97
 8001230:	20000228 	.word	0x20000228
 8001234:	00000000 	.word	0x00000000

08001238 <getIout>:
float getIout(void){
 8001238:	b508      	push	{r3, lr}
	return (float)I_mon*(VCC/KIMON/4096.0);
 800123a:	4b0d      	ldr	r3, [pc, #52]	; (8001270 <getIout+0x38>)
 800123c:	6818      	ldr	r0, [r3, #0]
 800123e:	ee07 0a90 	vmov	s15, r0
 8001242:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001246:	ee17 0a90 	vmov	r0, s15
 800124a:	f7ff f97d 	bl	8000548 <__aeabi_f2d>
 800124e:	a306      	add	r3, pc, #24	; (adr r3, 8001268 <getIout+0x30>)
 8001250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001254:	f7ff f9d0 	bl	80005f8 <__aeabi_dmul>
 8001258:	f7ff fca6 	bl	8000ba8 <__aeabi_d2f>
}
 800125c:	ee00 0a10 	vmov	s0, r0
 8001260:	bd08      	pop	{r3, pc}
 8001262:	bf00      	nop
 8001264:	f3af 8000 	nop.w
 8001268:	91919191 	.word	0x91919191
 800126c:	3f659191 	.word	0x3f659191
 8001270:	2000021c 	.word	0x2000021c
 8001274:	00000000 	.word	0x00000000

08001278 <getVin>:
float getVin(void){
 8001278:	b508      	push	{r3, lr}
	return (float)Vin_mon*(VCC/KVINMON/4096.0);
 800127a:	4b0d      	ldr	r3, [pc, #52]	; (80012b0 <getVin+0x38>)
 800127c:	6818      	ldr	r0, [r3, #0]
 800127e:	ee07 0a90 	vmov	s15, r0
 8001282:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001286:	ee17 0a90 	vmov	r0, s15
 800128a:	f7ff f95d 	bl	8000548 <__aeabi_f2d>
 800128e:	a306      	add	r3, pc, #24	; (adr r3, 80012a8 <getVin+0x30>)
 8001290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001294:	f7ff f9b0 	bl	80005f8 <__aeabi_dmul>
 8001298:	f7ff fc86 	bl	8000ba8 <__aeabi_d2f>
}
 800129c:	ee00 0a10 	vmov	s0, r0
 80012a0:	bd08      	pop	{r3, pc}
 80012a2:	bf00      	nop
 80012a4:	f3af 8000 	nop.w
 80012a8:	ef5f1398 	.word	0xef5f1398
 80012ac:	3f8e00d7 	.word	0x3f8e00d7
 80012b0:	20000210 	.word	0x20000210

080012b4 <printBuckStatus>:

void printBuckStatus(void){
 80012b4:	b530      	push	{r4, r5, lr}
 80012b6:	ed2d 8b02 	vpush	{d8}
 80012ba:	b08b      	sub	sp, #44	; 0x2c
	printf("Vin %.1fV, Vout %.1fV, Iout %.2fA, Duty : %.1f%%, Pout %.1fWRegmode ",getVin(), getVout(), getIout(), Duty_Cycle*100/533,getIout()*getVout());
 80012bc:	f7ff ffdc 	bl	8001278 <getVin>
 80012c0:	ed8d 0a09 	vstr	s0, [sp, #36]	; 0x24
 80012c4:	f7ff ff98 	bl	80011f8 <getVout>
 80012c8:	eeb0 8a40 	vmov.f32	s16, s0
 80012cc:	f7ff ffb4 	bl	8001238 <getIout>
 80012d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80012d2:	eef0 8a40 	vmov.f32	s17, s0
 80012d6:	f7ff f937 	bl	8000548 <__aeabi_f2d>
 80012da:	ee68 7a28 	vmul.f32	s15, s16, s17
 80012de:	4604      	mov	r4, r0
 80012e0:	ee17 0a90 	vmov	r0, s15
 80012e4:	460d      	mov	r5, r1
 80012e6:	f7ff f92f 	bl	8000548 <__aeabi_f2d>
 80012ea:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80012ee:	4b1d      	ldr	r3, [pc, #116]	; (8001364 <printBuckStatus+0xb0>)
 80012f0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001368 <printBuckStatus+0xb4>
 80012f4:	edd3 7a00 	vldr	s15, [r3]
 80012f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012fc:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800136c <printBuckStatus+0xb8>
 8001300:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8001304:	ee17 0a90 	vmov	r0, s15
 8001308:	f7ff f91e 	bl	8000548 <__aeabi_f2d>
 800130c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001310:	ee18 0a90 	vmov	r0, s17
 8001314:	f7ff f918 	bl	8000548 <__aeabi_f2d>
 8001318:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800131c:	ee18 0a10 	vmov	r0, s16
 8001320:	f7ff f912 	bl	8000548 <__aeabi_f2d>
 8001324:	462b      	mov	r3, r5
 8001326:	e9cd 0100 	strd	r0, r1, [sp]
 800132a:	4622      	mov	r2, r4
 800132c:	4810      	ldr	r0, [pc, #64]	; (8001370 <printBuckStatus+0xbc>)
 800132e:	f004 f88b 	bl	8005448 <iprintf>
	switch(Reg_Mode){
 8001332:	4b10      	ldr	r3, [pc, #64]	; (8001374 <printBuckStatus+0xc0>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2b03      	cmp	r3, #3
 8001338:	d806      	bhi.n	8001348 <printBuckStatus+0x94>
 800133a:	e8df f003 	tbb	[pc, r3]
 800133e:	0f02      	.short	0x0f02
 8001340:	0d11      	.short	0x0d11
	case REG_MODE_CV :
		printf("CV");
 8001342:	480d      	ldr	r0, [pc, #52]	; (8001378 <printBuckStatus+0xc4>)
		break;
	case REG_MODE_CC :
		printf("CC");
		break;
	case REG_MODE_MPPT:
		printf("MPPT");
 8001344:	f004 f880 	bl	8005448 <iprintf>
		break;
	default :
		break;
	}
	printf("\r\n");
 8001348:	480c      	ldr	r0, [pc, #48]	; (800137c <printBuckStatus+0xc8>)
//	printf("\tI_mon : %d\t Vin_mon : %d Err : %d\r\n",I_mon,Vin_mon,Delta_Err);
}
 800134a:	b00b      	add	sp, #44	; 0x2c
 800134c:	ecbd 8b02 	vpop	{d8}
 8001350:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	printf("\r\n");
 8001354:	f004 b8ec 	b.w	8005530 <puts>
		printf("OL");
 8001358:	4809      	ldr	r0, [pc, #36]	; (8001380 <printBuckStatus+0xcc>)
 800135a:	e7f3      	b.n	8001344 <printBuckStatus+0x90>
		printf("CC");
 800135c:	4809      	ldr	r0, [pc, #36]	; (8001384 <printBuckStatus+0xd0>)
 800135e:	e7f1      	b.n	8001344 <printBuckStatus+0x90>
		printf("MPPT");
 8001360:	4809      	ldr	r0, [pc, #36]	; (8001388 <printBuckStatus+0xd4>)
 8001362:	e7ef      	b.n	8001344 <printBuckStatus+0x90>
 8001364:	2000022c 	.word	0x2000022c
 8001368:	42c80000 	.word	0x42c80000
 800136c:	44054000 	.word	0x44054000
 8001370:	080072c0 	.word	0x080072c0
 8001374:	20000224 	.word	0x20000224
 8001378:	08007305 	.word	0x08007305
 800137c:	08007395 	.word	0x08007395
 8001380:	08007308 	.word	0x08007308
 8001384:	0800730b 	.word	0x0800730b
 8001388:	0800730e 	.word	0x0800730e

0800138c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800138c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800138e:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001390:	2224      	movs	r2, #36	; 0x24
 8001392:	2100      	movs	r1, #0
 8001394:	a806      	add	r0, sp, #24
 8001396:	f003 fbf3 	bl	8004b80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800139a:	2214      	movs	r2, #20
 800139c:	2100      	movs	r1, #0
 800139e:	4668      	mov	r0, sp
 80013a0:	f003 fbee 	bl	8004b80 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013a4:	2100      	movs	r1, #0
 80013a6:	2288      	movs	r2, #136	; 0x88
 80013a8:	a816      	add	r0, sp, #88	; 0x58
 80013aa:	f003 fbe9 	bl	8004b80 <memset>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013b2:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013b4:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 10;
 80013ba:	2701      	movs	r7, #1
 80013bc:	230a      	movs	r3, #10
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013be:	2607      	movs	r6, #7
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c0:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLN = 10;
 80013c2:	e9cd 7311 	strd	r7, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013c6:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013c8:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013cc:	e9cd 6413 	strd	r6, r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013d0:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d2:	f001 fd0f 	bl	8002df4 <HAL_RCC_OscConfig>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d6:	2303      	movs	r3, #3
 80013d8:	210f      	movs	r1, #15
 80013da:	e9cd 1300 	strd	r1, r3, [sp]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013de:	2500      	movs	r5, #0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013e0:	2104      	movs	r1, #4
 80013e2:	4668      	mov	r0, sp
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013e4:	e9cd 5502 	strd	r5, r5, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e8:	9504      	str	r5, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013ea:	f001 ff89 	bl	8003300 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 80013ee:	f244 0302 	movw	r3, #16386	; 0x4002
 80013f2:	9316      	str	r3, [sp, #88]	; 0x58
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80013f4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80013f8:	9334      	str	r3, [sp, #208]	; 0xd0
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80013fa:	2308      	movs	r3, #8
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80013fc:	e9cd 3619 	strd	r3, r6, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001400:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001402:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001406:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001408:	9525      	str	r5, [sp, #148]	; 0x94
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800140a:	e9cd 4717 	strd	r4, r7, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800140e:	e9cd 441b 	strd	r4, r4, [sp, #108]	; 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001412:	f002 f935 	bl	8003680 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001416:	f44f 7000 	mov.w	r0, #512	; 0x200
 800141a:	f001 fc25 	bl	8002c68 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 800141e:	b039      	add	sp, #228	; 0xe4
 8001420:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001424 <main>:
{
 8001424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001428:	ed2d 8b02 	vpush	{d8}
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800142c:	4dcd      	ldr	r5, [pc, #820]	; (8001764 <main+0x340>)
  huart2.Instance = USART2;
 800142e:	4fce      	ldr	r7, [pc, #824]	; (8001768 <main+0x344>)
{
 8001430:	b0a1      	sub	sp, #132	; 0x84
  HAL_Init();
 8001432:	f000 fca3 	bl	8001d7c <HAL_Init>
  SystemClock_Config();
 8001436:	f7ff ffa9 	bl	800138c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143a:	2214      	movs	r2, #20
 800143c:	2100      	movs	r1, #0
 800143e:	a815      	add	r0, sp, #84	; 0x54
 8001440:	f003 fb9e 	bl	8004b80 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001444:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001446:	f043 0304 	orr.w	r3, r3, #4
 800144a:	64eb      	str	r3, [r5, #76]	; 0x4c
 800144c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800144e:	f003 0304 	and.w	r3, r3, #4
 8001452:	9303      	str	r3, [sp, #12]
 8001454:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001456:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800145c:	64eb      	str	r3, [r5, #76]	; 0x4c
 800145e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001460:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001464:	9304      	str	r3, [sp, #16]
 8001466:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001468:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800146a:	f043 0301 	orr.w	r3, r3, #1
 800146e:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001470:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	9305      	str	r3, [sp, #20]
 8001478:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800147a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800147c:	f043 0302 	orr.w	r3, r3, #2
 8001480:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001482:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001484:	f003 0302 	and.w	r3, r3, #2
 8001488:	9306      	str	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	2120      	movs	r1, #32
 800148e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001492:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001494:	f001 fbda 	bl	8002c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8001498:	2200      	movs	r2, #0
 800149a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800149e:	48b3      	ldr	r0, [pc, #716]	; (800176c <main+0x348>)
 80014a0:	f001 fbd4 	bl	8002c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014a4:	4bb2      	ldr	r3, [pc, #712]	; (8001770 <main+0x34c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014a6:	48b3      	ldr	r0, [pc, #716]	; (8001774 <main+0x350>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a8:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014aa:	f44f 5b00 	mov.w	fp, #8192	; 0x2000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014ae:	a915      	add	r1, sp, #84	; 0x54

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	f04f 0901 	mov.w	r9, #1
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014b4:	e9cd b315 	strd	fp, r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b8:	f04f 0820 	mov.w	r8, #32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014bc:	9417      	str	r4, [sp, #92]	; 0x5c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014be:	f001 fae3 	bl	8002a88 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014c2:	a915      	add	r1, sp, #84	; 0x54
 80014c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

  /*Configure GPIO pin : B2_Pin */
  GPIO_InitStruct.Pin = B2_Pin;
 80014c8:	f04f 0a10 	mov.w	sl, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014cc:	e9cd 8915 	strd	r8, r9, [sp, #84]	; 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d0:	e9cd 4417 	strd	r4, r4, [sp, #92]	; 0x5c
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014d4:	f001 fad8 	bl	8002a88 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 80014d8:	a915      	add	r1, sp, #84	; 0x54
 80014da:	48a6      	ldr	r0, [pc, #664]	; (8001774 <main+0x350>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014dc:	f8cd 905c 	str.w	r9, [sp, #92]	; 0x5c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014e0:	e9cd a415 	strd	sl, r4, [sp, #84]	; 0x54
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 80014e4:	f001 fad0 	bl	8002a88 <HAL_GPIO_Init>
  /*Configure GPIO pin : LD1_Pin */
  GPIO_InitStruct.Pin = LD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 80014e8:	a915      	add	r1, sp, #84	; 0x54
 80014ea:	48a0      	ldr	r0, [pc, #640]	; (800176c <main+0x348>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ec:	e9cd b915 	strd	fp, r9, [sp, #84]	; 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f0:	e9cd 4417 	strd	r4, r4, [sp, #92]	; 0x5c
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 80014f4:	f001 fac8 	bl	8002a88 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014f8:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80014fa:	ea43 0309 	orr.w	r3, r3, r9
 80014fe:	64ab      	str	r3, [r5, #72]	; 0x48
 8001500:	6cab      	ldr	r3, [r5, #72]	; 0x48
  hadc1.Instance = ADC1;
 8001502:	4d9d      	ldr	r5, [pc, #628]	; (8001778 <main+0x354>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001504:	ea03 0309 	and.w	r3, r3, r9
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001508:	4621      	mov	r1, r4
 800150a:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800150c:	9302      	str	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800150e:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001510:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001512:	f001 f96d 	bl	80027f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001516:	200b      	movs	r0, #11
 8001518:	f001 f99e 	bl	8002858 <HAL_NVIC_EnableIRQ>
  huart2.Init.BaudRate = 115200;
 800151c:	4a97      	ldr	r2, [pc, #604]	; (800177c <main+0x358>)
  huart2.Init.Parity = UART_PARITY_NONE;
 800151e:	613c      	str	r4, [r7, #16]
  huart2.Init.BaudRate = 115200;
 8001520:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001524:	260c      	movs	r6, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001526:	4638      	mov	r0, r7
  huart2.Init.BaudRate = 115200;
 8001528:	e9c7 2300 	strd	r2, r3, [r7]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800152c:	e9c7 6405 	strd	r6, r4, [r7, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001530:	e9c7 4402 	strd	r4, r4, [r7, #8]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001534:	e9c7 4407 	strd	r4, r4, [r7, #28]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001538:	627c      	str	r4, [r7, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800153a:	f003 fac9 	bl	8004ad0 <HAL_UART_Init>
  ADC_ChannelConfTypeDef sConfig = {0};
 800153e:	2218      	movs	r2, #24
 8001540:	4621      	mov	r1, r4
 8001542:	a815      	add	r0, sp, #84	; 0x54
  ADC_MultiModeTypeDef multimode = {0};
 8001544:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
 8001548:	9410      	str	r4, [sp, #64]	; 0x40
  ADC_ChannelConfTypeDef sConfig = {0};
 800154a:	f003 fb19 	bl	8004b80 <memset>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 800154e:	498c      	ldr	r1, [pc, #560]	; (8001780 <main+0x35c>)
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001550:	f8c5 9010 	str.w	r9, [r5, #16]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8001554:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001558:	e9c5 1300 	strd	r1, r3, [r5]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800155c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001560:	2308      	movs	r3, #8
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001562:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 8001566:	e9c5 020a 	strd	r0, r2, [r5, #40]	; 0x28
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800156a:	616b      	str	r3, [r5, #20]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800156c:	f885 9030 	strb.w	r9, [r5, #48]	; 0x30
  hadc1.Init.NbrOfConversion = 3;
 8001570:	2303      	movs	r3, #3
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001572:	f44f 5980 	mov.w	r9, #4096	; 0x1000
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001576:	4628      	mov	r0, r5
  hadc1.Init.NbrOfConversion = 3;
 8001578:	61eb      	str	r3, [r5, #28]
 800157a:	9301      	str	r3, [sp, #4]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800157c:	f8c5 9034 	str.w	r9, [r5, #52]	; 0x34
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001580:	e9c5 4402 	strd	r4, r4, [r5, #8]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001584:	762c      	strb	r4, [r5, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001586:	766c      	strb	r4, [r5, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001588:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.OversamplingMode = DISABLE;
 800158c:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001590:	f000 fc4a 	bl	8001e28 <HAL_ADC_Init>
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001594:	a90e      	add	r1, sp, #56	; 0x38
 8001596:	4628      	mov	r0, r5
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001598:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800159a:	f001 f89f 	bl	80026dc <HAL_ADCEx_MultiModeConfigChannel>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800159e:	f8df c20c 	ldr.w	ip, [pc, #524]	; 80017ac <main+0x388>
 80015a2:	2206      	movs	r2, #6
 80015a4:	e9cd c215 	strd	ip, r2, [sp, #84]	; 0x54
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015a8:	f04f 0e05 	mov.w	lr, #5
 80015ac:	227f      	movs	r2, #127	; 0x7f
 80015ae:	e9cd e217 	strd	lr, r2, [sp, #92]	; 0x5c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015b2:	a915      	add	r1, sp, #84	; 0x54
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015b4:	2204      	movs	r2, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015b6:	4628      	mov	r0, r5
  sConfig.Offset = 0;
 80015b8:	e9cd 2419 	strd	r2, r4, [sp, #100]	; 0x64
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015bc:	f000 fd58 	bl	8002070 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_2;
 80015c0:	4a70      	ldr	r2, [pc, #448]	; (8001784 <main+0x360>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c2:	a915      	add	r1, sp, #84	; 0x54
 80015c4:	4628      	mov	r0, r5
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80015c6:	e9cd 2615 	strd	r2, r6, [sp, #84]	; 0x54
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015ca:	f000 fd51 	bl	8002070 <HAL_ADC_ConfigChannel>
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80015ce:	4b6e      	ldr	r3, [pc, #440]	; (8001788 <main+0x364>)
  htim1.Init.Period = 80000000UL/F_PWM;
 80015d0:	4e6e      	ldr	r6, [pc, #440]	; (800178c <main+0x368>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80015d2:	2212      	movs	r2, #18
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015d4:	a915      	add	r1, sp, #84	; 0x54
 80015d6:	4628      	mov	r0, r5
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80015d8:	e9cd 3215 	strd	r3, r2, [sp, #84]	; 0x54
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015dc:	f000 fd48 	bl	8002070 <HAL_ADC_ConfigChannel>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015e0:	4652      	mov	r2, sl
 80015e2:	4621      	mov	r1, r4
 80015e4:	a80a      	add	r0, sp, #40	; 0x28
 80015e6:	f003 facb 	bl	8004b80 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015ea:	221c      	movs	r2, #28
 80015ec:	4621      	mov	r1, r4
 80015ee:	a80e      	add	r0, sp, #56	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015f0:	e9cd 4407 	strd	r4, r4, [sp, #28]
 80015f4:	9409      	str	r4, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015f6:	f003 fac3 	bl	8004b80 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015fa:	4621      	mov	r1, r4
 80015fc:	222c      	movs	r2, #44	; 0x2c
 80015fe:	a815      	add	r0, sp, #84	; 0x54
 8001600:	f003 fabe 	bl	8004b80 <memset>
  htim1.Init.Period = 80000000UL/F_PWM;
 8001604:	f240 2215 	movw	r2, #533	; 0x215
 8001608:	60f2      	str	r2, [r6, #12]
  htim1.Instance = TIM1;
 800160a:	4a61      	ldr	r2, [pc, #388]	; (8001790 <main+0x36c>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800160c:	60b4      	str	r4, [r6, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800160e:	4630      	mov	r0, r6
  htim1.Init.Prescaler = 0;
 8001610:	e9c6 2400 	strd	r2, r4, [r6]
  htim1.Init.RepetitionCounter = 0;
 8001614:	e9c6 4404 	strd	r4, r4, [r6, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001618:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800161a:	f002 fc99 	bl	8003f50 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800161e:	a90a      	add	r1, sp, #40	; 0x28
 8001620:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001622:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001626:	f002 fdc5 	bl	80041b4 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800162a:	4630      	mov	r0, r6
 800162c:	f002 fcc0 	bl	8003fb0 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001630:	a907      	add	r1, sp, #28
 8001632:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001634:	e9cd 4407 	strd	r4, r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001638:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800163a:	f002 fee7 	bl	800440c <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800163e:	2260      	movs	r2, #96	; 0x60
  sConfigOC.Pulse = 0;
 8001640:	e9cd 240e 	strd	r2, r4, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001644:	a90e      	add	r1, sp, #56	; 0x38
 8001646:	4622      	mov	r2, r4
 8001648:	4630      	mov	r0, r6
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800164a:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800164e:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001652:	9414      	str	r4, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001654:	f002 fd22 	bl	800409c <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001658:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800165c:	a915      	add	r1, sp, #84	; 0x54
 800165e:	4630      	mov	r0, r6
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001660:	e9cd 241d 	strd	r2, r4, [sp, #116]	; 0x74
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001664:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.DeadTime = 0;
 8001668:	e9cd 4417 	strd	r4, r4, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800166c:	e9cd 4b19 	strd	r4, fp, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001670:	e9cd 441b 	strd	r4, r4, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001674:	941f      	str	r4, [sp, #124]	; 0x7c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001676:	f002 ff13 	bl	80044a0 <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim1);
 800167a:	4630      	mov	r0, r6
 800167c:	f000 fa60 	bl	8001b40 <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001680:	4652      	mov	r2, sl
 8001682:	4621      	mov	r1, r4
  htim2.Init.Period = 80000000UL/(F_ACQ);
 8001684:	f8df a128 	ldr.w	sl, [pc, #296]	; 80017b0 <main+0x38c>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001688:	a815      	add	r0, sp, #84	; 0x54
 800168a:	f003 fa79 	bl	8004b80 <memset>
  htim2.Init.Period = 80000000UL/(F_ACQ);
 800168e:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8001692:	f8ca 200c 	str.w	r2, [sl, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001696:	4650      	mov	r0, sl
  htim2.Instance = TIM2;
 8001698:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 0;
 800169c:	e9ca 2400 	strd	r2, r4, [sl]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a0:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
 80016a4:	9410      	str	r4, [sp, #64]	; 0x40
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a6:	f8ca 4008 	str.w	r4, [sl, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016aa:	f8ca 4010 	str.w	r4, [sl, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ae:	f8ca 4018 	str.w	r4, [sl, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016b2:	f002 fc4d 	bl	8003f50 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016b6:	a915      	add	r1, sp, #84	; 0x54
 80016b8:	4650      	mov	r0, sl
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016ba:	f8cd 9054 	str.w	r9, [sp, #84]	; 0x54
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016be:	f002 fd79 	bl	80041b4 <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80016c2:	2280      	movs	r2, #128	; 0x80
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016c4:	a90e      	add	r1, sp, #56	; 0x38
 80016c6:	4650      	mov	r0, sl
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80016c8:	9210      	str	r2, [sp, #64]	; 0x40
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  Reg_Mode=REG_MODE_CV;
 80016ce:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 80017b4 <main+0x390>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016d2:	f002 fe9b 	bl	800440c <HAL_TIMEx_MasterConfigSynchronization>
  Set_Duty_OL(0);
 80016d6:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8001794 <main+0x370>
 80016da:	f7ff fcd5 	bl	8001088 <Set_Duty_OL>
  SetVout(24.0);
 80016de:	eeb3 0a08 	vmov.f32	s0, #56	; 0x41c00000  24.0
  Reg_Mode=REG_MODE_CV;
 80016e2:	f8c9 4000 	str.w	r4, [r9]
  SetVout(24.0);
 80016e6:	f7ff fc63 	bl	8000fb0 <SetVout>
  SetI(1.0);
 80016ea:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80016ee:	f7ff fc97 	bl	8001020 <SetI>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)&ADC_buffer, 3);
 80016f2:	9b01      	ldr	r3, [sp, #4]
 80016f4:	4928      	ldr	r1, [pc, #160]	; (8001798 <main+0x374>)
 80016f6:	461a      	mov	r2, r3
 80016f8:	4628      	mov	r0, r5
 80016fa:	f000 ff6d 	bl	80025d8 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim2);
 80016fe:	4650      	mov	r0, sl
 8001700:	f002 fad0 	bl	8003ca4 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_IT(&hadc1);
 8001704:	4628      	mov	r0, r5
 8001706:	f000 fec1 	bl	800248c <HAL_ADC_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800170a:	4621      	mov	r1, r4
 800170c:	4630      	mov	r0, r6
 800170e:	f002 fe7b 	bl	8004408 <HAL_TIM_PWM_Start>
	printf("Buck started\r\n");
 8001712:	4822      	ldr	r0, [pc, #136]	; (800179c <main+0x378>)
  unsigned char c=' ';
 8001714:	f88d 8054 	strb.w	r8, [sp, #84]	; 0x54
	printf("Buck started\r\n");
 8001718:	f003 ff0a 	bl	8005530 <puts>
		  printf("Switched to CC mode\r\n");
 800171c:	4d20      	ldr	r5, [pc, #128]	; (80017a0 <main+0x37c>)
		  printf("Switched to OL mode\r\n");
 800171e:	4e21      	ldr	r6, [pc, #132]	; (80017a4 <main+0x380>)
  float v=24.0, increment=1.0;
 8001720:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8001724:	eeb3 8a08 	vmov.f32	s16, #56	; 0x41c00000  24.0
	  HAL_UART_Receive(&huart2, &c, 1, 10);
 8001728:	230a      	movs	r3, #10
 800172a:	2201      	movs	r2, #1
 800172c:	a915      	add	r1, sp, #84	; 0x54
 800172e:	4638      	mov	r0, r7
 8001730:	f003 f92c 	bl	800498c <HAL_UART_Receive>
	  switch(c){
 8001734:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
 8001738:	2b63      	cmp	r3, #99	; 0x63
 800173a:	d060      	beq.n	80017fe <main+0x3da>
 800173c:	d843      	bhi.n	80017c6 <main+0x3a2>
 800173e:	2b2b      	cmp	r3, #43	; 0x2b
 8001740:	d07b      	beq.n	800183a <main+0x416>
 8001742:	2b2d      	cmp	r3, #45	; 0x2d
 8001744:	d07d      	beq.n	8001842 <main+0x41e>
	  c=' ';
 8001746:	2320      	movs	r3, #32
		if(!HAL_GPIO_ReadPin(B1_GPIO_Port,B1_Pin)){
 8001748:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800174c:	4809      	ldr	r0, [pc, #36]	; (8001774 <main+0x350>)
	  c=' ';
 800174e:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
		if(!HAL_GPIO_ReadPin(B1_GPIO_Port,B1_Pin)){
 8001752:	f001 fa75 	bl	8002c40 <HAL_GPIO_ReadPin>
 8001756:	2800      	cmp	r0, #0
 8001758:	f040 8096 	bne.w	8001888 <main+0x464>
			printf("B1 pressed !\r\n");
 800175c:	4812      	ldr	r0, [pc, #72]	; (80017a8 <main+0x384>)
 800175e:	f003 fee7 	bl	8005530 <puts>
 8001762:	e029      	b.n	80017b8 <main+0x394>
 8001764:	40021000 	.word	0x40021000
 8001768:	20000388 	.word	0x20000388
 800176c:	48000400 	.word	0x48000400
 8001770:	10210000 	.word	0x10210000
 8001774:	48000800 	.word	0x48000800
 8001778:	20000244 	.word	0x20000244
 800177c:	40004400 	.word	0x40004400
 8001780:	50040000 	.word	0x50040000
 8001784:	08600004 	.word	0x08600004
 8001788:	0c900008 	.word	0x0c900008
 800178c:	200002f0 	.word	0x200002f0
 8001790:	40012c00 	.word	0x40012c00
 8001794:	00000000 	.word	0x00000000
 8001798:	20000234 	.word	0x20000234
 800179c:	08007313 	.word	0x08007313
 80017a0:	08007336 	.word	0x08007336
 80017a4:	0800734b 	.word	0x0800734b
 80017a8:	08007389 	.word	0x08007389
 80017ac:	04300002 	.word	0x04300002
 80017b0:	2000033c 	.word	0x2000033c
 80017b4:	20000224 	.word	0x20000224
		HAL_Delay(500);
 80017b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017bc:	f000 fb06 	bl	8001dcc <HAL_Delay>
		printBuckStatus();
 80017c0:	f7ff fd78 	bl	80012b4 <printBuckStatus>
	  HAL_UART_Receive(&huart2, &c, 1, 10);
 80017c4:	e7b0      	b.n	8001728 <main+0x304>
	  switch(c){
 80017c6:	2b6f      	cmp	r3, #111	; 0x6f
 80017c8:	d028      	beq.n	800181c <main+0x3f8>
 80017ca:	2b76      	cmp	r3, #118	; 0x76
 80017cc:	d008      	beq.n	80017e0 <main+0x3bc>
 80017ce:	2b6d      	cmp	r3, #109	; 0x6d
 80017d0:	d1b9      	bne.n	8001746 <main+0x322>
		  printf("Switched to MPPT mode\r\n");
 80017d2:	4831      	ldr	r0, [pc, #196]	; (8001898 <main+0x474>)
 80017d4:	f003 feac 	bl	8005530 <puts>
		  Reg_Mode=REG_MODE_MPPT;
 80017d8:	2302      	movs	r3, #2
 80017da:	f8c9 3000 	str.w	r3, [r9]
		  break;
 80017de:	e7b2      	b.n	8001746 <main+0x322>
		  printf("Switched to CV mode\r\n");
 80017e0:	482e      	ldr	r0, [pc, #184]	; (800189c <main+0x478>)
 80017e2:	f003 fea5 	bl	8005530 <puts>
		  Reg_Mode=REG_MODE_CV;
 80017e6:	2300      	movs	r3, #0
			SetVout(24.0);
 80017e8:	eeb3 0a08 	vmov.f32	s0, #56	; 0x41c00000  24.0
		  Reg_Mode=REG_MODE_CV;
 80017ec:	f8c9 3000 	str.w	r3, [r9]
			increment=1.0;
 80017f0:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
			SetVout(24.0);
 80017f4:	f7ff fbdc 	bl	8000fb0 <SetVout>
			v=24.0;
 80017f8:	eeb3 8a08 	vmov.f32	s16, #56	; 0x41c00000  24.0
		  break;
 80017fc:	e7a3      	b.n	8001746 <main+0x322>
		  printf("Switched to CC mode\r\n");
 80017fe:	4628      	mov	r0, r5
 8001800:	f003 fe96 	bl	8005530 <puts>
		  Reg_Mode=REG_MODE_CC;
 8001804:	2301      	movs	r3, #1
			SetI(0.5);
 8001806:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
		  Reg_Mode=REG_MODE_CC;
 800180a:	f8c9 3000 	str.w	r3, [r9]
			increment=0.25;
 800180e:	eef5 8a00 	vmov.f32	s17, #80	; 0x3e800000  0.250
			SetI(0.5);
 8001812:	f7ff fc05 	bl	8001020 <SetI>
			v=0.5;
 8001816:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
		  break;
 800181a:	e794      	b.n	8001746 <main+0x322>
		  printf("Switched to OL mode\r\n");
 800181c:	4630      	mov	r0, r6
 800181e:	f003 fe87 	bl	8005530 <puts>
		  Reg_Mode=REG_MODE_OL;
 8001822:	2303      	movs	r3, #3
			Set_Duty_OL(0.1);
 8001824:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 80018a0 <main+0x47c>
		  Reg_Mode=REG_MODE_OL;
 8001828:	f8c9 3000 	str.w	r3, [r9]
			increment=0.05;
 800182c:	eddf 8a1d 	vldr	s17, [pc, #116]	; 80018a4 <main+0x480>
			v=0.1;
 8001830:	ed9f 8a1b 	vldr	s16, [pc, #108]	; 80018a0 <main+0x47c>
			Set_Duty_OL(0.1);
 8001834:	f7ff fc28 	bl	8001088 <Set_Duty_OL>
		  break;
 8001838:	e785      	b.n	8001746 <main+0x322>
		  v+=2*increment;
 800183a:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800183e:	eea8 8aa7 	vfma.f32	s16, s17, s15
		  v-=increment;
 8001842:	ee38 8a68 	vsub.f32	s16, s16, s17
		  printf("SetPoint : %.2f\r\n",v);
 8001846:	ee18 0a10 	vmov	r0, s16
 800184a:	f7fe fe7d 	bl	8000548 <__aeabi_f2d>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	4815      	ldr	r0, [pc, #84]	; (80018a8 <main+0x484>)
 8001854:	f003 fdf8 	bl	8005448 <iprintf>
			switch(Reg_Mode){
 8001858:	f8d9 3000 	ldr.w	r3, [r9]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d00e      	beq.n	800187e <main+0x45a>
 8001860:	2b03      	cmp	r3, #3
 8001862:	d007      	beq.n	8001874 <main+0x450>
 8001864:	2b00      	cmp	r3, #0
 8001866:	f47f af6e 	bne.w	8001746 <main+0x322>
				SetVout(v);
 800186a:	eeb0 0a48 	vmov.f32	s0, s16
 800186e:	f7ff fb9f 	bl	8000fb0 <SetVout>
				break;
 8001872:	e768      	b.n	8001746 <main+0x322>
				Set_Duty_OL(v);
 8001874:	eeb0 0a48 	vmov.f32	s0, s16
 8001878:	f7ff fc06 	bl	8001088 <Set_Duty_OL>
				break;
 800187c:	e763      	b.n	8001746 <main+0x322>
				SetI(v);
 800187e:	eeb0 0a48 	vmov.f32	s0, s16
 8001882:	f7ff fbcd 	bl	8001020 <SetI>
				break;
 8001886:	e75e      	b.n	8001746 <main+0x322>
		}else if(!HAL_GPIO_ReadPin(B2_GPIO_Port,B2_Pin)){
 8001888:	2110      	movs	r1, #16
 800188a:	4808      	ldr	r0, [pc, #32]	; (80018ac <main+0x488>)
 800188c:	f001 f9d8 	bl	8002c40 <HAL_GPIO_ReadPin>
 8001890:	2800      	cmp	r0, #0
 8001892:	d191      	bne.n	80017b8 <main+0x394>
 8001894:	e762      	b.n	800175c <main+0x338>
 8001896:	bf00      	nop
 8001898:	08007360 	.word	0x08007360
 800189c:	08007321 	.word	0x08007321
 80018a0:	3dcccccd 	.word	0x3dcccccd
 80018a4:	3d4ccccd 	.word	0x3d4ccccd
 80018a8:	08007377 	.word	0x08007377
 80018ac:	48000800 	.word	0x48000800

080018b0 <__io_putchar>:

}

/* USER CODE BEGIN 4 */
int __io_putchar(int ch){
 80018b0:	b513      	push	{r0, r1, r4, lr}
	uint8_t c[1];
	c[0] = ch & 0x00FF;
 80018b2:	a902      	add	r1, sp, #8
int __io_putchar(int ch){
 80018b4:	4604      	mov	r4, r0
	c[0] = ch & 0x00FF;
 80018b6:	f801 0d04 	strb.w	r0, [r1, #-4]!
	HAL_UART_Transmit(&huart2, &*c, 1, 10);
 80018ba:	230a      	movs	r3, #10
 80018bc:	2201      	movs	r2, #1
 80018be:	4803      	ldr	r0, [pc, #12]	; (80018cc <__io_putchar+0x1c>)
 80018c0:	f003 f80c 	bl	80048dc <HAL_UART_Transmit>
	//HAL_Delay(1);
	return ch;
}
 80018c4:	4620      	mov	r0, r4
 80018c6:	b002      	add	sp, #8
 80018c8:	bd10      	pop	{r4, pc}
 80018ca:	bf00      	nop
 80018cc:	20000388 	.word	0x20000388

080018d0 <_write>:

int _write(int file,char *ptr, int len){
 80018d0:	b570      	push	{r4, r5, r6, lr}
 80018d2:	460e      	mov	r6, r1
 80018d4:	4615      	mov	r5, r2
	int DataIdx;
	for(DataIdx= 0; DataIdx< len; DataIdx++){
 80018d6:	460c      	mov	r4, r1
 80018d8:	1ba3      	subs	r3, r4, r6
 80018da:	429d      	cmp	r5, r3
 80018dc:	dc01      	bgt.n	80018e2 <_write+0x12>
		__io_putchar(*ptr++);
	}
	return len;
}
 80018de:	4628      	mov	r0, r5
 80018e0:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 80018e2:	f814 0b01 	ldrb.w	r0, [r4], #1
 80018e6:	f7ff ffe3 	bl	80018b0 <__io_putchar>
 80018ea:	e7f5      	b.n	80018d8 <_write+0x8>

080018ec <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
}
 80018ec:	4770      	bx	lr
	...

080018f0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80018f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,1);
	Vout_mon = .99*Vout_mon + .01*ADC_buffer[0];
 80018f2:	4d41      	ldr	r5, [pc, #260]	; (80019f8 <HAL_ADC_ConvCpltCallback+0x108>)
 80018f4:	4c41      	ldr	r4, [pc, #260]	; (80019fc <HAL_ADC_ConvCpltCallback+0x10c>)
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,1);
 80018f6:	2201      	movs	r2, #1
 80018f8:	2120      	movs	r1, #32
 80018fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018fe:	f001 f9a5 	bl	8002c4c <HAL_GPIO_WritePin>
	Vout_mon = .99*Vout_mon + .01*ADC_buffer[0];
 8001902:	6828      	ldr	r0, [r5, #0]
 8001904:	f7fe fe0e 	bl	8000524 <__aeabi_i2d>
 8001908:	a337      	add	r3, pc, #220	; (adr r3, 80019e8 <HAL_ADC_ConvCpltCallback+0xf8>)
 800190a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190e:	f7fe fe73 	bl	80005f8 <__aeabi_dmul>
 8001912:	4606      	mov	r6, r0
 8001914:	6820      	ldr	r0, [r4, #0]
 8001916:	460f      	mov	r7, r1
 8001918:	f7fe fdf4 	bl	8000504 <__aeabi_ui2d>
 800191c:	a334      	add	r3, pc, #208	; (adr r3, 80019f0 <HAL_ADC_ConvCpltCallback+0x100>)
 800191e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001922:	f7fe fe69 	bl	80005f8 <__aeabi_dmul>
 8001926:	4602      	mov	r2, r0
 8001928:	460b      	mov	r3, r1
 800192a:	4630      	mov	r0, r6
 800192c:	4639      	mov	r1, r7
 800192e:	f7fe fcad 	bl	800028c <__adddf3>
 8001932:	f7ff f911 	bl	8000b58 <__aeabi_d2iz>
 8001936:	6028      	str	r0, [r5, #0]
	Vin_mon = .99*Vin_mon + .01*ADC_buffer[1];
 8001938:	4d31      	ldr	r5, [pc, #196]	; (8001a00 <HAL_ADC_ConvCpltCallback+0x110>)
 800193a:	6828      	ldr	r0, [r5, #0]
 800193c:	f7fe fdf2 	bl	8000524 <__aeabi_i2d>
 8001940:	a329      	add	r3, pc, #164	; (adr r3, 80019e8 <HAL_ADC_ConvCpltCallback+0xf8>)
 8001942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001946:	f7fe fe57 	bl	80005f8 <__aeabi_dmul>
 800194a:	4606      	mov	r6, r0
 800194c:	6860      	ldr	r0, [r4, #4]
 800194e:	460f      	mov	r7, r1
 8001950:	f7fe fdd8 	bl	8000504 <__aeabi_ui2d>
 8001954:	a326      	add	r3, pc, #152	; (adr r3, 80019f0 <HAL_ADC_ConvCpltCallback+0x100>)
 8001956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195a:	f7fe fe4d 	bl	80005f8 <__aeabi_dmul>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4630      	mov	r0, r6
 8001964:	4639      	mov	r1, r7
 8001966:	f7fe fc91 	bl	800028c <__adddf3>
 800196a:	f7ff f8f5 	bl	8000b58 <__aeabi_d2iz>
 800196e:	6028      	str	r0, [r5, #0]
	I_mon = .99*I_mon + .01*ADC_buffer[2];
 8001970:	4d24      	ldr	r5, [pc, #144]	; (8001a04 <HAL_ADC_ConvCpltCallback+0x114>)
 8001972:	6828      	ldr	r0, [r5, #0]
 8001974:	f7fe fdd6 	bl	8000524 <__aeabi_i2d>
 8001978:	a31b      	add	r3, pc, #108	; (adr r3, 80019e8 <HAL_ADC_ConvCpltCallback+0xf8>)
 800197a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197e:	f7fe fe3b 	bl	80005f8 <__aeabi_dmul>
 8001982:	4606      	mov	r6, r0
 8001984:	68a0      	ldr	r0, [r4, #8]
 8001986:	460f      	mov	r7, r1
 8001988:	f7fe fdbc 	bl	8000504 <__aeabi_ui2d>
 800198c:	a318      	add	r3, pc, #96	; (adr r3, 80019f0 <HAL_ADC_ConvCpltCallback+0x100>)
 800198e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001992:	f7fe fe31 	bl	80005f8 <__aeabi_dmul>
 8001996:	460b      	mov	r3, r1
 8001998:	4602      	mov	r2, r0
 800199a:	4639      	mov	r1, r7
 800199c:	4630      	mov	r0, r6
 800199e:	f7fe fc75 	bl	800028c <__adddf3>
 80019a2:	f7ff f8d9 	bl	8000b58 <__aeabi_d2iz>

	switch(Reg_Mode){
 80019a6:	4b18      	ldr	r3, [pc, #96]	; (8001a08 <HAL_ADC_ConvCpltCallback+0x118>)
	I_mon = .99*I_mon + .01*ADC_buffer[2];
 80019a8:	6028      	str	r0, [r5, #0]
	switch(Reg_Mode){
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2b03      	cmp	r3, #3
 80019ae:	d805      	bhi.n	80019bc <HAL_ADC_ConvCpltCallback+0xcc>
 80019b0:	e8df f003 	tbb	[pc, r3]
 80019b4:	0c120f02 	.word	0x0c120f02
	case REG_MODE_CV :
		RegulateCV();
 80019b8:	f7ff fbae 	bl	8001118 <RegulateCV>
		Set_Duty_OL(0.1);
		break;
	default :
		break;
	}
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,0);
 80019bc:	2200      	movs	r2, #0
 80019be:	2120      	movs	r1, #32
 80019c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

}
 80019c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,0);
 80019c8:	f001 b940 	b.w	8002c4c <HAL_GPIO_WritePin>
		Set_Duty_Cycle();
 80019cc:	f7ff fabc 	bl	8000f48 <Set_Duty_Cycle>
		break;
 80019d0:	e7f4      	b.n	80019bc <HAL_ADC_ConvCpltCallback+0xcc>
		RegulateCC();
 80019d2:	f7ff fbd9 	bl	8001188 <RegulateCC>
		break;
 80019d6:	e7f1      	b.n	80019bc <HAL_ADC_ConvCpltCallback+0xcc>
		Set_Duty_OL(0.1);
 80019d8:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8001a0c <HAL_ADC_ConvCpltCallback+0x11c>
 80019dc:	f7ff fb54 	bl	8001088 <Set_Duty_OL>
		break;
 80019e0:	e7ec      	b.n	80019bc <HAL_ADC_ConvCpltCallback+0xcc>
 80019e2:	bf00      	nop
 80019e4:	f3af 8000 	nop.w
 80019e8:	7ae147ae 	.word	0x7ae147ae
 80019ec:	3fefae14 	.word	0x3fefae14
 80019f0:	47ae147b 	.word	0x47ae147b
 80019f4:	3f847ae1 	.word	0x3f847ae1
 80019f8:	20000228 	.word	0x20000228
 80019fc:	20000234 	.word	0x20000234
 8001a00:	20000210 	.word	0x20000210
 8001a04:	2000021c 	.word	0x2000021c
 8001a08:	20000224 	.word	0x20000224
 8001a0c:	3dcccccd 	.word	0x3dcccccd

08001a10 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001a10:	4770      	bx	lr
	...

08001a14 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a14:	4b0a      	ldr	r3, [pc, #40]	; (8001a40 <HAL_MspInit+0x2c>)
 8001a16:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a18:	f042 0201 	orr.w	r2, r2, #1
 8001a1c:	661a      	str	r2, [r3, #96]	; 0x60
 8001a1e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8001a20:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a22:	f002 0201 	and.w	r2, r2, #1
 8001a26:	9200      	str	r2, [sp, #0]
 8001a28:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a2a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a2c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a30:	659a      	str	r2, [r3, #88]	; 0x58
 8001a32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a38:	9301      	str	r3, [sp, #4]
 8001a3a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a3c:	b002      	add	sp, #8
 8001a3e:	4770      	bx	lr
 8001a40:	40021000 	.word	0x40021000

08001a44 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a44:	b530      	push	{r4, r5, lr}
 8001a46:	4605      	mov	r5, r0
 8001a48:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4a:	2214      	movs	r2, #20
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	a803      	add	r0, sp, #12
 8001a50:	f003 f896 	bl	8004b80 <memset>
  if(hadc->Instance==ADC1)
 8001a54:	682a      	ldr	r2, [r5, #0]
 8001a56:	4b1e      	ldr	r3, [pc, #120]	; (8001ad0 <HAL_ADC_MspInit+0x8c>)
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d137      	bne.n	8001acc <HAL_ADC_MspInit+0x88>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001a5c:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8001a60:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001a64:	4c1b      	ldr	r4, [pc, #108]	; (8001ad4 <HAL_ADC_MspInit+0x90>)
    __HAL_RCC_ADC_CLK_ENABLE();
 8001a66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a68:	481b      	ldr	r0, [pc, #108]	; (8001ad8 <HAL_ADC_MspInit+0x94>)
    __HAL_RCC_ADC_CLK_ENABLE();
 8001a6a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a6e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a70:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a72:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001a76:	9201      	str	r2, [sp, #4]
 8001a78:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a7c:	f042 0204 	orr.w	r2, r2, #4
 8001a80:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a8a:	2207      	movs	r2, #7
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a8c:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a8e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a90:	230b      	movs	r3, #11
 8001a92:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a96:	f000 fff7 	bl	8002a88 <HAL_GPIO_Init>
    hdma_adc1.Init.Request = DMA_REQUEST_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a9a:	2080      	movs	r0, #128	; 0x80
 8001a9c:	f44f 7200 	mov.w	r2, #512	; 0x200
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001aa0:	490e      	ldr	r1, [pc, #56]	; (8001adc <HAL_ADC_MspInit+0x98>)
 8001aa2:	2300      	movs	r3, #0
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001aa4:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001aa8:	f44f 6c00 	mov.w	ip, #2048	; 0x800
 8001aac:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001aae:	4620      	mov	r0, r4
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001ab0:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ab4:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001ab8:	e9c4 c206 	strd	ip, r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001abc:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001abe:	f000 feef 	bl	80028a0 <HAL_DMA_Init>
 8001ac2:	b108      	cbz	r0, 8001ac8 <HAL_ADC_MspInit+0x84>
    {
      Error_Handler();
 8001ac4:	f7ff ffa4 	bl	8001a10 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ac8:	64ec      	str	r4, [r5, #76]	; 0x4c
 8001aca:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001acc:	b009      	add	sp, #36	; 0x24
 8001ace:	bd30      	pop	{r4, r5, pc}
 8001ad0:	50040000 	.word	0x50040000
 8001ad4:	200002a8 	.word	0x200002a8
 8001ad8:	48000800 	.word	0x48000800
 8001adc:	40020008 	.word	0x40020008

08001ae0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ae0:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM1)
 8001ae2:	6803      	ldr	r3, [r0, #0]
 8001ae4:	4a14      	ldr	r2, [pc, #80]	; (8001b38 <HAL_TIM_Base_MspInit+0x58>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d10c      	bne.n	8001b04 <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001aea:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <HAL_TIM_Base_MspInit+0x5c>)
 8001aec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001aee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001af2:	661a      	str	r2, [r3, #96]	; 0x60
 8001af4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001af6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001afa:	9300      	str	r3, [sp, #0]
 8001afc:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001afe:	b003      	add	sp, #12
 8001b00:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM2)
 8001b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b08:	d1f9      	bne.n	8001afe <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b0a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8001b0e:	2102      	movs	r1, #2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b10:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001b12:	f042 0201 	orr.w	r2, r2, #1
 8001b16:	659a      	str	r2, [r3, #88]	; 0x58
 8001b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8001b20:	2200      	movs	r2, #0
 8001b22:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b24:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8001b26:	f000 fe63 	bl	80027f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b2a:	201c      	movs	r0, #28
}
 8001b2c:	b003      	add	sp, #12
 8001b2e:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b32:	f000 be91 	b.w	8002858 <HAL_NVIC_EnableIRQ>
 8001b36:	bf00      	nop
 8001b38:	40012c00 	.word	0x40012c00
 8001b3c:	40021000 	.word	0x40021000

08001b40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b40:	b510      	push	{r4, lr}
 8001b42:	4604      	mov	r4, r0
 8001b44:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b46:	2214      	movs	r2, #20
 8001b48:	2100      	movs	r1, #0
 8001b4a:	a801      	add	r0, sp, #4
 8001b4c:	f003 f818 	bl	8004b80 <memset>
  if(htim->Instance==TIM1)
 8001b50:	6822      	ldr	r2, [r4, #0]
 8001b52:	4b0e      	ldr	r3, [pc, #56]	; (8001b8c <HAL_TIM_MspPostInit+0x4c>)
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d116      	bne.n	8001b86 <HAL_TIM_MspPostInit+0x46>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b58:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5c:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b60:	f042 0201 	orr.w	r2, r2, #1
 8001b64:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b74:	2302      	movs	r3, #2
 8001b76:	e9cd 2301 	strd	r2, r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b82:	f000 ff81 	bl	8002a88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001b86:	b006      	add	sp, #24
 8001b88:	bd10      	pop	{r4, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40012c00 	.word	0x40012c00

08001b90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b90:	b510      	push	{r4, lr}
 8001b92:	4604      	mov	r4, r0
 8001b94:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b96:	2214      	movs	r2, #20
 8001b98:	2100      	movs	r1, #0
 8001b9a:	a803      	add	r0, sp, #12
 8001b9c:	f002 fff0 	bl	8004b80 <memset>
  if(huart->Instance==USART2)
 8001ba0:	6822      	ldr	r2, [r4, #0]
 8001ba2:	4b13      	ldr	r3, [pc, #76]	; (8001bf0 <HAL_UART_MspInit+0x60>)
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d120      	bne.n	8001bea <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ba8:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bac:	2103      	movs	r1, #3
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bb0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001bb4:	659a      	str	r2, [r3, #88]	; 0x58
 8001bb6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bb8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001bbc:	9201      	str	r2, [sp, #4]
 8001bbe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bc2:	f042 0201 	orr.w	r2, r2, #1
 8001bc6:	64da      	str	r2, [r3, #76]	; 0x4c
 8001bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	9302      	str	r3, [sp, #8]
 8001bd0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd2:	220c      	movs	r2, #12
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bda:	2307      	movs	r3, #7
 8001bdc:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001be4:	a903      	add	r1, sp, #12
 8001be6:	f000 ff4f 	bl	8002a88 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001bea:	b008      	add	sp, #32
 8001bec:	bd10      	pop	{r4, pc}
 8001bee:	bf00      	nop
 8001bf0:	40004400 	.word	0x40004400

08001bf4 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001bf4:	4770      	bx	lr

08001bf6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bf6:	e7fe      	b.n	8001bf6 <HardFault_Handler>

08001bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bf8:	e7fe      	b.n	8001bf8 <MemManage_Handler>

08001bfa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bfa:	e7fe      	b.n	8001bfa <BusFault_Handler>

08001bfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bfc:	e7fe      	b.n	8001bfc <UsageFault_Handler>

08001bfe <SVC_Handler>:
 8001bfe:	4770      	bx	lr

08001c00 <DebugMon_Handler>:
 8001c00:	4770      	bx	lr

08001c02 <PendSV_Handler>:
 8001c02:	4770      	bx	lr

08001c04 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c04:	f000 b8d0 	b.w	8001da8 <HAL_IncTick>

08001c08 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c08:	4801      	ldr	r0, [pc, #4]	; (8001c10 <DMA1_Channel1_IRQHandler+0x8>)
 8001c0a:	f000 bef3 	b.w	80029f4 <HAL_DMA_IRQHandler>
 8001c0e:	bf00      	nop
 8001c10:	200002a8 	.word	0x200002a8

08001c14 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c14:	4801      	ldr	r0, [pc, #4]	; (8001c1c <TIM2_IRQHandler+0x8>)
 8001c16:	f002 b884 	b.w	8003d22 <HAL_TIM_IRQHandler>
 8001c1a:	bf00      	nop
 8001c1c:	2000033c 	.word	0x2000033c

08001c20 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c20:	b570      	push	{r4, r5, r6, lr}
 8001c22:	460e      	mov	r6, r1
 8001c24:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c26:	460c      	mov	r4, r1
 8001c28:	1ba3      	subs	r3, r4, r6
 8001c2a:	429d      	cmp	r5, r3
 8001c2c:	dc01      	bgt.n	8001c32 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001c2e:	4628      	mov	r0, r5
 8001c30:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8001c32:	f3af 8000 	nop.w
 8001c36:	f804 0b01 	strb.w	r0, [r4], #1
 8001c3a:	e7f5      	b.n	8001c28 <_read+0x8>

08001c3c <_close>:
}

int _close(int file)
{
	return -1;
}
 8001c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c40:	4770      	bx	lr

08001c42 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001c42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c46:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001c48:	2000      	movs	r0, #0
 8001c4a:	4770      	bx	lr

08001c4c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001c4c:	2001      	movs	r0, #1
 8001c4e:	4770      	bx	lr

08001c50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001c50:	2000      	movs	r0, #0
 8001c52:	4770      	bx	lr

08001c54 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c54:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <_sbrk+0x30>)
 8001c56:	6819      	ldr	r1, [r3, #0]
{
 8001c58:	b510      	push	{r4, lr}
 8001c5a:	4602      	mov	r2, r0
  if (NULL == __sbrk_heap_end)
 8001c5c:	b909      	cbnz	r1, 8001c62 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8001c5e:	490a      	ldr	r1, [pc, #40]	; (8001c88 <_sbrk+0x34>)
 8001c60:	6019      	str	r1, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c62:	6818      	ldr	r0, [r3, #0]
 8001c64:	4909      	ldr	r1, [pc, #36]	; (8001c8c <_sbrk+0x38>)
 8001c66:	4c0a      	ldr	r4, [pc, #40]	; (8001c90 <_sbrk+0x3c>)
 8001c68:	4402      	add	r2, r0
 8001c6a:	1b09      	subs	r1, r1, r4
 8001c6c:	428a      	cmp	r2, r1
 8001c6e:	d906      	bls.n	8001c7e <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8001c70:	f002 ff5c 	bl	8004b2c <__errno>
 8001c74:	230c      	movs	r3, #12
 8001c76:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001c78:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8001c7c:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8001c7e:	601a      	str	r2, [r3, #0]
  return (void *)prev_heap_end;
 8001c80:	e7fc      	b.n	8001c7c <_sbrk+0x28>
 8001c82:	bf00      	nop
 8001c84:	200001f8 	.word	0x200001f8
 8001c88:	20000410 	.word	0x20000410
 8001c8c:	20018000 	.word	0x20018000
 8001c90:	00000400 	.word	0x00000400

08001c94 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c94:	490f      	ldr	r1, [pc, #60]	; (8001cd4 <SystemInit+0x40>)
 8001c96:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001c9a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001ca2:	4b0d      	ldr	r3, [pc, #52]	; (8001cd8 <SystemInit+0x44>)
 8001ca4:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001ca6:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8001ca8:	f042 0201 	orr.w	r2, r2, #1
 8001cac:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8001cae:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8001cb6:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8001cba:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001cbc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001cc0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001cc8:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001cca:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001cd0:	608b      	str	r3, [r1, #8]
#endif
}
 8001cd2:	4770      	bx	lr
 8001cd4:	e000ed00 	.word	0xe000ed00
 8001cd8:	40021000 	.word	0x40021000

08001cdc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001cdc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d14 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ce0:	f7ff ffd8 	bl	8001c94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001ce4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001ce6:	e003      	b.n	8001cf0 <LoopCopyDataInit>

08001ce8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001ce8:	4b0b      	ldr	r3, [pc, #44]	; (8001d18 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001cea:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001cec:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001cee:	3104      	adds	r1, #4

08001cf0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001cf0:	480a      	ldr	r0, [pc, #40]	; (8001d1c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001cf2:	4b0b      	ldr	r3, [pc, #44]	; (8001d20 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001cf4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001cf6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001cf8:	d3f6      	bcc.n	8001ce8 <CopyDataInit>
	ldr	r2, =_sbss
 8001cfa:	4a0a      	ldr	r2, [pc, #40]	; (8001d24 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001cfc:	e002      	b.n	8001d04 <LoopFillZerobss>

08001cfe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001cfe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001d00:	f842 3b04 	str.w	r3, [r2], #4

08001d04 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001d04:	4b08      	ldr	r3, [pc, #32]	; (8001d28 <LoopForever+0x16>)
	cmp	r2, r3
 8001d06:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001d08:	d3f9      	bcc.n	8001cfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d0a:	f002 ff15 	bl	8004b38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d0e:	f7ff fb89 	bl	8001424 <main>

08001d12 <LoopForever>:

LoopForever:
    b LoopForever
 8001d12:	e7fe      	b.n	8001d12 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d14:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001d18:	080076c8 	.word	0x080076c8
	ldr	r0, =_sdata
 8001d1c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001d20:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8001d24:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 8001d28:	20000410 	.word	0x20000410

08001d2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d2c:	e7fe      	b.n	8001d2c <ADC1_2_IRQHandler>
	...

08001d30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d30:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d32:	4b0f      	ldr	r3, [pc, #60]	; (8001d70 <HAL_InitTick+0x40>)
{
 8001d34:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 8001d36:	7818      	ldrb	r0, [r3, #0]
 8001d38:	b908      	cbnz	r0, 8001d3e <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d3a:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8001d3c:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d3e:	4a0d      	ldr	r2, [pc, #52]	; (8001d74 <HAL_InitTick+0x44>)
 8001d40:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d44:	fbb3 f3f0 	udiv	r3, r3, r0
 8001d48:	6810      	ldr	r0, [r2, #0]
 8001d4a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d4e:	f000 fd91 	bl	8002874 <HAL_SYSTICK_Config>
 8001d52:	4604      	mov	r4, r0
 8001d54:	2800      	cmp	r0, #0
 8001d56:	d1f0      	bne.n	8001d3a <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d58:	2d0f      	cmp	r5, #15
 8001d5a:	d8ee      	bhi.n	8001d3a <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	4629      	mov	r1, r5
 8001d60:	f04f 30ff 	mov.w	r0, #4294967295
 8001d64:	f000 fd44 	bl	80027f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d68:	4b03      	ldr	r3, [pc, #12]	; (8001d78 <HAL_InitTick+0x48>)
 8001d6a:	4620      	mov	r0, r4
 8001d6c:	601d      	str	r5, [r3, #0]
 8001d6e:	e7e5      	b.n	8001d3c <HAL_InitTick+0xc>
 8001d70:	20000004 	.word	0x20000004
 8001d74:	20000000 	.word	0x20000000
 8001d78:	20000008 	.word	0x20000008

08001d7c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d7c:	4a09      	ldr	r2, [pc, #36]	; (8001da4 <HAL_Init+0x28>)
 8001d7e:	6813      	ldr	r3, [r2, #0]
 8001d80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8001d84:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d86:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d88:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d8a:	f000 fd1f 	bl	80027cc <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d8e:	2000      	movs	r0, #0
 8001d90:	f7ff ffce 	bl	8001d30 <HAL_InitTick>
 8001d94:	4604      	mov	r4, r0
 8001d96:	b918      	cbnz	r0, 8001da0 <HAL_Init+0x24>
    HAL_MspInit();
 8001d98:	f7ff fe3c 	bl	8001a14 <HAL_MspInit>
}
 8001d9c:	4620      	mov	r0, r4
 8001d9e:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001da0:	2401      	movs	r4, #1
 8001da2:	e7fb      	b.n	8001d9c <HAL_Init+0x20>
 8001da4:	40022000 	.word	0x40022000

08001da8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001da8:	4a03      	ldr	r2, [pc, #12]	; (8001db8 <HAL_IncTick+0x10>)
 8001daa:	4b04      	ldr	r3, [pc, #16]	; (8001dbc <HAL_IncTick+0x14>)
 8001dac:	6811      	ldr	r1, [r2, #0]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	440b      	add	r3, r1
 8001db2:	6013      	str	r3, [r2, #0]
}
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	20000408 	.word	0x20000408
 8001dbc:	20000004 	.word	0x20000004

08001dc0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001dc0:	4b01      	ldr	r3, [pc, #4]	; (8001dc8 <HAL_GetTick+0x8>)
 8001dc2:	6818      	ldr	r0, [r3, #0]
}
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	20000408 	.word	0x20000408

08001dcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dcc:	b538      	push	{r3, r4, r5, lr}
 8001dce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001dd0:	f7ff fff6 	bl	8001dc0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dd4:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)uwTickFreq;
 8001dd6:	bf1c      	itt	ne
 8001dd8:	4b05      	ldrne	r3, [pc, #20]	; (8001df0 <HAL_Delay+0x24>)
 8001dda:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001ddc:	4605      	mov	r5, r0
    wait += (uint32_t)uwTickFreq;
 8001dde:	bf18      	it	ne
 8001de0:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001de2:	f7ff ffed 	bl	8001dc0 <HAL_GetTick>
 8001de6:	1b40      	subs	r0, r0, r5
 8001de8:	42a0      	cmp	r0, r4
 8001dea:	d3fa      	bcc.n	8001de2 <HAL_Delay+0x16>
  {
  }
}
 8001dec:	bd38      	pop	{r3, r4, r5, pc}
 8001dee:	bf00      	nop
 8001df0:	20000004 	.word	0x20000004

08001df4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001df4:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001df6:	0dcc      	lsrs	r4, r1, #23
 8001df8:	f004 0404 	and.w	r4, r4, #4
 8001dfc:	3014      	adds	r0, #20

  MODIFY_REG(*preg,
 8001dfe:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8001e02:	5823      	ldr	r3, [r4, r0]
 8001e04:	2507      	movs	r5, #7
 8001e06:	408d      	lsls	r5, r1
 8001e08:	ea23 0305 	bic.w	r3, r3, r5
 8001e0c:	fa02 f101 	lsl.w	r1, r2, r1
 8001e10:	4319      	orrs	r1, r3
 8001e12:	5021      	str	r1, [r4, r0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001e14:	bd30      	pop	{r4, r5, pc}

08001e16 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e16:	6880      	ldr	r0, [r0, #8]
}
 8001e18:	f000 0001 	and.w	r0, r0, #1
 8001e1c:	4770      	bx	lr

08001e1e <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e1e:	6880      	ldr	r0, [r0, #8]
}
 8001e20:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8001e24:	4770      	bx	lr
	...

08001e28 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e28:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001e2e:	4604      	mov	r4, r0
 8001e30:	2800      	cmp	r0, #0
 8001e32:	f000 80a1 	beq.w	8001f78 <HAL_ADC_Init+0x150>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e36:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8001e38:	b925      	cbnz	r5, 8001e44 <HAL_ADC_Init+0x1c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e3a:	f7ff fe03 	bl	8001a44 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e3e:	65a5      	str	r5, [r4, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001e40:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001e44:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001e46:	6883      	ldr	r3, [r0, #8]
 8001e48:	009b      	lsls	r3, r3, #2
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001e4a:	bf41      	itttt	mi
 8001e4c:	6883      	ldrmi	r3, [r0, #8]
 8001e4e:	f023 4320 	bicmi.w	r3, r3, #2684354560	; 0xa0000000
 8001e52:	f023 033f 	bicmi.w	r3, r3, #63	; 0x3f
 8001e56:	6083      	strmi	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e58:	6883      	ldr	r3, [r0, #8]
 8001e5a:	00dd      	lsls	r5, r3, #3
 8001e5c:	d504      	bpl.n	8001e68 <HAL_ADC_Init+0x40>
 8001e5e:	6883      	ldr	r3, [r0, #8]
 8001e60:	00d9      	lsls	r1, r3, #3
 8001e62:	d515      	bpl.n	8001e90 <HAL_ADC_Init+0x68>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e64:	2100      	movs	r1, #0
 8001e66:	e01c      	b.n	8001ea2 <HAL_ADC_Init+0x7a>
  MODIFY_REG(ADCx->CR,
 8001e68:	6883      	ldr	r3, [r0, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001e6a:	4a56      	ldr	r2, [pc, #344]	; (8001fc4 <HAL_ADC_Init+0x19c>)
 8001e6c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001e70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e78:	6083      	str	r3, [r0, #8]
 8001e7a:	4b53      	ldr	r3, [pc, #332]	; (8001fc8 <HAL_ADC_Init+0x1a0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	fbb3 f3f2 	udiv	r3, r3, r2
    while (wait_loop_index != 0UL)
    {
      wait_loop_index--;
 8001e82:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001e84:	9b01      	ldr	r3, [sp, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d0e9      	beq.n	8001e5e <HAL_ADC_Init+0x36>
      wait_loop_index--;
 8001e8a:	9b01      	ldr	r3, [sp, #4]
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	e7f8      	b.n	8001e82 <HAL_ADC_Init+0x5a>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e90:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001e92:	f043 0310 	orr.w	r3, r3, #16
 8001e96:	6563      	str	r3, [r4, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e98:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001e9a:	f043 0301 	orr.w	r3, r3, #1
 8001e9e:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001ea0:	2101      	movs	r1, #1

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ea2:	f7ff ffbc 	bl	8001e1e <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ea6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001ea8:	f013 0f10 	tst.w	r3, #16
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001eac:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001eae:	d160      	bne.n	8001f72 <HAL_ADC_Init+0x14a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001eb0:	2800      	cmp	r0, #0
 8001eb2:	d15e      	bne.n	8001f72 <HAL_ADC_Init+0x14a>
    ADC_STATE_CLR_SET(hadc->State,
 8001eb4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001eb8:	f043 0302 	orr.w	r3, r3, #2
 8001ebc:	6563      	str	r3, [r4, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ebe:	6820      	ldr	r0, [r4, #0]
 8001ec0:	f7ff ffa9 	bl	8001e16 <LL_ADC_IsEnabled>
 8001ec4:	b998      	cbnz	r0, 8001eee <HAL_ADC_Init+0xc6>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001ec6:	4841      	ldr	r0, [pc, #260]	; (8001fcc <HAL_ADC_Init+0x1a4>)
 8001ec8:	f7ff ffa5 	bl	8001e16 <LL_ADC_IsEnabled>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	4840      	ldr	r0, [pc, #256]	; (8001fd0 <HAL_ADC_Init+0x1a8>)
 8001ed0:	f7ff ffa1 	bl	8001e16 <LL_ADC_IsEnabled>
 8001ed4:	4303      	orrs	r3, r0
 8001ed6:	483f      	ldr	r0, [pc, #252]	; (8001fd4 <HAL_ADC_Init+0x1ac>)
 8001ed8:	f7ff ff9d 	bl	8001e16 <LL_ADC_IsEnabled>
 8001edc:	4303      	orrs	r3, r0
 8001ede:	d106      	bne.n	8001eee <HAL_ADC_Init+0xc6>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001ee0:	4a3d      	ldr	r2, [pc, #244]	; (8001fd8 <HAL_ADC_Init+0x1b0>)
 8001ee2:	6860      	ldr	r0, [r4, #4]
 8001ee4:	6893      	ldr	r3, [r2, #8]
 8001ee6:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001eea:	4303      	orrs	r3, r0
 8001eec:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8001eee:	68e0      	ldr	r0, [r4, #12]
 8001ef0:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001ef2:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 8001ef6:	4303      	orrs	r3, r0
 8001ef8:	68a0      	ldr	r0, [r4, #8]
 8001efa:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001efc:	7e60      	ldrb	r0, [r4, #25]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001efe:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 8001f00:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001f08:	bf02      	ittt	eq
 8001f0a:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 8001f0c:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8001f10:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f14:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001f16:	b122      	cbz	r2, 8001f22 <HAL_ADC_Init+0xfa>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8001f18:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f1a:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001f1e:	4302      	orrs	r2, r0
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f20:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001f22:	6820      	ldr	r0, [r4, #0]
 8001f24:	4a2d      	ldr	r2, [pc, #180]	; (8001fdc <HAL_ADC_Init+0x1b4>)
 8001f26:	68c5      	ldr	r5, [r0, #12]
 8001f28:	402a      	ands	r2, r5
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f2e:	f7ff ff76 	bl	8001e1e <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f32:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f34:	689a      	ldr	r2, [r3, #8]
 8001f36:	0712      	lsls	r2, r2, #28
 8001f38:	d520      	bpl.n	8001f7c <HAL_ADC_Init+0x154>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f3a:	6922      	ldr	r2, [r4, #16]
 8001f3c:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f3e:	bf05      	ittet	eq
 8001f40:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 8001f42:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f44:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f46:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8001f4a:	bf06      	itte	eq
 8001f4c:	f020 000f 	biceq.w	r0, r0, #15
 8001f50:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f52:	f022 020f 	bicne.w	r2, r2, #15
 8001f56:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f58:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001f5a:	f023 0303 	bic.w	r3, r3, #3
 8001f5e:	f043 0301 	orr.w	r3, r3, #1
 8001f62:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8001f64:	4608      	mov	r0, r1
 8001f66:	b003      	add	sp, #12
 8001f68:	bd30      	pop	{r4, r5, pc}
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001f6a:	691a      	ldr	r2, [r3, #16]
 8001f6c:	f022 0201 	bic.w	r2, r2, #1
 8001f70:	e026      	b.n	8001fc0 <HAL_ADC_Init+0x198>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f72:	f043 0310 	orr.w	r3, r3, #16
 8001f76:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8001f78:	2101      	movs	r1, #1
 8001f7a:	e7f3      	b.n	8001f64 <HAL_ADC_Init+0x13c>
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f7c:	2800      	cmp	r0, #0
 8001f7e:	d1dc      	bne.n	8001f3a <HAL_ADC_Init+0x112>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001f80:	68d8      	ldr	r0, [r3, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001f82:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001f86:	7e25      	ldrb	r5, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001f88:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001f8a:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001f8e:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001f92:	f020 0002 	bic.w	r0, r0, #2
 8001f96:	4302      	orrs	r2, r0
 8001f98:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8001f9a:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8001f9e:	2a01      	cmp	r2, #1
 8001fa0:	d1e3      	bne.n	8001f6a <HAL_ADC_Init+0x142>
        MODIFY_REG(hadc->Instance->CFGR2,
 8001fa2:	e9d4 250f 	ldrd	r2, r5, [r4, #60]	; 0x3c
 8001fa6:	432a      	orrs	r2, r5
 8001fa8:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8001faa:	6918      	ldr	r0, [r3, #16]
 8001fac:	f042 0201 	orr.w	r2, r2, #1
 8001fb0:	432a      	orrs	r2, r5
 8001fb2:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8001fb4:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 8001fb8:	432a      	orrs	r2, r5
 8001fba:	f020 0004 	bic.w	r0, r0, #4
 8001fbe:	4302      	orrs	r2, r0
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001fc0:	611a      	str	r2, [r3, #16]
 8001fc2:	e7ba      	b.n	8001f3a <HAL_ADC_Init+0x112>
 8001fc4:	00030d40 	.word	0x00030d40
 8001fc8:	20000000 	.word	0x20000000
 8001fcc:	50040000 	.word	0x50040000
 8001fd0:	50040100 	.word	0x50040100
 8001fd4:	50040200 	.word	0x50040200
 8001fd8:	50040300 	.word	0x50040300
 8001fdc:	fff0c007 	.word	0xfff0c007

08001fe0 <HAL_ADC_ConvHalfCpltCallback>:
 8001fe0:	4770      	bx	lr

08001fe2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001fe2:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001fe4:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001fe6:	f7ff fffb 	bl	8001fe0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fea:	bd08      	pop	{r3, pc}

08001fec <HAL_ADC_ErrorCallback>:
 8001fec:	4770      	bx	lr

08001fee <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fee:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001ff0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001ff2:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8001ff6:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ff8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001ffa:	d121      	bne.n	8002040 <ADC_DMAConvCplt+0x52>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ffc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002000:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	6811      	ldr	r1, [r2, #0]
 8002006:	0708      	lsls	r0, r1, #28
 8002008:	d516      	bpl.n	8002038 <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800200a:	68d1      	ldr	r1, [r2, #12]
 800200c:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 8002010:	d10e      	bne.n	8002030 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002012:	68d2      	ldr	r2, [r2, #12]
 8002014:	f412 5f00 	tst.w	r2, #8192	; 0x2000
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002018:	d10a      	bne.n	8002030 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800201a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800201c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002020:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002022:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002024:	04d1      	lsls	r1, r2, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002026:	bf5e      	ittt	pl
 8002028:	6d5a      	ldrpl	r2, [r3, #84]	; 0x54
 800202a:	f042 0201 	orrpl.w	r2, r2, #1
 800202e:	655a      	strpl	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff fc5d 	bl	80018f0 <HAL_ADC_ConvCpltCallback>
}
 8002036:	bd10      	pop	{r4, pc}
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002038:	68d2      	ldr	r2, [r2, #12]
 800203a:	f012 0f02 	tst.w	r2, #2
 800203e:	e7eb      	b.n	8002018 <ADC_DMAConvCplt+0x2a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002040:	06d2      	lsls	r2, r2, #27
 8002042:	d503      	bpl.n	800204c <ADC_DMAConvCplt+0x5e>
      HAL_ADC_ErrorCallback(hadc);
 8002044:	4618      	mov	r0, r3
 8002046:	f7ff ffd1 	bl	8001fec <HAL_ADC_ErrorCallback>
 800204a:	e7f4      	b.n	8002036 <ADC_DMAConvCplt+0x48>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800204c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800204e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002054:	4718      	bx	r3

08002056 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002056:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8002058:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800205a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800205c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002060:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002062:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002064:	f043 0304 	orr.w	r3, r3, #4
 8002068:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800206a:	f7ff ffbf 	bl	8001fec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800206e:	bd08      	pop	{r3, pc}

08002070 <HAL_ADC_ConfigChannel>:
{
 8002070:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8002072:	2300      	movs	r3, #0
 8002074:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8002076:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800207a:	2b01      	cmp	r3, #1
{
 800207c:	4605      	mov	r5, r0
 800207e:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8002080:	f000 817e 	beq.w	8002380 <HAL_ADC_ConfigChannel+0x310>
 8002084:	2301      	movs	r3, #1
 8002086:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800208a:	6800      	ldr	r0, [r0, #0]
 800208c:	f7ff fec7 	bl	8001e1e <LL_ADC_REG_IsConversionOngoing>
 8002090:	2800      	cmp	r0, #0
 8002092:	f040 816f 	bne.w	8002374 <HAL_ADC_ConfigChannel+0x304>
    if (sConfig->Rank <= 5U)
 8002096:	684b      	ldr	r3, [r1, #4]
 8002098:	2b05      	cmp	r3, #5
 800209a:	d808      	bhi.n	80020ae <HAL_ADC_ConfigChannel+0x3e>
      switch (sConfig->Rank)
 800209c:	3b02      	subs	r3, #2
 800209e:	2b03      	cmp	r3, #3
 80020a0:	d866      	bhi.n	8002170 <HAL_ADC_ConfigChannel+0x100>
 80020a2:	e8df f003 	tbb	[pc, r3]
 80020a6:	5e02      	.short	0x5e02
 80020a8:	6260      	.short	0x6260
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80020aa:	230c      	movs	r3, #12
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80020ac:	6063      	str	r3, [r4, #4]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80020ae:	6862      	ldr	r2, [r4, #4]
 80020b0:	6828      	ldr	r0, [r5, #0]
  MODIFY_REG(*preg,
 80020b2:	6823      	ldr	r3, [r4, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80020b4:	0991      	lsrs	r1, r2, #6
 80020b6:	f001 010c 	and.w	r1, r1, #12
 80020ba:	f100 0730 	add.w	r7, r0, #48	; 0x30
  MODIFY_REG(*preg,
 80020be:	f002 021f 	and.w	r2, r2, #31
 80020c2:	59ce      	ldr	r6, [r1, r7]
 80020c4:	f04f 0c1f 	mov.w	ip, #31
 80020c8:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80020cc:	4093      	lsls	r3, r2
 80020ce:	fa0c f202 	lsl.w	r2, ip, r2
 80020d2:	ea26 0202 	bic.w	r2, r6, r2
 80020d6:	4313      	orrs	r3, r2
 80020d8:	51cb      	str	r3, [r1, r7]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020da:	f7ff fea0 	bl	8001e1e <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020de:	682b      	ldr	r3, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80020e0:	689a      	ldr	r2, [r3, #8]
 80020e2:	0711      	lsls	r1, r2, #28
 80020e4:	f140 814e 	bpl.w	8002384 <HAL_ADC_ConfigChannel+0x314>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020e8:	6828      	ldr	r0, [r5, #0]
 80020ea:	f7ff fe94 	bl	8001e16 <LL_ADC_IsEnabled>
 80020ee:	2800      	cmp	r0, #0
 80020f0:	f040 80c5 	bne.w	800227e <HAL_ADC_ConfigChannel+0x20e>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80020f4:	68e6      	ldr	r6, [r4, #12]
 80020f6:	6828      	ldr	r0, [r5, #0]
 80020f8:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80020fa:	4abd      	ldr	r2, [pc, #756]	; (80023f0 <HAL_ADC_ConfigChannel+0x380>)
 80020fc:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 8002100:	f006 0c18 	and.w	ip, r6, #24
 8002104:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8002108:	fa22 f20c 	lsr.w	r2, r2, ip
 800210c:	401a      	ands	r2, r3
 800210e:	ea21 0107 	bic.w	r1, r1, r7
 8002112:	430a      	orrs	r2, r1
 8002114:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002118:	4ab6      	ldr	r2, [pc, #728]	; (80023f4 <HAL_ADC_ConfigChannel+0x384>)
 800211a:	4296      	cmp	r6, r2
 800211c:	f040 80af 	bne.w	800227e <HAL_ADC_ConfigChannel+0x20e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002120:	2f00      	cmp	r7, #0
 8002122:	f040 8085 	bne.w	8002230 <HAL_ADC_ConfigChannel+0x1c0>
 8002126:	0e9a      	lsrs	r2, r3, #26
 8002128:	3201      	adds	r2, #1
 800212a:	f002 061f 	and.w	r6, r2, #31
 800212e:	0692      	lsls	r2, r2, #26
 8002130:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002134:	2e09      	cmp	r6, #9
 8002136:	f04f 0201 	mov.w	r2, #1
 800213a:	fa02 f206 	lsl.w	r2, r2, r6
 800213e:	f240 8091 	bls.w	8002264 <HAL_ADC_ConfigChannel+0x1f4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002142:	430a      	orrs	r2, r1
 8002144:	2f00      	cmp	r7, #0
 8002146:	f040 80bb 	bne.w	80022c0 <HAL_ADC_ConfigChannel+0x250>
 800214a:	0e9b      	lsrs	r3, r3, #26
 800214c:	3301      	adds	r3, #1
 800214e:	f003 031f 	and.w	r3, r3, #31
 8002152:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8002156:	391e      	subs	r1, #30
 8002158:	0509      	lsls	r1, r1, #20
 800215a:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800215e:	4311      	orrs	r1, r2
 8002160:	e08a      	b.n	8002278 <HAL_ADC_ConfigChannel+0x208>
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002162:	2312      	movs	r3, #18
 8002164:	e7a2      	b.n	80020ac <HAL_ADC_ConfigChannel+0x3c>
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002166:	2318      	movs	r3, #24
 8002168:	e7a0      	b.n	80020ac <HAL_ADC_ConfigChannel+0x3c>
          sConfig->Rank = ADC_REGULAR_RANK_5;
 800216a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800216e:	e79d      	b.n	80020ac <HAL_ADC_ConfigChannel+0x3c>
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002170:	2306      	movs	r3, #6
 8002172:	e79b      	b.n	80020ac <HAL_ADC_ConfigChannel+0x3c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002174:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8002176:	6e19      	ldr	r1, [r3, #96]	; 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002178:	f3c2 0612 	ubfx	r6, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800217c:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002180:	2e00      	cmp	r6, #0
 8002182:	d13a      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x18a>
 8002184:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002188:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 800218a:	bf02      	ittt	eq
 800218c:	6e1a      	ldreq	r2, [r3, #96]	; 0x60
 800218e:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002192:	661a      	streq	r2, [r3, #96]	; 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002194:	6826      	ldr	r6, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002196:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002198:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800219a:	f3c6 0712 	ubfx	r7, r6, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800219e:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80021a2:	f100 010c 	add.w	r1, r0, #12
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80021a6:	bb6f      	cbnz	r7, 8002204 <HAL_ADC_ConfigChannel+0x194>
 80021a8:	f3c6 6784 	ubfx	r7, r6, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80021ac:	42ba      	cmp	r2, r7
 80021ae:	f040 810c 	bne.w	80023ca <HAL_ADC_ConfigChannel+0x35a>
  MODIFY_REG(*preg,
 80021b2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80021b4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80021b8:	665a      	str	r2, [r3, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80021ba:	6826      	ldr	r6, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80021bc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80021be:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80021c0:	f3c6 0712 	ubfx	r7, r6, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80021c4:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80021c8:	bb37      	cbnz	r7, 8002218 <HAL_ADC_ConfigChannel+0x1a8>
 80021ca:	f3c6 6684 	ubfx	r6, r6, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80021ce:	42b2      	cmp	r2, r6
 80021d0:	f040 8100 	bne.w	80023d4 <HAL_ADC_ConfigChannel+0x364>
  MODIFY_REG(*preg,
 80021d4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80021d6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80021da:	669a      	str	r2, [r3, #104]	; 0x68
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80021dc:	68c3      	ldr	r3, [r0, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80021de:	6823      	ldr	r3, [r4, #0]
 80021e0:	68c2      	ldr	r2, [r0, #12]
 80021e2:	f3c3 0012 	ubfx	r0, r3, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80021e6:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80021ea:	2800      	cmp	r0, #0
 80021ec:	f000 80f7 	beq.w	80023de <HAL_ADC_ConfigChannel+0x36e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f0:	fa93 f3a3 	rbit	r3, r3
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
 80021f4:	fab3 f383 	clz	r3, r3
 80021f8:	e0f3      	b.n	80023e2 <HAL_ADC_ConfigChannel+0x372>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021fa:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 80021fe:	fab2 f282 	clz	r2, r2
 8002202:	e7c1      	b.n	8002188 <HAL_ADC_ConfigChannel+0x118>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002204:	fa96 f7a6 	rbit	r7, r6
  return __builtin_clz(value);
 8002208:	fab7 f787 	clz	r7, r7
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800220c:	42ba      	cmp	r2, r7
 800220e:	d0d0      	beq.n	80021b2 <HAL_ADC_ConfigChannel+0x142>
 8002210:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002212:	6e9a      	ldr	r2, [r3, #104]	; 0x68
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002214:	f3c2 6284 	ubfx	r2, r2, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002218:	fa96 f6a6 	rbit	r6, r6
  return __builtin_clz(value);
 800221c:	fab6 f686 	clz	r6, r6
 8002220:	4296      	cmp	r6, r2
 8002222:	d0d7      	beq.n	80021d4 <HAL_ADC_ConfigChannel+0x164>
 8002224:	68c3      	ldr	r3, [r0, #12]
 8002226:	68c2      	ldr	r2, [r0, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002228:	6823      	ldr	r3, [r4, #0]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800222a:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800222e:	e7df      	b.n	80021f0 <HAL_ADC_ConfigChannel+0x180>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002230:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 8002234:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002238:	3201      	adds	r2, #1
 800223a:	f002 021f 	and.w	r2, r2, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800223e:	2a09      	cmp	r2, #9
 8002240:	d82c      	bhi.n	800229c <HAL_ADC_ConfigChannel+0x22c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002242:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8002246:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800224a:	3101      	adds	r1, #1
 800224c:	0689      	lsls	r1, r1, #26
 800224e:	f001 41f8 	and.w	r1, r1, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002252:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 8002256:	fab2 f282 	clz	r2, r2
 800225a:	3201      	adds	r2, #1
 800225c:	f002 061f 	and.w	r6, r2, #31
 8002260:	2201      	movs	r2, #1
 8002262:	40b2      	lsls	r2, r6
 8002264:	4311      	orrs	r1, r2
 8002266:	b9a7      	cbnz	r7, 8002292 <HAL_ADC_ConfigChannel+0x222>
 8002268:	0e9b      	lsrs	r3, r3, #26
 800226a:	3301      	adds	r3, #1
 800226c:	f003 031f 	and.w	r3, r3, #31
 8002270:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002274:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002276:	4319      	orrs	r1, r3
 8002278:	68a2      	ldr	r2, [r4, #8]
 800227a:	f7ff fdbb 	bl	8001df4 <LL_ADC_SetChannelSamplingTime>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800227e:	6822      	ldr	r2, [r4, #0]
 8002280:	4b5d      	ldr	r3, [pc, #372]	; (80023f8 <HAL_ADC_ConfigChannel+0x388>)
 8002282:	421a      	tst	r2, r3
 8002284:	d128      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x268>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002286:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8002288:	2300      	movs	r3, #0
 800228a:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
}
 800228e:	b003      	add	sp, #12
 8002290:	bdf0      	pop	{r4, r5, r6, r7, pc}
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002292:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 8002296:	fab3 f383 	clz	r3, r3
 800229a:	e7e6      	b.n	800226a <HAL_ADC_ConfigChannel+0x1fa>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229c:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 80022a0:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80022a4:	3101      	adds	r1, #1
 80022a6:	0689      	lsls	r1, r1, #26
 80022a8:	f001 41f8 	and.w	r1, r1, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ac:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 80022b0:	fab2 f282 	clz	r2, r2
 80022b4:	3201      	adds	r2, #1
 80022b6:	f002 061f 	and.w	r6, r2, #31
 80022ba:	2201      	movs	r2, #1
 80022bc:	40b2      	lsls	r2, r6
 80022be:	e740      	b.n	8002142 <HAL_ADC_ConfigChannel+0xd2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c0:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 80022c4:	fab3 f383 	clz	r3, r3
 80022c8:	3301      	adds	r3, #1
 80022ca:	f003 031f 	and.w	r3, r3, #31
 80022ce:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80022d2:	f1a3 011e 	sub.w	r1, r3, #30
 80022d6:	e73f      	b.n	8002158 <HAL_ADC_ConfigChannel+0xe8>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80022d8:	4948      	ldr	r1, [pc, #288]	; (80023fc <HAL_ADC_ConfigChannel+0x38c>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022da:	4b49      	ldr	r3, [pc, #292]	; (8002400 <HAL_ADC_ConfigChannel+0x390>)
 80022dc:	6888      	ldr	r0, [r1, #8]
 80022de:	429a      	cmp	r2, r3
 80022e0:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 80022e4:	460c      	mov	r4, r1
 80022e6:	d11e      	bne.n	8002326 <HAL_ADC_ConfigChannel+0x2b6>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80022e8:	0202      	lsls	r2, r0, #8
 80022ea:	d4cc      	bmi.n	8002286 <HAL_ADC_ConfigChannel+0x216>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022ec:	682b      	ldr	r3, [r5, #0]
 80022ee:	4a45      	ldr	r2, [pc, #276]	; (8002404 <HAL_ADC_ConfigChannel+0x394>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d003      	beq.n	80022fc <HAL_ADC_ConfigChannel+0x28c>
 80022f4:	f502 7200 	add.w	r2, r2, #512	; 0x200
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d1c4      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x216>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80022fc:	68a3      	ldr	r3, [r4, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80022fe:	4a42      	ldr	r2, [pc, #264]	; (8002408 <HAL_ADC_ConfigChannel+0x398>)
 8002300:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8002304:	4333      	orrs	r3, r6
 8002306:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800230a:	60a3      	str	r3, [r4, #8]
 800230c:	4b3f      	ldr	r3, [pc, #252]	; (800240c <HAL_ADC_ConfigChannel+0x39c>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	fbb3 f2f2 	udiv	r2, r3, r2
 8002314:	230c      	movs	r3, #12
 8002316:	4353      	muls	r3, r2
            wait_loop_index--;
 8002318:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 800231a:	9b01      	ldr	r3, [sp, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d0b2      	beq.n	8002286 <HAL_ADC_ConfigChannel+0x216>
            wait_loop_index--;
 8002320:	9b01      	ldr	r3, [sp, #4]
 8002322:	3b01      	subs	r3, #1
 8002324:	e7f8      	b.n	8002318 <HAL_ADC_ConfigChannel+0x2a8>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002326:	4b3a      	ldr	r3, [pc, #232]	; (8002410 <HAL_ADC_ConfigChannel+0x3a0>)
 8002328:	429a      	cmp	r2, r3
 800232a:	d111      	bne.n	8002350 <HAL_ADC_ConfigChannel+0x2e0>
 800232c:	01c3      	lsls	r3, r0, #7
 800232e:	d4aa      	bmi.n	8002286 <HAL_ADC_ConfigChannel+0x216>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002330:	682b      	ldr	r3, [r5, #0]
 8002332:	4a34      	ldr	r2, [pc, #208]	; (8002404 <HAL_ADC_ConfigChannel+0x394>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d003      	beq.n	8002340 <HAL_ADC_ConfigChannel+0x2d0>
 8002338:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800233c:	4293      	cmp	r3, r2
 800233e:	d1a2      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x216>
 8002340:	68a3      	ldr	r3, [r4, #8]
 8002342:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8002346:	4333      	orrs	r3, r6
 8002348:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800234c:	60a3      	str	r3, [r4, #8]
 800234e:	e79a      	b.n	8002286 <HAL_ADC_ConfigChannel+0x216>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002350:	4b30      	ldr	r3, [pc, #192]	; (8002414 <HAL_ADC_ConfigChannel+0x3a4>)
 8002352:	429a      	cmp	r2, r3
 8002354:	d197      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x216>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002356:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 800235a:	d194      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x216>
        if (ADC_VREFINT_INSTANCE(hadc))
 800235c:	682a      	ldr	r2, [r5, #0]
 800235e:	4b29      	ldr	r3, [pc, #164]	; (8002404 <HAL_ADC_ConfigChannel+0x394>)
 8002360:	429a      	cmp	r2, r3
 8002362:	d190      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x216>
 8002364:	688b      	ldr	r3, [r1, #8]
 8002366:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 800236a:	4333      	orrs	r3, r6
 800236c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002370:	608b      	str	r3, [r1, #8]
 8002372:	e789      	b.n	8002288 <HAL_ADC_ConfigChannel+0x218>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002374:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8002376:	f042 0220 	orr.w	r2, r2, #32
 800237a:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 800237c:	4618      	mov	r0, r3
 800237e:	e783      	b.n	8002288 <HAL_ADC_ConfigChannel+0x218>
  __HAL_LOCK(hadc);
 8002380:	2002      	movs	r0, #2
 8002382:	e784      	b.n	800228e <HAL_ADC_ConfigChannel+0x21e>
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002384:	2800      	cmp	r0, #0
 8002386:	f47f aeaf 	bne.w	80020e8 <HAL_ADC_ConfigChannel+0x78>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800238a:	4618      	mov	r0, r3
 800238c:	68a2      	ldr	r2, [r4, #8]
 800238e:	6821      	ldr	r1, [r4, #0]
 8002390:	f7ff fd30 	bl	8001df4 <LL_ADC_SetChannelSamplingTime>
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002394:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002396:	682b      	ldr	r3, [r5, #0]
 8002398:	6822      	ldr	r2, [r4, #0]
 800239a:	68d9      	ldr	r1, [r3, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800239c:	2e04      	cmp	r6, #4
 800239e:	f103 0060 	add.w	r0, r3, #96	; 0x60
 80023a2:	f43f aee7 	beq.w	8002174 <HAL_ADC_ConfigChannel+0x104>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80023a6:	f3c1 03c1 	ubfx	r3, r1, #3, #2
 80023aa:	0059      	lsls	r1, r3, #1
 80023ac:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(*preg,
 80023ae:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 80023b2:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80023b6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80023ba:	408b      	lsls	r3, r1
 80023bc:	4313      	orrs	r3, r2
 80023be:	4a16      	ldr	r2, [pc, #88]	; (8002418 <HAL_ADC_ConfigChannel+0x3a8>)
 80023c0:	403a      	ands	r2, r7
 80023c2:	4313      	orrs	r3, r2
 80023c4:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
 80023c8:	e68e      	b.n	80020e8 <HAL_ADC_ConfigChannel+0x78>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80023ca:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80023cc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80023ce:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80023d2:	e6fa      	b.n	80021ca <HAL_ADC_ConfigChannel+0x15a>
 80023d4:	68c3      	ldr	r3, [r0, #12]
 80023d6:	68c2      	ldr	r2, [r0, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80023d8:	6823      	ldr	r3, [r4, #0]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023da:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80023de:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023e2:	4293      	cmp	r3, r2
  MODIFY_REG(*preg,
 80023e4:	bf02      	ittt	eq
 80023e6:	680b      	ldreq	r3, [r1, #0]
 80023e8:	f023 4300 	biceq.w	r3, r3, #2147483648	; 0x80000000
 80023ec:	600b      	streq	r3, [r1, #0]
 80023ee:	e67b      	b.n	80020e8 <HAL_ADC_ConfigChannel+0x78>
 80023f0:	0007ffff 	.word	0x0007ffff
 80023f4:	407f0000 	.word	0x407f0000
 80023f8:	80080000 	.word	0x80080000
 80023fc:	50040300 	.word	0x50040300
 8002400:	c7520000 	.word	0xc7520000
 8002404:	50040000 	.word	0x50040000
 8002408:	00030d40 	.word	0x00030d40
 800240c:	20000000 	.word	0x20000000
 8002410:	cb840000 	.word	0xcb840000
 8002414:	80000001 	.word	0x80000001
 8002418:	03fff000 	.word	0x03fff000

0800241c <ADC_Enable>:
{
 800241c:	b570      	push	{r4, r5, r6, lr}
 800241e:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002420:	6800      	ldr	r0, [r0, #0]
 8002422:	f7ff fcf8 	bl	8001e16 <LL_ADC_IsEnabled>
 8002426:	b108      	cbz	r0, 800242c <ADC_Enable+0x10>
  return HAL_OK;
 8002428:	2000      	movs	r0, #0
}
 800242a:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800242c:	6822      	ldr	r2, [r4, #0]
 800242e:	4b15      	ldr	r3, [pc, #84]	; (8002484 <ADC_Enable+0x68>)
 8002430:	6891      	ldr	r1, [r2, #8]
 8002432:	4219      	tst	r1, r3
 8002434:	d009      	beq.n	800244a <ADC_Enable+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002436:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002438:	f043 0310 	orr.w	r3, r3, #16
 800243c:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800243e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002440:	f043 0301 	orr.w	r3, r3, #1
 8002444:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8002446:	2001      	movs	r0, #1
 8002448:	e7ef      	b.n	800242a <ADC_Enable+0xe>
  MODIFY_REG(ADCx->CR,
 800244a:	6893      	ldr	r3, [r2, #8]
 800244c:	4d0e      	ldr	r5, [pc, #56]	; (8002488 <ADC_Enable+0x6c>)
 800244e:	402b      	ands	r3, r5
 8002450:	f043 0301 	orr.w	r3, r3, #1
 8002454:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8002456:	f7ff fcb3 	bl	8001dc0 <HAL_GetTick>
 800245a:	4606      	mov	r6, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800245c:	6820      	ldr	r0, [r4, #0]
 800245e:	6803      	ldr	r3, [r0, #0]
 8002460:	07db      	lsls	r3, r3, #31
 8002462:	d4e1      	bmi.n	8002428 <ADC_Enable+0xc>
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002464:	f7ff fcd7 	bl	8001e16 <LL_ADC_IsEnabled>
 8002468:	b928      	cbnz	r0, 8002476 <ADC_Enable+0x5a>
        LL_ADC_Enable(hadc->Instance);
 800246a:	6822      	ldr	r2, [r4, #0]
 800246c:	6893      	ldr	r3, [r2, #8]
 800246e:	402b      	ands	r3, r5
 8002470:	f043 0301 	orr.w	r3, r3, #1
 8002474:	6093      	str	r3, [r2, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002476:	f7ff fca3 	bl	8001dc0 <HAL_GetTick>
 800247a:	1b80      	subs	r0, r0, r6
 800247c:	2802      	cmp	r0, #2
 800247e:	d9ed      	bls.n	800245c <ADC_Enable+0x40>
 8002480:	e7d9      	b.n	8002436 <ADC_Enable+0x1a>
 8002482:	bf00      	nop
 8002484:	8000003f 	.word	0x8000003f
 8002488:	7fffffc0 	.word	0x7fffffc0

0800248c <HAL_ADC_Start_IT>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800248c:	4b4f      	ldr	r3, [pc, #316]	; (80025cc <HAL_ADC_Start_IT+0x140>)
{
 800248e:	b570      	push	{r4, r5, r6, lr}
 8002490:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002492:	6800      	ldr	r0, [r0, #0]
 8002494:	689e      	ldr	r6, [r3, #8]
 8002496:	f7ff fcc2 	bl	8001e1e <LL_ADC_REG_IsConversionOngoing>
 800249a:	4605      	mov	r5, r0
 800249c:	2800      	cmp	r0, #0
 800249e:	f040 808f 	bne.w	80025c0 <HAL_ADC_Start_IT+0x134>
    __HAL_LOCK(hadc);
 80024a2:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	f000 808a 	beq.w	80025c0 <HAL_ADC_Start_IT+0x134>
 80024ac:	2301      	movs	r3, #1
 80024ae:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 80024b2:	4620      	mov	r0, r4
 80024b4:	f7ff ffb2 	bl	800241c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80024b8:	2800      	cmp	r0, #0
 80024ba:	d17e      	bne.n	80025ba <HAL_ADC_Start_IT+0x12e>
      ADC_STATE_CLR_SET(hadc->State,
 80024bc:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024be:	4944      	ldr	r1, [pc, #272]	; (80025d0 <HAL_ADC_Start_IT+0x144>)
      ADC_STATE_CLR_SET(hadc->State,
 80024c0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80024c4:	f023 0301 	bic.w	r3, r3, #1
 80024c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024cc:	6563      	str	r3, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024ce:	6823      	ldr	r3, [r4, #0]
 80024d0:	428b      	cmp	r3, r1
 80024d2:	f006 021f 	and.w	r2, r6, #31
 80024d6:	d075      	beq.n	80025c4 <HAL_ADC_Start_IT+0x138>
 80024d8:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024da:	6d65      	ldr	r5, [r4, #84]	; 0x54
 80024dc:	f425 1580 	bic.w	r5, r5, #1048576	; 0x100000
 80024e0:	6565      	str	r5, [r4, #84]	; 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80024e2:	6d65      	ldr	r5, [r4, #84]	; 0x54
 80024e4:	f415 5580 	ands.w	r5, r5, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024e8:	bf1c      	itt	ne
 80024ea:	6da5      	ldrne	r5, [r4, #88]	; 0x58
 80024ec:	f025 0506 	bicne.w	r5, r5, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80024f0:	65a5      	str	r5, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80024f2:	251c      	movs	r5, #28
 80024f4:	601d      	str	r5, [r3, #0]
      __HAL_UNLOCK(hadc);
 80024f6:	2500      	movs	r5, #0
 80024f8:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80024fc:	685d      	ldr	r5, [r3, #4]
 80024fe:	f025 051c 	bic.w	r5, r5, #28
 8002502:	605d      	str	r5, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8002504:	6965      	ldr	r5, [r4, #20]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002506:	685e      	ldr	r6, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8002508:	2d08      	cmp	r5, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800250a:	bf0c      	ite	eq
 800250c:	f046 0608 	orreq.w	r6, r6, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002510:	f046 0604 	orrne.w	r6, r6, #4
 8002514:	605e      	str	r6, [r3, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002516:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8002518:	b91e      	cbnz	r6, 8002522 <HAL_ADC_Start_IT+0x96>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800251a:	685e      	ldr	r6, [r3, #4]
 800251c:	f046 0610 	orr.w	r6, r6, #16
 8002520:	605e      	str	r6, [r3, #4]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002522:	428b      	cmp	r3, r1
 8002524:	d007      	beq.n	8002536 <HAL_ADC_Start_IT+0xaa>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002526:	2a09      	cmp	r2, #9
 8002528:	d828      	bhi.n	800257c <HAL_ADC_Start_IT+0xf0>
 800252a:	f240 2621 	movw	r6, #545	; 0x221
 800252e:	fa26 f202 	lsr.w	r2, r6, r2
 8002532:	07d6      	lsls	r6, r2, #31
 8002534:	d522      	bpl.n	800257c <HAL_ADC_Start_IT+0xf0>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002536:	68da      	ldr	r2, [r3, #12]
 8002538:	0191      	lsls	r1, r2, #6
 800253a:	d516      	bpl.n	800256a <HAL_ADC_Start_IT+0xde>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800253c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800253e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002542:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002546:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002548:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 800254a:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800254c:	bf0b      	itete	eq
 800254e:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002552:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002556:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002558:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800255a:	bf0b      	itete	eq
 800255c:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800255e:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002560:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002564:	f042 0220 	orrne.w	r2, r2, #32
 8002568:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR,
 800256a:	689a      	ldr	r2, [r3, #8]
 800256c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002570:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002574:	f042 0204 	orr.w	r2, r2, #4
 8002578:	609a      	str	r2, [r3, #8]
}
 800257a:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800257c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800257e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002582:	6562      	str	r2, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002584:	68ca      	ldr	r2, [r1, #12]
 8002586:	0192      	lsls	r2, r2, #6
 8002588:	d5f7      	bpl.n	800257a <HAL_ADC_Start_IT+0xee>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800258a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800258c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002590:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002594:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002596:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8002598:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800259a:	bf0b      	itete	eq
 800259c:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80025a0:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80025a4:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80025a6:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80025a8:	bf0b      	itete	eq
 80025aa:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80025ac:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80025ae:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80025b2:	f042 0220 	orrne.w	r2, r2, #32
 80025b6:	605a      	str	r2, [r3, #4]
              break;
 80025b8:	e7df      	b.n	800257a <HAL_ADC_Start_IT+0xee>
      __HAL_UNLOCK(hadc);
 80025ba:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 80025be:	e7dc      	b.n	800257a <HAL_ADC_Start_IT+0xee>
    tmp_hal_status = HAL_BUSY;
 80025c0:	2002      	movs	r0, #2
 80025c2:	e7da      	b.n	800257a <HAL_ADC_Start_IT+0xee>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80025c4:	4903      	ldr	r1, [pc, #12]	; (80025d4 <HAL_ADC_Start_IT+0x148>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025c6:	2a00      	cmp	r2, #0
 80025c8:	d087      	beq.n	80024da <HAL_ADC_Start_IT+0x4e>
 80025ca:	e78a      	b.n	80024e2 <HAL_ADC_Start_IT+0x56>
 80025cc:	50040300 	.word	0x50040300
 80025d0:	50040100 	.word	0x50040100
 80025d4:	50040000 	.word	0x50040000

080025d8 <HAL_ADC_Start_DMA>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80025d8:	4b37      	ldr	r3, [pc, #220]	; (80026b8 <HAL_ADC_Start_DMA+0xe0>)
{
 80025da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025de:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025e0:	6800      	ldr	r0, [r0, #0]
 80025e2:	689b      	ldr	r3, [r3, #8]
{
 80025e4:	460e      	mov	r6, r1
 80025e6:	4617      	mov	r7, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025e8:	f7ff fc19 	bl	8001e1e <LL_ADC_REG_IsConversionOngoing>
 80025ec:	2800      	cmp	r0, #0
 80025ee:	d15d      	bne.n	80026ac <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 80025f0:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 80025f4:	2a01      	cmp	r2, #1
 80025f6:	d059      	beq.n	80026ac <HAL_ADC_Start_DMA+0xd4>
 80025f8:	f003 081f 	and.w	r8, r3, #31
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025fc:	f1b8 0f09 	cmp.w	r8, #9
    __HAL_LOCK(hadc);
 8002600:	f04f 0301 	mov.w	r3, #1
 8002604:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002608:	d84b      	bhi.n	80026a2 <HAL_ADC_Start_DMA+0xca>
 800260a:	f240 2321 	movw	r3, #545	; 0x221
 800260e:	fa23 f308 	lsr.w	r3, r3, r8
 8002612:	43db      	mvns	r3, r3
 8002614:	f013 0501 	ands.w	r5, r3, #1
 8002618:	d143      	bne.n	80026a2 <HAL_ADC_Start_DMA+0xca>
      tmp_hal_status = ADC_Enable(hadc);
 800261a:	4620      	mov	r0, r4
 800261c:	f7ff fefe 	bl	800241c <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8002620:	2800      	cmp	r0, #0
 8002622:	d13b      	bne.n	800269c <HAL_ADC_Start_DMA+0xc4>
        ADC_STATE_CLR_SET(hadc->State,
 8002624:	6d63      	ldr	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002626:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8002628:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800262c:	f023 0301 	bic.w	r3, r3, #1
 8002630:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002634:	6563      	str	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002636:	4b21      	ldr	r3, [pc, #132]	; (80026bc <HAL_ADC_Start_DMA+0xe4>)
 8002638:	4299      	cmp	r1, r3
 800263a:	d039      	beq.n	80026b0 <HAL_ADC_Start_DMA+0xd8>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800263c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800263e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002642:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002644:	6d63      	ldr	r3, [r4, #84]	; 0x54
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002646:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002648:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800264c:	bf1c      	itt	ne
 800264e:	6da3      	ldrne	r3, [r4, #88]	; 0x58
 8002650:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8002654:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002656:	4b1a      	ldr	r3, [pc, #104]	; (80026c0 <HAL_ADC_Start_DMA+0xe8>)
 8002658:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800265a:	4b1a      	ldr	r3, [pc, #104]	; (80026c4 <HAL_ADC_Start_DMA+0xec>)
 800265c:	6303      	str	r3, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800265e:	4b1a      	ldr	r3, [pc, #104]	; (80026c8 <HAL_ADC_Start_DMA+0xf0>)
 8002660:	6343      	str	r3, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002662:	231c      	movs	r3, #28
 8002664:	600b      	str	r3, [r1, #0]
        __HAL_UNLOCK(hadc);
 8002666:	2300      	movs	r3, #0
 8002668:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800266c:	684b      	ldr	r3, [r1, #4]
 800266e:	f043 0310 	orr.w	r3, r3, #16
 8002672:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002674:	68cb      	ldr	r3, [r1, #12]
 8002676:	f043 0301 	orr.w	r3, r3, #1
 800267a:	60cb      	str	r3, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800267c:	4632      	mov	r2, r6
 800267e:	463b      	mov	r3, r7
 8002680:	3140      	adds	r1, #64	; 0x40
 8002682:	f000 f977 	bl	8002974 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002686:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002688:	6893      	ldr	r3, [r2, #8]
 800268a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800268e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002692:	f043 0304 	orr.w	r3, r3, #4
 8002696:	6093      	str	r3, [r2, #8]
}
 8002698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 800269c:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 80026a0:	e7fa      	b.n	8002698 <HAL_ADC_Start_DMA+0xc0>
      __HAL_UNLOCK(hadc);
 80026a2:	2300      	movs	r3, #0
 80026a4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
      tmp_hal_status = HAL_ERROR;
 80026a8:	2001      	movs	r0, #1
 80026aa:	e7f5      	b.n	8002698 <HAL_ADC_Start_DMA+0xc0>
    tmp_hal_status = HAL_BUSY;
 80026ac:	2002      	movs	r0, #2
 80026ae:	e7f3      	b.n	8002698 <HAL_ADC_Start_DMA+0xc0>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026b0:	f1b8 0f00 	cmp.w	r8, #0
 80026b4:	d0c2      	beq.n	800263c <HAL_ADC_Start_DMA+0x64>
 80026b6:	e7c5      	b.n	8002644 <HAL_ADC_Start_DMA+0x6c>
 80026b8:	50040300 	.word	0x50040300
 80026bc:	50040100 	.word	0x50040100
 80026c0:	08001fef 	.word	0x08001fef
 80026c4:	08001fe3 	.word	0x08001fe3
 80026c8:	08002057 	.word	0x08002057

080026cc <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026cc:	6880      	ldr	r0, [r0, #8]
}
 80026ce:	f000 0001 	and.w	r0, r0, #1
 80026d2:	4770      	bx	lr

080026d4 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80026d4:	6880      	ldr	r0, [r0, #8]
}
 80026d6:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80026da:	4770      	bx	lr

080026dc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80026dc:	b530      	push	{r4, r5, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80026de:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80026e2:	2b01      	cmp	r3, #1
{
 80026e4:	b09b      	sub	sp, #108	; 0x6c
 80026e6:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 80026e8:	d066      	beq.n	80027b8 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 80026ea:	2301      	movs	r3, #1
 80026ec:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80026f0:	4b32      	ldr	r3, [pc, #200]	; (80027bc <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 80026f2:	6800      	ldr	r0, [r0, #0]
 80026f4:	4298      	cmp	r0, r3
 80026f6:	bf0c      	ite	eq
 80026f8:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 80026fc:	2300      	movne	r3, #0
 80026fe:	9301      	str	r3, [sp, #4]

  if (tmphadcSlave.Instance == NULL)
 8002700:	9801      	ldr	r0, [sp, #4]
 8002702:	b940      	cbnz	r0, 8002716 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002704:	6d53      	ldr	r3, [r2, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002706:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800270a:	f043 0320 	orr.w	r3, r3, #32
 800270e:	6553      	str	r3, [r2, #84]	; 0x54

    return HAL_ERROR;
 8002710:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8002712:	b01b      	add	sp, #108	; 0x6c
 8002714:	bd30      	pop	{r4, r5, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002716:	f7ff ffdd 	bl	80026d4 <LL_ADC_REG_IsConversionOngoing>
 800271a:	4603      	mov	r3, r0
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800271c:	6810      	ldr	r0, [r2, #0]
 800271e:	f7ff ffd9 	bl	80026d4 <LL_ADC_REG_IsConversionOngoing>
 8002722:	2800      	cmp	r0, #0
 8002724:	d142      	bne.n	80027ac <HAL_ADCEx_MultiModeConfigChannel+0xd0>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002726:	2b00      	cmp	r3, #0
 8002728:	d140      	bne.n	80027ac <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800272a:	680b      	ldr	r3, [r1, #0]
 800272c:	4c24      	ldr	r4, [pc, #144]	; (80027c0 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 800272e:	b333      	cbz	r3, 800277e <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002730:	68a3      	ldr	r3, [r4, #8]
 8002732:	6848      	ldr	r0, [r1, #4]
 8002734:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002738:	4303      	orrs	r3, r0
 800273a:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 800273e:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 8002742:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002744:	481d      	ldr	r0, [pc, #116]	; (80027bc <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8002746:	f7ff ffc1 	bl	80026cc <LL_ADC_IsEnabled>
 800274a:	4603      	mov	r3, r0
 800274c:	481d      	ldr	r0, [pc, #116]	; (80027c4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 800274e:	f7ff ffbd 	bl	80026cc <LL_ADC_IsEnabled>
 8002752:	4303      	orrs	r3, r0
 8002754:	481c      	ldr	r0, [pc, #112]	; (80027c8 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8002756:	f7ff ffb9 	bl	80026cc <LL_ADC_IsEnabled>
 800275a:	4318      	orrs	r0, r3
 800275c:	d004      	beq.n	8002768 <HAL_ADCEx_MultiModeConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800275e:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8002760:	2300      	movs	r3, #0
 8002762:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 8002766:	e7d4      	b.n	8002712 <HAL_ADCEx_MultiModeConfigChannel+0x36>
        MODIFY_REG(tmpADC_Common->CCR,
 8002768:	680b      	ldr	r3, [r1, #0]
 800276a:	68a5      	ldr	r5, [r4, #8]
 800276c:	6889      	ldr	r1, [r1, #8]
 800276e:	430b      	orrs	r3, r1
 8002770:	f425 6171 	bic.w	r1, r5, #3856	; 0xf10
 8002774:	f021 010f 	bic.w	r1, r1, #15
 8002778:	430b      	orrs	r3, r1
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800277a:	60a3      	str	r3, [r4, #8]
 800277c:	e7f0      	b.n	8002760 <HAL_ADCEx_MultiModeConfigChannel+0x84>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800277e:	68a3      	ldr	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002780:	480e      	ldr	r0, [pc, #56]	; (80027bc <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002782:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002786:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002788:	f7ff ffa0 	bl	80026cc <LL_ADC_IsEnabled>
 800278c:	4603      	mov	r3, r0
 800278e:	480d      	ldr	r0, [pc, #52]	; (80027c4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8002790:	f7ff ff9c 	bl	80026cc <LL_ADC_IsEnabled>
 8002794:	4303      	orrs	r3, r0
 8002796:	480c      	ldr	r0, [pc, #48]	; (80027c8 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8002798:	f7ff ff98 	bl	80026cc <LL_ADC_IsEnabled>
 800279c:	4318      	orrs	r0, r3
 800279e:	d1de      	bne.n	800275e <HAL_ADCEx_MultiModeConfigChannel+0x82>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80027a0:	68a3      	ldr	r3, [r4, #8]
 80027a2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80027a6:	f023 030f 	bic.w	r3, r3, #15
 80027aa:	e7e6      	b.n	800277a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027ac:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80027ae:	f043 0320 	orr.w	r3, r3, #32
 80027b2:	6553      	str	r3, [r2, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80027b4:	2001      	movs	r0, #1
 80027b6:	e7d3      	b.n	8002760 <HAL_ADCEx_MultiModeConfigChannel+0x84>
  __HAL_LOCK(hadc);
 80027b8:	2002      	movs	r0, #2
 80027ba:	e7aa      	b.n	8002712 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80027bc:	50040000 	.word	0x50040000
 80027c0:	50040300 	.word	0x50040300
 80027c4:	50040100 	.word	0x50040100
 80027c8:	50040200 	.word	0x50040200

080027cc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027cc:	4a07      	ldr	r2, [pc, #28]	; (80027ec <HAL_NVIC_SetPriorityGrouping+0x20>)
 80027ce:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027d0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80027d4:	041b      	lsls	r3, r3, #16
 80027d6:	0c1b      	lsrs	r3, r3, #16
 80027d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027dc:	0200      	lsls	r0, r0, #8
 80027de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027e2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80027e6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80027e8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80027ea:	4770      	bx	lr
 80027ec:	e000ed00 	.word	0xe000ed00

080027f0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027f0:	4b17      	ldr	r3, [pc, #92]	; (8002850 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027f2:	b570      	push	{r4, r5, r6, lr}
 80027f4:	68dc      	ldr	r4, [r3, #12]
 80027f6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027fa:	f1c4 0507 	rsb	r5, r4, #7
 80027fe:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002800:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002804:	bf28      	it	cs
 8002806:	2504      	movcs	r5, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002808:	f04f 36ff 	mov.w	r6, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800280c:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800280e:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002812:	bf8c      	ite	hi
 8002814:	3c03      	subhi	r4, #3
 8002816:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002818:	ea21 0303 	bic.w	r3, r1, r3
 800281c:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800281e:	fa06 f404 	lsl.w	r4, r6, r4
 8002822:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8002826:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002828:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800282c:	bfa8      	it	ge
 800282e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8002832:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002836:	bfbc      	itt	lt
 8002838:	f000 000f 	andlt.w	r0, r0, #15
 800283c:	4a05      	ldrlt	r2, [pc, #20]	; (8002854 <HAL_NVIC_SetPriority+0x64>)
 800283e:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002840:	bfaa      	itet	ge
 8002842:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002846:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002848:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800284c:	bd70      	pop	{r4, r5, r6, pc}
 800284e:	bf00      	nop
 8002850:	e000ed00 	.word	0xe000ed00
 8002854:	e000ed14 	.word	0xe000ed14

08002858 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002858:	2800      	cmp	r0, #0
 800285a:	db08      	blt.n	800286e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800285c:	2301      	movs	r3, #1
 800285e:	0942      	lsrs	r2, r0, #5
 8002860:	f000 001f 	and.w	r0, r0, #31
 8002864:	fa03 f000 	lsl.w	r0, r3, r0
 8002868:	4b01      	ldr	r3, [pc, #4]	; (8002870 <HAL_NVIC_EnableIRQ+0x18>)
 800286a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800286e:	4770      	bx	lr
 8002870:	e000e100 	.word	0xe000e100

08002874 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002874:	3801      	subs	r0, #1
 8002876:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800287a:	d20a      	bcs.n	8002892 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800287c:	4b06      	ldr	r3, [pc, #24]	; (8002898 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800287e:	4a07      	ldr	r2, [pc, #28]	; (800289c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002880:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002882:	21f0      	movs	r1, #240	; 0xf0
 8002884:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002888:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800288a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800288c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002892:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	e000e010 	.word	0xe000e010
 800289c:	e000ed00 	.word	0xe000ed00

080028a0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028a0:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80028a2:	2800      	cmp	r0, #0
 80028a4:	d058      	beq.n	8002958 <HAL_DMA_Init+0xb8>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80028a6:	6801      	ldr	r1, [r0, #0]
 80028a8:	4b2c      	ldr	r3, [pc, #176]	; (800295c <HAL_DMA_Init+0xbc>)
 80028aa:	4299      	cmp	r1, r3
 80028ac:	f04f 0414 	mov.w	r4, #20
 80028b0:	d842      	bhi.n	8002938 <HAL_DMA_Init+0x98>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80028b2:	4a2b      	ldr	r2, [pc, #172]	; (8002960 <HAL_DMA_Init+0xc0>)
 80028b4:	440a      	add	r2, r1
 80028b6:	fbb2 f2f4 	udiv	r2, r2, r4
 80028ba:	0092      	lsls	r2, r2, #2
 80028bc:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80028be:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
 80028c2:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028c4:	2302      	movs	r3, #2
 80028c6:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028ca:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ce:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 80028d0:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 80028d2:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d4:	432b      	orrs	r3, r5
 80028d6:	6945      	ldr	r5, [r0, #20]
 80028d8:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028da:	6985      	ldr	r5, [r0, #24]
 80028dc:	432b      	orrs	r3, r5
 80028de:	69c5      	ldr	r5, [r0, #28]
 80028e0:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80028e2:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80028e4:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 80028e8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ec:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 80028ee:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80028f0:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 80028f4:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80028f6:	d016      	beq.n	8002926 <HAL_DMA_Init+0x86>
 80028f8:	6c41      	ldr	r1, [r0, #68]	; 0x44
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80028fa:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80028fc:	f001 021c 	and.w	r2, r1, #28
 8002900:	6841      	ldr	r1, [r0, #4]
 8002902:	230f      	movs	r3, #15
 8002904:	4093      	lsls	r3, r2
 8002906:	4091      	lsls	r1, r2
 8002908:	4a16      	ldr	r2, [pc, #88]	; (8002964 <HAL_DMA_Init+0xc4>)
 800290a:	4294      	cmp	r4, r2
 800290c:	ea6f 0303 	mvn.w	r3, r3
 8002910:	d11a      	bne.n	8002948 <HAL_DMA_Init+0xa8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002912:	f8d2 40a8 	ldr.w	r4, [r2, #168]	; 0xa8
 8002916:	4023      	ands	r3, r4
 8002918:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800291c:	f8d2 30a8 	ldr.w	r3, [r2, #168]	; 0xa8
 8002920:	4319      	orrs	r1, r3
 8002922:	f8c2 10a8 	str.w	r1, [r2, #168]	; 0xa8
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002926:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002928:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800292a:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800292c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State = HAL_DMA_STATE_READY;
 8002930:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 8002934:	4618      	mov	r0, r3
}
 8002936:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002938:	4b0b      	ldr	r3, [pc, #44]	; (8002968 <HAL_DMA_Init+0xc8>)
 800293a:	440b      	add	r3, r1
 800293c:	fbb3 f3f4 	udiv	r3, r3, r4
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002944:	4b09      	ldr	r3, [pc, #36]	; (800296c <HAL_DMA_Init+0xcc>)
 8002946:	e7bc      	b.n	80028c2 <HAL_DMA_Init+0x22>
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002948:	4a09      	ldr	r2, [pc, #36]	; (8002970 <HAL_DMA_Init+0xd0>)
 800294a:	6814      	ldr	r4, [r2, #0]
 800294c:	4023      	ands	r3, r4
 800294e:	6013      	str	r3, [r2, #0]
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002950:	6813      	ldr	r3, [r2, #0]
 8002952:	4319      	orrs	r1, r3
 8002954:	6011      	str	r1, [r2, #0]
 8002956:	e7e6      	b.n	8002926 <HAL_DMA_Init+0x86>
    return HAL_ERROR;
 8002958:	2001      	movs	r0, #1
 800295a:	e7ec      	b.n	8002936 <HAL_DMA_Init+0x96>
 800295c:	40020407 	.word	0x40020407
 8002960:	bffdfff8 	.word	0xbffdfff8
 8002964:	40020000 	.word	0x40020000
 8002968:	bffdfbf8 	.word	0xbffdfbf8
 800296c:	40020400 	.word	0x40020400
 8002970:	400204a8 	.word	0x400204a8

08002974 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002974:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002976:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 800297a:	2c01      	cmp	r4, #1
 800297c:	d038      	beq.n	80029f0 <HAL_DMA_Start_IT+0x7c>

  if(HAL_DMA_STATE_READY == hdma->State)
 800297e:	f890 5025 	ldrb.w	r5, [r0, #37]	; 0x25
  __HAL_LOCK(hdma);
 8002982:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8002984:	b2ed      	uxtb	r5, r5
 8002986:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8002988:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
 800298c:	f04f 0600 	mov.w	r6, #0
 8002990:	f04f 0402 	mov.w	r4, #2
  if(HAL_DMA_STATE_READY == hdma->State)
 8002994:	d12a      	bne.n	80029ec <HAL_DMA_Start_IT+0x78>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002996:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800299a:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800299c:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800299e:	6826      	ldr	r6, [r4, #0]
 80029a0:	f026 0601 	bic.w	r6, r6, #1
 80029a4:	6026      	str	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80029a6:	e9d0 7610 	ldrd	r7, r6, [r0, #64]	; 0x40
 80029aa:	f006 061c 	and.w	r6, r6, #28
 80029ae:	40b5      	lsls	r5, r6
 80029b0:	607d      	str	r5, [r7, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80029b2:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029b4:	6883      	ldr	r3, [r0, #8]
 80029b6:	6805      	ldr	r5, [r0, #0]
 80029b8:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80029ba:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80029bc:	bf0b      	itete	eq
 80029be:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80029c0:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80029c2:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80029c4:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80029c6:	b14b      	cbz	r3, 80029dc <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029c8:	6823      	ldr	r3, [r4, #0]
 80029ca:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80029ce:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80029d0:	682b      	ldr	r3, [r5, #0]
 80029d2:	f043 0301 	orr.w	r3, r3, #1
 80029d6:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029d8:	2000      	movs	r0, #0
}
 80029da:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029dc:	6823      	ldr	r3, [r4, #0]
 80029de:	f023 0304 	bic.w	r3, r3, #4
 80029e2:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80029e4:	6823      	ldr	r3, [r4, #0]
 80029e6:	f043 030a 	orr.w	r3, r3, #10
 80029ea:	e7f0      	b.n	80029ce <HAL_DMA_Start_IT+0x5a>
    __HAL_UNLOCK(hdma);
 80029ec:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 80029f0:	2002      	movs	r0, #2
 80029f2:	e7f2      	b.n	80029da <HAL_DMA_Start_IT+0x66>

080029f4 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80029f4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80029f6:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 80029f8:	6803      	ldr	r3, [r0, #0]
{
 80029fa:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80029fc:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a00:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002a02:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002a04:	2404      	movs	r4, #4
 8002a06:	4094      	lsls	r4, r2
 8002a08:	4234      	tst	r4, r6
 8002a0a:	d00e      	beq.n	8002a2a <HAL_DMA_IRQHandler+0x36>
 8002a0c:	f015 0f04 	tst.w	r5, #4
 8002a10:	d00b      	beq.n	8002a2a <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a16:	bf5e      	ittt	pl
 8002a18:	681a      	ldrpl	r2, [r3, #0]
 8002a1a:	f022 0204 	bicpl.w	r2, r2, #4
 8002a1e:	601a      	strpl	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8002a20:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002a22:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8002a24:	b373      	cbz	r3, 8002a84 <HAL_DMA_IRQHandler+0x90>
}
 8002a26:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8002a28:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002a2a:	2402      	movs	r4, #2
 8002a2c:	4094      	lsls	r4, r2
 8002a2e:	4234      	tst	r4, r6
 8002a30:	d012      	beq.n	8002a58 <HAL_DMA_IRQHandler+0x64>
 8002a32:	f015 0f02 	tst.w	r5, #2
 8002a36:	d00f      	beq.n	8002a58 <HAL_DMA_IRQHandler+0x64>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	0695      	lsls	r5, r2, #26
 8002a3c:	d406      	bmi.n	8002a4c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	f022 020a 	bic.w	r2, r2, #10
 8002a44:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002a46:	2301      	movs	r3, #1
 8002a48:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8002a4c:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a4e:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8002a50:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8002a54:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002a56:	e7e5      	b.n	8002a24 <HAL_DMA_IRQHandler+0x30>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002a58:	2408      	movs	r4, #8
 8002a5a:	4094      	lsls	r4, r2
 8002a5c:	4234      	tst	r4, r6
 8002a5e:	d011      	beq.n	8002a84 <HAL_DMA_IRQHandler+0x90>
 8002a60:	072c      	lsls	r4, r5, #28
 8002a62:	d50f      	bpl.n	8002a84 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a64:	681c      	ldr	r4, [r3, #0]
 8002a66:	f024 040e 	bic.w	r4, r4, #14
 8002a6a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	fa03 f202 	lsl.w	r2, r3, r2
 8002a72:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a74:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8002a76:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8002a80:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002a82:	e7cf      	b.n	8002a24 <HAL_DMA_IRQHandler+0x30>
}
 8002a84:	bc70      	pop	{r4, r5, r6}
 8002a86:	4770      	bx	lr

08002a88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a8c:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a8e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a90:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 8002c3c <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002a94:	4c67      	ldr	r4, [pc, #412]	; (8002c34 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a96:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8002a98:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a9a:	9a01      	ldr	r2, [sp, #4]
 8002a9c:	40da      	lsrs	r2, r3
 8002a9e:	d102      	bne.n	8002aa6 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8002aa0:	b005      	add	sp, #20
 8002aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002aa6:	f04f 0a01 	mov.w	sl, #1
    if (iocurrent != 0x00u)
 8002aaa:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002aac:	fa0a fa03 	lsl.w	sl, sl, r3
    if (iocurrent != 0x00u)
 8002ab0:	ea1a 0c02 	ands.w	ip, sl, r2
 8002ab4:	f000 80af 	beq.w	8002c16 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ab8:	684a      	ldr	r2, [r1, #4]
 8002aba:	f022 0e10 	bic.w	lr, r2, #16
 8002abe:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8002ac2:	2503      	movs	r5, #3
 8002ac4:	f10e 36ff 	add.w	r6, lr, #4294967295
 8002ac8:	fa05 f508 	lsl.w	r5, r5, r8
 8002acc:	2e01      	cmp	r6, #1
 8002ace:	ea6f 0505 	mvn.w	r5, r5
 8002ad2:	d80e      	bhi.n	8002af2 <HAL_GPIO_Init+0x6a>
        temp = GPIOx->OSPEEDR;
 8002ad4:	6886      	ldr	r6, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ad6:	68cf      	ldr	r7, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002ad8:	402e      	ands	r6, r5
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ada:	fa07 f708 	lsl.w	r7, r7, r8
 8002ade:	4337      	orrs	r7, r6
        GPIOx->OSPEEDR = temp;
 8002ae0:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002ae2:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002ae4:	f3c2 1600 	ubfx	r6, r2, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ae8:	ea27 070a 	bic.w	r7, r7, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002aec:	409e      	lsls	r6, r3
 8002aee:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8002af0:	6046      	str	r6, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002af2:	f002 0603 	and.w	r6, r2, #3
 8002af6:	2e03      	cmp	r6, #3
 8002af8:	d108      	bne.n	8002b0c <HAL_GPIO_Init+0x84>
        temp = GPIOx->ASCR;
 8002afa:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002afc:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002b00:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8002b04:	409f      	lsls	r7, r3
 8002b06:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->ASCR = temp;
 8002b0a:	62c7      	str	r7, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8002b0c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002b0e:	ea07 0a05 	and.w	sl, r7, r5
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b12:	688f      	ldr	r7, [r1, #8]
 8002b14:	fa07 f708 	lsl.w	r7, r7, r8
 8002b18:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b1c:	f1be 0f02 	cmp.w	lr, #2
      GPIOx->PUPDR = temp;
 8002b20:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b22:	d116      	bne.n	8002b52 <HAL_GPIO_Init+0xca>
        temp = GPIOx->AFR[position >> 3u];
 8002b24:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8002b28:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b2c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8002b30:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b34:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8002b38:	f04f 0e0f 	mov.w	lr, #15
 8002b3c:	fa0e fe0b 	lsl.w	lr, lr, fp
 8002b40:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b44:	690f      	ldr	r7, [r1, #16]
 8002b46:	fa07 f70b 	lsl.w	r7, r7, fp
 8002b4a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3u] = temp;
 8002b4e:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 8002b52:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b54:	fa06 f608 	lsl.w	r6, r6, r8
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b58:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b5a:	4335      	orrs	r5, r6
      GPIOx->MODER = temp;
 8002b5c:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b5e:	00d5      	lsls	r5, r2, #3
 8002b60:	d559      	bpl.n	8002c16 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b62:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 8002b66:	f045 0501 	orr.w	r5, r5, #1
 8002b6a:	f8c9 5060 	str.w	r5, [r9, #96]	; 0x60
 8002b6e:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 8002b72:	f023 0603 	bic.w	r6, r3, #3
 8002b76:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8002b7a:	f005 0501 	and.w	r5, r5, #1
 8002b7e:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8002b82:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b84:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b88:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8002b8a:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b8c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002b90:	270f      	movs	r7, #15
 8002b92:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b96:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b9a:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b9e:	d03c      	beq.n	8002c1a <HAL_GPIO_Init+0x192>
 8002ba0:	4d25      	ldr	r5, [pc, #148]	; (8002c38 <HAL_GPIO_Init+0x1b0>)
 8002ba2:	42a8      	cmp	r0, r5
 8002ba4:	d03b      	beq.n	8002c1e <HAL_GPIO_Init+0x196>
 8002ba6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002baa:	42a8      	cmp	r0, r5
 8002bac:	d039      	beq.n	8002c22 <HAL_GPIO_Init+0x19a>
 8002bae:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002bb2:	42a8      	cmp	r0, r5
 8002bb4:	d037      	beq.n	8002c26 <HAL_GPIO_Init+0x19e>
 8002bb6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002bba:	42a8      	cmp	r0, r5
 8002bbc:	d035      	beq.n	8002c2a <HAL_GPIO_Init+0x1a2>
 8002bbe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002bc2:	42a8      	cmp	r0, r5
 8002bc4:	d033      	beq.n	8002c2e <HAL_GPIO_Init+0x1a6>
 8002bc6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002bca:	42a8      	cmp	r0, r5
 8002bcc:	bf14      	ite	ne
 8002bce:	2507      	movne	r5, #7
 8002bd0:	2506      	moveq	r5, #6
 8002bd2:	fa05 f50e 	lsl.w	r5, r5, lr
 8002bd6:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002bd8:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8002bda:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8002bdc:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002be0:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 8002be2:	bf54      	ite	pl
 8002be4:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8002be6:	ea4c 0505 	orrmi.w	r5, ip, r5
        EXTI->IMR1 = temp;
 8002bea:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8002bec:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bee:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8002bf0:	bf54      	ite	pl
 8002bf2:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8002bf4:	ea4c 0505 	orrmi.w	r5, ip, r5
        EXTI->EMR1 = temp;
 8002bf8:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 8002bfa:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002bfc:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 8002bfe:	bf54      	ite	pl
 8002c00:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8002c02:	ea4c 0505 	orrmi.w	r5, ip, r5
        EXTI->RTSR1 = temp;
 8002c06:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8002c08:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c0a:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8002c0c:	bf54      	ite	pl
 8002c0e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8002c10:	ea4c 0505 	orrmi.w	r5, ip, r5
        EXTI->FTSR1 = temp;
 8002c14:	60e5      	str	r5, [r4, #12]
    position++;
 8002c16:	3301      	adds	r3, #1
 8002c18:	e73f      	b.n	8002a9a <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c1a:	2500      	movs	r5, #0
 8002c1c:	e7d9      	b.n	8002bd2 <HAL_GPIO_Init+0x14a>
 8002c1e:	2501      	movs	r5, #1
 8002c20:	e7d7      	b.n	8002bd2 <HAL_GPIO_Init+0x14a>
 8002c22:	2502      	movs	r5, #2
 8002c24:	e7d5      	b.n	8002bd2 <HAL_GPIO_Init+0x14a>
 8002c26:	2503      	movs	r5, #3
 8002c28:	e7d3      	b.n	8002bd2 <HAL_GPIO_Init+0x14a>
 8002c2a:	2504      	movs	r5, #4
 8002c2c:	e7d1      	b.n	8002bd2 <HAL_GPIO_Init+0x14a>
 8002c2e:	2505      	movs	r5, #5
 8002c30:	e7cf      	b.n	8002bd2 <HAL_GPIO_Init+0x14a>
 8002c32:	bf00      	nop
 8002c34:	40010400 	.word	0x40010400
 8002c38:	48000400 	.word	0x48000400
 8002c3c:	40021000 	.word	0x40021000

08002c40 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002c40:	6903      	ldr	r3, [r0, #16]
 8002c42:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002c44:	bf14      	ite	ne
 8002c46:	2001      	movne	r0, #1
 8002c48:	2000      	moveq	r0, #0
 8002c4a:	4770      	bx	lr

08002c4c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c4c:	b10a      	cbz	r2, 8002c52 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c4e:	6181      	str	r1, [r0, #24]
 8002c50:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c52:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8002c54:	4770      	bx	lr
	...

08002c58 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002c58:	4b02      	ldr	r3, [pc, #8]	; (8002c64 <HAL_PWREx_GetVoltageRange+0xc>)
 8002c5a:	6818      	ldr	r0, [r3, #0]
#endif
}
 8002c5c:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	40007000 	.word	0x40007000

08002c68 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c68:	4b17      	ldr	r3, [pc, #92]	; (8002cc8 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c6a:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c6c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c70:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c74:	d11c      	bne.n	8002cb0 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c76:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8002c7a:	d015      	beq.n	8002ca8 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8002c82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c86:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002c88:	4a10      	ldr	r2, [pc, #64]	; (8002ccc <HAL_PWREx_ControlVoltageScaling+0x64>)
 8002c8a:	6811      	ldr	r1, [r2, #0]
 8002c8c:	2232      	movs	r2, #50	; 0x32
 8002c8e:	434a      	muls	r2, r1
 8002c90:	490f      	ldr	r1, [pc, #60]	; (8002cd0 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8002c92:	fbb2 f2f1 	udiv	r2, r2, r1
 8002c96:	4619      	mov	r1, r3
 8002c98:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c9a:	6958      	ldr	r0, [r3, #20]
 8002c9c:	0540      	lsls	r0, r0, #21
 8002c9e:	d500      	bpl.n	8002ca2 <HAL_PWREx_ControlVoltageScaling+0x3a>
 8002ca0:	b922      	cbnz	r2, 8002cac <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ca2:	694b      	ldr	r3, [r1, #20]
 8002ca4:	055b      	lsls	r3, r3, #21
 8002ca6:	d40d      	bmi.n	8002cc4 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ca8:	2000      	movs	r0, #0
 8002caa:	4770      	bx	lr
        wait_loop_index--;
 8002cac:	3a01      	subs	r2, #1
 8002cae:	e7f4      	b.n	8002c9a <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002cb0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002cb4:	bf1f      	itttt	ne
 8002cb6:	681a      	ldrne	r2, [r3, #0]
 8002cb8:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8002cbc:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8002cc0:	601a      	strne	r2, [r3, #0]
 8002cc2:	e7f1      	b.n	8002ca8 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8002cc4:	2003      	movs	r0, #3
}
 8002cc6:	4770      	bx	lr
 8002cc8:	40007000 	.word	0x40007000
 8002ccc:	20000000 	.word	0x20000000
 8002cd0:	000f4240 	.word	0x000f4240

08002cd4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002cd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002cd6:	4d1e      	ldr	r5, [pc, #120]	; (8002d50 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8002cd8:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002cda:	00da      	lsls	r2, r3, #3
{
 8002cdc:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002cde:	d518      	bpl.n	8002d12 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ce0:	f7ff ffba 	bl	8002c58 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ce4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002ce8:	d123      	bne.n	8002d32 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002cea:	2c80      	cmp	r4, #128	; 0x80
 8002cec:	d929      	bls.n	8002d42 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002cee:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cf0:	bf8c      	ite	hi
 8002cf2:	2002      	movhi	r0, #2
 8002cf4:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002cf6:	4a17      	ldr	r2, [pc, #92]	; (8002d54 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8002cf8:	6813      	ldr	r3, [r2, #0]
 8002cfa:	f023 0307 	bic.w	r3, r3, #7
 8002cfe:	4303      	orrs	r3, r0
 8002d00:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d02:	6813      	ldr	r3, [r2, #0]
 8002d04:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8002d08:	1a18      	subs	r0, r3, r0
 8002d0a:	bf18      	it	ne
 8002d0c:	2001      	movne	r0, #1
 8002d0e:	b003      	add	sp, #12
 8002d10:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d12:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d18:	65ab      	str	r3, [r5, #88]	; 0x58
 8002d1a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002d1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d20:	9301      	str	r3, [sp, #4]
 8002d22:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8002d24:	f7ff ff98 	bl	8002c58 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d28:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002d2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d2e:	65ab      	str	r3, [r5, #88]	; 0x58
 8002d30:	e7d8      	b.n	8002ce4 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8002d32:	2c80      	cmp	r4, #128	; 0x80
 8002d34:	d807      	bhi.n	8002d46 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8002d36:	d008      	beq.n	8002d4a <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8002d38:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8002d3c:	4258      	negs	r0, r3
 8002d3e:	4158      	adcs	r0, r3
 8002d40:	e7d9      	b.n	8002cf6 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d42:	2000      	movs	r0, #0
 8002d44:	e7d7      	b.n	8002cf6 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d46:	2003      	movs	r0, #3
 8002d48:	e7d5      	b.n	8002cf6 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d4a:	2002      	movs	r0, #2
 8002d4c:	e7d3      	b.n	8002cf6 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8002d4e:	bf00      	nop
 8002d50:	40021000 	.word	0x40021000
 8002d54:	40022000 	.word	0x40022000

08002d58 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d58:	4b22      	ldr	r3, [pc, #136]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x8c>)
 8002d5a:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d5c:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d5e:	f012 020c 	ands.w	r2, r2, #12
 8002d62:	d005      	beq.n	8002d70 <HAL_RCC_GetSysClockFreq+0x18>
 8002d64:	2a0c      	cmp	r2, #12
 8002d66:	d115      	bne.n	8002d94 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d68:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002d6c:	2901      	cmp	r1, #1
 8002d6e:	d118      	bne.n	8002da2 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d70:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8002d72:	481d      	ldr	r0, [pc, #116]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d74:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d76:	bf55      	itete	pl
 8002d78:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d7c:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d7e:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d82:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8002d86:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d8a:	b34a      	cbz	r2, 8002de0 <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d8c:	2a0c      	cmp	r2, #12
 8002d8e:	d009      	beq.n	8002da4 <HAL_RCC_GetSysClockFreq+0x4c>
 8002d90:	2000      	movs	r0, #0
  return sysclockfreq;
 8002d92:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d94:	2a04      	cmp	r2, #4
 8002d96:	d022      	beq.n	8002dde <HAL_RCC_GetSysClockFreq+0x86>
 8002d98:	2a08      	cmp	r2, #8
 8002d9a:	4814      	ldr	r0, [pc, #80]	; (8002dec <HAL_RCC_GetSysClockFreq+0x94>)
 8002d9c:	bf18      	it	ne
 8002d9e:	2000      	movne	r0, #0
 8002da0:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002da2:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002da4:	68da      	ldr	r2, [r3, #12]
 8002da6:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 8002daa:	2a02      	cmp	r2, #2
 8002dac:	d015      	beq.n	8002dda <HAL_RCC_GetSysClockFreq+0x82>
      pllvco = HSE_VALUE;
 8002dae:	490f      	ldr	r1, [pc, #60]	; (8002dec <HAL_RCC_GetSysClockFreq+0x94>)
 8002db0:	2a03      	cmp	r2, #3
 8002db2:	bf08      	it	eq
 8002db4:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002db6:	68da      	ldr	r2, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002db8:	68d9      	ldr	r1, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002dc0:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002dc4:	f3c2 1202 	ubfx	r2, r2, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002dc8:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002dca:	4348      	muls	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002dcc:	3201      	adds	r2, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002dce:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002dd0:	fbb0 f0f2 	udiv	r0, r0, r2
    sysclockfreq = pllvco / pllr;
 8002dd4:	fbb0 f0f3 	udiv	r0, r0, r3
 8002dd8:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8002dda:	4805      	ldr	r0, [pc, #20]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ddc:	e7eb      	b.n	8002db6 <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8002dde:	4804      	ldr	r0, [pc, #16]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x98>)
}
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	40021000 	.word	0x40021000
 8002de8:	080073b0 	.word	0x080073b0
 8002dec:	007a1200 	.word	0x007a1200
 8002df0:	00f42400 	.word	0x00f42400

08002df4 <HAL_RCC_OscConfig>:
{
 8002df4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8002df8:	4605      	mov	r5, r0
 8002dfa:	b918      	cbnz	r0, 8002e04 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8002dfc:	2001      	movs	r0, #1
}
 8002dfe:	b003      	add	sp, #12
 8002e00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e04:	4ca7      	ldr	r4, [pc, #668]	; (80030a4 <HAL_RCC_OscConfig+0x2b0>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002e06:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e08:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e0a:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002e0c:	06d8      	lsls	r0, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e0e:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e12:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002e16:	d53d      	bpl.n	8002e94 <HAL_RCC_OscConfig+0xa0>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e18:	b11e      	cbz	r6, 8002e22 <HAL_RCC_OscConfig+0x2e>
 8002e1a:	2e0c      	cmp	r6, #12
 8002e1c:	d166      	bne.n	8002eec <HAL_RCC_OscConfig+0xf8>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002e1e:	2f01      	cmp	r7, #1
 8002e20:	d164      	bne.n	8002eec <HAL_RCC_OscConfig+0xf8>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e22:	6823      	ldr	r3, [r4, #0]
 8002e24:	0799      	lsls	r1, r3, #30
 8002e26:	d502      	bpl.n	8002e2e <HAL_RCC_OscConfig+0x3a>
 8002e28:	69ab      	ldr	r3, [r5, #24]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d0e6      	beq.n	8002dfc <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002e2e:	6823      	ldr	r3, [r4, #0]
 8002e30:	6a28      	ldr	r0, [r5, #32]
 8002e32:	071a      	lsls	r2, r3, #28
 8002e34:	bf56      	itet	pl
 8002e36:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8002e3a:	6823      	ldrmi	r3, [r4, #0]
 8002e3c:	091b      	lsrpl	r3, r3, #4
 8002e3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e42:	4298      	cmp	r0, r3
 8002e44:	d93b      	bls.n	8002ebe <HAL_RCC_OscConfig+0xca>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e46:	f7ff ff45 	bl	8002cd4 <RCC_SetFlashLatencyFromMSIRange>
 8002e4a:	2800      	cmp	r0, #0
 8002e4c:	d1d6      	bne.n	8002dfc <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e4e:	6823      	ldr	r3, [r4, #0]
 8002e50:	f043 0308 	orr.w	r3, r3, #8
 8002e54:	6023      	str	r3, [r4, #0]
 8002e56:	6823      	ldr	r3, [r4, #0]
 8002e58:	6a2a      	ldr	r2, [r5, #32]
 8002e5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e62:	6863      	ldr	r3, [r4, #4]
 8002e64:	69ea      	ldr	r2, [r5, #28]
 8002e66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e6a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002e6e:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e70:	f7ff ff72 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 8002e74:	68a3      	ldr	r3, [r4, #8]
 8002e76:	4a8c      	ldr	r2, [pc, #560]	; (80030a8 <HAL_RCC_OscConfig+0x2b4>)
 8002e78:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002e7c:	5cd3      	ldrb	r3, [r2, r3]
 8002e7e:	f003 031f 	and.w	r3, r3, #31
 8002e82:	40d8      	lsrs	r0, r3
 8002e84:	4b89      	ldr	r3, [pc, #548]	; (80030ac <HAL_RCC_OscConfig+0x2b8>)
 8002e86:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8002e88:	4b89      	ldr	r3, [pc, #548]	; (80030b0 <HAL_RCC_OscConfig+0x2bc>)
 8002e8a:	6818      	ldr	r0, [r3, #0]
 8002e8c:	f7fe ff50 	bl	8001d30 <HAL_InitTick>
        if(status != HAL_OK)
 8002e90:	2800      	cmp	r0, #0
 8002e92:	d1b4      	bne.n	8002dfe <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e94:	682b      	ldr	r3, [r5, #0]
 8002e96:	07d9      	lsls	r1, r3, #31
 8002e98:	d45f      	bmi.n	8002f5a <HAL_RCC_OscConfig+0x166>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e9a:	682b      	ldr	r3, [r5, #0]
 8002e9c:	079a      	lsls	r2, r3, #30
 8002e9e:	f100 809e 	bmi.w	8002fde <HAL_RCC_OscConfig+0x1ea>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ea2:	682b      	ldr	r3, [r5, #0]
 8002ea4:	0719      	lsls	r1, r3, #28
 8002ea6:	f100 80d2 	bmi.w	800304e <HAL_RCC_OscConfig+0x25a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eaa:	682b      	ldr	r3, [r5, #0]
 8002eac:	075a      	lsls	r2, r3, #29
 8002eae:	f100 8101 	bmi.w	80030b4 <HAL_RCC_OscConfig+0x2c0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002eb2:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f040 816a 	bne.w	800318e <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 8002eba:	2000      	movs	r0, #0
 8002ebc:	e79f      	b.n	8002dfe <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ebe:	6823      	ldr	r3, [r4, #0]
 8002ec0:	f043 0308 	orr.w	r3, r3, #8
 8002ec4:	6023      	str	r3, [r4, #0]
 8002ec6:	6823      	ldr	r3, [r4, #0]
 8002ec8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ecc:	4303      	orrs	r3, r0
 8002ece:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ed0:	6863      	ldr	r3, [r4, #4]
 8002ed2:	69ea      	ldr	r2, [r5, #28]
 8002ed4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ed8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002edc:	6063      	str	r3, [r4, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ede:	2e00      	cmp	r6, #0
 8002ee0:	d1c6      	bne.n	8002e70 <HAL_RCC_OscConfig+0x7c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ee2:	f7ff fef7 	bl	8002cd4 <RCC_SetFlashLatencyFromMSIRange>
 8002ee6:	2800      	cmp	r0, #0
 8002ee8:	d0c2      	beq.n	8002e70 <HAL_RCC_OscConfig+0x7c>
 8002eea:	e787      	b.n	8002dfc <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002eec:	69ab      	ldr	r3, [r5, #24]
 8002eee:	b31b      	cbz	r3, 8002f38 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_MSI_ENABLE();
 8002ef0:	6823      	ldr	r3, [r4, #0]
 8002ef2:	f043 0301 	orr.w	r3, r3, #1
 8002ef6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002ef8:	f7fe ff62 	bl	8001dc0 <HAL_GetTick>
 8002efc:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002efe:	6823      	ldr	r3, [r4, #0]
 8002f00:	079b      	lsls	r3, r3, #30
 8002f02:	d511      	bpl.n	8002f28 <HAL_RCC_OscConfig+0x134>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f04:	6823      	ldr	r3, [r4, #0]
 8002f06:	f043 0308 	orr.w	r3, r3, #8
 8002f0a:	6023      	str	r3, [r4, #0]
 8002f0c:	6823      	ldr	r3, [r4, #0]
 8002f0e:	6a2a      	ldr	r2, [r5, #32]
 8002f10:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f14:	4313      	orrs	r3, r2
 8002f16:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f18:	6863      	ldr	r3, [r4, #4]
 8002f1a:	69ea      	ldr	r2, [r5, #28]
 8002f1c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f20:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002f24:	6063      	str	r3, [r4, #4]
 8002f26:	e7b5      	b.n	8002e94 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f28:	f7fe ff4a 	bl	8001dc0 <HAL_GetTick>
 8002f2c:	eba0 0008 	sub.w	r0, r0, r8
 8002f30:	2802      	cmp	r0, #2
 8002f32:	d9e4      	bls.n	8002efe <HAL_RCC_OscConfig+0x10a>
            return HAL_TIMEOUT;
 8002f34:	2003      	movs	r0, #3
 8002f36:	e762      	b.n	8002dfe <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8002f38:	6823      	ldr	r3, [r4, #0]
 8002f3a:	f023 0301 	bic.w	r3, r3, #1
 8002f3e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002f40:	f7fe ff3e 	bl	8001dc0 <HAL_GetTick>
 8002f44:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002f46:	6823      	ldr	r3, [r4, #0]
 8002f48:	0798      	lsls	r0, r3, #30
 8002f4a:	d5a3      	bpl.n	8002e94 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f4c:	f7fe ff38 	bl	8001dc0 <HAL_GetTick>
 8002f50:	eba0 0008 	sub.w	r0, r0, r8
 8002f54:	2802      	cmp	r0, #2
 8002f56:	d9f6      	bls.n	8002f46 <HAL_RCC_OscConfig+0x152>
 8002f58:	e7ec      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002f5a:	2e08      	cmp	r6, #8
 8002f5c:	d003      	beq.n	8002f66 <HAL_RCC_OscConfig+0x172>
 8002f5e:	2e0c      	cmp	r6, #12
 8002f60:	d108      	bne.n	8002f74 <HAL_RCC_OscConfig+0x180>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002f62:	2f03      	cmp	r7, #3
 8002f64:	d106      	bne.n	8002f74 <HAL_RCC_OscConfig+0x180>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f66:	6823      	ldr	r3, [r4, #0]
 8002f68:	039b      	lsls	r3, r3, #14
 8002f6a:	d596      	bpl.n	8002e9a <HAL_RCC_OscConfig+0xa6>
 8002f6c:	686b      	ldr	r3, [r5, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d193      	bne.n	8002e9a <HAL_RCC_OscConfig+0xa6>
 8002f72:	e743      	b.n	8002dfc <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f74:	686b      	ldr	r3, [r5, #4]
 8002f76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f7a:	d110      	bne.n	8002f9e <HAL_RCC_OscConfig+0x1aa>
 8002f7c:	6823      	ldr	r3, [r4, #0]
 8002f7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f82:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002f84:	f7fe ff1c 	bl	8001dc0 <HAL_GetTick>
 8002f88:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f8a:	6823      	ldr	r3, [r4, #0]
 8002f8c:	0398      	lsls	r0, r3, #14
 8002f8e:	d484      	bmi.n	8002e9a <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f90:	f7fe ff16 	bl	8001dc0 <HAL_GetTick>
 8002f94:	eba0 0008 	sub.w	r0, r0, r8
 8002f98:	2864      	cmp	r0, #100	; 0x64
 8002f9a:	d9f6      	bls.n	8002f8a <HAL_RCC_OscConfig+0x196>
 8002f9c:	e7ca      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f9e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fa2:	d104      	bne.n	8002fae <HAL_RCC_OscConfig+0x1ba>
 8002fa4:	6823      	ldr	r3, [r4, #0]
 8002fa6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002faa:	6023      	str	r3, [r4, #0]
 8002fac:	e7e6      	b.n	8002f7c <HAL_RCC_OscConfig+0x188>
 8002fae:	6822      	ldr	r2, [r4, #0]
 8002fb0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002fb4:	6022      	str	r2, [r4, #0]
 8002fb6:	6822      	ldr	r2, [r4, #0]
 8002fb8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fbc:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1e0      	bne.n	8002f84 <HAL_RCC_OscConfig+0x190>
        tickstart = HAL_GetTick();
 8002fc2:	f7fe fefd 	bl	8001dc0 <HAL_GetTick>
 8002fc6:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002fc8:	6823      	ldr	r3, [r4, #0]
 8002fca:	0399      	lsls	r1, r3, #14
 8002fcc:	f57f af65 	bpl.w	8002e9a <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fd0:	f7fe fef6 	bl	8001dc0 <HAL_GetTick>
 8002fd4:	eba0 0008 	sub.w	r0, r0, r8
 8002fd8:	2864      	cmp	r0, #100	; 0x64
 8002fda:	d9f5      	bls.n	8002fc8 <HAL_RCC_OscConfig+0x1d4>
 8002fdc:	e7aa      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002fde:	2e04      	cmp	r6, #4
 8002fe0:	d003      	beq.n	8002fea <HAL_RCC_OscConfig+0x1f6>
 8002fe2:	2e0c      	cmp	r6, #12
 8002fe4:	d110      	bne.n	8003008 <HAL_RCC_OscConfig+0x214>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002fe6:	2f02      	cmp	r7, #2
 8002fe8:	d10e      	bne.n	8003008 <HAL_RCC_OscConfig+0x214>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fea:	6823      	ldr	r3, [r4, #0]
 8002fec:	055a      	lsls	r2, r3, #21
 8002fee:	d503      	bpl.n	8002ff8 <HAL_RCC_OscConfig+0x204>
 8002ff0:	68eb      	ldr	r3, [r5, #12]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	f43f af02 	beq.w	8002dfc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ff8:	6863      	ldr	r3, [r4, #4]
 8002ffa:	692a      	ldr	r2, [r5, #16]
 8002ffc:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8003000:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003004:	6063      	str	r3, [r4, #4]
 8003006:	e74c      	b.n	8002ea2 <HAL_RCC_OscConfig+0xae>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003008:	68eb      	ldr	r3, [r5, #12]
 800300a:	b17b      	cbz	r3, 800302c <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_HSI_ENABLE();
 800300c:	6823      	ldr	r3, [r4, #0]
 800300e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003012:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003014:	f7fe fed4 	bl	8001dc0 <HAL_GetTick>
 8003018:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800301a:	6823      	ldr	r3, [r4, #0]
 800301c:	055b      	lsls	r3, r3, #21
 800301e:	d4eb      	bmi.n	8002ff8 <HAL_RCC_OscConfig+0x204>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003020:	f7fe fece 	bl	8001dc0 <HAL_GetTick>
 8003024:	1bc0      	subs	r0, r0, r7
 8003026:	2802      	cmp	r0, #2
 8003028:	d9f7      	bls.n	800301a <HAL_RCC_OscConfig+0x226>
 800302a:	e783      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 800302c:	6823      	ldr	r3, [r4, #0]
 800302e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003032:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003034:	f7fe fec4 	bl	8001dc0 <HAL_GetTick>
 8003038:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800303a:	6823      	ldr	r3, [r4, #0]
 800303c:	0558      	lsls	r0, r3, #21
 800303e:	f57f af30 	bpl.w	8002ea2 <HAL_RCC_OscConfig+0xae>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003042:	f7fe febd 	bl	8001dc0 <HAL_GetTick>
 8003046:	1bc0      	subs	r0, r0, r7
 8003048:	2802      	cmp	r0, #2
 800304a:	d9f6      	bls.n	800303a <HAL_RCC_OscConfig+0x246>
 800304c:	e772      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800304e:	696b      	ldr	r3, [r5, #20]
 8003050:	b19b      	cbz	r3, 800307a <HAL_RCC_OscConfig+0x286>
      __HAL_RCC_LSI_ENABLE();
 8003052:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003056:	f043 0301 	orr.w	r3, r3, #1
 800305a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 800305e:	f7fe feaf 	bl	8001dc0 <HAL_GetTick>
 8003062:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003064:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003068:	079b      	lsls	r3, r3, #30
 800306a:	f53f af1e 	bmi.w	8002eaa <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800306e:	f7fe fea7 	bl	8001dc0 <HAL_GetTick>
 8003072:	1bc0      	subs	r0, r0, r7
 8003074:	2802      	cmp	r0, #2
 8003076:	d9f5      	bls.n	8003064 <HAL_RCC_OscConfig+0x270>
 8003078:	e75c      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_LSI_DISABLE();
 800307a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800307e:	f023 0301 	bic.w	r3, r3, #1
 8003082:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003086:	f7fe fe9b 	bl	8001dc0 <HAL_GetTick>
 800308a:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800308c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8003090:	0798      	lsls	r0, r3, #30
 8003092:	f57f af0a 	bpl.w	8002eaa <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003096:	f7fe fe93 	bl	8001dc0 <HAL_GetTick>
 800309a:	1bc0      	subs	r0, r0, r7
 800309c:	2802      	cmp	r0, #2
 800309e:	d9f5      	bls.n	800308c <HAL_RCC_OscConfig+0x298>
 80030a0:	e748      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
 80030a2:	bf00      	nop
 80030a4:	40021000 	.word	0x40021000
 80030a8:	08007397 	.word	0x08007397
 80030ac:	20000000 	.word	0x20000000
 80030b0:	20000008 	.word	0x20000008
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80030b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80030b6:	00d9      	lsls	r1, r3, #3
 80030b8:	d429      	bmi.n	800310e <HAL_RCC_OscConfig+0x31a>
      __HAL_RCC_PWR_CLK_ENABLE();
 80030ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80030bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030c0:	65a3      	str	r3, [r4, #88]	; 0x58
 80030c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80030c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030c8:	9301      	str	r3, [sp, #4]
 80030ca:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80030cc:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030d0:	4f89      	ldr	r7, [pc, #548]	; (80032f8 <HAL_RCC_OscConfig+0x504>)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	05da      	lsls	r2, r3, #23
 80030d6:	d51d      	bpl.n	8003114 <HAL_RCC_OscConfig+0x320>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030d8:	68ab      	ldr	r3, [r5, #8]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d12b      	bne.n	8003136 <HAL_RCC_OscConfig+0x342>
 80030de:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80030e2:	f043 0301 	orr.w	r3, r3, #1
 80030e6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80030ea:	f7fe fe69 	bl	8001dc0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ee:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80030f2:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030f4:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80030f8:	0798      	lsls	r0, r3, #30
 80030fa:	d542      	bpl.n	8003182 <HAL_RCC_OscConfig+0x38e>
    if(pwrclkchanged == SET)
 80030fc:	f1b8 0f00 	cmp.w	r8, #0
 8003100:	f43f aed7 	beq.w	8002eb2 <HAL_RCC_OscConfig+0xbe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003104:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003106:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800310a:	65a3      	str	r3, [r4, #88]	; 0x58
 800310c:	e6d1      	b.n	8002eb2 <HAL_RCC_OscConfig+0xbe>
    FlagStatus       pwrclkchanged = RESET;
 800310e:	f04f 0800 	mov.w	r8, #0
 8003112:	e7dd      	b.n	80030d0 <HAL_RCC_OscConfig+0x2dc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800311a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800311c:	f7fe fe50 	bl	8001dc0 <HAL_GetTick>
 8003120:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	05db      	lsls	r3, r3, #23
 8003126:	d4d7      	bmi.n	80030d8 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003128:	f7fe fe4a 	bl	8001dc0 <HAL_GetTick>
 800312c:	eba0 0009 	sub.w	r0, r0, r9
 8003130:	2802      	cmp	r0, #2
 8003132:	d9f6      	bls.n	8003122 <HAL_RCC_OscConfig+0x32e>
 8003134:	e6fe      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003136:	2b05      	cmp	r3, #5
 8003138:	d106      	bne.n	8003148 <HAL_RCC_OscConfig+0x354>
 800313a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800313e:	f043 0304 	orr.w	r3, r3, #4
 8003142:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8003146:	e7ca      	b.n	80030de <HAL_RCC_OscConfig+0x2ea>
 8003148:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800314c:	f022 0201 	bic.w	r2, r2, #1
 8003150:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8003154:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8003158:	f022 0204 	bic.w	r2, r2, #4
 800315c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003160:	2b00      	cmp	r3, #0
 8003162:	d1c2      	bne.n	80030ea <HAL_RCC_OscConfig+0x2f6>
      tickstart = HAL_GetTick();
 8003164:	f7fe fe2c 	bl	8001dc0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003168:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800316c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800316e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8003172:	0799      	lsls	r1, r3, #30
 8003174:	d5c2      	bpl.n	80030fc <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003176:	f7fe fe23 	bl	8001dc0 <HAL_GetTick>
 800317a:	1bc0      	subs	r0, r0, r7
 800317c:	4548      	cmp	r0, r9
 800317e:	d9f6      	bls.n	800316e <HAL_RCC_OscConfig+0x37a>
 8003180:	e6d8      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003182:	f7fe fe1d 	bl	8001dc0 <HAL_GetTick>
 8003186:	1bc0      	subs	r0, r0, r7
 8003188:	4548      	cmp	r0, r9
 800318a:	d9b3      	bls.n	80030f4 <HAL_RCC_OscConfig+0x300>
 800318c:	e6d2      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800318e:	2b02      	cmp	r3, #2
 8003190:	f040 808f 	bne.w	80032b2 <HAL_RCC_OscConfig+0x4be>
      pll_config = RCC->PLLCFGR;
 8003194:	68e3      	ldr	r3, [r4, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003196:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8003198:	f003 0103 	and.w	r1, r3, #3
 800319c:	4291      	cmp	r1, r2
 800319e:	d124      	bne.n	80031ea <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031a0:	6b29      	ldr	r1, [r5, #48]	; 0x30
 80031a2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80031a6:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80031a8:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80031ac:	d11d      	bne.n	80031ea <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031ae:	6b69      	ldr	r1, [r5, #52]	; 0x34
 80031b0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031b4:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80031b8:	d117      	bne.n	80031ea <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80031ba:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80031bc:	3a07      	subs	r2, #7
 80031be:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 80031c2:	bf18      	it	ne
 80031c4:	2201      	movne	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031c6:	4291      	cmp	r1, r2
 80031c8:	d10f      	bne.n	80031ea <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031ca:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80031cc:	0852      	lsrs	r2, r2, #1
 80031ce:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80031d2:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80031d4:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80031d8:	d107      	bne.n	80031ea <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80031da:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80031dc:	0852      	lsrs	r2, r2, #1
 80031de:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80031e2:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031e4:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80031e8:	d04a      	beq.n	8003280 <HAL_RCC_OscConfig+0x48c>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031ea:	2e0c      	cmp	r6, #12
 80031ec:	f43f ae06 	beq.w	8002dfc <HAL_RCC_OscConfig+0x8>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80031f0:	6823      	ldr	r3, [r4, #0]
 80031f2:	015a      	lsls	r2, r3, #5
 80031f4:	f53f ae02 	bmi.w	8002dfc <HAL_RCC_OscConfig+0x8>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80031f8:	6823      	ldr	r3, [r4, #0]
 80031fa:	00db      	lsls	r3, r3, #3
 80031fc:	f53f adfe 	bmi.w	8002dfc <HAL_RCC_OscConfig+0x8>
            __HAL_RCC_PLL_DISABLE();
 8003200:	6823      	ldr	r3, [r4, #0]
 8003202:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003206:	6023      	str	r3, [r4, #0]
            tickstart = HAL_GetTick();
 8003208:	f7fe fdda 	bl	8001dc0 <HAL_GetTick>
 800320c:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800320e:	6823      	ldr	r3, [r4, #0]
 8003210:	019f      	lsls	r7, r3, #6
 8003212:	d42f      	bmi.n	8003274 <HAL_RCC_OscConfig+0x480>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003214:	68e2      	ldr	r2, [r4, #12]
 8003216:	4b39      	ldr	r3, [pc, #228]	; (80032fc <HAL_RCC_OscConfig+0x508>)
 8003218:	4013      	ands	r3, r2
 800321a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800321c:	4313      	orrs	r3, r2
 800321e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8003220:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003224:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8003226:	3a01      	subs	r2, #1
 8003228:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800322c:	6baa      	ldr	r2, [r5, #56]	; 0x38
 800322e:	0912      	lsrs	r2, r2, #4
 8003230:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8003234:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8003236:	0852      	lsrs	r2, r2, #1
 8003238:	3a01      	subs	r2, #1
 800323a:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 800323e:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8003240:	0852      	lsrs	r2, r2, #1
 8003242:	3a01      	subs	r2, #1
 8003244:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8003248:	60e3      	str	r3, [r4, #12]
            __HAL_RCC_PLL_ENABLE();
 800324a:	6823      	ldr	r3, [r4, #0]
 800324c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003250:	6023      	str	r3, [r4, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003252:	68e3      	ldr	r3, [r4, #12]
 8003254:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003258:	60e3      	str	r3, [r4, #12]
            tickstart = HAL_GetTick();
 800325a:	f7fe fdb1 	bl	8001dc0 <HAL_GetTick>
 800325e:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003260:	6823      	ldr	r3, [r4, #0]
 8003262:	0198      	lsls	r0, r3, #6
 8003264:	f53f ae29 	bmi.w	8002eba <HAL_RCC_OscConfig+0xc6>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003268:	f7fe fdaa 	bl	8001dc0 <HAL_GetTick>
 800326c:	1b40      	subs	r0, r0, r5
 800326e:	2802      	cmp	r0, #2
 8003270:	d9f6      	bls.n	8003260 <HAL_RCC_OscConfig+0x46c>
 8003272:	e65f      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003274:	f7fe fda4 	bl	8001dc0 <HAL_GetTick>
 8003278:	1b80      	subs	r0, r0, r6
 800327a:	2802      	cmp	r0, #2
 800327c:	d9c7      	bls.n	800320e <HAL_RCC_OscConfig+0x41a>
 800327e:	e659      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003280:	6823      	ldr	r3, [r4, #0]
 8003282:	0199      	lsls	r1, r3, #6
 8003284:	f53f ae19 	bmi.w	8002eba <HAL_RCC_OscConfig+0xc6>
          __HAL_RCC_PLL_ENABLE();
 8003288:	6823      	ldr	r3, [r4, #0]
 800328a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800328e:	6023      	str	r3, [r4, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003290:	68e3      	ldr	r3, [r4, #12]
 8003292:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003296:	60e3      	str	r3, [r4, #12]
          tickstart = HAL_GetTick();
 8003298:	f7fe fd92 	bl	8001dc0 <HAL_GetTick>
 800329c:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800329e:	6823      	ldr	r3, [r4, #0]
 80032a0:	019a      	lsls	r2, r3, #6
 80032a2:	f53f ae0a 	bmi.w	8002eba <HAL_RCC_OscConfig+0xc6>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a6:	f7fe fd8b 	bl	8001dc0 <HAL_GetTick>
 80032aa:	1b40      	subs	r0, r0, r5
 80032ac:	2802      	cmp	r0, #2
 80032ae:	d9f6      	bls.n	800329e <HAL_RCC_OscConfig+0x4aa>
 80032b0:	e640      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032b2:	2e0c      	cmp	r6, #12
 80032b4:	f43f ada2 	beq.w	8002dfc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 80032b8:	6823      	ldr	r3, [r4, #0]
 80032ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032be:	6023      	str	r3, [r4, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80032c0:	6823      	ldr	r3, [r4, #0]
 80032c2:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80032c6:	bf02      	ittt	eq
 80032c8:	68e3      	ldreq	r3, [r4, #12]
 80032ca:	f023 0303 	biceq.w	r3, r3, #3
 80032ce:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80032d0:	68e3      	ldr	r3, [r4, #12]
 80032d2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80032d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032da:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80032dc:	f7fe fd70 	bl	8001dc0 <HAL_GetTick>
 80032e0:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032e2:	6823      	ldr	r3, [r4, #0]
 80032e4:	019b      	lsls	r3, r3, #6
 80032e6:	f57f ade8 	bpl.w	8002eba <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ea:	f7fe fd69 	bl	8001dc0 <HAL_GetTick>
 80032ee:	1b40      	subs	r0, r0, r5
 80032f0:	2802      	cmp	r0, #2
 80032f2:	d9f6      	bls.n	80032e2 <HAL_RCC_OscConfig+0x4ee>
 80032f4:	e61e      	b.n	8002f34 <HAL_RCC_OscConfig+0x140>
 80032f6:	bf00      	nop
 80032f8:	40007000 	.word	0x40007000
 80032fc:	f99d808c 	.word	0xf99d808c

08003300 <HAL_RCC_ClockConfig>:
{
 8003300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003304:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8003306:	4604      	mov	r4, r0
 8003308:	b910      	cbnz	r0, 8003310 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800330a:	2001      	movs	r0, #1
}
 800330c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003310:	4a40      	ldr	r2, [pc, #256]	; (8003414 <HAL_RCC_ClockConfig+0x114>)
 8003312:	6813      	ldr	r3, [r2, #0]
 8003314:	f003 0307 	and.w	r3, r3, #7
 8003318:	428b      	cmp	r3, r1
 800331a:	d32a      	bcc.n	8003372 <HAL_RCC_ClockConfig+0x72>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800331c:	6823      	ldr	r3, [r4, #0]
 800331e:	07d9      	lsls	r1, r3, #31
 8003320:	d432      	bmi.n	8003388 <HAL_RCC_ClockConfig+0x88>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003322:	6821      	ldr	r1, [r4, #0]
 8003324:	078a      	lsls	r2, r1, #30
 8003326:	d45b      	bmi.n	80033e0 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003328:	4a3a      	ldr	r2, [pc, #232]	; (8003414 <HAL_RCC_ClockConfig+0x114>)
 800332a:	6813      	ldr	r3, [r2, #0]
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	42b3      	cmp	r3, r6
 8003332:	d85d      	bhi.n	80033f0 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003334:	f011 0f04 	tst.w	r1, #4
 8003338:	4d37      	ldr	r5, [pc, #220]	; (8003418 <HAL_RCC_ClockConfig+0x118>)
 800333a:	d164      	bne.n	8003406 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800333c:	070b      	lsls	r3, r1, #28
 800333e:	d506      	bpl.n	800334e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003340:	68ab      	ldr	r3, [r5, #8]
 8003342:	6922      	ldr	r2, [r4, #16]
 8003344:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003348:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800334c:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800334e:	f7ff fd03 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 8003352:	68ab      	ldr	r3, [r5, #8]
 8003354:	4a31      	ldr	r2, [pc, #196]	; (800341c <HAL_RCC_ClockConfig+0x11c>)
 8003356:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 800335a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800335e:	5cd3      	ldrb	r3, [r2, r3]
 8003360:	f003 031f 	and.w	r3, r3, #31
 8003364:	40d8      	lsrs	r0, r3
 8003366:	4b2e      	ldr	r3, [pc, #184]	; (8003420 <HAL_RCC_ClockConfig+0x120>)
 8003368:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 800336a:	4b2e      	ldr	r3, [pc, #184]	; (8003424 <HAL_RCC_ClockConfig+0x124>)
 800336c:	6818      	ldr	r0, [r3, #0]
 800336e:	f7fe bcdf 	b.w	8001d30 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003372:	6813      	ldr	r3, [r2, #0]
 8003374:	f023 0307 	bic.w	r3, r3, #7
 8003378:	430b      	orrs	r3, r1
 800337a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800337c:	6813      	ldr	r3, [r2, #0]
 800337e:	f003 0307 	and.w	r3, r3, #7
 8003382:	428b      	cmp	r3, r1
 8003384:	d1c1      	bne.n	800330a <HAL_RCC_ClockConfig+0xa>
 8003386:	e7c9      	b.n	800331c <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003388:	6862      	ldr	r2, [r4, #4]
 800338a:	4d23      	ldr	r5, [pc, #140]	; (8003418 <HAL_RCC_ClockConfig+0x118>)
 800338c:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800338e:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003390:	d11a      	bne.n	80033c8 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003392:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003396:	d0b8      	beq.n	800330a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003398:	68ab      	ldr	r3, [r5, #8]
 800339a:	f023 0303 	bic.w	r3, r3, #3
 800339e:	4313      	orrs	r3, r2
 80033a0:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 80033a2:	f7fe fd0d 	bl	8001dc0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033a6:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80033aa:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ac:	68ab      	ldr	r3, [r5, #8]
 80033ae:	6862      	ldr	r2, [r4, #4]
 80033b0:	f003 030c 	and.w	r3, r3, #12
 80033b4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80033b8:	d0b3      	beq.n	8003322 <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033ba:	f7fe fd01 	bl	8001dc0 <HAL_GetTick>
 80033be:	1bc0      	subs	r0, r0, r7
 80033c0:	4540      	cmp	r0, r8
 80033c2:	d9f3      	bls.n	80033ac <HAL_RCC_ClockConfig+0xac>
        return HAL_TIMEOUT;
 80033c4:	2003      	movs	r0, #3
 80033c6:	e7a1      	b.n	800330c <HAL_RCC_ClockConfig+0xc>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033c8:	2a02      	cmp	r2, #2
 80033ca:	d102      	bne.n	80033d2 <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033cc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80033d0:	e7e1      	b.n	8003396 <HAL_RCC_ClockConfig+0x96>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033d2:	b912      	cbnz	r2, 80033da <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033d4:	f013 0f02 	tst.w	r3, #2
 80033d8:	e7dd      	b.n	8003396 <HAL_RCC_ClockConfig+0x96>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033da:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80033de:	e7da      	b.n	8003396 <HAL_RCC_ClockConfig+0x96>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033e0:	4a0d      	ldr	r2, [pc, #52]	; (8003418 <HAL_RCC_ClockConfig+0x118>)
 80033e2:	68a0      	ldr	r0, [r4, #8]
 80033e4:	6893      	ldr	r3, [r2, #8]
 80033e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033ea:	4303      	orrs	r3, r0
 80033ec:	6093      	str	r3, [r2, #8]
 80033ee:	e79b      	b.n	8003328 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033f0:	6813      	ldr	r3, [r2, #0]
 80033f2:	f023 0307 	bic.w	r3, r3, #7
 80033f6:	4333      	orrs	r3, r6
 80033f8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033fa:	6813      	ldr	r3, [r2, #0]
 80033fc:	f003 0307 	and.w	r3, r3, #7
 8003400:	42b3      	cmp	r3, r6
 8003402:	d182      	bne.n	800330a <HAL_RCC_ClockConfig+0xa>
 8003404:	e796      	b.n	8003334 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003406:	68ab      	ldr	r3, [r5, #8]
 8003408:	68e2      	ldr	r2, [r4, #12]
 800340a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800340e:	4313      	orrs	r3, r2
 8003410:	60ab      	str	r3, [r5, #8]
 8003412:	e793      	b.n	800333c <HAL_RCC_ClockConfig+0x3c>
 8003414:	40022000 	.word	0x40022000
 8003418:	40021000 	.word	0x40021000
 800341c:	08007397 	.word	0x08007397
 8003420:	20000000 	.word	0x20000000
 8003424:	20000008 	.word	0x20000008

08003428 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003428:	4b05      	ldr	r3, [pc, #20]	; (8003440 <HAL_RCC_GetPCLK1Freq+0x18>)
 800342a:	4a06      	ldr	r2, [pc, #24]	; (8003444 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003432:	5cd3      	ldrb	r3, [r2, r3]
 8003434:	4a04      	ldr	r2, [pc, #16]	; (8003448 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003436:	6810      	ldr	r0, [r2, #0]
 8003438:	f003 031f 	and.w	r3, r3, #31
}
 800343c:	40d8      	lsrs	r0, r3
 800343e:	4770      	bx	lr
 8003440:	40021000 	.word	0x40021000
 8003444:	080073a7 	.word	0x080073a7
 8003448:	20000000 	.word	0x20000000

0800344c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800344c:	4b05      	ldr	r3, [pc, #20]	; (8003464 <HAL_RCC_GetPCLK2Freq+0x18>)
 800344e:	4a06      	ldr	r2, [pc, #24]	; (8003468 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8003456:	5cd3      	ldrb	r3, [r2, r3]
 8003458:	4a04      	ldr	r2, [pc, #16]	; (800346c <HAL_RCC_GetPCLK2Freq+0x20>)
 800345a:	6810      	ldr	r0, [r2, #0]
 800345c:	f003 031f 	and.w	r3, r3, #31
}
 8003460:	40d8      	lsrs	r0, r3
 8003462:	4770      	bx	lr
 8003464:	40021000 	.word	0x40021000
 8003468:	080073a7 	.word	0x080073a7
 800346c:	20000000 	.word	0x20000000

08003470 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003472:	4b44      	ldr	r3, [pc, #272]	; (8003584 <RCCEx_PLLSAI1_Config+0x114>)
 8003474:	68da      	ldr	r2, [r3, #12]
 8003476:	f012 0f03 	tst.w	r2, #3
{
 800347a:	4605      	mov	r5, r0
 800347c:	460e      	mov	r6, r1
 800347e:	6800      	ldr	r0, [r0, #0]
 8003480:	461c      	mov	r4, r3
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003482:	d02a      	beq.n	80034da <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003484:	68da      	ldr	r2, [r3, #12]
 8003486:	f002 0203 	and.w	r2, r2, #3
 800348a:	4282      	cmp	r2, r0
 800348c:	d13c      	bne.n	8003508 <RCCEx_PLLSAI1_Config+0x98>
       ||
 800348e:	2a00      	cmp	r2, #0
 8003490:	d03a      	beq.n	8003508 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003492:	68db      	ldr	r3, [r3, #12]
       ||
 8003494:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003496:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800349a:	3301      	adds	r3, #1
       ||
 800349c:	4293      	cmp	r3, r2
 800349e:	d133      	bne.n	8003508 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80034a0:	6823      	ldr	r3, [r4, #0]
 80034a2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80034a6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034a8:	f7fe fc8a 	bl	8001dc0 <HAL_GetTick>
 80034ac:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80034ae:	6823      	ldr	r3, [r4, #0]
 80034b0:	011a      	lsls	r2, r3, #4
 80034b2:	d432      	bmi.n	800351a <RCCEx_PLLSAI1_Config+0xaa>
 80034b4:	68ab      	ldr	r3, [r5, #8]
 80034b6:	021f      	lsls	r7, r3, #8
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 80034b8:	2e00      	cmp	r6, #0
 80034ba:	d035      	beq.n	8003528 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80034bc:	2e01      	cmp	r6, #1
 80034be:	d14e      	bne.n	800355e <RCCEx_PLLSAI1_Config+0xee>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034c0:	692a      	ldr	r2, [r5, #16]
 80034c2:	6921      	ldr	r1, [r4, #16]
 80034c4:	0852      	lsrs	r2, r2, #1
 80034c6:	1e53      	subs	r3, r2, #1
 80034c8:	f421 02c0 	bic.w	r2, r1, #6291456	; 0x600000
 80034cc:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 80034d0:	433a      	orrs	r2, r7
 80034d2:	ea42 5243 	orr.w	r2, r2, r3, lsl #21
 80034d6:	6122      	str	r2, [r4, #16]
 80034d8:	e031      	b.n	800353e <RCCEx_PLLSAI1_Config+0xce>
    switch(PllSai1->PLLSAI1Source)
 80034da:	2802      	cmp	r0, #2
 80034dc:	d010      	beq.n	8003500 <RCCEx_PLLSAI1_Config+0x90>
 80034de:	2803      	cmp	r0, #3
 80034e0:	d014      	beq.n	800350c <RCCEx_PLLSAI1_Config+0x9c>
 80034e2:	2801      	cmp	r0, #1
 80034e4:	d110      	bne.n	8003508 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	079f      	lsls	r7, r3, #30
 80034ea:	d51c      	bpl.n	8003526 <RCCEx_PLLSAI1_Config+0xb6>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80034ec:	68e3      	ldr	r3, [r4, #12]
 80034ee:	686a      	ldr	r2, [r5, #4]
 80034f0:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80034f4:	3a01      	subs	r2, #1
 80034f6:	4318      	orrs	r0, r3
 80034f8:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80034fc:	60e0      	str	r0, [r4, #12]
 80034fe:	e7cf      	b.n	80034a0 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003506:	d1f1      	bne.n	80034ec <RCCEx_PLLSAI1_Config+0x7c>
 8003508:	2001      	movs	r0, #1
 800350a:	e00c      	b.n	8003526 <RCCEx_PLLSAI1_Config+0xb6>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	0391      	lsls	r1, r2, #14
 8003510:	d4ec      	bmi.n	80034ec <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003518:	e7f5      	b.n	8003506 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800351a:	f7fe fc51 	bl	8001dc0 <HAL_GetTick>
 800351e:	1bc0      	subs	r0, r0, r7
 8003520:	2802      	cmp	r0, #2
 8003522:	d9c4      	bls.n	80034ae <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8003524:	2003      	movs	r0, #3
      }
    }
  }

  return status;
}
 8003526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003528:	6921      	ldr	r1, [r4, #16]
 800352a:	68eb      	ldr	r3, [r5, #12]
 800352c:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 8003530:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	4339      	orrs	r1, r7
 8003538:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 800353c:	6121      	str	r1, [r4, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 800353e:	6823      	ldr	r3, [r4, #0]
 8003540:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003544:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8003546:	f7fe fc3b 	bl	8001dc0 <HAL_GetTick>
 800354a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800354c:	6823      	ldr	r3, [r4, #0]
 800354e:	011b      	lsls	r3, r3, #4
 8003550:	d512      	bpl.n	8003578 <RCCEx_PLLSAI1_Config+0x108>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003552:	6923      	ldr	r3, [r4, #16]
 8003554:	69aa      	ldr	r2, [r5, #24]
 8003556:	4313      	orrs	r3, r2
 8003558:	6123      	str	r3, [r4, #16]
 800355a:	2000      	movs	r0, #0
  return status;
 800355c:	e7e3      	b.n	8003526 <RCCEx_PLLSAI1_Config+0xb6>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800355e:	696b      	ldr	r3, [r5, #20]
 8003560:	6922      	ldr	r2, [r4, #16]
 8003562:	085b      	lsrs	r3, r3, #1
 8003564:	1e59      	subs	r1, r3, #1
 8003566:	f022 63c0 	bic.w	r3, r2, #100663296	; 0x6000000
 800356a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800356e:	433b      	orrs	r3, r7
 8003570:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8003574:	6123      	str	r3, [r4, #16]
 8003576:	e7e2      	b.n	800353e <RCCEx_PLLSAI1_Config+0xce>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003578:	f7fe fc22 	bl	8001dc0 <HAL_GetTick>
 800357c:	1b80      	subs	r0, r0, r6
 800357e:	2802      	cmp	r0, #2
 8003580:	d9e4      	bls.n	800354c <RCCEx_PLLSAI1_Config+0xdc>
 8003582:	e7cf      	b.n	8003524 <RCCEx_PLLSAI1_Config+0xb4>
 8003584:	40021000 	.word	0x40021000

08003588 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800358a:	4b3c      	ldr	r3, [pc, #240]	; (800367c <RCCEx_PLLSAI2_Config+0xf4>)
 800358c:	68da      	ldr	r2, [r3, #12]
 800358e:	f012 0f03 	tst.w	r2, #3
{
 8003592:	4605      	mov	r5, r0
 8003594:	460e      	mov	r6, r1
 8003596:	6800      	ldr	r0, [r0, #0]
 8003598:	461c      	mov	r4, r3
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800359a:	d027      	beq.n	80035ec <RCCEx_PLLSAI2_Config+0x64>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800359c:	68da      	ldr	r2, [r3, #12]
 800359e:	f002 0203 	and.w	r2, r2, #3
 80035a2:	4282      	cmp	r2, r0
 80035a4:	d139      	bne.n	800361a <RCCEx_PLLSAI2_Config+0x92>
       ||
 80035a6:	2a00      	cmp	r2, #0
 80035a8:	d037      	beq.n	800361a <RCCEx_PLLSAI2_Config+0x92>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80035aa:	68db      	ldr	r3, [r3, #12]
       ||
 80035ac:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80035ae:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80035b2:	3301      	adds	r3, #1
       ||
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d130      	bne.n	800361a <RCCEx_PLLSAI2_Config+0x92>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80035b8:	6823      	ldr	r3, [r4, #0]
 80035ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035be:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035c0:	f7fe fbfe 	bl	8001dc0 <HAL_GetTick>
 80035c4:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035c6:	6823      	ldr	r3, [r4, #0]
 80035c8:	009a      	lsls	r2, r3, #2
 80035ca:	d42f      	bmi.n	800362c <RCCEx_PLLSAI2_Config+0xa4>
 80035cc:	68ab      	ldr	r3, [r5, #8]
 80035ce:	0218      	lsls	r0, r3, #8
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035d0:	b39e      	cbz	r6, 800363a <RCCEx_PLLSAI2_Config+0xb2>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035d2:	6963      	ldr	r3, [r4, #20]
 80035d4:	6929      	ldr	r1, [r5, #16]
 80035d6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80035da:	0849      	lsrs	r1, r1, #1
 80035dc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80035e0:	3901      	subs	r1, #1
 80035e2:	4303      	orrs	r3, r0
 80035e4:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 80035e8:	6163      	str	r3, [r4, #20]
 80035ea:	e031      	b.n	8003650 <RCCEx_PLLSAI2_Config+0xc8>
    switch(PllSai2->PLLSAI2Source)
 80035ec:	2802      	cmp	r0, #2
 80035ee:	d010      	beq.n	8003612 <RCCEx_PLLSAI2_Config+0x8a>
 80035f0:	2803      	cmp	r0, #3
 80035f2:	d014      	beq.n	800361e <RCCEx_PLLSAI2_Config+0x96>
 80035f4:	2801      	cmp	r0, #1
 80035f6:	d110      	bne.n	800361a <RCCEx_PLLSAI2_Config+0x92>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	079f      	lsls	r7, r3, #30
 80035fc:	d51c      	bpl.n	8003638 <RCCEx_PLLSAI2_Config+0xb0>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80035fe:	68e3      	ldr	r3, [r4, #12]
 8003600:	686a      	ldr	r2, [r5, #4]
 8003602:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8003606:	3a01      	subs	r2, #1
 8003608:	4318      	orrs	r0, r3
 800360a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800360e:	60e0      	str	r0, [r4, #12]
 8003610:	e7d2      	b.n	80035b8 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003618:	d1f1      	bne.n	80035fe <RCCEx_PLLSAI2_Config+0x76>
 800361a:	2001      	movs	r0, #1
 800361c:	e00c      	b.n	8003638 <RCCEx_PLLSAI2_Config+0xb0>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	0391      	lsls	r1, r2, #14
 8003622:	d4ec      	bmi.n	80035fe <RCCEx_PLLSAI2_Config+0x76>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800362a:	e7f5      	b.n	8003618 <RCCEx_PLLSAI2_Config+0x90>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800362c:	f7fe fbc8 	bl	8001dc0 <HAL_GetTick>
 8003630:	1bc0      	subs	r0, r0, r7
 8003632:	2802      	cmp	r0, #2
 8003634:	d9c7      	bls.n	80035c6 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8003636:	2003      	movs	r0, #3
      }
    }
  }

  return status;
}
 8003638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800363a:	6962      	ldr	r2, [r4, #20]
 800363c:	68eb      	ldr	r3, [r5, #12]
 800363e:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8003642:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003646:	091b      	lsrs	r3, r3, #4
 8003648:	4302      	orrs	r2, r0
 800364a:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 800364e:	6162      	str	r2, [r4, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8003650:	6823      	ldr	r3, [r4, #0]
 8003652:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003656:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8003658:	f7fe fbb2 	bl	8001dc0 <HAL_GetTick>
 800365c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800365e:	6823      	ldr	r3, [r4, #0]
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	d505      	bpl.n	8003670 <RCCEx_PLLSAI2_Config+0xe8>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003664:	6963      	ldr	r3, [r4, #20]
 8003666:	696a      	ldr	r2, [r5, #20]
 8003668:	4313      	orrs	r3, r2
 800366a:	6163      	str	r3, [r4, #20]
 800366c:	2000      	movs	r0, #0
  return status;
 800366e:	e7e3      	b.n	8003638 <RCCEx_PLLSAI2_Config+0xb0>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003670:	f7fe fba6 	bl	8001dc0 <HAL_GetTick>
 8003674:	1b80      	subs	r0, r0, r6
 8003676:	2802      	cmp	r0, #2
 8003678:	d9f1      	bls.n	800365e <RCCEx_PLLSAI2_Config+0xd6>
 800367a:	e7dc      	b.n	8003636 <RCCEx_PLLSAI2_Config+0xae>
 800367c:	40021000 	.word	0x40021000

08003680 <HAL_RCCEx_PeriphCLKConfig>:
{
 8003680:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003684:	6806      	ldr	r6, [r0, #0]
 8003686:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 800368a:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800368c:	d024      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800368e:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8003690:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8003694:	d02c      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8003696:	d802      	bhi.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003698:	b1c1      	cbz	r1, 80036cc <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 800369a:	2601      	movs	r6, #1
 800369c:	e01c      	b.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800369e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80036a2:	d00d      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80036a4:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80036a8:	d1f7      	bne.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036aa:	4a4e      	ldr	r2, [pc, #312]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036ac:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80036ae:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80036b2:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80036b6:	430b      	orrs	r3, r1
 80036b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80036bc:	2600      	movs	r6, #0
 80036be:	e00b      	b.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80036c0:	4a48      	ldr	r2, [pc, #288]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036c2:	68d3      	ldr	r3, [r2, #12]
 80036c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036c8:	60d3      	str	r3, [r2, #12]
 80036ca:	e7ee      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80036cc:	3004      	adds	r0, #4
 80036ce:	f7ff fecf 	bl	8003470 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036d2:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80036d4:	2800      	cmp	r0, #0
 80036d6:	d0e8      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80036d8:	6823      	ldr	r3, [r4, #0]
 80036da:	04d8      	lsls	r0, r3, #19
 80036dc:	d506      	bpl.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 80036de:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80036e0:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 80036e4:	d073      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80036e6:	d808      	bhi.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80036e8:	b1a9      	cbz	r1, 8003716 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 80036ea:	2601      	movs	r6, #1
 80036ec:	4635      	mov	r5, r6
 80036ee:	e021      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036f0:	2100      	movs	r1, #0
 80036f2:	3020      	adds	r0, #32
 80036f4:	f7ff ff48 	bl	8003588 <RCCEx_PLLSAI2_Config>
 80036f8:	e7eb      	b.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 80036fa:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 80036fe:	d004      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8003700:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8003704:	d1f1      	bne.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8003706:	4635      	mov	r5, r6
 8003708:	e009      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800370a:	4a36      	ldr	r2, [pc, #216]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800370c:	68d3      	ldr	r3, [r2, #12]
 800370e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003712:	60d3      	str	r3, [r2, #12]
 8003714:	e7f7      	b.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003716:	1d20      	adds	r0, r4, #4
 8003718:	f7ff feaa 	bl	8003470 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800371c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800371e:	2d00      	cmp	r5, #0
 8003720:	d15b      	bne.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x15a>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003722:	4a30      	ldr	r2, [pc, #192]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003724:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8003726:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800372a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800372e:	430b      	orrs	r3, r1
 8003730:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003734:	6823      	ldr	r3, [r4, #0]
 8003736:	0399      	lsls	r1, r3, #14
 8003738:	f140 815a 	bpl.w	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x370>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800373c:	4f29      	ldr	r7, [pc, #164]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800373e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003740:	00da      	lsls	r2, r3, #3
 8003742:	d44c      	bmi.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x15e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003744:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003746:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800374a:	65bb      	str	r3, [r7, #88]	; 0x58
 800374c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800374e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003752:	9301      	str	r3, [sp, #4]
 8003754:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003756:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800375a:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80037e8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800375e:	f8d9 3000 	ldr.w	r3, [r9]
 8003762:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003766:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 800376a:	f7fe fb29 	bl	8001dc0 <HAL_GetTick>
 800376e:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003770:	f8d9 3000 	ldr.w	r3, [r9]
 8003774:	05db      	lsls	r3, r3, #23
 8003776:	d539      	bpl.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x16c>
    if(ret == HAL_OK)
 8003778:	2d00      	cmp	r5, #0
 800377a:	d13e      	bne.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x17a>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800377c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003780:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003784:	d015      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x132>
 8003786:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800378a:	429a      	cmp	r2, r3
 800378c:	d011      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800378e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8003792:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8003796:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800379a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800379e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80037a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 80037a6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80037aa:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80037ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80037b2:	07d8      	lsls	r0, r3, #31
 80037b4:	f100 810c 	bmi.w	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x350>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80037bc:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80037c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037c4:	4313      	orrs	r3, r2
 80037c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80037ca:	4635      	mov	r5, r6
 80037cc:	e015      	b.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x17a>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80037ce:	2100      	movs	r1, #0
 80037d0:	f104 0020 	add.w	r0, r4, #32
 80037d4:	f7ff fed8 	bl	8003588 <RCCEx_PLLSAI2_Config>
 80037d8:	e7a0      	b.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80037da:	462e      	mov	r6, r5
 80037dc:	e7aa      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0xb4>
    FlagStatus       pwrclkchanged = RESET;
 80037de:	f04f 0800 	mov.w	r8, #0
 80037e2:	e7ba      	b.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xda>
 80037e4:	40021000 	.word	0x40021000
 80037e8:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ec:	f7fe fae8 	bl	8001dc0 <HAL_GetTick>
 80037f0:	eba0 000a 	sub.w	r0, r0, sl
 80037f4:	2802      	cmp	r0, #2
 80037f6:	d9bb      	bls.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xf0>
        ret = HAL_TIMEOUT;
 80037f8:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80037fa:	f1b8 0f00 	cmp.w	r8, #0
 80037fe:	d003      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x188>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003800:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003802:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003806:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003808:	6823      	ldr	r3, [r4, #0]
 800380a:	07da      	lsls	r2, r3, #31
 800380c:	d508      	bpl.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800380e:	498e      	ldr	r1, [pc, #568]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8003810:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003812:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003816:	f022 0203 	bic.w	r2, r2, #3
 800381a:	4302      	orrs	r2, r0
 800381c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003820:	079f      	lsls	r7, r3, #30
 8003822:	d508      	bpl.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003824:	4988      	ldr	r1, [pc, #544]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8003826:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003828:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800382c:	f022 020c 	bic.w	r2, r2, #12
 8003830:	4302      	orrs	r2, r0
 8003832:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003836:	075e      	lsls	r6, r3, #29
 8003838:	d508      	bpl.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800383a:	4983      	ldr	r1, [pc, #524]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 800383c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800383e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003842:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8003846:	4302      	orrs	r2, r0
 8003848:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800384c:	0718      	lsls	r0, r3, #28
 800384e:	d508      	bpl.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003850:	497d      	ldr	r1, [pc, #500]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8003852:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8003854:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003858:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800385c:	4302      	orrs	r2, r0
 800385e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003862:	06d9      	lsls	r1, r3, #27
 8003864:	d508      	bpl.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003866:	4978      	ldr	r1, [pc, #480]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8003868:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800386a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800386e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003872:	4302      	orrs	r2, r0
 8003874:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003878:	069a      	lsls	r2, r3, #26
 800387a:	d508      	bpl.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800387c:	4972      	ldr	r1, [pc, #456]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 800387e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003880:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003884:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003888:	4302      	orrs	r2, r0
 800388a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800388e:	059f      	lsls	r7, r3, #22
 8003890:	d508      	bpl.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x224>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003892:	496d      	ldr	r1, [pc, #436]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8003894:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8003896:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800389a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800389e:	4302      	orrs	r2, r0
 80038a0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80038a4:	055e      	lsls	r6, r3, #21
 80038a6:	d508      	bpl.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x23a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038a8:	4967      	ldr	r1, [pc, #412]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80038aa:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80038ac:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80038b0:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80038b4:	4302      	orrs	r2, r0
 80038b6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038ba:	0658      	lsls	r0, r3, #25
 80038bc:	d508      	bpl.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x250>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038be:	4962      	ldr	r1, [pc, #392]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80038c0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80038c2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80038c6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80038ca:	4302      	orrs	r2, r0
 80038cc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038d0:	0619      	lsls	r1, r3, #24
 80038d2:	d508      	bpl.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x266>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038d4:	495c      	ldr	r1, [pc, #368]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80038d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80038d8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80038dc:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80038e0:	4302      	orrs	r2, r0
 80038e2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038e6:	05da      	lsls	r2, r3, #23
 80038e8:	d508      	bpl.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x27c>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038ea:	4957      	ldr	r1, [pc, #348]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80038ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80038ee:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80038f2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80038f6:	4302      	orrs	r2, r0
 80038f8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038fc:	049b      	lsls	r3, r3, #18
 80038fe:	d50f      	bpl.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003900:	4a51      	ldr	r2, [pc, #324]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8003902:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8003904:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003908:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800390c:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800390e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003912:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003916:	d16d      	bne.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003918:	68d3      	ldr	r3, [r2, #12]
 800391a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800391e:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003920:	6823      	ldr	r3, [r4, #0]
 8003922:	031f      	lsls	r7, r3, #12
 8003924:	d50f      	bpl.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003926:	4a48      	ldr	r2, [pc, #288]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8003928:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800392a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800392e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003932:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003934:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003938:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800393c:	d165      	bne.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800393e:	68d3      	ldr	r3, [r2, #12]
 8003940:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003944:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003946:	6823      	ldr	r3, [r4, #0]
 8003948:	035e      	lsls	r6, r3, #13
 800394a:	d50f      	bpl.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800394c:	4a3e      	ldr	r2, [pc, #248]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 800394e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8003950:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003954:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003958:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800395a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800395e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003962:	d15d      	bne.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003964:	68d3      	ldr	r3, [r2, #12]
 8003966:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800396a:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800396c:	6823      	ldr	r3, [r4, #0]
 800396e:	0458      	lsls	r0, r3, #17
 8003970:	d512      	bpl.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x318>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003972:	4935      	ldr	r1, [pc, #212]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8003974:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8003976:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800397a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800397e:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003980:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003984:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003988:	d155      	bne.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800398a:	2102      	movs	r1, #2
 800398c:	1d20      	adds	r0, r4, #4
 800398e:	f7ff fd6f 	bl	8003470 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8003992:	2800      	cmp	r0, #0
 8003994:	bf18      	it	ne
 8003996:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003998:	6822      	ldr	r2, [r4, #0]
 800399a:	0411      	lsls	r1, r2, #16
 800399c:	d508      	bpl.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x330>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800399e:	492a      	ldr	r1, [pc, #168]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80039a0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80039a2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80039a6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80039aa:	4303      	orrs	r3, r0
 80039ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80039b0:	03d3      	lsls	r3, r2, #15
 80039b2:	d509      	bpl.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x348>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80039b4:	4a24      	ldr	r2, [pc, #144]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80039b6:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80039ba:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80039be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80039c2:	430b      	orrs	r3, r1
 80039c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80039c8:	4628      	mov	r0, r5
 80039ca:	b002      	add	sp, #8
 80039cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        tickstart = HAL_GetTick();
 80039d0:	f7fe f9f6 	bl	8001dc0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d4:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80039d8:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80039de:	0799      	lsls	r1, r3, #30
 80039e0:	f53f aeea 	bmi.w	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x138>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039e4:	f7fe f9ec 	bl	8001dc0 <HAL_GetTick>
 80039e8:	1b40      	subs	r0, r0, r5
 80039ea:	4548      	cmp	r0, r9
 80039ec:	d9f5      	bls.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80039ee:	e703      	b.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80039f0:	4635      	mov	r5, r6
 80039f2:	e709      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x188>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80039f4:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80039f8:	d192      	bne.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039fa:	2101      	movs	r1, #1
 80039fc:	1d20      	adds	r0, r4, #4
 80039fe:	f7ff fd37 	bl	8003470 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8003a02:	2800      	cmp	r0, #0
 8003a04:	bf18      	it	ne
 8003a06:	4605      	movne	r5, r0
 8003a08:	e78a      	b.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003a0a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8003a0e:	d19a      	bne.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a10:	2101      	movs	r1, #1
 8003a12:	1d20      	adds	r0, r4, #4
 8003a14:	f7ff fd2c 	bl	8003470 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8003a18:	2800      	cmp	r0, #0
 8003a1a:	bf18      	it	ne
 8003a1c:	4605      	movne	r5, r0
 8003a1e:	e792      	b.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003a20:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8003a24:	d1a2      	bne.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a26:	2101      	movs	r1, #1
 8003a28:	1d20      	adds	r0, r4, #4
 8003a2a:	f7ff fd21 	bl	8003470 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8003a2e:	2800      	cmp	r0, #0
 8003a30:	bf18      	it	ne
 8003a32:	4605      	movne	r5, r0
 8003a34:	e79a      	b.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003a36:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8003a3a:	d1ad      	bne.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x318>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003a3c:	2102      	movs	r1, #2
 8003a3e:	f104 0020 	add.w	r0, r4, #32
 8003a42:	f7ff fda1 	bl	8003588 <RCCEx_PLLSAI2_Config>
 8003a46:	e7a4      	b.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x312>
 8003a48:	40021000 	.word	0x40021000

08003a4c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a4c:	6a03      	ldr	r3, [r0, #32]
 8003a4e:	f023 0301 	bic.w	r3, r3, #1
 8003a52:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a54:	6a03      	ldr	r3, [r0, #32]
{
 8003a56:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a58:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a5a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a5c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a5e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003a62:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003a66:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a68:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8003a6a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8003a6e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a70:	4d1b      	ldr	r5, [pc, #108]	; (8003ae0 <TIM_OC1_SetConfig+0x94>)
 8003a72:	42a8      	cmp	r0, r5
 8003a74:	d00f      	beq.n	8003a96 <TIM_OC1_SetConfig+0x4a>
 8003a76:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003a7a:	42a8      	cmp	r0, r5
 8003a7c:	d00b      	beq.n	8003a96 <TIM_OC1_SetConfig+0x4a>
 8003a7e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8003a82:	42a8      	cmp	r0, r5
 8003a84:	d007      	beq.n	8003a96 <TIM_OC1_SetConfig+0x4a>
 8003a86:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003a8a:	42a8      	cmp	r0, r5
 8003a8c:	d003      	beq.n	8003a96 <TIM_OC1_SetConfig+0x4a>
 8003a8e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003a92:	42a8      	cmp	r0, r5
 8003a94:	d11e      	bne.n	8003ad4 <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a96:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a98:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003a9c:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a9e:	4d10      	ldr	r5, [pc, #64]	; (8003ae0 <TIM_OC1_SetConfig+0x94>)
 8003aa0:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003aa2:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aa6:	d00f      	beq.n	8003ac8 <TIM_OC1_SetConfig+0x7c>
 8003aa8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003aac:	42a8      	cmp	r0, r5
 8003aae:	d00b      	beq.n	8003ac8 <TIM_OC1_SetConfig+0x7c>
 8003ab0:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8003ab4:	42a8      	cmp	r0, r5
 8003ab6:	d007      	beq.n	8003ac8 <TIM_OC1_SetConfig+0x7c>
 8003ab8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003abc:	42a8      	cmp	r0, r5
 8003abe:	d003      	beq.n	8003ac8 <TIM_OC1_SetConfig+0x7c>
 8003ac0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003ac4:	42a8      	cmp	r0, r5
 8003ac6:	d105      	bne.n	8003ad4 <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003ac8:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003acc:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8003ad0:	4334      	orrs	r4, r6
 8003ad2:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ad4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ad6:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ad8:	684a      	ldr	r2, [r1, #4]
 8003ada:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003adc:	6203      	str	r3, [r0, #32]
}
 8003ade:	bd70      	pop	{r4, r5, r6, pc}
 8003ae0:	40012c00 	.word	0x40012c00

08003ae4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ae4:	6a03      	ldr	r3, [r0, #32]
 8003ae6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003aea:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aec:	6a03      	ldr	r3, [r0, #32]
{
 8003aee:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003af0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003af2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003af4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003af6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003afa:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003afe:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b00:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8003b02:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b06:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b0a:	4d16      	ldr	r5, [pc, #88]	; (8003b64 <TIM_OC3_SetConfig+0x80>)
 8003b0c:	42a8      	cmp	r0, r5
 8003b0e:	d003      	beq.n	8003b18 <TIM_OC3_SetConfig+0x34>
 8003b10:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003b14:	42a8      	cmp	r0, r5
 8003b16:	d10d      	bne.n	8003b34 <TIM_OC3_SetConfig+0x50>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b18:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b1e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b22:	4d10      	ldr	r5, [pc, #64]	; (8003b64 <TIM_OC3_SetConfig+0x80>)
 8003b24:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b2a:	d00e      	beq.n	8003b4a <TIM_OC3_SetConfig+0x66>
 8003b2c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003b30:	42a8      	cmp	r0, r5
 8003b32:	d00a      	beq.n	8003b4a <TIM_OC3_SetConfig+0x66>
 8003b34:	4d0c      	ldr	r5, [pc, #48]	; (8003b68 <TIM_OC3_SetConfig+0x84>)
 8003b36:	42a8      	cmp	r0, r5
 8003b38:	d007      	beq.n	8003b4a <TIM_OC3_SetConfig+0x66>
 8003b3a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003b3e:	42a8      	cmp	r0, r5
 8003b40:	d003      	beq.n	8003b4a <TIM_OC3_SetConfig+0x66>
 8003b42:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003b46:	42a8      	cmp	r0, r5
 8003b48:	d106      	bne.n	8003b58 <TIM_OC3_SetConfig+0x74>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b4a:	f424 5540 	bic.w	r5, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b4e:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8003b52:	4334      	orrs	r4, r6
 8003b54:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b58:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b5a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b5c:	684a      	ldr	r2, [r1, #4]
 8003b5e:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b60:	6203      	str	r3, [r0, #32]
}
 8003b62:	bd70      	pop	{r4, r5, r6, pc}
 8003b64:	40012c00 	.word	0x40012c00
 8003b68:	40014000 	.word	0x40014000

08003b6c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b6c:	6a03      	ldr	r3, [r0, #32]
 8003b6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b72:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b74:	6a03      	ldr	r3, [r0, #32]
{
 8003b76:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b78:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b7a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b7c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b7e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003b82:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b86:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b8a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003b8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b90:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b94:	4d0e      	ldr	r5, [pc, #56]	; (8003bd0 <TIM_OC4_SetConfig+0x64>)
 8003b96:	42a8      	cmp	r0, r5
 8003b98:	d00f      	beq.n	8003bba <TIM_OC4_SetConfig+0x4e>
 8003b9a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003b9e:	42a8      	cmp	r0, r5
 8003ba0:	d00b      	beq.n	8003bba <TIM_OC4_SetConfig+0x4e>
 8003ba2:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8003ba6:	42a8      	cmp	r0, r5
 8003ba8:	d007      	beq.n	8003bba <TIM_OC4_SetConfig+0x4e>
 8003baa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003bae:	42a8      	cmp	r0, r5
 8003bb0:	d003      	beq.n	8003bba <TIM_OC4_SetConfig+0x4e>
 8003bb2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003bb6:	42a8      	cmp	r0, r5
 8003bb8:	d104      	bne.n	8003bc4 <TIM_OC4_SetConfig+0x58>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bba:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003bbc:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bc0:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bc4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bc6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003bc8:	684a      	ldr	r2, [r1, #4]
 8003bca:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bcc:	6203      	str	r3, [r0, #32]
}
 8003bce:	bd30      	pop	{r4, r5, pc}
 8003bd0:	40012c00 	.word	0x40012c00

08003bd4 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003bd4:	6a03      	ldr	r3, [r0, #32]
 8003bd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bda:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bdc:	6a03      	ldr	r3, [r0, #32]
{
 8003bde:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003be0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003be2:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003be4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003be6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003bea:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8003bee:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003bf0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8003bf2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003bf6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bfa:	4d0f      	ldr	r5, [pc, #60]	; (8003c38 <TIM_OC5_SetConfig+0x64>)
 8003bfc:	42a8      	cmp	r0, r5
 8003bfe:	d00f      	beq.n	8003c20 <TIM_OC5_SetConfig+0x4c>
 8003c00:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003c04:	42a8      	cmp	r0, r5
 8003c06:	d00b      	beq.n	8003c20 <TIM_OC5_SetConfig+0x4c>
 8003c08:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8003c0c:	42a8      	cmp	r0, r5
 8003c0e:	d007      	beq.n	8003c20 <TIM_OC5_SetConfig+0x4c>
 8003c10:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003c14:	42a8      	cmp	r0, r5
 8003c16:	d003      	beq.n	8003c20 <TIM_OC5_SetConfig+0x4c>
 8003c18:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003c1c:	42a8      	cmp	r0, r5
 8003c1e:	d104      	bne.n	8003c2a <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003c20:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003c22:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003c26:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c2a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003c2c:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003c2e:	684a      	ldr	r2, [r1, #4]
 8003c30:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c32:	6203      	str	r3, [r0, #32]
}
 8003c34:	bd30      	pop	{r4, r5, pc}
 8003c36:	bf00      	nop
 8003c38:	40012c00 	.word	0x40012c00

08003c3c <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003c3c:	6a03      	ldr	r3, [r0, #32]
 8003c3e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003c42:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c44:	6a03      	ldr	r3, [r0, #32]
{
 8003c46:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c48:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c4a:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c4c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003c4e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003c52:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c56:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003c5a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003c5c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003c60:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c64:	4d0e      	ldr	r5, [pc, #56]	; (8003ca0 <TIM_OC6_SetConfig+0x64>)
 8003c66:	42a8      	cmp	r0, r5
 8003c68:	d00f      	beq.n	8003c8a <TIM_OC6_SetConfig+0x4e>
 8003c6a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003c6e:	42a8      	cmp	r0, r5
 8003c70:	d00b      	beq.n	8003c8a <TIM_OC6_SetConfig+0x4e>
 8003c72:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8003c76:	42a8      	cmp	r0, r5
 8003c78:	d007      	beq.n	8003c8a <TIM_OC6_SetConfig+0x4e>
 8003c7a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003c7e:	42a8      	cmp	r0, r5
 8003c80:	d003      	beq.n	8003c8a <TIM_OC6_SetConfig+0x4e>
 8003c82:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003c86:	42a8      	cmp	r0, r5
 8003c88:	d104      	bne.n	8003c94 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003c8a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003c8c:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003c90:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c94:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003c96:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003c98:	684a      	ldr	r2, [r1, #4]
 8003c9a:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c9c:	6203      	str	r3, [r0, #32]
}
 8003c9e:	bd30      	pop	{r4, r5, pc}
 8003ca0:	40012c00 	.word	0x40012c00

08003ca4 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003ca4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d12f      	bne.n	8003d0c <HAL_TIM_Base_Start_IT+0x68>
  htim->State = HAL_TIM_STATE_BUSY;
 8003cac:	2302      	movs	r3, #2
 8003cae:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cb2:	6803      	ldr	r3, [r0, #0]
 8003cb4:	68da      	ldr	r2, [r3, #12]
 8003cb6:	f042 0201 	orr.w	r2, r2, #1
 8003cba:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cbc:	4a14      	ldr	r2, [pc, #80]	; (8003d10 <HAL_TIM_Base_Start_IT+0x6c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d016      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x4c>
 8003cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cc6:	d013      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x4c>
 8003cc8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d00f      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x4c>
 8003cd0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d00b      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x4c>
 8003cd8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d007      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x4c>
 8003ce0:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d003      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x4c>
 8003ce8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d107      	bne.n	8003d00 <HAL_TIM_Base_Start_IT+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cf0:	6899      	ldr	r1, [r3, #8]
 8003cf2:	4a08      	ldr	r2, [pc, #32]	; (8003d14 <HAL_TIM_Base_Start_IT+0x70>)
 8003cf4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cf6:	2a06      	cmp	r2, #6
 8003cf8:	d006      	beq.n	8003d08 <HAL_TIM_Base_Start_IT+0x64>
 8003cfa:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003cfe:	d003      	beq.n	8003d08 <HAL_TIM_Base_Start_IT+0x64>
    __HAL_TIM_ENABLE(htim);
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	f042 0201 	orr.w	r2, r2, #1
 8003d06:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003d08:	2000      	movs	r0, #0
}
 8003d0a:	4770      	bx	lr
    return HAL_ERROR;
 8003d0c:	2001      	movs	r0, #1
 8003d0e:	4770      	bx	lr
 8003d10:	40012c00 	.word	0x40012c00
 8003d14:	00010007 	.word	0x00010007

08003d18 <HAL_TIM_PWM_MspInit>:
 8003d18:	4770      	bx	lr

08003d1a <HAL_TIM_OC_DelayElapsedCallback>:
 8003d1a:	4770      	bx	lr

08003d1c <HAL_TIM_IC_CaptureCallback>:
 8003d1c:	4770      	bx	lr

08003d1e <HAL_TIM_PWM_PulseFinishedCallback>:
 8003d1e:	4770      	bx	lr

08003d20 <HAL_TIM_TriggerCallback>:
 8003d20:	4770      	bx	lr

08003d22 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d22:	6803      	ldr	r3, [r0, #0]
 8003d24:	691a      	ldr	r2, [r3, #16]
 8003d26:	0791      	lsls	r1, r2, #30
{
 8003d28:	b510      	push	{r4, lr}
 8003d2a:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d2c:	d50f      	bpl.n	8003d4e <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d2e:	68da      	ldr	r2, [r3, #12]
 8003d30:	0792      	lsls	r2, r2, #30
 8003d32:	d50c      	bpl.n	8003d4e <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d34:	f06f 0202 	mvn.w	r2, #2
 8003d38:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d3a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d3c:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d3e:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d40:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d42:	f000 8085 	beq.w	8003e50 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8003d46:	f7ff ffe9 	bl	8003d1c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003d4e:	6823      	ldr	r3, [r4, #0]
 8003d50:	691a      	ldr	r2, [r3, #16]
 8003d52:	0752      	lsls	r2, r2, #29
 8003d54:	d510      	bpl.n	8003d78 <HAL_TIM_IRQHandler+0x56>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003d56:	68da      	ldr	r2, [r3, #12]
 8003d58:	0750      	lsls	r0, r2, #29
 8003d5a:	d50d      	bpl.n	8003d78 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003d5c:	f06f 0204 	mvn.w	r2, #4
 8003d60:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d62:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d64:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d66:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d6a:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003d6c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d6e:	d075      	beq.n	8003e5c <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003d70:	f7ff ffd4 	bl	8003d1c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d74:	2300      	movs	r3, #0
 8003d76:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003d78:	6823      	ldr	r3, [r4, #0]
 8003d7a:	691a      	ldr	r2, [r3, #16]
 8003d7c:	0711      	lsls	r1, r2, #28
 8003d7e:	d50f      	bpl.n	8003da0 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003d80:	68da      	ldr	r2, [r3, #12]
 8003d82:	0712      	lsls	r2, r2, #28
 8003d84:	d50c      	bpl.n	8003da0 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003d86:	f06f 0208 	mvn.w	r2, #8
 8003d8a:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d8c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d8e:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d90:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d92:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003d94:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d96:	d067      	beq.n	8003e68 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8003d98:	f7ff ffc0 	bl	8003d1c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003da0:	6823      	ldr	r3, [r4, #0]
 8003da2:	691a      	ldr	r2, [r3, #16]
 8003da4:	06d0      	lsls	r0, r2, #27
 8003da6:	d510      	bpl.n	8003dca <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003da8:	68da      	ldr	r2, [r3, #12]
 8003daa:	06d1      	lsls	r1, r2, #27
 8003dac:	d50d      	bpl.n	8003dca <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003dae:	f06f 0210 	mvn.w	r2, #16
 8003db2:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003db4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003db6:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003db8:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003dbc:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003dbe:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003dc0:	d058      	beq.n	8003e74 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8003dc2:	f7ff ffab 	bl	8003d1c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003dca:	6823      	ldr	r3, [r4, #0]
 8003dcc:	691a      	ldr	r2, [r3, #16]
 8003dce:	07d2      	lsls	r2, r2, #31
 8003dd0:	d508      	bpl.n	8003de4 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003dd2:	68da      	ldr	r2, [r3, #12]
 8003dd4:	07d0      	lsls	r0, r2, #31
 8003dd6:	d505      	bpl.n	8003de4 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003dd8:	f06f 0201 	mvn.w	r2, #1
 8003ddc:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003dde:	4620      	mov	r0, r4
 8003de0:	f7fd fd84 	bl	80018ec <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003de4:	6823      	ldr	r3, [r4, #0]
 8003de6:	691a      	ldr	r2, [r3, #16]
 8003de8:	0611      	lsls	r1, r2, #24
 8003dea:	d508      	bpl.n	8003dfe <HAL_TIM_IRQHandler+0xdc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003dec:	68da      	ldr	r2, [r3, #12]
 8003dee:	0612      	lsls	r2, r2, #24
 8003df0:	d505      	bpl.n	8003dfe <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003df2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003df6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003df8:	4620      	mov	r0, r4
 8003dfa:	f000 fb94 	bl	8004526 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003dfe:	6823      	ldr	r3, [r4, #0]
 8003e00:	691a      	ldr	r2, [r3, #16]
 8003e02:	05d0      	lsls	r0, r2, #23
 8003e04:	d508      	bpl.n	8003e18 <HAL_TIM_IRQHandler+0xf6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e06:	68da      	ldr	r2, [r3, #12]
 8003e08:	0611      	lsls	r1, r2, #24
 8003e0a:	d505      	bpl.n	8003e18 <HAL_TIM_IRQHandler+0xf6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003e0c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003e10:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8003e12:	4620      	mov	r0, r4
 8003e14:	f000 fb88 	bl	8004528 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003e18:	6823      	ldr	r3, [r4, #0]
 8003e1a:	691a      	ldr	r2, [r3, #16]
 8003e1c:	0652      	lsls	r2, r2, #25
 8003e1e:	d508      	bpl.n	8003e32 <HAL_TIM_IRQHandler+0x110>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003e20:	68da      	ldr	r2, [r3, #12]
 8003e22:	0650      	lsls	r0, r2, #25
 8003e24:	d505      	bpl.n	8003e32 <HAL_TIM_IRQHandler+0x110>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003e26:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003e2a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003e2c:	4620      	mov	r0, r4
 8003e2e:	f7ff ff77 	bl	8003d20 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e32:	6823      	ldr	r3, [r4, #0]
 8003e34:	691a      	ldr	r2, [r3, #16]
 8003e36:	0691      	lsls	r1, r2, #26
 8003e38:	d522      	bpl.n	8003e80 <HAL_TIM_IRQHandler+0x15e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e3a:	68da      	ldr	r2, [r3, #12]
 8003e3c:	0692      	lsls	r2, r2, #26
 8003e3e:	d51f      	bpl.n	8003e80 <HAL_TIM_IRQHandler+0x15e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e40:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8003e44:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e46:	611a      	str	r2, [r3, #16]
}
 8003e48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8003e4c:	f000 bb6a 	b.w	8004524 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e50:	f7ff ff63 	bl	8003d1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e54:	4620      	mov	r0, r4
 8003e56:	f7ff ff62 	bl	8003d1e <HAL_TIM_PWM_PulseFinishedCallback>
 8003e5a:	e776      	b.n	8003d4a <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e5c:	f7ff ff5d 	bl	8003d1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e60:	4620      	mov	r0, r4
 8003e62:	f7ff ff5c 	bl	8003d1e <HAL_TIM_PWM_PulseFinishedCallback>
 8003e66:	e785      	b.n	8003d74 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e68:	f7ff ff57 	bl	8003d1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e6c:	4620      	mov	r0, r4
 8003e6e:	f7ff ff56 	bl	8003d1e <HAL_TIM_PWM_PulseFinishedCallback>
 8003e72:	e793      	b.n	8003d9c <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e74:	f7ff ff51 	bl	8003d1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e78:	4620      	mov	r0, r4
 8003e7a:	f7ff ff50 	bl	8003d1e <HAL_TIM_PWM_PulseFinishedCallback>
 8003e7e:	e7a2      	b.n	8003dc6 <HAL_TIM_IRQHandler+0xa4>
}
 8003e80:	bd10      	pop	{r4, pc}
	...

08003e84 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e84:	4a30      	ldr	r2, [pc, #192]	; (8003f48 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8003e86:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e88:	4290      	cmp	r0, r2
 8003e8a:	d012      	beq.n	8003eb2 <TIM_Base_SetConfig+0x2e>
 8003e8c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003e90:	d00f      	beq.n	8003eb2 <TIM_Base_SetConfig+0x2e>
 8003e92:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003e96:	4290      	cmp	r0, r2
 8003e98:	d00b      	beq.n	8003eb2 <TIM_Base_SetConfig+0x2e>
 8003e9a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003e9e:	4290      	cmp	r0, r2
 8003ea0:	d007      	beq.n	8003eb2 <TIM_Base_SetConfig+0x2e>
 8003ea2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ea6:	4290      	cmp	r0, r2
 8003ea8:	d003      	beq.n	8003eb2 <TIM_Base_SetConfig+0x2e>
 8003eaa:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8003eae:	4290      	cmp	r0, r2
 8003eb0:	d119      	bne.n	8003ee6 <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8003eb2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003eb8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003eba:	4a23      	ldr	r2, [pc, #140]	; (8003f48 <TIM_Base_SetConfig+0xc4>)
 8003ebc:	4290      	cmp	r0, r2
 8003ebe:	d01d      	beq.n	8003efc <TIM_Base_SetConfig+0x78>
 8003ec0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003ec4:	d01a      	beq.n	8003efc <TIM_Base_SetConfig+0x78>
 8003ec6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003eca:	4290      	cmp	r0, r2
 8003ecc:	d016      	beq.n	8003efc <TIM_Base_SetConfig+0x78>
 8003ece:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ed2:	4290      	cmp	r0, r2
 8003ed4:	d012      	beq.n	8003efc <TIM_Base_SetConfig+0x78>
 8003ed6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003eda:	4290      	cmp	r0, r2
 8003edc:	d00e      	beq.n	8003efc <TIM_Base_SetConfig+0x78>
 8003ede:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8003ee2:	4290      	cmp	r0, r2
 8003ee4:	d00a      	beq.n	8003efc <TIM_Base_SetConfig+0x78>
 8003ee6:	4a19      	ldr	r2, [pc, #100]	; (8003f4c <TIM_Base_SetConfig+0xc8>)
 8003ee8:	4290      	cmp	r0, r2
 8003eea:	d007      	beq.n	8003efc <TIM_Base_SetConfig+0x78>
 8003eec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ef0:	4290      	cmp	r0, r2
 8003ef2:	d003      	beq.n	8003efc <TIM_Base_SetConfig+0x78>
 8003ef4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ef8:	4290      	cmp	r0, r2
 8003efa:	d103      	bne.n	8003f04 <TIM_Base_SetConfig+0x80>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003efc:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003efe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f02:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f04:	694a      	ldr	r2, [r1, #20]
 8003f06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f0a:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003f0c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f0e:	688b      	ldr	r3, [r1, #8]
 8003f10:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003f12:	680b      	ldr	r3, [r1, #0]
 8003f14:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f16:	4b0c      	ldr	r3, [pc, #48]	; (8003f48 <TIM_Base_SetConfig+0xc4>)
 8003f18:	4298      	cmp	r0, r3
 8003f1a:	d00f      	beq.n	8003f3c <TIM_Base_SetConfig+0xb8>
 8003f1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f20:	4298      	cmp	r0, r3
 8003f22:	d00b      	beq.n	8003f3c <TIM_Base_SetConfig+0xb8>
 8003f24:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8003f28:	4298      	cmp	r0, r3
 8003f2a:	d007      	beq.n	8003f3c <TIM_Base_SetConfig+0xb8>
 8003f2c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f30:	4298      	cmp	r0, r3
 8003f32:	d003      	beq.n	8003f3c <TIM_Base_SetConfig+0xb8>
 8003f34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f38:	4298      	cmp	r0, r3
 8003f3a:	d101      	bne.n	8003f40 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8003f3c:	690b      	ldr	r3, [r1, #16]
 8003f3e:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003f40:	2301      	movs	r3, #1
 8003f42:	6143      	str	r3, [r0, #20]
}
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	40012c00 	.word	0x40012c00
 8003f4c:	40014000 	.word	0x40014000

08003f50 <HAL_TIM_Base_Init>:
{
 8003f50:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003f52:	4604      	mov	r4, r0
 8003f54:	b350      	cbz	r0, 8003fac <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003f56:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003f5a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003f5e:	b91b      	cbnz	r3, 8003f68 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003f60:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003f64:	f7fd fdbc 	bl	8001ae0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003f68:	2302      	movs	r3, #2
 8003f6a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f6e:	6820      	ldr	r0, [r4, #0]
 8003f70:	1d21      	adds	r1, r4, #4
 8003f72:	f7ff ff87 	bl	8003e84 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f76:	2301      	movs	r3, #1
 8003f78:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8003f7c:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f7e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003f82:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003f86:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003f8a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003f8e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f96:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003f9a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f9e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003fa2:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003fa6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003faa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003fac:	2001      	movs	r0, #1
 8003fae:	e7fc      	b.n	8003faa <HAL_TIM_Base_Init+0x5a>

08003fb0 <HAL_TIM_PWM_Init>:
{
 8003fb0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003fb2:	4604      	mov	r4, r0
 8003fb4:	b350      	cbz	r0, 800400c <HAL_TIM_PWM_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003fb6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003fba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003fbe:	b91b      	cbnz	r3, 8003fc8 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003fc0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003fc4:	f7ff fea8 	bl	8003d18 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003fc8:	2302      	movs	r3, #2
 8003fca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fce:	6820      	ldr	r0, [r4, #0]
 8003fd0:	1d21      	adds	r1, r4, #4
 8003fd2:	f7ff ff57 	bl	8003e84 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8003fdc:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fde:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003fe2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003fe6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003fea:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003fee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ff2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ff6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003ffa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003ffe:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8004002:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004006:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800400a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800400c:	2001      	movs	r0, #1
 800400e:	e7fc      	b.n	800400a <HAL_TIM_PWM_Init+0x5a>

08004010 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004010:	6a03      	ldr	r3, [r0, #32]
 8004012:	f023 0310 	bic.w	r3, r3, #16
 8004016:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8004018:	6a03      	ldr	r3, [r0, #32]
{
 800401a:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 800401c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800401e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004020:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004022:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004026:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800402a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800402e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8004030:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004034:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004038:	4d16      	ldr	r5, [pc, #88]	; (8004094 <TIM_OC2_SetConfig+0x84>)
 800403a:	42a8      	cmp	r0, r5
 800403c:	d003      	beq.n	8004046 <TIM_OC2_SetConfig+0x36>
 800403e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004042:	42a8      	cmp	r0, r5
 8004044:	d10d      	bne.n	8004062 <TIM_OC2_SetConfig+0x52>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004046:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004048:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800404c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004050:	4d10      	ldr	r5, [pc, #64]	; (8004094 <TIM_OC2_SetConfig+0x84>)
 8004052:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8004054:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004058:	d00e      	beq.n	8004078 <TIM_OC2_SetConfig+0x68>
 800405a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800405e:	42a8      	cmp	r0, r5
 8004060:	d00a      	beq.n	8004078 <TIM_OC2_SetConfig+0x68>
 8004062:	4d0d      	ldr	r5, [pc, #52]	; (8004098 <TIM_OC2_SetConfig+0x88>)
 8004064:	42a8      	cmp	r0, r5
 8004066:	d007      	beq.n	8004078 <TIM_OC2_SetConfig+0x68>
 8004068:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800406c:	42a8      	cmp	r0, r5
 800406e:	d003      	beq.n	8004078 <TIM_OC2_SetConfig+0x68>
 8004070:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004074:	42a8      	cmp	r0, r5
 8004076:	d106      	bne.n	8004086 <TIM_OC2_SetConfig+0x76>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004078:	f424 6540 	bic.w	r5, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800407c:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8004080:	4334      	orrs	r4, r6
 8004082:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8004086:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004088:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800408a:	684a      	ldr	r2, [r1, #4]
 800408c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800408e:	6203      	str	r3, [r0, #32]
}
 8004090:	bd70      	pop	{r4, r5, r6, pc}
 8004092:	bf00      	nop
 8004094:	40012c00 	.word	0x40012c00
 8004098:	40014000 	.word	0x40014000

0800409c <HAL_TIM_PWM_ConfigChannel>:
{
 800409c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800409e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80040a2:	2b01      	cmp	r3, #1
{
 80040a4:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80040a6:	d078      	beq.n	800419a <HAL_TIM_PWM_ConfigChannel+0xfe>
 80040a8:	2301      	movs	r3, #1
  switch (Channel)
 80040aa:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 80040ac:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80040b0:	d040      	beq.n	8004134 <HAL_TIM_PWM_ConfigChannel+0x98>
 80040b2:	d806      	bhi.n	80040c2 <HAL_TIM_PWM_ConfigChannel+0x26>
 80040b4:	b1e2      	cbz	r2, 80040f0 <HAL_TIM_PWM_ConfigChannel+0x54>
 80040b6:	2a04      	cmp	r2, #4
 80040b8:	d02b      	beq.n	8004112 <HAL_TIM_PWM_ConfigChannel+0x76>
  __HAL_UNLOCK(htim);
 80040ba:	2000      	movs	r0, #0
 80040bc:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80040c0:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 80040c2:	2a10      	cmp	r2, #16
 80040c4:	d047      	beq.n	8004156 <HAL_TIM_PWM_ConfigChannel+0xba>
 80040c6:	2a14      	cmp	r2, #20
 80040c8:	d056      	beq.n	8004178 <HAL_TIM_PWM_ConfigChannel+0xdc>
 80040ca:	2a0c      	cmp	r2, #12
 80040cc:	d1f5      	bne.n	80040ba <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80040ce:	6800      	ldr	r0, [r0, #0]
 80040d0:	f7ff fd4c 	bl	8003b6c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80040d4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040d6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80040d8:	69da      	ldr	r2, [r3, #28]
 80040da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040de:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80040e0:	69da      	ldr	r2, [r3, #28]
 80040e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040e6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040e8:	69da      	ldr	r2, [r3, #28]
 80040ea:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80040ee:	e030      	b.n	8004152 <HAL_TIM_PWM_ConfigChannel+0xb6>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80040f0:	6800      	ldr	r0, [r0, #0]
 80040f2:	f7ff fcab 	bl	8003a4c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80040f6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80040f8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80040fa:	699a      	ldr	r2, [r3, #24]
 80040fc:	f042 0208 	orr.w	r2, r2, #8
 8004100:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004102:	699a      	ldr	r2, [r3, #24]
 8004104:	f022 0204 	bic.w	r2, r2, #4
 8004108:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800410a:	699a      	ldr	r2, [r3, #24]
 800410c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800410e:	619a      	str	r2, [r3, #24]
      break;
 8004110:	e7d3      	b.n	80040ba <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004112:	6800      	ldr	r0, [r0, #0]
 8004114:	f7ff ff7c 	bl	8004010 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004118:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800411a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800411c:	699a      	ldr	r2, [r3, #24]
 800411e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004122:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004124:	699a      	ldr	r2, [r3, #24]
 8004126:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800412a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800412c:	699a      	ldr	r2, [r3, #24]
 800412e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004132:	e7ec      	b.n	800410e <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004134:	6800      	ldr	r0, [r0, #0]
 8004136:	f7ff fcd5 	bl	8003ae4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800413a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800413c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800413e:	69da      	ldr	r2, [r3, #28]
 8004140:	f042 0208 	orr.w	r2, r2, #8
 8004144:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004146:	69da      	ldr	r2, [r3, #28]
 8004148:	f022 0204 	bic.w	r2, r2, #4
 800414c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800414e:	69da      	ldr	r2, [r3, #28]
 8004150:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004152:	61da      	str	r2, [r3, #28]
      break;
 8004154:	e7b1      	b.n	80040ba <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004156:	6800      	ldr	r0, [r0, #0]
 8004158:	f7ff fd3c 	bl	8003bd4 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800415c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800415e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004160:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004162:	f042 0208 	orr.w	r2, r2, #8
 8004166:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004168:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800416a:	f022 0204 	bic.w	r2, r2, #4
 800416e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004170:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004172:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004174:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004176:	e7a0      	b.n	80040ba <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004178:	6800      	ldr	r0, [r0, #0]
 800417a:	f7ff fd5f 	bl	8003c3c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800417e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004180:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004182:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004184:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004188:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800418a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800418c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004190:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004192:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004194:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004198:	e7ec      	b.n	8004174 <HAL_TIM_PWM_ConfigChannel+0xd8>
  __HAL_LOCK(htim);
 800419a:	2002      	movs	r0, #2
 800419c:	e790      	b.n	80040c0 <HAL_TIM_PWM_ConfigChannel+0x24>

0800419e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800419e:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80041a0:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041a2:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041a4:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041a8:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80041ac:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041ae:	6083      	str	r3, [r0, #8]
}
 80041b0:	bd10      	pop	{r4, pc}
	...

080041b4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80041b4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80041b8:	2b01      	cmp	r3, #1
{
 80041ba:	b570      	push	{r4, r5, r6, lr}
 80041bc:	4604      	mov	r4, r0
 80041be:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80041c2:	d017      	beq.n	80041f4 <HAL_TIM_ConfigClockSource+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 80041c4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80041c8:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80041ca:	2301      	movs	r3, #1
 80041cc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80041d0:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041d2:	4b41      	ldr	r3, [pc, #260]	; (80042d8 <HAL_TIM_ConfigClockSource+0x124>)
 80041d4:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 80041d6:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80041d8:	680b      	ldr	r3, [r1, #0]
 80041da:	2b40      	cmp	r3, #64	; 0x40
 80041dc:	d065      	beq.n	80042aa <HAL_TIM_ConfigClockSource+0xf6>
 80041de:	d815      	bhi.n	800420c <HAL_TIM_ConfigClockSource+0x58>
 80041e0:	2b10      	cmp	r3, #16
 80041e2:	d00c      	beq.n	80041fe <HAL_TIM_ConfigClockSource+0x4a>
 80041e4:	d807      	bhi.n	80041f6 <HAL_TIM_ConfigClockSource+0x42>
 80041e6:	b153      	cbz	r3, 80041fe <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_READY;
 80041e8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80041ea:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80041ec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80041f0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80041f4:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80041f6:	2b20      	cmp	r3, #32
 80041f8:	d001      	beq.n	80041fe <HAL_TIM_ConfigClockSource+0x4a>
 80041fa:	2b30      	cmp	r3, #48	; 0x30
 80041fc:	d1f4      	bne.n	80041e8 <HAL_TIM_ConfigClockSource+0x34>
  tmpsmcr = TIMx->SMCR;
 80041fe:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004200:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8004204:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004208:	4313      	orrs	r3, r2
 800420a:	e01a      	b.n	8004242 <HAL_TIM_ConfigClockSource+0x8e>
  switch (sClockSourceConfig->ClockSource)
 800420c:	2b60      	cmp	r3, #96	; 0x60
 800420e:	d034      	beq.n	800427a <HAL_TIM_ConfigClockSource+0xc6>
 8004210:	d819      	bhi.n	8004246 <HAL_TIM_ConfigClockSource+0x92>
 8004212:	2b50      	cmp	r3, #80	; 0x50
 8004214:	d1e8      	bne.n	80041e8 <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004216:	684a      	ldr	r2, [r1, #4]
 8004218:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800421a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800421c:	6a05      	ldr	r5, [r0, #32]
 800421e:	f025 0501 	bic.w	r5, r5, #1
 8004222:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004224:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004226:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800422a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800422e:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004232:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8004234:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8004236:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8004238:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800423a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800423e:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8004242:	6083      	str	r3, [r0, #8]
 8004244:	e7d0      	b.n	80041e8 <HAL_TIM_ConfigClockSource+0x34>
  switch (sClockSourceConfig->ClockSource)
 8004246:	2b70      	cmp	r3, #112	; 0x70
 8004248:	d00c      	beq.n	8004264 <HAL_TIM_ConfigClockSource+0xb0>
 800424a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800424e:	d1cb      	bne.n	80041e8 <HAL_TIM_ConfigClockSource+0x34>
      TIM_ETR_SetConfig(htim->Instance,
 8004250:	68cb      	ldr	r3, [r1, #12]
 8004252:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8004256:	f7ff ffa2 	bl	800419e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800425a:	6822      	ldr	r2, [r4, #0]
 800425c:	6893      	ldr	r3, [r2, #8]
 800425e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004262:	e008      	b.n	8004276 <HAL_TIM_ConfigClockSource+0xc2>
      TIM_ETR_SetConfig(htim->Instance,
 8004264:	68cb      	ldr	r3, [r1, #12]
 8004266:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 800426a:	f7ff ff98 	bl	800419e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800426e:	6822      	ldr	r2, [r4, #0]
 8004270:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004272:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004276:	6093      	str	r3, [r2, #8]
      break;
 8004278:	e7b6      	b.n	80041e8 <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800427a:	684d      	ldr	r5, [r1, #4]
 800427c:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800427e:	6a01      	ldr	r1, [r0, #32]
 8004280:	f021 0110 	bic.w	r1, r1, #16
 8004284:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004286:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8004288:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800428a:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800428e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004292:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004296:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800429a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800429c:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800429e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80042a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042a4:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 80042a8:	e7cb      	b.n	8004242 <HAL_TIM_ConfigClockSource+0x8e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042aa:	684a      	ldr	r2, [r1, #4]
 80042ac:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80042ae:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042b0:	6a05      	ldr	r5, [r0, #32]
 80042b2:	f025 0501 	bic.w	r5, r5, #1
 80042b6:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042b8:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80042ba:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80042c2:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80042c6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80042c8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80042ca:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80042cc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80042ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042d2:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80042d6:	e7b4      	b.n	8004242 <HAL_TIM_ConfigClockSource+0x8e>
 80042d8:	fffe0088 	.word	0xfffe0088

080042dc <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042dc:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042de:	f001 011f 	and.w	r1, r1, #31
{
 80042e2:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042e4:	2401      	movs	r4, #1
 80042e6:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80042e8:	ea23 0304 	bic.w	r3, r3, r4
 80042ec:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042ee:	6a03      	ldr	r3, [r0, #32]
 80042f0:	408a      	lsls	r2, r1
 80042f2:	431a      	orrs	r2, r3
 80042f4:	6202      	str	r2, [r0, #32]
}
 80042f6:	bd10      	pop	{r4, pc}

080042f8 <HAL_TIM_OC_Start>:
{
 80042f8:	b510      	push	{r4, lr}
 80042fa:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042fc:	b929      	cbnz	r1, 800430a <HAL_TIM_OC_Start+0x12>
 80042fe:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8004302:	2b01      	cmp	r3, #1
 8004304:	d031      	beq.n	800436a <HAL_TIM_OC_Start+0x72>
    return HAL_ERROR;
 8004306:	2001      	movs	r0, #1
}
 8004308:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800430a:	2904      	cmp	r1, #4
 800430c:	d107      	bne.n	800431e <HAL_TIM_OC_Start+0x26>
 800430e:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8004312:	2b01      	cmp	r3, #1
 8004314:	d1f7      	bne.n	8004306 <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004316:	2302      	movs	r3, #2
 8004318:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 800431c:	e028      	b.n	8004370 <HAL_TIM_OC_Start+0x78>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800431e:	2908      	cmp	r1, #8
 8004320:	d107      	bne.n	8004332 <HAL_TIM_OC_Start+0x3a>
 8004322:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004326:	2b01      	cmp	r3, #1
 8004328:	d1ed      	bne.n	8004306 <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800432a:	2302      	movs	r3, #2
 800432c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8004330:	e01e      	b.n	8004370 <HAL_TIM_OC_Start+0x78>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004332:	290c      	cmp	r1, #12
 8004334:	d107      	bne.n	8004346 <HAL_TIM_OC_Start+0x4e>
 8004336:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800433a:	2b01      	cmp	r3, #1
 800433c:	d1e3      	bne.n	8004306 <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800433e:	2302      	movs	r3, #2
 8004340:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8004344:	e014      	b.n	8004370 <HAL_TIM_OC_Start+0x78>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004346:	2910      	cmp	r1, #16
 8004348:	d107      	bne.n	800435a <HAL_TIM_OC_Start+0x62>
 800434a:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 800434e:	2b01      	cmp	r3, #1
 8004350:	d1d9      	bne.n	8004306 <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004352:	2302      	movs	r3, #2
 8004354:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 8004358:	e00a      	b.n	8004370 <HAL_TIM_OC_Start+0x78>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800435a:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 800435e:	2b01      	cmp	r3, #1
 8004360:	d1d1      	bne.n	8004306 <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004362:	2302      	movs	r3, #2
 8004364:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 8004368:	e002      	b.n	8004370 <HAL_TIM_OC_Start+0x78>
 800436a:	2302      	movs	r3, #2
 800436c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004370:	2201      	movs	r2, #1
 8004372:	6820      	ldr	r0, [r4, #0]
 8004374:	f7ff ffb2 	bl	80042dc <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004378:	6823      	ldr	r3, [r4, #0]
 800437a:	4a20      	ldr	r2, [pc, #128]	; (80043fc <HAL_TIM_OC_Start+0x104>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d019      	beq.n	80043b4 <HAL_TIM_OC_Start+0xbc>
 8004380:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004384:	4293      	cmp	r3, r2
 8004386:	d015      	beq.n	80043b4 <HAL_TIM_OC_Start+0xbc>
 8004388:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800438c:	4293      	cmp	r3, r2
 800438e:	d011      	beq.n	80043b4 <HAL_TIM_OC_Start+0xbc>
 8004390:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004394:	4293      	cmp	r3, r2
 8004396:	d00d      	beq.n	80043b4 <HAL_TIM_OC_Start+0xbc>
 8004398:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800439c:	4293      	cmp	r3, r2
 800439e:	d009      	beq.n	80043b4 <HAL_TIM_OC_Start+0xbc>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043a4:	d10e      	bne.n	80043c4 <HAL_TIM_OC_Start+0xcc>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043a6:	6899      	ldr	r1, [r3, #8]
 80043a8:	4a15      	ldr	r2, [pc, #84]	; (8004400 <HAL_TIM_OC_Start+0x108>)
 80043aa:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043ac:	2a06      	cmp	r2, #6
 80043ae:	d121      	bne.n	80043f4 <HAL_TIM_OC_Start+0xfc>
  return HAL_OK;
 80043b0:	2000      	movs	r0, #0
 80043b2:	e7a9      	b.n	8004308 <HAL_TIM_OC_Start+0x10>
    __HAL_TIM_MOE_ENABLE(htim);
 80043b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80043ba:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043bc:	4a0f      	ldr	r2, [pc, #60]	; (80043fc <HAL_TIM_OC_Start+0x104>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d1ee      	bne.n	80043a0 <HAL_TIM_OC_Start+0xa8>
 80043c2:	e7f0      	b.n	80043a6 <HAL_TIM_OC_Start+0xae>
 80043c4:	4a0f      	ldr	r2, [pc, #60]	; (8004404 <HAL_TIM_OC_Start+0x10c>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d0ed      	beq.n	80043a6 <HAL_TIM_OC_Start+0xae>
 80043ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d0e9      	beq.n	80043a6 <HAL_TIM_OC_Start+0xae>
 80043d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d0e5      	beq.n	80043a6 <HAL_TIM_OC_Start+0xae>
 80043da:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80043de:	4293      	cmp	r3, r2
 80043e0:	d0e1      	beq.n	80043a6 <HAL_TIM_OC_Start+0xae>
 80043e2:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d0dd      	beq.n	80043a6 <HAL_TIM_OC_Start+0xae>
    __HAL_TIM_ENABLE(htim);
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	f042 0201 	orr.w	r2, r2, #1
 80043f0:	601a      	str	r2, [r3, #0]
 80043f2:	e7dd      	b.n	80043b0 <HAL_TIM_OC_Start+0xb8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043f4:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80043f8:	d1f7      	bne.n	80043ea <HAL_TIM_OC_Start+0xf2>
 80043fa:	e7d9      	b.n	80043b0 <HAL_TIM_OC_Start+0xb8>
 80043fc:	40012c00 	.word	0x40012c00
 8004400:	00010007 	.word	0x00010007
 8004404:	40000400 	.word	0x40000400

08004408 <HAL_TIM_PWM_Start>:
 8004408:	f7ff bf76 	b.w	80042f8 <HAL_TIM_OC_Start>

0800440c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800440c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004410:	2b01      	cmp	r3, #1
{
 8004412:	b570      	push	{r4, r5, r6, lr}
 8004414:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8004418:	d039      	beq.n	800448e <HAL_TIMEx_MasterConfigSynchronization+0x82>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800441a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800441e:	4d1d      	ldr	r5, [pc, #116]	; (8004494 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
  tmpcr2 = htim->Instance->CR2;
 8004420:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8004422:	2201      	movs	r2, #1
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004424:	42ab      	cmp	r3, r5
  __HAL_LOCK(htim);
 8004426:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpcr2 = htim->Instance->CR2;
 800442a:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800442c:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800442e:	d002      	beq.n	8004436 <HAL_TIMEx_MasterConfigSynchronization+0x2a>
 8004430:	4e19      	ldr	r6, [pc, #100]	; (8004498 <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 8004432:	42b3      	cmp	r3, r6
 8004434:	d103      	bne.n	800443e <HAL_TIMEx_MasterConfigSynchronization+0x32>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004436:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004438:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800443c:	4332      	orrs	r2, r6
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800443e:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004440:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004444:	4332      	orrs	r2, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004446:	42ab      	cmp	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8004448:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800444a:	d015      	beq.n	8004478 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
 800444c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004450:	d012      	beq.n	8004478 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
 8004452:	4a12      	ldr	r2, [pc, #72]	; (800449c <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d00f      	beq.n	8004478 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
 8004458:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800445c:	4293      	cmp	r3, r2
 800445e:	d00b      	beq.n	8004478 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
 8004460:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004464:	4293      	cmp	r3, r2
 8004466:	d007      	beq.n	8004478 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
 8004468:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800446c:	4293      	cmp	r3, r2
 800446e:	d003      	beq.n	8004478 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
 8004470:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8004474:	4293      	cmp	r3, r2
 8004476:	d104      	bne.n	8004482 <HAL_TIMEx_MasterConfigSynchronization+0x76>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004478:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800447a:	f024 0280 	bic.w	r2, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800447e:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004480:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004482:	2301      	movs	r3, #1
 8004484:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004488:	2300      	movs	r3, #0
 800448a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800448e:	4618      	mov	r0, r3

  return HAL_OK;
}
 8004490:	bd70      	pop	{r4, r5, r6, pc}
 8004492:	bf00      	nop
 8004494:	40012c00 	.word	0x40012c00
 8004498:	40013400 	.word	0x40013400
 800449c:	40000400 	.word	0x40000400

080044a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80044a0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80044a4:	2b01      	cmp	r3, #1
{
 80044a6:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80044a8:	d038      	beq.n	800451c <HAL_TIMEx_ConfigBreakDeadTime+0x7c>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80044aa:	68cb      	ldr	r3, [r1, #12]
 80044ac:	688a      	ldr	r2, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80044ae:	4c1c      	ldr	r4, [pc, #112]	; (8004520 <HAL_TIMEx_ConfigBreakDeadTime+0x80>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80044b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044b4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80044b6:	684a      	ldr	r2, [r1, #4]
 80044b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80044bc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80044be:	680a      	ldr	r2, [r1, #0]
 80044c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044c4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80044c6:	690a      	ldr	r2, [r1, #16]
 80044c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80044cc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80044ce:	694a      	ldr	r2, [r1, #20]
 80044d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044d4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80044d6:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 80044d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044dc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80044de:	698a      	ldr	r2, [r1, #24]
 80044e0:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80044e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80044e8:	6802      	ldr	r2, [r0, #0]
 80044ea:	42a2      	cmp	r2, r4
 80044ec:	d003      	beq.n	80044f6 <HAL_TIMEx_ConfigBreakDeadTime+0x56>
 80044ee:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80044f2:	42a2      	cmp	r2, r4
 80044f4:	d10c      	bne.n	8004510 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80044f6:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 80044f8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80044fc:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004500:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004502:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004504:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004508:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800450a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800450e:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004510:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004512:	2300      	movs	r3, #0
 8004514:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8004518:	4618      	mov	r0, r3
}
 800451a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 800451c:	2002      	movs	r0, #2
 800451e:	e7fc      	b.n	800451a <HAL_TIMEx_ConfigBreakDeadTime+0x7a>
 8004520:	40012c00 	.word	0x40012c00

08004524 <HAL_TIMEx_CommutCallback>:
 8004524:	4770      	bx	lr

08004526 <HAL_TIMEx_BreakCallback>:
 8004526:	4770      	bx	lr

08004528 <HAL_TIMEx_Break2Callback>:
 8004528:	4770      	bx	lr
	...

0800452c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800452c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800452e:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8004530:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004532:	6921      	ldr	r1, [r4, #16]
 8004534:	68a2      	ldr	r2, [r4, #8]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004536:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004538:	69c0      	ldr	r0, [r0, #28]
 800453a:	430a      	orrs	r2, r1
 800453c:	6961      	ldr	r1, [r4, #20]
 800453e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004540:	498f      	ldr	r1, [pc, #572]	; (8004780 <UART_SetConfig+0x254>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004542:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004544:	4029      	ands	r1, r5
 8004546:	430a      	orrs	r2, r1
 8004548:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800454a:	685a      	ldr	r2, [r3, #4]
 800454c:	68e1      	ldr	r1, [r4, #12]
 800454e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8004552:	430a      	orrs	r2, r1
 8004554:	605a      	str	r2, [r3, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004556:	4a8b      	ldr	r2, [pc, #556]	; (8004784 <UART_SetConfig+0x258>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004558:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800455a:	4293      	cmp	r3, r2
  {
    tmpreg |= huart->Init.OneBitSampling;
 800455c:	bf1c      	itt	ne
 800455e:	6a22      	ldrne	r2, [r4, #32]
 8004560:	4311      	orrne	r1, r2
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004562:	689a      	ldr	r2, [r3, #8]
 8004564:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8004568:	430a      	orrs	r2, r1
 800456a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800456c:	4a86      	ldr	r2, [pc, #536]	; (8004788 <UART_SetConfig+0x25c>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d113      	bne.n	800459a <UART_SetConfig+0x6e>
 8004572:	4b86      	ldr	r3, [pc, #536]	; (800478c <UART_SetConfig+0x260>)
 8004574:	4a86      	ldr	r2, [pc, #536]	; (8004790 <UART_SetConfig+0x264>)
 8004576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800457a:	f003 0303 	and.w	r3, r3, #3
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800457e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004582:	5cd3      	ldrb	r3, [r2, r3]
 8004584:	f040 809d 	bne.w	80046c2 <UART_SetConfig+0x196>
  {
    switch (clocksource)
 8004588:	2b08      	cmp	r3, #8
 800458a:	d81f      	bhi.n	80045cc <UART_SetConfig+0xa0>
 800458c:	e8df f003 	tbb	[pc, r3]
 8004590:	1e9791dc 	.word	0x1e9791dc
 8004594:	1e1e1ed6 	.word	0x1e1e1ed6
 8004598:	94          	.byte	0x94
 8004599:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800459a:	4a7e      	ldr	r2, [pc, #504]	; (8004794 <UART_SetConfig+0x268>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d106      	bne.n	80045ae <UART_SetConfig+0x82>
 80045a0:	4b7a      	ldr	r3, [pc, #488]	; (800478c <UART_SetConfig+0x260>)
 80045a2:	4a7d      	ldr	r2, [pc, #500]	; (8004798 <UART_SetConfig+0x26c>)
 80045a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045a8:	f003 030c 	and.w	r3, r3, #12
 80045ac:	e7e7      	b.n	800457e <UART_SetConfig+0x52>
 80045ae:	4a7b      	ldr	r2, [pc, #492]	; (800479c <UART_SetConfig+0x270>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d11c      	bne.n	80045ee <UART_SetConfig+0xc2>
 80045b4:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 80045b8:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80045bc:	f002 0230 	and.w	r2, r2, #48	; 0x30
 80045c0:	2a10      	cmp	r2, #16
 80045c2:	f000 80b2 	beq.w	800472a <UART_SetConfig+0x1fe>
 80045c6:	d803      	bhi.n	80045d0 <UART_SetConfig+0xa4>
 80045c8:	2a00      	cmp	r2, #0
 80045ca:	d048      	beq.n	800465e <UART_SetConfig+0x132>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
        break;
      default:
        pclk = 0U;
        ret = HAL_ERROR;
 80045cc:	2001      	movs	r0, #1
 80045ce:	e04d      	b.n	800466c <UART_SetConfig+0x140>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045d0:	2a20      	cmp	r2, #32
 80045d2:	f000 80a2 	beq.w	800471a <UART_SetConfig+0x1ee>
 80045d6:	2a30      	cmp	r2, #48	; 0x30
 80045d8:	d1f8      	bne.n	80045cc <UART_SetConfig+0xa0>
  if (UART_INSTANCE_LOWPOWER(huart))
 80045da:	4a6a      	ldr	r2, [pc, #424]	; (8004784 <UART_SetConfig+0x258>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d065      	beq.n	80046ac <UART_SetConfig+0x180>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045e0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80045e4:	f000 80b4 	beq.w	8004750 <UART_SetConfig+0x224>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
        break;
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045e8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80045ec:	e084      	b.n	80046f8 <UART_SetConfig+0x1cc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045ee:	4a6c      	ldr	r2, [pc, #432]	; (80047a0 <UART_SetConfig+0x274>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d10e      	bne.n	8004612 <UART_SetConfig+0xe6>
 80045f4:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 80045f8:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80045fc:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8004600:	2a40      	cmp	r2, #64	; 0x40
 8004602:	f000 8092 	beq.w	800472a <UART_SetConfig+0x1fe>
 8004606:	d9df      	bls.n	80045c8 <UART_SetConfig+0x9c>
 8004608:	2a80      	cmp	r2, #128	; 0x80
 800460a:	f000 8086 	beq.w	800471a <UART_SetConfig+0x1ee>
 800460e:	2ac0      	cmp	r2, #192	; 0xc0
 8004610:	e7e2      	b.n	80045d8 <UART_SetConfig+0xac>
 8004612:	4a64      	ldr	r2, [pc, #400]	; (80047a4 <UART_SetConfig+0x278>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d10f      	bne.n	8004638 <UART_SetConfig+0x10c>
 8004618:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 800461c:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004620:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8004624:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8004628:	d07f      	beq.n	800472a <UART_SetConfig+0x1fe>
 800462a:	d9cd      	bls.n	80045c8 <UART_SetConfig+0x9c>
 800462c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8004630:	d073      	beq.n	800471a <UART_SetConfig+0x1ee>
 8004632:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8004636:	e7cf      	b.n	80045d8 <UART_SetConfig+0xac>
 8004638:	4a52      	ldr	r2, [pc, #328]	; (8004784 <UART_SetConfig+0x258>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d1c6      	bne.n	80045cc <UART_SetConfig+0xa0>
 800463e:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 8004642:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004646:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 800464a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800464e:	d06c      	beq.n	800472a <UART_SetConfig+0x1fe>
 8004650:	d9ba      	bls.n	80045c8 <UART_SetConfig+0x9c>
 8004652:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8004656:	d060      	beq.n	800471a <UART_SetConfig+0x1ee>
 8004658:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 800465c:	e7bc      	b.n	80045d8 <UART_SetConfig+0xac>
  if (UART_INSTANCE_LOWPOWER(huart))
 800465e:	4a49      	ldr	r2, [pc, #292]	; (8004784 <UART_SetConfig+0x258>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d16e      	bne.n	8004742 <UART_SetConfig+0x216>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004664:	f7fe fee0 	bl	8003428 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004668:	b928      	cbnz	r0, 8004676 <UART_SetConfig+0x14a>
 800466a:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800466c:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800466e:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60

  return ret;
}
 8004672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pclk = (uint32_t) HSI_VALUE;
 8004674:	484c      	ldr	r0, [pc, #304]	; (80047a8 <UART_SetConfig+0x27c>)
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004676:	6862      	ldr	r2, [r4, #4]
 8004678:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800467c:	4298      	cmp	r0, r3
 800467e:	d3a5      	bcc.n	80045cc <UART_SetConfig+0xa0>
 8004680:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8004684:	d8a2      	bhi.n	80045cc <UART_SetConfig+0xa0>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8004686:	0856      	lsrs	r6, r2, #1
 8004688:	f44f 7180 	mov.w	r1, #256	; 0x100
 800468c:	2700      	movs	r7, #0
 800468e:	fbe1 6700 	umlal	r6, r7, r1, r0
 8004692:	2300      	movs	r3, #0
 8004694:	4630      	mov	r0, r6
 8004696:	4639      	mov	r1, r7
 8004698:	f7fc fad6 	bl	8000c48 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800469c:	4b43      	ldr	r3, [pc, #268]	; (80047ac <UART_SetConfig+0x280>)
 800469e:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d892      	bhi.n	80045cc <UART_SetConfig+0xa0>
        huart->Instance->BRR = usartdiv;
 80046a6:	6823      	ldr	r3, [r4, #0]
 80046a8:	60d8      	str	r0, [r3, #12]
 80046aa:	e7de      	b.n	800466a <UART_SetConfig+0x13e>
        pclk = (uint32_t) LSE_VALUE;
 80046ac:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80046b0:	e7e1      	b.n	8004676 <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetPCLK2Freq();
 80046b2:	f7fe fecb 	bl	800344c <HAL_RCC_GetPCLK2Freq>
        break;
 80046b6:	e049      	b.n	800474c <UART_SetConfig+0x220>
        pclk = (uint32_t) LSE_VALUE;
 80046b8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80046bc:	e048      	b.n	8004750 <UART_SetConfig+0x224>
        pclk = (uint32_t) HSI_VALUE;
 80046be:	483a      	ldr	r0, [pc, #232]	; (80047a8 <UART_SetConfig+0x27c>)
 80046c0:	e046      	b.n	8004750 <UART_SetConfig+0x224>
    switch (clocksource)
 80046c2:	2b08      	cmp	r3, #8
 80046c4:	d882      	bhi.n	80045cc <UART_SetConfig+0xa0>
 80046c6:	a201      	add	r2, pc, #4	; (adr r2, 80046cc <UART_SetConfig+0x1a0>)
 80046c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046cc:	080046f1 	.word	0x080046f1
 80046d0:	0800470f 	.word	0x0800470f
 80046d4:	08004727 	.word	0x08004727
 80046d8:	080045cd 	.word	0x080045cd
 80046dc:	08004715 	.word	0x08004715
 80046e0:	080045cd 	.word	0x080045cd
 80046e4:	080045cd 	.word	0x080045cd
 80046e8:	080045cd 	.word	0x080045cd
 80046ec:	080045e9 	.word	0x080045e9
        pclk = HAL_RCC_GetPCLK1Freq();
 80046f0:	f7fe fe9a 	bl	8003428 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80046f4:	2800      	cmp	r0, #0
 80046f6:	d0b8      	beq.n	800466a <UART_SetConfig+0x13e>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80046f8:	6863      	ldr	r3, [r4, #4]
 80046fa:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80046fe:	fbb0 f0f3 	udiv	r0, r0, r3
 8004702:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004704:	f1a0 0210 	sub.w	r2, r0, #16
 8004708:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800470c:	e7c9      	b.n	80046a2 <UART_SetConfig+0x176>
        pclk = HAL_RCC_GetPCLK2Freq();
 800470e:	f7fe fe9d 	bl	800344c <HAL_RCC_GetPCLK2Freq>
        break;
 8004712:	e7ef      	b.n	80046f4 <UART_SetConfig+0x1c8>
        pclk = HAL_RCC_GetSysClockFreq();
 8004714:	f7fe fb20 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
        break;
 8004718:	e7ec      	b.n	80046f4 <UART_SetConfig+0x1c8>
  if (UART_INSTANCE_LOWPOWER(huart))
 800471a:	4a1a      	ldr	r2, [pc, #104]	; (8004784 <UART_SetConfig+0x258>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d0a9      	beq.n	8004674 <UART_SetConfig+0x148>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004720:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004724:	d0cb      	beq.n	80046be <UART_SetConfig+0x192>
        pclk = (uint32_t) HSI_VALUE;
 8004726:	4820      	ldr	r0, [pc, #128]	; (80047a8 <UART_SetConfig+0x27c>)
 8004728:	e7e6      	b.n	80046f8 <UART_SetConfig+0x1cc>
  if (UART_INSTANCE_LOWPOWER(huart))
 800472a:	4a16      	ldr	r2, [pc, #88]	; (8004784 <UART_SetConfig+0x258>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d102      	bne.n	8004736 <UART_SetConfig+0x20a>
        pclk = HAL_RCC_GetSysClockFreq();
 8004730:	f7fe fb12 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
        break;
 8004734:	e798      	b.n	8004668 <UART_SetConfig+0x13c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004736:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800473a:	d1eb      	bne.n	8004714 <UART_SetConfig+0x1e8>
        pclk = HAL_RCC_GetSysClockFreq();
 800473c:	f7fe fb0c 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
        break;
 8004740:	e004      	b.n	800474c <UART_SetConfig+0x220>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004742:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004746:	d1d3      	bne.n	80046f0 <UART_SetConfig+0x1c4>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004748:	f7fe fe6e 	bl	8003428 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800474c:	2800      	cmp	r0, #0
 800474e:	d08c      	beq.n	800466a <UART_SetConfig+0x13e>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004750:	6862      	ldr	r2, [r4, #4]
 8004752:	0853      	lsrs	r3, r2, #1
 8004754:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8004758:	fbb0 f0f2 	udiv	r0, r0, r2
 800475c:	b283      	uxth	r3, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800475e:	f1a3 0110 	sub.w	r1, r3, #16
 8004762:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8004766:	4291      	cmp	r1, r2
 8004768:	f63f af30 	bhi.w	80045cc <UART_SetConfig+0xa0>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800476c:	f020 000f 	bic.w	r0, r0, #15
 8004770:	b280      	uxth	r0, r0
        huart->Instance->BRR = brrtemp;
 8004772:	6822      	ldr	r2, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004774:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8004778:	4318      	orrs	r0, r3
 800477a:	60d0      	str	r0, [r2, #12]
 800477c:	e775      	b.n	800466a <UART_SetConfig+0x13e>
 800477e:	bf00      	nop
 8004780:	efff69f3 	.word	0xefff69f3
 8004784:	40008000 	.word	0x40008000
 8004788:	40013800 	.word	0x40013800
 800478c:	40021000 	.word	0x40021000
 8004790:	080073e0 	.word	0x080073e0
 8004794:	40004400 	.word	0x40004400
 8004798:	080073e4 	.word	0x080073e4
 800479c:	40004800 	.word	0x40004800
 80047a0:	40004c00 	.word	0x40004c00
 80047a4:	40005000 	.word	0x40005000
 80047a8:	00f42400 	.word	0x00f42400
 80047ac:	000ffcff 	.word	0x000ffcff

080047b0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047b0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80047b2:	07da      	lsls	r2, r3, #31
{
 80047b4:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047b6:	d506      	bpl.n	80047c6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80047b8:	6801      	ldr	r1, [r0, #0]
 80047ba:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80047bc:	684a      	ldr	r2, [r1, #4]
 80047be:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80047c2:	4322      	orrs	r2, r4
 80047c4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047c6:	079c      	lsls	r4, r3, #30
 80047c8:	d506      	bpl.n	80047d8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047ca:	6801      	ldr	r1, [r0, #0]
 80047cc:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80047ce:	684a      	ldr	r2, [r1, #4]
 80047d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80047d4:	4322      	orrs	r2, r4
 80047d6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047d8:	0759      	lsls	r1, r3, #29
 80047da:	d506      	bpl.n	80047ea <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047dc:	6801      	ldr	r1, [r0, #0]
 80047de:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80047e0:	684a      	ldr	r2, [r1, #4]
 80047e2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80047e6:	4322      	orrs	r2, r4
 80047e8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047ea:	071a      	lsls	r2, r3, #28
 80047ec:	d506      	bpl.n	80047fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047ee:	6801      	ldr	r1, [r0, #0]
 80047f0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80047f2:	684a      	ldr	r2, [r1, #4]
 80047f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047f8:	4322      	orrs	r2, r4
 80047fa:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80047fc:	06dc      	lsls	r4, r3, #27
 80047fe:	d506      	bpl.n	800480e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004800:	6801      	ldr	r1, [r0, #0]
 8004802:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8004804:	688a      	ldr	r2, [r1, #8]
 8004806:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800480a:	4322      	orrs	r2, r4
 800480c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800480e:	0699      	lsls	r1, r3, #26
 8004810:	d506      	bpl.n	8004820 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004812:	6801      	ldr	r1, [r0, #0]
 8004814:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8004816:	688a      	ldr	r2, [r1, #8]
 8004818:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800481c:	4322      	orrs	r2, r4
 800481e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004820:	065a      	lsls	r2, r3, #25
 8004822:	d50f      	bpl.n	8004844 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004824:	6801      	ldr	r1, [r0, #0]
 8004826:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8004828:	684a      	ldr	r2, [r1, #4]
 800482a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800482e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004830:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004834:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004836:	d105      	bne.n	8004844 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004838:	684a      	ldr	r2, [r1, #4]
 800483a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800483c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8004840:	4322      	orrs	r2, r4
 8004842:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004844:	061b      	lsls	r3, r3, #24
 8004846:	d506      	bpl.n	8004856 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004848:	6802      	ldr	r2, [r0, #0]
 800484a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800484c:	6853      	ldr	r3, [r2, #4]
 800484e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004852:	430b      	orrs	r3, r1
 8004854:	6053      	str	r3, [r2, #4]
  }
}
 8004856:	bd10      	pop	{r4, pc}

08004858 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800485c:	9d06      	ldr	r5, [sp, #24]
 800485e:	4604      	mov	r4, r0
 8004860:	460f      	mov	r7, r1
 8004862:	4616      	mov	r6, r2
 8004864:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004866:	6821      	ldr	r1, [r4, #0]
 8004868:	69ca      	ldr	r2, [r1, #28]
 800486a:	ea37 0302 	bics.w	r3, r7, r2
 800486e:	bf0c      	ite	eq
 8004870:	2201      	moveq	r2, #1
 8004872:	2200      	movne	r2, #0
 8004874:	42b2      	cmp	r2, r6
 8004876:	d001      	beq.n	800487c <UART_WaitOnFlagUntilTimeout+0x24>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8004878:	2000      	movs	r0, #0
 800487a:	e018      	b.n	80048ae <UART_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 800487c:	1c68      	adds	r0, r5, #1
 800487e:	d0f3      	beq.n	8004868 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004880:	f7fd fa9e 	bl	8001dc0 <HAL_GetTick>
 8004884:	eba0 0008 	sub.w	r0, r0, r8
 8004888:	42a8      	cmp	r0, r5
 800488a:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800488c:	6803      	ldr	r3, [r0, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800488e:	d800      	bhi.n	8004892 <UART_WaitOnFlagUntilTimeout+0x3a>
 8004890:	b97d      	cbnz	r5, 80048b2 <UART_WaitOnFlagUntilTimeout+0x5a>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004892:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004896:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004898:	6883      	ldr	r3, [r0, #8]
 800489a:	f023 0301 	bic.w	r3, r3, #1
 800489e:	6083      	str	r3, [r0, #8]
        huart->gState = HAL_UART_STATE_READY;
 80048a0:	2320      	movs	r3, #32
 80048a2:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80048a4:	67a3      	str	r3, [r4, #120]	; 0x78
          __HAL_UNLOCK(huart);
 80048a6:	2300      	movs	r3, #0
 80048a8:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          return HAL_TIMEOUT;
 80048ac:	2003      	movs	r0, #3
}
 80048ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80048b2:	075a      	lsls	r2, r3, #29
 80048b4:	d5d7      	bpl.n	8004866 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80048b6:	69c3      	ldr	r3, [r0, #28]
 80048b8:	051b      	lsls	r3, r3, #20
 80048ba:	d5d4      	bpl.n	8004866 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80048c0:	6203      	str	r3, [r0, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048c2:	6803      	ldr	r3, [r0, #0]
 80048c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80048c8:	6003      	str	r3, [r0, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ca:	6883      	ldr	r3, [r0, #8]
 80048cc:	f023 0301 	bic.w	r3, r3, #1
 80048d0:	6083      	str	r3, [r0, #8]
          huart->gState = HAL_UART_STATE_READY;
 80048d2:	2320      	movs	r3, #32
 80048d4:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80048d6:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80048d8:	67e3      	str	r3, [r4, #124]	; 0x7c
 80048da:	e7e4      	b.n	80048a6 <UART_WaitOnFlagUntilTimeout+0x4e>

080048dc <HAL_UART_Transmit>:
{
 80048dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80048e0:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80048e2:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80048e4:	2b20      	cmp	r3, #32
{
 80048e6:	4604      	mov	r4, r0
 80048e8:	460e      	mov	r6, r1
 80048ea:	4691      	mov	r9, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80048ec:	d14c      	bne.n	8004988 <HAL_UART_Transmit+0xac>
    if ((pData == NULL) || (Size == 0U))
 80048ee:	2900      	cmp	r1, #0
 80048f0:	d048      	beq.n	8004984 <HAL_UART_Transmit+0xa8>
 80048f2:	2a00      	cmp	r2, #0
 80048f4:	d046      	beq.n	8004984 <HAL_UART_Transmit+0xa8>
    __HAL_LOCK(huart);
 80048f6:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d044      	beq.n	8004988 <HAL_UART_Transmit+0xac>
 80048fe:	2301      	movs	r3, #1
 8004900:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004904:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004906:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004908:	67c5      	str	r5, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800490a:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 800490c:	f7fd fa58 	bl	8001dc0 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004910:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8004912:	f8a4 9050 	strh.w	r9, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004916:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 800491a:	4607      	mov	r7, r0
    huart->TxXferCount = Size;
 800491c:	f8a4 9052 	strh.w	r9, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004920:	d103      	bne.n	800492a <HAL_UART_Transmit+0x4e>
 8004922:	6923      	ldr	r3, [r4, #16]
 8004924:	b90b      	cbnz	r3, 800492a <HAL_UART_Transmit+0x4e>
 8004926:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8004928:	461e      	mov	r6, r3
    __HAL_UNLOCK(huart);
 800492a:	2300      	movs	r3, #0
 800492c:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    while (huart->TxXferCount > 0U)
 8004930:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004934:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8004938:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800493a:	463b      	mov	r3, r7
    while (huart->TxXferCount > 0U)
 800493c:	b93a      	cbnz	r2, 800494e <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800493e:	2140      	movs	r1, #64	; 0x40
 8004940:	4620      	mov	r0, r4
 8004942:	f7ff ff89 	bl	8004858 <UART_WaitOnFlagUntilTimeout>
 8004946:	b940      	cbnz	r0, 800495a <HAL_UART_Transmit+0x7e>
    huart->gState = HAL_UART_STATE_READY;
 8004948:	2320      	movs	r3, #32
 800494a:	6763      	str	r3, [r4, #116]	; 0x74
    return HAL_OK;
 800494c:	e006      	b.n	800495c <HAL_UART_Transmit+0x80>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800494e:	2200      	movs	r2, #0
 8004950:	2180      	movs	r1, #128	; 0x80
 8004952:	4620      	mov	r0, r4
 8004954:	f7ff ff80 	bl	8004858 <UART_WaitOnFlagUntilTimeout>
 8004958:	b118      	cbz	r0, 8004962 <HAL_UART_Transmit+0x86>
        return HAL_TIMEOUT;
 800495a:	2003      	movs	r0, #3
}
 800495c:	b003      	add	sp, #12
 800495e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004962:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8004964:	b95e      	cbnz	r6, 800497e <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004966:	f835 3b02 	ldrh.w	r3, [r5], #2
 800496a:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800496e:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8004970:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8004974:	3b01      	subs	r3, #1
 8004976:	b29b      	uxth	r3, r3
 8004978:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 800497c:	e7d8      	b.n	8004930 <HAL_UART_Transmit+0x54>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800497e:	f816 3b01 	ldrb.w	r3, [r6], #1
 8004982:	e7f4      	b.n	800496e <HAL_UART_Transmit+0x92>
      return  HAL_ERROR;
 8004984:	2001      	movs	r0, #1
 8004986:	e7e9      	b.n	800495c <HAL_UART_Transmit+0x80>
    return HAL_BUSY;
 8004988:	2002      	movs	r0, #2
 800498a:	e7e7      	b.n	800495c <HAL_UART_Transmit+0x80>

0800498c <HAL_UART_Receive>:
{
 800498c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004990:	4699      	mov	r9, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8004992:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8004994:	2b20      	cmp	r3, #32
{
 8004996:	4604      	mov	r4, r0
 8004998:	460d      	mov	r5, r1
 800499a:	4616      	mov	r6, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 800499c:	d164      	bne.n	8004a68 <HAL_UART_Receive+0xdc>
    if ((pData == NULL) || (Size == 0U))
 800499e:	2900      	cmp	r1, #0
 80049a0:	d060      	beq.n	8004a64 <HAL_UART_Receive+0xd8>
 80049a2:	2a00      	cmp	r2, #0
 80049a4:	d05e      	beq.n	8004a64 <HAL_UART_Receive+0xd8>
    __HAL_LOCK(huart);
 80049a6:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d05c      	beq.n	8004a68 <HAL_UART_Receive+0xdc>
 80049ae:	2301      	movs	r3, #1
 80049b0:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049b4:	2700      	movs	r7, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049b6:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049b8:	67c7      	str	r7, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049ba:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 80049bc:	f7fd fa00 	bl	8001dc0 <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 80049c0:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize  = Size;
 80049c2:	f8a4 6058 	strh.w	r6, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 80049c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80049ca:	4680      	mov	r8, r0
    huart->RxXferCount = Size;
 80049cc:	f8a4 605a 	strh.w	r6, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 80049d0:	d11c      	bne.n	8004a0c <HAL_UART_Receive+0x80>
 80049d2:	6922      	ldr	r2, [r4, #16]
 80049d4:	b9c2      	cbnz	r2, 8004a08 <HAL_UART_Receive+0x7c>
 80049d6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80049da:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    uhMask = huart->Mask;
 80049e2:	f8b4 705c 	ldrh.w	r7, [r4, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049e6:	d122      	bne.n	8004a2e <HAL_UART_Receive+0xa2>
 80049e8:	6923      	ldr	r3, [r4, #16]
 80049ea:	bb03      	cbnz	r3, 8004a2e <HAL_UART_Receive+0xa2>
 80049ec:	462e      	mov	r6, r5
      pdata8bits  = NULL;
 80049ee:	461d      	mov	r5, r3
    __HAL_UNLOCK(huart);
 80049f0:	2300      	movs	r3, #0
 80049f2:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    while (huart->RxXferCount > 0U)
 80049f6:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 80049fa:	b280      	uxth	r0, r0
 80049fc:	b9c8      	cbnz	r0, 8004a32 <HAL_UART_Receive+0xa6>
    huart->RxState = HAL_UART_STATE_READY;
 80049fe:	2320      	movs	r3, #32
 8004a00:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8004a02:	b003      	add	sp, #12
 8004a04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    UART_MASK_COMPUTATION(huart);
 8004a08:	22ff      	movs	r2, #255	; 0xff
 8004a0a:	e7e6      	b.n	80049da <HAL_UART_Receive+0x4e>
 8004a0c:	b923      	cbnz	r3, 8004a18 <HAL_UART_Receive+0x8c>
 8004a0e:	6922      	ldr	r2, [r4, #16]
 8004a10:	2a00      	cmp	r2, #0
 8004a12:	d0f9      	beq.n	8004a08 <HAL_UART_Receive+0x7c>
 8004a14:	227f      	movs	r2, #127	; 0x7f
 8004a16:	e7e0      	b.n	80049da <HAL_UART_Receive+0x4e>
 8004a18:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a1c:	d104      	bne.n	8004a28 <HAL_UART_Receive+0x9c>
 8004a1e:	6922      	ldr	r2, [r4, #16]
 8004a20:	2a00      	cmp	r2, #0
 8004a22:	d0f7      	beq.n	8004a14 <HAL_UART_Receive+0x88>
 8004a24:	223f      	movs	r2, #63	; 0x3f
 8004a26:	e7d8      	b.n	80049da <HAL_UART_Receive+0x4e>
 8004a28:	f8a4 705c 	strh.w	r7, [r4, #92]	; 0x5c
 8004a2c:	e7d7      	b.n	80049de <HAL_UART_Receive+0x52>
      pdata16bits = NULL;
 8004a2e:	2600      	movs	r6, #0
 8004a30:	e7de      	b.n	80049f0 <HAL_UART_Receive+0x64>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004a32:	f8cd 9000 	str.w	r9, [sp]
 8004a36:	4643      	mov	r3, r8
 8004a38:	2200      	movs	r2, #0
 8004a3a:	2120      	movs	r1, #32
 8004a3c:	4620      	mov	r0, r4
 8004a3e:	f7ff ff0b 	bl	8004858 <UART_WaitOnFlagUntilTimeout>
 8004a42:	b998      	cbnz	r0, 8004a6c <HAL_UART_Receive+0xe0>
 8004a44:	6823      	ldr	r3, [r4, #0]
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004a46:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004a48:	403b      	ands	r3, r7
      if (pdata8bits == NULL)
 8004a4a:	b945      	cbnz	r5, 8004a5e <HAL_UART_Receive+0xd2>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004a4c:	f826 3b02 	strh.w	r3, [r6], #2
      huart->RxXferCount--;
 8004a50:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8004a54:	3b01      	subs	r3, #1
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
 8004a5c:	e7cb      	b.n	80049f6 <HAL_UART_Receive+0x6a>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004a5e:	f805 3b01 	strb.w	r3, [r5], #1
 8004a62:	e7f5      	b.n	8004a50 <HAL_UART_Receive+0xc4>
      return  HAL_ERROR;
 8004a64:	2001      	movs	r0, #1
 8004a66:	e7cc      	b.n	8004a02 <HAL_UART_Receive+0x76>
    return HAL_BUSY;
 8004a68:	2002      	movs	r0, #2
 8004a6a:	e7ca      	b.n	8004a02 <HAL_UART_Receive+0x76>
        return HAL_TIMEOUT;
 8004a6c:	2003      	movs	r0, #3
 8004a6e:	e7c8      	b.n	8004a02 <HAL_UART_Receive+0x76>

08004a70 <UART_CheckIdleState>:
{
 8004a70:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004a72:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a74:	2600      	movs	r6, #0
 8004a76:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8004a78:	f7fd f9a2 	bl	8001dc0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a7c:	6823      	ldr	r3, [r4, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8004a82:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a84:	d415      	bmi.n	8004ab2 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a86:	6823      	ldr	r3, [r4, #0]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	075b      	lsls	r3, r3, #29
 8004a8c:	d50a      	bpl.n	8004aa4 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a8e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a92:	9300      	str	r3, [sp, #0]
 8004a94:	2200      	movs	r2, #0
 8004a96:	462b      	mov	r3, r5
 8004a98:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004a9c:	4620      	mov	r0, r4
 8004a9e:	f7ff fedb 	bl	8004858 <UART_WaitOnFlagUntilTimeout>
 8004aa2:	b990      	cbnz	r0, 8004aca <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 8004aa4:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8004aa6:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8004aa8:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 8004aaa:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8004aae:	67a3      	str	r3, [r4, #120]	; 0x78
  return HAL_OK;
 8004ab0:	e00c      	b.n	8004acc <UART_CheckIdleState+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ab2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004ab6:	9300      	str	r3, [sp, #0]
 8004ab8:	4632      	mov	r2, r6
 8004aba:	4603      	mov	r3, r0
 8004abc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	f7ff fec9 	bl	8004858 <UART_WaitOnFlagUntilTimeout>
 8004ac6:	2800      	cmp	r0, #0
 8004ac8:	d0dd      	beq.n	8004a86 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8004aca:	2003      	movs	r0, #3
}
 8004acc:	b002      	add	sp, #8
 8004ace:	bd70      	pop	{r4, r5, r6, pc}

08004ad0 <HAL_UART_Init>:
{
 8004ad0:	b510      	push	{r4, lr}
  if (huart == NULL)
 8004ad2:	4604      	mov	r4, r0
 8004ad4:	b340      	cbz	r0, 8004b28 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004ad6:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8004ad8:	b91b      	cbnz	r3, 8004ae2 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8004ada:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8004ade:	f7fd f857 	bl	8001b90 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8004ae2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004ae4:	2324      	movs	r3, #36	; 0x24
 8004ae6:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8004ae8:	6813      	ldr	r3, [r2, #0]
 8004aea:	f023 0301 	bic.w	r3, r3, #1
 8004aee:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004af0:	4620      	mov	r0, r4
 8004af2:	f7ff fd1b 	bl	800452c <UART_SetConfig>
 8004af6:	2801      	cmp	r0, #1
 8004af8:	d016      	beq.n	8004b28 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004afa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004afc:	b113      	cbz	r3, 8004b04 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8004afe:	4620      	mov	r0, r4
 8004b00:	f7ff fe56 	bl	80047b0 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b04:	6823      	ldr	r3, [r4, #0]
 8004b06:	685a      	ldr	r2, [r3, #4]
 8004b08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b0c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b0e:	689a      	ldr	r2, [r3, #8]
 8004b10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b14:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8004b1c:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8004b1e:	601a      	str	r2, [r3, #0]
}
 8004b20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8004b24:	f7ff bfa4 	b.w	8004a70 <UART_CheckIdleState>
}
 8004b28:	2001      	movs	r0, #1
 8004b2a:	bd10      	pop	{r4, pc}

08004b2c <__errno>:
 8004b2c:	4b01      	ldr	r3, [pc, #4]	; (8004b34 <__errno+0x8>)
 8004b2e:	6818      	ldr	r0, [r3, #0]
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	2000000c 	.word	0x2000000c

08004b38 <__libc_init_array>:
 8004b38:	b570      	push	{r4, r5, r6, lr}
 8004b3a:	4e0d      	ldr	r6, [pc, #52]	; (8004b70 <__libc_init_array+0x38>)
 8004b3c:	4c0d      	ldr	r4, [pc, #52]	; (8004b74 <__libc_init_array+0x3c>)
 8004b3e:	1ba4      	subs	r4, r4, r6
 8004b40:	10a4      	asrs	r4, r4, #2
 8004b42:	2500      	movs	r5, #0
 8004b44:	42a5      	cmp	r5, r4
 8004b46:	d109      	bne.n	8004b5c <__libc_init_array+0x24>
 8004b48:	4e0b      	ldr	r6, [pc, #44]	; (8004b78 <__libc_init_array+0x40>)
 8004b4a:	4c0c      	ldr	r4, [pc, #48]	; (8004b7c <__libc_init_array+0x44>)
 8004b4c:	f002 fbaa 	bl	80072a4 <_init>
 8004b50:	1ba4      	subs	r4, r4, r6
 8004b52:	10a4      	asrs	r4, r4, #2
 8004b54:	2500      	movs	r5, #0
 8004b56:	42a5      	cmp	r5, r4
 8004b58:	d105      	bne.n	8004b66 <__libc_init_array+0x2e>
 8004b5a:	bd70      	pop	{r4, r5, r6, pc}
 8004b5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b60:	4798      	blx	r3
 8004b62:	3501      	adds	r5, #1
 8004b64:	e7ee      	b.n	8004b44 <__libc_init_array+0xc>
 8004b66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b6a:	4798      	blx	r3
 8004b6c:	3501      	adds	r5, #1
 8004b6e:	e7f2      	b.n	8004b56 <__libc_init_array+0x1e>
 8004b70:	080076c0 	.word	0x080076c0
 8004b74:	080076c0 	.word	0x080076c0
 8004b78:	080076c0 	.word	0x080076c0
 8004b7c:	080076c4 	.word	0x080076c4

08004b80 <memset>:
 8004b80:	4402      	add	r2, r0
 8004b82:	4603      	mov	r3, r0
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d100      	bne.n	8004b8a <memset+0xa>
 8004b88:	4770      	bx	lr
 8004b8a:	f803 1b01 	strb.w	r1, [r3], #1
 8004b8e:	e7f9      	b.n	8004b84 <memset+0x4>

08004b90 <__cvt>:
 8004b90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b94:	ec55 4b10 	vmov	r4, r5, d0
 8004b98:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004b9a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004b9e:	2d00      	cmp	r5, #0
 8004ba0:	460e      	mov	r6, r1
 8004ba2:	4691      	mov	r9, r2
 8004ba4:	4619      	mov	r1, r3
 8004ba6:	bfb8      	it	lt
 8004ba8:	4622      	movlt	r2, r4
 8004baa:	462b      	mov	r3, r5
 8004bac:	f027 0720 	bic.w	r7, r7, #32
 8004bb0:	bfbb      	ittet	lt
 8004bb2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004bb6:	461d      	movlt	r5, r3
 8004bb8:	2300      	movge	r3, #0
 8004bba:	232d      	movlt	r3, #45	; 0x2d
 8004bbc:	bfb8      	it	lt
 8004bbe:	4614      	movlt	r4, r2
 8004bc0:	2f46      	cmp	r7, #70	; 0x46
 8004bc2:	700b      	strb	r3, [r1, #0]
 8004bc4:	d004      	beq.n	8004bd0 <__cvt+0x40>
 8004bc6:	2f45      	cmp	r7, #69	; 0x45
 8004bc8:	d100      	bne.n	8004bcc <__cvt+0x3c>
 8004bca:	3601      	adds	r6, #1
 8004bcc:	2102      	movs	r1, #2
 8004bce:	e000      	b.n	8004bd2 <__cvt+0x42>
 8004bd0:	2103      	movs	r1, #3
 8004bd2:	ab03      	add	r3, sp, #12
 8004bd4:	9301      	str	r3, [sp, #4]
 8004bd6:	ab02      	add	r3, sp, #8
 8004bd8:	9300      	str	r3, [sp, #0]
 8004bda:	4632      	mov	r2, r6
 8004bdc:	4653      	mov	r3, sl
 8004bde:	ec45 4b10 	vmov	d0, r4, r5
 8004be2:	f000 fdf9 	bl	80057d8 <_dtoa_r>
 8004be6:	2f47      	cmp	r7, #71	; 0x47
 8004be8:	4680      	mov	r8, r0
 8004bea:	d102      	bne.n	8004bf2 <__cvt+0x62>
 8004bec:	f019 0f01 	tst.w	r9, #1
 8004bf0:	d026      	beq.n	8004c40 <__cvt+0xb0>
 8004bf2:	2f46      	cmp	r7, #70	; 0x46
 8004bf4:	eb08 0906 	add.w	r9, r8, r6
 8004bf8:	d111      	bne.n	8004c1e <__cvt+0x8e>
 8004bfa:	f898 3000 	ldrb.w	r3, [r8]
 8004bfe:	2b30      	cmp	r3, #48	; 0x30
 8004c00:	d10a      	bne.n	8004c18 <__cvt+0x88>
 8004c02:	2200      	movs	r2, #0
 8004c04:	2300      	movs	r3, #0
 8004c06:	4620      	mov	r0, r4
 8004c08:	4629      	mov	r1, r5
 8004c0a:	f7fb ff5d 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c0e:	b918      	cbnz	r0, 8004c18 <__cvt+0x88>
 8004c10:	f1c6 0601 	rsb	r6, r6, #1
 8004c14:	f8ca 6000 	str.w	r6, [sl]
 8004c18:	f8da 3000 	ldr.w	r3, [sl]
 8004c1c:	4499      	add	r9, r3
 8004c1e:	2200      	movs	r2, #0
 8004c20:	2300      	movs	r3, #0
 8004c22:	4620      	mov	r0, r4
 8004c24:	4629      	mov	r1, r5
 8004c26:	f7fb ff4f 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c2a:	b938      	cbnz	r0, 8004c3c <__cvt+0xac>
 8004c2c:	2230      	movs	r2, #48	; 0x30
 8004c2e:	9b03      	ldr	r3, [sp, #12]
 8004c30:	454b      	cmp	r3, r9
 8004c32:	d205      	bcs.n	8004c40 <__cvt+0xb0>
 8004c34:	1c59      	adds	r1, r3, #1
 8004c36:	9103      	str	r1, [sp, #12]
 8004c38:	701a      	strb	r2, [r3, #0]
 8004c3a:	e7f8      	b.n	8004c2e <__cvt+0x9e>
 8004c3c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004c40:	9b03      	ldr	r3, [sp, #12]
 8004c42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004c44:	eba3 0308 	sub.w	r3, r3, r8
 8004c48:	4640      	mov	r0, r8
 8004c4a:	6013      	str	r3, [r2, #0]
 8004c4c:	b004      	add	sp, #16
 8004c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004c52 <__exponent>:
 8004c52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c54:	2900      	cmp	r1, #0
 8004c56:	4604      	mov	r4, r0
 8004c58:	bfba      	itte	lt
 8004c5a:	4249      	neglt	r1, r1
 8004c5c:	232d      	movlt	r3, #45	; 0x2d
 8004c5e:	232b      	movge	r3, #43	; 0x2b
 8004c60:	2909      	cmp	r1, #9
 8004c62:	f804 2b02 	strb.w	r2, [r4], #2
 8004c66:	7043      	strb	r3, [r0, #1]
 8004c68:	dd20      	ble.n	8004cac <__exponent+0x5a>
 8004c6a:	f10d 0307 	add.w	r3, sp, #7
 8004c6e:	461f      	mov	r7, r3
 8004c70:	260a      	movs	r6, #10
 8004c72:	fb91 f5f6 	sdiv	r5, r1, r6
 8004c76:	fb06 1115 	mls	r1, r6, r5, r1
 8004c7a:	3130      	adds	r1, #48	; 0x30
 8004c7c:	2d09      	cmp	r5, #9
 8004c7e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004c82:	f103 32ff 	add.w	r2, r3, #4294967295
 8004c86:	4629      	mov	r1, r5
 8004c88:	dc09      	bgt.n	8004c9e <__exponent+0x4c>
 8004c8a:	3130      	adds	r1, #48	; 0x30
 8004c8c:	3b02      	subs	r3, #2
 8004c8e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004c92:	42bb      	cmp	r3, r7
 8004c94:	4622      	mov	r2, r4
 8004c96:	d304      	bcc.n	8004ca2 <__exponent+0x50>
 8004c98:	1a10      	subs	r0, r2, r0
 8004c9a:	b003      	add	sp, #12
 8004c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	e7e7      	b.n	8004c72 <__exponent+0x20>
 8004ca2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ca6:	f804 2b01 	strb.w	r2, [r4], #1
 8004caa:	e7f2      	b.n	8004c92 <__exponent+0x40>
 8004cac:	2330      	movs	r3, #48	; 0x30
 8004cae:	4419      	add	r1, r3
 8004cb0:	7083      	strb	r3, [r0, #2]
 8004cb2:	1d02      	adds	r2, r0, #4
 8004cb4:	70c1      	strb	r1, [r0, #3]
 8004cb6:	e7ef      	b.n	8004c98 <__exponent+0x46>

08004cb8 <_printf_float>:
 8004cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cbc:	b08d      	sub	sp, #52	; 0x34
 8004cbe:	460c      	mov	r4, r1
 8004cc0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004cc4:	4616      	mov	r6, r2
 8004cc6:	461f      	mov	r7, r3
 8004cc8:	4605      	mov	r5, r0
 8004cca:	f001 fcb7 	bl	800663c <_localeconv_r>
 8004cce:	6803      	ldr	r3, [r0, #0]
 8004cd0:	9304      	str	r3, [sp, #16]
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fb fa7c 	bl	80001d0 <strlen>
 8004cd8:	2300      	movs	r3, #0
 8004cda:	930a      	str	r3, [sp, #40]	; 0x28
 8004cdc:	f8d8 3000 	ldr.w	r3, [r8]
 8004ce0:	9005      	str	r0, [sp, #20]
 8004ce2:	3307      	adds	r3, #7
 8004ce4:	f023 0307 	bic.w	r3, r3, #7
 8004ce8:	f103 0208 	add.w	r2, r3, #8
 8004cec:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004cf0:	f8d4 b000 	ldr.w	fp, [r4]
 8004cf4:	f8c8 2000 	str.w	r2, [r8]
 8004cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004d00:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004d04:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004d08:	9307      	str	r3, [sp, #28]
 8004d0a:	f8cd 8018 	str.w	r8, [sp, #24]
 8004d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8004d12:	4ba7      	ldr	r3, [pc, #668]	; (8004fb0 <_printf_float+0x2f8>)
 8004d14:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d18:	f7fb ff08 	bl	8000b2c <__aeabi_dcmpun>
 8004d1c:	bb70      	cbnz	r0, 8004d7c <_printf_float+0xc4>
 8004d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8004d22:	4ba3      	ldr	r3, [pc, #652]	; (8004fb0 <_printf_float+0x2f8>)
 8004d24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d28:	f7fb fee2 	bl	8000af0 <__aeabi_dcmple>
 8004d2c:	bb30      	cbnz	r0, 8004d7c <_printf_float+0xc4>
 8004d2e:	2200      	movs	r2, #0
 8004d30:	2300      	movs	r3, #0
 8004d32:	4640      	mov	r0, r8
 8004d34:	4649      	mov	r1, r9
 8004d36:	f7fb fed1 	bl	8000adc <__aeabi_dcmplt>
 8004d3a:	b110      	cbz	r0, 8004d42 <_printf_float+0x8a>
 8004d3c:	232d      	movs	r3, #45	; 0x2d
 8004d3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d42:	4a9c      	ldr	r2, [pc, #624]	; (8004fb4 <_printf_float+0x2fc>)
 8004d44:	4b9c      	ldr	r3, [pc, #624]	; (8004fb8 <_printf_float+0x300>)
 8004d46:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004d4a:	bf8c      	ite	hi
 8004d4c:	4690      	movhi	r8, r2
 8004d4e:	4698      	movls	r8, r3
 8004d50:	2303      	movs	r3, #3
 8004d52:	f02b 0204 	bic.w	r2, fp, #4
 8004d56:	6123      	str	r3, [r4, #16]
 8004d58:	6022      	str	r2, [r4, #0]
 8004d5a:	f04f 0900 	mov.w	r9, #0
 8004d5e:	9700      	str	r7, [sp, #0]
 8004d60:	4633      	mov	r3, r6
 8004d62:	aa0b      	add	r2, sp, #44	; 0x2c
 8004d64:	4621      	mov	r1, r4
 8004d66:	4628      	mov	r0, r5
 8004d68:	f000 f9e6 	bl	8005138 <_printf_common>
 8004d6c:	3001      	adds	r0, #1
 8004d6e:	f040 808d 	bne.w	8004e8c <_printf_float+0x1d4>
 8004d72:	f04f 30ff 	mov.w	r0, #4294967295
 8004d76:	b00d      	add	sp, #52	; 0x34
 8004d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d7c:	4642      	mov	r2, r8
 8004d7e:	464b      	mov	r3, r9
 8004d80:	4640      	mov	r0, r8
 8004d82:	4649      	mov	r1, r9
 8004d84:	f7fb fed2 	bl	8000b2c <__aeabi_dcmpun>
 8004d88:	b110      	cbz	r0, 8004d90 <_printf_float+0xd8>
 8004d8a:	4a8c      	ldr	r2, [pc, #560]	; (8004fbc <_printf_float+0x304>)
 8004d8c:	4b8c      	ldr	r3, [pc, #560]	; (8004fc0 <_printf_float+0x308>)
 8004d8e:	e7da      	b.n	8004d46 <_printf_float+0x8e>
 8004d90:	6861      	ldr	r1, [r4, #4]
 8004d92:	1c4b      	adds	r3, r1, #1
 8004d94:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004d98:	a80a      	add	r0, sp, #40	; 0x28
 8004d9a:	d13e      	bne.n	8004e1a <_printf_float+0x162>
 8004d9c:	2306      	movs	r3, #6
 8004d9e:	6063      	str	r3, [r4, #4]
 8004da0:	2300      	movs	r3, #0
 8004da2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004da6:	ab09      	add	r3, sp, #36	; 0x24
 8004da8:	9300      	str	r3, [sp, #0]
 8004daa:	ec49 8b10 	vmov	d0, r8, r9
 8004dae:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004db2:	6022      	str	r2, [r4, #0]
 8004db4:	f8cd a004 	str.w	sl, [sp, #4]
 8004db8:	6861      	ldr	r1, [r4, #4]
 8004dba:	4628      	mov	r0, r5
 8004dbc:	f7ff fee8 	bl	8004b90 <__cvt>
 8004dc0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8004dc4:	2b47      	cmp	r3, #71	; 0x47
 8004dc6:	4680      	mov	r8, r0
 8004dc8:	d109      	bne.n	8004dde <_printf_float+0x126>
 8004dca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dcc:	1cd8      	adds	r0, r3, #3
 8004dce:	db02      	blt.n	8004dd6 <_printf_float+0x11e>
 8004dd0:	6862      	ldr	r2, [r4, #4]
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	dd47      	ble.n	8004e66 <_printf_float+0x1ae>
 8004dd6:	f1aa 0a02 	sub.w	sl, sl, #2
 8004dda:	fa5f fa8a 	uxtb.w	sl, sl
 8004dde:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004de2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004de4:	d824      	bhi.n	8004e30 <_printf_float+0x178>
 8004de6:	3901      	subs	r1, #1
 8004de8:	4652      	mov	r2, sl
 8004dea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004dee:	9109      	str	r1, [sp, #36]	; 0x24
 8004df0:	f7ff ff2f 	bl	8004c52 <__exponent>
 8004df4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004df6:	1813      	adds	r3, r2, r0
 8004df8:	2a01      	cmp	r2, #1
 8004dfa:	4681      	mov	r9, r0
 8004dfc:	6123      	str	r3, [r4, #16]
 8004dfe:	dc02      	bgt.n	8004e06 <_printf_float+0x14e>
 8004e00:	6822      	ldr	r2, [r4, #0]
 8004e02:	07d1      	lsls	r1, r2, #31
 8004e04:	d501      	bpl.n	8004e0a <_printf_float+0x152>
 8004e06:	3301      	adds	r3, #1
 8004e08:	6123      	str	r3, [r4, #16]
 8004e0a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d0a5      	beq.n	8004d5e <_printf_float+0xa6>
 8004e12:	232d      	movs	r3, #45	; 0x2d
 8004e14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e18:	e7a1      	b.n	8004d5e <_printf_float+0xa6>
 8004e1a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004e1e:	f000 8177 	beq.w	8005110 <_printf_float+0x458>
 8004e22:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004e26:	d1bb      	bne.n	8004da0 <_printf_float+0xe8>
 8004e28:	2900      	cmp	r1, #0
 8004e2a:	d1b9      	bne.n	8004da0 <_printf_float+0xe8>
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e7b6      	b.n	8004d9e <_printf_float+0xe6>
 8004e30:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004e34:	d119      	bne.n	8004e6a <_printf_float+0x1b2>
 8004e36:	2900      	cmp	r1, #0
 8004e38:	6863      	ldr	r3, [r4, #4]
 8004e3a:	dd0c      	ble.n	8004e56 <_printf_float+0x19e>
 8004e3c:	6121      	str	r1, [r4, #16]
 8004e3e:	b913      	cbnz	r3, 8004e46 <_printf_float+0x18e>
 8004e40:	6822      	ldr	r2, [r4, #0]
 8004e42:	07d2      	lsls	r2, r2, #31
 8004e44:	d502      	bpl.n	8004e4c <_printf_float+0x194>
 8004e46:	3301      	adds	r3, #1
 8004e48:	440b      	add	r3, r1
 8004e4a:	6123      	str	r3, [r4, #16]
 8004e4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e4e:	65a3      	str	r3, [r4, #88]	; 0x58
 8004e50:	f04f 0900 	mov.w	r9, #0
 8004e54:	e7d9      	b.n	8004e0a <_printf_float+0x152>
 8004e56:	b913      	cbnz	r3, 8004e5e <_printf_float+0x1a6>
 8004e58:	6822      	ldr	r2, [r4, #0]
 8004e5a:	07d0      	lsls	r0, r2, #31
 8004e5c:	d501      	bpl.n	8004e62 <_printf_float+0x1aa>
 8004e5e:	3302      	adds	r3, #2
 8004e60:	e7f3      	b.n	8004e4a <_printf_float+0x192>
 8004e62:	2301      	movs	r3, #1
 8004e64:	e7f1      	b.n	8004e4a <_printf_float+0x192>
 8004e66:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004e6a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	db05      	blt.n	8004e7e <_printf_float+0x1c6>
 8004e72:	6822      	ldr	r2, [r4, #0]
 8004e74:	6123      	str	r3, [r4, #16]
 8004e76:	07d1      	lsls	r1, r2, #31
 8004e78:	d5e8      	bpl.n	8004e4c <_printf_float+0x194>
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	e7e5      	b.n	8004e4a <_printf_float+0x192>
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	bfd4      	ite	le
 8004e82:	f1c3 0302 	rsble	r3, r3, #2
 8004e86:	2301      	movgt	r3, #1
 8004e88:	4413      	add	r3, r2
 8004e8a:	e7de      	b.n	8004e4a <_printf_float+0x192>
 8004e8c:	6823      	ldr	r3, [r4, #0]
 8004e8e:	055a      	lsls	r2, r3, #21
 8004e90:	d407      	bmi.n	8004ea2 <_printf_float+0x1ea>
 8004e92:	6923      	ldr	r3, [r4, #16]
 8004e94:	4642      	mov	r2, r8
 8004e96:	4631      	mov	r1, r6
 8004e98:	4628      	mov	r0, r5
 8004e9a:	47b8      	blx	r7
 8004e9c:	3001      	adds	r0, #1
 8004e9e:	d12b      	bne.n	8004ef8 <_printf_float+0x240>
 8004ea0:	e767      	b.n	8004d72 <_printf_float+0xba>
 8004ea2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004ea6:	f240 80dc 	bls.w	8005062 <_printf_float+0x3aa>
 8004eaa:	2200      	movs	r2, #0
 8004eac:	2300      	movs	r3, #0
 8004eae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004eb2:	f7fb fe09 	bl	8000ac8 <__aeabi_dcmpeq>
 8004eb6:	2800      	cmp	r0, #0
 8004eb8:	d033      	beq.n	8004f22 <_printf_float+0x26a>
 8004eba:	2301      	movs	r3, #1
 8004ebc:	4a41      	ldr	r2, [pc, #260]	; (8004fc4 <_printf_float+0x30c>)
 8004ebe:	4631      	mov	r1, r6
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	47b8      	blx	r7
 8004ec4:	3001      	adds	r0, #1
 8004ec6:	f43f af54 	beq.w	8004d72 <_printf_float+0xba>
 8004eca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	db02      	blt.n	8004ed8 <_printf_float+0x220>
 8004ed2:	6823      	ldr	r3, [r4, #0]
 8004ed4:	07d8      	lsls	r0, r3, #31
 8004ed6:	d50f      	bpl.n	8004ef8 <_printf_float+0x240>
 8004ed8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004edc:	4631      	mov	r1, r6
 8004ede:	4628      	mov	r0, r5
 8004ee0:	47b8      	blx	r7
 8004ee2:	3001      	adds	r0, #1
 8004ee4:	f43f af45 	beq.w	8004d72 <_printf_float+0xba>
 8004ee8:	f04f 0800 	mov.w	r8, #0
 8004eec:	f104 091a 	add.w	r9, r4, #26
 8004ef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	4543      	cmp	r3, r8
 8004ef6:	dc09      	bgt.n	8004f0c <_printf_float+0x254>
 8004ef8:	6823      	ldr	r3, [r4, #0]
 8004efa:	079b      	lsls	r3, r3, #30
 8004efc:	f100 8103 	bmi.w	8005106 <_printf_float+0x44e>
 8004f00:	68e0      	ldr	r0, [r4, #12]
 8004f02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f04:	4298      	cmp	r0, r3
 8004f06:	bfb8      	it	lt
 8004f08:	4618      	movlt	r0, r3
 8004f0a:	e734      	b.n	8004d76 <_printf_float+0xbe>
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	464a      	mov	r2, r9
 8004f10:	4631      	mov	r1, r6
 8004f12:	4628      	mov	r0, r5
 8004f14:	47b8      	blx	r7
 8004f16:	3001      	adds	r0, #1
 8004f18:	f43f af2b 	beq.w	8004d72 <_printf_float+0xba>
 8004f1c:	f108 0801 	add.w	r8, r8, #1
 8004f20:	e7e6      	b.n	8004ef0 <_printf_float+0x238>
 8004f22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	dc2b      	bgt.n	8004f80 <_printf_float+0x2c8>
 8004f28:	2301      	movs	r3, #1
 8004f2a:	4a26      	ldr	r2, [pc, #152]	; (8004fc4 <_printf_float+0x30c>)
 8004f2c:	4631      	mov	r1, r6
 8004f2e:	4628      	mov	r0, r5
 8004f30:	47b8      	blx	r7
 8004f32:	3001      	adds	r0, #1
 8004f34:	f43f af1d 	beq.w	8004d72 <_printf_float+0xba>
 8004f38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f3a:	b923      	cbnz	r3, 8004f46 <_printf_float+0x28e>
 8004f3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f3e:	b913      	cbnz	r3, 8004f46 <_printf_float+0x28e>
 8004f40:	6823      	ldr	r3, [r4, #0]
 8004f42:	07d9      	lsls	r1, r3, #31
 8004f44:	d5d8      	bpl.n	8004ef8 <_printf_float+0x240>
 8004f46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f4a:	4631      	mov	r1, r6
 8004f4c:	4628      	mov	r0, r5
 8004f4e:	47b8      	blx	r7
 8004f50:	3001      	adds	r0, #1
 8004f52:	f43f af0e 	beq.w	8004d72 <_printf_float+0xba>
 8004f56:	f04f 0900 	mov.w	r9, #0
 8004f5a:	f104 0a1a 	add.w	sl, r4, #26
 8004f5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f60:	425b      	negs	r3, r3
 8004f62:	454b      	cmp	r3, r9
 8004f64:	dc01      	bgt.n	8004f6a <_printf_float+0x2b2>
 8004f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f68:	e794      	b.n	8004e94 <_printf_float+0x1dc>
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	4652      	mov	r2, sl
 8004f6e:	4631      	mov	r1, r6
 8004f70:	4628      	mov	r0, r5
 8004f72:	47b8      	blx	r7
 8004f74:	3001      	adds	r0, #1
 8004f76:	f43f aefc 	beq.w	8004d72 <_printf_float+0xba>
 8004f7a:	f109 0901 	add.w	r9, r9, #1
 8004f7e:	e7ee      	b.n	8004f5e <_printf_float+0x2a6>
 8004f80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f84:	429a      	cmp	r2, r3
 8004f86:	bfa8      	it	ge
 8004f88:	461a      	movge	r2, r3
 8004f8a:	2a00      	cmp	r2, #0
 8004f8c:	4691      	mov	r9, r2
 8004f8e:	dd07      	ble.n	8004fa0 <_printf_float+0x2e8>
 8004f90:	4613      	mov	r3, r2
 8004f92:	4631      	mov	r1, r6
 8004f94:	4642      	mov	r2, r8
 8004f96:	4628      	mov	r0, r5
 8004f98:	47b8      	blx	r7
 8004f9a:	3001      	adds	r0, #1
 8004f9c:	f43f aee9 	beq.w	8004d72 <_printf_float+0xba>
 8004fa0:	f104 031a 	add.w	r3, r4, #26
 8004fa4:	f04f 0b00 	mov.w	fp, #0
 8004fa8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004fac:	9306      	str	r3, [sp, #24]
 8004fae:	e015      	b.n	8004fdc <_printf_float+0x324>
 8004fb0:	7fefffff 	.word	0x7fefffff
 8004fb4:	080073fc 	.word	0x080073fc
 8004fb8:	080073f8 	.word	0x080073f8
 8004fbc:	08007404 	.word	0x08007404
 8004fc0:	08007400 	.word	0x08007400
 8004fc4:	08007408 	.word	0x08007408
 8004fc8:	2301      	movs	r3, #1
 8004fca:	9a06      	ldr	r2, [sp, #24]
 8004fcc:	4631      	mov	r1, r6
 8004fce:	4628      	mov	r0, r5
 8004fd0:	47b8      	blx	r7
 8004fd2:	3001      	adds	r0, #1
 8004fd4:	f43f aecd 	beq.w	8004d72 <_printf_float+0xba>
 8004fd8:	f10b 0b01 	add.w	fp, fp, #1
 8004fdc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004fe0:	ebaa 0309 	sub.w	r3, sl, r9
 8004fe4:	455b      	cmp	r3, fp
 8004fe6:	dcef      	bgt.n	8004fc8 <_printf_float+0x310>
 8004fe8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fec:	429a      	cmp	r2, r3
 8004fee:	44d0      	add	r8, sl
 8004ff0:	db15      	blt.n	800501e <_printf_float+0x366>
 8004ff2:	6823      	ldr	r3, [r4, #0]
 8004ff4:	07da      	lsls	r2, r3, #31
 8004ff6:	d412      	bmi.n	800501e <_printf_float+0x366>
 8004ff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ffa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ffc:	eba3 020a 	sub.w	r2, r3, sl
 8005000:	eba3 0a01 	sub.w	sl, r3, r1
 8005004:	4592      	cmp	sl, r2
 8005006:	bfa8      	it	ge
 8005008:	4692      	movge	sl, r2
 800500a:	f1ba 0f00 	cmp.w	sl, #0
 800500e:	dc0e      	bgt.n	800502e <_printf_float+0x376>
 8005010:	f04f 0800 	mov.w	r8, #0
 8005014:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005018:	f104 091a 	add.w	r9, r4, #26
 800501c:	e019      	b.n	8005052 <_printf_float+0x39a>
 800501e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005022:	4631      	mov	r1, r6
 8005024:	4628      	mov	r0, r5
 8005026:	47b8      	blx	r7
 8005028:	3001      	adds	r0, #1
 800502a:	d1e5      	bne.n	8004ff8 <_printf_float+0x340>
 800502c:	e6a1      	b.n	8004d72 <_printf_float+0xba>
 800502e:	4653      	mov	r3, sl
 8005030:	4642      	mov	r2, r8
 8005032:	4631      	mov	r1, r6
 8005034:	4628      	mov	r0, r5
 8005036:	47b8      	blx	r7
 8005038:	3001      	adds	r0, #1
 800503a:	d1e9      	bne.n	8005010 <_printf_float+0x358>
 800503c:	e699      	b.n	8004d72 <_printf_float+0xba>
 800503e:	2301      	movs	r3, #1
 8005040:	464a      	mov	r2, r9
 8005042:	4631      	mov	r1, r6
 8005044:	4628      	mov	r0, r5
 8005046:	47b8      	blx	r7
 8005048:	3001      	adds	r0, #1
 800504a:	f43f ae92 	beq.w	8004d72 <_printf_float+0xba>
 800504e:	f108 0801 	add.w	r8, r8, #1
 8005052:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005056:	1a9b      	subs	r3, r3, r2
 8005058:	eba3 030a 	sub.w	r3, r3, sl
 800505c:	4543      	cmp	r3, r8
 800505e:	dcee      	bgt.n	800503e <_printf_float+0x386>
 8005060:	e74a      	b.n	8004ef8 <_printf_float+0x240>
 8005062:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005064:	2a01      	cmp	r2, #1
 8005066:	dc01      	bgt.n	800506c <_printf_float+0x3b4>
 8005068:	07db      	lsls	r3, r3, #31
 800506a:	d53a      	bpl.n	80050e2 <_printf_float+0x42a>
 800506c:	2301      	movs	r3, #1
 800506e:	4642      	mov	r2, r8
 8005070:	4631      	mov	r1, r6
 8005072:	4628      	mov	r0, r5
 8005074:	47b8      	blx	r7
 8005076:	3001      	adds	r0, #1
 8005078:	f43f ae7b 	beq.w	8004d72 <_printf_float+0xba>
 800507c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005080:	4631      	mov	r1, r6
 8005082:	4628      	mov	r0, r5
 8005084:	47b8      	blx	r7
 8005086:	3001      	adds	r0, #1
 8005088:	f108 0801 	add.w	r8, r8, #1
 800508c:	f43f ae71 	beq.w	8004d72 <_printf_float+0xba>
 8005090:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005092:	2200      	movs	r2, #0
 8005094:	f103 3aff 	add.w	sl, r3, #4294967295
 8005098:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800509c:	2300      	movs	r3, #0
 800509e:	f7fb fd13 	bl	8000ac8 <__aeabi_dcmpeq>
 80050a2:	b9c8      	cbnz	r0, 80050d8 <_printf_float+0x420>
 80050a4:	4653      	mov	r3, sl
 80050a6:	4642      	mov	r2, r8
 80050a8:	4631      	mov	r1, r6
 80050aa:	4628      	mov	r0, r5
 80050ac:	47b8      	blx	r7
 80050ae:	3001      	adds	r0, #1
 80050b0:	d10e      	bne.n	80050d0 <_printf_float+0x418>
 80050b2:	e65e      	b.n	8004d72 <_printf_float+0xba>
 80050b4:	2301      	movs	r3, #1
 80050b6:	4652      	mov	r2, sl
 80050b8:	4631      	mov	r1, r6
 80050ba:	4628      	mov	r0, r5
 80050bc:	47b8      	blx	r7
 80050be:	3001      	adds	r0, #1
 80050c0:	f43f ae57 	beq.w	8004d72 <_printf_float+0xba>
 80050c4:	f108 0801 	add.w	r8, r8, #1
 80050c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050ca:	3b01      	subs	r3, #1
 80050cc:	4543      	cmp	r3, r8
 80050ce:	dcf1      	bgt.n	80050b4 <_printf_float+0x3fc>
 80050d0:	464b      	mov	r3, r9
 80050d2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80050d6:	e6de      	b.n	8004e96 <_printf_float+0x1de>
 80050d8:	f04f 0800 	mov.w	r8, #0
 80050dc:	f104 0a1a 	add.w	sl, r4, #26
 80050e0:	e7f2      	b.n	80050c8 <_printf_float+0x410>
 80050e2:	2301      	movs	r3, #1
 80050e4:	e7df      	b.n	80050a6 <_printf_float+0x3ee>
 80050e6:	2301      	movs	r3, #1
 80050e8:	464a      	mov	r2, r9
 80050ea:	4631      	mov	r1, r6
 80050ec:	4628      	mov	r0, r5
 80050ee:	47b8      	blx	r7
 80050f0:	3001      	adds	r0, #1
 80050f2:	f43f ae3e 	beq.w	8004d72 <_printf_float+0xba>
 80050f6:	f108 0801 	add.w	r8, r8, #1
 80050fa:	68e3      	ldr	r3, [r4, #12]
 80050fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80050fe:	1a9b      	subs	r3, r3, r2
 8005100:	4543      	cmp	r3, r8
 8005102:	dcf0      	bgt.n	80050e6 <_printf_float+0x42e>
 8005104:	e6fc      	b.n	8004f00 <_printf_float+0x248>
 8005106:	f04f 0800 	mov.w	r8, #0
 800510a:	f104 0919 	add.w	r9, r4, #25
 800510e:	e7f4      	b.n	80050fa <_printf_float+0x442>
 8005110:	2900      	cmp	r1, #0
 8005112:	f43f ae8b 	beq.w	8004e2c <_printf_float+0x174>
 8005116:	2300      	movs	r3, #0
 8005118:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800511c:	ab09      	add	r3, sp, #36	; 0x24
 800511e:	9300      	str	r3, [sp, #0]
 8005120:	ec49 8b10 	vmov	d0, r8, r9
 8005124:	6022      	str	r2, [r4, #0]
 8005126:	f8cd a004 	str.w	sl, [sp, #4]
 800512a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800512e:	4628      	mov	r0, r5
 8005130:	f7ff fd2e 	bl	8004b90 <__cvt>
 8005134:	4680      	mov	r8, r0
 8005136:	e648      	b.n	8004dca <_printf_float+0x112>

08005138 <_printf_common>:
 8005138:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800513c:	4691      	mov	r9, r2
 800513e:	461f      	mov	r7, r3
 8005140:	688a      	ldr	r2, [r1, #8]
 8005142:	690b      	ldr	r3, [r1, #16]
 8005144:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005148:	4293      	cmp	r3, r2
 800514a:	bfb8      	it	lt
 800514c:	4613      	movlt	r3, r2
 800514e:	f8c9 3000 	str.w	r3, [r9]
 8005152:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005156:	4606      	mov	r6, r0
 8005158:	460c      	mov	r4, r1
 800515a:	b112      	cbz	r2, 8005162 <_printf_common+0x2a>
 800515c:	3301      	adds	r3, #1
 800515e:	f8c9 3000 	str.w	r3, [r9]
 8005162:	6823      	ldr	r3, [r4, #0]
 8005164:	0699      	lsls	r1, r3, #26
 8005166:	bf42      	ittt	mi
 8005168:	f8d9 3000 	ldrmi.w	r3, [r9]
 800516c:	3302      	addmi	r3, #2
 800516e:	f8c9 3000 	strmi.w	r3, [r9]
 8005172:	6825      	ldr	r5, [r4, #0]
 8005174:	f015 0506 	ands.w	r5, r5, #6
 8005178:	d107      	bne.n	800518a <_printf_common+0x52>
 800517a:	f104 0a19 	add.w	sl, r4, #25
 800517e:	68e3      	ldr	r3, [r4, #12]
 8005180:	f8d9 2000 	ldr.w	r2, [r9]
 8005184:	1a9b      	subs	r3, r3, r2
 8005186:	42ab      	cmp	r3, r5
 8005188:	dc28      	bgt.n	80051dc <_printf_common+0xa4>
 800518a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800518e:	6822      	ldr	r2, [r4, #0]
 8005190:	3300      	adds	r3, #0
 8005192:	bf18      	it	ne
 8005194:	2301      	movne	r3, #1
 8005196:	0692      	lsls	r2, r2, #26
 8005198:	d42d      	bmi.n	80051f6 <_printf_common+0xbe>
 800519a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800519e:	4639      	mov	r1, r7
 80051a0:	4630      	mov	r0, r6
 80051a2:	47c0      	blx	r8
 80051a4:	3001      	adds	r0, #1
 80051a6:	d020      	beq.n	80051ea <_printf_common+0xb2>
 80051a8:	6823      	ldr	r3, [r4, #0]
 80051aa:	68e5      	ldr	r5, [r4, #12]
 80051ac:	f8d9 2000 	ldr.w	r2, [r9]
 80051b0:	f003 0306 	and.w	r3, r3, #6
 80051b4:	2b04      	cmp	r3, #4
 80051b6:	bf08      	it	eq
 80051b8:	1aad      	subeq	r5, r5, r2
 80051ba:	68a3      	ldr	r3, [r4, #8]
 80051bc:	6922      	ldr	r2, [r4, #16]
 80051be:	bf0c      	ite	eq
 80051c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051c4:	2500      	movne	r5, #0
 80051c6:	4293      	cmp	r3, r2
 80051c8:	bfc4      	itt	gt
 80051ca:	1a9b      	subgt	r3, r3, r2
 80051cc:	18ed      	addgt	r5, r5, r3
 80051ce:	f04f 0900 	mov.w	r9, #0
 80051d2:	341a      	adds	r4, #26
 80051d4:	454d      	cmp	r5, r9
 80051d6:	d11a      	bne.n	800520e <_printf_common+0xd6>
 80051d8:	2000      	movs	r0, #0
 80051da:	e008      	b.n	80051ee <_printf_common+0xb6>
 80051dc:	2301      	movs	r3, #1
 80051de:	4652      	mov	r2, sl
 80051e0:	4639      	mov	r1, r7
 80051e2:	4630      	mov	r0, r6
 80051e4:	47c0      	blx	r8
 80051e6:	3001      	adds	r0, #1
 80051e8:	d103      	bne.n	80051f2 <_printf_common+0xba>
 80051ea:	f04f 30ff 	mov.w	r0, #4294967295
 80051ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051f2:	3501      	adds	r5, #1
 80051f4:	e7c3      	b.n	800517e <_printf_common+0x46>
 80051f6:	18e1      	adds	r1, r4, r3
 80051f8:	1c5a      	adds	r2, r3, #1
 80051fa:	2030      	movs	r0, #48	; 0x30
 80051fc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005200:	4422      	add	r2, r4
 8005202:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005206:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800520a:	3302      	adds	r3, #2
 800520c:	e7c5      	b.n	800519a <_printf_common+0x62>
 800520e:	2301      	movs	r3, #1
 8005210:	4622      	mov	r2, r4
 8005212:	4639      	mov	r1, r7
 8005214:	4630      	mov	r0, r6
 8005216:	47c0      	blx	r8
 8005218:	3001      	adds	r0, #1
 800521a:	d0e6      	beq.n	80051ea <_printf_common+0xb2>
 800521c:	f109 0901 	add.w	r9, r9, #1
 8005220:	e7d8      	b.n	80051d4 <_printf_common+0x9c>
	...

08005224 <_printf_i>:
 8005224:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005228:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800522c:	460c      	mov	r4, r1
 800522e:	7e09      	ldrb	r1, [r1, #24]
 8005230:	b085      	sub	sp, #20
 8005232:	296e      	cmp	r1, #110	; 0x6e
 8005234:	4617      	mov	r7, r2
 8005236:	4606      	mov	r6, r0
 8005238:	4698      	mov	r8, r3
 800523a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800523c:	f000 80b3 	beq.w	80053a6 <_printf_i+0x182>
 8005240:	d822      	bhi.n	8005288 <_printf_i+0x64>
 8005242:	2963      	cmp	r1, #99	; 0x63
 8005244:	d036      	beq.n	80052b4 <_printf_i+0x90>
 8005246:	d80a      	bhi.n	800525e <_printf_i+0x3a>
 8005248:	2900      	cmp	r1, #0
 800524a:	f000 80b9 	beq.w	80053c0 <_printf_i+0x19c>
 800524e:	2958      	cmp	r1, #88	; 0x58
 8005250:	f000 8083 	beq.w	800535a <_printf_i+0x136>
 8005254:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005258:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800525c:	e032      	b.n	80052c4 <_printf_i+0xa0>
 800525e:	2964      	cmp	r1, #100	; 0x64
 8005260:	d001      	beq.n	8005266 <_printf_i+0x42>
 8005262:	2969      	cmp	r1, #105	; 0x69
 8005264:	d1f6      	bne.n	8005254 <_printf_i+0x30>
 8005266:	6820      	ldr	r0, [r4, #0]
 8005268:	6813      	ldr	r3, [r2, #0]
 800526a:	0605      	lsls	r5, r0, #24
 800526c:	f103 0104 	add.w	r1, r3, #4
 8005270:	d52a      	bpl.n	80052c8 <_printf_i+0xa4>
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	6011      	str	r1, [r2, #0]
 8005276:	2b00      	cmp	r3, #0
 8005278:	da03      	bge.n	8005282 <_printf_i+0x5e>
 800527a:	222d      	movs	r2, #45	; 0x2d
 800527c:	425b      	negs	r3, r3
 800527e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005282:	486f      	ldr	r0, [pc, #444]	; (8005440 <_printf_i+0x21c>)
 8005284:	220a      	movs	r2, #10
 8005286:	e039      	b.n	80052fc <_printf_i+0xd8>
 8005288:	2973      	cmp	r1, #115	; 0x73
 800528a:	f000 809d 	beq.w	80053c8 <_printf_i+0x1a4>
 800528e:	d808      	bhi.n	80052a2 <_printf_i+0x7e>
 8005290:	296f      	cmp	r1, #111	; 0x6f
 8005292:	d020      	beq.n	80052d6 <_printf_i+0xb2>
 8005294:	2970      	cmp	r1, #112	; 0x70
 8005296:	d1dd      	bne.n	8005254 <_printf_i+0x30>
 8005298:	6823      	ldr	r3, [r4, #0]
 800529a:	f043 0320 	orr.w	r3, r3, #32
 800529e:	6023      	str	r3, [r4, #0]
 80052a0:	e003      	b.n	80052aa <_printf_i+0x86>
 80052a2:	2975      	cmp	r1, #117	; 0x75
 80052a4:	d017      	beq.n	80052d6 <_printf_i+0xb2>
 80052a6:	2978      	cmp	r1, #120	; 0x78
 80052a8:	d1d4      	bne.n	8005254 <_printf_i+0x30>
 80052aa:	2378      	movs	r3, #120	; 0x78
 80052ac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80052b0:	4864      	ldr	r0, [pc, #400]	; (8005444 <_printf_i+0x220>)
 80052b2:	e055      	b.n	8005360 <_printf_i+0x13c>
 80052b4:	6813      	ldr	r3, [r2, #0]
 80052b6:	1d19      	adds	r1, r3, #4
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	6011      	str	r1, [r2, #0]
 80052bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052c4:	2301      	movs	r3, #1
 80052c6:	e08c      	b.n	80053e2 <_printf_i+0x1be>
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6011      	str	r1, [r2, #0]
 80052cc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80052d0:	bf18      	it	ne
 80052d2:	b21b      	sxthne	r3, r3
 80052d4:	e7cf      	b.n	8005276 <_printf_i+0x52>
 80052d6:	6813      	ldr	r3, [r2, #0]
 80052d8:	6825      	ldr	r5, [r4, #0]
 80052da:	1d18      	adds	r0, r3, #4
 80052dc:	6010      	str	r0, [r2, #0]
 80052de:	0628      	lsls	r0, r5, #24
 80052e0:	d501      	bpl.n	80052e6 <_printf_i+0xc2>
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	e002      	b.n	80052ec <_printf_i+0xc8>
 80052e6:	0668      	lsls	r0, r5, #25
 80052e8:	d5fb      	bpl.n	80052e2 <_printf_i+0xbe>
 80052ea:	881b      	ldrh	r3, [r3, #0]
 80052ec:	4854      	ldr	r0, [pc, #336]	; (8005440 <_printf_i+0x21c>)
 80052ee:	296f      	cmp	r1, #111	; 0x6f
 80052f0:	bf14      	ite	ne
 80052f2:	220a      	movne	r2, #10
 80052f4:	2208      	moveq	r2, #8
 80052f6:	2100      	movs	r1, #0
 80052f8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80052fc:	6865      	ldr	r5, [r4, #4]
 80052fe:	60a5      	str	r5, [r4, #8]
 8005300:	2d00      	cmp	r5, #0
 8005302:	f2c0 8095 	blt.w	8005430 <_printf_i+0x20c>
 8005306:	6821      	ldr	r1, [r4, #0]
 8005308:	f021 0104 	bic.w	r1, r1, #4
 800530c:	6021      	str	r1, [r4, #0]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d13d      	bne.n	800538e <_printf_i+0x16a>
 8005312:	2d00      	cmp	r5, #0
 8005314:	f040 808e 	bne.w	8005434 <_printf_i+0x210>
 8005318:	4665      	mov	r5, ip
 800531a:	2a08      	cmp	r2, #8
 800531c:	d10b      	bne.n	8005336 <_printf_i+0x112>
 800531e:	6823      	ldr	r3, [r4, #0]
 8005320:	07db      	lsls	r3, r3, #31
 8005322:	d508      	bpl.n	8005336 <_printf_i+0x112>
 8005324:	6923      	ldr	r3, [r4, #16]
 8005326:	6862      	ldr	r2, [r4, #4]
 8005328:	429a      	cmp	r2, r3
 800532a:	bfde      	ittt	le
 800532c:	2330      	movle	r3, #48	; 0x30
 800532e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005332:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005336:	ebac 0305 	sub.w	r3, ip, r5
 800533a:	6123      	str	r3, [r4, #16]
 800533c:	f8cd 8000 	str.w	r8, [sp]
 8005340:	463b      	mov	r3, r7
 8005342:	aa03      	add	r2, sp, #12
 8005344:	4621      	mov	r1, r4
 8005346:	4630      	mov	r0, r6
 8005348:	f7ff fef6 	bl	8005138 <_printf_common>
 800534c:	3001      	adds	r0, #1
 800534e:	d14d      	bne.n	80053ec <_printf_i+0x1c8>
 8005350:	f04f 30ff 	mov.w	r0, #4294967295
 8005354:	b005      	add	sp, #20
 8005356:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800535a:	4839      	ldr	r0, [pc, #228]	; (8005440 <_printf_i+0x21c>)
 800535c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005360:	6813      	ldr	r3, [r2, #0]
 8005362:	6821      	ldr	r1, [r4, #0]
 8005364:	1d1d      	adds	r5, r3, #4
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	6015      	str	r5, [r2, #0]
 800536a:	060a      	lsls	r2, r1, #24
 800536c:	d50b      	bpl.n	8005386 <_printf_i+0x162>
 800536e:	07ca      	lsls	r2, r1, #31
 8005370:	bf44      	itt	mi
 8005372:	f041 0120 	orrmi.w	r1, r1, #32
 8005376:	6021      	strmi	r1, [r4, #0]
 8005378:	b91b      	cbnz	r3, 8005382 <_printf_i+0x15e>
 800537a:	6822      	ldr	r2, [r4, #0]
 800537c:	f022 0220 	bic.w	r2, r2, #32
 8005380:	6022      	str	r2, [r4, #0]
 8005382:	2210      	movs	r2, #16
 8005384:	e7b7      	b.n	80052f6 <_printf_i+0xd2>
 8005386:	064d      	lsls	r5, r1, #25
 8005388:	bf48      	it	mi
 800538a:	b29b      	uxthmi	r3, r3
 800538c:	e7ef      	b.n	800536e <_printf_i+0x14a>
 800538e:	4665      	mov	r5, ip
 8005390:	fbb3 f1f2 	udiv	r1, r3, r2
 8005394:	fb02 3311 	mls	r3, r2, r1, r3
 8005398:	5cc3      	ldrb	r3, [r0, r3]
 800539a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800539e:	460b      	mov	r3, r1
 80053a0:	2900      	cmp	r1, #0
 80053a2:	d1f5      	bne.n	8005390 <_printf_i+0x16c>
 80053a4:	e7b9      	b.n	800531a <_printf_i+0xf6>
 80053a6:	6813      	ldr	r3, [r2, #0]
 80053a8:	6825      	ldr	r5, [r4, #0]
 80053aa:	6961      	ldr	r1, [r4, #20]
 80053ac:	1d18      	adds	r0, r3, #4
 80053ae:	6010      	str	r0, [r2, #0]
 80053b0:	0628      	lsls	r0, r5, #24
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	d501      	bpl.n	80053ba <_printf_i+0x196>
 80053b6:	6019      	str	r1, [r3, #0]
 80053b8:	e002      	b.n	80053c0 <_printf_i+0x19c>
 80053ba:	066a      	lsls	r2, r5, #25
 80053bc:	d5fb      	bpl.n	80053b6 <_printf_i+0x192>
 80053be:	8019      	strh	r1, [r3, #0]
 80053c0:	2300      	movs	r3, #0
 80053c2:	6123      	str	r3, [r4, #16]
 80053c4:	4665      	mov	r5, ip
 80053c6:	e7b9      	b.n	800533c <_printf_i+0x118>
 80053c8:	6813      	ldr	r3, [r2, #0]
 80053ca:	1d19      	adds	r1, r3, #4
 80053cc:	6011      	str	r1, [r2, #0]
 80053ce:	681d      	ldr	r5, [r3, #0]
 80053d0:	6862      	ldr	r2, [r4, #4]
 80053d2:	2100      	movs	r1, #0
 80053d4:	4628      	mov	r0, r5
 80053d6:	f7fa ff03 	bl	80001e0 <memchr>
 80053da:	b108      	cbz	r0, 80053e0 <_printf_i+0x1bc>
 80053dc:	1b40      	subs	r0, r0, r5
 80053de:	6060      	str	r0, [r4, #4]
 80053e0:	6863      	ldr	r3, [r4, #4]
 80053e2:	6123      	str	r3, [r4, #16]
 80053e4:	2300      	movs	r3, #0
 80053e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053ea:	e7a7      	b.n	800533c <_printf_i+0x118>
 80053ec:	6923      	ldr	r3, [r4, #16]
 80053ee:	462a      	mov	r2, r5
 80053f0:	4639      	mov	r1, r7
 80053f2:	4630      	mov	r0, r6
 80053f4:	47c0      	blx	r8
 80053f6:	3001      	adds	r0, #1
 80053f8:	d0aa      	beq.n	8005350 <_printf_i+0x12c>
 80053fa:	6823      	ldr	r3, [r4, #0]
 80053fc:	079b      	lsls	r3, r3, #30
 80053fe:	d413      	bmi.n	8005428 <_printf_i+0x204>
 8005400:	68e0      	ldr	r0, [r4, #12]
 8005402:	9b03      	ldr	r3, [sp, #12]
 8005404:	4298      	cmp	r0, r3
 8005406:	bfb8      	it	lt
 8005408:	4618      	movlt	r0, r3
 800540a:	e7a3      	b.n	8005354 <_printf_i+0x130>
 800540c:	2301      	movs	r3, #1
 800540e:	464a      	mov	r2, r9
 8005410:	4639      	mov	r1, r7
 8005412:	4630      	mov	r0, r6
 8005414:	47c0      	blx	r8
 8005416:	3001      	adds	r0, #1
 8005418:	d09a      	beq.n	8005350 <_printf_i+0x12c>
 800541a:	3501      	adds	r5, #1
 800541c:	68e3      	ldr	r3, [r4, #12]
 800541e:	9a03      	ldr	r2, [sp, #12]
 8005420:	1a9b      	subs	r3, r3, r2
 8005422:	42ab      	cmp	r3, r5
 8005424:	dcf2      	bgt.n	800540c <_printf_i+0x1e8>
 8005426:	e7eb      	b.n	8005400 <_printf_i+0x1dc>
 8005428:	2500      	movs	r5, #0
 800542a:	f104 0919 	add.w	r9, r4, #25
 800542e:	e7f5      	b.n	800541c <_printf_i+0x1f8>
 8005430:	2b00      	cmp	r3, #0
 8005432:	d1ac      	bne.n	800538e <_printf_i+0x16a>
 8005434:	7803      	ldrb	r3, [r0, #0]
 8005436:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800543a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800543e:	e76c      	b.n	800531a <_printf_i+0xf6>
 8005440:	0800740a 	.word	0x0800740a
 8005444:	0800741b 	.word	0x0800741b

08005448 <iprintf>:
 8005448:	b40f      	push	{r0, r1, r2, r3}
 800544a:	4b0a      	ldr	r3, [pc, #40]	; (8005474 <iprintf+0x2c>)
 800544c:	b513      	push	{r0, r1, r4, lr}
 800544e:	681c      	ldr	r4, [r3, #0]
 8005450:	b124      	cbz	r4, 800545c <iprintf+0x14>
 8005452:	69a3      	ldr	r3, [r4, #24]
 8005454:	b913      	cbnz	r3, 800545c <iprintf+0x14>
 8005456:	4620      	mov	r0, r4
 8005458:	f001 f866 	bl	8006528 <__sinit>
 800545c:	ab05      	add	r3, sp, #20
 800545e:	9a04      	ldr	r2, [sp, #16]
 8005460:	68a1      	ldr	r1, [r4, #8]
 8005462:	9301      	str	r3, [sp, #4]
 8005464:	4620      	mov	r0, r4
 8005466:	f001 fd29 	bl	8006ebc <_vfiprintf_r>
 800546a:	b002      	add	sp, #8
 800546c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005470:	b004      	add	sp, #16
 8005472:	4770      	bx	lr
 8005474:	2000000c 	.word	0x2000000c

08005478 <_puts_r>:
 8005478:	b570      	push	{r4, r5, r6, lr}
 800547a:	460e      	mov	r6, r1
 800547c:	4605      	mov	r5, r0
 800547e:	b118      	cbz	r0, 8005488 <_puts_r+0x10>
 8005480:	6983      	ldr	r3, [r0, #24]
 8005482:	b90b      	cbnz	r3, 8005488 <_puts_r+0x10>
 8005484:	f001 f850 	bl	8006528 <__sinit>
 8005488:	69ab      	ldr	r3, [r5, #24]
 800548a:	68ac      	ldr	r4, [r5, #8]
 800548c:	b913      	cbnz	r3, 8005494 <_puts_r+0x1c>
 800548e:	4628      	mov	r0, r5
 8005490:	f001 f84a 	bl	8006528 <__sinit>
 8005494:	4b23      	ldr	r3, [pc, #140]	; (8005524 <_puts_r+0xac>)
 8005496:	429c      	cmp	r4, r3
 8005498:	d117      	bne.n	80054ca <_puts_r+0x52>
 800549a:	686c      	ldr	r4, [r5, #4]
 800549c:	89a3      	ldrh	r3, [r4, #12]
 800549e:	071b      	lsls	r3, r3, #28
 80054a0:	d51d      	bpl.n	80054de <_puts_r+0x66>
 80054a2:	6923      	ldr	r3, [r4, #16]
 80054a4:	b1db      	cbz	r3, 80054de <_puts_r+0x66>
 80054a6:	3e01      	subs	r6, #1
 80054a8:	68a3      	ldr	r3, [r4, #8]
 80054aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80054ae:	3b01      	subs	r3, #1
 80054b0:	60a3      	str	r3, [r4, #8]
 80054b2:	b9e9      	cbnz	r1, 80054f0 <_puts_r+0x78>
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	da2e      	bge.n	8005516 <_puts_r+0x9e>
 80054b8:	4622      	mov	r2, r4
 80054ba:	210a      	movs	r1, #10
 80054bc:	4628      	mov	r0, r5
 80054be:	f000 f83f 	bl	8005540 <__swbuf_r>
 80054c2:	3001      	adds	r0, #1
 80054c4:	d011      	beq.n	80054ea <_puts_r+0x72>
 80054c6:	200a      	movs	r0, #10
 80054c8:	e011      	b.n	80054ee <_puts_r+0x76>
 80054ca:	4b17      	ldr	r3, [pc, #92]	; (8005528 <_puts_r+0xb0>)
 80054cc:	429c      	cmp	r4, r3
 80054ce:	d101      	bne.n	80054d4 <_puts_r+0x5c>
 80054d0:	68ac      	ldr	r4, [r5, #8]
 80054d2:	e7e3      	b.n	800549c <_puts_r+0x24>
 80054d4:	4b15      	ldr	r3, [pc, #84]	; (800552c <_puts_r+0xb4>)
 80054d6:	429c      	cmp	r4, r3
 80054d8:	bf08      	it	eq
 80054da:	68ec      	ldreq	r4, [r5, #12]
 80054dc:	e7de      	b.n	800549c <_puts_r+0x24>
 80054de:	4621      	mov	r1, r4
 80054e0:	4628      	mov	r0, r5
 80054e2:	f000 f87f 	bl	80055e4 <__swsetup_r>
 80054e6:	2800      	cmp	r0, #0
 80054e8:	d0dd      	beq.n	80054a6 <_puts_r+0x2e>
 80054ea:	f04f 30ff 	mov.w	r0, #4294967295
 80054ee:	bd70      	pop	{r4, r5, r6, pc}
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	da04      	bge.n	80054fe <_puts_r+0x86>
 80054f4:	69a2      	ldr	r2, [r4, #24]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	dc06      	bgt.n	8005508 <_puts_r+0x90>
 80054fa:	290a      	cmp	r1, #10
 80054fc:	d004      	beq.n	8005508 <_puts_r+0x90>
 80054fe:	6823      	ldr	r3, [r4, #0]
 8005500:	1c5a      	adds	r2, r3, #1
 8005502:	6022      	str	r2, [r4, #0]
 8005504:	7019      	strb	r1, [r3, #0]
 8005506:	e7cf      	b.n	80054a8 <_puts_r+0x30>
 8005508:	4622      	mov	r2, r4
 800550a:	4628      	mov	r0, r5
 800550c:	f000 f818 	bl	8005540 <__swbuf_r>
 8005510:	3001      	adds	r0, #1
 8005512:	d1c9      	bne.n	80054a8 <_puts_r+0x30>
 8005514:	e7e9      	b.n	80054ea <_puts_r+0x72>
 8005516:	6823      	ldr	r3, [r4, #0]
 8005518:	200a      	movs	r0, #10
 800551a:	1c5a      	adds	r2, r3, #1
 800551c:	6022      	str	r2, [r4, #0]
 800551e:	7018      	strb	r0, [r3, #0]
 8005520:	e7e5      	b.n	80054ee <_puts_r+0x76>
 8005522:	bf00      	nop
 8005524:	0800745c 	.word	0x0800745c
 8005528:	0800747c 	.word	0x0800747c
 800552c:	0800743c 	.word	0x0800743c

08005530 <puts>:
 8005530:	4b02      	ldr	r3, [pc, #8]	; (800553c <puts+0xc>)
 8005532:	4601      	mov	r1, r0
 8005534:	6818      	ldr	r0, [r3, #0]
 8005536:	f7ff bf9f 	b.w	8005478 <_puts_r>
 800553a:	bf00      	nop
 800553c:	2000000c 	.word	0x2000000c

08005540 <__swbuf_r>:
 8005540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005542:	460e      	mov	r6, r1
 8005544:	4614      	mov	r4, r2
 8005546:	4605      	mov	r5, r0
 8005548:	b118      	cbz	r0, 8005552 <__swbuf_r+0x12>
 800554a:	6983      	ldr	r3, [r0, #24]
 800554c:	b90b      	cbnz	r3, 8005552 <__swbuf_r+0x12>
 800554e:	f000 ffeb 	bl	8006528 <__sinit>
 8005552:	4b21      	ldr	r3, [pc, #132]	; (80055d8 <__swbuf_r+0x98>)
 8005554:	429c      	cmp	r4, r3
 8005556:	d12a      	bne.n	80055ae <__swbuf_r+0x6e>
 8005558:	686c      	ldr	r4, [r5, #4]
 800555a:	69a3      	ldr	r3, [r4, #24]
 800555c:	60a3      	str	r3, [r4, #8]
 800555e:	89a3      	ldrh	r3, [r4, #12]
 8005560:	071a      	lsls	r2, r3, #28
 8005562:	d52e      	bpl.n	80055c2 <__swbuf_r+0x82>
 8005564:	6923      	ldr	r3, [r4, #16]
 8005566:	b363      	cbz	r3, 80055c2 <__swbuf_r+0x82>
 8005568:	6923      	ldr	r3, [r4, #16]
 800556a:	6820      	ldr	r0, [r4, #0]
 800556c:	1ac0      	subs	r0, r0, r3
 800556e:	6963      	ldr	r3, [r4, #20]
 8005570:	b2f6      	uxtb	r6, r6
 8005572:	4283      	cmp	r3, r0
 8005574:	4637      	mov	r7, r6
 8005576:	dc04      	bgt.n	8005582 <__swbuf_r+0x42>
 8005578:	4621      	mov	r1, r4
 800557a:	4628      	mov	r0, r5
 800557c:	f000 ff6a 	bl	8006454 <_fflush_r>
 8005580:	bb28      	cbnz	r0, 80055ce <__swbuf_r+0x8e>
 8005582:	68a3      	ldr	r3, [r4, #8]
 8005584:	3b01      	subs	r3, #1
 8005586:	60a3      	str	r3, [r4, #8]
 8005588:	6823      	ldr	r3, [r4, #0]
 800558a:	1c5a      	adds	r2, r3, #1
 800558c:	6022      	str	r2, [r4, #0]
 800558e:	701e      	strb	r6, [r3, #0]
 8005590:	6963      	ldr	r3, [r4, #20]
 8005592:	3001      	adds	r0, #1
 8005594:	4283      	cmp	r3, r0
 8005596:	d004      	beq.n	80055a2 <__swbuf_r+0x62>
 8005598:	89a3      	ldrh	r3, [r4, #12]
 800559a:	07db      	lsls	r3, r3, #31
 800559c:	d519      	bpl.n	80055d2 <__swbuf_r+0x92>
 800559e:	2e0a      	cmp	r6, #10
 80055a0:	d117      	bne.n	80055d2 <__swbuf_r+0x92>
 80055a2:	4621      	mov	r1, r4
 80055a4:	4628      	mov	r0, r5
 80055a6:	f000 ff55 	bl	8006454 <_fflush_r>
 80055aa:	b190      	cbz	r0, 80055d2 <__swbuf_r+0x92>
 80055ac:	e00f      	b.n	80055ce <__swbuf_r+0x8e>
 80055ae:	4b0b      	ldr	r3, [pc, #44]	; (80055dc <__swbuf_r+0x9c>)
 80055b0:	429c      	cmp	r4, r3
 80055b2:	d101      	bne.n	80055b8 <__swbuf_r+0x78>
 80055b4:	68ac      	ldr	r4, [r5, #8]
 80055b6:	e7d0      	b.n	800555a <__swbuf_r+0x1a>
 80055b8:	4b09      	ldr	r3, [pc, #36]	; (80055e0 <__swbuf_r+0xa0>)
 80055ba:	429c      	cmp	r4, r3
 80055bc:	bf08      	it	eq
 80055be:	68ec      	ldreq	r4, [r5, #12]
 80055c0:	e7cb      	b.n	800555a <__swbuf_r+0x1a>
 80055c2:	4621      	mov	r1, r4
 80055c4:	4628      	mov	r0, r5
 80055c6:	f000 f80d 	bl	80055e4 <__swsetup_r>
 80055ca:	2800      	cmp	r0, #0
 80055cc:	d0cc      	beq.n	8005568 <__swbuf_r+0x28>
 80055ce:	f04f 37ff 	mov.w	r7, #4294967295
 80055d2:	4638      	mov	r0, r7
 80055d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055d6:	bf00      	nop
 80055d8:	0800745c 	.word	0x0800745c
 80055dc:	0800747c 	.word	0x0800747c
 80055e0:	0800743c 	.word	0x0800743c

080055e4 <__swsetup_r>:
 80055e4:	4b32      	ldr	r3, [pc, #200]	; (80056b0 <__swsetup_r+0xcc>)
 80055e6:	b570      	push	{r4, r5, r6, lr}
 80055e8:	681d      	ldr	r5, [r3, #0]
 80055ea:	4606      	mov	r6, r0
 80055ec:	460c      	mov	r4, r1
 80055ee:	b125      	cbz	r5, 80055fa <__swsetup_r+0x16>
 80055f0:	69ab      	ldr	r3, [r5, #24]
 80055f2:	b913      	cbnz	r3, 80055fa <__swsetup_r+0x16>
 80055f4:	4628      	mov	r0, r5
 80055f6:	f000 ff97 	bl	8006528 <__sinit>
 80055fa:	4b2e      	ldr	r3, [pc, #184]	; (80056b4 <__swsetup_r+0xd0>)
 80055fc:	429c      	cmp	r4, r3
 80055fe:	d10f      	bne.n	8005620 <__swsetup_r+0x3c>
 8005600:	686c      	ldr	r4, [r5, #4]
 8005602:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005606:	b29a      	uxth	r2, r3
 8005608:	0715      	lsls	r5, r2, #28
 800560a:	d42c      	bmi.n	8005666 <__swsetup_r+0x82>
 800560c:	06d0      	lsls	r0, r2, #27
 800560e:	d411      	bmi.n	8005634 <__swsetup_r+0x50>
 8005610:	2209      	movs	r2, #9
 8005612:	6032      	str	r2, [r6, #0]
 8005614:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005618:	81a3      	strh	r3, [r4, #12]
 800561a:	f04f 30ff 	mov.w	r0, #4294967295
 800561e:	e03e      	b.n	800569e <__swsetup_r+0xba>
 8005620:	4b25      	ldr	r3, [pc, #148]	; (80056b8 <__swsetup_r+0xd4>)
 8005622:	429c      	cmp	r4, r3
 8005624:	d101      	bne.n	800562a <__swsetup_r+0x46>
 8005626:	68ac      	ldr	r4, [r5, #8]
 8005628:	e7eb      	b.n	8005602 <__swsetup_r+0x1e>
 800562a:	4b24      	ldr	r3, [pc, #144]	; (80056bc <__swsetup_r+0xd8>)
 800562c:	429c      	cmp	r4, r3
 800562e:	bf08      	it	eq
 8005630:	68ec      	ldreq	r4, [r5, #12]
 8005632:	e7e6      	b.n	8005602 <__swsetup_r+0x1e>
 8005634:	0751      	lsls	r1, r2, #29
 8005636:	d512      	bpl.n	800565e <__swsetup_r+0x7a>
 8005638:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800563a:	b141      	cbz	r1, 800564e <__swsetup_r+0x6a>
 800563c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005640:	4299      	cmp	r1, r3
 8005642:	d002      	beq.n	800564a <__swsetup_r+0x66>
 8005644:	4630      	mov	r0, r6
 8005646:	f001 fb67 	bl	8006d18 <_free_r>
 800564a:	2300      	movs	r3, #0
 800564c:	6363      	str	r3, [r4, #52]	; 0x34
 800564e:	89a3      	ldrh	r3, [r4, #12]
 8005650:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005654:	81a3      	strh	r3, [r4, #12]
 8005656:	2300      	movs	r3, #0
 8005658:	6063      	str	r3, [r4, #4]
 800565a:	6923      	ldr	r3, [r4, #16]
 800565c:	6023      	str	r3, [r4, #0]
 800565e:	89a3      	ldrh	r3, [r4, #12]
 8005660:	f043 0308 	orr.w	r3, r3, #8
 8005664:	81a3      	strh	r3, [r4, #12]
 8005666:	6923      	ldr	r3, [r4, #16]
 8005668:	b94b      	cbnz	r3, 800567e <__swsetup_r+0x9a>
 800566a:	89a3      	ldrh	r3, [r4, #12]
 800566c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005670:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005674:	d003      	beq.n	800567e <__swsetup_r+0x9a>
 8005676:	4621      	mov	r1, r4
 8005678:	4630      	mov	r0, r6
 800567a:	f001 f811 	bl	80066a0 <__smakebuf_r>
 800567e:	89a2      	ldrh	r2, [r4, #12]
 8005680:	f012 0301 	ands.w	r3, r2, #1
 8005684:	d00c      	beq.n	80056a0 <__swsetup_r+0xbc>
 8005686:	2300      	movs	r3, #0
 8005688:	60a3      	str	r3, [r4, #8]
 800568a:	6963      	ldr	r3, [r4, #20]
 800568c:	425b      	negs	r3, r3
 800568e:	61a3      	str	r3, [r4, #24]
 8005690:	6923      	ldr	r3, [r4, #16]
 8005692:	b953      	cbnz	r3, 80056aa <__swsetup_r+0xc6>
 8005694:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005698:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800569c:	d1ba      	bne.n	8005614 <__swsetup_r+0x30>
 800569e:	bd70      	pop	{r4, r5, r6, pc}
 80056a0:	0792      	lsls	r2, r2, #30
 80056a2:	bf58      	it	pl
 80056a4:	6963      	ldrpl	r3, [r4, #20]
 80056a6:	60a3      	str	r3, [r4, #8]
 80056a8:	e7f2      	b.n	8005690 <__swsetup_r+0xac>
 80056aa:	2000      	movs	r0, #0
 80056ac:	e7f7      	b.n	800569e <__swsetup_r+0xba>
 80056ae:	bf00      	nop
 80056b0:	2000000c 	.word	0x2000000c
 80056b4:	0800745c 	.word	0x0800745c
 80056b8:	0800747c 	.word	0x0800747c
 80056bc:	0800743c 	.word	0x0800743c

080056c0 <quorem>:
 80056c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056c4:	6903      	ldr	r3, [r0, #16]
 80056c6:	690c      	ldr	r4, [r1, #16]
 80056c8:	42a3      	cmp	r3, r4
 80056ca:	4680      	mov	r8, r0
 80056cc:	f2c0 8082 	blt.w	80057d4 <quorem+0x114>
 80056d0:	3c01      	subs	r4, #1
 80056d2:	f101 0714 	add.w	r7, r1, #20
 80056d6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80056da:	f100 0614 	add.w	r6, r0, #20
 80056de:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80056e2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80056e6:	eb06 030c 	add.w	r3, r6, ip
 80056ea:	3501      	adds	r5, #1
 80056ec:	eb07 090c 	add.w	r9, r7, ip
 80056f0:	9301      	str	r3, [sp, #4]
 80056f2:	fbb0 f5f5 	udiv	r5, r0, r5
 80056f6:	b395      	cbz	r5, 800575e <quorem+0x9e>
 80056f8:	f04f 0a00 	mov.w	sl, #0
 80056fc:	4638      	mov	r0, r7
 80056fe:	46b6      	mov	lr, r6
 8005700:	46d3      	mov	fp, sl
 8005702:	f850 2b04 	ldr.w	r2, [r0], #4
 8005706:	b293      	uxth	r3, r2
 8005708:	fb05 a303 	mla	r3, r5, r3, sl
 800570c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005710:	b29b      	uxth	r3, r3
 8005712:	ebab 0303 	sub.w	r3, fp, r3
 8005716:	0c12      	lsrs	r2, r2, #16
 8005718:	f8de b000 	ldr.w	fp, [lr]
 800571c:	fb05 a202 	mla	r2, r5, r2, sl
 8005720:	fa13 f38b 	uxtah	r3, r3, fp
 8005724:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005728:	fa1f fb82 	uxth.w	fp, r2
 800572c:	f8de 2000 	ldr.w	r2, [lr]
 8005730:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005734:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005738:	b29b      	uxth	r3, r3
 800573a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800573e:	4581      	cmp	r9, r0
 8005740:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005744:	f84e 3b04 	str.w	r3, [lr], #4
 8005748:	d2db      	bcs.n	8005702 <quorem+0x42>
 800574a:	f856 300c 	ldr.w	r3, [r6, ip]
 800574e:	b933      	cbnz	r3, 800575e <quorem+0x9e>
 8005750:	9b01      	ldr	r3, [sp, #4]
 8005752:	3b04      	subs	r3, #4
 8005754:	429e      	cmp	r6, r3
 8005756:	461a      	mov	r2, r3
 8005758:	d330      	bcc.n	80057bc <quorem+0xfc>
 800575a:	f8c8 4010 	str.w	r4, [r8, #16]
 800575e:	4640      	mov	r0, r8
 8005760:	f001 fa06 	bl	8006b70 <__mcmp>
 8005764:	2800      	cmp	r0, #0
 8005766:	db25      	blt.n	80057b4 <quorem+0xf4>
 8005768:	3501      	adds	r5, #1
 800576a:	4630      	mov	r0, r6
 800576c:	f04f 0c00 	mov.w	ip, #0
 8005770:	f857 2b04 	ldr.w	r2, [r7], #4
 8005774:	f8d0 e000 	ldr.w	lr, [r0]
 8005778:	b293      	uxth	r3, r2
 800577a:	ebac 0303 	sub.w	r3, ip, r3
 800577e:	0c12      	lsrs	r2, r2, #16
 8005780:	fa13 f38e 	uxtah	r3, r3, lr
 8005784:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005788:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800578c:	b29b      	uxth	r3, r3
 800578e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005792:	45b9      	cmp	r9, r7
 8005794:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005798:	f840 3b04 	str.w	r3, [r0], #4
 800579c:	d2e8      	bcs.n	8005770 <quorem+0xb0>
 800579e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80057a2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80057a6:	b92a      	cbnz	r2, 80057b4 <quorem+0xf4>
 80057a8:	3b04      	subs	r3, #4
 80057aa:	429e      	cmp	r6, r3
 80057ac:	461a      	mov	r2, r3
 80057ae:	d30b      	bcc.n	80057c8 <quorem+0x108>
 80057b0:	f8c8 4010 	str.w	r4, [r8, #16]
 80057b4:	4628      	mov	r0, r5
 80057b6:	b003      	add	sp, #12
 80057b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057bc:	6812      	ldr	r2, [r2, #0]
 80057be:	3b04      	subs	r3, #4
 80057c0:	2a00      	cmp	r2, #0
 80057c2:	d1ca      	bne.n	800575a <quorem+0x9a>
 80057c4:	3c01      	subs	r4, #1
 80057c6:	e7c5      	b.n	8005754 <quorem+0x94>
 80057c8:	6812      	ldr	r2, [r2, #0]
 80057ca:	3b04      	subs	r3, #4
 80057cc:	2a00      	cmp	r2, #0
 80057ce:	d1ef      	bne.n	80057b0 <quorem+0xf0>
 80057d0:	3c01      	subs	r4, #1
 80057d2:	e7ea      	b.n	80057aa <quorem+0xea>
 80057d4:	2000      	movs	r0, #0
 80057d6:	e7ee      	b.n	80057b6 <quorem+0xf6>

080057d8 <_dtoa_r>:
 80057d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057dc:	ec57 6b10 	vmov	r6, r7, d0
 80057e0:	b097      	sub	sp, #92	; 0x5c
 80057e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80057e4:	9106      	str	r1, [sp, #24]
 80057e6:	4604      	mov	r4, r0
 80057e8:	920b      	str	r2, [sp, #44]	; 0x2c
 80057ea:	9312      	str	r3, [sp, #72]	; 0x48
 80057ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80057f0:	e9cd 6700 	strd	r6, r7, [sp]
 80057f4:	b93d      	cbnz	r5, 8005806 <_dtoa_r+0x2e>
 80057f6:	2010      	movs	r0, #16
 80057f8:	f000 ff92 	bl	8006720 <malloc>
 80057fc:	6260      	str	r0, [r4, #36]	; 0x24
 80057fe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005802:	6005      	str	r5, [r0, #0]
 8005804:	60c5      	str	r5, [r0, #12]
 8005806:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005808:	6819      	ldr	r1, [r3, #0]
 800580a:	b151      	cbz	r1, 8005822 <_dtoa_r+0x4a>
 800580c:	685a      	ldr	r2, [r3, #4]
 800580e:	604a      	str	r2, [r1, #4]
 8005810:	2301      	movs	r3, #1
 8005812:	4093      	lsls	r3, r2
 8005814:	608b      	str	r3, [r1, #8]
 8005816:	4620      	mov	r0, r4
 8005818:	f000 ffc9 	bl	80067ae <_Bfree>
 800581c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800581e:	2200      	movs	r2, #0
 8005820:	601a      	str	r2, [r3, #0]
 8005822:	1e3b      	subs	r3, r7, #0
 8005824:	bfbb      	ittet	lt
 8005826:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800582a:	9301      	strlt	r3, [sp, #4]
 800582c:	2300      	movge	r3, #0
 800582e:	2201      	movlt	r2, #1
 8005830:	bfac      	ite	ge
 8005832:	f8c8 3000 	strge.w	r3, [r8]
 8005836:	f8c8 2000 	strlt.w	r2, [r8]
 800583a:	4baf      	ldr	r3, [pc, #700]	; (8005af8 <_dtoa_r+0x320>)
 800583c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005840:	ea33 0308 	bics.w	r3, r3, r8
 8005844:	d114      	bne.n	8005870 <_dtoa_r+0x98>
 8005846:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005848:	f242 730f 	movw	r3, #9999	; 0x270f
 800584c:	6013      	str	r3, [r2, #0]
 800584e:	9b00      	ldr	r3, [sp, #0]
 8005850:	b923      	cbnz	r3, 800585c <_dtoa_r+0x84>
 8005852:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005856:	2800      	cmp	r0, #0
 8005858:	f000 8542 	beq.w	80062e0 <_dtoa_r+0xb08>
 800585c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800585e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8005b0c <_dtoa_r+0x334>
 8005862:	2b00      	cmp	r3, #0
 8005864:	f000 8544 	beq.w	80062f0 <_dtoa_r+0xb18>
 8005868:	f10b 0303 	add.w	r3, fp, #3
 800586c:	f000 bd3e 	b.w	80062ec <_dtoa_r+0xb14>
 8005870:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005874:	2200      	movs	r2, #0
 8005876:	2300      	movs	r3, #0
 8005878:	4630      	mov	r0, r6
 800587a:	4639      	mov	r1, r7
 800587c:	f7fb f924 	bl	8000ac8 <__aeabi_dcmpeq>
 8005880:	4681      	mov	r9, r0
 8005882:	b168      	cbz	r0, 80058a0 <_dtoa_r+0xc8>
 8005884:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005886:	2301      	movs	r3, #1
 8005888:	6013      	str	r3, [r2, #0]
 800588a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800588c:	2b00      	cmp	r3, #0
 800588e:	f000 8524 	beq.w	80062da <_dtoa_r+0xb02>
 8005892:	4b9a      	ldr	r3, [pc, #616]	; (8005afc <_dtoa_r+0x324>)
 8005894:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005896:	f103 3bff 	add.w	fp, r3, #4294967295
 800589a:	6013      	str	r3, [r2, #0]
 800589c:	f000 bd28 	b.w	80062f0 <_dtoa_r+0xb18>
 80058a0:	aa14      	add	r2, sp, #80	; 0x50
 80058a2:	a915      	add	r1, sp, #84	; 0x54
 80058a4:	ec47 6b10 	vmov	d0, r6, r7
 80058a8:	4620      	mov	r0, r4
 80058aa:	f001 f9d8 	bl	8006c5e <__d2b>
 80058ae:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80058b2:	9004      	str	r0, [sp, #16]
 80058b4:	2d00      	cmp	r5, #0
 80058b6:	d07c      	beq.n	80059b2 <_dtoa_r+0x1da>
 80058b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80058bc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80058c0:	46b2      	mov	sl, r6
 80058c2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80058c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80058ca:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80058ce:	2200      	movs	r2, #0
 80058d0:	4b8b      	ldr	r3, [pc, #556]	; (8005b00 <_dtoa_r+0x328>)
 80058d2:	4650      	mov	r0, sl
 80058d4:	4659      	mov	r1, fp
 80058d6:	f7fa fcd7 	bl	8000288 <__aeabi_dsub>
 80058da:	a381      	add	r3, pc, #516	; (adr r3, 8005ae0 <_dtoa_r+0x308>)
 80058dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e0:	f7fa fe8a 	bl	80005f8 <__aeabi_dmul>
 80058e4:	a380      	add	r3, pc, #512	; (adr r3, 8005ae8 <_dtoa_r+0x310>)
 80058e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ea:	f7fa fccf 	bl	800028c <__adddf3>
 80058ee:	4606      	mov	r6, r0
 80058f0:	4628      	mov	r0, r5
 80058f2:	460f      	mov	r7, r1
 80058f4:	f7fa fe16 	bl	8000524 <__aeabi_i2d>
 80058f8:	a37d      	add	r3, pc, #500	; (adr r3, 8005af0 <_dtoa_r+0x318>)
 80058fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058fe:	f7fa fe7b 	bl	80005f8 <__aeabi_dmul>
 8005902:	4602      	mov	r2, r0
 8005904:	460b      	mov	r3, r1
 8005906:	4630      	mov	r0, r6
 8005908:	4639      	mov	r1, r7
 800590a:	f7fa fcbf 	bl	800028c <__adddf3>
 800590e:	4606      	mov	r6, r0
 8005910:	460f      	mov	r7, r1
 8005912:	f7fb f921 	bl	8000b58 <__aeabi_d2iz>
 8005916:	2200      	movs	r2, #0
 8005918:	4682      	mov	sl, r0
 800591a:	2300      	movs	r3, #0
 800591c:	4630      	mov	r0, r6
 800591e:	4639      	mov	r1, r7
 8005920:	f7fb f8dc 	bl	8000adc <__aeabi_dcmplt>
 8005924:	b148      	cbz	r0, 800593a <_dtoa_r+0x162>
 8005926:	4650      	mov	r0, sl
 8005928:	f7fa fdfc 	bl	8000524 <__aeabi_i2d>
 800592c:	4632      	mov	r2, r6
 800592e:	463b      	mov	r3, r7
 8005930:	f7fb f8ca 	bl	8000ac8 <__aeabi_dcmpeq>
 8005934:	b908      	cbnz	r0, 800593a <_dtoa_r+0x162>
 8005936:	f10a 3aff 	add.w	sl, sl, #4294967295
 800593a:	f1ba 0f16 	cmp.w	sl, #22
 800593e:	d859      	bhi.n	80059f4 <_dtoa_r+0x21c>
 8005940:	4970      	ldr	r1, [pc, #448]	; (8005b04 <_dtoa_r+0x32c>)
 8005942:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005946:	e9dd 2300 	ldrd	r2, r3, [sp]
 800594a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800594e:	f7fb f8e3 	bl	8000b18 <__aeabi_dcmpgt>
 8005952:	2800      	cmp	r0, #0
 8005954:	d050      	beq.n	80059f8 <_dtoa_r+0x220>
 8005956:	f10a 3aff 	add.w	sl, sl, #4294967295
 800595a:	2300      	movs	r3, #0
 800595c:	930f      	str	r3, [sp, #60]	; 0x3c
 800595e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005960:	1b5d      	subs	r5, r3, r5
 8005962:	f1b5 0801 	subs.w	r8, r5, #1
 8005966:	bf49      	itett	mi
 8005968:	f1c5 0301 	rsbmi	r3, r5, #1
 800596c:	2300      	movpl	r3, #0
 800596e:	9305      	strmi	r3, [sp, #20]
 8005970:	f04f 0800 	movmi.w	r8, #0
 8005974:	bf58      	it	pl
 8005976:	9305      	strpl	r3, [sp, #20]
 8005978:	f1ba 0f00 	cmp.w	sl, #0
 800597c:	db3e      	blt.n	80059fc <_dtoa_r+0x224>
 800597e:	2300      	movs	r3, #0
 8005980:	44d0      	add	r8, sl
 8005982:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005986:	9307      	str	r3, [sp, #28]
 8005988:	9b06      	ldr	r3, [sp, #24]
 800598a:	2b09      	cmp	r3, #9
 800598c:	f200 8090 	bhi.w	8005ab0 <_dtoa_r+0x2d8>
 8005990:	2b05      	cmp	r3, #5
 8005992:	bfc4      	itt	gt
 8005994:	3b04      	subgt	r3, #4
 8005996:	9306      	strgt	r3, [sp, #24]
 8005998:	9b06      	ldr	r3, [sp, #24]
 800599a:	f1a3 0302 	sub.w	r3, r3, #2
 800599e:	bfcc      	ite	gt
 80059a0:	2500      	movgt	r5, #0
 80059a2:	2501      	movle	r5, #1
 80059a4:	2b03      	cmp	r3, #3
 80059a6:	f200 808f 	bhi.w	8005ac8 <_dtoa_r+0x2f0>
 80059aa:	e8df f003 	tbb	[pc, r3]
 80059ae:	7f7d      	.short	0x7f7d
 80059b0:	7131      	.short	0x7131
 80059b2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80059b6:	441d      	add	r5, r3
 80059b8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80059bc:	2820      	cmp	r0, #32
 80059be:	dd13      	ble.n	80059e8 <_dtoa_r+0x210>
 80059c0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80059c4:	9b00      	ldr	r3, [sp, #0]
 80059c6:	fa08 f800 	lsl.w	r8, r8, r0
 80059ca:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80059ce:	fa23 f000 	lsr.w	r0, r3, r0
 80059d2:	ea48 0000 	orr.w	r0, r8, r0
 80059d6:	f7fa fd95 	bl	8000504 <__aeabi_ui2d>
 80059da:	2301      	movs	r3, #1
 80059dc:	4682      	mov	sl, r0
 80059de:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80059e2:	3d01      	subs	r5, #1
 80059e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80059e6:	e772      	b.n	80058ce <_dtoa_r+0xf6>
 80059e8:	9b00      	ldr	r3, [sp, #0]
 80059ea:	f1c0 0020 	rsb	r0, r0, #32
 80059ee:	fa03 f000 	lsl.w	r0, r3, r0
 80059f2:	e7f0      	b.n	80059d6 <_dtoa_r+0x1fe>
 80059f4:	2301      	movs	r3, #1
 80059f6:	e7b1      	b.n	800595c <_dtoa_r+0x184>
 80059f8:	900f      	str	r0, [sp, #60]	; 0x3c
 80059fa:	e7b0      	b.n	800595e <_dtoa_r+0x186>
 80059fc:	9b05      	ldr	r3, [sp, #20]
 80059fe:	eba3 030a 	sub.w	r3, r3, sl
 8005a02:	9305      	str	r3, [sp, #20]
 8005a04:	f1ca 0300 	rsb	r3, sl, #0
 8005a08:	9307      	str	r3, [sp, #28]
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	930e      	str	r3, [sp, #56]	; 0x38
 8005a0e:	e7bb      	b.n	8005988 <_dtoa_r+0x1b0>
 8005a10:	2301      	movs	r3, #1
 8005a12:	930a      	str	r3, [sp, #40]	; 0x28
 8005a14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	dd59      	ble.n	8005ace <_dtoa_r+0x2f6>
 8005a1a:	9302      	str	r3, [sp, #8]
 8005a1c:	4699      	mov	r9, r3
 8005a1e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005a20:	2200      	movs	r2, #0
 8005a22:	6072      	str	r2, [r6, #4]
 8005a24:	2204      	movs	r2, #4
 8005a26:	f102 0014 	add.w	r0, r2, #20
 8005a2a:	4298      	cmp	r0, r3
 8005a2c:	6871      	ldr	r1, [r6, #4]
 8005a2e:	d953      	bls.n	8005ad8 <_dtoa_r+0x300>
 8005a30:	4620      	mov	r0, r4
 8005a32:	f000 fe88 	bl	8006746 <_Balloc>
 8005a36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a38:	6030      	str	r0, [r6, #0]
 8005a3a:	f1b9 0f0e 	cmp.w	r9, #14
 8005a3e:	f8d3 b000 	ldr.w	fp, [r3]
 8005a42:	f200 80e6 	bhi.w	8005c12 <_dtoa_r+0x43a>
 8005a46:	2d00      	cmp	r5, #0
 8005a48:	f000 80e3 	beq.w	8005c12 <_dtoa_r+0x43a>
 8005a4c:	ed9d 7b00 	vldr	d7, [sp]
 8005a50:	f1ba 0f00 	cmp.w	sl, #0
 8005a54:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005a58:	dd74      	ble.n	8005b44 <_dtoa_r+0x36c>
 8005a5a:	4a2a      	ldr	r2, [pc, #168]	; (8005b04 <_dtoa_r+0x32c>)
 8005a5c:	f00a 030f 	and.w	r3, sl, #15
 8005a60:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005a64:	ed93 7b00 	vldr	d7, [r3]
 8005a68:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005a6c:	06f0      	lsls	r0, r6, #27
 8005a6e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8005a72:	d565      	bpl.n	8005b40 <_dtoa_r+0x368>
 8005a74:	4b24      	ldr	r3, [pc, #144]	; (8005b08 <_dtoa_r+0x330>)
 8005a76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005a7a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a7e:	f7fa fee5 	bl	800084c <__aeabi_ddiv>
 8005a82:	e9cd 0100 	strd	r0, r1, [sp]
 8005a86:	f006 060f 	and.w	r6, r6, #15
 8005a8a:	2503      	movs	r5, #3
 8005a8c:	4f1e      	ldr	r7, [pc, #120]	; (8005b08 <_dtoa_r+0x330>)
 8005a8e:	e04c      	b.n	8005b2a <_dtoa_r+0x352>
 8005a90:	2301      	movs	r3, #1
 8005a92:	930a      	str	r3, [sp, #40]	; 0x28
 8005a94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a96:	4453      	add	r3, sl
 8005a98:	f103 0901 	add.w	r9, r3, #1
 8005a9c:	9302      	str	r3, [sp, #8]
 8005a9e:	464b      	mov	r3, r9
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	bfb8      	it	lt
 8005aa4:	2301      	movlt	r3, #1
 8005aa6:	e7ba      	b.n	8005a1e <_dtoa_r+0x246>
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	e7b2      	b.n	8005a12 <_dtoa_r+0x23a>
 8005aac:	2300      	movs	r3, #0
 8005aae:	e7f0      	b.n	8005a92 <_dtoa_r+0x2ba>
 8005ab0:	2501      	movs	r5, #1
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	9306      	str	r3, [sp, #24]
 8005ab6:	950a      	str	r5, [sp, #40]	; 0x28
 8005ab8:	f04f 33ff 	mov.w	r3, #4294967295
 8005abc:	9302      	str	r3, [sp, #8]
 8005abe:	4699      	mov	r9, r3
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	2312      	movs	r3, #18
 8005ac4:	920b      	str	r2, [sp, #44]	; 0x2c
 8005ac6:	e7aa      	b.n	8005a1e <_dtoa_r+0x246>
 8005ac8:	2301      	movs	r3, #1
 8005aca:	930a      	str	r3, [sp, #40]	; 0x28
 8005acc:	e7f4      	b.n	8005ab8 <_dtoa_r+0x2e0>
 8005ace:	2301      	movs	r3, #1
 8005ad0:	9302      	str	r3, [sp, #8]
 8005ad2:	4699      	mov	r9, r3
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	e7f5      	b.n	8005ac4 <_dtoa_r+0x2ec>
 8005ad8:	3101      	adds	r1, #1
 8005ada:	6071      	str	r1, [r6, #4]
 8005adc:	0052      	lsls	r2, r2, #1
 8005ade:	e7a2      	b.n	8005a26 <_dtoa_r+0x24e>
 8005ae0:	636f4361 	.word	0x636f4361
 8005ae4:	3fd287a7 	.word	0x3fd287a7
 8005ae8:	8b60c8b3 	.word	0x8b60c8b3
 8005aec:	3fc68a28 	.word	0x3fc68a28
 8005af0:	509f79fb 	.word	0x509f79fb
 8005af4:	3fd34413 	.word	0x3fd34413
 8005af8:	7ff00000 	.word	0x7ff00000
 8005afc:	08007409 	.word	0x08007409
 8005b00:	3ff80000 	.word	0x3ff80000
 8005b04:	080074c8 	.word	0x080074c8
 8005b08:	080074a0 	.word	0x080074a0
 8005b0c:	08007435 	.word	0x08007435
 8005b10:	07f1      	lsls	r1, r6, #31
 8005b12:	d508      	bpl.n	8005b26 <_dtoa_r+0x34e>
 8005b14:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005b18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b1c:	f7fa fd6c 	bl	80005f8 <__aeabi_dmul>
 8005b20:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005b24:	3501      	adds	r5, #1
 8005b26:	1076      	asrs	r6, r6, #1
 8005b28:	3708      	adds	r7, #8
 8005b2a:	2e00      	cmp	r6, #0
 8005b2c:	d1f0      	bne.n	8005b10 <_dtoa_r+0x338>
 8005b2e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005b32:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b36:	f7fa fe89 	bl	800084c <__aeabi_ddiv>
 8005b3a:	e9cd 0100 	strd	r0, r1, [sp]
 8005b3e:	e01a      	b.n	8005b76 <_dtoa_r+0x39e>
 8005b40:	2502      	movs	r5, #2
 8005b42:	e7a3      	b.n	8005a8c <_dtoa_r+0x2b4>
 8005b44:	f000 80a0 	beq.w	8005c88 <_dtoa_r+0x4b0>
 8005b48:	f1ca 0600 	rsb	r6, sl, #0
 8005b4c:	4b9f      	ldr	r3, [pc, #636]	; (8005dcc <_dtoa_r+0x5f4>)
 8005b4e:	4fa0      	ldr	r7, [pc, #640]	; (8005dd0 <_dtoa_r+0x5f8>)
 8005b50:	f006 020f 	and.w	r2, r6, #15
 8005b54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b60:	f7fa fd4a 	bl	80005f8 <__aeabi_dmul>
 8005b64:	e9cd 0100 	strd	r0, r1, [sp]
 8005b68:	1136      	asrs	r6, r6, #4
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	2502      	movs	r5, #2
 8005b6e:	2e00      	cmp	r6, #0
 8005b70:	d17f      	bne.n	8005c72 <_dtoa_r+0x49a>
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1e1      	bne.n	8005b3a <_dtoa_r+0x362>
 8005b76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	f000 8087 	beq.w	8005c8c <_dtoa_r+0x4b4>
 8005b7e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005b82:	2200      	movs	r2, #0
 8005b84:	4b93      	ldr	r3, [pc, #588]	; (8005dd4 <_dtoa_r+0x5fc>)
 8005b86:	4630      	mov	r0, r6
 8005b88:	4639      	mov	r1, r7
 8005b8a:	f7fa ffa7 	bl	8000adc <__aeabi_dcmplt>
 8005b8e:	2800      	cmp	r0, #0
 8005b90:	d07c      	beq.n	8005c8c <_dtoa_r+0x4b4>
 8005b92:	f1b9 0f00 	cmp.w	r9, #0
 8005b96:	d079      	beq.n	8005c8c <_dtoa_r+0x4b4>
 8005b98:	9b02      	ldr	r3, [sp, #8]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	dd35      	ble.n	8005c0a <_dtoa_r+0x432>
 8005b9e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005ba2:	9308      	str	r3, [sp, #32]
 8005ba4:	4639      	mov	r1, r7
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	4b8b      	ldr	r3, [pc, #556]	; (8005dd8 <_dtoa_r+0x600>)
 8005baa:	4630      	mov	r0, r6
 8005bac:	f7fa fd24 	bl	80005f8 <__aeabi_dmul>
 8005bb0:	e9cd 0100 	strd	r0, r1, [sp]
 8005bb4:	9f02      	ldr	r7, [sp, #8]
 8005bb6:	3501      	adds	r5, #1
 8005bb8:	4628      	mov	r0, r5
 8005bba:	f7fa fcb3 	bl	8000524 <__aeabi_i2d>
 8005bbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005bc2:	f7fa fd19 	bl	80005f8 <__aeabi_dmul>
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	4b84      	ldr	r3, [pc, #528]	; (8005ddc <_dtoa_r+0x604>)
 8005bca:	f7fa fb5f 	bl	800028c <__adddf3>
 8005bce:	4605      	mov	r5, r0
 8005bd0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005bd4:	2f00      	cmp	r7, #0
 8005bd6:	d15d      	bne.n	8005c94 <_dtoa_r+0x4bc>
 8005bd8:	2200      	movs	r2, #0
 8005bda:	4b81      	ldr	r3, [pc, #516]	; (8005de0 <_dtoa_r+0x608>)
 8005bdc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005be0:	f7fa fb52 	bl	8000288 <__aeabi_dsub>
 8005be4:	462a      	mov	r2, r5
 8005be6:	4633      	mov	r3, r6
 8005be8:	e9cd 0100 	strd	r0, r1, [sp]
 8005bec:	f7fa ff94 	bl	8000b18 <__aeabi_dcmpgt>
 8005bf0:	2800      	cmp	r0, #0
 8005bf2:	f040 8288 	bne.w	8006106 <_dtoa_r+0x92e>
 8005bf6:	462a      	mov	r2, r5
 8005bf8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005bfc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c00:	f7fa ff6c 	bl	8000adc <__aeabi_dcmplt>
 8005c04:	2800      	cmp	r0, #0
 8005c06:	f040 827c 	bne.w	8006102 <_dtoa_r+0x92a>
 8005c0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005c0e:	e9cd 2300 	strd	r2, r3, [sp]
 8005c12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	f2c0 8150 	blt.w	8005eba <_dtoa_r+0x6e2>
 8005c1a:	f1ba 0f0e 	cmp.w	sl, #14
 8005c1e:	f300 814c 	bgt.w	8005eba <_dtoa_r+0x6e2>
 8005c22:	4b6a      	ldr	r3, [pc, #424]	; (8005dcc <_dtoa_r+0x5f4>)
 8005c24:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005c28:	ed93 7b00 	vldr	d7, [r3]
 8005c2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005c34:	f280 80d8 	bge.w	8005de8 <_dtoa_r+0x610>
 8005c38:	f1b9 0f00 	cmp.w	r9, #0
 8005c3c:	f300 80d4 	bgt.w	8005de8 <_dtoa_r+0x610>
 8005c40:	f040 825e 	bne.w	8006100 <_dtoa_r+0x928>
 8005c44:	2200      	movs	r2, #0
 8005c46:	4b66      	ldr	r3, [pc, #408]	; (8005de0 <_dtoa_r+0x608>)
 8005c48:	ec51 0b17 	vmov	r0, r1, d7
 8005c4c:	f7fa fcd4 	bl	80005f8 <__aeabi_dmul>
 8005c50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c54:	f7fa ff56 	bl	8000b04 <__aeabi_dcmpge>
 8005c58:	464f      	mov	r7, r9
 8005c5a:	464e      	mov	r6, r9
 8005c5c:	2800      	cmp	r0, #0
 8005c5e:	f040 8234 	bne.w	80060ca <_dtoa_r+0x8f2>
 8005c62:	2331      	movs	r3, #49	; 0x31
 8005c64:	f10b 0501 	add.w	r5, fp, #1
 8005c68:	f88b 3000 	strb.w	r3, [fp]
 8005c6c:	f10a 0a01 	add.w	sl, sl, #1
 8005c70:	e22f      	b.n	80060d2 <_dtoa_r+0x8fa>
 8005c72:	07f2      	lsls	r2, r6, #31
 8005c74:	d505      	bpl.n	8005c82 <_dtoa_r+0x4aa>
 8005c76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c7a:	f7fa fcbd 	bl	80005f8 <__aeabi_dmul>
 8005c7e:	3501      	adds	r5, #1
 8005c80:	2301      	movs	r3, #1
 8005c82:	1076      	asrs	r6, r6, #1
 8005c84:	3708      	adds	r7, #8
 8005c86:	e772      	b.n	8005b6e <_dtoa_r+0x396>
 8005c88:	2502      	movs	r5, #2
 8005c8a:	e774      	b.n	8005b76 <_dtoa_r+0x39e>
 8005c8c:	f8cd a020 	str.w	sl, [sp, #32]
 8005c90:	464f      	mov	r7, r9
 8005c92:	e791      	b.n	8005bb8 <_dtoa_r+0x3e0>
 8005c94:	4b4d      	ldr	r3, [pc, #308]	; (8005dcc <_dtoa_r+0x5f4>)
 8005c96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005c9a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d047      	beq.n	8005d34 <_dtoa_r+0x55c>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	460b      	mov	r3, r1
 8005ca8:	2000      	movs	r0, #0
 8005caa:	494e      	ldr	r1, [pc, #312]	; (8005de4 <_dtoa_r+0x60c>)
 8005cac:	f7fa fdce 	bl	800084c <__aeabi_ddiv>
 8005cb0:	462a      	mov	r2, r5
 8005cb2:	4633      	mov	r3, r6
 8005cb4:	f7fa fae8 	bl	8000288 <__aeabi_dsub>
 8005cb8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005cbc:	465d      	mov	r5, fp
 8005cbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cc2:	f7fa ff49 	bl	8000b58 <__aeabi_d2iz>
 8005cc6:	4606      	mov	r6, r0
 8005cc8:	f7fa fc2c 	bl	8000524 <__aeabi_i2d>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	460b      	mov	r3, r1
 8005cd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cd4:	f7fa fad8 	bl	8000288 <__aeabi_dsub>
 8005cd8:	3630      	adds	r6, #48	; 0x30
 8005cda:	f805 6b01 	strb.w	r6, [r5], #1
 8005cde:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005ce2:	e9cd 0100 	strd	r0, r1, [sp]
 8005ce6:	f7fa fef9 	bl	8000adc <__aeabi_dcmplt>
 8005cea:	2800      	cmp	r0, #0
 8005cec:	d163      	bne.n	8005db6 <_dtoa_r+0x5de>
 8005cee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cf2:	2000      	movs	r0, #0
 8005cf4:	4937      	ldr	r1, [pc, #220]	; (8005dd4 <_dtoa_r+0x5fc>)
 8005cf6:	f7fa fac7 	bl	8000288 <__aeabi_dsub>
 8005cfa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005cfe:	f7fa feed 	bl	8000adc <__aeabi_dcmplt>
 8005d02:	2800      	cmp	r0, #0
 8005d04:	f040 80b7 	bne.w	8005e76 <_dtoa_r+0x69e>
 8005d08:	eba5 030b 	sub.w	r3, r5, fp
 8005d0c:	429f      	cmp	r7, r3
 8005d0e:	f77f af7c 	ble.w	8005c0a <_dtoa_r+0x432>
 8005d12:	2200      	movs	r2, #0
 8005d14:	4b30      	ldr	r3, [pc, #192]	; (8005dd8 <_dtoa_r+0x600>)
 8005d16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d1a:	f7fa fc6d 	bl	80005f8 <__aeabi_dmul>
 8005d1e:	2200      	movs	r2, #0
 8005d20:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005d24:	4b2c      	ldr	r3, [pc, #176]	; (8005dd8 <_dtoa_r+0x600>)
 8005d26:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d2a:	f7fa fc65 	bl	80005f8 <__aeabi_dmul>
 8005d2e:	e9cd 0100 	strd	r0, r1, [sp]
 8005d32:	e7c4      	b.n	8005cbe <_dtoa_r+0x4e6>
 8005d34:	462a      	mov	r2, r5
 8005d36:	4633      	mov	r3, r6
 8005d38:	f7fa fc5e 	bl	80005f8 <__aeabi_dmul>
 8005d3c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005d40:	eb0b 0507 	add.w	r5, fp, r7
 8005d44:	465e      	mov	r6, fp
 8005d46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d4a:	f7fa ff05 	bl	8000b58 <__aeabi_d2iz>
 8005d4e:	4607      	mov	r7, r0
 8005d50:	f7fa fbe8 	bl	8000524 <__aeabi_i2d>
 8005d54:	3730      	adds	r7, #48	; 0x30
 8005d56:	4602      	mov	r2, r0
 8005d58:	460b      	mov	r3, r1
 8005d5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d5e:	f7fa fa93 	bl	8000288 <__aeabi_dsub>
 8005d62:	f806 7b01 	strb.w	r7, [r6], #1
 8005d66:	42ae      	cmp	r6, r5
 8005d68:	e9cd 0100 	strd	r0, r1, [sp]
 8005d6c:	f04f 0200 	mov.w	r2, #0
 8005d70:	d126      	bne.n	8005dc0 <_dtoa_r+0x5e8>
 8005d72:	4b1c      	ldr	r3, [pc, #112]	; (8005de4 <_dtoa_r+0x60c>)
 8005d74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d78:	f7fa fa88 	bl	800028c <__adddf3>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	460b      	mov	r3, r1
 8005d80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d84:	f7fa fec8 	bl	8000b18 <__aeabi_dcmpgt>
 8005d88:	2800      	cmp	r0, #0
 8005d8a:	d174      	bne.n	8005e76 <_dtoa_r+0x69e>
 8005d8c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005d90:	2000      	movs	r0, #0
 8005d92:	4914      	ldr	r1, [pc, #80]	; (8005de4 <_dtoa_r+0x60c>)
 8005d94:	f7fa fa78 	bl	8000288 <__aeabi_dsub>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	460b      	mov	r3, r1
 8005d9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005da0:	f7fa fe9c 	bl	8000adc <__aeabi_dcmplt>
 8005da4:	2800      	cmp	r0, #0
 8005da6:	f43f af30 	beq.w	8005c0a <_dtoa_r+0x432>
 8005daa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005dae:	2b30      	cmp	r3, #48	; 0x30
 8005db0:	f105 32ff 	add.w	r2, r5, #4294967295
 8005db4:	d002      	beq.n	8005dbc <_dtoa_r+0x5e4>
 8005db6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005dba:	e04a      	b.n	8005e52 <_dtoa_r+0x67a>
 8005dbc:	4615      	mov	r5, r2
 8005dbe:	e7f4      	b.n	8005daa <_dtoa_r+0x5d2>
 8005dc0:	4b05      	ldr	r3, [pc, #20]	; (8005dd8 <_dtoa_r+0x600>)
 8005dc2:	f7fa fc19 	bl	80005f8 <__aeabi_dmul>
 8005dc6:	e9cd 0100 	strd	r0, r1, [sp]
 8005dca:	e7bc      	b.n	8005d46 <_dtoa_r+0x56e>
 8005dcc:	080074c8 	.word	0x080074c8
 8005dd0:	080074a0 	.word	0x080074a0
 8005dd4:	3ff00000 	.word	0x3ff00000
 8005dd8:	40240000 	.word	0x40240000
 8005ddc:	401c0000 	.word	0x401c0000
 8005de0:	40140000 	.word	0x40140000
 8005de4:	3fe00000 	.word	0x3fe00000
 8005de8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005dec:	465d      	mov	r5, fp
 8005dee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005df2:	4630      	mov	r0, r6
 8005df4:	4639      	mov	r1, r7
 8005df6:	f7fa fd29 	bl	800084c <__aeabi_ddiv>
 8005dfa:	f7fa fead 	bl	8000b58 <__aeabi_d2iz>
 8005dfe:	4680      	mov	r8, r0
 8005e00:	f7fa fb90 	bl	8000524 <__aeabi_i2d>
 8005e04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e08:	f7fa fbf6 	bl	80005f8 <__aeabi_dmul>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	460b      	mov	r3, r1
 8005e10:	4630      	mov	r0, r6
 8005e12:	4639      	mov	r1, r7
 8005e14:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005e18:	f7fa fa36 	bl	8000288 <__aeabi_dsub>
 8005e1c:	f805 6b01 	strb.w	r6, [r5], #1
 8005e20:	eba5 060b 	sub.w	r6, r5, fp
 8005e24:	45b1      	cmp	r9, r6
 8005e26:	4602      	mov	r2, r0
 8005e28:	460b      	mov	r3, r1
 8005e2a:	d139      	bne.n	8005ea0 <_dtoa_r+0x6c8>
 8005e2c:	f7fa fa2e 	bl	800028c <__adddf3>
 8005e30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e34:	4606      	mov	r6, r0
 8005e36:	460f      	mov	r7, r1
 8005e38:	f7fa fe6e 	bl	8000b18 <__aeabi_dcmpgt>
 8005e3c:	b9c8      	cbnz	r0, 8005e72 <_dtoa_r+0x69a>
 8005e3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e42:	4630      	mov	r0, r6
 8005e44:	4639      	mov	r1, r7
 8005e46:	f7fa fe3f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e4a:	b110      	cbz	r0, 8005e52 <_dtoa_r+0x67a>
 8005e4c:	f018 0f01 	tst.w	r8, #1
 8005e50:	d10f      	bne.n	8005e72 <_dtoa_r+0x69a>
 8005e52:	9904      	ldr	r1, [sp, #16]
 8005e54:	4620      	mov	r0, r4
 8005e56:	f000 fcaa 	bl	80067ae <_Bfree>
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e5e:	702b      	strb	r3, [r5, #0]
 8005e60:	f10a 0301 	add.w	r3, sl, #1
 8005e64:	6013      	str	r3, [r2, #0]
 8005e66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f000 8241 	beq.w	80062f0 <_dtoa_r+0xb18>
 8005e6e:	601d      	str	r5, [r3, #0]
 8005e70:	e23e      	b.n	80062f0 <_dtoa_r+0xb18>
 8005e72:	f8cd a020 	str.w	sl, [sp, #32]
 8005e76:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005e7a:	2a39      	cmp	r2, #57	; 0x39
 8005e7c:	f105 33ff 	add.w	r3, r5, #4294967295
 8005e80:	d108      	bne.n	8005e94 <_dtoa_r+0x6bc>
 8005e82:	459b      	cmp	fp, r3
 8005e84:	d10a      	bne.n	8005e9c <_dtoa_r+0x6c4>
 8005e86:	9b08      	ldr	r3, [sp, #32]
 8005e88:	3301      	adds	r3, #1
 8005e8a:	9308      	str	r3, [sp, #32]
 8005e8c:	2330      	movs	r3, #48	; 0x30
 8005e8e:	f88b 3000 	strb.w	r3, [fp]
 8005e92:	465b      	mov	r3, fp
 8005e94:	781a      	ldrb	r2, [r3, #0]
 8005e96:	3201      	adds	r2, #1
 8005e98:	701a      	strb	r2, [r3, #0]
 8005e9a:	e78c      	b.n	8005db6 <_dtoa_r+0x5de>
 8005e9c:	461d      	mov	r5, r3
 8005e9e:	e7ea      	b.n	8005e76 <_dtoa_r+0x69e>
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	4b9b      	ldr	r3, [pc, #620]	; (8006110 <_dtoa_r+0x938>)
 8005ea4:	f7fa fba8 	bl	80005f8 <__aeabi_dmul>
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	2300      	movs	r3, #0
 8005eac:	4606      	mov	r6, r0
 8005eae:	460f      	mov	r7, r1
 8005eb0:	f7fa fe0a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005eb4:	2800      	cmp	r0, #0
 8005eb6:	d09a      	beq.n	8005dee <_dtoa_r+0x616>
 8005eb8:	e7cb      	b.n	8005e52 <_dtoa_r+0x67a>
 8005eba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ebc:	2a00      	cmp	r2, #0
 8005ebe:	f000 808b 	beq.w	8005fd8 <_dtoa_r+0x800>
 8005ec2:	9a06      	ldr	r2, [sp, #24]
 8005ec4:	2a01      	cmp	r2, #1
 8005ec6:	dc6e      	bgt.n	8005fa6 <_dtoa_r+0x7ce>
 8005ec8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005eca:	2a00      	cmp	r2, #0
 8005ecc:	d067      	beq.n	8005f9e <_dtoa_r+0x7c6>
 8005ece:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005ed2:	9f07      	ldr	r7, [sp, #28]
 8005ed4:	9d05      	ldr	r5, [sp, #20]
 8005ed6:	9a05      	ldr	r2, [sp, #20]
 8005ed8:	2101      	movs	r1, #1
 8005eda:	441a      	add	r2, r3
 8005edc:	4620      	mov	r0, r4
 8005ede:	9205      	str	r2, [sp, #20]
 8005ee0:	4498      	add	r8, r3
 8005ee2:	f000 fd04 	bl	80068ee <__i2b>
 8005ee6:	4606      	mov	r6, r0
 8005ee8:	2d00      	cmp	r5, #0
 8005eea:	dd0c      	ble.n	8005f06 <_dtoa_r+0x72e>
 8005eec:	f1b8 0f00 	cmp.w	r8, #0
 8005ef0:	dd09      	ble.n	8005f06 <_dtoa_r+0x72e>
 8005ef2:	4545      	cmp	r5, r8
 8005ef4:	9a05      	ldr	r2, [sp, #20]
 8005ef6:	462b      	mov	r3, r5
 8005ef8:	bfa8      	it	ge
 8005efa:	4643      	movge	r3, r8
 8005efc:	1ad2      	subs	r2, r2, r3
 8005efe:	9205      	str	r2, [sp, #20]
 8005f00:	1aed      	subs	r5, r5, r3
 8005f02:	eba8 0803 	sub.w	r8, r8, r3
 8005f06:	9b07      	ldr	r3, [sp, #28]
 8005f08:	b1eb      	cbz	r3, 8005f46 <_dtoa_r+0x76e>
 8005f0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d067      	beq.n	8005fe0 <_dtoa_r+0x808>
 8005f10:	b18f      	cbz	r7, 8005f36 <_dtoa_r+0x75e>
 8005f12:	4631      	mov	r1, r6
 8005f14:	463a      	mov	r2, r7
 8005f16:	4620      	mov	r0, r4
 8005f18:	f000 fd88 	bl	8006a2c <__pow5mult>
 8005f1c:	9a04      	ldr	r2, [sp, #16]
 8005f1e:	4601      	mov	r1, r0
 8005f20:	4606      	mov	r6, r0
 8005f22:	4620      	mov	r0, r4
 8005f24:	f000 fcec 	bl	8006900 <__multiply>
 8005f28:	9904      	ldr	r1, [sp, #16]
 8005f2a:	9008      	str	r0, [sp, #32]
 8005f2c:	4620      	mov	r0, r4
 8005f2e:	f000 fc3e 	bl	80067ae <_Bfree>
 8005f32:	9b08      	ldr	r3, [sp, #32]
 8005f34:	9304      	str	r3, [sp, #16]
 8005f36:	9b07      	ldr	r3, [sp, #28]
 8005f38:	1bda      	subs	r2, r3, r7
 8005f3a:	d004      	beq.n	8005f46 <_dtoa_r+0x76e>
 8005f3c:	9904      	ldr	r1, [sp, #16]
 8005f3e:	4620      	mov	r0, r4
 8005f40:	f000 fd74 	bl	8006a2c <__pow5mult>
 8005f44:	9004      	str	r0, [sp, #16]
 8005f46:	2101      	movs	r1, #1
 8005f48:	4620      	mov	r0, r4
 8005f4a:	f000 fcd0 	bl	80068ee <__i2b>
 8005f4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f50:	4607      	mov	r7, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f000 81d0 	beq.w	80062f8 <_dtoa_r+0xb20>
 8005f58:	461a      	mov	r2, r3
 8005f5a:	4601      	mov	r1, r0
 8005f5c:	4620      	mov	r0, r4
 8005f5e:	f000 fd65 	bl	8006a2c <__pow5mult>
 8005f62:	9b06      	ldr	r3, [sp, #24]
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	4607      	mov	r7, r0
 8005f68:	dc40      	bgt.n	8005fec <_dtoa_r+0x814>
 8005f6a:	9b00      	ldr	r3, [sp, #0]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d139      	bne.n	8005fe4 <_dtoa_r+0x80c>
 8005f70:	9b01      	ldr	r3, [sp, #4]
 8005f72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d136      	bne.n	8005fe8 <_dtoa_r+0x810>
 8005f7a:	9b01      	ldr	r3, [sp, #4]
 8005f7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f80:	0d1b      	lsrs	r3, r3, #20
 8005f82:	051b      	lsls	r3, r3, #20
 8005f84:	b12b      	cbz	r3, 8005f92 <_dtoa_r+0x7ba>
 8005f86:	9b05      	ldr	r3, [sp, #20]
 8005f88:	3301      	adds	r3, #1
 8005f8a:	9305      	str	r3, [sp, #20]
 8005f8c:	f108 0801 	add.w	r8, r8, #1
 8005f90:	2301      	movs	r3, #1
 8005f92:	9307      	str	r3, [sp, #28]
 8005f94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d12a      	bne.n	8005ff0 <_dtoa_r+0x818>
 8005f9a:	2001      	movs	r0, #1
 8005f9c:	e030      	b.n	8006000 <_dtoa_r+0x828>
 8005f9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005fa0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005fa4:	e795      	b.n	8005ed2 <_dtoa_r+0x6fa>
 8005fa6:	9b07      	ldr	r3, [sp, #28]
 8005fa8:	f109 37ff 	add.w	r7, r9, #4294967295
 8005fac:	42bb      	cmp	r3, r7
 8005fae:	bfbf      	itttt	lt
 8005fb0:	9b07      	ldrlt	r3, [sp, #28]
 8005fb2:	9707      	strlt	r7, [sp, #28]
 8005fb4:	1afa      	sublt	r2, r7, r3
 8005fb6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005fb8:	bfbb      	ittet	lt
 8005fba:	189b      	addlt	r3, r3, r2
 8005fbc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005fbe:	1bdf      	subge	r7, r3, r7
 8005fc0:	2700      	movlt	r7, #0
 8005fc2:	f1b9 0f00 	cmp.w	r9, #0
 8005fc6:	bfb5      	itete	lt
 8005fc8:	9b05      	ldrlt	r3, [sp, #20]
 8005fca:	9d05      	ldrge	r5, [sp, #20]
 8005fcc:	eba3 0509 	sublt.w	r5, r3, r9
 8005fd0:	464b      	movge	r3, r9
 8005fd2:	bfb8      	it	lt
 8005fd4:	2300      	movlt	r3, #0
 8005fd6:	e77e      	b.n	8005ed6 <_dtoa_r+0x6fe>
 8005fd8:	9f07      	ldr	r7, [sp, #28]
 8005fda:	9d05      	ldr	r5, [sp, #20]
 8005fdc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005fde:	e783      	b.n	8005ee8 <_dtoa_r+0x710>
 8005fe0:	9a07      	ldr	r2, [sp, #28]
 8005fe2:	e7ab      	b.n	8005f3c <_dtoa_r+0x764>
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	e7d4      	b.n	8005f92 <_dtoa_r+0x7ba>
 8005fe8:	9b00      	ldr	r3, [sp, #0]
 8005fea:	e7d2      	b.n	8005f92 <_dtoa_r+0x7ba>
 8005fec:	2300      	movs	r3, #0
 8005fee:	9307      	str	r3, [sp, #28]
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005ff6:	6918      	ldr	r0, [r3, #16]
 8005ff8:	f000 fc2b 	bl	8006852 <__hi0bits>
 8005ffc:	f1c0 0020 	rsb	r0, r0, #32
 8006000:	4440      	add	r0, r8
 8006002:	f010 001f 	ands.w	r0, r0, #31
 8006006:	d047      	beq.n	8006098 <_dtoa_r+0x8c0>
 8006008:	f1c0 0320 	rsb	r3, r0, #32
 800600c:	2b04      	cmp	r3, #4
 800600e:	dd3b      	ble.n	8006088 <_dtoa_r+0x8b0>
 8006010:	9b05      	ldr	r3, [sp, #20]
 8006012:	f1c0 001c 	rsb	r0, r0, #28
 8006016:	4403      	add	r3, r0
 8006018:	9305      	str	r3, [sp, #20]
 800601a:	4405      	add	r5, r0
 800601c:	4480      	add	r8, r0
 800601e:	9b05      	ldr	r3, [sp, #20]
 8006020:	2b00      	cmp	r3, #0
 8006022:	dd05      	ble.n	8006030 <_dtoa_r+0x858>
 8006024:	461a      	mov	r2, r3
 8006026:	9904      	ldr	r1, [sp, #16]
 8006028:	4620      	mov	r0, r4
 800602a:	f000 fd4d 	bl	8006ac8 <__lshift>
 800602e:	9004      	str	r0, [sp, #16]
 8006030:	f1b8 0f00 	cmp.w	r8, #0
 8006034:	dd05      	ble.n	8006042 <_dtoa_r+0x86a>
 8006036:	4639      	mov	r1, r7
 8006038:	4642      	mov	r2, r8
 800603a:	4620      	mov	r0, r4
 800603c:	f000 fd44 	bl	8006ac8 <__lshift>
 8006040:	4607      	mov	r7, r0
 8006042:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006044:	b353      	cbz	r3, 800609c <_dtoa_r+0x8c4>
 8006046:	4639      	mov	r1, r7
 8006048:	9804      	ldr	r0, [sp, #16]
 800604a:	f000 fd91 	bl	8006b70 <__mcmp>
 800604e:	2800      	cmp	r0, #0
 8006050:	da24      	bge.n	800609c <_dtoa_r+0x8c4>
 8006052:	2300      	movs	r3, #0
 8006054:	220a      	movs	r2, #10
 8006056:	9904      	ldr	r1, [sp, #16]
 8006058:	4620      	mov	r0, r4
 800605a:	f000 fbbf 	bl	80067dc <__multadd>
 800605e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006060:	9004      	str	r0, [sp, #16]
 8006062:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006066:	2b00      	cmp	r3, #0
 8006068:	f000 814d 	beq.w	8006306 <_dtoa_r+0xb2e>
 800606c:	2300      	movs	r3, #0
 800606e:	4631      	mov	r1, r6
 8006070:	220a      	movs	r2, #10
 8006072:	4620      	mov	r0, r4
 8006074:	f000 fbb2 	bl	80067dc <__multadd>
 8006078:	9b02      	ldr	r3, [sp, #8]
 800607a:	2b00      	cmp	r3, #0
 800607c:	4606      	mov	r6, r0
 800607e:	dc4f      	bgt.n	8006120 <_dtoa_r+0x948>
 8006080:	9b06      	ldr	r3, [sp, #24]
 8006082:	2b02      	cmp	r3, #2
 8006084:	dd4c      	ble.n	8006120 <_dtoa_r+0x948>
 8006086:	e011      	b.n	80060ac <_dtoa_r+0x8d4>
 8006088:	d0c9      	beq.n	800601e <_dtoa_r+0x846>
 800608a:	9a05      	ldr	r2, [sp, #20]
 800608c:	331c      	adds	r3, #28
 800608e:	441a      	add	r2, r3
 8006090:	9205      	str	r2, [sp, #20]
 8006092:	441d      	add	r5, r3
 8006094:	4498      	add	r8, r3
 8006096:	e7c2      	b.n	800601e <_dtoa_r+0x846>
 8006098:	4603      	mov	r3, r0
 800609a:	e7f6      	b.n	800608a <_dtoa_r+0x8b2>
 800609c:	f1b9 0f00 	cmp.w	r9, #0
 80060a0:	dc38      	bgt.n	8006114 <_dtoa_r+0x93c>
 80060a2:	9b06      	ldr	r3, [sp, #24]
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	dd35      	ble.n	8006114 <_dtoa_r+0x93c>
 80060a8:	f8cd 9008 	str.w	r9, [sp, #8]
 80060ac:	9b02      	ldr	r3, [sp, #8]
 80060ae:	b963      	cbnz	r3, 80060ca <_dtoa_r+0x8f2>
 80060b0:	4639      	mov	r1, r7
 80060b2:	2205      	movs	r2, #5
 80060b4:	4620      	mov	r0, r4
 80060b6:	f000 fb91 	bl	80067dc <__multadd>
 80060ba:	4601      	mov	r1, r0
 80060bc:	4607      	mov	r7, r0
 80060be:	9804      	ldr	r0, [sp, #16]
 80060c0:	f000 fd56 	bl	8006b70 <__mcmp>
 80060c4:	2800      	cmp	r0, #0
 80060c6:	f73f adcc 	bgt.w	8005c62 <_dtoa_r+0x48a>
 80060ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060cc:	465d      	mov	r5, fp
 80060ce:	ea6f 0a03 	mvn.w	sl, r3
 80060d2:	f04f 0900 	mov.w	r9, #0
 80060d6:	4639      	mov	r1, r7
 80060d8:	4620      	mov	r0, r4
 80060da:	f000 fb68 	bl	80067ae <_Bfree>
 80060de:	2e00      	cmp	r6, #0
 80060e0:	f43f aeb7 	beq.w	8005e52 <_dtoa_r+0x67a>
 80060e4:	f1b9 0f00 	cmp.w	r9, #0
 80060e8:	d005      	beq.n	80060f6 <_dtoa_r+0x91e>
 80060ea:	45b1      	cmp	r9, r6
 80060ec:	d003      	beq.n	80060f6 <_dtoa_r+0x91e>
 80060ee:	4649      	mov	r1, r9
 80060f0:	4620      	mov	r0, r4
 80060f2:	f000 fb5c 	bl	80067ae <_Bfree>
 80060f6:	4631      	mov	r1, r6
 80060f8:	4620      	mov	r0, r4
 80060fa:	f000 fb58 	bl	80067ae <_Bfree>
 80060fe:	e6a8      	b.n	8005e52 <_dtoa_r+0x67a>
 8006100:	2700      	movs	r7, #0
 8006102:	463e      	mov	r6, r7
 8006104:	e7e1      	b.n	80060ca <_dtoa_r+0x8f2>
 8006106:	f8dd a020 	ldr.w	sl, [sp, #32]
 800610a:	463e      	mov	r6, r7
 800610c:	e5a9      	b.n	8005c62 <_dtoa_r+0x48a>
 800610e:	bf00      	nop
 8006110:	40240000 	.word	0x40240000
 8006114:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006116:	f8cd 9008 	str.w	r9, [sp, #8]
 800611a:	2b00      	cmp	r3, #0
 800611c:	f000 80fa 	beq.w	8006314 <_dtoa_r+0xb3c>
 8006120:	2d00      	cmp	r5, #0
 8006122:	dd05      	ble.n	8006130 <_dtoa_r+0x958>
 8006124:	4631      	mov	r1, r6
 8006126:	462a      	mov	r2, r5
 8006128:	4620      	mov	r0, r4
 800612a:	f000 fccd 	bl	8006ac8 <__lshift>
 800612e:	4606      	mov	r6, r0
 8006130:	9b07      	ldr	r3, [sp, #28]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d04c      	beq.n	80061d0 <_dtoa_r+0x9f8>
 8006136:	6871      	ldr	r1, [r6, #4]
 8006138:	4620      	mov	r0, r4
 800613a:	f000 fb04 	bl	8006746 <_Balloc>
 800613e:	6932      	ldr	r2, [r6, #16]
 8006140:	3202      	adds	r2, #2
 8006142:	4605      	mov	r5, r0
 8006144:	0092      	lsls	r2, r2, #2
 8006146:	f106 010c 	add.w	r1, r6, #12
 800614a:	300c      	adds	r0, #12
 800614c:	f000 faf0 	bl	8006730 <memcpy>
 8006150:	2201      	movs	r2, #1
 8006152:	4629      	mov	r1, r5
 8006154:	4620      	mov	r0, r4
 8006156:	f000 fcb7 	bl	8006ac8 <__lshift>
 800615a:	9b00      	ldr	r3, [sp, #0]
 800615c:	f8cd b014 	str.w	fp, [sp, #20]
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	46b1      	mov	r9, r6
 8006166:	9307      	str	r3, [sp, #28]
 8006168:	4606      	mov	r6, r0
 800616a:	4639      	mov	r1, r7
 800616c:	9804      	ldr	r0, [sp, #16]
 800616e:	f7ff faa7 	bl	80056c0 <quorem>
 8006172:	4649      	mov	r1, r9
 8006174:	4605      	mov	r5, r0
 8006176:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800617a:	9804      	ldr	r0, [sp, #16]
 800617c:	f000 fcf8 	bl	8006b70 <__mcmp>
 8006180:	4632      	mov	r2, r6
 8006182:	9000      	str	r0, [sp, #0]
 8006184:	4639      	mov	r1, r7
 8006186:	4620      	mov	r0, r4
 8006188:	f000 fd0c 	bl	8006ba4 <__mdiff>
 800618c:	68c3      	ldr	r3, [r0, #12]
 800618e:	4602      	mov	r2, r0
 8006190:	bb03      	cbnz	r3, 80061d4 <_dtoa_r+0x9fc>
 8006192:	4601      	mov	r1, r0
 8006194:	9008      	str	r0, [sp, #32]
 8006196:	9804      	ldr	r0, [sp, #16]
 8006198:	f000 fcea 	bl	8006b70 <__mcmp>
 800619c:	9a08      	ldr	r2, [sp, #32]
 800619e:	4603      	mov	r3, r0
 80061a0:	4611      	mov	r1, r2
 80061a2:	4620      	mov	r0, r4
 80061a4:	9308      	str	r3, [sp, #32]
 80061a6:	f000 fb02 	bl	80067ae <_Bfree>
 80061aa:	9b08      	ldr	r3, [sp, #32]
 80061ac:	b9a3      	cbnz	r3, 80061d8 <_dtoa_r+0xa00>
 80061ae:	9a06      	ldr	r2, [sp, #24]
 80061b0:	b992      	cbnz	r2, 80061d8 <_dtoa_r+0xa00>
 80061b2:	9a07      	ldr	r2, [sp, #28]
 80061b4:	b982      	cbnz	r2, 80061d8 <_dtoa_r+0xa00>
 80061b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80061ba:	d029      	beq.n	8006210 <_dtoa_r+0xa38>
 80061bc:	9b00      	ldr	r3, [sp, #0]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	dd01      	ble.n	80061c6 <_dtoa_r+0x9ee>
 80061c2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80061c6:	9b05      	ldr	r3, [sp, #20]
 80061c8:	1c5d      	adds	r5, r3, #1
 80061ca:	f883 8000 	strb.w	r8, [r3]
 80061ce:	e782      	b.n	80060d6 <_dtoa_r+0x8fe>
 80061d0:	4630      	mov	r0, r6
 80061d2:	e7c2      	b.n	800615a <_dtoa_r+0x982>
 80061d4:	2301      	movs	r3, #1
 80061d6:	e7e3      	b.n	80061a0 <_dtoa_r+0x9c8>
 80061d8:	9a00      	ldr	r2, [sp, #0]
 80061da:	2a00      	cmp	r2, #0
 80061dc:	db04      	blt.n	80061e8 <_dtoa_r+0xa10>
 80061de:	d125      	bne.n	800622c <_dtoa_r+0xa54>
 80061e0:	9a06      	ldr	r2, [sp, #24]
 80061e2:	bb1a      	cbnz	r2, 800622c <_dtoa_r+0xa54>
 80061e4:	9a07      	ldr	r2, [sp, #28]
 80061e6:	bb0a      	cbnz	r2, 800622c <_dtoa_r+0xa54>
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	ddec      	ble.n	80061c6 <_dtoa_r+0x9ee>
 80061ec:	2201      	movs	r2, #1
 80061ee:	9904      	ldr	r1, [sp, #16]
 80061f0:	4620      	mov	r0, r4
 80061f2:	f000 fc69 	bl	8006ac8 <__lshift>
 80061f6:	4639      	mov	r1, r7
 80061f8:	9004      	str	r0, [sp, #16]
 80061fa:	f000 fcb9 	bl	8006b70 <__mcmp>
 80061fe:	2800      	cmp	r0, #0
 8006200:	dc03      	bgt.n	800620a <_dtoa_r+0xa32>
 8006202:	d1e0      	bne.n	80061c6 <_dtoa_r+0x9ee>
 8006204:	f018 0f01 	tst.w	r8, #1
 8006208:	d0dd      	beq.n	80061c6 <_dtoa_r+0x9ee>
 800620a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800620e:	d1d8      	bne.n	80061c2 <_dtoa_r+0x9ea>
 8006210:	9b05      	ldr	r3, [sp, #20]
 8006212:	9a05      	ldr	r2, [sp, #20]
 8006214:	1c5d      	adds	r5, r3, #1
 8006216:	2339      	movs	r3, #57	; 0x39
 8006218:	7013      	strb	r3, [r2, #0]
 800621a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800621e:	2b39      	cmp	r3, #57	; 0x39
 8006220:	f105 32ff 	add.w	r2, r5, #4294967295
 8006224:	d04f      	beq.n	80062c6 <_dtoa_r+0xaee>
 8006226:	3301      	adds	r3, #1
 8006228:	7013      	strb	r3, [r2, #0]
 800622a:	e754      	b.n	80060d6 <_dtoa_r+0x8fe>
 800622c:	9a05      	ldr	r2, [sp, #20]
 800622e:	2b00      	cmp	r3, #0
 8006230:	f102 0501 	add.w	r5, r2, #1
 8006234:	dd06      	ble.n	8006244 <_dtoa_r+0xa6c>
 8006236:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800623a:	d0e9      	beq.n	8006210 <_dtoa_r+0xa38>
 800623c:	f108 0801 	add.w	r8, r8, #1
 8006240:	9b05      	ldr	r3, [sp, #20]
 8006242:	e7c2      	b.n	80061ca <_dtoa_r+0x9f2>
 8006244:	9a02      	ldr	r2, [sp, #8]
 8006246:	f805 8c01 	strb.w	r8, [r5, #-1]
 800624a:	eba5 030b 	sub.w	r3, r5, fp
 800624e:	4293      	cmp	r3, r2
 8006250:	d021      	beq.n	8006296 <_dtoa_r+0xabe>
 8006252:	2300      	movs	r3, #0
 8006254:	220a      	movs	r2, #10
 8006256:	9904      	ldr	r1, [sp, #16]
 8006258:	4620      	mov	r0, r4
 800625a:	f000 fabf 	bl	80067dc <__multadd>
 800625e:	45b1      	cmp	r9, r6
 8006260:	9004      	str	r0, [sp, #16]
 8006262:	f04f 0300 	mov.w	r3, #0
 8006266:	f04f 020a 	mov.w	r2, #10
 800626a:	4649      	mov	r1, r9
 800626c:	4620      	mov	r0, r4
 800626e:	d105      	bne.n	800627c <_dtoa_r+0xaa4>
 8006270:	f000 fab4 	bl	80067dc <__multadd>
 8006274:	4681      	mov	r9, r0
 8006276:	4606      	mov	r6, r0
 8006278:	9505      	str	r5, [sp, #20]
 800627a:	e776      	b.n	800616a <_dtoa_r+0x992>
 800627c:	f000 faae 	bl	80067dc <__multadd>
 8006280:	4631      	mov	r1, r6
 8006282:	4681      	mov	r9, r0
 8006284:	2300      	movs	r3, #0
 8006286:	220a      	movs	r2, #10
 8006288:	4620      	mov	r0, r4
 800628a:	f000 faa7 	bl	80067dc <__multadd>
 800628e:	4606      	mov	r6, r0
 8006290:	e7f2      	b.n	8006278 <_dtoa_r+0xaa0>
 8006292:	f04f 0900 	mov.w	r9, #0
 8006296:	2201      	movs	r2, #1
 8006298:	9904      	ldr	r1, [sp, #16]
 800629a:	4620      	mov	r0, r4
 800629c:	f000 fc14 	bl	8006ac8 <__lshift>
 80062a0:	4639      	mov	r1, r7
 80062a2:	9004      	str	r0, [sp, #16]
 80062a4:	f000 fc64 	bl	8006b70 <__mcmp>
 80062a8:	2800      	cmp	r0, #0
 80062aa:	dcb6      	bgt.n	800621a <_dtoa_r+0xa42>
 80062ac:	d102      	bne.n	80062b4 <_dtoa_r+0xadc>
 80062ae:	f018 0f01 	tst.w	r8, #1
 80062b2:	d1b2      	bne.n	800621a <_dtoa_r+0xa42>
 80062b4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80062b8:	2b30      	cmp	r3, #48	; 0x30
 80062ba:	f105 32ff 	add.w	r2, r5, #4294967295
 80062be:	f47f af0a 	bne.w	80060d6 <_dtoa_r+0x8fe>
 80062c2:	4615      	mov	r5, r2
 80062c4:	e7f6      	b.n	80062b4 <_dtoa_r+0xadc>
 80062c6:	4593      	cmp	fp, r2
 80062c8:	d105      	bne.n	80062d6 <_dtoa_r+0xafe>
 80062ca:	2331      	movs	r3, #49	; 0x31
 80062cc:	f10a 0a01 	add.w	sl, sl, #1
 80062d0:	f88b 3000 	strb.w	r3, [fp]
 80062d4:	e6ff      	b.n	80060d6 <_dtoa_r+0x8fe>
 80062d6:	4615      	mov	r5, r2
 80062d8:	e79f      	b.n	800621a <_dtoa_r+0xa42>
 80062da:	f8df b064 	ldr.w	fp, [pc, #100]	; 8006340 <_dtoa_r+0xb68>
 80062de:	e007      	b.n	80062f0 <_dtoa_r+0xb18>
 80062e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062e2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8006344 <_dtoa_r+0xb6c>
 80062e6:	b11b      	cbz	r3, 80062f0 <_dtoa_r+0xb18>
 80062e8:	f10b 0308 	add.w	r3, fp, #8
 80062ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80062ee:	6013      	str	r3, [r2, #0]
 80062f0:	4658      	mov	r0, fp
 80062f2:	b017      	add	sp, #92	; 0x5c
 80062f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062f8:	9b06      	ldr	r3, [sp, #24]
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	f77f ae35 	ble.w	8005f6a <_dtoa_r+0x792>
 8006300:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006302:	9307      	str	r3, [sp, #28]
 8006304:	e649      	b.n	8005f9a <_dtoa_r+0x7c2>
 8006306:	9b02      	ldr	r3, [sp, #8]
 8006308:	2b00      	cmp	r3, #0
 800630a:	dc03      	bgt.n	8006314 <_dtoa_r+0xb3c>
 800630c:	9b06      	ldr	r3, [sp, #24]
 800630e:	2b02      	cmp	r3, #2
 8006310:	f73f aecc 	bgt.w	80060ac <_dtoa_r+0x8d4>
 8006314:	465d      	mov	r5, fp
 8006316:	4639      	mov	r1, r7
 8006318:	9804      	ldr	r0, [sp, #16]
 800631a:	f7ff f9d1 	bl	80056c0 <quorem>
 800631e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006322:	f805 8b01 	strb.w	r8, [r5], #1
 8006326:	9a02      	ldr	r2, [sp, #8]
 8006328:	eba5 030b 	sub.w	r3, r5, fp
 800632c:	429a      	cmp	r2, r3
 800632e:	ddb0      	ble.n	8006292 <_dtoa_r+0xaba>
 8006330:	2300      	movs	r3, #0
 8006332:	220a      	movs	r2, #10
 8006334:	9904      	ldr	r1, [sp, #16]
 8006336:	4620      	mov	r0, r4
 8006338:	f000 fa50 	bl	80067dc <__multadd>
 800633c:	9004      	str	r0, [sp, #16]
 800633e:	e7ea      	b.n	8006316 <_dtoa_r+0xb3e>
 8006340:	08007408 	.word	0x08007408
 8006344:	0800742c 	.word	0x0800742c

08006348 <__sflush_r>:
 8006348:	898a      	ldrh	r2, [r1, #12]
 800634a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800634e:	4605      	mov	r5, r0
 8006350:	0710      	lsls	r0, r2, #28
 8006352:	460c      	mov	r4, r1
 8006354:	d458      	bmi.n	8006408 <__sflush_r+0xc0>
 8006356:	684b      	ldr	r3, [r1, #4]
 8006358:	2b00      	cmp	r3, #0
 800635a:	dc05      	bgt.n	8006368 <__sflush_r+0x20>
 800635c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800635e:	2b00      	cmp	r3, #0
 8006360:	dc02      	bgt.n	8006368 <__sflush_r+0x20>
 8006362:	2000      	movs	r0, #0
 8006364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006368:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800636a:	2e00      	cmp	r6, #0
 800636c:	d0f9      	beq.n	8006362 <__sflush_r+0x1a>
 800636e:	2300      	movs	r3, #0
 8006370:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006374:	682f      	ldr	r7, [r5, #0]
 8006376:	6a21      	ldr	r1, [r4, #32]
 8006378:	602b      	str	r3, [r5, #0]
 800637a:	d032      	beq.n	80063e2 <__sflush_r+0x9a>
 800637c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800637e:	89a3      	ldrh	r3, [r4, #12]
 8006380:	075a      	lsls	r2, r3, #29
 8006382:	d505      	bpl.n	8006390 <__sflush_r+0x48>
 8006384:	6863      	ldr	r3, [r4, #4]
 8006386:	1ac0      	subs	r0, r0, r3
 8006388:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800638a:	b10b      	cbz	r3, 8006390 <__sflush_r+0x48>
 800638c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800638e:	1ac0      	subs	r0, r0, r3
 8006390:	2300      	movs	r3, #0
 8006392:	4602      	mov	r2, r0
 8006394:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006396:	6a21      	ldr	r1, [r4, #32]
 8006398:	4628      	mov	r0, r5
 800639a:	47b0      	blx	r6
 800639c:	1c43      	adds	r3, r0, #1
 800639e:	89a3      	ldrh	r3, [r4, #12]
 80063a0:	d106      	bne.n	80063b0 <__sflush_r+0x68>
 80063a2:	6829      	ldr	r1, [r5, #0]
 80063a4:	291d      	cmp	r1, #29
 80063a6:	d848      	bhi.n	800643a <__sflush_r+0xf2>
 80063a8:	4a29      	ldr	r2, [pc, #164]	; (8006450 <__sflush_r+0x108>)
 80063aa:	40ca      	lsrs	r2, r1
 80063ac:	07d6      	lsls	r6, r2, #31
 80063ae:	d544      	bpl.n	800643a <__sflush_r+0xf2>
 80063b0:	2200      	movs	r2, #0
 80063b2:	6062      	str	r2, [r4, #4]
 80063b4:	04d9      	lsls	r1, r3, #19
 80063b6:	6922      	ldr	r2, [r4, #16]
 80063b8:	6022      	str	r2, [r4, #0]
 80063ba:	d504      	bpl.n	80063c6 <__sflush_r+0x7e>
 80063bc:	1c42      	adds	r2, r0, #1
 80063be:	d101      	bne.n	80063c4 <__sflush_r+0x7c>
 80063c0:	682b      	ldr	r3, [r5, #0]
 80063c2:	b903      	cbnz	r3, 80063c6 <__sflush_r+0x7e>
 80063c4:	6560      	str	r0, [r4, #84]	; 0x54
 80063c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80063c8:	602f      	str	r7, [r5, #0]
 80063ca:	2900      	cmp	r1, #0
 80063cc:	d0c9      	beq.n	8006362 <__sflush_r+0x1a>
 80063ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80063d2:	4299      	cmp	r1, r3
 80063d4:	d002      	beq.n	80063dc <__sflush_r+0x94>
 80063d6:	4628      	mov	r0, r5
 80063d8:	f000 fc9e 	bl	8006d18 <_free_r>
 80063dc:	2000      	movs	r0, #0
 80063de:	6360      	str	r0, [r4, #52]	; 0x34
 80063e0:	e7c0      	b.n	8006364 <__sflush_r+0x1c>
 80063e2:	2301      	movs	r3, #1
 80063e4:	4628      	mov	r0, r5
 80063e6:	47b0      	blx	r6
 80063e8:	1c41      	adds	r1, r0, #1
 80063ea:	d1c8      	bne.n	800637e <__sflush_r+0x36>
 80063ec:	682b      	ldr	r3, [r5, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d0c5      	beq.n	800637e <__sflush_r+0x36>
 80063f2:	2b1d      	cmp	r3, #29
 80063f4:	d001      	beq.n	80063fa <__sflush_r+0xb2>
 80063f6:	2b16      	cmp	r3, #22
 80063f8:	d101      	bne.n	80063fe <__sflush_r+0xb6>
 80063fa:	602f      	str	r7, [r5, #0]
 80063fc:	e7b1      	b.n	8006362 <__sflush_r+0x1a>
 80063fe:	89a3      	ldrh	r3, [r4, #12]
 8006400:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006404:	81a3      	strh	r3, [r4, #12]
 8006406:	e7ad      	b.n	8006364 <__sflush_r+0x1c>
 8006408:	690f      	ldr	r7, [r1, #16]
 800640a:	2f00      	cmp	r7, #0
 800640c:	d0a9      	beq.n	8006362 <__sflush_r+0x1a>
 800640e:	0793      	lsls	r3, r2, #30
 8006410:	680e      	ldr	r6, [r1, #0]
 8006412:	bf08      	it	eq
 8006414:	694b      	ldreq	r3, [r1, #20]
 8006416:	600f      	str	r7, [r1, #0]
 8006418:	bf18      	it	ne
 800641a:	2300      	movne	r3, #0
 800641c:	eba6 0807 	sub.w	r8, r6, r7
 8006420:	608b      	str	r3, [r1, #8]
 8006422:	f1b8 0f00 	cmp.w	r8, #0
 8006426:	dd9c      	ble.n	8006362 <__sflush_r+0x1a>
 8006428:	4643      	mov	r3, r8
 800642a:	463a      	mov	r2, r7
 800642c:	6a21      	ldr	r1, [r4, #32]
 800642e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006430:	4628      	mov	r0, r5
 8006432:	47b0      	blx	r6
 8006434:	2800      	cmp	r0, #0
 8006436:	dc06      	bgt.n	8006446 <__sflush_r+0xfe>
 8006438:	89a3      	ldrh	r3, [r4, #12]
 800643a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800643e:	81a3      	strh	r3, [r4, #12]
 8006440:	f04f 30ff 	mov.w	r0, #4294967295
 8006444:	e78e      	b.n	8006364 <__sflush_r+0x1c>
 8006446:	4407      	add	r7, r0
 8006448:	eba8 0800 	sub.w	r8, r8, r0
 800644c:	e7e9      	b.n	8006422 <__sflush_r+0xda>
 800644e:	bf00      	nop
 8006450:	20400001 	.word	0x20400001

08006454 <_fflush_r>:
 8006454:	b538      	push	{r3, r4, r5, lr}
 8006456:	690b      	ldr	r3, [r1, #16]
 8006458:	4605      	mov	r5, r0
 800645a:	460c      	mov	r4, r1
 800645c:	b1db      	cbz	r3, 8006496 <_fflush_r+0x42>
 800645e:	b118      	cbz	r0, 8006468 <_fflush_r+0x14>
 8006460:	6983      	ldr	r3, [r0, #24]
 8006462:	b90b      	cbnz	r3, 8006468 <_fflush_r+0x14>
 8006464:	f000 f860 	bl	8006528 <__sinit>
 8006468:	4b0c      	ldr	r3, [pc, #48]	; (800649c <_fflush_r+0x48>)
 800646a:	429c      	cmp	r4, r3
 800646c:	d109      	bne.n	8006482 <_fflush_r+0x2e>
 800646e:	686c      	ldr	r4, [r5, #4]
 8006470:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006474:	b17b      	cbz	r3, 8006496 <_fflush_r+0x42>
 8006476:	4621      	mov	r1, r4
 8006478:	4628      	mov	r0, r5
 800647a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800647e:	f7ff bf63 	b.w	8006348 <__sflush_r>
 8006482:	4b07      	ldr	r3, [pc, #28]	; (80064a0 <_fflush_r+0x4c>)
 8006484:	429c      	cmp	r4, r3
 8006486:	d101      	bne.n	800648c <_fflush_r+0x38>
 8006488:	68ac      	ldr	r4, [r5, #8]
 800648a:	e7f1      	b.n	8006470 <_fflush_r+0x1c>
 800648c:	4b05      	ldr	r3, [pc, #20]	; (80064a4 <_fflush_r+0x50>)
 800648e:	429c      	cmp	r4, r3
 8006490:	bf08      	it	eq
 8006492:	68ec      	ldreq	r4, [r5, #12]
 8006494:	e7ec      	b.n	8006470 <_fflush_r+0x1c>
 8006496:	2000      	movs	r0, #0
 8006498:	bd38      	pop	{r3, r4, r5, pc}
 800649a:	bf00      	nop
 800649c:	0800745c 	.word	0x0800745c
 80064a0:	0800747c 	.word	0x0800747c
 80064a4:	0800743c 	.word	0x0800743c

080064a8 <std>:
 80064a8:	2300      	movs	r3, #0
 80064aa:	b510      	push	{r4, lr}
 80064ac:	4604      	mov	r4, r0
 80064ae:	e9c0 3300 	strd	r3, r3, [r0]
 80064b2:	6083      	str	r3, [r0, #8]
 80064b4:	8181      	strh	r1, [r0, #12]
 80064b6:	6643      	str	r3, [r0, #100]	; 0x64
 80064b8:	81c2      	strh	r2, [r0, #14]
 80064ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80064be:	6183      	str	r3, [r0, #24]
 80064c0:	4619      	mov	r1, r3
 80064c2:	2208      	movs	r2, #8
 80064c4:	305c      	adds	r0, #92	; 0x5c
 80064c6:	f7fe fb5b 	bl	8004b80 <memset>
 80064ca:	4b05      	ldr	r3, [pc, #20]	; (80064e0 <std+0x38>)
 80064cc:	6263      	str	r3, [r4, #36]	; 0x24
 80064ce:	4b05      	ldr	r3, [pc, #20]	; (80064e4 <std+0x3c>)
 80064d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80064d2:	4b05      	ldr	r3, [pc, #20]	; (80064e8 <std+0x40>)
 80064d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80064d6:	4b05      	ldr	r3, [pc, #20]	; (80064ec <std+0x44>)
 80064d8:	6224      	str	r4, [r4, #32]
 80064da:	6323      	str	r3, [r4, #48]	; 0x30
 80064dc:	bd10      	pop	{r4, pc}
 80064de:	bf00      	nop
 80064e0:	08007109 	.word	0x08007109
 80064e4:	0800712b 	.word	0x0800712b
 80064e8:	08007163 	.word	0x08007163
 80064ec:	08007187 	.word	0x08007187

080064f0 <_cleanup_r>:
 80064f0:	4901      	ldr	r1, [pc, #4]	; (80064f8 <_cleanup_r+0x8>)
 80064f2:	f000 b885 	b.w	8006600 <_fwalk_reent>
 80064f6:	bf00      	nop
 80064f8:	08006455 	.word	0x08006455

080064fc <__sfmoreglue>:
 80064fc:	b570      	push	{r4, r5, r6, lr}
 80064fe:	1e4a      	subs	r2, r1, #1
 8006500:	2568      	movs	r5, #104	; 0x68
 8006502:	4355      	muls	r5, r2
 8006504:	460e      	mov	r6, r1
 8006506:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800650a:	f000 fc53 	bl	8006db4 <_malloc_r>
 800650e:	4604      	mov	r4, r0
 8006510:	b140      	cbz	r0, 8006524 <__sfmoreglue+0x28>
 8006512:	2100      	movs	r1, #0
 8006514:	e9c0 1600 	strd	r1, r6, [r0]
 8006518:	300c      	adds	r0, #12
 800651a:	60a0      	str	r0, [r4, #8]
 800651c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006520:	f7fe fb2e 	bl	8004b80 <memset>
 8006524:	4620      	mov	r0, r4
 8006526:	bd70      	pop	{r4, r5, r6, pc}

08006528 <__sinit>:
 8006528:	6983      	ldr	r3, [r0, #24]
 800652a:	b510      	push	{r4, lr}
 800652c:	4604      	mov	r4, r0
 800652e:	bb33      	cbnz	r3, 800657e <__sinit+0x56>
 8006530:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006534:	6503      	str	r3, [r0, #80]	; 0x50
 8006536:	4b12      	ldr	r3, [pc, #72]	; (8006580 <__sinit+0x58>)
 8006538:	4a12      	ldr	r2, [pc, #72]	; (8006584 <__sinit+0x5c>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	6282      	str	r2, [r0, #40]	; 0x28
 800653e:	4298      	cmp	r0, r3
 8006540:	bf04      	itt	eq
 8006542:	2301      	moveq	r3, #1
 8006544:	6183      	streq	r3, [r0, #24]
 8006546:	f000 f81f 	bl	8006588 <__sfp>
 800654a:	6060      	str	r0, [r4, #4]
 800654c:	4620      	mov	r0, r4
 800654e:	f000 f81b 	bl	8006588 <__sfp>
 8006552:	60a0      	str	r0, [r4, #8]
 8006554:	4620      	mov	r0, r4
 8006556:	f000 f817 	bl	8006588 <__sfp>
 800655a:	2200      	movs	r2, #0
 800655c:	60e0      	str	r0, [r4, #12]
 800655e:	2104      	movs	r1, #4
 8006560:	6860      	ldr	r0, [r4, #4]
 8006562:	f7ff ffa1 	bl	80064a8 <std>
 8006566:	2201      	movs	r2, #1
 8006568:	2109      	movs	r1, #9
 800656a:	68a0      	ldr	r0, [r4, #8]
 800656c:	f7ff ff9c 	bl	80064a8 <std>
 8006570:	2202      	movs	r2, #2
 8006572:	2112      	movs	r1, #18
 8006574:	68e0      	ldr	r0, [r4, #12]
 8006576:	f7ff ff97 	bl	80064a8 <std>
 800657a:	2301      	movs	r3, #1
 800657c:	61a3      	str	r3, [r4, #24]
 800657e:	bd10      	pop	{r4, pc}
 8006580:	080073f4 	.word	0x080073f4
 8006584:	080064f1 	.word	0x080064f1

08006588 <__sfp>:
 8006588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800658a:	4b1b      	ldr	r3, [pc, #108]	; (80065f8 <__sfp+0x70>)
 800658c:	681e      	ldr	r6, [r3, #0]
 800658e:	69b3      	ldr	r3, [r6, #24]
 8006590:	4607      	mov	r7, r0
 8006592:	b913      	cbnz	r3, 800659a <__sfp+0x12>
 8006594:	4630      	mov	r0, r6
 8006596:	f7ff ffc7 	bl	8006528 <__sinit>
 800659a:	3648      	adds	r6, #72	; 0x48
 800659c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80065a0:	3b01      	subs	r3, #1
 80065a2:	d503      	bpl.n	80065ac <__sfp+0x24>
 80065a4:	6833      	ldr	r3, [r6, #0]
 80065a6:	b133      	cbz	r3, 80065b6 <__sfp+0x2e>
 80065a8:	6836      	ldr	r6, [r6, #0]
 80065aa:	e7f7      	b.n	800659c <__sfp+0x14>
 80065ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80065b0:	b16d      	cbz	r5, 80065ce <__sfp+0x46>
 80065b2:	3468      	adds	r4, #104	; 0x68
 80065b4:	e7f4      	b.n	80065a0 <__sfp+0x18>
 80065b6:	2104      	movs	r1, #4
 80065b8:	4638      	mov	r0, r7
 80065ba:	f7ff ff9f 	bl	80064fc <__sfmoreglue>
 80065be:	6030      	str	r0, [r6, #0]
 80065c0:	2800      	cmp	r0, #0
 80065c2:	d1f1      	bne.n	80065a8 <__sfp+0x20>
 80065c4:	230c      	movs	r3, #12
 80065c6:	603b      	str	r3, [r7, #0]
 80065c8:	4604      	mov	r4, r0
 80065ca:	4620      	mov	r0, r4
 80065cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065ce:	4b0b      	ldr	r3, [pc, #44]	; (80065fc <__sfp+0x74>)
 80065d0:	6665      	str	r5, [r4, #100]	; 0x64
 80065d2:	e9c4 5500 	strd	r5, r5, [r4]
 80065d6:	60a5      	str	r5, [r4, #8]
 80065d8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80065dc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80065e0:	2208      	movs	r2, #8
 80065e2:	4629      	mov	r1, r5
 80065e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80065e8:	f7fe faca 	bl	8004b80 <memset>
 80065ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80065f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80065f4:	e7e9      	b.n	80065ca <__sfp+0x42>
 80065f6:	bf00      	nop
 80065f8:	080073f4 	.word	0x080073f4
 80065fc:	ffff0001 	.word	0xffff0001

08006600 <_fwalk_reent>:
 8006600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006604:	4680      	mov	r8, r0
 8006606:	4689      	mov	r9, r1
 8006608:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800660c:	2600      	movs	r6, #0
 800660e:	b914      	cbnz	r4, 8006616 <_fwalk_reent+0x16>
 8006610:	4630      	mov	r0, r6
 8006612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006616:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800661a:	3f01      	subs	r7, #1
 800661c:	d501      	bpl.n	8006622 <_fwalk_reent+0x22>
 800661e:	6824      	ldr	r4, [r4, #0]
 8006620:	e7f5      	b.n	800660e <_fwalk_reent+0xe>
 8006622:	89ab      	ldrh	r3, [r5, #12]
 8006624:	2b01      	cmp	r3, #1
 8006626:	d907      	bls.n	8006638 <_fwalk_reent+0x38>
 8006628:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800662c:	3301      	adds	r3, #1
 800662e:	d003      	beq.n	8006638 <_fwalk_reent+0x38>
 8006630:	4629      	mov	r1, r5
 8006632:	4640      	mov	r0, r8
 8006634:	47c8      	blx	r9
 8006636:	4306      	orrs	r6, r0
 8006638:	3568      	adds	r5, #104	; 0x68
 800663a:	e7ee      	b.n	800661a <_fwalk_reent+0x1a>

0800663c <_localeconv_r>:
 800663c:	4b04      	ldr	r3, [pc, #16]	; (8006650 <_localeconv_r+0x14>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	6a18      	ldr	r0, [r3, #32]
 8006642:	4b04      	ldr	r3, [pc, #16]	; (8006654 <_localeconv_r+0x18>)
 8006644:	2800      	cmp	r0, #0
 8006646:	bf08      	it	eq
 8006648:	4618      	moveq	r0, r3
 800664a:	30f0      	adds	r0, #240	; 0xf0
 800664c:	4770      	bx	lr
 800664e:	bf00      	nop
 8006650:	2000000c 	.word	0x2000000c
 8006654:	20000070 	.word	0x20000070

08006658 <__swhatbuf_r>:
 8006658:	b570      	push	{r4, r5, r6, lr}
 800665a:	460e      	mov	r6, r1
 800665c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006660:	2900      	cmp	r1, #0
 8006662:	b096      	sub	sp, #88	; 0x58
 8006664:	4614      	mov	r4, r2
 8006666:	461d      	mov	r5, r3
 8006668:	da07      	bge.n	800667a <__swhatbuf_r+0x22>
 800666a:	2300      	movs	r3, #0
 800666c:	602b      	str	r3, [r5, #0]
 800666e:	89b3      	ldrh	r3, [r6, #12]
 8006670:	061a      	lsls	r2, r3, #24
 8006672:	d410      	bmi.n	8006696 <__swhatbuf_r+0x3e>
 8006674:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006678:	e00e      	b.n	8006698 <__swhatbuf_r+0x40>
 800667a:	466a      	mov	r2, sp
 800667c:	f000 fdaa 	bl	80071d4 <_fstat_r>
 8006680:	2800      	cmp	r0, #0
 8006682:	dbf2      	blt.n	800666a <__swhatbuf_r+0x12>
 8006684:	9a01      	ldr	r2, [sp, #4]
 8006686:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800668a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800668e:	425a      	negs	r2, r3
 8006690:	415a      	adcs	r2, r3
 8006692:	602a      	str	r2, [r5, #0]
 8006694:	e7ee      	b.n	8006674 <__swhatbuf_r+0x1c>
 8006696:	2340      	movs	r3, #64	; 0x40
 8006698:	2000      	movs	r0, #0
 800669a:	6023      	str	r3, [r4, #0]
 800669c:	b016      	add	sp, #88	; 0x58
 800669e:	bd70      	pop	{r4, r5, r6, pc}

080066a0 <__smakebuf_r>:
 80066a0:	898b      	ldrh	r3, [r1, #12]
 80066a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80066a4:	079d      	lsls	r5, r3, #30
 80066a6:	4606      	mov	r6, r0
 80066a8:	460c      	mov	r4, r1
 80066aa:	d507      	bpl.n	80066bc <__smakebuf_r+0x1c>
 80066ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80066b0:	6023      	str	r3, [r4, #0]
 80066b2:	6123      	str	r3, [r4, #16]
 80066b4:	2301      	movs	r3, #1
 80066b6:	6163      	str	r3, [r4, #20]
 80066b8:	b002      	add	sp, #8
 80066ba:	bd70      	pop	{r4, r5, r6, pc}
 80066bc:	ab01      	add	r3, sp, #4
 80066be:	466a      	mov	r2, sp
 80066c0:	f7ff ffca 	bl	8006658 <__swhatbuf_r>
 80066c4:	9900      	ldr	r1, [sp, #0]
 80066c6:	4605      	mov	r5, r0
 80066c8:	4630      	mov	r0, r6
 80066ca:	f000 fb73 	bl	8006db4 <_malloc_r>
 80066ce:	b948      	cbnz	r0, 80066e4 <__smakebuf_r+0x44>
 80066d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066d4:	059a      	lsls	r2, r3, #22
 80066d6:	d4ef      	bmi.n	80066b8 <__smakebuf_r+0x18>
 80066d8:	f023 0303 	bic.w	r3, r3, #3
 80066dc:	f043 0302 	orr.w	r3, r3, #2
 80066e0:	81a3      	strh	r3, [r4, #12]
 80066e2:	e7e3      	b.n	80066ac <__smakebuf_r+0xc>
 80066e4:	4b0d      	ldr	r3, [pc, #52]	; (800671c <__smakebuf_r+0x7c>)
 80066e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80066e8:	89a3      	ldrh	r3, [r4, #12]
 80066ea:	6020      	str	r0, [r4, #0]
 80066ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066f0:	81a3      	strh	r3, [r4, #12]
 80066f2:	9b00      	ldr	r3, [sp, #0]
 80066f4:	6163      	str	r3, [r4, #20]
 80066f6:	9b01      	ldr	r3, [sp, #4]
 80066f8:	6120      	str	r0, [r4, #16]
 80066fa:	b15b      	cbz	r3, 8006714 <__smakebuf_r+0x74>
 80066fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006700:	4630      	mov	r0, r6
 8006702:	f000 fd79 	bl	80071f8 <_isatty_r>
 8006706:	b128      	cbz	r0, 8006714 <__smakebuf_r+0x74>
 8006708:	89a3      	ldrh	r3, [r4, #12]
 800670a:	f023 0303 	bic.w	r3, r3, #3
 800670e:	f043 0301 	orr.w	r3, r3, #1
 8006712:	81a3      	strh	r3, [r4, #12]
 8006714:	89a3      	ldrh	r3, [r4, #12]
 8006716:	431d      	orrs	r5, r3
 8006718:	81a5      	strh	r5, [r4, #12]
 800671a:	e7cd      	b.n	80066b8 <__smakebuf_r+0x18>
 800671c:	080064f1 	.word	0x080064f1

08006720 <malloc>:
 8006720:	4b02      	ldr	r3, [pc, #8]	; (800672c <malloc+0xc>)
 8006722:	4601      	mov	r1, r0
 8006724:	6818      	ldr	r0, [r3, #0]
 8006726:	f000 bb45 	b.w	8006db4 <_malloc_r>
 800672a:	bf00      	nop
 800672c:	2000000c 	.word	0x2000000c

08006730 <memcpy>:
 8006730:	b510      	push	{r4, lr}
 8006732:	1e43      	subs	r3, r0, #1
 8006734:	440a      	add	r2, r1
 8006736:	4291      	cmp	r1, r2
 8006738:	d100      	bne.n	800673c <memcpy+0xc>
 800673a:	bd10      	pop	{r4, pc}
 800673c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006740:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006744:	e7f7      	b.n	8006736 <memcpy+0x6>

08006746 <_Balloc>:
 8006746:	b570      	push	{r4, r5, r6, lr}
 8006748:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800674a:	4604      	mov	r4, r0
 800674c:	460e      	mov	r6, r1
 800674e:	b93d      	cbnz	r5, 8006760 <_Balloc+0x1a>
 8006750:	2010      	movs	r0, #16
 8006752:	f7ff ffe5 	bl	8006720 <malloc>
 8006756:	6260      	str	r0, [r4, #36]	; 0x24
 8006758:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800675c:	6005      	str	r5, [r0, #0]
 800675e:	60c5      	str	r5, [r0, #12]
 8006760:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006762:	68eb      	ldr	r3, [r5, #12]
 8006764:	b183      	cbz	r3, 8006788 <_Balloc+0x42>
 8006766:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006768:	68db      	ldr	r3, [r3, #12]
 800676a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800676e:	b9b8      	cbnz	r0, 80067a0 <_Balloc+0x5a>
 8006770:	2101      	movs	r1, #1
 8006772:	fa01 f506 	lsl.w	r5, r1, r6
 8006776:	1d6a      	adds	r2, r5, #5
 8006778:	0092      	lsls	r2, r2, #2
 800677a:	4620      	mov	r0, r4
 800677c:	f000 fabe 	bl	8006cfc <_calloc_r>
 8006780:	b160      	cbz	r0, 800679c <_Balloc+0x56>
 8006782:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006786:	e00e      	b.n	80067a6 <_Balloc+0x60>
 8006788:	2221      	movs	r2, #33	; 0x21
 800678a:	2104      	movs	r1, #4
 800678c:	4620      	mov	r0, r4
 800678e:	f000 fab5 	bl	8006cfc <_calloc_r>
 8006792:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006794:	60e8      	str	r0, [r5, #12]
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d1e4      	bne.n	8006766 <_Balloc+0x20>
 800679c:	2000      	movs	r0, #0
 800679e:	bd70      	pop	{r4, r5, r6, pc}
 80067a0:	6802      	ldr	r2, [r0, #0]
 80067a2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80067a6:	2300      	movs	r3, #0
 80067a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80067ac:	e7f7      	b.n	800679e <_Balloc+0x58>

080067ae <_Bfree>:
 80067ae:	b570      	push	{r4, r5, r6, lr}
 80067b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80067b2:	4606      	mov	r6, r0
 80067b4:	460d      	mov	r5, r1
 80067b6:	b93c      	cbnz	r4, 80067c8 <_Bfree+0x1a>
 80067b8:	2010      	movs	r0, #16
 80067ba:	f7ff ffb1 	bl	8006720 <malloc>
 80067be:	6270      	str	r0, [r6, #36]	; 0x24
 80067c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80067c4:	6004      	str	r4, [r0, #0]
 80067c6:	60c4      	str	r4, [r0, #12]
 80067c8:	b13d      	cbz	r5, 80067da <_Bfree+0x2c>
 80067ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80067cc:	686a      	ldr	r2, [r5, #4]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067d4:	6029      	str	r1, [r5, #0]
 80067d6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80067da:	bd70      	pop	{r4, r5, r6, pc}

080067dc <__multadd>:
 80067dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067e0:	690d      	ldr	r5, [r1, #16]
 80067e2:	461f      	mov	r7, r3
 80067e4:	4606      	mov	r6, r0
 80067e6:	460c      	mov	r4, r1
 80067e8:	f101 0c14 	add.w	ip, r1, #20
 80067ec:	2300      	movs	r3, #0
 80067ee:	f8dc 0000 	ldr.w	r0, [ip]
 80067f2:	b281      	uxth	r1, r0
 80067f4:	fb02 7101 	mla	r1, r2, r1, r7
 80067f8:	0c0f      	lsrs	r7, r1, #16
 80067fa:	0c00      	lsrs	r0, r0, #16
 80067fc:	fb02 7000 	mla	r0, r2, r0, r7
 8006800:	b289      	uxth	r1, r1
 8006802:	3301      	adds	r3, #1
 8006804:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006808:	429d      	cmp	r5, r3
 800680a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800680e:	f84c 1b04 	str.w	r1, [ip], #4
 8006812:	dcec      	bgt.n	80067ee <__multadd+0x12>
 8006814:	b1d7      	cbz	r7, 800684c <__multadd+0x70>
 8006816:	68a3      	ldr	r3, [r4, #8]
 8006818:	42ab      	cmp	r3, r5
 800681a:	dc12      	bgt.n	8006842 <__multadd+0x66>
 800681c:	6861      	ldr	r1, [r4, #4]
 800681e:	4630      	mov	r0, r6
 8006820:	3101      	adds	r1, #1
 8006822:	f7ff ff90 	bl	8006746 <_Balloc>
 8006826:	6922      	ldr	r2, [r4, #16]
 8006828:	3202      	adds	r2, #2
 800682a:	f104 010c 	add.w	r1, r4, #12
 800682e:	4680      	mov	r8, r0
 8006830:	0092      	lsls	r2, r2, #2
 8006832:	300c      	adds	r0, #12
 8006834:	f7ff ff7c 	bl	8006730 <memcpy>
 8006838:	4621      	mov	r1, r4
 800683a:	4630      	mov	r0, r6
 800683c:	f7ff ffb7 	bl	80067ae <_Bfree>
 8006840:	4644      	mov	r4, r8
 8006842:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006846:	3501      	adds	r5, #1
 8006848:	615f      	str	r7, [r3, #20]
 800684a:	6125      	str	r5, [r4, #16]
 800684c:	4620      	mov	r0, r4
 800684e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006852 <__hi0bits>:
 8006852:	0c02      	lsrs	r2, r0, #16
 8006854:	0412      	lsls	r2, r2, #16
 8006856:	4603      	mov	r3, r0
 8006858:	b9b2      	cbnz	r2, 8006888 <__hi0bits+0x36>
 800685a:	0403      	lsls	r3, r0, #16
 800685c:	2010      	movs	r0, #16
 800685e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006862:	bf04      	itt	eq
 8006864:	021b      	lsleq	r3, r3, #8
 8006866:	3008      	addeq	r0, #8
 8006868:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800686c:	bf04      	itt	eq
 800686e:	011b      	lsleq	r3, r3, #4
 8006870:	3004      	addeq	r0, #4
 8006872:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006876:	bf04      	itt	eq
 8006878:	009b      	lsleq	r3, r3, #2
 800687a:	3002      	addeq	r0, #2
 800687c:	2b00      	cmp	r3, #0
 800687e:	db06      	blt.n	800688e <__hi0bits+0x3c>
 8006880:	005b      	lsls	r3, r3, #1
 8006882:	d503      	bpl.n	800688c <__hi0bits+0x3a>
 8006884:	3001      	adds	r0, #1
 8006886:	4770      	bx	lr
 8006888:	2000      	movs	r0, #0
 800688a:	e7e8      	b.n	800685e <__hi0bits+0xc>
 800688c:	2020      	movs	r0, #32
 800688e:	4770      	bx	lr

08006890 <__lo0bits>:
 8006890:	6803      	ldr	r3, [r0, #0]
 8006892:	f013 0207 	ands.w	r2, r3, #7
 8006896:	4601      	mov	r1, r0
 8006898:	d00b      	beq.n	80068b2 <__lo0bits+0x22>
 800689a:	07da      	lsls	r2, r3, #31
 800689c:	d423      	bmi.n	80068e6 <__lo0bits+0x56>
 800689e:	0798      	lsls	r0, r3, #30
 80068a0:	bf49      	itett	mi
 80068a2:	085b      	lsrmi	r3, r3, #1
 80068a4:	089b      	lsrpl	r3, r3, #2
 80068a6:	2001      	movmi	r0, #1
 80068a8:	600b      	strmi	r3, [r1, #0]
 80068aa:	bf5c      	itt	pl
 80068ac:	600b      	strpl	r3, [r1, #0]
 80068ae:	2002      	movpl	r0, #2
 80068b0:	4770      	bx	lr
 80068b2:	b298      	uxth	r0, r3
 80068b4:	b9a8      	cbnz	r0, 80068e2 <__lo0bits+0x52>
 80068b6:	0c1b      	lsrs	r3, r3, #16
 80068b8:	2010      	movs	r0, #16
 80068ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 80068be:	bf04      	itt	eq
 80068c0:	0a1b      	lsreq	r3, r3, #8
 80068c2:	3008      	addeq	r0, #8
 80068c4:	071a      	lsls	r2, r3, #28
 80068c6:	bf04      	itt	eq
 80068c8:	091b      	lsreq	r3, r3, #4
 80068ca:	3004      	addeq	r0, #4
 80068cc:	079a      	lsls	r2, r3, #30
 80068ce:	bf04      	itt	eq
 80068d0:	089b      	lsreq	r3, r3, #2
 80068d2:	3002      	addeq	r0, #2
 80068d4:	07da      	lsls	r2, r3, #31
 80068d6:	d402      	bmi.n	80068de <__lo0bits+0x4e>
 80068d8:	085b      	lsrs	r3, r3, #1
 80068da:	d006      	beq.n	80068ea <__lo0bits+0x5a>
 80068dc:	3001      	adds	r0, #1
 80068de:	600b      	str	r3, [r1, #0]
 80068e0:	4770      	bx	lr
 80068e2:	4610      	mov	r0, r2
 80068e4:	e7e9      	b.n	80068ba <__lo0bits+0x2a>
 80068e6:	2000      	movs	r0, #0
 80068e8:	4770      	bx	lr
 80068ea:	2020      	movs	r0, #32
 80068ec:	4770      	bx	lr

080068ee <__i2b>:
 80068ee:	b510      	push	{r4, lr}
 80068f0:	460c      	mov	r4, r1
 80068f2:	2101      	movs	r1, #1
 80068f4:	f7ff ff27 	bl	8006746 <_Balloc>
 80068f8:	2201      	movs	r2, #1
 80068fa:	6144      	str	r4, [r0, #20]
 80068fc:	6102      	str	r2, [r0, #16]
 80068fe:	bd10      	pop	{r4, pc}

08006900 <__multiply>:
 8006900:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006904:	4614      	mov	r4, r2
 8006906:	690a      	ldr	r2, [r1, #16]
 8006908:	6923      	ldr	r3, [r4, #16]
 800690a:	429a      	cmp	r2, r3
 800690c:	bfb8      	it	lt
 800690e:	460b      	movlt	r3, r1
 8006910:	4688      	mov	r8, r1
 8006912:	bfbc      	itt	lt
 8006914:	46a0      	movlt	r8, r4
 8006916:	461c      	movlt	r4, r3
 8006918:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800691c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006920:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006924:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006928:	eb07 0609 	add.w	r6, r7, r9
 800692c:	42b3      	cmp	r3, r6
 800692e:	bfb8      	it	lt
 8006930:	3101      	addlt	r1, #1
 8006932:	f7ff ff08 	bl	8006746 <_Balloc>
 8006936:	f100 0514 	add.w	r5, r0, #20
 800693a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800693e:	462b      	mov	r3, r5
 8006940:	2200      	movs	r2, #0
 8006942:	4573      	cmp	r3, lr
 8006944:	d316      	bcc.n	8006974 <__multiply+0x74>
 8006946:	f104 0214 	add.w	r2, r4, #20
 800694a:	f108 0114 	add.w	r1, r8, #20
 800694e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006952:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006956:	9300      	str	r3, [sp, #0]
 8006958:	9b00      	ldr	r3, [sp, #0]
 800695a:	9201      	str	r2, [sp, #4]
 800695c:	4293      	cmp	r3, r2
 800695e:	d80c      	bhi.n	800697a <__multiply+0x7a>
 8006960:	2e00      	cmp	r6, #0
 8006962:	dd03      	ble.n	800696c <__multiply+0x6c>
 8006964:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006968:	2b00      	cmp	r3, #0
 800696a:	d05d      	beq.n	8006a28 <__multiply+0x128>
 800696c:	6106      	str	r6, [r0, #16]
 800696e:	b003      	add	sp, #12
 8006970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006974:	f843 2b04 	str.w	r2, [r3], #4
 8006978:	e7e3      	b.n	8006942 <__multiply+0x42>
 800697a:	f8b2 b000 	ldrh.w	fp, [r2]
 800697e:	f1bb 0f00 	cmp.w	fp, #0
 8006982:	d023      	beq.n	80069cc <__multiply+0xcc>
 8006984:	4689      	mov	r9, r1
 8006986:	46ac      	mov	ip, r5
 8006988:	f04f 0800 	mov.w	r8, #0
 800698c:	f859 4b04 	ldr.w	r4, [r9], #4
 8006990:	f8dc a000 	ldr.w	sl, [ip]
 8006994:	b2a3      	uxth	r3, r4
 8006996:	fa1f fa8a 	uxth.w	sl, sl
 800699a:	fb0b a303 	mla	r3, fp, r3, sl
 800699e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80069a2:	f8dc 4000 	ldr.w	r4, [ip]
 80069a6:	4443      	add	r3, r8
 80069a8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80069ac:	fb0b 840a 	mla	r4, fp, sl, r8
 80069b0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80069b4:	46e2      	mov	sl, ip
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80069bc:	454f      	cmp	r7, r9
 80069be:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80069c2:	f84a 3b04 	str.w	r3, [sl], #4
 80069c6:	d82b      	bhi.n	8006a20 <__multiply+0x120>
 80069c8:	f8cc 8004 	str.w	r8, [ip, #4]
 80069cc:	9b01      	ldr	r3, [sp, #4]
 80069ce:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80069d2:	3204      	adds	r2, #4
 80069d4:	f1ba 0f00 	cmp.w	sl, #0
 80069d8:	d020      	beq.n	8006a1c <__multiply+0x11c>
 80069da:	682b      	ldr	r3, [r5, #0]
 80069dc:	4689      	mov	r9, r1
 80069de:	46a8      	mov	r8, r5
 80069e0:	f04f 0b00 	mov.w	fp, #0
 80069e4:	f8b9 c000 	ldrh.w	ip, [r9]
 80069e8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80069ec:	fb0a 440c 	mla	r4, sl, ip, r4
 80069f0:	445c      	add	r4, fp
 80069f2:	46c4      	mov	ip, r8
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80069fa:	f84c 3b04 	str.w	r3, [ip], #4
 80069fe:	f859 3b04 	ldr.w	r3, [r9], #4
 8006a02:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006a06:	0c1b      	lsrs	r3, r3, #16
 8006a08:	fb0a b303 	mla	r3, sl, r3, fp
 8006a0c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006a10:	454f      	cmp	r7, r9
 8006a12:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006a16:	d805      	bhi.n	8006a24 <__multiply+0x124>
 8006a18:	f8c8 3004 	str.w	r3, [r8, #4]
 8006a1c:	3504      	adds	r5, #4
 8006a1e:	e79b      	b.n	8006958 <__multiply+0x58>
 8006a20:	46d4      	mov	ip, sl
 8006a22:	e7b3      	b.n	800698c <__multiply+0x8c>
 8006a24:	46e0      	mov	r8, ip
 8006a26:	e7dd      	b.n	80069e4 <__multiply+0xe4>
 8006a28:	3e01      	subs	r6, #1
 8006a2a:	e799      	b.n	8006960 <__multiply+0x60>

08006a2c <__pow5mult>:
 8006a2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a30:	4615      	mov	r5, r2
 8006a32:	f012 0203 	ands.w	r2, r2, #3
 8006a36:	4606      	mov	r6, r0
 8006a38:	460f      	mov	r7, r1
 8006a3a:	d007      	beq.n	8006a4c <__pow5mult+0x20>
 8006a3c:	3a01      	subs	r2, #1
 8006a3e:	4c21      	ldr	r4, [pc, #132]	; (8006ac4 <__pow5mult+0x98>)
 8006a40:	2300      	movs	r3, #0
 8006a42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a46:	f7ff fec9 	bl	80067dc <__multadd>
 8006a4a:	4607      	mov	r7, r0
 8006a4c:	10ad      	asrs	r5, r5, #2
 8006a4e:	d035      	beq.n	8006abc <__pow5mult+0x90>
 8006a50:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006a52:	b93c      	cbnz	r4, 8006a64 <__pow5mult+0x38>
 8006a54:	2010      	movs	r0, #16
 8006a56:	f7ff fe63 	bl	8006720 <malloc>
 8006a5a:	6270      	str	r0, [r6, #36]	; 0x24
 8006a5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a60:	6004      	str	r4, [r0, #0]
 8006a62:	60c4      	str	r4, [r0, #12]
 8006a64:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006a68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a6c:	b94c      	cbnz	r4, 8006a82 <__pow5mult+0x56>
 8006a6e:	f240 2171 	movw	r1, #625	; 0x271
 8006a72:	4630      	mov	r0, r6
 8006a74:	f7ff ff3b 	bl	80068ee <__i2b>
 8006a78:	2300      	movs	r3, #0
 8006a7a:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a7e:	4604      	mov	r4, r0
 8006a80:	6003      	str	r3, [r0, #0]
 8006a82:	f04f 0800 	mov.w	r8, #0
 8006a86:	07eb      	lsls	r3, r5, #31
 8006a88:	d50a      	bpl.n	8006aa0 <__pow5mult+0x74>
 8006a8a:	4639      	mov	r1, r7
 8006a8c:	4622      	mov	r2, r4
 8006a8e:	4630      	mov	r0, r6
 8006a90:	f7ff ff36 	bl	8006900 <__multiply>
 8006a94:	4639      	mov	r1, r7
 8006a96:	4681      	mov	r9, r0
 8006a98:	4630      	mov	r0, r6
 8006a9a:	f7ff fe88 	bl	80067ae <_Bfree>
 8006a9e:	464f      	mov	r7, r9
 8006aa0:	106d      	asrs	r5, r5, #1
 8006aa2:	d00b      	beq.n	8006abc <__pow5mult+0x90>
 8006aa4:	6820      	ldr	r0, [r4, #0]
 8006aa6:	b938      	cbnz	r0, 8006ab8 <__pow5mult+0x8c>
 8006aa8:	4622      	mov	r2, r4
 8006aaa:	4621      	mov	r1, r4
 8006aac:	4630      	mov	r0, r6
 8006aae:	f7ff ff27 	bl	8006900 <__multiply>
 8006ab2:	6020      	str	r0, [r4, #0]
 8006ab4:	f8c0 8000 	str.w	r8, [r0]
 8006ab8:	4604      	mov	r4, r0
 8006aba:	e7e4      	b.n	8006a86 <__pow5mult+0x5a>
 8006abc:	4638      	mov	r0, r7
 8006abe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ac2:	bf00      	nop
 8006ac4:	08007590 	.word	0x08007590

08006ac8 <__lshift>:
 8006ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006acc:	460c      	mov	r4, r1
 8006ace:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ad2:	6923      	ldr	r3, [r4, #16]
 8006ad4:	6849      	ldr	r1, [r1, #4]
 8006ad6:	eb0a 0903 	add.w	r9, sl, r3
 8006ada:	68a3      	ldr	r3, [r4, #8]
 8006adc:	4607      	mov	r7, r0
 8006ade:	4616      	mov	r6, r2
 8006ae0:	f109 0501 	add.w	r5, r9, #1
 8006ae4:	42ab      	cmp	r3, r5
 8006ae6:	db32      	blt.n	8006b4e <__lshift+0x86>
 8006ae8:	4638      	mov	r0, r7
 8006aea:	f7ff fe2c 	bl	8006746 <_Balloc>
 8006aee:	2300      	movs	r3, #0
 8006af0:	4680      	mov	r8, r0
 8006af2:	f100 0114 	add.w	r1, r0, #20
 8006af6:	461a      	mov	r2, r3
 8006af8:	4553      	cmp	r3, sl
 8006afa:	db2b      	blt.n	8006b54 <__lshift+0x8c>
 8006afc:	6920      	ldr	r0, [r4, #16]
 8006afe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b02:	f104 0314 	add.w	r3, r4, #20
 8006b06:	f016 021f 	ands.w	r2, r6, #31
 8006b0a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b0e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006b12:	d025      	beq.n	8006b60 <__lshift+0x98>
 8006b14:	f1c2 0e20 	rsb	lr, r2, #32
 8006b18:	2000      	movs	r0, #0
 8006b1a:	681e      	ldr	r6, [r3, #0]
 8006b1c:	468a      	mov	sl, r1
 8006b1e:	4096      	lsls	r6, r2
 8006b20:	4330      	orrs	r0, r6
 8006b22:	f84a 0b04 	str.w	r0, [sl], #4
 8006b26:	f853 0b04 	ldr.w	r0, [r3], #4
 8006b2a:	459c      	cmp	ip, r3
 8006b2c:	fa20 f00e 	lsr.w	r0, r0, lr
 8006b30:	d814      	bhi.n	8006b5c <__lshift+0x94>
 8006b32:	6048      	str	r0, [r1, #4]
 8006b34:	b108      	cbz	r0, 8006b3a <__lshift+0x72>
 8006b36:	f109 0502 	add.w	r5, r9, #2
 8006b3a:	3d01      	subs	r5, #1
 8006b3c:	4638      	mov	r0, r7
 8006b3e:	f8c8 5010 	str.w	r5, [r8, #16]
 8006b42:	4621      	mov	r1, r4
 8006b44:	f7ff fe33 	bl	80067ae <_Bfree>
 8006b48:	4640      	mov	r0, r8
 8006b4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b4e:	3101      	adds	r1, #1
 8006b50:	005b      	lsls	r3, r3, #1
 8006b52:	e7c7      	b.n	8006ae4 <__lshift+0x1c>
 8006b54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006b58:	3301      	adds	r3, #1
 8006b5a:	e7cd      	b.n	8006af8 <__lshift+0x30>
 8006b5c:	4651      	mov	r1, sl
 8006b5e:	e7dc      	b.n	8006b1a <__lshift+0x52>
 8006b60:	3904      	subs	r1, #4
 8006b62:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b66:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b6a:	459c      	cmp	ip, r3
 8006b6c:	d8f9      	bhi.n	8006b62 <__lshift+0x9a>
 8006b6e:	e7e4      	b.n	8006b3a <__lshift+0x72>

08006b70 <__mcmp>:
 8006b70:	6903      	ldr	r3, [r0, #16]
 8006b72:	690a      	ldr	r2, [r1, #16]
 8006b74:	1a9b      	subs	r3, r3, r2
 8006b76:	b530      	push	{r4, r5, lr}
 8006b78:	d10c      	bne.n	8006b94 <__mcmp+0x24>
 8006b7a:	0092      	lsls	r2, r2, #2
 8006b7c:	3014      	adds	r0, #20
 8006b7e:	3114      	adds	r1, #20
 8006b80:	1884      	adds	r4, r0, r2
 8006b82:	4411      	add	r1, r2
 8006b84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006b88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006b8c:	4295      	cmp	r5, r2
 8006b8e:	d003      	beq.n	8006b98 <__mcmp+0x28>
 8006b90:	d305      	bcc.n	8006b9e <__mcmp+0x2e>
 8006b92:	2301      	movs	r3, #1
 8006b94:	4618      	mov	r0, r3
 8006b96:	bd30      	pop	{r4, r5, pc}
 8006b98:	42a0      	cmp	r0, r4
 8006b9a:	d3f3      	bcc.n	8006b84 <__mcmp+0x14>
 8006b9c:	e7fa      	b.n	8006b94 <__mcmp+0x24>
 8006b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8006ba2:	e7f7      	b.n	8006b94 <__mcmp+0x24>

08006ba4 <__mdiff>:
 8006ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ba8:	460d      	mov	r5, r1
 8006baa:	4607      	mov	r7, r0
 8006bac:	4611      	mov	r1, r2
 8006bae:	4628      	mov	r0, r5
 8006bb0:	4614      	mov	r4, r2
 8006bb2:	f7ff ffdd 	bl	8006b70 <__mcmp>
 8006bb6:	1e06      	subs	r6, r0, #0
 8006bb8:	d108      	bne.n	8006bcc <__mdiff+0x28>
 8006bba:	4631      	mov	r1, r6
 8006bbc:	4638      	mov	r0, r7
 8006bbe:	f7ff fdc2 	bl	8006746 <_Balloc>
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006bc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bcc:	bfa4      	itt	ge
 8006bce:	4623      	movge	r3, r4
 8006bd0:	462c      	movge	r4, r5
 8006bd2:	4638      	mov	r0, r7
 8006bd4:	6861      	ldr	r1, [r4, #4]
 8006bd6:	bfa6      	itte	ge
 8006bd8:	461d      	movge	r5, r3
 8006bda:	2600      	movge	r6, #0
 8006bdc:	2601      	movlt	r6, #1
 8006bde:	f7ff fdb2 	bl	8006746 <_Balloc>
 8006be2:	692b      	ldr	r3, [r5, #16]
 8006be4:	60c6      	str	r6, [r0, #12]
 8006be6:	6926      	ldr	r6, [r4, #16]
 8006be8:	f105 0914 	add.w	r9, r5, #20
 8006bec:	f104 0214 	add.w	r2, r4, #20
 8006bf0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006bf4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006bf8:	f100 0514 	add.w	r5, r0, #20
 8006bfc:	f04f 0e00 	mov.w	lr, #0
 8006c00:	f852 ab04 	ldr.w	sl, [r2], #4
 8006c04:	f859 4b04 	ldr.w	r4, [r9], #4
 8006c08:	fa1e f18a 	uxtah	r1, lr, sl
 8006c0c:	b2a3      	uxth	r3, r4
 8006c0e:	1ac9      	subs	r1, r1, r3
 8006c10:	0c23      	lsrs	r3, r4, #16
 8006c12:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006c16:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006c1a:	b289      	uxth	r1, r1
 8006c1c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006c20:	45c8      	cmp	r8, r9
 8006c22:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006c26:	4694      	mov	ip, r2
 8006c28:	f845 3b04 	str.w	r3, [r5], #4
 8006c2c:	d8e8      	bhi.n	8006c00 <__mdiff+0x5c>
 8006c2e:	45bc      	cmp	ip, r7
 8006c30:	d304      	bcc.n	8006c3c <__mdiff+0x98>
 8006c32:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006c36:	b183      	cbz	r3, 8006c5a <__mdiff+0xb6>
 8006c38:	6106      	str	r6, [r0, #16]
 8006c3a:	e7c5      	b.n	8006bc8 <__mdiff+0x24>
 8006c3c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006c40:	fa1e f381 	uxtah	r3, lr, r1
 8006c44:	141a      	asrs	r2, r3, #16
 8006c46:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c50:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006c54:	f845 3b04 	str.w	r3, [r5], #4
 8006c58:	e7e9      	b.n	8006c2e <__mdiff+0x8a>
 8006c5a:	3e01      	subs	r6, #1
 8006c5c:	e7e9      	b.n	8006c32 <__mdiff+0x8e>

08006c5e <__d2b>:
 8006c5e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c62:	460e      	mov	r6, r1
 8006c64:	2101      	movs	r1, #1
 8006c66:	ec59 8b10 	vmov	r8, r9, d0
 8006c6a:	4615      	mov	r5, r2
 8006c6c:	f7ff fd6b 	bl	8006746 <_Balloc>
 8006c70:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006c74:	4607      	mov	r7, r0
 8006c76:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c7a:	bb34      	cbnz	r4, 8006cca <__d2b+0x6c>
 8006c7c:	9301      	str	r3, [sp, #4]
 8006c7e:	f1b8 0300 	subs.w	r3, r8, #0
 8006c82:	d027      	beq.n	8006cd4 <__d2b+0x76>
 8006c84:	a802      	add	r0, sp, #8
 8006c86:	f840 3d08 	str.w	r3, [r0, #-8]!
 8006c8a:	f7ff fe01 	bl	8006890 <__lo0bits>
 8006c8e:	9900      	ldr	r1, [sp, #0]
 8006c90:	b1f0      	cbz	r0, 8006cd0 <__d2b+0x72>
 8006c92:	9a01      	ldr	r2, [sp, #4]
 8006c94:	f1c0 0320 	rsb	r3, r0, #32
 8006c98:	fa02 f303 	lsl.w	r3, r2, r3
 8006c9c:	430b      	orrs	r3, r1
 8006c9e:	40c2      	lsrs	r2, r0
 8006ca0:	617b      	str	r3, [r7, #20]
 8006ca2:	9201      	str	r2, [sp, #4]
 8006ca4:	9b01      	ldr	r3, [sp, #4]
 8006ca6:	61bb      	str	r3, [r7, #24]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	bf14      	ite	ne
 8006cac:	2102      	movne	r1, #2
 8006cae:	2101      	moveq	r1, #1
 8006cb0:	6139      	str	r1, [r7, #16]
 8006cb2:	b1c4      	cbz	r4, 8006ce6 <__d2b+0x88>
 8006cb4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006cb8:	4404      	add	r4, r0
 8006cba:	6034      	str	r4, [r6, #0]
 8006cbc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006cc0:	6028      	str	r0, [r5, #0]
 8006cc2:	4638      	mov	r0, r7
 8006cc4:	b003      	add	sp, #12
 8006cc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006cce:	e7d5      	b.n	8006c7c <__d2b+0x1e>
 8006cd0:	6179      	str	r1, [r7, #20]
 8006cd2:	e7e7      	b.n	8006ca4 <__d2b+0x46>
 8006cd4:	a801      	add	r0, sp, #4
 8006cd6:	f7ff fddb 	bl	8006890 <__lo0bits>
 8006cda:	9b01      	ldr	r3, [sp, #4]
 8006cdc:	617b      	str	r3, [r7, #20]
 8006cde:	2101      	movs	r1, #1
 8006ce0:	6139      	str	r1, [r7, #16]
 8006ce2:	3020      	adds	r0, #32
 8006ce4:	e7e5      	b.n	8006cb2 <__d2b+0x54>
 8006ce6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006cea:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006cee:	6030      	str	r0, [r6, #0]
 8006cf0:	6918      	ldr	r0, [r3, #16]
 8006cf2:	f7ff fdae 	bl	8006852 <__hi0bits>
 8006cf6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006cfa:	e7e1      	b.n	8006cc0 <__d2b+0x62>

08006cfc <_calloc_r>:
 8006cfc:	b538      	push	{r3, r4, r5, lr}
 8006cfe:	fb02 f401 	mul.w	r4, r2, r1
 8006d02:	4621      	mov	r1, r4
 8006d04:	f000 f856 	bl	8006db4 <_malloc_r>
 8006d08:	4605      	mov	r5, r0
 8006d0a:	b118      	cbz	r0, 8006d14 <_calloc_r+0x18>
 8006d0c:	4622      	mov	r2, r4
 8006d0e:	2100      	movs	r1, #0
 8006d10:	f7fd ff36 	bl	8004b80 <memset>
 8006d14:	4628      	mov	r0, r5
 8006d16:	bd38      	pop	{r3, r4, r5, pc}

08006d18 <_free_r>:
 8006d18:	b538      	push	{r3, r4, r5, lr}
 8006d1a:	4605      	mov	r5, r0
 8006d1c:	2900      	cmp	r1, #0
 8006d1e:	d045      	beq.n	8006dac <_free_r+0x94>
 8006d20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d24:	1f0c      	subs	r4, r1, #4
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	bfb8      	it	lt
 8006d2a:	18e4      	addlt	r4, r4, r3
 8006d2c:	f000 fa98 	bl	8007260 <__malloc_lock>
 8006d30:	4a1f      	ldr	r2, [pc, #124]	; (8006db0 <_free_r+0x98>)
 8006d32:	6813      	ldr	r3, [r2, #0]
 8006d34:	4610      	mov	r0, r2
 8006d36:	b933      	cbnz	r3, 8006d46 <_free_r+0x2e>
 8006d38:	6063      	str	r3, [r4, #4]
 8006d3a:	6014      	str	r4, [r2, #0]
 8006d3c:	4628      	mov	r0, r5
 8006d3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d42:	f000 ba8e 	b.w	8007262 <__malloc_unlock>
 8006d46:	42a3      	cmp	r3, r4
 8006d48:	d90c      	bls.n	8006d64 <_free_r+0x4c>
 8006d4a:	6821      	ldr	r1, [r4, #0]
 8006d4c:	1862      	adds	r2, r4, r1
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	bf04      	itt	eq
 8006d52:	681a      	ldreq	r2, [r3, #0]
 8006d54:	685b      	ldreq	r3, [r3, #4]
 8006d56:	6063      	str	r3, [r4, #4]
 8006d58:	bf04      	itt	eq
 8006d5a:	1852      	addeq	r2, r2, r1
 8006d5c:	6022      	streq	r2, [r4, #0]
 8006d5e:	6004      	str	r4, [r0, #0]
 8006d60:	e7ec      	b.n	8006d3c <_free_r+0x24>
 8006d62:	4613      	mov	r3, r2
 8006d64:	685a      	ldr	r2, [r3, #4]
 8006d66:	b10a      	cbz	r2, 8006d6c <_free_r+0x54>
 8006d68:	42a2      	cmp	r2, r4
 8006d6a:	d9fa      	bls.n	8006d62 <_free_r+0x4a>
 8006d6c:	6819      	ldr	r1, [r3, #0]
 8006d6e:	1858      	adds	r0, r3, r1
 8006d70:	42a0      	cmp	r0, r4
 8006d72:	d10b      	bne.n	8006d8c <_free_r+0x74>
 8006d74:	6820      	ldr	r0, [r4, #0]
 8006d76:	4401      	add	r1, r0
 8006d78:	1858      	adds	r0, r3, r1
 8006d7a:	4282      	cmp	r2, r0
 8006d7c:	6019      	str	r1, [r3, #0]
 8006d7e:	d1dd      	bne.n	8006d3c <_free_r+0x24>
 8006d80:	6810      	ldr	r0, [r2, #0]
 8006d82:	6852      	ldr	r2, [r2, #4]
 8006d84:	605a      	str	r2, [r3, #4]
 8006d86:	4401      	add	r1, r0
 8006d88:	6019      	str	r1, [r3, #0]
 8006d8a:	e7d7      	b.n	8006d3c <_free_r+0x24>
 8006d8c:	d902      	bls.n	8006d94 <_free_r+0x7c>
 8006d8e:	230c      	movs	r3, #12
 8006d90:	602b      	str	r3, [r5, #0]
 8006d92:	e7d3      	b.n	8006d3c <_free_r+0x24>
 8006d94:	6820      	ldr	r0, [r4, #0]
 8006d96:	1821      	adds	r1, r4, r0
 8006d98:	428a      	cmp	r2, r1
 8006d9a:	bf04      	itt	eq
 8006d9c:	6811      	ldreq	r1, [r2, #0]
 8006d9e:	6852      	ldreq	r2, [r2, #4]
 8006da0:	6062      	str	r2, [r4, #4]
 8006da2:	bf04      	itt	eq
 8006da4:	1809      	addeq	r1, r1, r0
 8006da6:	6021      	streq	r1, [r4, #0]
 8006da8:	605c      	str	r4, [r3, #4]
 8006daa:	e7c7      	b.n	8006d3c <_free_r+0x24>
 8006dac:	bd38      	pop	{r3, r4, r5, pc}
 8006dae:	bf00      	nop
 8006db0:	200001fc 	.word	0x200001fc

08006db4 <_malloc_r>:
 8006db4:	b570      	push	{r4, r5, r6, lr}
 8006db6:	1ccd      	adds	r5, r1, #3
 8006db8:	f025 0503 	bic.w	r5, r5, #3
 8006dbc:	3508      	adds	r5, #8
 8006dbe:	2d0c      	cmp	r5, #12
 8006dc0:	bf38      	it	cc
 8006dc2:	250c      	movcc	r5, #12
 8006dc4:	2d00      	cmp	r5, #0
 8006dc6:	4606      	mov	r6, r0
 8006dc8:	db01      	blt.n	8006dce <_malloc_r+0x1a>
 8006dca:	42a9      	cmp	r1, r5
 8006dcc:	d903      	bls.n	8006dd6 <_malloc_r+0x22>
 8006dce:	230c      	movs	r3, #12
 8006dd0:	6033      	str	r3, [r6, #0]
 8006dd2:	2000      	movs	r0, #0
 8006dd4:	bd70      	pop	{r4, r5, r6, pc}
 8006dd6:	f000 fa43 	bl	8007260 <__malloc_lock>
 8006dda:	4a21      	ldr	r2, [pc, #132]	; (8006e60 <_malloc_r+0xac>)
 8006ddc:	6814      	ldr	r4, [r2, #0]
 8006dde:	4621      	mov	r1, r4
 8006de0:	b991      	cbnz	r1, 8006e08 <_malloc_r+0x54>
 8006de2:	4c20      	ldr	r4, [pc, #128]	; (8006e64 <_malloc_r+0xb0>)
 8006de4:	6823      	ldr	r3, [r4, #0]
 8006de6:	b91b      	cbnz	r3, 8006df0 <_malloc_r+0x3c>
 8006de8:	4630      	mov	r0, r6
 8006dea:	f000 f97d 	bl	80070e8 <_sbrk_r>
 8006dee:	6020      	str	r0, [r4, #0]
 8006df0:	4629      	mov	r1, r5
 8006df2:	4630      	mov	r0, r6
 8006df4:	f000 f978 	bl	80070e8 <_sbrk_r>
 8006df8:	1c43      	adds	r3, r0, #1
 8006dfa:	d124      	bne.n	8006e46 <_malloc_r+0x92>
 8006dfc:	230c      	movs	r3, #12
 8006dfe:	6033      	str	r3, [r6, #0]
 8006e00:	4630      	mov	r0, r6
 8006e02:	f000 fa2e 	bl	8007262 <__malloc_unlock>
 8006e06:	e7e4      	b.n	8006dd2 <_malloc_r+0x1e>
 8006e08:	680b      	ldr	r3, [r1, #0]
 8006e0a:	1b5b      	subs	r3, r3, r5
 8006e0c:	d418      	bmi.n	8006e40 <_malloc_r+0x8c>
 8006e0e:	2b0b      	cmp	r3, #11
 8006e10:	d90f      	bls.n	8006e32 <_malloc_r+0x7e>
 8006e12:	600b      	str	r3, [r1, #0]
 8006e14:	50cd      	str	r5, [r1, r3]
 8006e16:	18cc      	adds	r4, r1, r3
 8006e18:	4630      	mov	r0, r6
 8006e1a:	f000 fa22 	bl	8007262 <__malloc_unlock>
 8006e1e:	f104 000b 	add.w	r0, r4, #11
 8006e22:	1d23      	adds	r3, r4, #4
 8006e24:	f020 0007 	bic.w	r0, r0, #7
 8006e28:	1ac3      	subs	r3, r0, r3
 8006e2a:	d0d3      	beq.n	8006dd4 <_malloc_r+0x20>
 8006e2c:	425a      	negs	r2, r3
 8006e2e:	50e2      	str	r2, [r4, r3]
 8006e30:	e7d0      	b.n	8006dd4 <_malloc_r+0x20>
 8006e32:	428c      	cmp	r4, r1
 8006e34:	684b      	ldr	r3, [r1, #4]
 8006e36:	bf16      	itet	ne
 8006e38:	6063      	strne	r3, [r4, #4]
 8006e3a:	6013      	streq	r3, [r2, #0]
 8006e3c:	460c      	movne	r4, r1
 8006e3e:	e7eb      	b.n	8006e18 <_malloc_r+0x64>
 8006e40:	460c      	mov	r4, r1
 8006e42:	6849      	ldr	r1, [r1, #4]
 8006e44:	e7cc      	b.n	8006de0 <_malloc_r+0x2c>
 8006e46:	1cc4      	adds	r4, r0, #3
 8006e48:	f024 0403 	bic.w	r4, r4, #3
 8006e4c:	42a0      	cmp	r0, r4
 8006e4e:	d005      	beq.n	8006e5c <_malloc_r+0xa8>
 8006e50:	1a21      	subs	r1, r4, r0
 8006e52:	4630      	mov	r0, r6
 8006e54:	f000 f948 	bl	80070e8 <_sbrk_r>
 8006e58:	3001      	adds	r0, #1
 8006e5a:	d0cf      	beq.n	8006dfc <_malloc_r+0x48>
 8006e5c:	6025      	str	r5, [r4, #0]
 8006e5e:	e7db      	b.n	8006e18 <_malloc_r+0x64>
 8006e60:	200001fc 	.word	0x200001fc
 8006e64:	20000200 	.word	0x20000200

08006e68 <__sfputc_r>:
 8006e68:	6893      	ldr	r3, [r2, #8]
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	b410      	push	{r4}
 8006e70:	6093      	str	r3, [r2, #8]
 8006e72:	da08      	bge.n	8006e86 <__sfputc_r+0x1e>
 8006e74:	6994      	ldr	r4, [r2, #24]
 8006e76:	42a3      	cmp	r3, r4
 8006e78:	db01      	blt.n	8006e7e <__sfputc_r+0x16>
 8006e7a:	290a      	cmp	r1, #10
 8006e7c:	d103      	bne.n	8006e86 <__sfputc_r+0x1e>
 8006e7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e82:	f7fe bb5d 	b.w	8005540 <__swbuf_r>
 8006e86:	6813      	ldr	r3, [r2, #0]
 8006e88:	1c58      	adds	r0, r3, #1
 8006e8a:	6010      	str	r0, [r2, #0]
 8006e8c:	7019      	strb	r1, [r3, #0]
 8006e8e:	4608      	mov	r0, r1
 8006e90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e94:	4770      	bx	lr

08006e96 <__sfputs_r>:
 8006e96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e98:	4606      	mov	r6, r0
 8006e9a:	460f      	mov	r7, r1
 8006e9c:	4614      	mov	r4, r2
 8006e9e:	18d5      	adds	r5, r2, r3
 8006ea0:	42ac      	cmp	r4, r5
 8006ea2:	d101      	bne.n	8006ea8 <__sfputs_r+0x12>
 8006ea4:	2000      	movs	r0, #0
 8006ea6:	e007      	b.n	8006eb8 <__sfputs_r+0x22>
 8006ea8:	463a      	mov	r2, r7
 8006eaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eae:	4630      	mov	r0, r6
 8006eb0:	f7ff ffda 	bl	8006e68 <__sfputc_r>
 8006eb4:	1c43      	adds	r3, r0, #1
 8006eb6:	d1f3      	bne.n	8006ea0 <__sfputs_r+0xa>
 8006eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006ebc <_vfiprintf_r>:
 8006ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ec0:	460c      	mov	r4, r1
 8006ec2:	b09d      	sub	sp, #116	; 0x74
 8006ec4:	4617      	mov	r7, r2
 8006ec6:	461d      	mov	r5, r3
 8006ec8:	4606      	mov	r6, r0
 8006eca:	b118      	cbz	r0, 8006ed4 <_vfiprintf_r+0x18>
 8006ecc:	6983      	ldr	r3, [r0, #24]
 8006ece:	b90b      	cbnz	r3, 8006ed4 <_vfiprintf_r+0x18>
 8006ed0:	f7ff fb2a 	bl	8006528 <__sinit>
 8006ed4:	4b7c      	ldr	r3, [pc, #496]	; (80070c8 <_vfiprintf_r+0x20c>)
 8006ed6:	429c      	cmp	r4, r3
 8006ed8:	d158      	bne.n	8006f8c <_vfiprintf_r+0xd0>
 8006eda:	6874      	ldr	r4, [r6, #4]
 8006edc:	89a3      	ldrh	r3, [r4, #12]
 8006ede:	0718      	lsls	r0, r3, #28
 8006ee0:	d55e      	bpl.n	8006fa0 <_vfiprintf_r+0xe4>
 8006ee2:	6923      	ldr	r3, [r4, #16]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d05b      	beq.n	8006fa0 <_vfiprintf_r+0xe4>
 8006ee8:	2300      	movs	r3, #0
 8006eea:	9309      	str	r3, [sp, #36]	; 0x24
 8006eec:	2320      	movs	r3, #32
 8006eee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ef2:	2330      	movs	r3, #48	; 0x30
 8006ef4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ef8:	9503      	str	r5, [sp, #12]
 8006efa:	f04f 0b01 	mov.w	fp, #1
 8006efe:	46b8      	mov	r8, r7
 8006f00:	4645      	mov	r5, r8
 8006f02:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006f06:	b10b      	cbz	r3, 8006f0c <_vfiprintf_r+0x50>
 8006f08:	2b25      	cmp	r3, #37	; 0x25
 8006f0a:	d154      	bne.n	8006fb6 <_vfiprintf_r+0xfa>
 8006f0c:	ebb8 0a07 	subs.w	sl, r8, r7
 8006f10:	d00b      	beq.n	8006f2a <_vfiprintf_r+0x6e>
 8006f12:	4653      	mov	r3, sl
 8006f14:	463a      	mov	r2, r7
 8006f16:	4621      	mov	r1, r4
 8006f18:	4630      	mov	r0, r6
 8006f1a:	f7ff ffbc 	bl	8006e96 <__sfputs_r>
 8006f1e:	3001      	adds	r0, #1
 8006f20:	f000 80c2 	beq.w	80070a8 <_vfiprintf_r+0x1ec>
 8006f24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f26:	4453      	add	r3, sl
 8006f28:	9309      	str	r3, [sp, #36]	; 0x24
 8006f2a:	f898 3000 	ldrb.w	r3, [r8]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	f000 80ba 	beq.w	80070a8 <_vfiprintf_r+0x1ec>
 8006f34:	2300      	movs	r3, #0
 8006f36:	f04f 32ff 	mov.w	r2, #4294967295
 8006f3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f3e:	9304      	str	r3, [sp, #16]
 8006f40:	9307      	str	r3, [sp, #28]
 8006f42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006f46:	931a      	str	r3, [sp, #104]	; 0x68
 8006f48:	46a8      	mov	r8, r5
 8006f4a:	2205      	movs	r2, #5
 8006f4c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006f50:	485e      	ldr	r0, [pc, #376]	; (80070cc <_vfiprintf_r+0x210>)
 8006f52:	f7f9 f945 	bl	80001e0 <memchr>
 8006f56:	9b04      	ldr	r3, [sp, #16]
 8006f58:	bb78      	cbnz	r0, 8006fba <_vfiprintf_r+0xfe>
 8006f5a:	06d9      	lsls	r1, r3, #27
 8006f5c:	bf44      	itt	mi
 8006f5e:	2220      	movmi	r2, #32
 8006f60:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006f64:	071a      	lsls	r2, r3, #28
 8006f66:	bf44      	itt	mi
 8006f68:	222b      	movmi	r2, #43	; 0x2b
 8006f6a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006f6e:	782a      	ldrb	r2, [r5, #0]
 8006f70:	2a2a      	cmp	r2, #42	; 0x2a
 8006f72:	d02a      	beq.n	8006fca <_vfiprintf_r+0x10e>
 8006f74:	9a07      	ldr	r2, [sp, #28]
 8006f76:	46a8      	mov	r8, r5
 8006f78:	2000      	movs	r0, #0
 8006f7a:	250a      	movs	r5, #10
 8006f7c:	4641      	mov	r1, r8
 8006f7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f82:	3b30      	subs	r3, #48	; 0x30
 8006f84:	2b09      	cmp	r3, #9
 8006f86:	d969      	bls.n	800705c <_vfiprintf_r+0x1a0>
 8006f88:	b360      	cbz	r0, 8006fe4 <_vfiprintf_r+0x128>
 8006f8a:	e024      	b.n	8006fd6 <_vfiprintf_r+0x11a>
 8006f8c:	4b50      	ldr	r3, [pc, #320]	; (80070d0 <_vfiprintf_r+0x214>)
 8006f8e:	429c      	cmp	r4, r3
 8006f90:	d101      	bne.n	8006f96 <_vfiprintf_r+0xda>
 8006f92:	68b4      	ldr	r4, [r6, #8]
 8006f94:	e7a2      	b.n	8006edc <_vfiprintf_r+0x20>
 8006f96:	4b4f      	ldr	r3, [pc, #316]	; (80070d4 <_vfiprintf_r+0x218>)
 8006f98:	429c      	cmp	r4, r3
 8006f9a:	bf08      	it	eq
 8006f9c:	68f4      	ldreq	r4, [r6, #12]
 8006f9e:	e79d      	b.n	8006edc <_vfiprintf_r+0x20>
 8006fa0:	4621      	mov	r1, r4
 8006fa2:	4630      	mov	r0, r6
 8006fa4:	f7fe fb1e 	bl	80055e4 <__swsetup_r>
 8006fa8:	2800      	cmp	r0, #0
 8006faa:	d09d      	beq.n	8006ee8 <_vfiprintf_r+0x2c>
 8006fac:	f04f 30ff 	mov.w	r0, #4294967295
 8006fb0:	b01d      	add	sp, #116	; 0x74
 8006fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fb6:	46a8      	mov	r8, r5
 8006fb8:	e7a2      	b.n	8006f00 <_vfiprintf_r+0x44>
 8006fba:	4a44      	ldr	r2, [pc, #272]	; (80070cc <_vfiprintf_r+0x210>)
 8006fbc:	1a80      	subs	r0, r0, r2
 8006fbe:	fa0b f000 	lsl.w	r0, fp, r0
 8006fc2:	4318      	orrs	r0, r3
 8006fc4:	9004      	str	r0, [sp, #16]
 8006fc6:	4645      	mov	r5, r8
 8006fc8:	e7be      	b.n	8006f48 <_vfiprintf_r+0x8c>
 8006fca:	9a03      	ldr	r2, [sp, #12]
 8006fcc:	1d11      	adds	r1, r2, #4
 8006fce:	6812      	ldr	r2, [r2, #0]
 8006fd0:	9103      	str	r1, [sp, #12]
 8006fd2:	2a00      	cmp	r2, #0
 8006fd4:	db01      	blt.n	8006fda <_vfiprintf_r+0x11e>
 8006fd6:	9207      	str	r2, [sp, #28]
 8006fd8:	e004      	b.n	8006fe4 <_vfiprintf_r+0x128>
 8006fda:	4252      	negs	r2, r2
 8006fdc:	f043 0302 	orr.w	r3, r3, #2
 8006fe0:	9207      	str	r2, [sp, #28]
 8006fe2:	9304      	str	r3, [sp, #16]
 8006fe4:	f898 3000 	ldrb.w	r3, [r8]
 8006fe8:	2b2e      	cmp	r3, #46	; 0x2e
 8006fea:	d10e      	bne.n	800700a <_vfiprintf_r+0x14e>
 8006fec:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006ff0:	2b2a      	cmp	r3, #42	; 0x2a
 8006ff2:	d138      	bne.n	8007066 <_vfiprintf_r+0x1aa>
 8006ff4:	9b03      	ldr	r3, [sp, #12]
 8006ff6:	1d1a      	adds	r2, r3, #4
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	9203      	str	r2, [sp, #12]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	bfb8      	it	lt
 8007000:	f04f 33ff 	movlt.w	r3, #4294967295
 8007004:	f108 0802 	add.w	r8, r8, #2
 8007008:	9305      	str	r3, [sp, #20]
 800700a:	4d33      	ldr	r5, [pc, #204]	; (80070d8 <_vfiprintf_r+0x21c>)
 800700c:	f898 1000 	ldrb.w	r1, [r8]
 8007010:	2203      	movs	r2, #3
 8007012:	4628      	mov	r0, r5
 8007014:	f7f9 f8e4 	bl	80001e0 <memchr>
 8007018:	b140      	cbz	r0, 800702c <_vfiprintf_r+0x170>
 800701a:	2340      	movs	r3, #64	; 0x40
 800701c:	1b40      	subs	r0, r0, r5
 800701e:	fa03 f000 	lsl.w	r0, r3, r0
 8007022:	9b04      	ldr	r3, [sp, #16]
 8007024:	4303      	orrs	r3, r0
 8007026:	f108 0801 	add.w	r8, r8, #1
 800702a:	9304      	str	r3, [sp, #16]
 800702c:	f898 1000 	ldrb.w	r1, [r8]
 8007030:	482a      	ldr	r0, [pc, #168]	; (80070dc <_vfiprintf_r+0x220>)
 8007032:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007036:	2206      	movs	r2, #6
 8007038:	f108 0701 	add.w	r7, r8, #1
 800703c:	f7f9 f8d0 	bl	80001e0 <memchr>
 8007040:	2800      	cmp	r0, #0
 8007042:	d037      	beq.n	80070b4 <_vfiprintf_r+0x1f8>
 8007044:	4b26      	ldr	r3, [pc, #152]	; (80070e0 <_vfiprintf_r+0x224>)
 8007046:	bb1b      	cbnz	r3, 8007090 <_vfiprintf_r+0x1d4>
 8007048:	9b03      	ldr	r3, [sp, #12]
 800704a:	3307      	adds	r3, #7
 800704c:	f023 0307 	bic.w	r3, r3, #7
 8007050:	3308      	adds	r3, #8
 8007052:	9303      	str	r3, [sp, #12]
 8007054:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007056:	444b      	add	r3, r9
 8007058:	9309      	str	r3, [sp, #36]	; 0x24
 800705a:	e750      	b.n	8006efe <_vfiprintf_r+0x42>
 800705c:	fb05 3202 	mla	r2, r5, r2, r3
 8007060:	2001      	movs	r0, #1
 8007062:	4688      	mov	r8, r1
 8007064:	e78a      	b.n	8006f7c <_vfiprintf_r+0xc0>
 8007066:	2300      	movs	r3, #0
 8007068:	f108 0801 	add.w	r8, r8, #1
 800706c:	9305      	str	r3, [sp, #20]
 800706e:	4619      	mov	r1, r3
 8007070:	250a      	movs	r5, #10
 8007072:	4640      	mov	r0, r8
 8007074:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007078:	3a30      	subs	r2, #48	; 0x30
 800707a:	2a09      	cmp	r2, #9
 800707c:	d903      	bls.n	8007086 <_vfiprintf_r+0x1ca>
 800707e:	2b00      	cmp	r3, #0
 8007080:	d0c3      	beq.n	800700a <_vfiprintf_r+0x14e>
 8007082:	9105      	str	r1, [sp, #20]
 8007084:	e7c1      	b.n	800700a <_vfiprintf_r+0x14e>
 8007086:	fb05 2101 	mla	r1, r5, r1, r2
 800708a:	2301      	movs	r3, #1
 800708c:	4680      	mov	r8, r0
 800708e:	e7f0      	b.n	8007072 <_vfiprintf_r+0x1b6>
 8007090:	ab03      	add	r3, sp, #12
 8007092:	9300      	str	r3, [sp, #0]
 8007094:	4622      	mov	r2, r4
 8007096:	4b13      	ldr	r3, [pc, #76]	; (80070e4 <_vfiprintf_r+0x228>)
 8007098:	a904      	add	r1, sp, #16
 800709a:	4630      	mov	r0, r6
 800709c:	f7fd fe0c 	bl	8004cb8 <_printf_float>
 80070a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80070a4:	4681      	mov	r9, r0
 80070a6:	d1d5      	bne.n	8007054 <_vfiprintf_r+0x198>
 80070a8:	89a3      	ldrh	r3, [r4, #12]
 80070aa:	065b      	lsls	r3, r3, #25
 80070ac:	f53f af7e 	bmi.w	8006fac <_vfiprintf_r+0xf0>
 80070b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80070b2:	e77d      	b.n	8006fb0 <_vfiprintf_r+0xf4>
 80070b4:	ab03      	add	r3, sp, #12
 80070b6:	9300      	str	r3, [sp, #0]
 80070b8:	4622      	mov	r2, r4
 80070ba:	4b0a      	ldr	r3, [pc, #40]	; (80070e4 <_vfiprintf_r+0x228>)
 80070bc:	a904      	add	r1, sp, #16
 80070be:	4630      	mov	r0, r6
 80070c0:	f7fe f8b0 	bl	8005224 <_printf_i>
 80070c4:	e7ec      	b.n	80070a0 <_vfiprintf_r+0x1e4>
 80070c6:	bf00      	nop
 80070c8:	0800745c 	.word	0x0800745c
 80070cc:	0800759c 	.word	0x0800759c
 80070d0:	0800747c 	.word	0x0800747c
 80070d4:	0800743c 	.word	0x0800743c
 80070d8:	080075a2 	.word	0x080075a2
 80070dc:	080075a6 	.word	0x080075a6
 80070e0:	08004cb9 	.word	0x08004cb9
 80070e4:	08006e97 	.word	0x08006e97

080070e8 <_sbrk_r>:
 80070e8:	b538      	push	{r3, r4, r5, lr}
 80070ea:	4c06      	ldr	r4, [pc, #24]	; (8007104 <_sbrk_r+0x1c>)
 80070ec:	2300      	movs	r3, #0
 80070ee:	4605      	mov	r5, r0
 80070f0:	4608      	mov	r0, r1
 80070f2:	6023      	str	r3, [r4, #0]
 80070f4:	f7fa fdae 	bl	8001c54 <_sbrk>
 80070f8:	1c43      	adds	r3, r0, #1
 80070fa:	d102      	bne.n	8007102 <_sbrk_r+0x1a>
 80070fc:	6823      	ldr	r3, [r4, #0]
 80070fe:	b103      	cbz	r3, 8007102 <_sbrk_r+0x1a>
 8007100:	602b      	str	r3, [r5, #0]
 8007102:	bd38      	pop	{r3, r4, r5, pc}
 8007104:	2000040c 	.word	0x2000040c

08007108 <__sread>:
 8007108:	b510      	push	{r4, lr}
 800710a:	460c      	mov	r4, r1
 800710c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007110:	f000 f8a8 	bl	8007264 <_read_r>
 8007114:	2800      	cmp	r0, #0
 8007116:	bfab      	itete	ge
 8007118:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800711a:	89a3      	ldrhlt	r3, [r4, #12]
 800711c:	181b      	addge	r3, r3, r0
 800711e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007122:	bfac      	ite	ge
 8007124:	6563      	strge	r3, [r4, #84]	; 0x54
 8007126:	81a3      	strhlt	r3, [r4, #12]
 8007128:	bd10      	pop	{r4, pc}

0800712a <__swrite>:
 800712a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800712e:	461f      	mov	r7, r3
 8007130:	898b      	ldrh	r3, [r1, #12]
 8007132:	05db      	lsls	r3, r3, #23
 8007134:	4605      	mov	r5, r0
 8007136:	460c      	mov	r4, r1
 8007138:	4616      	mov	r6, r2
 800713a:	d505      	bpl.n	8007148 <__swrite+0x1e>
 800713c:	2302      	movs	r3, #2
 800713e:	2200      	movs	r2, #0
 8007140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007144:	f000 f868 	bl	8007218 <_lseek_r>
 8007148:	89a3      	ldrh	r3, [r4, #12]
 800714a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800714e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007152:	81a3      	strh	r3, [r4, #12]
 8007154:	4632      	mov	r2, r6
 8007156:	463b      	mov	r3, r7
 8007158:	4628      	mov	r0, r5
 800715a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800715e:	f000 b817 	b.w	8007190 <_write_r>

08007162 <__sseek>:
 8007162:	b510      	push	{r4, lr}
 8007164:	460c      	mov	r4, r1
 8007166:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800716a:	f000 f855 	bl	8007218 <_lseek_r>
 800716e:	1c43      	adds	r3, r0, #1
 8007170:	89a3      	ldrh	r3, [r4, #12]
 8007172:	bf15      	itete	ne
 8007174:	6560      	strne	r0, [r4, #84]	; 0x54
 8007176:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800717a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800717e:	81a3      	strheq	r3, [r4, #12]
 8007180:	bf18      	it	ne
 8007182:	81a3      	strhne	r3, [r4, #12]
 8007184:	bd10      	pop	{r4, pc}

08007186 <__sclose>:
 8007186:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800718a:	f000 b813 	b.w	80071b4 <_close_r>
	...

08007190 <_write_r>:
 8007190:	b538      	push	{r3, r4, r5, lr}
 8007192:	4c07      	ldr	r4, [pc, #28]	; (80071b0 <_write_r+0x20>)
 8007194:	4605      	mov	r5, r0
 8007196:	4608      	mov	r0, r1
 8007198:	4611      	mov	r1, r2
 800719a:	2200      	movs	r2, #0
 800719c:	6022      	str	r2, [r4, #0]
 800719e:	461a      	mov	r2, r3
 80071a0:	f7fa fb96 	bl	80018d0 <_write>
 80071a4:	1c43      	adds	r3, r0, #1
 80071a6:	d102      	bne.n	80071ae <_write_r+0x1e>
 80071a8:	6823      	ldr	r3, [r4, #0]
 80071aa:	b103      	cbz	r3, 80071ae <_write_r+0x1e>
 80071ac:	602b      	str	r3, [r5, #0]
 80071ae:	bd38      	pop	{r3, r4, r5, pc}
 80071b0:	2000040c 	.word	0x2000040c

080071b4 <_close_r>:
 80071b4:	b538      	push	{r3, r4, r5, lr}
 80071b6:	4c06      	ldr	r4, [pc, #24]	; (80071d0 <_close_r+0x1c>)
 80071b8:	2300      	movs	r3, #0
 80071ba:	4605      	mov	r5, r0
 80071bc:	4608      	mov	r0, r1
 80071be:	6023      	str	r3, [r4, #0]
 80071c0:	f7fa fd3c 	bl	8001c3c <_close>
 80071c4:	1c43      	adds	r3, r0, #1
 80071c6:	d102      	bne.n	80071ce <_close_r+0x1a>
 80071c8:	6823      	ldr	r3, [r4, #0]
 80071ca:	b103      	cbz	r3, 80071ce <_close_r+0x1a>
 80071cc:	602b      	str	r3, [r5, #0]
 80071ce:	bd38      	pop	{r3, r4, r5, pc}
 80071d0:	2000040c 	.word	0x2000040c

080071d4 <_fstat_r>:
 80071d4:	b538      	push	{r3, r4, r5, lr}
 80071d6:	4c07      	ldr	r4, [pc, #28]	; (80071f4 <_fstat_r+0x20>)
 80071d8:	2300      	movs	r3, #0
 80071da:	4605      	mov	r5, r0
 80071dc:	4608      	mov	r0, r1
 80071de:	4611      	mov	r1, r2
 80071e0:	6023      	str	r3, [r4, #0]
 80071e2:	f7fa fd2e 	bl	8001c42 <_fstat>
 80071e6:	1c43      	adds	r3, r0, #1
 80071e8:	d102      	bne.n	80071f0 <_fstat_r+0x1c>
 80071ea:	6823      	ldr	r3, [r4, #0]
 80071ec:	b103      	cbz	r3, 80071f0 <_fstat_r+0x1c>
 80071ee:	602b      	str	r3, [r5, #0]
 80071f0:	bd38      	pop	{r3, r4, r5, pc}
 80071f2:	bf00      	nop
 80071f4:	2000040c 	.word	0x2000040c

080071f8 <_isatty_r>:
 80071f8:	b538      	push	{r3, r4, r5, lr}
 80071fa:	4c06      	ldr	r4, [pc, #24]	; (8007214 <_isatty_r+0x1c>)
 80071fc:	2300      	movs	r3, #0
 80071fe:	4605      	mov	r5, r0
 8007200:	4608      	mov	r0, r1
 8007202:	6023      	str	r3, [r4, #0]
 8007204:	f7fa fd22 	bl	8001c4c <_isatty>
 8007208:	1c43      	adds	r3, r0, #1
 800720a:	d102      	bne.n	8007212 <_isatty_r+0x1a>
 800720c:	6823      	ldr	r3, [r4, #0]
 800720e:	b103      	cbz	r3, 8007212 <_isatty_r+0x1a>
 8007210:	602b      	str	r3, [r5, #0]
 8007212:	bd38      	pop	{r3, r4, r5, pc}
 8007214:	2000040c 	.word	0x2000040c

08007218 <_lseek_r>:
 8007218:	b538      	push	{r3, r4, r5, lr}
 800721a:	4c07      	ldr	r4, [pc, #28]	; (8007238 <_lseek_r+0x20>)
 800721c:	4605      	mov	r5, r0
 800721e:	4608      	mov	r0, r1
 8007220:	4611      	mov	r1, r2
 8007222:	2200      	movs	r2, #0
 8007224:	6022      	str	r2, [r4, #0]
 8007226:	461a      	mov	r2, r3
 8007228:	f7fa fd12 	bl	8001c50 <_lseek>
 800722c:	1c43      	adds	r3, r0, #1
 800722e:	d102      	bne.n	8007236 <_lseek_r+0x1e>
 8007230:	6823      	ldr	r3, [r4, #0]
 8007232:	b103      	cbz	r3, 8007236 <_lseek_r+0x1e>
 8007234:	602b      	str	r3, [r5, #0]
 8007236:	bd38      	pop	{r3, r4, r5, pc}
 8007238:	2000040c 	.word	0x2000040c

0800723c <__ascii_mbtowc>:
 800723c:	b082      	sub	sp, #8
 800723e:	b901      	cbnz	r1, 8007242 <__ascii_mbtowc+0x6>
 8007240:	a901      	add	r1, sp, #4
 8007242:	b142      	cbz	r2, 8007256 <__ascii_mbtowc+0x1a>
 8007244:	b14b      	cbz	r3, 800725a <__ascii_mbtowc+0x1e>
 8007246:	7813      	ldrb	r3, [r2, #0]
 8007248:	600b      	str	r3, [r1, #0]
 800724a:	7812      	ldrb	r2, [r2, #0]
 800724c:	1c10      	adds	r0, r2, #0
 800724e:	bf18      	it	ne
 8007250:	2001      	movne	r0, #1
 8007252:	b002      	add	sp, #8
 8007254:	4770      	bx	lr
 8007256:	4610      	mov	r0, r2
 8007258:	e7fb      	b.n	8007252 <__ascii_mbtowc+0x16>
 800725a:	f06f 0001 	mvn.w	r0, #1
 800725e:	e7f8      	b.n	8007252 <__ascii_mbtowc+0x16>

08007260 <__malloc_lock>:
 8007260:	4770      	bx	lr

08007262 <__malloc_unlock>:
 8007262:	4770      	bx	lr

08007264 <_read_r>:
 8007264:	b538      	push	{r3, r4, r5, lr}
 8007266:	4c07      	ldr	r4, [pc, #28]	; (8007284 <_read_r+0x20>)
 8007268:	4605      	mov	r5, r0
 800726a:	4608      	mov	r0, r1
 800726c:	4611      	mov	r1, r2
 800726e:	2200      	movs	r2, #0
 8007270:	6022      	str	r2, [r4, #0]
 8007272:	461a      	mov	r2, r3
 8007274:	f7fa fcd4 	bl	8001c20 <_read>
 8007278:	1c43      	adds	r3, r0, #1
 800727a:	d102      	bne.n	8007282 <_read_r+0x1e>
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	b103      	cbz	r3, 8007282 <_read_r+0x1e>
 8007280:	602b      	str	r3, [r5, #0]
 8007282:	bd38      	pop	{r3, r4, r5, pc}
 8007284:	2000040c 	.word	0x2000040c

08007288 <__ascii_wctomb>:
 8007288:	b149      	cbz	r1, 800729e <__ascii_wctomb+0x16>
 800728a:	2aff      	cmp	r2, #255	; 0xff
 800728c:	bf85      	ittet	hi
 800728e:	238a      	movhi	r3, #138	; 0x8a
 8007290:	6003      	strhi	r3, [r0, #0]
 8007292:	700a      	strbls	r2, [r1, #0]
 8007294:	f04f 30ff 	movhi.w	r0, #4294967295
 8007298:	bf98      	it	ls
 800729a:	2001      	movls	r0, #1
 800729c:	4770      	bx	lr
 800729e:	4608      	mov	r0, r1
 80072a0:	4770      	bx	lr
	...

080072a4 <_init>:
 80072a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072a6:	bf00      	nop
 80072a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072aa:	bc08      	pop	{r3}
 80072ac:	469e      	mov	lr, r3
 80072ae:	4770      	bx	lr

080072b0 <_fini>:
 80072b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072b2:	bf00      	nop
 80072b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072b6:	bc08      	pop	{r3}
 80072b8:	469e      	mov	lr, r3
 80072ba:	4770      	bx	lr
