============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Sun Mar  5 19:34:45 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(39)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(50)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(51)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(60)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(67)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(83)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(133)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(134)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 26 trigger nets, 26 data nets.
KIT-1004 : Chipwatcher code = 1100100100111000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2013/23 useful/useless nets, 1128/12 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1762/4 useful/useless nets, 1487/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1746/16 useful/useless nets, 1475/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 346 better
SYN-1014 : Optimize round 2
SYN-1032 : 1490/45 useful/useless nets, 1219/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1514/157 useful/useless nets, 1266/31 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 209 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 50 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1906/5 useful/useless nets, 1658/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 186 (3.67), #lev = 6 (1.95)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 198 (3.65), #lev = 4 (1.79)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 454 instances into 198 LUTs, name keeping = 73%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.819388s wall, 1.500000s user + 0.140625s system = 1.640625s CPU (90.2%)

RUN-1004 : used memory is 147 MB, reserved memory is 112 MB, peak memory is 149 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net tx/uart_data[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net tx/uart_data[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net tx/uart_data[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net tx/uart_data[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 WARNING: The kept net tx/uart_data[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (207 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1121 instances
RUN-0007 : 430 luts, 490 seqs, 94 mslices, 55 lslices, 19 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1394 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 771 nets have 2 pins
RUN-1001 : 483 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     228     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     254     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1119 instances, 430 luts, 490 seqs, 149 slices, 24 macros(149 instances: 94 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 382970
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1119.
PHY-3001 : End clustering;  0.000047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 264276, overlap = 72
PHY-3002 : Step(2): len = 185378, overlap = 72
PHY-3002 : Step(3): len = 111592, overlap = 72
PHY-3002 : Step(4): len = 101338, overlap = 72
PHY-3002 : Step(5): len = 73221.5, overlap = 72
PHY-3002 : Step(6): len = 63503.9, overlap = 72
PHY-3002 : Step(7): len = 57326.2, overlap = 67.5
PHY-3002 : Step(8): len = 51699.6, overlap = 67.5
PHY-3002 : Step(9): len = 48025.4, overlap = 72
PHY-3002 : Step(10): len = 44553.4, overlap = 72
PHY-3002 : Step(11): len = 42585.7, overlap = 72
PHY-3002 : Step(12): len = 39949, overlap = 72
PHY-3002 : Step(13): len = 38054.9, overlap = 72
PHY-3002 : Step(14): len = 36363.7, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.19072e-06
PHY-3002 : Step(15): len = 36647, overlap = 72
PHY-3002 : Step(16): len = 37062.7, overlap = 72
PHY-3002 : Step(17): len = 33639.8, overlap = 67.5
PHY-3002 : Step(18): len = 33649.5, overlap = 67.5
PHY-3002 : Step(19): len = 33687.5, overlap = 67.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.38144e-06
PHY-3002 : Step(20): len = 34104.3, overlap = 67.5
PHY-3002 : Step(21): len = 34168.2, overlap = 67.5
PHY-3002 : Step(22): len = 34237.1, overlap = 63
PHY-3002 : Step(23): len = 34465.9, overlap = 58.5
PHY-3002 : Step(24): len = 35409.1, overlap = 54
PHY-3002 : Step(25): len = 35719.7, overlap = 60.75
PHY-3002 : Step(26): len = 33392.6, overlap = 65.25
PHY-3002 : Step(27): len = 33111.5, overlap = 65.25
PHY-3002 : Step(28): len = 33111.8, overlap = 65.25
PHY-3002 : Step(29): len = 32545.3, overlap = 65.25
PHY-3002 : Step(30): len = 32595.2, overlap = 60.75
PHY-3002 : Step(31): len = 32593.4, overlap = 60.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.76288e-06
PHY-3002 : Step(32): len = 33380.5, overlap = 60.75
PHY-3002 : Step(33): len = 33517, overlap = 60.75
PHY-3002 : Step(34): len = 33568.2, overlap = 60.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.52577e-06
PHY-3002 : Step(35): len = 34617.1, overlap = 60.75
PHY-3002 : Step(36): len = 34752.8, overlap = 60.75
PHY-3002 : Step(37): len = 34707.5, overlap = 54
PHY-3002 : Step(38): len = 35430.5, overlap = 51.75
PHY-3002 : Step(39): len = 35552.3, overlap = 51.75
PHY-3002 : Step(40): len = 35951.5, overlap = 51.75
PHY-3002 : Step(41): len = 35996.3, overlap = 51.75
PHY-3002 : Step(42): len = 35943.9, overlap = 51.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.90515e-05
PHY-3002 : Step(43): len = 36618.6, overlap = 47.25
PHY-3002 : Step(44): len = 36674.1, overlap = 47.25
PHY-3002 : Step(45): len = 36740.3, overlap = 47.25
PHY-3002 : Step(46): len = 36740.6, overlap = 47.25
PHY-3002 : Step(47): len = 36732.5, overlap = 54
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.81031e-05
PHY-3002 : Step(48): len = 37152.8, overlap = 54
PHY-3002 : Step(49): len = 37268.3, overlap = 54
PHY-3002 : Step(50): len = 37350, overlap = 54
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021435s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(51): len = 40674.8, overlap = 7.1875
PHY-3002 : Step(52): len = 40716.4, overlap = 6.9375
PHY-3002 : Step(53): len = 39245.3, overlap = 8.21875
PHY-3002 : Step(54): len = 39164.2, overlap = 9.09375
PHY-3002 : Step(55): len = 38887.2, overlap = 7.65625
PHY-3002 : Step(56): len = 38562.2, overlap = 10.75
PHY-3002 : Step(57): len = 37656.2, overlap = 12.6875
PHY-3002 : Step(58): len = 37655.1, overlap = 12.9375
PHY-3002 : Step(59): len = 37583.7, overlap = 12.4375
PHY-3002 : Step(60): len = 37463.9, overlap = 11.6562
PHY-3002 : Step(61): len = 37025.3, overlap = 10.875
PHY-3002 : Step(62): len = 37047.6, overlap = 10.875
PHY-3002 : Step(63): len = 36977.1, overlap = 11.5
PHY-3002 : Step(64): len = 36946, overlap = 11.4375
PHY-3002 : Step(65): len = 36900.7, overlap = 12.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00098193
PHY-3002 : Step(66): len = 36610.6, overlap = 12.5625
PHY-3002 : Step(67): len = 36559.6, overlap = 12.25
PHY-3002 : Step(68): len = 36410.6, overlap = 13.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.57135e-05
PHY-3002 : Step(69): len = 37543.5, overlap = 59.875
PHY-3002 : Step(70): len = 37543.5, overlap = 59.875
PHY-3002 : Step(71): len = 36971.7, overlap = 63.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.1427e-05
PHY-3002 : Step(72): len = 38704.7, overlap = 45.2188
PHY-3002 : Step(73): len = 38704.7, overlap = 45.2188
PHY-3002 : Step(74): len = 37871.1, overlap = 45.3125
PHY-3002 : Step(75): len = 37945, overlap = 43.9062
PHY-3002 : Step(76): len = 38361.4, overlap = 44.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.2854e-05
PHY-3002 : Step(77): len = 38638.4, overlap = 39.0625
PHY-3002 : Step(78): len = 39046.5, overlap = 38.5625
PHY-3002 : Step(79): len = 39306.3, overlap = 37.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000125708
PHY-3002 : Step(80): len = 38647.8, overlap = 37.7188
PHY-3002 : Step(81): len = 38787.5, overlap = 38.0625
PHY-3002 : Step(82): len = 38916.9, overlap = 36.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000251416
PHY-3002 : Step(83): len = 38688.8, overlap = 36.25
PHY-3002 : Step(84): len = 38699.2, overlap = 36.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000502832
PHY-3002 : Step(85): len = 38450.4, overlap = 35.3438
PHY-3002 : Step(86): len = 38450.4, overlap = 35.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000825571
PHY-3002 : Step(87): len = 38733.6, overlap = 35.5625
PHY-3002 : Step(88): len = 38733.6, overlap = 35.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00163917
PHY-3002 : Step(89): len = 38781, overlap = 31.4062
PHY-3002 : Step(90): len = 38904.6, overlap = 31.5312
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00327833
PHY-3002 : Step(91): len = 38935.4, overlap = 31.2812
PHY-3002 : Step(92): len = 38828.1, overlap = 31
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00655667
PHY-3002 : Step(93): len = 38839.6, overlap = 31.25
PHY-3002 : Step(94): len = 38839.6, overlap = 31.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 67.00 peak overflow 3.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1394.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46840, over cnt = 162(0%), over = 605, worst = 12
PHY-1001 : End global iterations;  0.128836s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (48.5%)

PHY-1001 : Congestion index: top1 = 31.25, top5 = 19.18, top10 = 12.28, top15 = 8.82.
PHY-1001 : End incremental global routing;  0.197194s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (55.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6075, tnet num: 1392, tinst num: 1119, tnode num: 8073, tedge num: 10217.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.184445s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (101.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.405871s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (77.0%)

OPT-1001 : Current memory(MB): used = 200, reserve = 165, peak = 200.
OPT-1001 : End physical optimization;  0.424533s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (77.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 430 LUT to BLE ...
SYN-4008 : Packed 430 LUT and 178 SEQ to BLE.
SYN-4003 : Packing 312 remaining SEQ's ...
SYN-4005 : Packed 199 SEQ with LUT/SLICE
SYN-4006 : 82 single LUT's are left
SYN-4006 : 113 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 543/872 primitive instances ...
PHY-3001 : End packing;  0.048152s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (129.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 508 instances
RUN-1001 : 228 mslices, 228 lslices, 19 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1221 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 581 nets have 2 pins
RUN-1001 : 497 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 506 instances, 456 slices, 24 macros(149 instances: 94 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 39163.4, Over = 42
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.85003e-05
PHY-3002 : Step(95): len = 38239.4, overlap = 43.25
PHY-3002 : Step(96): len = 38268.5, overlap = 43
PHY-3002 : Step(97): len = 38127.1, overlap = 44.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.70006e-05
PHY-3002 : Step(98): len = 38250.1, overlap = 43
PHY-3002 : Step(99): len = 38464, overlap = 41.75
PHY-3002 : Step(100): len = 38665.6, overlap = 41
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.40012e-05
PHY-3002 : Step(101): len = 39027.2, overlap = 38.25
PHY-3002 : Step(102): len = 39156.4, overlap = 38
PHY-3002 : Step(103): len = 39487.6, overlap = 37
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.186988s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (33.4%)

PHY-3001 : Trial Legalized: Len = 53010.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00103195
PHY-3002 : Step(104): len = 47306.5, overlap = 7.75
PHY-3002 : Step(105): len = 46060.4, overlap = 10.5
PHY-3002 : Step(106): len = 44106.8, overlap = 11.5
PHY-3002 : Step(107): len = 43041.2, overlap = 11.75
PHY-3002 : Step(108): len = 42615.6, overlap = 13.25
PHY-3002 : Step(109): len = 42156.6, overlap = 15.25
PHY-3002 : Step(110): len = 42033, overlap = 15.25
PHY-3002 : Step(111): len = 41718.8, overlap = 15.75
PHY-3002 : Step(112): len = 41612.8, overlap = 15.75
PHY-3002 : Step(113): len = 41419.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00206389
PHY-3002 : Step(114): len = 41472.2, overlap = 16
PHY-3002 : Step(115): len = 41467, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00412779
PHY-3002 : Step(116): len = 41362.8, overlap = 16.5
PHY-3002 : Step(117): len = 41362.8, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006086s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47589.6, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006624s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 11 instances has been re-located, deltaX = 0, deltaY = 12, maxDist = 2.
PHY-3001 : Final: Len = 47953.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 66/1221.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58800, over cnt = 162(0%), over = 268, worst = 5
PHY-1002 : len = 60312, over cnt = 76(0%), over = 98, worst = 3
PHY-1002 : len = 61184, over cnt = 21(0%), over = 32, worst = 3
PHY-1002 : len = 61400, over cnt = 7(0%), over = 10, worst = 3
PHY-1002 : len = 61480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.236911s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (6.6%)

PHY-1001 : Congestion index: top1 = 28.69, top5 = 20.98, top10 = 15.67, top15 = 11.85.
PHY-1001 : End incremental global routing;  0.303804s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (20.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5286, tnet num: 1219, tinst num: 506, tnode num: 6770, tedge num: 9205.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.202464s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.531498s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (55.9%)

OPT-1001 : Current memory(MB): used = 204, reserve = 169, peak = 204.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001850s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1047/1221.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008434s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.69, top5 = 20.98, top10 = 15.67, top15 = 11.85.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002331s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.618913s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (58.1%)

RUN-1003 : finish command "place" in  6.677613s wall, 1.531250s user + 0.828125s system = 2.359375s CPU (35.3%)

RUN-1004 : used memory is 183 MB, reserved memory is 149 MB, peak memory is 206 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 508 instances
RUN-1001 : 228 mslices, 228 lslices, 19 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1221 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 581 nets have 2 pins
RUN-1001 : 497 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5286, tnet num: 1219, tinst num: 506, tnode num: 6770, tedge num: 9205.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 228 mslices, 228 lslices, 19 pads, 28 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 698 clock pins, and constraint 1484 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58376, over cnt = 165(0%), over = 274, worst = 5
PHY-1002 : len = 60016, over cnt = 80(0%), over = 98, worst = 3
PHY-1002 : len = 60856, over cnt = 16(0%), over = 23, worst = 3
PHY-1002 : len = 61120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.233335s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (60.3%)

PHY-1001 : Congestion index: top1 = 28.62, top5 = 20.91, top10 = 15.67, top15 = 11.78.
PHY-1001 : End global routing;  0.299488s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (62.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 233, reserve = 199, peak = 246.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net type/depth[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[10] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[10] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 499, reserve = 468, peak = 499.
PHY-1001 : End build detailed router design. 4.144723s wall, 3.562500s user + 0.125000s system = 3.687500s CPU (89.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 23944, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.366642s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (80.0%)

PHY-1001 : Current memory(MB): used = 531, reserve = 502, peak = 531.
PHY-1001 : End phase 1; 1.378949s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (80.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 243904, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 532, reserve = 503, peak = 533.
PHY-1001 : End initial routed; 6.420760s wall, 4.765625s user + 0.000000s system = 4.765625s CPU (74.2%)

PHY-1001 : Current memory(MB): used = 532, reserve = 503, peak = 533.
PHY-1001 : End phase 2; 6.420820s wall, 4.765625s user + 0.000000s system = 4.765625s CPU (74.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 243792, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.048262s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (64.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 243760, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.035806s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (87.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 243792, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.027859s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 9 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.204070s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (91.9%)

PHY-1001 : Current memory(MB): used = 546, reserve = 516, peak = 546.
PHY-1001 : End phase 3; 0.465806s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (93.9%)

PHY-1003 : Routed, final wirelength = 243792
PHY-1001 : Current memory(MB): used = 546, reserve = 517, peak = 546.
PHY-1001 : End export database. 0.017049s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.6%)

PHY-1001 : End detail routing;  12.705620s wall, 10.125000s user + 0.140625s system = 10.265625s CPU (80.8%)

RUN-1003 : finish command "route" in  13.334428s wall, 10.562500s user + 0.187500s system = 10.750000s CPU (80.6%)

RUN-1004 : used memory is 478 MB, reserved memory is 450 MB, peak memory is 546 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      747   out of  19600    3.81%
#reg                      511   out of  19600    2.61%
#le                       860
  #lut only               349   out of    860   40.58%
  #reg only               113   out of    860   13.14%
  #lut&reg                398   out of    860   46.28%
#dsp                        0   out of     29    0.00%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       19   out of     66   28.79%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            223
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        118
#3        adc/clk_adc          GCLK               lslice             type/sel3_syn_886.q0    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |860    |598     |149     |526     |28      |0       |
|  adc                               |adc_ctrl       |11     |11      |0       |10      |0       |0       |
|  fifo_list                         |fifo_ctrl      |124    |75      |36      |53      |4       |0       |
|    fifo_list                       |fifo           |118    |69      |36      |48      |4       |0       |
|      ram_inst                      |ram_infer_fifo |17     |17      |0       |2       |4       |0       |
|  rx                                |uart_rx        |54     |48      |6       |35      |0       |0       |
|  tx                                |uart_tx        |61     |52      |8       |37      |0       |0       |
|  type                              |type_choice    |121    |113     |8       |65      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |487    |297     |91      |310     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |487    |297     |91      |310     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |202    |121     |0       |197     |0       |0       |
|        reg_inst                    |register       |200    |119     |0       |195     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |285    |176     |91      |113     |0       |0       |
|        bus_inst                    |bus_top        |87     |47      |30      |33      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |31     |16      |10      |10      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |25     |15      |10      |8       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |28     |14      |10      |12      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |111    |82      |29      |52      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       562   
    #2          2       341   
    #3          3       106   
    #4          4        50   
    #5        5-10       86   
    #6        11-50      42   
    #7       51-100      4    
    #8       101-500     2    
  Average     3.09            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 7158798d3ac9d088d4bb0dda9efa02569fe81c809ac7f47025b818318154f57a -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 506
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1221, pip num: 14078
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 9
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1579 valid insts, and 36391 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010000011100100100111000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  3.715358s wall, 21.156250s user + 0.187500s system = 21.343750s CPU (574.5%)

RUN-1004 : used memory is 483 MB, reserved memory is 456 MB, peak memory is 681 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_193445.log"
