
####################################################
# Sites
sites - DSP48_X1Y54 DSP48_X1Y55 DSP48_X1Y56 DSP48_X1Y57 DSP48_X2Y54 DSP48_X2Y55 DSP48_X2Y56 DSP48_X2Y57 RAMB18_X1Y54 RAMB18_X1Y55 RAMB18_X1Y56 RAMB18_X1Y57 RAMB18_X2Y54 RAMB18_X2Y55 RAMB18_X2Y56 RAMB18_X2Y57 RAMB36_X1Y27 RAMB36_X1Y28 RAMB36_X2Y27 RAMB36_X2Y28 SLICE_X32Y133 SLICE_X32Y134 SLICE_X32Y135 SLICE_X32Y136 SLICE_X32Y137 SLICE_X32Y138 SLICE_X32Y139 SLICE_X32Y140 SLICE_X32Y141 SLICE_X32Y142 SLICE_X32Y143 SLICE_X32Y144 SLICE_X32Y145 SLICE_X32Y146 SLICE_X33Y133 SLICE_X33Y134 SLICE_X33Y135 SLICE_X33Y136 SLICE_X33Y137 SLICE_X33Y138 SLICE_X33Y139 SLICE_X33Y140 SLICE_X33Y141 SLICE_X33Y142 SLICE_X33Y143 SLICE_X33Y144 SLICE_X33Y145 SLICE_X33Y146 SLICE_X34Y133 SLICE_X34Y134 SLICE_X34Y135 SLICE_X34Y136 SLICE_X34Y137 SLICE_X34Y138 SLICE_X34Y139 SLICE_X34Y140 SLICE_X34Y141 SLICE_X34Y142 SLICE_X34Y143 SLICE_X34Y144 SLICE_X34Y145 SLICE_X34Y146 SLICE_X35Y133 SLICE_X35Y134 SLICE_X35Y135 SLICE_X35Y136 SLICE_X35Y137 SLICE_X35Y138 SLICE_X35Y139 SLICE_X35Y140 SLICE_X35Y141 SLICE_X35Y142 SLICE_X35Y143 SLICE_X35Y144 SLICE_X35Y145 SLICE_X35Y146 SLICE_X36Y133 SLICE_X36Y134 SLICE_X36Y135 SLICE_X36Y136 SLICE_X36Y137 SLICE_X36Y138 SLICE_X36Y139 SLICE_X36Y140 SLICE_X36Y141 SLICE_X36Y142 SLICE_X36Y143 SLICE_X36Y144 SLICE_X36Y145 SLICE_X36Y146 SLICE_X37Y133 SLICE_X37Y134 SLICE_X37Y135 SLICE_X37Y136 SLICE_X37Y137 SLICE_X37Y138 SLICE_X37Y139 SLICE_X37Y140 SLICE_X37Y141 SLICE_X37Y142 SLICE_X37Y143 SLICE_X37Y144 SLICE_X37Y145 SLICE_X37Y146 SLICE_X38Y133 SLICE_X38Y134 SLICE_X38Y135 SLICE_X38Y136 SLICE_X38Y137 SLICE_X38Y138 SLICE_X38Y139 SLICE_X38Y140 SLICE_X38Y141 SLICE_X38Y142 SLICE_X38Y143 SLICE_X38Y144 SLICE_X38Y145 SLICE_X38Y146 SLICE_X39Y133 SLICE_X39Y134 SLICE_X39Y135 SLICE_X39Y136 SLICE_X39Y137 SLICE_X39Y138 SLICE_X39Y139 SLICE_X39Y140 SLICE_X39Y141 SLICE_X39Y142 SLICE_X39Y143 SLICE_X39Y144 SLICE_X39Y145 SLICE_X39Y146 SLICE_X40Y133 SLICE_X40Y134 SLICE_X40Y135 SLICE_X40Y136 SLICE_X40Y137 SLICE_X40Y138 SLICE_X40Y139 SLICE_X40Y140 SLICE_X40Y141 SLICE_X40Y142 SLICE_X40Y143 SLICE_X40Y144 SLICE_X40Y145 SLICE_X40Y146 SLICE_X41Y133 SLICE_X41Y134 SLICE_X41Y135 SLICE_X41Y136 SLICE_X41Y137 SLICE_X41Y138 SLICE_X41Y139 SLICE_X41Y140 SLICE_X41Y141 SLICE_X41Y142 SLICE_X41Y143 SLICE_X41Y144 SLICE_X41Y145 SLICE_X41Y146 SLICE_X42Y133 SLICE_X42Y134 SLICE_X42Y135 SLICE_X42Y136 SLICE_X42Y137 SLICE_X42Y138 SLICE_X42Y139 SLICE_X42Y140 SLICE_X42Y141 SLICE_X42Y142 SLICE_X42Y143 SLICE_X42Y144 SLICE_X42Y145 SLICE_X42Y146 SLICE_X43Y133 SLICE_X43Y134 SLICE_X43Y135 SLICE_X43Y136 SLICE_X43Y137 SLICE_X43Y138 SLICE_X43Y139 SLICE_X43Y140 SLICE_X43Y141 SLICE_X43Y142 SLICE_X43Y143 SLICE_X43Y144 SLICE_X43Y145 SLICE_X43Y146 SLICE_X44Y133 SLICE_X44Y134 SLICE_X44Y135 SLICE_X44Y136 SLICE_X44Y137 SLICE_X44Y138 SLICE_X44Y139 SLICE_X44Y140 SLICE_X44Y141 SLICE_X44Y142 SLICE_X44Y143 SLICE_X44Y144 SLICE_X44Y145 SLICE_X44Y146 SLICE_X45Y133 SLICE_X45Y134 SLICE_X45Y135 SLICE_X45Y136 SLICE_X45Y137 SLICE_X45Y138 SLICE_X45Y139 SLICE_X45Y140 SLICE_X45Y141 SLICE_X45Y142 SLICE_X45Y143 SLICE_X45Y144 SLICE_X45Y145 SLICE_X45Y146 SLICE_X46Y133 SLICE_X46Y134 SLICE_X46Y135 SLICE_X46Y136 SLICE_X46Y137 SLICE_X46Y138 SLICE_X46Y139 SLICE_X46Y140 SLICE_X46Y141 SLICE_X46Y142 SLICE_X46Y143 SLICE_X46Y144 SLICE_X46Y145 SLICE_X46Y146 SLICE_X47Y133 SLICE_X47Y134 SLICE_X47Y135 SLICE_X47Y136 SLICE_X47Y137 SLICE_X47Y138 SLICE_X47Y139 SLICE_X47Y140 SLICE_X47Y141 SLICE_X47Y142 SLICE_X47Y143 SLICE_X47Y144 SLICE_X47Y145 SLICE_X47Y146 SLICE_X48Y133 SLICE_X48Y134 SLICE_X48Y135 SLICE_X48Y136 SLICE_X48Y137 SLICE_X48Y138 SLICE_X48Y139 SLICE_X48Y140 SLICE_X48Y141 SLICE_X48Y142 SLICE_X48Y143 SLICE_X48Y144 SLICE_X48Y145 SLICE_X48Y146 SLICE_X49Y133 SLICE_X49Y134 SLICE_X49Y135 SLICE_X49Y136 SLICE_X49Y137 SLICE_X49Y138 SLICE_X49Y139 SLICE_X49Y140 SLICE_X49Y141 SLICE_X49Y142 SLICE_X49Y143 SLICE_X49Y144 SLICE_X49Y145 SLICE_X49Y146 SLICE_X50Y133 SLICE_X50Y134 SLICE_X50Y135 SLICE_X50Y136 SLICE_X50Y137 SLICE_X50Y138 SLICE_X50Y139 SLICE_X50Y140 SLICE_X50Y141 SLICE_X50Y142 SLICE_X50Y143 SLICE_X50Y144 SLICE_X50Y145 SLICE_X50Y146 SLICE_X51Y133 SLICE_X51Y134 SLICE_X51Y135 SLICE_X51Y136 SLICE_X51Y137 SLICE_X51Y138 SLICE_X51Y139 SLICE_X51Y140 SLICE_X51Y141 SLICE_X51Y142 SLICE_X51Y143 SLICE_X51Y144 SLICE_X51Y145 SLICE_X51Y146 SLICE_X52Y133 SLICE_X52Y134 SLICE_X52Y135 SLICE_X52Y136 SLICE_X52Y137 SLICE_X52Y138 SLICE_X52Y139 SLICE_X52Y140 SLICE_X52Y141 SLICE_X52Y142 SLICE_X52Y143 SLICE_X52Y144 SLICE_X52Y145 SLICE_X52Y146 SLICE_X53Y133 SLICE_X53Y134 SLICE_X53Y135 SLICE_X53Y136 SLICE_X53Y137 SLICE_X53Y138 SLICE_X53Y139 SLICE_X53Y140 SLICE_X53Y141 SLICE_X53Y142 SLICE_X53Y143 SLICE_X53Y144 SLICE_X53Y145 SLICE_X53Y146 SLICE_X54Y133 SLICE_X54Y134 SLICE_X54Y135 SLICE_X54Y136 SLICE_X54Y137 SLICE_X54Y138 SLICE_X54Y139 SLICE_X54Y140 SLICE_X54Y141 SLICE_X54Y142 SLICE_X54Y143 SLICE_X54Y144 SLICE_X54Y145 SLICE_X54Y146 SLICE_X55Y133 SLICE_X55Y134 SLICE_X55Y135 SLICE_X55Y136 SLICE_X55Y137 SLICE_X55Y138 SLICE_X55Y139 SLICE_X55Y140 SLICE_X55Y141 SLICE_X55Y142 SLICE_X55Y143 SLICE_X55Y144 SLICE_X55Y145 SLICE_X55Y146 SLICE_X56Y133 SLICE_X56Y134 SLICE_X56Y135 SLICE_X56Y136 SLICE_X56Y137 SLICE_X56Y138 SLICE_X56Y139 SLICE_X56Y140 SLICE_X56Y141 SLICE_X56Y142 SLICE_X56Y143 SLICE_X56Y144 SLICE_X56Y145 SLICE_X56Y146 SLICE_X57Y133 SLICE_X57Y134 SLICE_X57Y135 SLICE_X57Y136 SLICE_X57Y137 SLICE_X57Y138 SLICE_X57Y139 SLICE_X57Y140 SLICE_X57Y141 SLICE_X57Y142 SLICE_X57Y143 SLICE_X57Y144 SLICE_X57Y145 SLICE_X57Y146 SLICE_X58Y133 SLICE_X58Y134 SLICE_X58Y135 SLICE_X58Y136 SLICE_X58Y137 SLICE_X58Y138 SLICE_X58Y139 SLICE_X58Y140 SLICE_X58Y141 SLICE_X58Y142 SLICE_X58Y143 SLICE_X58Y144 SLICE_X58Y145 SLICE_X58Y146 SLICE_X59Y133 SLICE_X59Y134 SLICE_X59Y135 SLICE_X59Y136 SLICE_X59Y137 SLICE_X59Y138 SLICE_X59Y139 SLICE_X59Y140 SLICE_X59Y141 SLICE_X59Y142 SLICE_X59Y143 SLICE_X59Y144 SLICE_X59Y145 SLICE_X59Y146 SLICE_X60Y133 SLICE_X60Y134 SLICE_X60Y135 SLICE_X60Y136 SLICE_X60Y137 SLICE_X60Y138 SLICE_X60Y139 SLICE_X60Y140 SLICE_X60Y141 SLICE_X60Y142 SLICE_X60Y143 SLICE_X60Y144 SLICE_X60Y145 SLICE_X60Y146 SLICE_X61Y133 SLICE_X61Y134 SLICE_X61Y135 SLICE_X61Y136 SLICE_X61Y137 SLICE_X61Y138 SLICE_X61Y139 SLICE_X61Y140 SLICE_X61Y141 SLICE_X61Y142 SLICE_X61Y143 SLICE_X61Y144 SLICE_X61Y145 SLICE_X61Y146 SLICE_X62Y133 SLICE_X62Y134 SLICE_X62Y135 SLICE_X62Y136 SLICE_X62Y137 SLICE_X62Y138 SLICE_X62Y139 SLICE_X62Y140 SLICE_X62Y141 SLICE_X62Y142 SLICE_X62Y143 SLICE_X62Y144 SLICE_X62Y145 SLICE_X62Y146 SLICE_X63Y133 SLICE_X63Y134 SLICE_X63Y135 SLICE_X63Y136 SLICE_X63Y137 SLICE_X63Y138 SLICE_X63Y139 SLICE_X63Y140 SLICE_X63Y141 SLICE_X63Y142 SLICE_X63Y143 SLICE_X63Y144 SLICE_X63Y145 SLICE_X63Y146 SLICE_X64Y133 SLICE_X64Y134 SLICE_X64Y135 SLICE_X64Y136 SLICE_X64Y137 SLICE_X64Y138 SLICE_X64Y139 SLICE_X64Y140 SLICE_X64Y141 SLICE_X64Y142 SLICE_X64Y143 SLICE_X64Y144 SLICE_X64Y145 SLICE_X64Y146 SLICE_X65Y133 SLICE_X65Y134 SLICE_X65Y135 SLICE_X65Y136 SLICE_X65Y137 SLICE_X65Y138 SLICE_X65Y139 SLICE_X65Y140 SLICE_X65Y141 SLICE_X65Y142 SLICE_X65Y143 SLICE_X65Y144 SLICE_X65Y145 SLICE_X65Y146 SLICE_X66Y133 SLICE_X66Y134 SLICE_X66Y135 SLICE_X66Y136 SLICE_X66Y137 SLICE_X66Y138 SLICE_X66Y139 SLICE_X66Y140 SLICE_X66Y141 SLICE_X66Y142 SLICE_X66Y143 SLICE_X66Y144 SLICE_X66Y145 SLICE_X66Y146 SLICE_X67Y133 SLICE_X67Y134 SLICE_X67Y135 SLICE_X67Y136 SLICE_X67Y137 SLICE_X67Y138 SLICE_X67Y139 SLICE_X67Y140 SLICE_X67Y141 SLICE_X67Y142 SLICE_X67Y143 SLICE_X67Y144 SLICE_X67Y145 SLICE_X67Y146 SLICE_X68Y133 SLICE_X68Y134 SLICE_X68Y135 SLICE_X68Y136 SLICE_X68Y137 SLICE_X68Y138 SLICE_X68Y139 SLICE_X68Y140 SLICE_X68Y141 SLICE_X68Y142 SLICE_X68Y143 SLICE_X68Y144 SLICE_X68Y145 SLICE_X68Y146 SLICE_X69Y133 SLICE_X69Y134 SLICE_X69Y135 SLICE_X69Y136 SLICE_X69Y137 SLICE_X69Y138 SLICE_X69Y139 SLICE_X69Y140 SLICE_X69Y141 SLICE_X69Y142 SLICE_X69Y143 SLICE_X69Y144 SLICE_X69Y145 SLICE_X69Y146 SLICE_X70Y133 SLICE_X70Y134 SLICE_X70Y135 SLICE_X70Y136 SLICE_X70Y137 SLICE_X70Y138 SLICE_X70Y139 SLICE_X70Y140 SLICE_X70Y141 SLICE_X70Y142 SLICE_X70Y143 SLICE_X70Y144 SLICE_X70Y145 SLICE_X70Y146 SLICE_X71Y133 SLICE_X71Y134 SLICE_X71Y135 SLICE_X71Y136 SLICE_X71Y137 SLICE_X71Y138 SLICE_X71Y139 SLICE_X71Y140 SLICE_X71Y141 SLICE_X71Y142 SLICE_X71Y143 SLICE_X71Y144 SLICE_X71Y145 SLICE_X71Y146 SLICE_X72Y133 SLICE_X72Y134 SLICE_X72Y135 SLICE_X72Y136 SLICE_X72Y137 SLICE_X72Y138 SLICE_X72Y139 SLICE_X72Y140 SLICE_X72Y141 SLICE_X72Y142 SLICE_X72Y143 SLICE_X72Y144 SLICE_X72Y145 SLICE_X72Y146 SLICE_X73Y133 SLICE_X73Y134 SLICE_X73Y135 SLICE_X73Y136 SLICE_X73Y137 SLICE_X73Y138 SLICE_X73Y139 SLICE_X73Y140 SLICE_X73Y141 SLICE_X73Y142 SLICE_X73Y143 SLICE_X73Y144 SLICE_X73Y145 SLICE_X73Y146 SLICE_X74Y133 SLICE_X74Y134 SLICE_X74Y135 SLICE_X74Y136 SLICE_X74Y137 SLICE_X74Y138 SLICE_X74Y139 SLICE_X74Y140 SLICE_X74Y141 SLICE_X74Y142 SLICE_X74Y143 SLICE_X74Y144 SLICE_X74Y145 SLICE_X74Y146 SLICE_X75Y133 SLICE_X75Y134 SLICE_X75Y135 SLICE_X75Y136 SLICE_X75Y137 SLICE_X75Y138 SLICE_X75Y139 SLICE_X75Y140 SLICE_X75Y141 SLICE_X75Y142 SLICE_X75Y143 SLICE_X75Y144 SLICE_X75Y145 SLICE_X75Y146 SLICE_X76Y133 SLICE_X76Y134 SLICE_X76Y135 SLICE_X76Y136 SLICE_X76Y137 SLICE_X76Y138 SLICE_X76Y139 SLICE_X76Y140 SLICE_X76Y141 SLICE_X76Y142 SLICE_X76Y143 SLICE_X76Y144 SLICE_X76Y145 SLICE_X76Y146 SLICE_X77Y133 SLICE_X77Y134 SLICE_X77Y135 SLICE_X77Y136 SLICE_X77Y137 SLICE_X77Y138 SLICE_X77Y139 SLICE_X77Y140 SLICE_X77Y141 SLICE_X77Y142 SLICE_X77Y143 SLICE_X77Y144 SLICE_X77Y145 SLICE_X77Y146 SLICE_X78Y133 SLICE_X78Y134 SLICE_X78Y135 SLICE_X78Y136 SLICE_X78Y137 SLICE_X78Y138 SLICE_X78Y139 SLICE_X78Y140 SLICE_X78Y141 SLICE_X78Y142 SLICE_X78Y143 SLICE_X78Y144 SLICE_X78Y145 SLICE_X78Y146 SLICE_X79Y133 SLICE_X79Y134 SLICE_X79Y135 SLICE_X79Y136 SLICE_X79Y137 SLICE_X79Y138 SLICE_X79Y139 SLICE_X79Y140 SLICE_X79Y141 SLICE_X79Y142 SLICE_X79Y143 SLICE_X79Y144 SLICE_X79Y145 SLICE_X79Y146 SLICE_X80Y133 SLICE_X80Y134 SLICE_X80Y135 SLICE_X80Y136 SLICE_X80Y137 SLICE_X80Y138 SLICE_X80Y139 SLICE_X80Y140 SLICE_X80Y141 SLICE_X80Y142 SLICE_X80Y143 SLICE_X80Y144 SLICE_X80Y145 SLICE_X80Y146 SLICE_X81Y133 SLICE_X81Y134 SLICE_X81Y135 SLICE_X81Y136 SLICE_X81Y137 SLICE_X81Y138 SLICE_X81Y139 SLICE_X81Y140 SLICE_X81Y141 SLICE_X81Y142 SLICE_X81Y143 SLICE_X81Y144 SLICE_X81Y145 SLICE_X81Y146

####################################################
# Cells
cnt[0]_i_1 - 
nets: {cnt[0]_i_1_n_0 cnt[0]_i_1/O}, {sel cnt[0]_i_1/I0}, {ready cnt[0]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X52Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cnt[1]_i_1 - 
nets: {cnt[1]_i_1_n_0 cnt[1]_i_1/O}, {cnt_reg_n_0_[1] cnt[1]_i_1/I0}, {sel cnt[1]_i_1/I1}, {ready cnt[1]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h06, 
LOC: SLICE_X53Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

cnt[2]_i_1 - 
nets: {cnt[2]_i_1_n_0 cnt[2]_i_1/O}, {cnt_reg_n_0_[2] cnt[2]_i_1/I0}, {cnt_reg_n_0_[1] cnt[2]_i_1/I1}, {sel cnt[2]_i_1/I2}, {ready cnt[2]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h006A, 
LOC: SLICE_X52Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

cnt[3]_i_1 - 
nets: {cnt[3]_i_1_n_0 cnt[3]_i_1/O}, {cnt_reg_n_0_[3] cnt[3]_i_1/I0}, {cnt_reg_n_0_[2] cnt[3]_i_1/I1}, {sel cnt[3]_i_1/I2}, {cnt_reg_n_0_[1] cnt[3]_i_1/I3}, {ready cnt[3]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h00006AAA, 
LOC: SLICE_X52Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cnt[4]_i_1 - 
nets: {cnt[4]_i_1_n_0 cnt[4]_i_1/O}, {cnt_reg_n_0_[4] cnt[4]_i_1/I0}, {cnt_reg_n_0_[3] cnt[4]_i_1/I1}, {cnt_reg_n_0_[1] cnt[4]_i_1/I2}, {sel cnt[4]_i_1/I3}, {cnt_reg_n_0_[2] cnt[4]_i_1/I4}, {ready cnt[4]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h000000006AAAAAAA, 
LOC: SLICE_X52Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cnt[5]_i_1 - 
nets: {cnt[5]_i_1_n_0 cnt[5]_i_1/O}, {cnt_reg_n_0_[5] cnt[5]_i_1/I0}, {cnt[6]_i_3_n_0 cnt[5]_i_1/I1}, {ready cnt[5]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h06, 
LOC: SLICE_X52Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

cnt[6]_i_1 - 
nets: {cnt[6]_i_1_n_0 cnt[6]_i_1/O}, {start cnt[6]_i_1/I0}, {ready cnt[6]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X54Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cnt[6]_i_2 - 
nets: {cnt[6]_i_2_n_0 cnt[6]_i_2/O}, {cnt_reg_n_0_[5] cnt[6]_i_2/I0}, {cnt[6]_i_3_n_0 cnt[6]_i_2/I1}, {ready cnt[6]_i_2/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X52Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

cnt[6]_i_3 - 
nets: {cnt[6]_i_3_n_0 cnt[6]_i_3/O}, {cnt_reg_n_0_[4] cnt[6]_i_3/I0}, {cnt_reg_n_0_[2] cnt[6]_i_3/I1}, {sel cnt[6]_i_3/I2}, {cnt_reg_n_0_[1] cnt[6]_i_3/I3}, {cnt_reg_n_0_[3] cnt[6]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X52Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cnt_reg[0] - 
nets: {sel cnt_reg[0]/Q}, {clock cnt_reg[0]/C}, {cnt[6]_i_1_n_0 cnt_reg[0]/CE}, {cnt[0]_i_1_n_0 cnt_reg[0]/D}, {reset cnt_reg[0]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X52Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

cnt_reg[1] - 
nets: {cnt_reg_n_0_[1] cnt_reg[1]/Q}, {clock cnt_reg[1]/C}, {cnt[6]_i_1_n_0 cnt_reg[1]/CE}, {cnt[1]_i_1_n_0 cnt_reg[1]/D}, {reset cnt_reg[1]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

cnt_reg[2] - 
nets: {cnt_reg_n_0_[2] cnt_reg[2]/Q}, {clock cnt_reg[2]/C}, {cnt[6]_i_1_n_0 cnt_reg[2]/CE}, {cnt[2]_i_1_n_0 cnt_reg[2]/D}, {reset cnt_reg[2]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X52Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

cnt_reg[3] - 
nets: {cnt_reg_n_0_[3] cnt_reg[3]/Q}, {clock cnt_reg[3]/C}, {cnt[6]_i_1_n_0 cnt_reg[3]/CE}, {cnt[3]_i_1_n_0 cnt_reg[3]/D}, {reset cnt_reg[3]/S}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X52Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

cnt_reg[4] - 
nets: {cnt_reg_n_0_[4] cnt_reg[4]/Q}, {clock cnt_reg[4]/C}, {cnt[6]_i_1_n_0 cnt_reg[4]/CE}, {cnt[4]_i_1_n_0 cnt_reg[4]/D}, {reset cnt_reg[4]/S}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X52Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

cnt_reg[5] - 
nets: {cnt_reg_n_0_[5] cnt_reg[5]/Q}, {clock cnt_reg[5]/C}, {cnt[6]_i_1_n_0 cnt_reg[5]/CE}, {cnt[5]_i_1_n_0 cnt_reg[5]/D}, {reset cnt_reg[5]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X52Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

cnt_reg[6] - 
nets: {ready cnt_reg[6]/Q}, {clock cnt_reg[6]/C}, {cnt[6]_i_1_n_0 cnt_reg[6]/CE}, {cnt[6]_i_2_n_0 cnt_reg[6]/D}, {reset cnt_reg[6]/S}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X52Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

k0_reg[0] - 
nets: {k0[0] k0_reg[0]/Q}, {clock k0_reg[0]/C}, {ready k0_reg[0]/CE}, {key[0] k0_reg[0]/D}, {<const0> k0_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[10] - 
nets: {k0[10] k0_reg[10]/Q}, {clock k0_reg[10]/C}, {ready k0_reg[10]/CE}, {key[10] k0_reg[10]/D}, {<const0> k0_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[11] - 
nets: {k0[11] k0_reg[11]/Q}, {clock k0_reg[11]/C}, {ready k0_reg[11]/CE}, {key[11] k0_reg[11]/D}, {<const0> k0_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[12] - 
nets: {k0[12] k0_reg[12]/Q}, {clock k0_reg[12]/C}, {ready k0_reg[12]/CE}, {key[12] k0_reg[12]/D}, {<const0> k0_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[13] - 
nets: {k0[13] k0_reg[13]/Q}, {clock k0_reg[13]/C}, {ready k0_reg[13]/CE}, {key[13] k0_reg[13]/D}, {<const0> k0_reg[13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[14] - 
nets: {k0[14] k0_reg[14]/Q}, {clock k0_reg[14]/C}, {ready k0_reg[14]/CE}, {key[14] k0_reg[14]/D}, {<const0> k0_reg[14]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[15] - 
nets: {k0[15] k0_reg[15]/Q}, {clock k0_reg[15]/C}, {ready k0_reg[15]/CE}, {key[15] k0_reg[15]/D}, {<const0> k0_reg[15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[16] - 
nets: {k0[16] k0_reg[16]/Q}, {clock k0_reg[16]/C}, {ready k0_reg[16]/CE}, {key[16] k0_reg[16]/D}, {<const0> k0_reg[16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[17] - 
nets: {k0[17] k0_reg[17]/Q}, {clock k0_reg[17]/C}, {ready k0_reg[17]/CE}, {key[17] k0_reg[17]/D}, {<const0> k0_reg[17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[18] - 
nets: {k0[18] k0_reg[18]/Q}, {clock k0_reg[18]/C}, {ready k0_reg[18]/CE}, {key[18] k0_reg[18]/D}, {<const0> k0_reg[18]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[19] - 
nets: {k0[19] k0_reg[19]/Q}, {clock k0_reg[19]/C}, {ready k0_reg[19]/CE}, {key[19] k0_reg[19]/D}, {<const0> k0_reg[19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[1] - 
nets: {k0[1] k0_reg[1]/Q}, {clock k0_reg[1]/C}, {ready k0_reg[1]/CE}, {key[1] k0_reg[1]/D}, {<const0> k0_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[20] - 
nets: {k0[20] k0_reg[20]/Q}, {clock k0_reg[20]/C}, {ready k0_reg[20]/CE}, {key[20] k0_reg[20]/D}, {<const0> k0_reg[20]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[21] - 
nets: {k0[21] k0_reg[21]/Q}, {clock k0_reg[21]/C}, {ready k0_reg[21]/CE}, {key[21] k0_reg[21]/D}, {<const0> k0_reg[21]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[22] - 
nets: {k0[22] k0_reg[22]/Q}, {clock k0_reg[22]/C}, {ready k0_reg[22]/CE}, {key[22] k0_reg[22]/D}, {<const0> k0_reg[22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[23] - 
nets: {k0[23] k0_reg[23]/Q}, {clock k0_reg[23]/C}, {ready k0_reg[23]/CE}, {key[23] k0_reg[23]/D}, {<const0> k0_reg[23]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[24] - 
nets: {k0[24] k0_reg[24]/Q}, {clock k0_reg[24]/C}, {ready k0_reg[24]/CE}, {key[24] k0_reg[24]/D}, {<const0> k0_reg[24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[25] - 
nets: {k0[25] k0_reg[25]/Q}, {clock k0_reg[25]/C}, {ready k0_reg[25]/CE}, {key[25] k0_reg[25]/D}, {<const0> k0_reg[25]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[26] - 
nets: {k0[26] k0_reg[26]/Q}, {clock k0_reg[26]/C}, {ready k0_reg[26]/CE}, {key[26] k0_reg[26]/D}, {<const0> k0_reg[26]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[27] - 
nets: {k0[27] k0_reg[27]/Q}, {clock k0_reg[27]/C}, {ready k0_reg[27]/CE}, {key[27] k0_reg[27]/D}, {<const0> k0_reg[27]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[28] - 
nets: {k0[28] k0_reg[28]/Q}, {clock k0_reg[28]/C}, {ready k0_reg[28]/CE}, {key[28] k0_reg[28]/D}, {<const0> k0_reg[28]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[29] - 
nets: {k0[29] k0_reg[29]/Q}, {clock k0_reg[29]/C}, {ready k0_reg[29]/CE}, {key[29] k0_reg[29]/D}, {<const0> k0_reg[29]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[2] - 
nets: {k0[2] k0_reg[2]/Q}, {clock k0_reg[2]/C}, {ready k0_reg[2]/CE}, {key[2] k0_reg[2]/D}, {<const0> k0_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[30] - 
nets: {k0[30] k0_reg[30]/Q}, {clock k0_reg[30]/C}, {ready k0_reg[30]/CE}, {key[30] k0_reg[30]/D}, {<const0> k0_reg[30]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[31] - 
nets: {k0[31] k0_reg[31]/Q}, {clock k0_reg[31]/C}, {ready k0_reg[31]/CE}, {key[31] k0_reg[31]/D}, {<const0> k0_reg[31]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[3] - 
nets: {k0[3] k0_reg[3]/Q}, {clock k0_reg[3]/C}, {ready k0_reg[3]/CE}, {key[3] k0_reg[3]/D}, {<const0> k0_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[4] - 
nets: {k0[4] k0_reg[4]/Q}, {clock k0_reg[4]/C}, {ready k0_reg[4]/CE}, {key[4] k0_reg[4]/D}, {<const0> k0_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[5] - 
nets: {k0[5] k0_reg[5]/Q}, {clock k0_reg[5]/C}, {ready k0_reg[5]/CE}, {key[5] k0_reg[5]/D}, {<const0> k0_reg[5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[6] - 
nets: {k0[6] k0_reg[6]/Q}, {clock k0_reg[6]/C}, {ready k0_reg[6]/CE}, {key[6] k0_reg[6]/D}, {<const0> k0_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[7] - 
nets: {k0[7] k0_reg[7]/Q}, {clock k0_reg[7]/C}, {ready k0_reg[7]/CE}, {key[7] k0_reg[7]/D}, {<const0> k0_reg[7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[8] - 
nets: {k0[8] k0_reg[8]/Q}, {clock k0_reg[8]/C}, {ready k0_reg[8]/CE}, {key[8] k0_reg[8]/D}, {<const0> k0_reg[8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k0_reg[9] - 
nets: {k0[9] k0_reg[9]/Q}, {clock k0_reg[9]/C}, {ready k0_reg[9]/CE}, {key[9] k0_reg[9]/D}, {<const0> k0_reg[9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[0] - 
nets: {k1[0] k1_reg[0]/Q}, {clock k1_reg[0]/C}, {ready k1_reg[0]/CE}, {key[32] k1_reg[0]/D}, {<const0> k1_reg[0]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[10] - 
nets: {k1[10] k1_reg[10]/Q}, {clock k1_reg[10]/C}, {ready k1_reg[10]/CE}, {key[42] k1_reg[10]/D}, {<const0> k1_reg[10]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[11] - 
nets: {k1[11] k1_reg[11]/Q}, {clock k1_reg[11]/C}, {ready k1_reg[11]/CE}, {key[43] k1_reg[11]/D}, {<const0> k1_reg[11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[12] - 
nets: {k1[12] k1_reg[12]/Q}, {clock k1_reg[12]/C}, {ready k1_reg[12]/CE}, {key[44] k1_reg[12]/D}, {<const0> k1_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[13] - 
nets: {k1[13] k1_reg[13]/Q}, {clock k1_reg[13]/C}, {ready k1_reg[13]/CE}, {key[45] k1_reg[13]/D}, {<const0> k1_reg[13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[14] - 
nets: {k1[14] k1_reg[14]/Q}, {clock k1_reg[14]/C}, {ready k1_reg[14]/CE}, {key[46] k1_reg[14]/D}, {<const0> k1_reg[14]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[15] - 
nets: {k1[15] k1_reg[15]/Q}, {clock k1_reg[15]/C}, {ready k1_reg[15]/CE}, {key[47] k1_reg[15]/D}, {<const0> k1_reg[15]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[16] - 
nets: {k1[16] k1_reg[16]/Q}, {clock k1_reg[16]/C}, {ready k1_reg[16]/CE}, {key[48] k1_reg[16]/D}, {<const0> k1_reg[16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[17] - 
nets: {k1[17] k1_reg[17]/Q}, {clock k1_reg[17]/C}, {ready k1_reg[17]/CE}, {key[49] k1_reg[17]/D}, {<const0> k1_reg[17]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[18] - 
nets: {k1[18] k1_reg[18]/Q}, {clock k1_reg[18]/C}, {ready k1_reg[18]/CE}, {key[50] k1_reg[18]/D}, {<const0> k1_reg[18]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[19] - 
nets: {k1[19] k1_reg[19]/Q}, {clock k1_reg[19]/C}, {ready k1_reg[19]/CE}, {key[51] k1_reg[19]/D}, {<const0> k1_reg[19]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[1] - 
nets: {k1[1] k1_reg[1]/Q}, {clock k1_reg[1]/C}, {ready k1_reg[1]/CE}, {key[33] k1_reg[1]/D}, {<const0> k1_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[20] - 
nets: {k1[20] k1_reg[20]/Q}, {clock k1_reg[20]/C}, {ready k1_reg[20]/CE}, {key[52] k1_reg[20]/D}, {<const0> k1_reg[20]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[21] - 
nets: {k1[21] k1_reg[21]/Q}, {clock k1_reg[21]/C}, {ready k1_reg[21]/CE}, {key[53] k1_reg[21]/D}, {<const0> k1_reg[21]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[22] - 
nets: {k1[22] k1_reg[22]/Q}, {clock k1_reg[22]/C}, {ready k1_reg[22]/CE}, {key[54] k1_reg[22]/D}, {<const0> k1_reg[22]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[23] - 
nets: {k1[23] k1_reg[23]/Q}, {clock k1_reg[23]/C}, {ready k1_reg[23]/CE}, {key[55] k1_reg[23]/D}, {<const0> k1_reg[23]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[24] - 
nets: {k1[24] k1_reg[24]/Q}, {clock k1_reg[24]/C}, {ready k1_reg[24]/CE}, {key[56] k1_reg[24]/D}, {<const0> k1_reg[24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[25] - 
nets: {k1[25] k1_reg[25]/Q}, {clock k1_reg[25]/C}, {ready k1_reg[25]/CE}, {key[57] k1_reg[25]/D}, {<const0> k1_reg[25]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[26] - 
nets: {k1[26] k1_reg[26]/Q}, {clock k1_reg[26]/C}, {ready k1_reg[26]/CE}, {key[58] k1_reg[26]/D}, {<const0> k1_reg[26]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[27] - 
nets: {k1[27] k1_reg[27]/Q}, {clock k1_reg[27]/C}, {ready k1_reg[27]/CE}, {key[59] k1_reg[27]/D}, {<const0> k1_reg[27]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[28] - 
nets: {k1[28] k1_reg[28]/Q}, {clock k1_reg[28]/C}, {ready k1_reg[28]/CE}, {key[60] k1_reg[28]/D}, {<const0> k1_reg[28]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[29] - 
nets: {k1[29] k1_reg[29]/Q}, {clock k1_reg[29]/C}, {ready k1_reg[29]/CE}, {key[61] k1_reg[29]/D}, {<const0> k1_reg[29]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[2] - 
nets: {k1[2] k1_reg[2]/Q}, {clock k1_reg[2]/C}, {ready k1_reg[2]/CE}, {key[34] k1_reg[2]/D}, {<const0> k1_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[30] - 
nets: {k1[30] k1_reg[30]/Q}, {clock k1_reg[30]/C}, {ready k1_reg[30]/CE}, {key[62] k1_reg[30]/D}, {<const0> k1_reg[30]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[31] - 
nets: {k1[31] k1_reg[31]/Q}, {clock k1_reg[31]/C}, {ready k1_reg[31]/CE}, {key[63] k1_reg[31]/D}, {<const0> k1_reg[31]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[3] - 
nets: {k1[3] k1_reg[3]/Q}, {clock k1_reg[3]/C}, {ready k1_reg[3]/CE}, {key[35] k1_reg[3]/D}, {<const0> k1_reg[3]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[4] - 
nets: {k1[4] k1_reg[4]/Q}, {clock k1_reg[4]/C}, {ready k1_reg[4]/CE}, {key[36] k1_reg[4]/D}, {<const0> k1_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[5] - 
nets: {k1[5] k1_reg[5]/Q}, {clock k1_reg[5]/C}, {ready k1_reg[5]/CE}, {key[37] k1_reg[5]/D}, {<const0> k1_reg[5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[6] - 
nets: {k1[6] k1_reg[6]/Q}, {clock k1_reg[6]/C}, {ready k1_reg[6]/CE}, {key[38] k1_reg[6]/D}, {<const0> k1_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[7] - 
nets: {k1[7] k1_reg[7]/Q}, {clock k1_reg[7]/C}, {ready k1_reg[7]/CE}, {key[39] k1_reg[7]/D}, {<const0> k1_reg[7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[8] - 
nets: {k1[8] k1_reg[8]/Q}, {clock k1_reg[8]/C}, {ready k1_reg[8]/CE}, {key[40] k1_reg[8]/D}, {<const0> k1_reg[8]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k1_reg[9] - 
nets: {k1[9] k1_reg[9]/Q}, {clock k1_reg[9]/C}, {ready k1_reg[9]/CE}, {key[41] k1_reg[9]/D}, {<const0> k1_reg[9]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[0] - 
nets: {k2[0] k2_reg[0]/Q}, {clock k2_reg[0]/C}, {ready k2_reg[0]/CE}, {key[64] k2_reg[0]/D}, {<const0> k2_reg[0]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[10] - 
nets: {k2[10] k2_reg[10]/Q}, {clock k2_reg[10]/C}, {ready k2_reg[10]/CE}, {key[74] k2_reg[10]/D}, {<const0> k2_reg[10]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[11] - 
nets: {k2[11] k2_reg[11]/Q}, {clock k2_reg[11]/C}, {ready k2_reg[11]/CE}, {key[75] k2_reg[11]/D}, {<const0> k2_reg[11]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[12] - 
nets: {k2[12] k2_reg[12]/Q}, {clock k2_reg[12]/C}, {ready k2_reg[12]/CE}, {key[76] k2_reg[12]/D}, {<const0> k2_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[13] - 
nets: {k2[13] k2_reg[13]/Q}, {clock k2_reg[13]/C}, {ready k2_reg[13]/CE}, {key[77] k2_reg[13]/D}, {<const0> k2_reg[13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[14] - 
nets: {k2[14] k2_reg[14]/Q}, {clock k2_reg[14]/C}, {ready k2_reg[14]/CE}, {key[78] k2_reg[14]/D}, {<const0> k2_reg[14]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[15] - 
nets: {k2[15] k2_reg[15]/Q}, {clock k2_reg[15]/C}, {ready k2_reg[15]/CE}, {key[79] k2_reg[15]/D}, {<const0> k2_reg[15]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[16] - 
nets: {k2[16] k2_reg[16]/Q}, {clock k2_reg[16]/C}, {ready k2_reg[16]/CE}, {key[80] k2_reg[16]/D}, {<const0> k2_reg[16]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[17] - 
nets: {k2[17] k2_reg[17]/Q}, {clock k2_reg[17]/C}, {ready k2_reg[17]/CE}, {key[81] k2_reg[17]/D}, {<const0> k2_reg[17]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[18] - 
nets: {k2[18] k2_reg[18]/Q}, {clock k2_reg[18]/C}, {ready k2_reg[18]/CE}, {key[82] k2_reg[18]/D}, {<const0> k2_reg[18]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[19] - 
nets: {k2[19] k2_reg[19]/Q}, {clock k2_reg[19]/C}, {ready k2_reg[19]/CE}, {key[83] k2_reg[19]/D}, {<const0> k2_reg[19]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[1] - 
nets: {k2[1] k2_reg[1]/Q}, {clock k2_reg[1]/C}, {ready k2_reg[1]/CE}, {key[65] k2_reg[1]/D}, {<const0> k2_reg[1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[20] - 
nets: {k2[20] k2_reg[20]/Q}, {clock k2_reg[20]/C}, {ready k2_reg[20]/CE}, {key[84] k2_reg[20]/D}, {<const0> k2_reg[20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[21] - 
nets: {k2[21] k2_reg[21]/Q}, {clock k2_reg[21]/C}, {ready k2_reg[21]/CE}, {key[85] k2_reg[21]/D}, {<const0> k2_reg[21]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[22] - 
nets: {k2[22] k2_reg[22]/Q}, {clock k2_reg[22]/C}, {ready k2_reg[22]/CE}, {key[86] k2_reg[22]/D}, {<const0> k2_reg[22]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[23] - 
nets: {k2[23] k2_reg[23]/Q}, {clock k2_reg[23]/C}, {ready k2_reg[23]/CE}, {key[87] k2_reg[23]/D}, {<const0> k2_reg[23]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[24] - 
nets: {k2[24] k2_reg[24]/Q}, {clock k2_reg[24]/C}, {ready k2_reg[24]/CE}, {key[88] k2_reg[24]/D}, {<const0> k2_reg[24]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[25] - 
nets: {k2[25] k2_reg[25]/Q}, {clock k2_reg[25]/C}, {ready k2_reg[25]/CE}, {key[89] k2_reg[25]/D}, {<const0> k2_reg[25]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[26] - 
nets: {k2[26] k2_reg[26]/Q}, {clock k2_reg[26]/C}, {ready k2_reg[26]/CE}, {key[90] k2_reg[26]/D}, {<const0> k2_reg[26]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[27] - 
nets: {k2[27] k2_reg[27]/Q}, {clock k2_reg[27]/C}, {ready k2_reg[27]/CE}, {key[91] k2_reg[27]/D}, {<const0> k2_reg[27]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[28] - 
nets: {k2[28] k2_reg[28]/Q}, {clock k2_reg[28]/C}, {ready k2_reg[28]/CE}, {key[92] k2_reg[28]/D}, {<const0> k2_reg[28]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[29] - 
nets: {k2[29] k2_reg[29]/Q}, {clock k2_reg[29]/C}, {ready k2_reg[29]/CE}, {key[93] k2_reg[29]/D}, {<const0> k2_reg[29]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[2] - 
nets: {k2[2] k2_reg[2]/Q}, {clock k2_reg[2]/C}, {ready k2_reg[2]/CE}, {key[66] k2_reg[2]/D}, {<const0> k2_reg[2]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[30] - 
nets: {k2[30] k2_reg[30]/Q}, {clock k2_reg[30]/C}, {ready k2_reg[30]/CE}, {key[94] k2_reg[30]/D}, {<const0> k2_reg[30]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[31] - 
nets: {k2[31] k2_reg[31]/Q}, {clock k2_reg[31]/C}, {ready k2_reg[31]/CE}, {key[95] k2_reg[31]/D}, {<const0> k2_reg[31]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[3] - 
nets: {k2[3] k2_reg[3]/Q}, {clock k2_reg[3]/C}, {ready k2_reg[3]/CE}, {key[67] k2_reg[3]/D}, {<const0> k2_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[4] - 
nets: {k2[4] k2_reg[4]/Q}, {clock k2_reg[4]/C}, {ready k2_reg[4]/CE}, {key[68] k2_reg[4]/D}, {<const0> k2_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[5] - 
nets: {k2[5] k2_reg[5]/Q}, {clock k2_reg[5]/C}, {ready k2_reg[5]/CE}, {key[69] k2_reg[5]/D}, {<const0> k2_reg[5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[6] - 
nets: {k2[6] k2_reg[6]/Q}, {clock k2_reg[6]/C}, {ready k2_reg[6]/CE}, {key[70] k2_reg[6]/D}, {<const0> k2_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[7] - 
nets: {k2[7] k2_reg[7]/Q}, {clock k2_reg[7]/C}, {ready k2_reg[7]/CE}, {key[71] k2_reg[7]/D}, {<const0> k2_reg[7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[8] - 
nets: {k2[8] k2_reg[8]/Q}, {clock k2_reg[8]/C}, {ready k2_reg[8]/CE}, {key[72] k2_reg[8]/D}, {<const0> k2_reg[8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k2_reg[9] - 
nets: {k2[9] k2_reg[9]/Q}, {clock k2_reg[9]/C}, {ready k2_reg[9]/CE}, {key[73] k2_reg[9]/D}, {<const0> k2_reg[9]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[0] - 
nets: {k3[0] k3_reg[0]/Q}, {clock k3_reg[0]/C}, {ready k3_reg[0]/CE}, {key[96] k3_reg[0]/D}, {<const0> k3_reg[0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[10] - 
nets: {k3[10] k3_reg[10]/Q}, {clock k3_reg[10]/C}, {ready k3_reg[10]/CE}, {key[106] k3_reg[10]/D}, {<const0> k3_reg[10]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[11] - 
nets: {k3[11] k3_reg[11]/Q}, {clock k3_reg[11]/C}, {ready k3_reg[11]/CE}, {key[107] k3_reg[11]/D}, {<const0> k3_reg[11]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[12] - 
nets: {k3[12] k3_reg[12]/Q}, {clock k3_reg[12]/C}, {ready k3_reg[12]/CE}, {key[108] k3_reg[12]/D}, {<const0> k3_reg[12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[13] - 
nets: {k3[13] k3_reg[13]/Q}, {clock k3_reg[13]/C}, {ready k3_reg[13]/CE}, {key[109] k3_reg[13]/D}, {<const0> k3_reg[13]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[14] - 
nets: {k3[14] k3_reg[14]/Q}, {clock k3_reg[14]/C}, {ready k3_reg[14]/CE}, {key[110] k3_reg[14]/D}, {<const0> k3_reg[14]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[15] - 
nets: {k3[15] k3_reg[15]/Q}, {clock k3_reg[15]/C}, {ready k3_reg[15]/CE}, {key[111] k3_reg[15]/D}, {<const0> k3_reg[15]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[16] - 
nets: {k3[16] k3_reg[16]/Q}, {clock k3_reg[16]/C}, {ready k3_reg[16]/CE}, {key[112] k3_reg[16]/D}, {<const0> k3_reg[16]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[17] - 
nets: {k3[17] k3_reg[17]/Q}, {clock k3_reg[17]/C}, {ready k3_reg[17]/CE}, {key[113] k3_reg[17]/D}, {<const0> k3_reg[17]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[18] - 
nets: {k3[18] k3_reg[18]/Q}, {clock k3_reg[18]/C}, {ready k3_reg[18]/CE}, {key[114] k3_reg[18]/D}, {<const0> k3_reg[18]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[19] - 
nets: {k3[19] k3_reg[19]/Q}, {clock k3_reg[19]/C}, {ready k3_reg[19]/CE}, {key[115] k3_reg[19]/D}, {<const0> k3_reg[19]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[1] - 
nets: {k3[1] k3_reg[1]/Q}, {clock k3_reg[1]/C}, {ready k3_reg[1]/CE}, {key[97] k3_reg[1]/D}, {<const0> k3_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[20] - 
nets: {k3[20] k3_reg[20]/Q}, {clock k3_reg[20]/C}, {ready k3_reg[20]/CE}, {key[116] k3_reg[20]/D}, {<const0> k3_reg[20]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[21] - 
nets: {k3[21] k3_reg[21]/Q}, {clock k3_reg[21]/C}, {ready k3_reg[21]/CE}, {key[117] k3_reg[21]/D}, {<const0> k3_reg[21]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[22] - 
nets: {k3[22] k3_reg[22]/Q}, {clock k3_reg[22]/C}, {ready k3_reg[22]/CE}, {key[118] k3_reg[22]/D}, {<const0> k3_reg[22]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[23] - 
nets: {k3[23] k3_reg[23]/Q}, {clock k3_reg[23]/C}, {ready k3_reg[23]/CE}, {key[119] k3_reg[23]/D}, {<const0> k3_reg[23]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[24] - 
nets: {k3[24] k3_reg[24]/Q}, {clock k3_reg[24]/C}, {ready k3_reg[24]/CE}, {key[120] k3_reg[24]/D}, {<const0> k3_reg[24]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[25] - 
nets: {k3[25] k3_reg[25]/Q}, {clock k3_reg[25]/C}, {ready k3_reg[25]/CE}, {key[121] k3_reg[25]/D}, {<const0> k3_reg[25]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[26] - 
nets: {k3[26] k3_reg[26]/Q}, {clock k3_reg[26]/C}, {ready k3_reg[26]/CE}, {key[122] k3_reg[26]/D}, {<const0> k3_reg[26]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[27] - 
nets: {k3[27] k3_reg[27]/Q}, {clock k3_reg[27]/C}, {ready k3_reg[27]/CE}, {key[123] k3_reg[27]/D}, {<const0> k3_reg[27]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[28] - 
nets: {k3[28] k3_reg[28]/Q}, {clock k3_reg[28]/C}, {ready k3_reg[28]/CE}, {key[124] k3_reg[28]/D}, {<const0> k3_reg[28]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[29] - 
nets: {k3[29] k3_reg[29]/Q}, {clock k3_reg[29]/C}, {ready k3_reg[29]/CE}, {key[125] k3_reg[29]/D}, {<const0> k3_reg[29]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[2] - 
nets: {k3[2] k3_reg[2]/Q}, {clock k3_reg[2]/C}, {ready k3_reg[2]/CE}, {key[98] k3_reg[2]/D}, {<const0> k3_reg[2]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[30] - 
nets: {k3[30] k3_reg[30]/Q}, {clock k3_reg[30]/C}, {ready k3_reg[30]/CE}, {key[126] k3_reg[30]/D}, {<const0> k3_reg[30]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[31] - 
nets: {k3[31] k3_reg[31]/Q}, {clock k3_reg[31]/C}, {ready k3_reg[31]/CE}, {key[127] k3_reg[31]/D}, {<const0> k3_reg[31]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[3] - 
nets: {k3[3] k3_reg[3]/Q}, {clock k3_reg[3]/C}, {ready k3_reg[3]/CE}, {key[99] k3_reg[3]/D}, {<const0> k3_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[4] - 
nets: {k3[4] k3_reg[4]/Q}, {clock k3_reg[4]/C}, {ready k3_reg[4]/CE}, {key[100] k3_reg[4]/D}, {<const0> k3_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[5] - 
nets: {k3[5] k3_reg[5]/Q}, {clock k3_reg[5]/C}, {ready k3_reg[5]/CE}, {key[101] k3_reg[5]/D}, {<const0> k3_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[6] - 
nets: {k3[6] k3_reg[6]/Q}, {clock k3_reg[6]/C}, {ready k3_reg[6]/CE}, {key[102] k3_reg[6]/D}, {<const0> k3_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[7] - 
nets: {k3[7] k3_reg[7]/Q}, {clock k3_reg[7]/C}, {ready k3_reg[7]/CE}, {key[103] k3_reg[7]/D}, {<const0> k3_reg[7]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[8] - 
nets: {k3[8] k3_reg[8]/Q}, {clock k3_reg[8]/C}, {ready k3_reg[8]/CE}, {key[104] k3_reg[8]/D}, {<const0> k3_reg[8]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

k3_reg[9] - 
nets: {k3[9] k3_reg[9]/Q}, {clock k3_reg[9]/C}, {ready k3_reg[9]/CE}, {key[105] k3_reg[9]/D}, {<const0> k3_reg[9]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sum[0]_i_2 - 
nets: {sum[0]_i_2_n_0 sum[0]_i_2/O}, {sum_reg[3] sum[0]_i_2/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[0]_i_5 - 
nets: {sum[0]_i_5_n_0 sum[0]_i_5/O}, {sum_reg[0] sum[0]_i_5/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[12]_i_3 - 
nets: {sum[12]_i_3_n_0 sum[12]_i_3/O}, {sum_reg[14] sum[12]_i_3/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[12]_i_4 - 
nets: {sum[12]_i_4_n_0 sum[12]_i_4/O}, {sum_reg[13] sum[12]_i_4/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[12]_i_5 - 
nets: {sum[12]_i_5_n_0 sum[12]_i_5/O}, {sum_reg[12] sum[12]_i_5/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[16]_i_3 - 
nets: {sum[16]_i_3_n_0 sum[16]_i_3/O}, {sum_reg[18] sum[16]_i_3/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[16]_i_4 - 
nets: {sum[16]_i_4_n_0 sum[16]_i_4/O}, {sum_reg[17] sum[16]_i_4/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[16]_i_5 - 
nets: {sum[16]_i_5_n_0 sum[16]_i_5/O}, {sum_reg[16] sum[16]_i_5/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[20]_i_4 - 
nets: {sum[20]_i_4_n_0 sum[20]_i_4/O}, {sum_reg[21] sum[20]_i_4/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[20]_i_5 - 
nets: {sum[20]_i_5_n_0 sum[20]_i_5/O}, {sum_reg[20] sum[20]_i_5/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[24]_i_2 - 
nets: {sum[24]_i_2_n_0 sum[24]_i_2/O}, {sum_reg[27] sum[24]_i_2/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[24]_i_3 - 
nets: {sum[24]_i_3_n_0 sum[24]_i_3/O}, {sum_reg[26] sum[24]_i_3/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[24]_i_4 - 
nets: {sum[24]_i_4_n_0 sum[24]_i_4/O}, {sum_reg[25] sum[24]_i_4/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[28]_i_2 - 
nets: {sum[28]_i_2_n_0 sum[28]_i_2/O}, {sum_reg[31] sum[28]_i_2/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[28]_i_5 - 
nets: {sum[28]_i_5_n_0 sum[28]_i_5/O}, {sum_reg[28] sum[28]_i_5/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[4]_i_2 - 
nets: {sum[4]_i_2_n_0 sum[4]_i_2/O}, {sum_reg[7] sum[4]_i_2/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[4]_i_4 - 
nets: {sum[4]_i_4_n_0 sum[4]_i_4/O}, {sum_reg[5] sum[4]_i_4/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[4]_i_5 - 
nets: {sum[4]_i_5_n_0 sum[4]_i_5/O}, {sum_reg[4] sum[4]_i_5/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[8]_i_2 - 
nets: {sum[8]_i_2_n_0 sum[8]_i_2/O}, {sum_reg[11] sum[8]_i_2/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum[8]_i_5 - 
nets: {sum[8]_i_5_n_0 sum[8]_i_5/O}, {sum_reg[8] sum[8]_i_5/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X53Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sum_reg[0] - 
nets: {sum_reg[0] sum_reg[0]/Q}, {clock sum_reg[0]/C}, {sel sum_reg[0]/CE}, {sum_reg[0]_i_1_n_7 sum_reg[0]/D}, {ready sum_reg[0]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[0]_i_1 - 
nets: {sum_reg[0]_i_1_n_0 sum_reg[0]_i_1/CO[3]}, { sum_reg[0]_i_1/CO[2]}, { sum_reg[0]_i_1/CO[1]}, { sum_reg[0]_i_1/CO[0]}, {sum_reg[0]_i_1_n_4 sum_reg[0]_i_1/O[3]}, {sum_reg[0]_i_1_n_5 sum_reg[0]_i_1/O[2]}, {sum_reg[0]_i_1_n_6 sum_reg[0]_i_1/O[1]}, {sum_reg[0]_i_1_n_7 sum_reg[0]_i_1/O[0]}, {<const0> sum_reg[0]_i_1/CI}, {<const0> sum_reg[0]_i_1/CYINIT}, {<const1> sum_reg[0]_i_1/DI[3]}, {<const0> sum_reg[0]_i_1/DI[2]}, {<const0> sum_reg[0]_i_1/DI[1]}, {<const1> sum_reg[0]_i_1/DI[0]}, {sum[0]_i_2_n_0 sum_reg[0]_i_1/S[3]}, {sum_reg[2] sum_reg[0]_i_1/S[2]}, {sum_reg[1] sum_reg[0]_i_1/S[1]}, {sum[0]_i_5_n_0 sum_reg[0]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X53Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg[10] - 
nets: {sum_reg[10] sum_reg[10]/Q}, {clock sum_reg[10]/C}, {sel sum_reg[10]/CE}, {sum_reg[8]_i_1_n_5 sum_reg[10]/D}, {ready sum_reg[10]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sum_reg[11] - 
nets: {sum_reg[11] sum_reg[11]/Q}, {clock sum_reg[11]/C}, {sel sum_reg[11]/CE}, {sum_reg[8]_i_1_n_4 sum_reg[11]/D}, {ready sum_reg[11]/S}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[12] - 
nets: {sum_reg[12] sum_reg[12]/Q}, {clock sum_reg[12]/C}, {sel sum_reg[12]/CE}, {sum_reg[12]_i_1_n_7 sum_reg[12]/D}, {ready sum_reg[12]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[12]_i_1 - 
nets: {sum_reg[12]_i_1_n_0 sum_reg[12]_i_1/CO[3]}, { sum_reg[12]_i_1/CO[2]}, { sum_reg[12]_i_1/CO[1]}, { sum_reg[12]_i_1/CO[0]}, {sum_reg[12]_i_1_n_4 sum_reg[12]_i_1/O[3]}, {sum_reg[12]_i_1_n_5 sum_reg[12]_i_1/O[2]}, {sum_reg[12]_i_1_n_6 sum_reg[12]_i_1/O[1]}, {sum_reg[12]_i_1_n_7 sum_reg[12]_i_1/O[0]}, {sum_reg[8]_i_1_n_0 sum_reg[12]_i_1/CI}, {<const0> sum_reg[12]_i_1/CYINIT}, {<const0> sum_reg[12]_i_1/DI[3]}, {<const1> sum_reg[12]_i_1/DI[2]}, {<const1> sum_reg[12]_i_1/DI[1]}, {<const1> sum_reg[12]_i_1/DI[0]}, {sum_reg[15] sum_reg[12]_i_1/S[3]}, {sum[12]_i_3_n_0 sum_reg[12]_i_1/S[2]}, {sum[12]_i_4_n_0 sum_reg[12]_i_1/S[1]}, {sum[12]_i_5_n_0 sum_reg[12]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X53Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg[13] - 
nets: {sum_reg[13] sum_reg[13]/Q}, {clock sum_reg[13]/C}, {sel sum_reg[13]/CE}, {sum_reg[12]_i_1_n_6 sum_reg[13]/D}, {ready sum_reg[13]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[14] - 
nets: {sum_reg[14] sum_reg[14]/Q}, {clock sum_reg[14]/C}, {sel sum_reg[14]/CE}, {sum_reg[12]_i_1_n_5 sum_reg[14]/D}, {ready sum_reg[14]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[15] - 
nets: {sum_reg[15] sum_reg[15]/Q}, {clock sum_reg[15]/C}, {sel sum_reg[15]/CE}, {sum_reg[12]_i_1_n_4 sum_reg[15]/D}, {ready sum_reg[15]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sum_reg[16] - 
nets: {sum_reg[16] sum_reg[16]/Q}, {clock sum_reg[16]/C}, {sel sum_reg[16]/CE}, {sum_reg[16]_i_1_n_7 sum_reg[16]/D}, {ready sum_reg[16]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[16]_i_1 - 
nets: {sum_reg[16]_i_1_n_0 sum_reg[16]_i_1/CO[3]}, { sum_reg[16]_i_1/CO[2]}, { sum_reg[16]_i_1/CO[1]}, { sum_reg[16]_i_1/CO[0]}, {sum_reg[16]_i_1_n_4 sum_reg[16]_i_1/O[3]}, {sum_reg[16]_i_1_n_5 sum_reg[16]_i_1/O[2]}, {sum_reg[16]_i_1_n_6 sum_reg[16]_i_1/O[1]}, {sum_reg[16]_i_1_n_7 sum_reg[16]_i_1/O[0]}, {sum_reg[12]_i_1_n_0 sum_reg[16]_i_1/CI}, {<const0> sum_reg[16]_i_1/CYINIT}, {<const0> sum_reg[16]_i_1/DI[3]}, {<const1> sum_reg[16]_i_1/DI[2]}, {<const1> sum_reg[16]_i_1/DI[1]}, {<const1> sum_reg[16]_i_1/DI[0]}, {sum_reg[19] sum_reg[16]_i_1/S[3]}, {sum[16]_i_3_n_0 sum_reg[16]_i_1/S[2]}, {sum[16]_i_4_n_0 sum_reg[16]_i_1/S[1]}, {sum[16]_i_5_n_0 sum_reg[16]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X53Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg[17] - 
nets: {sum_reg[17] sum_reg[17]/Q}, {clock sum_reg[17]/C}, {sel sum_reg[17]/CE}, {sum_reg[16]_i_1_n_6 sum_reg[17]/D}, {ready sum_reg[17]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[18] - 
nets: {sum_reg[18] sum_reg[18]/Q}, {clock sum_reg[18]/C}, {sel sum_reg[18]/CE}, {sum_reg[16]_i_1_n_5 sum_reg[18]/D}, {ready sum_reg[18]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[19] - 
nets: {sum_reg[19] sum_reg[19]/Q}, {clock sum_reg[19]/C}, {sel sum_reg[19]/CE}, {sum_reg[16]_i_1_n_4 sum_reg[19]/D}, {ready sum_reg[19]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sum_reg[1] - 
nets: {sum_reg[1] sum_reg[1]/Q}, {clock sum_reg[1]/C}, {sel sum_reg[1]/CE}, {sum_reg[0]_i_1_n_6 sum_reg[1]/D}, {ready sum_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sum_reg[20] - 
nets: {sum_reg[20] sum_reg[20]/Q}, {clock sum_reg[20]/C}, {sel sum_reg[20]/CE}, {sum_reg[20]_i_1_n_7 sum_reg[20]/D}, {ready sum_reg[20]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[20]_i_1 - 
nets: {sum_reg[20]_i_1_n_0 sum_reg[20]_i_1/CO[3]}, { sum_reg[20]_i_1/CO[2]}, { sum_reg[20]_i_1/CO[1]}, { sum_reg[20]_i_1/CO[0]}, {sum_reg[20]_i_1_n_4 sum_reg[20]_i_1/O[3]}, {sum_reg[20]_i_1_n_5 sum_reg[20]_i_1/O[2]}, {sum_reg[20]_i_1_n_6 sum_reg[20]_i_1/O[1]}, {sum_reg[20]_i_1_n_7 sum_reg[20]_i_1/O[0]}, {sum_reg[16]_i_1_n_0 sum_reg[20]_i_1/CI}, {<const0> sum_reg[20]_i_1/CYINIT}, {<const0> sum_reg[20]_i_1/DI[3]}, {<const0> sum_reg[20]_i_1/DI[2]}, {<const1> sum_reg[20]_i_1/DI[1]}, {<const1> sum_reg[20]_i_1/DI[0]}, {sum_reg[23] sum_reg[20]_i_1/S[3]}, {sum_reg[22] sum_reg[20]_i_1/S[2]}, {sum[20]_i_4_n_0 sum_reg[20]_i_1/S[1]}, {sum[20]_i_5_n_0 sum_reg[20]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X53Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg[21] - 
nets: {sum_reg[21] sum_reg[21]/Q}, {clock sum_reg[21]/C}, {sel sum_reg[21]/CE}, {sum_reg[20]_i_1_n_6 sum_reg[21]/D}, {ready sum_reg[21]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[22] - 
nets: {sum_reg[22] sum_reg[22]/Q}, {clock sum_reg[22]/C}, {sel sum_reg[22]/CE}, {sum_reg[20]_i_1_n_5 sum_reg[22]/D}, {ready sum_reg[22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sum_reg[23] - 
nets: {sum_reg[23] sum_reg[23]/Q}, {clock sum_reg[23]/C}, {sel sum_reg[23]/CE}, {sum_reg[20]_i_1_n_4 sum_reg[23]/D}, {ready sum_reg[23]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sum_reg[24] - 
nets: {sum_reg[24] sum_reg[24]/Q}, {clock sum_reg[24]/C}, {sel sum_reg[24]/CE}, {sum_reg[24]_i_1_n_7 sum_reg[24]/D}, {ready sum_reg[24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sum_reg[24]_i_1 - 
nets: {sum_reg[24]_i_1_n_0 sum_reg[24]_i_1/CO[3]}, { sum_reg[24]_i_1/CO[2]}, { sum_reg[24]_i_1/CO[1]}, { sum_reg[24]_i_1/CO[0]}, {sum_reg[24]_i_1_n_4 sum_reg[24]_i_1/O[3]}, {sum_reg[24]_i_1_n_5 sum_reg[24]_i_1/O[2]}, {sum_reg[24]_i_1_n_6 sum_reg[24]_i_1/O[1]}, {sum_reg[24]_i_1_n_7 sum_reg[24]_i_1/O[0]}, {sum_reg[20]_i_1_n_0 sum_reg[24]_i_1/CI}, {<const0> sum_reg[24]_i_1/CYINIT}, {<const1> sum_reg[24]_i_1/DI[3]}, {<const1> sum_reg[24]_i_1/DI[2]}, {<const1> sum_reg[24]_i_1/DI[1]}, {<const0> sum_reg[24]_i_1/DI[0]}, {sum[24]_i_2_n_0 sum_reg[24]_i_1/S[3]}, {sum[24]_i_3_n_0 sum_reg[24]_i_1/S[2]}, {sum[24]_i_4_n_0 sum_reg[24]_i_1/S[1]}, {sum_reg[24] sum_reg[24]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X53Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg[25] - 
nets: {sum_reg[25] sum_reg[25]/Q}, {clock sum_reg[25]/C}, {sel sum_reg[25]/CE}, {sum_reg[24]_i_1_n_6 sum_reg[25]/D}, {ready sum_reg[25]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[26] - 
nets: {sum_reg[26] sum_reg[26]/Q}, {clock sum_reg[26]/C}, {sel sum_reg[26]/CE}, {sum_reg[24]_i_1_n_5 sum_reg[26]/D}, {ready sum_reg[26]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[27] - 
nets: {sum_reg[27] sum_reg[27]/Q}, {clock sum_reg[27]/C}, {sel sum_reg[27]/CE}, {sum_reg[24]_i_1_n_4 sum_reg[27]/D}, {ready sum_reg[27]/S}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[28] - 
nets: {sum_reg[28] sum_reg[28]/Q}, {clock sum_reg[28]/C}, {sel sum_reg[28]/CE}, {sum_reg[28]_i_1_n_7 sum_reg[28]/D}, {ready sum_reg[28]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[28]_i_1 - 
nets: { sum_reg[28]_i_1/CO[3]}, { sum_reg[28]_i_1/CO[2]}, { sum_reg[28]_i_1/CO[1]}, { sum_reg[28]_i_1/CO[0]}, {sum_reg[28]_i_1_n_4 sum_reg[28]_i_1/O[3]}, {sum_reg[28]_i_1_n_5 sum_reg[28]_i_1/O[2]}, {sum_reg[28]_i_1_n_6 sum_reg[28]_i_1/O[1]}, {sum_reg[28]_i_1_n_7 sum_reg[28]_i_1/O[0]}, {sum_reg[24]_i_1_n_0 sum_reg[28]_i_1/CI}, {<const0> sum_reg[28]_i_1/CYINIT}, {<const0> sum_reg[28]_i_1/DI[3]}, {<const0> sum_reg[28]_i_1/DI[2]}, {<const0> sum_reg[28]_i_1/DI[1]}, {<const1> sum_reg[28]_i_1/DI[0]}, {sum[28]_i_2_n_0 sum_reg[28]_i_1/S[3]}, {sum_reg[30] sum_reg[28]_i_1/S[2]}, {sum_reg[29] sum_reg[28]_i_1/S[1]}, {sum[28]_i_5_n_0 sum_reg[28]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X53Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg[29] - 
nets: {sum_reg[29] sum_reg[29]/Q}, {clock sum_reg[29]/C}, {sel sum_reg[29]/CE}, {sum_reg[28]_i_1_n_6 sum_reg[29]/D}, {ready sum_reg[29]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sum_reg[2] - 
nets: {sum_reg[2] sum_reg[2]/Q}, {clock sum_reg[2]/C}, {sel sum_reg[2]/CE}, {sum_reg[0]_i_1_n_5 sum_reg[2]/D}, {ready sum_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sum_reg[30] - 
nets: {sum_reg[30] sum_reg[30]/Q}, {clock sum_reg[30]/C}, {sel sum_reg[30]/CE}, {sum_reg[28]_i_1_n_5 sum_reg[30]/D}, {ready sum_reg[30]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sum_reg[31] - 
nets: {sum_reg[31] sum_reg[31]/Q}, {clock sum_reg[31]/C}, {sel sum_reg[31]/CE}, {sum_reg[28]_i_1_n_4 sum_reg[31]/D}, {ready sum_reg[31]/S}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[3] - 
nets: {sum_reg[3] sum_reg[3]/Q}, {clock sum_reg[3]/C}, {sel sum_reg[3]/CE}, {sum_reg[0]_i_1_n_4 sum_reg[3]/D}, {ready sum_reg[3]/S}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[4] - 
nets: {sum_reg[4] sum_reg[4]/Q}, {clock sum_reg[4]/C}, {sel sum_reg[4]/CE}, {sum_reg[4]_i_1_n_7 sum_reg[4]/D}, {ready sum_reg[4]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[4]_i_1 - 
nets: {sum_reg[4]_i_1_n_0 sum_reg[4]_i_1/CO[3]}, { sum_reg[4]_i_1/CO[2]}, { sum_reg[4]_i_1/CO[1]}, { sum_reg[4]_i_1/CO[0]}, {sum_reg[4]_i_1_n_4 sum_reg[4]_i_1/O[3]}, {sum_reg[4]_i_1_n_5 sum_reg[4]_i_1/O[2]}, {sum_reg[4]_i_1_n_6 sum_reg[4]_i_1/O[1]}, {sum_reg[4]_i_1_n_7 sum_reg[4]_i_1/O[0]}, {sum_reg[0]_i_1_n_0 sum_reg[4]_i_1/CI}, {<const0> sum_reg[4]_i_1/CYINIT}, {<const1> sum_reg[4]_i_1/DI[3]}, {<const0> sum_reg[4]_i_1/DI[2]}, {<const1> sum_reg[4]_i_1/DI[1]}, {<const1> sum_reg[4]_i_1/DI[0]}, {sum[4]_i_2_n_0 sum_reg[4]_i_1/S[3]}, {sum_reg[6] sum_reg[4]_i_1/S[2]}, {sum[4]_i_4_n_0 sum_reg[4]_i_1/S[1]}, {sum[4]_i_5_n_0 sum_reg[4]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X53Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg[5] - 
nets: {sum_reg[5] sum_reg[5]/Q}, {clock sum_reg[5]/C}, {sel sum_reg[5]/CE}, {sum_reg[4]_i_1_n_6 sum_reg[5]/D}, {ready sum_reg[5]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[6] - 
nets: {sum_reg[6] sum_reg[6]/Q}, {clock sum_reg[6]/C}, {sel sum_reg[6]/CE}, {sum_reg[4]_i_1_n_5 sum_reg[6]/D}, {ready sum_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sum_reg[7] - 
nets: {sum_reg[7] sum_reg[7]/Q}, {clock sum_reg[7]/C}, {sel sum_reg[7]/CE}, {sum_reg[4]_i_1_n_4 sum_reg[7]/D}, {ready sum_reg[7]/S}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[8] - 
nets: {sum_reg[8] sum_reg[8]/Q}, {clock sum_reg[8]/C}, {sel sum_reg[8]/CE}, {sum_reg[8]_i_1_n_7 sum_reg[8]/D}, {ready sum_reg[8]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X53Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

sum_reg[8]_i_1 - 
nets: {sum_reg[8]_i_1_n_0 sum_reg[8]_i_1/CO[3]}, { sum_reg[8]_i_1/CO[2]}, { sum_reg[8]_i_1/CO[1]}, { sum_reg[8]_i_1/CO[0]}, {sum_reg[8]_i_1_n_4 sum_reg[8]_i_1/O[3]}, {sum_reg[8]_i_1_n_5 sum_reg[8]_i_1/O[2]}, {sum_reg[8]_i_1_n_6 sum_reg[8]_i_1/O[1]}, {sum_reg[8]_i_1_n_7 sum_reg[8]_i_1/O[0]}, {sum_reg[4]_i_1_n_0 sum_reg[8]_i_1/CI}, {<const0> sum_reg[8]_i_1/CYINIT}, {<const1> sum_reg[8]_i_1/DI[3]}, {<const0> sum_reg[8]_i_1/DI[2]}, {<const0> sum_reg[8]_i_1/DI[1]}, {<const1> sum_reg[8]_i_1/DI[0]}, {sum[8]_i_2_n_0 sum_reg[8]_i_1/S[3]}, {sum_reg[10] sum_reg[8]_i_1/S[2]}, {sum_reg[9] sum_reg[8]_i_1/S[1]}, {sum[8]_i_5_n_0 sum_reg[8]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X53Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg[9] - 
nets: {sum_reg[9] sum_reg[9]/Q}, {clock sum_reg[9]/C}, {sel sum_reg[9]/CE}, {sum_reg[8]_i_1_n_6 sum_reg[9]/D}, {ready sum_reg[9]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0[0]_i_1 - 
nets: {p_0_in[0] v0[0]_i_1/O}, {text[0] v0[0]_i_1/I0}, {cipher[32] v0[0]_i_1/I1}, {ready v0[0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[10]_i_1 - 
nets: {p_0_in[10] v0[10]_i_1/O}, {text[10] v0[10]_i_1/I0}, {cipher[42] v0[10]_i_1/I1}, {ready v0[10]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X51Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[11]_i_1 - 
nets: {p_0_in[11] v0[11]_i_1/O}, {text[11] v0[11]_i_1/I0}, {cipher[43] v0[11]_i_1/I1}, {ready v0[11]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X51Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[12]_i_1 - 
nets: {p_0_in[12] v0[12]_i_1/O}, {text[12] v0[12]_i_1/I0}, {cipher[44] v0[12]_i_1/I1}, {ready v0[12]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[13]_i_1 - 
nets: {p_0_in[13] v0[13]_i_1/O}, {text[13] v0[13]_i_1/I0}, {cipher[45] v0[13]_i_1/I1}, {ready v0[13]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[14]_i_1 - 
nets: {p_0_in[14] v0[14]_i_1/O}, {text[14] v0[14]_i_1/I0}, {cipher[46] v0[14]_i_1/I1}, {ready v0[14]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[15]_i_1 - 
nets: {p_0_in[15] v0[15]_i_1/O}, {text[15] v0[15]_i_1/I0}, {cipher[47] v0[15]_i_1/I1}, {ready v0[15]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[16]_i_1 - 
nets: {p_0_in[16] v0[16]_i_1/O}, {text[16] v0[16]_i_1/I0}, {cipher[48] v0[16]_i_1/I1}, {ready v0[16]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[17]_i_1 - 
nets: {p_0_in[17] v0[17]_i_1/O}, {text[17] v0[17]_i_1/I0}, {cipher[49] v0[17]_i_1/I1}, {ready v0[17]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[18]_i_1 - 
nets: {p_0_in[18] v0[18]_i_1/O}, {text[18] v0[18]_i_1/I0}, {cipher[50] v0[18]_i_1/I1}, {ready v0[18]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[19]_i_1 - 
nets: {p_0_in[19] v0[19]_i_1/O}, {text[19] v0[19]_i_1/I0}, {cipher[51] v0[19]_i_1/I1}, {ready v0[19]_i_1/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[1]_i_1 - 
nets: {p_0_in[1] v0[1]_i_1/O}, {text[1] v0[1]_i_1/I0}, {cipher[33] v0[1]_i_1/I1}, {ready v0[1]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[20]_i_1 - 
nets: {p_0_in[20] v0[20]_i_1/O}, {text[20] v0[20]_i_1/I0}, {cipher[52] v0[20]_i_1/I1}, {ready v0[20]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[21]_i_1 - 
nets: {p_0_in[21] v0[21]_i_1/O}, {text[21] v0[21]_i_1/I0}, {cipher[53] v0[21]_i_1/I1}, {ready v0[21]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[22]_i_1 - 
nets: {p_0_in[22] v0[22]_i_1/O}, {text[22] v0[22]_i_1/I0}, {cipher[54] v0[22]_i_1/I1}, {ready v0[22]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[23]_i_1 - 
nets: {p_0_in[23] v0[23]_i_1/O}, {text[23] v0[23]_i_1/I0}, {cipher[55] v0[23]_i_1/I1}, {ready v0[23]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[24]_i_1 - 
nets: {p_0_in[24] v0[24]_i_1/O}, {text[24] v0[24]_i_1/I0}, {cipher[56] v0[24]_i_1/I1}, {ready v0[24]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[25]_i_1 - 
nets: {p_0_in[25] v0[25]_i_1/O}, {text[25] v0[25]_i_1/I0}, {cipher[57] v0[25]_i_1/I1}, {ready v0[25]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[26]_i_1 - 
nets: {p_0_in[26] v0[26]_i_1/O}, {text[26] v0[26]_i_1/I0}, {cipher[58] v0[26]_i_1/I1}, {ready v0[26]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[27]_i_1 - 
nets: {p_0_in[27] v0[27]_i_1/O}, {text[27] v0[27]_i_1/I0}, {cipher[59] v0[27]_i_1/I1}, {ready v0[27]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[28]_i_1 - 
nets: {p_0_in[28] v0[28]_i_1/O}, {text[28] v0[28]_i_1/I0}, {cipher[60] v0[28]_i_1/I1}, {ready v0[28]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X51Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[29]_i_1 - 
nets: {p_0_in[29] v0[29]_i_1/O}, {text[29] v0[29]_i_1/I0}, {cipher[61] v0[29]_i_1/I1}, {ready v0[29]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X51Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[2]_i_1 - 
nets: {p_0_in[2] v0[2]_i_1/O}, {text[2] v0[2]_i_1/I0}, {cipher[34] v0[2]_i_1/I1}, {ready v0[2]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[30]_i_1 - 
nets: {p_0_in[30] v0[30]_i_1/O}, {text[30] v0[30]_i_1/I0}, {cipher[62] v0[30]_i_1/I1}, {ready v0[30]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X51Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[31]_i_1 - 
nets: {p_0_in[31] v0[31]_i_1/O}, {text[31] v0[31]_i_1/I0}, {cipher[63] v0[31]_i_1/I1}, {ready v0[31]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X51Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[3]_i_1 - 
nets: {p_0_in[3] v0[3]_i_1/O}, {text[3] v0[3]_i_1/I0}, {cipher[35] v0[3]_i_1/I1}, {ready v0[3]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[4]_i_1 - 
nets: {p_0_in[4] v0[4]_i_1/O}, {text[4] v0[4]_i_1/I0}, {cipher[36] v0[4]_i_1/I1}, {ready v0[4]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[5]_i_1 - 
nets: {p_0_in[5] v0[5]_i_1/O}, {text[5] v0[5]_i_1/I0}, {cipher[37] v0[5]_i_1/I1}, {ready v0[5]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[6]_i_1 - 
nets: {p_0_in[6] v0[6]_i_1/O}, {text[6] v0[6]_i_1/I0}, {cipher[38] v0[6]_i_1/I1}, {ready v0[6]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[7]_i_1 - 
nets: {p_0_in[7] v0[7]_i_1/O}, {text[7] v0[7]_i_1/I0}, {cipher[39] v0[7]_i_1/I1}, {ready v0[7]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X48Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[8]_i_1 - 
nets: {p_0_in[8] v0[8]_i_1/O}, {text[8] v0[8]_i_1/I0}, {cipher[40] v0[8]_i_1/I1}, {ready v0[8]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X50Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0[9]_i_1 - 
nets: {p_0_in[9] v0[9]_i_1/O}, {text[9] v0[9]_i_1/I0}, {cipher[41] v0[9]_i_1/I1}, {ready v0[9]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X50Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v0_reg[0] - 
nets: {cipher[0] v0_reg[0]/Q}, {clock v0_reg[0]/C}, {<const1> v0_reg[0]/CE}, {p_0_in[0] v0_reg[0]/D}, {<const0> v0_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[10] - 
nets: {cipher[10] v0_reg[10]/Q}, {clock v0_reg[10]/C}, {<const1> v0_reg[10]/CE}, {p_0_in[10] v0_reg[10]/D}, {<const0> v0_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[11] - 
nets: {cipher[11] v0_reg[11]/Q}, {clock v0_reg[11]/C}, {<const1> v0_reg[11]/CE}, {p_0_in[11] v0_reg[11]/D}, {<const0> v0_reg[11]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[12] - 
nets: {cipher[12] v0_reg[12]/Q}, {clock v0_reg[12]/C}, {<const1> v0_reg[12]/CE}, {p_0_in[12] v0_reg[12]/D}, {<const0> v0_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[13] - 
nets: {cipher[13] v0_reg[13]/Q}, {clock v0_reg[13]/C}, {<const1> v0_reg[13]/CE}, {p_0_in[13] v0_reg[13]/D}, {<const0> v0_reg[13]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[14] - 
nets: {cipher[14] v0_reg[14]/Q}, {clock v0_reg[14]/C}, {<const1> v0_reg[14]/CE}, {p_0_in[14] v0_reg[14]/D}, {<const0> v0_reg[14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[15] - 
nets: {cipher[15] v0_reg[15]/Q}, {clock v0_reg[15]/C}, {<const1> v0_reg[15]/CE}, {p_0_in[15] v0_reg[15]/D}, {<const0> v0_reg[15]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[16] - 
nets: {cipher[16] v0_reg[16]/Q}, {clock v0_reg[16]/C}, {<const1> v0_reg[16]/CE}, {p_0_in[16] v0_reg[16]/D}, {<const0> v0_reg[16]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[17] - 
nets: {cipher[17] v0_reg[17]/Q}, {clock v0_reg[17]/C}, {<const1> v0_reg[17]/CE}, {p_0_in[17] v0_reg[17]/D}, {<const0> v0_reg[17]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[18] - 
nets: {cipher[18] v0_reg[18]/Q}, {clock v0_reg[18]/C}, {<const1> v0_reg[18]/CE}, {p_0_in[18] v0_reg[18]/D}, {<const0> v0_reg[18]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[19] - 
nets: {cipher[19] v0_reg[19]/Q}, {clock v0_reg[19]/C}, {<const1> v0_reg[19]/CE}, {p_0_in[19] v0_reg[19]/D}, {<const0> v0_reg[19]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[1] - 
nets: {cipher[1] v0_reg[1]/Q}, {clock v0_reg[1]/C}, {<const1> v0_reg[1]/CE}, {p_0_in[1] v0_reg[1]/D}, {<const0> v0_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[20] - 
nets: {cipher[20] v0_reg[20]/Q}, {clock v0_reg[20]/C}, {<const1> v0_reg[20]/CE}, {p_0_in[20] v0_reg[20]/D}, {<const0> v0_reg[20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[21] - 
nets: {cipher[21] v0_reg[21]/Q}, {clock v0_reg[21]/C}, {<const1> v0_reg[21]/CE}, {p_0_in[21] v0_reg[21]/D}, {<const0> v0_reg[21]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[22] - 
nets: {cipher[22] v0_reg[22]/Q}, {clock v0_reg[22]/C}, {<const1> v0_reg[22]/CE}, {p_0_in[22] v0_reg[22]/D}, {<const0> v0_reg[22]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[23] - 
nets: {cipher[23] v0_reg[23]/Q}, {clock v0_reg[23]/C}, {<const1> v0_reg[23]/CE}, {p_0_in[23] v0_reg[23]/D}, {<const0> v0_reg[23]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[24] - 
nets: {cipher[24] v0_reg[24]/Q}, {clock v0_reg[24]/C}, {<const1> v0_reg[24]/CE}, {p_0_in[24] v0_reg[24]/D}, {<const0> v0_reg[24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[25] - 
nets: {cipher[25] v0_reg[25]/Q}, {clock v0_reg[25]/C}, {<const1> v0_reg[25]/CE}, {p_0_in[25] v0_reg[25]/D}, {<const0> v0_reg[25]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[26] - 
nets: {cipher[26] v0_reg[26]/Q}, {clock v0_reg[26]/C}, {<const1> v0_reg[26]/CE}, {p_0_in[26] v0_reg[26]/D}, {<const0> v0_reg[26]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[27] - 
nets: {cipher[27] v0_reg[27]/Q}, {clock v0_reg[27]/C}, {<const1> v0_reg[27]/CE}, {p_0_in[27] v0_reg[27]/D}, {<const0> v0_reg[27]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[28] - 
nets: {cipher[28] v0_reg[28]/Q}, {clock v0_reg[28]/C}, {<const1> v0_reg[28]/CE}, {p_0_in[28] v0_reg[28]/D}, {<const0> v0_reg[28]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[29] - 
nets: {cipher[29] v0_reg[29]/Q}, {clock v0_reg[29]/C}, {<const1> v0_reg[29]/CE}, {p_0_in[29] v0_reg[29]/D}, {<const0> v0_reg[29]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[2] - 
nets: {cipher[2] v0_reg[2]/Q}, {clock v0_reg[2]/C}, {<const1> v0_reg[2]/CE}, {p_0_in[2] v0_reg[2]/D}, {<const0> v0_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[30] - 
nets: {cipher[30] v0_reg[30]/Q}, {clock v0_reg[30]/C}, {<const1> v0_reg[30]/CE}, {p_0_in[30] v0_reg[30]/D}, {<const0> v0_reg[30]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[31] - 
nets: {cipher[31] v0_reg[31]/Q}, {clock v0_reg[31]/C}, {<const1> v0_reg[31]/CE}, {p_0_in[31] v0_reg[31]/D}, {<const0> v0_reg[31]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[3] - 
nets: {cipher[3] v0_reg[3]/Q}, {clock v0_reg[3]/C}, {<const1> v0_reg[3]/CE}, {p_0_in[3] v0_reg[3]/D}, {<const0> v0_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[4] - 
nets: {cipher[4] v0_reg[4]/Q}, {clock v0_reg[4]/C}, {<const1> v0_reg[4]/CE}, {p_0_in[4] v0_reg[4]/D}, {<const0> v0_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[5] - 
nets: {cipher[5] v0_reg[5]/Q}, {clock v0_reg[5]/C}, {<const1> v0_reg[5]/CE}, {p_0_in[5] v0_reg[5]/D}, {<const0> v0_reg[5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[6] - 
nets: {cipher[6] v0_reg[6]/Q}, {clock v0_reg[6]/C}, {<const1> v0_reg[6]/CE}, {p_0_in[6] v0_reg[6]/D}, {<const0> v0_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[7] - 
nets: {cipher[7] v0_reg[7]/Q}, {clock v0_reg[7]/C}, {<const1> v0_reg[7]/CE}, {p_0_in[7] v0_reg[7]/D}, {<const0> v0_reg[7]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[8] - 
nets: {cipher[8] v0_reg[8]/Q}, {clock v0_reg[8]/C}, {<const1> v0_reg[8]/CE}, {p_0_in[8] v0_reg[8]/D}, {<const0> v0_reg[8]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v0_reg[9] - 
nets: {cipher[9] v0_reg[9]/Q}, {clock v0_reg[9]/C}, {<const1> v0_reg[9]/CE}, {p_0_in[9] v0_reg[9]/D}, {<const0> v0_reg[9]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1[11]_i_13 - 
nets: {v1[11]_i_13_n_0 v1[11]_i_13/O}, {cipher[43] v1[11]_i_13/I0}, {sum_reg[11] v1[11]_i_13/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[11]_i_14 - 
nets: {v1[11]_i_14_n_0 v1[11]_i_14/O}, {cipher[42] v1[11]_i_14/I0}, {sum_reg[10] v1[11]_i_14/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[11]_i_15 - 
nets: {v1[11]_i_15_n_0 v1[11]_i_15/O}, {cipher[41] v1[11]_i_15/I0}, {sum_reg[9] v1[11]_i_15/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[11]_i_16 - 
nets: {v1[11]_i_16_n_0 v1[11]_i_16/O}, {cipher[40] v1[11]_i_16/I0}, {sum_reg[8] v1[11]_i_16/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[11]_i_17 - 
nets: {v1[11]_i_17_n_0 v1[11]_i_17/O}, {cipher[48] v1[11]_i_17/I0}, {sel v1[11]_i_17/I1}, {k1[11] v1[11]_i_17/I2}, {k3[11] v1[11]_i_17/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[11]_i_18 - 
nets: {v1[11]_i_18_n_0 v1[11]_i_18/O}, {cipher[47] v1[11]_i_18/I0}, {sel v1[11]_i_18/I1}, {k1[10] v1[11]_i_18/I2}, {k3[10] v1[11]_i_18/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[11]_i_19 - 
nets: {v1[11]_i_19_n_0 v1[11]_i_19/O}, {cipher[46] v1[11]_i_19/I0}, {sel v1[11]_i_19/I1}, {k1[9] v1[11]_i_19/I2}, {k3[9] v1[11]_i_19/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[11]_i_2 - 
nets: {v1[11]_i_2_n_0 v1[11]_i_2/O}, {plusOp0_out[11] v1[11]_i_2/I0}, {plusOp1_out[11] v1[11]_i_2/I1}, {plusOp[11] v1[11]_i_2/I2}, {ready v1[11]_i_2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[11]_i_20 - 
nets: {v1[11]_i_20_n_0 v1[11]_i_20/O}, {cipher[45] v1[11]_i_20/I0}, {sel v1[11]_i_20/I1}, {k1[8] v1[11]_i_20/I2}, {k3[8] v1[11]_i_20/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[11]_i_21 - 
nets: {v1[11]_i_21_n_0 v1[11]_i_21/O}, {cipher[38] v1[11]_i_21/I0}, {sel v1[11]_i_21/I1}, {k0[10] v1[11]_i_21/I2}, {k2[10] v1[11]_i_21/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[11]_i_22 - 
nets: {v1[11]_i_22_n_0 v1[11]_i_22/O}, {cipher[37] v1[11]_i_22/I0}, {sel v1[11]_i_22/I1}, {k0[9] v1[11]_i_22/I2}, {k2[9] v1[11]_i_22/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[11]_i_23 - 
nets: {v1[11]_i_23_n_0 v1[11]_i_23/O}, {cipher[36] v1[11]_i_23/I0}, {sel v1[11]_i_23/I1}, {k0[8] v1[11]_i_23/I2}, {k2[8] v1[11]_i_23/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[11]_i_24 - 
nets: {v1[11]_i_24_n_0 v1[11]_i_24/O}, {cipher[35] v1[11]_i_24/I0}, {sel v1[11]_i_24/I1}, {k0[7] v1[11]_i_24/I2}, {k2[7] v1[11]_i_24/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[11]_i_3 - 
nets: {v1[11]_i_3_n_0 v1[11]_i_3/O}, {plusOp0_out[10] v1[11]_i_3/I0}, {plusOp1_out[10] v1[11]_i_3/I1}, {plusOp[10] v1[11]_i_3/I2}, {ready v1[11]_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X50Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[11]_i_4 - 
nets: {v1[11]_i_4_n_0 v1[11]_i_4/O}, {plusOp0_out[9] v1[11]_i_4/I0}, {plusOp1_out[9] v1[11]_i_4/I1}, {plusOp[9] v1[11]_i_4/I2}, {ready v1[11]_i_4/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X50Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[11]_i_5 - 
nets: {v1[11]_i_5_n_0 v1[11]_i_5/O}, {plusOp0_out[8] v1[11]_i_5/I0}, {plusOp1_out[8] v1[11]_i_5/I1}, {plusOp[8] v1[11]_i_5/I2}, {ready v1[11]_i_5/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X51Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[11]_i_6 - 
nets: {v1[11]_i_6_n_0 v1[11]_i_6/O}, {plusOp[11] v1[11]_i_6/I0}, {plusOp1_out[11] v1[11]_i_6/I1}, {plusOp0_out[11] v1[11]_i_6/I2}, {cipher[11] v1[11]_i_6/I3}, {ready v1[11]_i_6/I4}, {text[43] v1[11]_i_6/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[11]_i_7 - 
nets: {v1[11]_i_7_n_0 v1[11]_i_7/O}, {plusOp[10] v1[11]_i_7/I0}, {plusOp1_out[10] v1[11]_i_7/I1}, {plusOp0_out[10] v1[11]_i_7/I2}, {cipher[10] v1[11]_i_7/I3}, {ready v1[11]_i_7/I4}, {text[42] v1[11]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[11]_i_8 - 
nets: {v1[11]_i_8_n_0 v1[11]_i_8/O}, {plusOp[9] v1[11]_i_8/I0}, {plusOp1_out[9] v1[11]_i_8/I1}, {plusOp0_out[9] v1[11]_i_8/I2}, {cipher[9] v1[11]_i_8/I3}, {ready v1[11]_i_8/I4}, {text[41] v1[11]_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[11]_i_9 - 
nets: {v1[11]_i_9_n_0 v1[11]_i_9/O}, {plusOp[8] v1[11]_i_9/I0}, {plusOp1_out[8] v1[11]_i_9/I1}, {plusOp0_out[8] v1[11]_i_9/I2}, {cipher[8] v1[11]_i_9/I3}, {ready v1[11]_i_9/I4}, {text[40] v1[11]_i_9/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[15]_i_13 - 
nets: {v1[15]_i_13_n_0 v1[15]_i_13/O}, {cipher[47] v1[15]_i_13/I0}, {sum_reg[15] v1[15]_i_13/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[15]_i_14 - 
nets: {v1[15]_i_14_n_0 v1[15]_i_14/O}, {cipher[46] v1[15]_i_14/I0}, {sum_reg[14] v1[15]_i_14/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[15]_i_15 - 
nets: {v1[15]_i_15_n_0 v1[15]_i_15/O}, {cipher[45] v1[15]_i_15/I0}, {sum_reg[13] v1[15]_i_15/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[15]_i_16 - 
nets: {v1[15]_i_16_n_0 v1[15]_i_16/O}, {cipher[44] v1[15]_i_16/I0}, {sum_reg[12] v1[15]_i_16/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[15]_i_17 - 
nets: {v1[15]_i_17_n_0 v1[15]_i_17/O}, {cipher[52] v1[15]_i_17/I0}, {sel v1[15]_i_17/I1}, {k1[15] v1[15]_i_17/I2}, {k3[15] v1[15]_i_17/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[15]_i_18 - 
nets: {v1[15]_i_18_n_0 v1[15]_i_18/O}, {cipher[51] v1[15]_i_18/I0}, {sel v1[15]_i_18/I1}, {k1[14] v1[15]_i_18/I2}, {k3[14] v1[15]_i_18/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[15]_i_19 - 
nets: {v1[15]_i_19_n_0 v1[15]_i_19/O}, {cipher[50] v1[15]_i_19/I0}, {sel v1[15]_i_19/I1}, {k1[13] v1[15]_i_19/I2}, {k3[13] v1[15]_i_19/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[15]_i_2 - 
nets: {v1[15]_i_2_n_0 v1[15]_i_2/O}, {plusOp0_out[15] v1[15]_i_2/I0}, {plusOp1_out[15] v1[15]_i_2/I1}, {plusOp[15] v1[15]_i_2/I2}, {ready v1[15]_i_2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X47Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[15]_i_20 - 
nets: {v1[15]_i_20_n_0 v1[15]_i_20/O}, {cipher[49] v1[15]_i_20/I0}, {sel v1[15]_i_20/I1}, {k1[12] v1[15]_i_20/I2}, {k3[12] v1[15]_i_20/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[15]_i_21 - 
nets: {v1[15]_i_21_n_0 v1[15]_i_21/O}, {cipher[42] v1[15]_i_21/I0}, {sel v1[15]_i_21/I1}, {k0[14] v1[15]_i_21/I2}, {k2[14] v1[15]_i_21/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[15]_i_22 - 
nets: {v1[15]_i_22_n_0 v1[15]_i_22/O}, {cipher[41] v1[15]_i_22/I0}, {sel v1[15]_i_22/I1}, {k0[13] v1[15]_i_22/I2}, {k2[13] v1[15]_i_22/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[15]_i_23 - 
nets: {v1[15]_i_23_n_0 v1[15]_i_23/O}, {cipher[40] v1[15]_i_23/I0}, {sel v1[15]_i_23/I1}, {k0[12] v1[15]_i_23/I2}, {k2[12] v1[15]_i_23/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[15]_i_24 - 
nets: {v1[15]_i_24_n_0 v1[15]_i_24/O}, {cipher[39] v1[15]_i_24/I0}, {sel v1[15]_i_24/I1}, {k0[11] v1[15]_i_24/I2}, {k2[11] v1[15]_i_24/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[15]_i_3 - 
nets: {v1[15]_i_3_n_0 v1[15]_i_3/O}, {plusOp0_out[14] v1[15]_i_3/I0}, {plusOp1_out[14] v1[15]_i_3/I1}, {plusOp[14] v1[15]_i_3/I2}, {ready v1[15]_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[15]_i_4 - 
nets: {v1[15]_i_4_n_0 v1[15]_i_4/O}, {plusOp0_out[13] v1[15]_i_4/I0}, {plusOp1_out[13] v1[15]_i_4/I1}, {plusOp[13] v1[15]_i_4/I2}, {ready v1[15]_i_4/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[15]_i_5 - 
nets: {v1[15]_i_5_n_0 v1[15]_i_5/O}, {plusOp0_out[12] v1[15]_i_5/I0}, {plusOp1_out[12] v1[15]_i_5/I1}, {plusOp[12] v1[15]_i_5/I2}, {ready v1[15]_i_5/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[15]_i_6 - 
nets: {v1[15]_i_6_n_0 v1[15]_i_6/O}, {plusOp[15] v1[15]_i_6/I0}, {plusOp1_out[15] v1[15]_i_6/I1}, {plusOp0_out[15] v1[15]_i_6/I2}, {cipher[15] v1[15]_i_6/I3}, {ready v1[15]_i_6/I4}, {text[47] v1[15]_i_6/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[15]_i_7 - 
nets: {v1[15]_i_7_n_0 v1[15]_i_7/O}, {plusOp[14] v1[15]_i_7/I0}, {plusOp1_out[14] v1[15]_i_7/I1}, {plusOp0_out[14] v1[15]_i_7/I2}, {cipher[14] v1[15]_i_7/I3}, {ready v1[15]_i_7/I4}, {text[46] v1[15]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[15]_i_8 - 
nets: {v1[15]_i_8_n_0 v1[15]_i_8/O}, {plusOp[13] v1[15]_i_8/I0}, {plusOp1_out[13] v1[15]_i_8/I1}, {plusOp0_out[13] v1[15]_i_8/I2}, {cipher[13] v1[15]_i_8/I3}, {ready v1[15]_i_8/I4}, {text[45] v1[15]_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[15]_i_9 - 
nets: {v1[15]_i_9_n_0 v1[15]_i_9/O}, {plusOp[12] v1[15]_i_9/I0}, {plusOp1_out[12] v1[15]_i_9/I1}, {plusOp0_out[12] v1[15]_i_9/I2}, {cipher[12] v1[15]_i_9/I3}, {ready v1[15]_i_9/I4}, {text[44] v1[15]_i_9/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[19]_i_13 - 
nets: {v1[19]_i_13_n_0 v1[19]_i_13/O}, {cipher[51] v1[19]_i_13/I0}, {sum_reg[19] v1[19]_i_13/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[19]_i_14 - 
nets: {v1[19]_i_14_n_0 v1[19]_i_14/O}, {cipher[50] v1[19]_i_14/I0}, {sum_reg[18] v1[19]_i_14/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[19]_i_15 - 
nets: {v1[19]_i_15_n_0 v1[19]_i_15/O}, {cipher[49] v1[19]_i_15/I0}, {sum_reg[17] v1[19]_i_15/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[19]_i_16 - 
nets: {v1[19]_i_16_n_0 v1[19]_i_16/O}, {cipher[48] v1[19]_i_16/I0}, {sum_reg[16] v1[19]_i_16/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[19]_i_17 - 
nets: {v1[19]_i_17_n_0 v1[19]_i_17/O}, {cipher[56] v1[19]_i_17/I0}, {sel v1[19]_i_17/I1}, {k1[19] v1[19]_i_17/I2}, {k3[19] v1[19]_i_17/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[19]_i_18 - 
nets: {v1[19]_i_18_n_0 v1[19]_i_18/O}, {cipher[55] v1[19]_i_18/I0}, {sel v1[19]_i_18/I1}, {k1[18] v1[19]_i_18/I2}, {k3[18] v1[19]_i_18/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[19]_i_19 - 
nets: {v1[19]_i_19_n_0 v1[19]_i_19/O}, {cipher[54] v1[19]_i_19/I0}, {sel v1[19]_i_19/I1}, {k1[17] v1[19]_i_19/I2}, {k3[17] v1[19]_i_19/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[19]_i_2 - 
nets: {v1[19]_i_2_n_0 v1[19]_i_2/O}, {plusOp0_out[19] v1[19]_i_2/I0}, {plusOp1_out[19] v1[19]_i_2/I1}, {plusOp[19] v1[19]_i_2/I2}, {ready v1[19]_i_2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[19]_i_20 - 
nets: {v1[19]_i_20_n_0 v1[19]_i_20/O}, {cipher[53] v1[19]_i_20/I0}, {sel v1[19]_i_20/I1}, {k1[16] v1[19]_i_20/I2}, {k3[16] v1[19]_i_20/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[19]_i_21 - 
nets: {v1[19]_i_21_n_0 v1[19]_i_21/O}, {cipher[46] v1[19]_i_21/I0}, {sel v1[19]_i_21/I1}, {k0[18] v1[19]_i_21/I2}, {k2[18] v1[19]_i_21/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[19]_i_22 - 
nets: {v1[19]_i_22_n_0 v1[19]_i_22/O}, {cipher[45] v1[19]_i_22/I0}, {sel v1[19]_i_22/I1}, {k0[17] v1[19]_i_22/I2}, {k2[17] v1[19]_i_22/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[19]_i_23 - 
nets: {v1[19]_i_23_n_0 v1[19]_i_23/O}, {cipher[44] v1[19]_i_23/I0}, {sel v1[19]_i_23/I1}, {k0[16] v1[19]_i_23/I2}, {k2[16] v1[19]_i_23/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[19]_i_24 - 
nets: {v1[19]_i_24_n_0 v1[19]_i_24/O}, {cipher[43] v1[19]_i_24/I0}, {sel v1[19]_i_24/I1}, {k0[15] v1[19]_i_24/I2}, {k2[15] v1[19]_i_24/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[19]_i_3 - 
nets: {v1[19]_i_3_n_0 v1[19]_i_3/O}, {plusOp0_out[18] v1[19]_i_3/I0}, {plusOp1_out[18] v1[19]_i_3/I1}, {plusOp[18] v1[19]_i_3/I2}, {ready v1[19]_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[19]_i_4 - 
nets: {v1[19]_i_4_n_0 v1[19]_i_4/O}, {plusOp0_out[17] v1[19]_i_4/I0}, {plusOp1_out[17] v1[19]_i_4/I1}, {plusOp[17] v1[19]_i_4/I2}, {ready v1[19]_i_4/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[19]_i_5 - 
nets: {v1[19]_i_5_n_0 v1[19]_i_5/O}, {plusOp0_out[16] v1[19]_i_5/I0}, {plusOp1_out[16] v1[19]_i_5/I1}, {plusOp[16] v1[19]_i_5/I2}, {ready v1[19]_i_5/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[19]_i_6 - 
nets: {v1[19]_i_6_n_0 v1[19]_i_6/O}, {plusOp[19] v1[19]_i_6/I0}, {plusOp1_out[19] v1[19]_i_6/I1}, {plusOp0_out[19] v1[19]_i_6/I2}, {cipher[19] v1[19]_i_6/I3}, {ready v1[19]_i_6/I4}, {text[51] v1[19]_i_6/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[19]_i_7 - 
nets: {v1[19]_i_7_n_0 v1[19]_i_7/O}, {plusOp[18] v1[19]_i_7/I0}, {plusOp1_out[18] v1[19]_i_7/I1}, {plusOp0_out[18] v1[19]_i_7/I2}, {cipher[18] v1[19]_i_7/I3}, {ready v1[19]_i_7/I4}, {text[50] v1[19]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[19]_i_8 - 
nets: {v1[19]_i_8_n_0 v1[19]_i_8/O}, {plusOp[17] v1[19]_i_8/I0}, {plusOp1_out[17] v1[19]_i_8/I1}, {plusOp0_out[17] v1[19]_i_8/I2}, {cipher[17] v1[19]_i_8/I3}, {ready v1[19]_i_8/I4}, {text[49] v1[19]_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[19]_i_9 - 
nets: {v1[19]_i_9_n_0 v1[19]_i_9/O}, {plusOp[16] v1[19]_i_9/I0}, {plusOp1_out[16] v1[19]_i_9/I1}, {plusOp0_out[16] v1[19]_i_9/I2}, {cipher[16] v1[19]_i_9/I3}, {ready v1[19]_i_9/I4}, {text[48] v1[19]_i_9/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[23]_i_13 - 
nets: {v1[23]_i_13_n_0 v1[23]_i_13/O}, {cipher[55] v1[23]_i_13/I0}, {sum_reg[23] v1[23]_i_13/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[23]_i_14 - 
nets: {v1[23]_i_14_n_0 v1[23]_i_14/O}, {cipher[54] v1[23]_i_14/I0}, {sum_reg[22] v1[23]_i_14/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[23]_i_15 - 
nets: {v1[23]_i_15_n_0 v1[23]_i_15/O}, {cipher[53] v1[23]_i_15/I0}, {sum_reg[21] v1[23]_i_15/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[23]_i_16 - 
nets: {v1[23]_i_16_n_0 v1[23]_i_16/O}, {cipher[52] v1[23]_i_16/I0}, {sum_reg[20] v1[23]_i_16/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[23]_i_17 - 
nets: {v1[23]_i_17_n_0 v1[23]_i_17/O}, {cipher[60] v1[23]_i_17/I0}, {sel v1[23]_i_17/I1}, {k1[23] v1[23]_i_17/I2}, {k3[23] v1[23]_i_17/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[23]_i_18 - 
nets: {v1[23]_i_18_n_0 v1[23]_i_18/O}, {cipher[59] v1[23]_i_18/I0}, {sel v1[23]_i_18/I1}, {k1[22] v1[23]_i_18/I2}, {k3[22] v1[23]_i_18/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[23]_i_19 - 
nets: {v1[23]_i_19_n_0 v1[23]_i_19/O}, {cipher[58] v1[23]_i_19/I0}, {sel v1[23]_i_19/I1}, {k1[21] v1[23]_i_19/I2}, {k3[21] v1[23]_i_19/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[23]_i_2 - 
nets: {v1[23]_i_2_n_0 v1[23]_i_2/O}, {plusOp0_out[23] v1[23]_i_2/I0}, {plusOp1_out[23] v1[23]_i_2/I1}, {plusOp[23] v1[23]_i_2/I2}, {ready v1[23]_i_2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X47Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[23]_i_20 - 
nets: {v1[23]_i_20_n_0 v1[23]_i_20/O}, {cipher[57] v1[23]_i_20/I0}, {sel v1[23]_i_20/I1}, {k1[20] v1[23]_i_20/I2}, {k3[20] v1[23]_i_20/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[23]_i_21 - 
nets: {v1[23]_i_21_n_0 v1[23]_i_21/O}, {cipher[50] v1[23]_i_21/I0}, {sel v1[23]_i_21/I1}, {k0[22] v1[23]_i_21/I2}, {k2[22] v1[23]_i_21/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[23]_i_22 - 
nets: {v1[23]_i_22_n_0 v1[23]_i_22/O}, {cipher[49] v1[23]_i_22/I0}, {sel v1[23]_i_22/I1}, {k0[21] v1[23]_i_22/I2}, {k2[21] v1[23]_i_22/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[23]_i_23 - 
nets: {v1[23]_i_23_n_0 v1[23]_i_23/O}, {cipher[48] v1[23]_i_23/I0}, {sel v1[23]_i_23/I1}, {k0[20] v1[23]_i_23/I2}, {k2[20] v1[23]_i_23/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[23]_i_24 - 
nets: {v1[23]_i_24_n_0 v1[23]_i_24/O}, {cipher[47] v1[23]_i_24/I0}, {sel v1[23]_i_24/I1}, {k0[19] v1[23]_i_24/I2}, {k2[19] v1[23]_i_24/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[23]_i_3 - 
nets: {v1[23]_i_3_n_0 v1[23]_i_3/O}, {plusOp0_out[22] v1[23]_i_3/I0}, {plusOp1_out[22] v1[23]_i_3/I1}, {plusOp[22] v1[23]_i_3/I2}, {ready v1[23]_i_3/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X50Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[23]_i_4 - 
nets: {v1[23]_i_4_n_0 v1[23]_i_4/O}, {plusOp0_out[21] v1[23]_i_4/I0}, {plusOp1_out[21] v1[23]_i_4/I1}, {plusOp[21] v1[23]_i_4/I2}, {ready v1[23]_i_4/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[23]_i_5 - 
nets: {v1[23]_i_5_n_0 v1[23]_i_5/O}, {plusOp0_out[20] v1[23]_i_5/I0}, {plusOp1_out[20] v1[23]_i_5/I1}, {plusOp[20] v1[23]_i_5/I2}, {ready v1[23]_i_5/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[23]_i_6 - 
nets: {v1[23]_i_6_n_0 v1[23]_i_6/O}, {plusOp[23] v1[23]_i_6/I0}, {plusOp1_out[23] v1[23]_i_6/I1}, {plusOp0_out[23] v1[23]_i_6/I2}, {cipher[23] v1[23]_i_6/I3}, {ready v1[23]_i_6/I4}, {text[55] v1[23]_i_6/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[23]_i_7 - 
nets: {v1[23]_i_7_n_0 v1[23]_i_7/O}, {plusOp[22] v1[23]_i_7/I0}, {plusOp1_out[22] v1[23]_i_7/I1}, {plusOp0_out[22] v1[23]_i_7/I2}, {cipher[22] v1[23]_i_7/I3}, {ready v1[23]_i_7/I4}, {text[54] v1[23]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[23]_i_8 - 
nets: {v1[23]_i_8_n_0 v1[23]_i_8/O}, {plusOp[21] v1[23]_i_8/I0}, {plusOp1_out[21] v1[23]_i_8/I1}, {plusOp0_out[21] v1[23]_i_8/I2}, {cipher[21] v1[23]_i_8/I3}, {ready v1[23]_i_8/I4}, {text[53] v1[23]_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[23]_i_9 - 
nets: {v1[23]_i_9_n_0 v1[23]_i_9/O}, {plusOp[20] v1[23]_i_9/I0}, {plusOp1_out[20] v1[23]_i_9/I1}, {plusOp0_out[20] v1[23]_i_9/I2}, {cipher[20] v1[23]_i_9/I3}, {ready v1[23]_i_9/I4}, {text[52] v1[23]_i_9/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[27]_i_13 - 
nets: {v1[27]_i_13_n_0 v1[27]_i_13/O}, {cipher[59] v1[27]_i_13/I0}, {sum_reg[27] v1[27]_i_13/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[27]_i_14 - 
nets: {v1[27]_i_14_n_0 v1[27]_i_14/O}, {cipher[58] v1[27]_i_14/I0}, {sum_reg[26] v1[27]_i_14/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[27]_i_15 - 
nets: {v1[27]_i_15_n_0 v1[27]_i_15/O}, {cipher[57] v1[27]_i_15/I0}, {sum_reg[25] v1[27]_i_15/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[27]_i_16 - 
nets: {v1[27]_i_16_n_0 v1[27]_i_16/O}, {cipher[56] v1[27]_i_16/I0}, {sum_reg[24] v1[27]_i_16/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[27]_i_17 - 
nets: {feistelKey1[27] v1[27]_i_17/O}, {k3[27] v1[27]_i_17/I0}, {k1[27] v1[27]_i_17/I1}, {sel v1[27]_i_17/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X52Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v1[27]_i_18 - 
nets: {v1[27]_i_18_n_0 v1[27]_i_18/O}, {cipher[63] v1[27]_i_18/I0}, {sel v1[27]_i_18/I1}, {k1[26] v1[27]_i_18/I2}, {k3[26] v1[27]_i_18/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[27]_i_19 - 
nets: {v1[27]_i_19_n_0 v1[27]_i_19/O}, {cipher[62] v1[27]_i_19/I0}, {sel v1[27]_i_19/I1}, {k1[25] v1[27]_i_19/I2}, {k3[25] v1[27]_i_19/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[27]_i_2 - 
nets: {v1[27]_i_2_n_0 v1[27]_i_2/O}, {plusOp0_out[27] v1[27]_i_2/I0}, {plusOp1_out[27] v1[27]_i_2/I1}, {plusOp[27] v1[27]_i_2/I2}, {ready v1[27]_i_2/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[27]_i_20 - 
nets: {v1[27]_i_20_n_0 v1[27]_i_20/O}, {cipher[61] v1[27]_i_20/I0}, {sel v1[27]_i_20/I1}, {k1[24] v1[27]_i_20/I2}, {k3[24] v1[27]_i_20/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[27]_i_21 - 
nets: {v1[27]_i_21_n_0 v1[27]_i_21/O}, {cipher[54] v1[27]_i_21/I0}, {sel v1[27]_i_21/I1}, {k0[26] v1[27]_i_21/I2}, {k2[26] v1[27]_i_21/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[27]_i_22 - 
nets: {v1[27]_i_22_n_0 v1[27]_i_22/O}, {cipher[53] v1[27]_i_22/I0}, {sel v1[27]_i_22/I1}, {k0[25] v1[27]_i_22/I2}, {k2[25] v1[27]_i_22/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[27]_i_23 - 
nets: {v1[27]_i_23_n_0 v1[27]_i_23/O}, {cipher[52] v1[27]_i_23/I0}, {sel v1[27]_i_23/I1}, {k0[24] v1[27]_i_23/I2}, {k2[24] v1[27]_i_23/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[27]_i_24 - 
nets: {v1[27]_i_24_n_0 v1[27]_i_24/O}, {cipher[51] v1[27]_i_24/I0}, {sel v1[27]_i_24/I1}, {k0[23] v1[27]_i_24/I2}, {k2[23] v1[27]_i_24/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[27]_i_3 - 
nets: {v1[27]_i_3_n_0 v1[27]_i_3/O}, {plusOp0_out[26] v1[27]_i_3/I0}, {plusOp1_out[26] v1[27]_i_3/I1}, {plusOp[26] v1[27]_i_3/I2}, {ready v1[27]_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X50Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[27]_i_4 - 
nets: {v1[27]_i_4_n_0 v1[27]_i_4/O}, {plusOp0_out[25] v1[27]_i_4/I0}, {plusOp1_out[25] v1[27]_i_4/I1}, {plusOp[25] v1[27]_i_4/I2}, {ready v1[27]_i_4/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[27]_i_5 - 
nets: {v1[27]_i_5_n_0 v1[27]_i_5/O}, {plusOp0_out[24] v1[27]_i_5/I0}, {plusOp1_out[24] v1[27]_i_5/I1}, {plusOp[24] v1[27]_i_5/I2}, {ready v1[27]_i_5/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[27]_i_6 - 
nets: {v1[27]_i_6_n_0 v1[27]_i_6/O}, {plusOp[27] v1[27]_i_6/I0}, {plusOp1_out[27] v1[27]_i_6/I1}, {plusOp0_out[27] v1[27]_i_6/I2}, {cipher[27] v1[27]_i_6/I3}, {ready v1[27]_i_6/I4}, {text[59] v1[27]_i_6/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[27]_i_7 - 
nets: {v1[27]_i_7_n_0 v1[27]_i_7/O}, {plusOp[26] v1[27]_i_7/I0}, {plusOp1_out[26] v1[27]_i_7/I1}, {plusOp0_out[26] v1[27]_i_7/I2}, {cipher[26] v1[27]_i_7/I3}, {ready v1[27]_i_7/I4}, {text[58] v1[27]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[27]_i_8 - 
nets: {v1[27]_i_8_n_0 v1[27]_i_8/O}, {plusOp[25] v1[27]_i_8/I0}, {plusOp1_out[25] v1[27]_i_8/I1}, {plusOp0_out[25] v1[27]_i_8/I2}, {cipher[25] v1[27]_i_8/I3}, {ready v1[27]_i_8/I4}, {text[57] v1[27]_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[27]_i_9 - 
nets: {v1[27]_i_9_n_0 v1[27]_i_9/O}, {plusOp[24] v1[27]_i_9/I0}, {plusOp1_out[24] v1[27]_i_9/I1}, {plusOp0_out[24] v1[27]_i_9/I2}, {cipher[24] v1[27]_i_9/I3}, {ready v1[27]_i_9/I4}, {text[56] v1[27]_i_9/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[31]_i_13 - 
nets: {v1[31]_i_13_n_0 v1[31]_i_13/O}, {cipher[58] v1[31]_i_13/I0}, {sel v1[31]_i_13/I1}, {k0[30] v1[31]_i_13/I2}, {k2[30] v1[31]_i_13/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[31]_i_14 - 
nets: {v1[31]_i_14_n_0 v1[31]_i_14/O}, {cipher[57] v1[31]_i_14/I0}, {sel v1[31]_i_14/I1}, {k0[29] v1[31]_i_14/I2}, {k2[29] v1[31]_i_14/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[31]_i_15 - 
nets: {v1[31]_i_15_n_0 v1[31]_i_15/O}, {cipher[56] v1[31]_i_15/I0}, {sel v1[31]_i_15/I1}, {k0[28] v1[31]_i_15/I2}, {k2[28] v1[31]_i_15/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[31]_i_16 - 
nets: {v1[31]_i_16_n_0 v1[31]_i_16/O}, {cipher[55] v1[31]_i_16/I0}, {sel v1[31]_i_16/I1}, {k0[27] v1[31]_i_16/I2}, {k2[27] v1[31]_i_16/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[31]_i_17 - 
nets: {v1[31]_i_17_n_0 v1[31]_i_17/O}, {cipher[63] v1[31]_i_17/I0}, {sum_reg[31] v1[31]_i_17/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[31]_i_18 - 
nets: {v1[31]_i_18_n_0 v1[31]_i_18/O}, {cipher[62] v1[31]_i_18/I0}, {sum_reg[30] v1[31]_i_18/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[31]_i_19 - 
nets: {v1[31]_i_19_n_0 v1[31]_i_19/O}, {cipher[61] v1[31]_i_19/I0}, {sum_reg[29] v1[31]_i_19/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[31]_i_2 - 
nets: {v1[31]_i_2_n_0 v1[31]_i_2/O}, {plusOp0_out[30] v1[31]_i_2/I0}, {plusOp1_out[30] v1[31]_i_2/I1}, {plusOp[30] v1[31]_i_2/I2}, {ready v1[31]_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X50Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[31]_i_20 - 
nets: {v1[31]_i_20_n_0 v1[31]_i_20/O}, {cipher[60] v1[31]_i_20/I0}, {sum_reg[28] v1[31]_i_20/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[31]_i_21 - 
nets: {feistelKey1[31] v1[31]_i_21/O}, {k3[31] v1[31]_i_21/I0}, {k1[31] v1[31]_i_21/I1}, {sel v1[31]_i_21/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X52Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v1[31]_i_22 - 
nets: {feistelKey1[30] v1[31]_i_22/O}, {k3[30] v1[31]_i_22/I0}, {k1[30] v1[31]_i_22/I1}, {sel v1[31]_i_22/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X52Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v1[31]_i_23 - 
nets: {feistelKey1[29] v1[31]_i_23/O}, {k3[29] v1[31]_i_23/I0}, {k1[29] v1[31]_i_23/I1}, {sel v1[31]_i_23/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X52Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v1[31]_i_24 - 
nets: {feistelKey1[28] v1[31]_i_24/O}, {k3[28] v1[31]_i_24/I0}, {k1[28] v1[31]_i_24/I1}, {sel v1[31]_i_24/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X52Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v1[31]_i_25 - 
nets: {v1[31]_i_25_n_0 v1[31]_i_25/O}, {cipher[59] v1[31]_i_25/I0}, {sel v1[31]_i_25/I1}, {k0[31] v1[31]_i_25/I2}, {k2[31] v1[31]_i_25/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[31]_i_3 - 
nets: {v1[31]_i_3_n_0 v1[31]_i_3/O}, {plusOp0_out[29] v1[31]_i_3/I0}, {plusOp1_out[29] v1[31]_i_3/I1}, {plusOp[29] v1[31]_i_3/I2}, {ready v1[31]_i_3/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X51Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[31]_i_4 - 
nets: {v1[31]_i_4_n_0 v1[31]_i_4/O}, {plusOp0_out[28] v1[31]_i_4/I0}, {plusOp1_out[28] v1[31]_i_4/I1}, {plusOp[28] v1[31]_i_4/I2}, {ready v1[31]_i_4/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X51Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[31]_i_5 - 
nets: {v1[31]_i_5_n_0 v1[31]_i_5/O}, {plusOp[31] v1[31]_i_5/I0}, {plusOp1_out[31] v1[31]_i_5/I1}, {plusOp0_out[31] v1[31]_i_5/I2}, {cipher[31] v1[31]_i_5/I3}, {ready v1[31]_i_5/I4}, {text[63] v1[31]_i_5/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[31]_i_6 - 
nets: {v1[31]_i_6_n_0 v1[31]_i_6/O}, {plusOp[30] v1[31]_i_6/I0}, {plusOp1_out[30] v1[31]_i_6/I1}, {plusOp0_out[30] v1[31]_i_6/I2}, {cipher[30] v1[31]_i_6/I3}, {ready v1[31]_i_6/I4}, {text[62] v1[31]_i_6/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[31]_i_7 - 
nets: {v1[31]_i_7_n_0 v1[31]_i_7/O}, {plusOp[29] v1[31]_i_7/I0}, {plusOp1_out[29] v1[31]_i_7/I1}, {plusOp0_out[29] v1[31]_i_7/I2}, {cipher[29] v1[31]_i_7/I3}, {ready v1[31]_i_7/I4}, {text[61] v1[31]_i_7/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[31]_i_8 - 
nets: {v1[31]_i_8_n_0 v1[31]_i_8/O}, {plusOp[28] v1[31]_i_8/I0}, {plusOp1_out[28] v1[31]_i_8/I1}, {plusOp0_out[28] v1[31]_i_8/I2}, {cipher[28] v1[31]_i_8/I3}, {ready v1[31]_i_8/I4}, {text[60] v1[31]_i_8/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[3]_i_12 - 
nets: {feistelKey0__0[2] v1[3]_i_12/O}, {k2[2] v1[3]_i_12/I0}, {k0[2] v1[3]_i_12/I1}, {sel v1[3]_i_12/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X53Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v1[3]_i_13 - 
nets: {feistelKey0__0[1] v1[3]_i_13/O}, {k2[1] v1[3]_i_13/I0}, {k0[1] v1[3]_i_13/I1}, {sel v1[3]_i_13/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X52Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v1[3]_i_14 - 
nets: {feistelKey0__0[0] v1[3]_i_14/O}, {k2[0] v1[3]_i_14/I0}, {k0[0] v1[3]_i_14/I1}, {sel v1[3]_i_14/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X52Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v1[3]_i_15 - 
nets: {v1[3]_i_15_n_0 v1[3]_i_15/O}, {cipher[35] v1[3]_i_15/I0}, {sum_reg[3] v1[3]_i_15/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[3]_i_16 - 
nets: {v1[3]_i_16_n_0 v1[3]_i_16/O}, {cipher[34] v1[3]_i_16/I0}, {sum_reg[2] v1[3]_i_16/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[3]_i_17 - 
nets: {v1[3]_i_17_n_0 v1[3]_i_17/O}, {cipher[33] v1[3]_i_17/I0}, {sum_reg[1] v1[3]_i_17/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[3]_i_18 - 
nets: {v1[3]_i_18_n_0 v1[3]_i_18/O}, {cipher[32] v1[3]_i_18/I0}, {sum_reg[0] v1[3]_i_18/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[3]_i_19 - 
nets: {v1[3]_i_19_n_0 v1[3]_i_19/O}, {cipher[40] v1[3]_i_19/I0}, {sel v1[3]_i_19/I1}, {k1[3] v1[3]_i_19/I2}, {k3[3] v1[3]_i_19/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[3]_i_2 - 
nets: {v1[3]_i_2_n_0 v1[3]_i_2/O}, {plusOp0_out[3] v1[3]_i_2/I0}, {plusOp1_out[3] v1[3]_i_2/I1}, {plusOp[3] v1[3]_i_2/I2}, {ready v1[3]_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X51Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[3]_i_20 - 
nets: {v1[3]_i_20_n_0 v1[3]_i_20/O}, {cipher[39] v1[3]_i_20/I0}, {sel v1[3]_i_20/I1}, {k1[2] v1[3]_i_20/I2}, {k3[2] v1[3]_i_20/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[3]_i_21 - 
nets: {v1[3]_i_21_n_0 v1[3]_i_21/O}, {cipher[38] v1[3]_i_21/I0}, {sel v1[3]_i_21/I1}, {k1[1] v1[3]_i_21/I2}, {k3[1] v1[3]_i_21/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[3]_i_22 - 
nets: {v1[3]_i_22_n_0 v1[3]_i_22/O}, {cipher[37] v1[3]_i_22/I0}, {sel v1[3]_i_22/I1}, {k1[0] v1[3]_i_22/I2}, {k3[0] v1[3]_i_22/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[3]_i_3 - 
nets: {v1[3]_i_3_n_0 v1[3]_i_3/O}, {k2[2] v1[3]_i_3/I0}, {k0[2] v1[3]_i_3/I1}, {sel v1[3]_i_3/I2}, {plusOp1_out[2] v1[3]_i_3/I3}, {plusOp[2] v1[3]_i_3/I4}, {ready v1[3]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000AC5353AC, 
LOC: SLICE_X52Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[3]_i_4 - 
nets: {v1[3]_i_4_n_0 v1[3]_i_4/O}, {k2[1] v1[3]_i_4/I0}, {k0[1] v1[3]_i_4/I1}, {sel v1[3]_i_4/I2}, {plusOp1_out[1] v1[3]_i_4/I3}, {plusOp[1] v1[3]_i_4/I4}, {ready v1[3]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000AC5353AC, 
LOC: SLICE_X52Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[3]_i_5 - 
nets: {v1[3]_i_5_n_0 v1[3]_i_5/O}, {k2[0] v1[3]_i_5/I0}, {k0[0] v1[3]_i_5/I1}, {sel v1[3]_i_5/I2}, {plusOp1_out[0] v1[3]_i_5/I3}, {plusOp[0] v1[3]_i_5/I4}, {ready v1[3]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000AC5353AC, 
LOC: SLICE_X52Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[3]_i_6 - 
nets: {v1[3]_i_6_n_0 v1[3]_i_6/O}, {plusOp[3] v1[3]_i_6/I0}, {plusOp1_out[3] v1[3]_i_6/I1}, {plusOp0_out[3] v1[3]_i_6/I2}, {cipher[3] v1[3]_i_6/I3}, {ready v1[3]_i_6/I4}, {text[35] v1[3]_i_6/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[3]_i_7 - 
nets: {v1[3]_i_7_n_0 v1[3]_i_7/O}, {plusOp[2] v1[3]_i_7/I0}, {plusOp1_out[2] v1[3]_i_7/I1}, {feistelKey0__0[2] v1[3]_i_7/I2}, {cipher[2] v1[3]_i_7/I3}, {ready v1[3]_i_7/I4}, {text[34] v1[3]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[3]_i_8 - 
nets: {v1[3]_i_8_n_0 v1[3]_i_8/O}, {plusOp[1] v1[3]_i_8/I0}, {plusOp1_out[1] v1[3]_i_8/I1}, {feistelKey0__0[1] v1[3]_i_8/I2}, {cipher[1] v1[3]_i_8/I3}, {ready v1[3]_i_8/I4}, {text[33] v1[3]_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[3]_i_9 - 
nets: {v1[3]_i_9_n_0 v1[3]_i_9/O}, {plusOp[0] v1[3]_i_9/I0}, {plusOp1_out[0] v1[3]_i_9/I1}, {feistelKey0__0[0] v1[3]_i_9/I2}, {cipher[0] v1[3]_i_9/I3}, {ready v1[3]_i_9/I4}, {text[32] v1[3]_i_9/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[7]_i_13 - 
nets: {v1[7]_i_13_n_0 v1[7]_i_13/O}, {cipher[39] v1[7]_i_13/I0}, {sum_reg[7] v1[7]_i_13/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[7]_i_14 - 
nets: {v1[7]_i_14_n_0 v1[7]_i_14/O}, {cipher[38] v1[7]_i_14/I0}, {sum_reg[6] v1[7]_i_14/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[7]_i_15 - 
nets: {v1[7]_i_15_n_0 v1[7]_i_15/O}, {cipher[37] v1[7]_i_15/I0}, {sum_reg[5] v1[7]_i_15/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[7]_i_16 - 
nets: {v1[7]_i_16_n_0 v1[7]_i_16/O}, {cipher[36] v1[7]_i_16/I0}, {sum_reg[4] v1[7]_i_16/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X51Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v1[7]_i_17 - 
nets: {v1[7]_i_17_n_0 v1[7]_i_17/O}, {cipher[44] v1[7]_i_17/I0}, {sel v1[7]_i_17/I1}, {k1[7] v1[7]_i_17/I2}, {k3[7] v1[7]_i_17/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[7]_i_18 - 
nets: {v1[7]_i_18_n_0 v1[7]_i_18/O}, {cipher[43] v1[7]_i_18/I0}, {sel v1[7]_i_18/I1}, {k1[6] v1[7]_i_18/I2}, {k3[6] v1[7]_i_18/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[7]_i_19 - 
nets: {v1[7]_i_19_n_0 v1[7]_i_19/O}, {cipher[42] v1[7]_i_19/I0}, {sel v1[7]_i_19/I1}, {k1[5] v1[7]_i_19/I2}, {k3[5] v1[7]_i_19/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[7]_i_2 - 
nets: {v1[7]_i_2_n_0 v1[7]_i_2/O}, {plusOp0_out[7] v1[7]_i_2/I0}, {plusOp1_out[7] v1[7]_i_2/I1}, {plusOp[7] v1[7]_i_2/I2}, {ready v1[7]_i_2/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X51Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[7]_i_20 - 
nets: {v1[7]_i_20_n_0 v1[7]_i_20/O}, {cipher[41] v1[7]_i_20/I0}, {sel v1[7]_i_20/I1}, {k1[4] v1[7]_i_20/I2}, {k3[4] v1[7]_i_20/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X52Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[7]_i_21 - 
nets: {v1[7]_i_21_n_0 v1[7]_i_21/O}, {cipher[34] v1[7]_i_21/I0}, {sel v1[7]_i_21/I1}, {k0[6] v1[7]_i_21/I2}, {k2[6] v1[7]_i_21/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[7]_i_22 - 
nets: {v1[7]_i_22_n_0 v1[7]_i_22/O}, {cipher[33] v1[7]_i_22/I0}, {sel v1[7]_i_22/I1}, {k0[5] v1[7]_i_22/I2}, {k2[5] v1[7]_i_22/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[7]_i_23 - 
nets: {v1[7]_i_23_n_0 v1[7]_i_23/O}, {cipher[32] v1[7]_i_23/I0}, {sel v1[7]_i_23/I1}, {k0[4] v1[7]_i_23/I2}, {k2[4] v1[7]_i_23/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h569A, 
LOC: SLICE_X49Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[7]_i_24 - 
nets: {feistelKey0[3] v1[7]_i_24/O}, {k2[3] v1[7]_i_24/I0}, {k0[3] v1[7]_i_24/I1}, {sel v1[7]_i_24/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X49Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

v1[7]_i_3 - 
nets: {v1[7]_i_3_n_0 v1[7]_i_3/O}, {plusOp0_out[6] v1[7]_i_3/I0}, {plusOp1_out[6] v1[7]_i_3/I1}, {plusOp[6] v1[7]_i_3/I2}, {ready v1[7]_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X52Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[7]_i_4 - 
nets: {v1[7]_i_4_n_0 v1[7]_i_4/O}, {plusOp0_out[5] v1[7]_i_4/I0}, {plusOp1_out[5] v1[7]_i_4/I1}, {plusOp[5] v1[7]_i_4/I2}, {ready v1[7]_i_4/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[7]_i_5 - 
nets: {v1[7]_i_5_n_0 v1[7]_i_5/O}, {plusOp0_out[4] v1[7]_i_5/I0}, {plusOp1_out[4] v1[7]_i_5/I1}, {plusOp[4] v1[7]_i_5/I2}, {ready v1[7]_i_5/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0096, 
LOC: SLICE_X48Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v1[7]_i_6 - 
nets: {v1[7]_i_6_n_0 v1[7]_i_6/O}, {plusOp[7] v1[7]_i_6/I0}, {plusOp1_out[7] v1[7]_i_6/I1}, {plusOp0_out[7] v1[7]_i_6/I2}, {cipher[7] v1[7]_i_6/I3}, {ready v1[7]_i_6/I4}, {text[39] v1[7]_i_6/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[7]_i_7 - 
nets: {v1[7]_i_7_n_0 v1[7]_i_7/O}, {plusOp[6] v1[7]_i_7/I0}, {plusOp1_out[6] v1[7]_i_7/I1}, {plusOp0_out[6] v1[7]_i_7/I2}, {cipher[6] v1[7]_i_7/I3}, {ready v1[7]_i_7/I4}, {text[38] v1[7]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[7]_i_8 - 
nets: {v1[7]_i_8_n_0 v1[7]_i_8/O}, {plusOp[5] v1[7]_i_8/I0}, {plusOp1_out[5] v1[7]_i_8/I1}, {plusOp0_out[5] v1[7]_i_8/I2}, {cipher[5] v1[7]_i_8/I3}, {ready v1[7]_i_8/I4}, {text[37] v1[7]_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1[7]_i_9 - 
nets: {v1[7]_i_9_n_0 v1[7]_i_9/O}, {plusOp[4] v1[7]_i_9/I0}, {plusOp1_out[4] v1[7]_i_9/I1}, {plusOp0_out[4] v1[7]_i_9/I2}, {cipher[4] v1[7]_i_9/I3}, {ready v1[7]_i_9/I4}, {text[36] v1[7]_i_9/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF699600006996, 
LOC: SLICE_X50Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v1_reg[0] - 
nets: {cipher[32] v1_reg[0]/Q}, {clock v1_reg[0]/C}, {<const1> v1_reg[0]/CE}, {v1_reg[3]_i_1_n_7 v1_reg[0]/D}, {<const0> v1_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[10] - 
nets: {cipher[42] v1_reg[10]/Q}, {clock v1_reg[10]/C}, {<const1> v1_reg[10]/CE}, {v1_reg[11]_i_1_n_5 v1_reg[10]/D}, {<const0> v1_reg[10]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[11] - 
nets: {cipher[43] v1_reg[11]/Q}, {clock v1_reg[11]/C}, {<const1> v1_reg[11]/CE}, {v1_reg[11]_i_1_n_4 v1_reg[11]/D}, {<const0> v1_reg[11]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[11]_i_1 - 
nets: {v1_reg[11]_i_1_n_0 v1_reg[11]_i_1/CO[3]}, { v1_reg[11]_i_1/CO[2]}, { v1_reg[11]_i_1/CO[1]}, { v1_reg[11]_i_1/CO[0]}, {v1_reg[11]_i_1_n_4 v1_reg[11]_i_1/O[3]}, {v1_reg[11]_i_1_n_5 v1_reg[11]_i_1/O[2]}, {v1_reg[11]_i_1_n_6 v1_reg[11]_i_1/O[1]}, {v1_reg[11]_i_1_n_7 v1_reg[11]_i_1/O[0]}, {v1_reg[7]_i_1_n_0 v1_reg[11]_i_1/CI}, {<const0> v1_reg[11]_i_1/CYINIT}, {v1[11]_i_2_n_0 v1_reg[11]_i_1/DI[3]}, {v1[11]_i_3_n_0 v1_reg[11]_i_1/DI[2]}, {v1[11]_i_4_n_0 v1_reg[11]_i_1/DI[1]}, {v1[11]_i_5_n_0 v1_reg[11]_i_1/DI[0]}, {v1[11]_i_6_n_0 v1_reg[11]_i_1/S[3]}, {v1[11]_i_7_n_0 v1_reg[11]_i_1/S[2]}, {v1[11]_i_8_n_0 v1_reg[11]_i_1/S[1]}, {v1[11]_i_9_n_0 v1_reg[11]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X50Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[11]_i_10 - 
nets: {v1_reg[11]_i_10_n_0 v1_reg[11]_i_10/CO[3]}, { v1_reg[11]_i_10/CO[2]}, { v1_reg[11]_i_10/CO[1]}, { v1_reg[11]_i_10/CO[0]}, {plusOp1_out[11] v1_reg[11]_i_10/O[3]}, {plusOp1_out[10] v1_reg[11]_i_10/O[2]}, {plusOp1_out[9] v1_reg[11]_i_10/O[1]}, {plusOp1_out[8] v1_reg[11]_i_10/O[0]}, {v1_reg[7]_i_10_n_0 v1_reg[11]_i_10/CI}, {<const0> v1_reg[11]_i_10/CYINIT}, {cipher[43] v1_reg[11]_i_10/DI[3]}, {cipher[42] v1_reg[11]_i_10/DI[2]}, {cipher[41] v1_reg[11]_i_10/DI[1]}, {cipher[40] v1_reg[11]_i_10/DI[0]}, {v1[11]_i_13_n_0 v1_reg[11]_i_10/S[3]}, {v1[11]_i_14_n_0 v1_reg[11]_i_10/S[2]}, {v1[11]_i_15_n_0 v1_reg[11]_i_10/S[1]}, {v1[11]_i_16_n_0 v1_reg[11]_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[11]_i_11 - 
nets: {v1_reg[11]_i_11_n_0 v1_reg[11]_i_11/CO[3]}, { v1_reg[11]_i_11/CO[2]}, { v1_reg[11]_i_11/CO[1]}, { v1_reg[11]_i_11/CO[0]}, {plusOp[11] v1_reg[11]_i_11/O[3]}, {plusOp[10] v1_reg[11]_i_11/O[2]}, {plusOp[9] v1_reg[11]_i_11/O[1]}, {plusOp[8] v1_reg[11]_i_11/O[0]}, {v1_reg[7]_i_11_n_0 v1_reg[11]_i_11/CI}, {<const0> v1_reg[11]_i_11/CYINIT}, {cipher[48] v1_reg[11]_i_11/DI[3]}, {cipher[47] v1_reg[11]_i_11/DI[2]}, {cipher[46] v1_reg[11]_i_11/DI[1]}, {cipher[45] v1_reg[11]_i_11/DI[0]}, {v1[11]_i_17_n_0 v1_reg[11]_i_11/S[3]}, {v1[11]_i_18_n_0 v1_reg[11]_i_11/S[2]}, {v1[11]_i_19_n_0 v1_reg[11]_i_11/S[1]}, {v1[11]_i_20_n_0 v1_reg[11]_i_11/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X52Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[11]_i_12 - 
nets: {v1_reg[11]_i_12_n_0 v1_reg[11]_i_12/CO[3]}, { v1_reg[11]_i_12/CO[2]}, { v1_reg[11]_i_12/CO[1]}, { v1_reg[11]_i_12/CO[0]}, {plusOp0_out[10] v1_reg[11]_i_12/O[3]}, {plusOp0_out[9] v1_reg[11]_i_12/O[2]}, {plusOp0_out[8] v1_reg[11]_i_12/O[1]}, {plusOp0_out[7] v1_reg[11]_i_12/O[0]}, {v1_reg[7]_i_12_n_0 v1_reg[11]_i_12/CI}, {<const0> v1_reg[11]_i_12/CYINIT}, {cipher[38] v1_reg[11]_i_12/DI[3]}, {cipher[37] v1_reg[11]_i_12/DI[2]}, {cipher[36] v1_reg[11]_i_12/DI[1]}, {cipher[35] v1_reg[11]_i_12/DI[0]}, {v1[11]_i_21_n_0 v1_reg[11]_i_12/S[3]}, {v1[11]_i_22_n_0 v1_reg[11]_i_12/S[2]}, {v1[11]_i_23_n_0 v1_reg[11]_i_12/S[1]}, {v1[11]_i_24_n_0 v1_reg[11]_i_12/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[12] - 
nets: {cipher[44] v1_reg[12]/Q}, {clock v1_reg[12]/C}, {<const1> v1_reg[12]/CE}, {v1_reg[15]_i_1_n_7 v1_reg[12]/D}, {<const0> v1_reg[12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[13] - 
nets: {cipher[45] v1_reg[13]/Q}, {clock v1_reg[13]/C}, {<const1> v1_reg[13]/CE}, {v1_reg[15]_i_1_n_6 v1_reg[13]/D}, {<const0> v1_reg[13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[14] - 
nets: {cipher[46] v1_reg[14]/Q}, {clock v1_reg[14]/C}, {<const1> v1_reg[14]/CE}, {v1_reg[15]_i_1_n_5 v1_reg[14]/D}, {<const0> v1_reg[14]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[15] - 
nets: {cipher[47] v1_reg[15]/Q}, {clock v1_reg[15]/C}, {<const1> v1_reg[15]/CE}, {v1_reg[15]_i_1_n_4 v1_reg[15]/D}, {<const0> v1_reg[15]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[15]_i_1 - 
nets: {v1_reg[15]_i_1_n_0 v1_reg[15]_i_1/CO[3]}, { v1_reg[15]_i_1/CO[2]}, { v1_reg[15]_i_1/CO[1]}, { v1_reg[15]_i_1/CO[0]}, {v1_reg[15]_i_1_n_4 v1_reg[15]_i_1/O[3]}, {v1_reg[15]_i_1_n_5 v1_reg[15]_i_1/O[2]}, {v1_reg[15]_i_1_n_6 v1_reg[15]_i_1/O[1]}, {v1_reg[15]_i_1_n_7 v1_reg[15]_i_1/O[0]}, {v1_reg[11]_i_1_n_0 v1_reg[15]_i_1/CI}, {<const0> v1_reg[15]_i_1/CYINIT}, {v1[15]_i_2_n_0 v1_reg[15]_i_1/DI[3]}, {v1[15]_i_3_n_0 v1_reg[15]_i_1/DI[2]}, {v1[15]_i_4_n_0 v1_reg[15]_i_1/DI[1]}, {v1[15]_i_5_n_0 v1_reg[15]_i_1/DI[0]}, {v1[15]_i_6_n_0 v1_reg[15]_i_1/S[3]}, {v1[15]_i_7_n_0 v1_reg[15]_i_1/S[2]}, {v1[15]_i_8_n_0 v1_reg[15]_i_1/S[1]}, {v1[15]_i_9_n_0 v1_reg[15]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X50Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[15]_i_10 - 
nets: {v1_reg[15]_i_10_n_0 v1_reg[15]_i_10/CO[3]}, { v1_reg[15]_i_10/CO[2]}, { v1_reg[15]_i_10/CO[1]}, { v1_reg[15]_i_10/CO[0]}, {plusOp1_out[15] v1_reg[15]_i_10/O[3]}, {plusOp1_out[14] v1_reg[15]_i_10/O[2]}, {plusOp1_out[13] v1_reg[15]_i_10/O[1]}, {plusOp1_out[12] v1_reg[15]_i_10/O[0]}, {v1_reg[11]_i_10_n_0 v1_reg[15]_i_10/CI}, {<const0> v1_reg[15]_i_10/CYINIT}, {cipher[47] v1_reg[15]_i_10/DI[3]}, {cipher[46] v1_reg[15]_i_10/DI[2]}, {cipher[45] v1_reg[15]_i_10/DI[1]}, {cipher[44] v1_reg[15]_i_10/DI[0]}, {v1[15]_i_13_n_0 v1_reg[15]_i_10/S[3]}, {v1[15]_i_14_n_0 v1_reg[15]_i_10/S[2]}, {v1[15]_i_15_n_0 v1_reg[15]_i_10/S[1]}, {v1[15]_i_16_n_0 v1_reg[15]_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[15]_i_11 - 
nets: {v1_reg[15]_i_11_n_0 v1_reg[15]_i_11/CO[3]}, { v1_reg[15]_i_11/CO[2]}, { v1_reg[15]_i_11/CO[1]}, { v1_reg[15]_i_11/CO[0]}, {plusOp[15] v1_reg[15]_i_11/O[3]}, {plusOp[14] v1_reg[15]_i_11/O[2]}, {plusOp[13] v1_reg[15]_i_11/O[1]}, {plusOp[12] v1_reg[15]_i_11/O[0]}, {v1_reg[11]_i_11_n_0 v1_reg[15]_i_11/CI}, {<const0> v1_reg[15]_i_11/CYINIT}, {cipher[52] v1_reg[15]_i_11/DI[3]}, {cipher[51] v1_reg[15]_i_11/DI[2]}, {cipher[50] v1_reg[15]_i_11/DI[1]}, {cipher[49] v1_reg[15]_i_11/DI[0]}, {v1[15]_i_17_n_0 v1_reg[15]_i_11/S[3]}, {v1[15]_i_18_n_0 v1_reg[15]_i_11/S[2]}, {v1[15]_i_19_n_0 v1_reg[15]_i_11/S[1]}, {v1[15]_i_20_n_0 v1_reg[15]_i_11/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X52Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[15]_i_12 - 
nets: {v1_reg[15]_i_12_n_0 v1_reg[15]_i_12/CO[3]}, { v1_reg[15]_i_12/CO[2]}, { v1_reg[15]_i_12/CO[1]}, { v1_reg[15]_i_12/CO[0]}, {plusOp0_out[14] v1_reg[15]_i_12/O[3]}, {plusOp0_out[13] v1_reg[15]_i_12/O[2]}, {plusOp0_out[12] v1_reg[15]_i_12/O[1]}, {plusOp0_out[11] v1_reg[15]_i_12/O[0]}, {v1_reg[11]_i_12_n_0 v1_reg[15]_i_12/CI}, {<const0> v1_reg[15]_i_12/CYINIT}, {cipher[42] v1_reg[15]_i_12/DI[3]}, {cipher[41] v1_reg[15]_i_12/DI[2]}, {cipher[40] v1_reg[15]_i_12/DI[1]}, {cipher[39] v1_reg[15]_i_12/DI[0]}, {v1[15]_i_21_n_0 v1_reg[15]_i_12/S[3]}, {v1[15]_i_22_n_0 v1_reg[15]_i_12/S[2]}, {v1[15]_i_23_n_0 v1_reg[15]_i_12/S[1]}, {v1[15]_i_24_n_0 v1_reg[15]_i_12/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[16] - 
nets: {cipher[48] v1_reg[16]/Q}, {clock v1_reg[16]/C}, {<const1> v1_reg[16]/CE}, {v1_reg[19]_i_1_n_7 v1_reg[16]/D}, {<const0> v1_reg[16]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[17] - 
nets: {cipher[49] v1_reg[17]/Q}, {clock v1_reg[17]/C}, {<const1> v1_reg[17]/CE}, {v1_reg[19]_i_1_n_6 v1_reg[17]/D}, {<const0> v1_reg[17]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[18] - 
nets: {cipher[50] v1_reg[18]/Q}, {clock v1_reg[18]/C}, {<const1> v1_reg[18]/CE}, {v1_reg[19]_i_1_n_5 v1_reg[18]/D}, {<const0> v1_reg[18]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[19] - 
nets: {cipher[51] v1_reg[19]/Q}, {clock v1_reg[19]/C}, {<const1> v1_reg[19]/CE}, {v1_reg[19]_i_1_n_4 v1_reg[19]/D}, {<const0> v1_reg[19]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[19]_i_1 - 
nets: {v1_reg[19]_i_1_n_0 v1_reg[19]_i_1/CO[3]}, { v1_reg[19]_i_1/CO[2]}, { v1_reg[19]_i_1/CO[1]}, { v1_reg[19]_i_1/CO[0]}, {v1_reg[19]_i_1_n_4 v1_reg[19]_i_1/O[3]}, {v1_reg[19]_i_1_n_5 v1_reg[19]_i_1/O[2]}, {v1_reg[19]_i_1_n_6 v1_reg[19]_i_1/O[1]}, {v1_reg[19]_i_1_n_7 v1_reg[19]_i_1/O[0]}, {v1_reg[15]_i_1_n_0 v1_reg[19]_i_1/CI}, {<const0> v1_reg[19]_i_1/CYINIT}, {v1[19]_i_2_n_0 v1_reg[19]_i_1/DI[3]}, {v1[19]_i_3_n_0 v1_reg[19]_i_1/DI[2]}, {v1[19]_i_4_n_0 v1_reg[19]_i_1/DI[1]}, {v1[19]_i_5_n_0 v1_reg[19]_i_1/DI[0]}, {v1[19]_i_6_n_0 v1_reg[19]_i_1/S[3]}, {v1[19]_i_7_n_0 v1_reg[19]_i_1/S[2]}, {v1[19]_i_8_n_0 v1_reg[19]_i_1/S[1]}, {v1[19]_i_9_n_0 v1_reg[19]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X50Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[19]_i_10 - 
nets: {v1_reg[19]_i_10_n_0 v1_reg[19]_i_10/CO[3]}, { v1_reg[19]_i_10/CO[2]}, { v1_reg[19]_i_10/CO[1]}, { v1_reg[19]_i_10/CO[0]}, {plusOp1_out[19] v1_reg[19]_i_10/O[3]}, {plusOp1_out[18] v1_reg[19]_i_10/O[2]}, {plusOp1_out[17] v1_reg[19]_i_10/O[1]}, {plusOp1_out[16] v1_reg[19]_i_10/O[0]}, {v1_reg[15]_i_10_n_0 v1_reg[19]_i_10/CI}, {<const0> v1_reg[19]_i_10/CYINIT}, {cipher[51] v1_reg[19]_i_10/DI[3]}, {cipher[50] v1_reg[19]_i_10/DI[2]}, {cipher[49] v1_reg[19]_i_10/DI[1]}, {cipher[48] v1_reg[19]_i_10/DI[0]}, {v1[19]_i_13_n_0 v1_reg[19]_i_10/S[3]}, {v1[19]_i_14_n_0 v1_reg[19]_i_10/S[2]}, {v1[19]_i_15_n_0 v1_reg[19]_i_10/S[1]}, {v1[19]_i_16_n_0 v1_reg[19]_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[19]_i_11 - 
nets: {v1_reg[19]_i_11_n_0 v1_reg[19]_i_11/CO[3]}, { v1_reg[19]_i_11/CO[2]}, { v1_reg[19]_i_11/CO[1]}, { v1_reg[19]_i_11/CO[0]}, {plusOp[19] v1_reg[19]_i_11/O[3]}, {plusOp[18] v1_reg[19]_i_11/O[2]}, {plusOp[17] v1_reg[19]_i_11/O[1]}, {plusOp[16] v1_reg[19]_i_11/O[0]}, {v1_reg[15]_i_11_n_0 v1_reg[19]_i_11/CI}, {<const0> v1_reg[19]_i_11/CYINIT}, {cipher[56] v1_reg[19]_i_11/DI[3]}, {cipher[55] v1_reg[19]_i_11/DI[2]}, {cipher[54] v1_reg[19]_i_11/DI[1]}, {cipher[53] v1_reg[19]_i_11/DI[0]}, {v1[19]_i_17_n_0 v1_reg[19]_i_11/S[3]}, {v1[19]_i_18_n_0 v1_reg[19]_i_11/S[2]}, {v1[19]_i_19_n_0 v1_reg[19]_i_11/S[1]}, {v1[19]_i_20_n_0 v1_reg[19]_i_11/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X52Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[19]_i_12 - 
nets: {v1_reg[19]_i_12_n_0 v1_reg[19]_i_12/CO[3]}, { v1_reg[19]_i_12/CO[2]}, { v1_reg[19]_i_12/CO[1]}, { v1_reg[19]_i_12/CO[0]}, {plusOp0_out[18] v1_reg[19]_i_12/O[3]}, {plusOp0_out[17] v1_reg[19]_i_12/O[2]}, {plusOp0_out[16] v1_reg[19]_i_12/O[1]}, {plusOp0_out[15] v1_reg[19]_i_12/O[0]}, {v1_reg[15]_i_12_n_0 v1_reg[19]_i_12/CI}, {<const0> v1_reg[19]_i_12/CYINIT}, {cipher[46] v1_reg[19]_i_12/DI[3]}, {cipher[45] v1_reg[19]_i_12/DI[2]}, {cipher[44] v1_reg[19]_i_12/DI[1]}, {cipher[43] v1_reg[19]_i_12/DI[0]}, {v1[19]_i_21_n_0 v1_reg[19]_i_12/S[3]}, {v1[19]_i_22_n_0 v1_reg[19]_i_12/S[2]}, {v1[19]_i_23_n_0 v1_reg[19]_i_12/S[1]}, {v1[19]_i_24_n_0 v1_reg[19]_i_12/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[1] - 
nets: {cipher[33] v1_reg[1]/Q}, {clock v1_reg[1]/C}, {<const1> v1_reg[1]/CE}, {v1_reg[3]_i_1_n_6 v1_reg[1]/D}, {<const0> v1_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[20] - 
nets: {cipher[52] v1_reg[20]/Q}, {clock v1_reg[20]/C}, {<const1> v1_reg[20]/CE}, {v1_reg[23]_i_1_n_7 v1_reg[20]/D}, {<const0> v1_reg[20]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[21] - 
nets: {cipher[53] v1_reg[21]/Q}, {clock v1_reg[21]/C}, {<const1> v1_reg[21]/CE}, {v1_reg[23]_i_1_n_6 v1_reg[21]/D}, {<const0> v1_reg[21]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[22] - 
nets: {cipher[54] v1_reg[22]/Q}, {clock v1_reg[22]/C}, {<const1> v1_reg[22]/CE}, {v1_reg[23]_i_1_n_5 v1_reg[22]/D}, {<const0> v1_reg[22]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[23] - 
nets: {cipher[55] v1_reg[23]/Q}, {clock v1_reg[23]/C}, {<const1> v1_reg[23]/CE}, {v1_reg[23]_i_1_n_4 v1_reg[23]/D}, {<const0> v1_reg[23]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[23]_i_1 - 
nets: {v1_reg[23]_i_1_n_0 v1_reg[23]_i_1/CO[3]}, { v1_reg[23]_i_1/CO[2]}, { v1_reg[23]_i_1/CO[1]}, { v1_reg[23]_i_1/CO[0]}, {v1_reg[23]_i_1_n_4 v1_reg[23]_i_1/O[3]}, {v1_reg[23]_i_1_n_5 v1_reg[23]_i_1/O[2]}, {v1_reg[23]_i_1_n_6 v1_reg[23]_i_1/O[1]}, {v1_reg[23]_i_1_n_7 v1_reg[23]_i_1/O[0]}, {v1_reg[19]_i_1_n_0 v1_reg[23]_i_1/CI}, {<const0> v1_reg[23]_i_1/CYINIT}, {v1[23]_i_2_n_0 v1_reg[23]_i_1/DI[3]}, {v1[23]_i_3_n_0 v1_reg[23]_i_1/DI[2]}, {v1[23]_i_4_n_0 v1_reg[23]_i_1/DI[1]}, {v1[23]_i_5_n_0 v1_reg[23]_i_1/DI[0]}, {v1[23]_i_6_n_0 v1_reg[23]_i_1/S[3]}, {v1[23]_i_7_n_0 v1_reg[23]_i_1/S[2]}, {v1[23]_i_8_n_0 v1_reg[23]_i_1/S[1]}, {v1[23]_i_9_n_0 v1_reg[23]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X50Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[23]_i_10 - 
nets: {v1_reg[23]_i_10_n_0 v1_reg[23]_i_10/CO[3]}, { v1_reg[23]_i_10/CO[2]}, { v1_reg[23]_i_10/CO[1]}, { v1_reg[23]_i_10/CO[0]}, {plusOp1_out[23] v1_reg[23]_i_10/O[3]}, {plusOp1_out[22] v1_reg[23]_i_10/O[2]}, {plusOp1_out[21] v1_reg[23]_i_10/O[1]}, {plusOp1_out[20] v1_reg[23]_i_10/O[0]}, {v1_reg[19]_i_10_n_0 v1_reg[23]_i_10/CI}, {<const0> v1_reg[23]_i_10/CYINIT}, {cipher[55] v1_reg[23]_i_10/DI[3]}, {cipher[54] v1_reg[23]_i_10/DI[2]}, {cipher[53] v1_reg[23]_i_10/DI[1]}, {cipher[52] v1_reg[23]_i_10/DI[0]}, {v1[23]_i_13_n_0 v1_reg[23]_i_10/S[3]}, {v1[23]_i_14_n_0 v1_reg[23]_i_10/S[2]}, {v1[23]_i_15_n_0 v1_reg[23]_i_10/S[1]}, {v1[23]_i_16_n_0 v1_reg[23]_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[23]_i_11 - 
nets: {v1_reg[23]_i_11_n_0 v1_reg[23]_i_11/CO[3]}, { v1_reg[23]_i_11/CO[2]}, { v1_reg[23]_i_11/CO[1]}, { v1_reg[23]_i_11/CO[0]}, {plusOp[23] v1_reg[23]_i_11/O[3]}, {plusOp[22] v1_reg[23]_i_11/O[2]}, {plusOp[21] v1_reg[23]_i_11/O[1]}, {plusOp[20] v1_reg[23]_i_11/O[0]}, {v1_reg[19]_i_11_n_0 v1_reg[23]_i_11/CI}, {<const0> v1_reg[23]_i_11/CYINIT}, {cipher[60] v1_reg[23]_i_11/DI[3]}, {cipher[59] v1_reg[23]_i_11/DI[2]}, {cipher[58] v1_reg[23]_i_11/DI[1]}, {cipher[57] v1_reg[23]_i_11/DI[0]}, {v1[23]_i_17_n_0 v1_reg[23]_i_11/S[3]}, {v1[23]_i_18_n_0 v1_reg[23]_i_11/S[2]}, {v1[23]_i_19_n_0 v1_reg[23]_i_11/S[1]}, {v1[23]_i_20_n_0 v1_reg[23]_i_11/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X52Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[23]_i_12 - 
nets: {v1_reg[23]_i_12_n_0 v1_reg[23]_i_12/CO[3]}, { v1_reg[23]_i_12/CO[2]}, { v1_reg[23]_i_12/CO[1]}, { v1_reg[23]_i_12/CO[0]}, {plusOp0_out[22] v1_reg[23]_i_12/O[3]}, {plusOp0_out[21] v1_reg[23]_i_12/O[2]}, {plusOp0_out[20] v1_reg[23]_i_12/O[1]}, {plusOp0_out[19] v1_reg[23]_i_12/O[0]}, {v1_reg[19]_i_12_n_0 v1_reg[23]_i_12/CI}, {<const0> v1_reg[23]_i_12/CYINIT}, {cipher[50] v1_reg[23]_i_12/DI[3]}, {cipher[49] v1_reg[23]_i_12/DI[2]}, {cipher[48] v1_reg[23]_i_12/DI[1]}, {cipher[47] v1_reg[23]_i_12/DI[0]}, {v1[23]_i_21_n_0 v1_reg[23]_i_12/S[3]}, {v1[23]_i_22_n_0 v1_reg[23]_i_12/S[2]}, {v1[23]_i_23_n_0 v1_reg[23]_i_12/S[1]}, {v1[23]_i_24_n_0 v1_reg[23]_i_12/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[24] - 
nets: {cipher[56] v1_reg[24]/Q}, {clock v1_reg[24]/C}, {<const1> v1_reg[24]/CE}, {v1_reg[27]_i_1_n_7 v1_reg[24]/D}, {<const0> v1_reg[24]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[25] - 
nets: {cipher[57] v1_reg[25]/Q}, {clock v1_reg[25]/C}, {<const1> v1_reg[25]/CE}, {v1_reg[27]_i_1_n_6 v1_reg[25]/D}, {<const0> v1_reg[25]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[26] - 
nets: {cipher[58] v1_reg[26]/Q}, {clock v1_reg[26]/C}, {<const1> v1_reg[26]/CE}, {v1_reg[27]_i_1_n_5 v1_reg[26]/D}, {<const0> v1_reg[26]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[27] - 
nets: {cipher[59] v1_reg[27]/Q}, {clock v1_reg[27]/C}, {<const1> v1_reg[27]/CE}, {v1_reg[27]_i_1_n_4 v1_reg[27]/D}, {<const0> v1_reg[27]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[27]_i_1 - 
nets: {v1_reg[27]_i_1_n_0 v1_reg[27]_i_1/CO[3]}, { v1_reg[27]_i_1/CO[2]}, { v1_reg[27]_i_1/CO[1]}, { v1_reg[27]_i_1/CO[0]}, {v1_reg[27]_i_1_n_4 v1_reg[27]_i_1/O[3]}, {v1_reg[27]_i_1_n_5 v1_reg[27]_i_1/O[2]}, {v1_reg[27]_i_1_n_6 v1_reg[27]_i_1/O[1]}, {v1_reg[27]_i_1_n_7 v1_reg[27]_i_1/O[0]}, {v1_reg[23]_i_1_n_0 v1_reg[27]_i_1/CI}, {<const0> v1_reg[27]_i_1/CYINIT}, {v1[27]_i_2_n_0 v1_reg[27]_i_1/DI[3]}, {v1[27]_i_3_n_0 v1_reg[27]_i_1/DI[2]}, {v1[27]_i_4_n_0 v1_reg[27]_i_1/DI[1]}, {v1[27]_i_5_n_0 v1_reg[27]_i_1/DI[0]}, {v1[27]_i_6_n_0 v1_reg[27]_i_1/S[3]}, {v1[27]_i_7_n_0 v1_reg[27]_i_1/S[2]}, {v1[27]_i_8_n_0 v1_reg[27]_i_1/S[1]}, {v1[27]_i_9_n_0 v1_reg[27]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X50Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[27]_i_10 - 
nets: {v1_reg[27]_i_10_n_0 v1_reg[27]_i_10/CO[3]}, { v1_reg[27]_i_10/CO[2]}, { v1_reg[27]_i_10/CO[1]}, { v1_reg[27]_i_10/CO[0]}, {plusOp1_out[27] v1_reg[27]_i_10/O[3]}, {plusOp1_out[26] v1_reg[27]_i_10/O[2]}, {plusOp1_out[25] v1_reg[27]_i_10/O[1]}, {plusOp1_out[24] v1_reg[27]_i_10/O[0]}, {v1_reg[23]_i_10_n_0 v1_reg[27]_i_10/CI}, {<const0> v1_reg[27]_i_10/CYINIT}, {cipher[59] v1_reg[27]_i_10/DI[3]}, {cipher[58] v1_reg[27]_i_10/DI[2]}, {cipher[57] v1_reg[27]_i_10/DI[1]}, {cipher[56] v1_reg[27]_i_10/DI[0]}, {v1[27]_i_13_n_0 v1_reg[27]_i_10/S[3]}, {v1[27]_i_14_n_0 v1_reg[27]_i_10/S[2]}, {v1[27]_i_15_n_0 v1_reg[27]_i_10/S[1]}, {v1[27]_i_16_n_0 v1_reg[27]_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[27]_i_11 - 
nets: {v1_reg[27]_i_11_n_0 v1_reg[27]_i_11/CO[3]}, { v1_reg[27]_i_11/CO[2]}, { v1_reg[27]_i_11/CO[1]}, { v1_reg[27]_i_11/CO[0]}, {plusOp[27] v1_reg[27]_i_11/O[3]}, {plusOp[26] v1_reg[27]_i_11/O[2]}, {plusOp[25] v1_reg[27]_i_11/O[1]}, {plusOp[24] v1_reg[27]_i_11/O[0]}, {v1_reg[23]_i_11_n_0 v1_reg[27]_i_11/CI}, {<const0> v1_reg[27]_i_11/CYINIT}, {<const0> v1_reg[27]_i_11/DI[3]}, {cipher[63] v1_reg[27]_i_11/DI[2]}, {cipher[62] v1_reg[27]_i_11/DI[1]}, {cipher[61] v1_reg[27]_i_11/DI[0]}, {feistelKey1[27] v1_reg[27]_i_11/S[3]}, {v1[27]_i_18_n_0 v1_reg[27]_i_11/S[2]}, {v1[27]_i_19_n_0 v1_reg[27]_i_11/S[1]}, {v1[27]_i_20_n_0 v1_reg[27]_i_11/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X52Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[27]_i_12 - 
nets: {v1_reg[27]_i_12_n_0 v1_reg[27]_i_12/CO[3]}, { v1_reg[27]_i_12/CO[2]}, { v1_reg[27]_i_12/CO[1]}, { v1_reg[27]_i_12/CO[0]}, {plusOp0_out[26] v1_reg[27]_i_12/O[3]}, {plusOp0_out[25] v1_reg[27]_i_12/O[2]}, {plusOp0_out[24] v1_reg[27]_i_12/O[1]}, {plusOp0_out[23] v1_reg[27]_i_12/O[0]}, {v1_reg[23]_i_12_n_0 v1_reg[27]_i_12/CI}, {<const0> v1_reg[27]_i_12/CYINIT}, {cipher[54] v1_reg[27]_i_12/DI[3]}, {cipher[53] v1_reg[27]_i_12/DI[2]}, {cipher[52] v1_reg[27]_i_12/DI[1]}, {cipher[51] v1_reg[27]_i_12/DI[0]}, {v1[27]_i_21_n_0 v1_reg[27]_i_12/S[3]}, {v1[27]_i_22_n_0 v1_reg[27]_i_12/S[2]}, {v1[27]_i_23_n_0 v1_reg[27]_i_12/S[1]}, {v1[27]_i_24_n_0 v1_reg[27]_i_12/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[28] - 
nets: {cipher[60] v1_reg[28]/Q}, {clock v1_reg[28]/C}, {<const1> v1_reg[28]/CE}, {v1_reg[31]_i_1_n_7 v1_reg[28]/D}, {<const0> v1_reg[28]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[29] - 
nets: {cipher[61] v1_reg[29]/Q}, {clock v1_reg[29]/C}, {<const1> v1_reg[29]/CE}, {v1_reg[31]_i_1_n_6 v1_reg[29]/D}, {<const0> v1_reg[29]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[2] - 
nets: {cipher[34] v1_reg[2]/Q}, {clock v1_reg[2]/C}, {<const1> v1_reg[2]/CE}, {v1_reg[3]_i_1_n_5 v1_reg[2]/D}, {<const0> v1_reg[2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[30] - 
nets: {cipher[62] v1_reg[30]/Q}, {clock v1_reg[30]/C}, {<const1> v1_reg[30]/CE}, {v1_reg[31]_i_1_n_5 v1_reg[30]/D}, {<const0> v1_reg[30]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[31] - 
nets: {cipher[63] v1_reg[31]/Q}, {clock v1_reg[31]/C}, {<const1> v1_reg[31]/CE}, {v1_reg[31]_i_1_n_4 v1_reg[31]/D}, {<const0> v1_reg[31]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[31]_i_1 - 
nets: { v1_reg[31]_i_1/CO[3]}, { v1_reg[31]_i_1/CO[2]}, { v1_reg[31]_i_1/CO[1]}, { v1_reg[31]_i_1/CO[0]}, {v1_reg[31]_i_1_n_4 v1_reg[31]_i_1/O[3]}, {v1_reg[31]_i_1_n_5 v1_reg[31]_i_1/O[2]}, {v1_reg[31]_i_1_n_6 v1_reg[31]_i_1/O[1]}, {v1_reg[31]_i_1_n_7 v1_reg[31]_i_1/O[0]}, {v1_reg[27]_i_1_n_0 v1_reg[31]_i_1/CI}, {<const0> v1_reg[31]_i_1/CYINIT}, {<const0> v1_reg[31]_i_1/DI[3]}, {v1[31]_i_2_n_0 v1_reg[31]_i_1/DI[2]}, {v1[31]_i_3_n_0 v1_reg[31]_i_1/DI[1]}, {v1[31]_i_4_n_0 v1_reg[31]_i_1/DI[0]}, {v1[31]_i_5_n_0 v1_reg[31]_i_1/S[3]}, {v1[31]_i_6_n_0 v1_reg[31]_i_1/S[2]}, {v1[31]_i_7_n_0 v1_reg[31]_i_1/S[1]}, {v1[31]_i_8_n_0 v1_reg[31]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X50Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[31]_i_10 - 
nets: { v1_reg[31]_i_10/CO[3]}, { v1_reg[31]_i_10/CO[2]}, { v1_reg[31]_i_10/CO[1]}, { v1_reg[31]_i_10/CO[0]}, {plusOp1_out[31] v1_reg[31]_i_10/O[3]}, {plusOp1_out[30] v1_reg[31]_i_10/O[2]}, {plusOp1_out[29] v1_reg[31]_i_10/O[1]}, {plusOp1_out[28] v1_reg[31]_i_10/O[0]}, {v1_reg[27]_i_10_n_0 v1_reg[31]_i_10/CI}, {<const0> v1_reg[31]_i_10/CYINIT}, {<const0> v1_reg[31]_i_10/DI[3]}, {cipher[62] v1_reg[31]_i_10/DI[2]}, {cipher[61] v1_reg[31]_i_10/DI[1]}, {cipher[60] v1_reg[31]_i_10/DI[0]}, {v1[31]_i_17_n_0 v1_reg[31]_i_10/S[3]}, {v1[31]_i_18_n_0 v1_reg[31]_i_10/S[2]}, {v1[31]_i_19_n_0 v1_reg[31]_i_10/S[1]}, {v1[31]_i_20_n_0 v1_reg[31]_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[31]_i_11 - 
nets: { v1_reg[31]_i_11/CO[3]}, { v1_reg[31]_i_11/CO[2]}, { v1_reg[31]_i_11/CO[1]}, { v1_reg[31]_i_11/CO[0]}, {plusOp[31] v1_reg[31]_i_11/O[3]}, {plusOp[30] v1_reg[31]_i_11/O[2]}, {plusOp[29] v1_reg[31]_i_11/O[1]}, {plusOp[28] v1_reg[31]_i_11/O[0]}, {v1_reg[27]_i_11_n_0 v1_reg[31]_i_11/CI}, {<const0> v1_reg[31]_i_11/CYINIT}, {<const0> v1_reg[31]_i_11/DI[3]}, {<const0> v1_reg[31]_i_11/DI[2]}, {<const0> v1_reg[31]_i_11/DI[1]}, {<const0> v1_reg[31]_i_11/DI[0]}, {feistelKey1[31] v1_reg[31]_i_11/S[3]}, {feistelKey1[30] v1_reg[31]_i_11/S[2]}, {feistelKey1[29] v1_reg[31]_i_11/S[1]}, {feistelKey1[28] v1_reg[31]_i_11/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X52Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[31]_i_12 - 
nets: { v1_reg[31]_i_12/CO[3]}, { v1_reg[31]_i_12/CO[2]}, { v1_reg[31]_i_12/CO[1]}, { v1_reg[31]_i_12/CO[0]}, { v1_reg[31]_i_12/O[3]}, { v1_reg[31]_i_12/O[2]}, { v1_reg[31]_i_12/O[1]}, {plusOp0_out[31] v1_reg[31]_i_12/O[0]}, {v1_reg[31]_i_9_n_0 v1_reg[31]_i_12/CI}, {<const0> v1_reg[31]_i_12/CYINIT}, {<const0> v1_reg[31]_i_12/DI[3]}, {<const0> v1_reg[31]_i_12/DI[2]}, {<const0> v1_reg[31]_i_12/DI[1]}, {<const0> v1_reg[31]_i_12/DI[0]}, {<const0> v1_reg[31]_i_12/S[3]}, {<const0> v1_reg[31]_i_12/S[2]}, {<const0> v1_reg[31]_i_12/S[1]}, {v1[31]_i_25_n_0 v1_reg[31]_i_12/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[31]_i_9 - 
nets: {v1_reg[31]_i_9_n_0 v1_reg[31]_i_9/CO[3]}, { v1_reg[31]_i_9/CO[2]}, { v1_reg[31]_i_9/CO[1]}, { v1_reg[31]_i_9/CO[0]}, {plusOp0_out[30] v1_reg[31]_i_9/O[3]}, {plusOp0_out[29] v1_reg[31]_i_9/O[2]}, {plusOp0_out[28] v1_reg[31]_i_9/O[1]}, {plusOp0_out[27] v1_reg[31]_i_9/O[0]}, {v1_reg[27]_i_12_n_0 v1_reg[31]_i_9/CI}, {<const0> v1_reg[31]_i_9/CYINIT}, {cipher[58] v1_reg[31]_i_9/DI[3]}, {cipher[57] v1_reg[31]_i_9/DI[2]}, {cipher[56] v1_reg[31]_i_9/DI[1]}, {cipher[55] v1_reg[31]_i_9/DI[0]}, {v1[31]_i_13_n_0 v1_reg[31]_i_9/S[3]}, {v1[31]_i_14_n_0 v1_reg[31]_i_9/S[2]}, {v1[31]_i_15_n_0 v1_reg[31]_i_9/S[1]}, {v1[31]_i_16_n_0 v1_reg[31]_i_9/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[3] - 
nets: {cipher[35] v1_reg[3]/Q}, {clock v1_reg[3]/C}, {<const1> v1_reg[3]/CE}, {v1_reg[3]_i_1_n_4 v1_reg[3]/D}, {<const0> v1_reg[3]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[3]_i_1 - 
nets: {v1_reg[3]_i_1_n_0 v1_reg[3]_i_1/CO[3]}, { v1_reg[3]_i_1/CO[2]}, { v1_reg[3]_i_1/CO[1]}, { v1_reg[3]_i_1/CO[0]}, {v1_reg[3]_i_1_n_4 v1_reg[3]_i_1/O[3]}, {v1_reg[3]_i_1_n_5 v1_reg[3]_i_1/O[2]}, {v1_reg[3]_i_1_n_6 v1_reg[3]_i_1/O[1]}, {v1_reg[3]_i_1_n_7 v1_reg[3]_i_1/O[0]}, {<const0> v1_reg[3]_i_1/CI}, {<const0> v1_reg[3]_i_1/CYINIT}, {v1[3]_i_2_n_0 v1_reg[3]_i_1/DI[3]}, {v1[3]_i_3_n_0 v1_reg[3]_i_1/DI[2]}, {v1[3]_i_4_n_0 v1_reg[3]_i_1/DI[1]}, {v1[3]_i_5_n_0 v1_reg[3]_i_1/DI[0]}, {v1[3]_i_6_n_0 v1_reg[3]_i_1/S[3]}, {v1[3]_i_7_n_0 v1_reg[3]_i_1/S[2]}, {v1[3]_i_8_n_0 v1_reg[3]_i_1/S[1]}, {v1[3]_i_9_n_0 v1_reg[3]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X50Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[3]_i_10 - 
nets: {v1_reg[3]_i_10_n_0 v1_reg[3]_i_10/CO[3]}, { v1_reg[3]_i_10/CO[2]}, { v1_reg[3]_i_10/CO[1]}, { v1_reg[3]_i_10/CO[0]}, {plusOp1_out[3] v1_reg[3]_i_10/O[3]}, {plusOp1_out[2] v1_reg[3]_i_10/O[2]}, {plusOp1_out[1] v1_reg[3]_i_10/O[1]}, {plusOp1_out[0] v1_reg[3]_i_10/O[0]}, {<const0> v1_reg[3]_i_10/CI}, {<const0> v1_reg[3]_i_10/CYINIT}, {cipher[35] v1_reg[3]_i_10/DI[3]}, {cipher[34] v1_reg[3]_i_10/DI[2]}, {cipher[33] v1_reg[3]_i_10/DI[1]}, {cipher[32] v1_reg[3]_i_10/DI[0]}, {v1[3]_i_15_n_0 v1_reg[3]_i_10/S[3]}, {v1[3]_i_16_n_0 v1_reg[3]_i_10/S[2]}, {v1[3]_i_17_n_0 v1_reg[3]_i_10/S[1]}, {v1[3]_i_18_n_0 v1_reg[3]_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[3]_i_11 - 
nets: {v1_reg[3]_i_11_n_0 v1_reg[3]_i_11/CO[3]}, { v1_reg[3]_i_11/CO[2]}, { v1_reg[3]_i_11/CO[1]}, { v1_reg[3]_i_11/CO[0]}, {plusOp[3] v1_reg[3]_i_11/O[3]}, {plusOp[2] v1_reg[3]_i_11/O[2]}, {plusOp[1] v1_reg[3]_i_11/O[1]}, {plusOp[0] v1_reg[3]_i_11/O[0]}, {<const0> v1_reg[3]_i_11/CI}, {<const0> v1_reg[3]_i_11/CYINIT}, {cipher[40] v1_reg[3]_i_11/DI[3]}, {cipher[39] v1_reg[3]_i_11/DI[2]}, {cipher[38] v1_reg[3]_i_11/DI[1]}, {cipher[37] v1_reg[3]_i_11/DI[0]}, {v1[3]_i_19_n_0 v1_reg[3]_i_11/S[3]}, {v1[3]_i_20_n_0 v1_reg[3]_i_11/S[2]}, {v1[3]_i_21_n_0 v1_reg[3]_i_11/S[1]}, {v1[3]_i_22_n_0 v1_reg[3]_i_11/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X52Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[4] - 
nets: {cipher[36] v1_reg[4]/Q}, {clock v1_reg[4]/C}, {<const1> v1_reg[4]/CE}, {v1_reg[7]_i_1_n_7 v1_reg[4]/D}, {<const0> v1_reg[4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[5] - 
nets: {cipher[37] v1_reg[5]/Q}, {clock v1_reg[5]/C}, {<const1> v1_reg[5]/CE}, {v1_reg[7]_i_1_n_6 v1_reg[5]/D}, {<const0> v1_reg[5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[6] - 
nets: {cipher[38] v1_reg[6]/Q}, {clock v1_reg[6]/C}, {<const1> v1_reg[6]/CE}, {v1_reg[7]_i_1_n_5 v1_reg[6]/D}, {<const0> v1_reg[6]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[7] - 
nets: {cipher[39] v1_reg[7]/Q}, {clock v1_reg[7]/C}, {<const1> v1_reg[7]/CE}, {v1_reg[7]_i_1_n_4 v1_reg[7]/D}, {<const0> v1_reg[7]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[7]_i_1 - 
nets: {v1_reg[7]_i_1_n_0 v1_reg[7]_i_1/CO[3]}, { v1_reg[7]_i_1/CO[2]}, { v1_reg[7]_i_1/CO[1]}, { v1_reg[7]_i_1/CO[0]}, {v1_reg[7]_i_1_n_4 v1_reg[7]_i_1/O[3]}, {v1_reg[7]_i_1_n_5 v1_reg[7]_i_1/O[2]}, {v1_reg[7]_i_1_n_6 v1_reg[7]_i_1/O[1]}, {v1_reg[7]_i_1_n_7 v1_reg[7]_i_1/O[0]}, {v1_reg[3]_i_1_n_0 v1_reg[7]_i_1/CI}, {<const0> v1_reg[7]_i_1/CYINIT}, {v1[7]_i_2_n_0 v1_reg[7]_i_1/DI[3]}, {v1[7]_i_3_n_0 v1_reg[7]_i_1/DI[2]}, {v1[7]_i_4_n_0 v1_reg[7]_i_1/DI[1]}, {v1[7]_i_5_n_0 v1_reg[7]_i_1/DI[0]}, {v1[7]_i_6_n_0 v1_reg[7]_i_1/S[3]}, {v1[7]_i_7_n_0 v1_reg[7]_i_1/S[2]}, {v1[7]_i_8_n_0 v1_reg[7]_i_1/S[1]}, {v1[7]_i_9_n_0 v1_reg[7]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X50Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[7]_i_10 - 
nets: {v1_reg[7]_i_10_n_0 v1_reg[7]_i_10/CO[3]}, { v1_reg[7]_i_10/CO[2]}, { v1_reg[7]_i_10/CO[1]}, { v1_reg[7]_i_10/CO[0]}, {plusOp1_out[7] v1_reg[7]_i_10/O[3]}, {plusOp1_out[6] v1_reg[7]_i_10/O[2]}, {plusOp1_out[5] v1_reg[7]_i_10/O[1]}, {plusOp1_out[4] v1_reg[7]_i_10/O[0]}, {v1_reg[3]_i_10_n_0 v1_reg[7]_i_10/CI}, {<const0> v1_reg[7]_i_10/CYINIT}, {cipher[39] v1_reg[7]_i_10/DI[3]}, {cipher[38] v1_reg[7]_i_10/DI[2]}, {cipher[37] v1_reg[7]_i_10/DI[1]}, {cipher[36] v1_reg[7]_i_10/DI[0]}, {v1[7]_i_13_n_0 v1_reg[7]_i_10/S[3]}, {v1[7]_i_14_n_0 v1_reg[7]_i_10/S[2]}, {v1[7]_i_15_n_0 v1_reg[7]_i_10/S[1]}, {v1[7]_i_16_n_0 v1_reg[7]_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[7]_i_11 - 
nets: {v1_reg[7]_i_11_n_0 v1_reg[7]_i_11/CO[3]}, { v1_reg[7]_i_11/CO[2]}, { v1_reg[7]_i_11/CO[1]}, { v1_reg[7]_i_11/CO[0]}, {plusOp[7] v1_reg[7]_i_11/O[3]}, {plusOp[6] v1_reg[7]_i_11/O[2]}, {plusOp[5] v1_reg[7]_i_11/O[1]}, {plusOp[4] v1_reg[7]_i_11/O[0]}, {v1_reg[3]_i_11_n_0 v1_reg[7]_i_11/CI}, {<const0> v1_reg[7]_i_11/CYINIT}, {cipher[44] v1_reg[7]_i_11/DI[3]}, {cipher[43] v1_reg[7]_i_11/DI[2]}, {cipher[42] v1_reg[7]_i_11/DI[1]}, {cipher[41] v1_reg[7]_i_11/DI[0]}, {v1[7]_i_17_n_0 v1_reg[7]_i_11/S[3]}, {v1[7]_i_18_n_0 v1_reg[7]_i_11/S[2]}, {v1[7]_i_19_n_0 v1_reg[7]_i_11/S[1]}, {v1[7]_i_20_n_0 v1_reg[7]_i_11/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X52Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[7]_i_12 - 
nets: {v1_reg[7]_i_12_n_0 v1_reg[7]_i_12/CO[3]}, { v1_reg[7]_i_12/CO[2]}, { v1_reg[7]_i_12/CO[1]}, { v1_reg[7]_i_12/CO[0]}, {plusOp0_out[6] v1_reg[7]_i_12/O[3]}, {plusOp0_out[5] v1_reg[7]_i_12/O[2]}, {plusOp0_out[4] v1_reg[7]_i_12/O[1]}, {plusOp0_out[3] v1_reg[7]_i_12/O[0]}, {<const0> v1_reg[7]_i_12/CI}, {<const0> v1_reg[7]_i_12/CYINIT}, {cipher[34] v1_reg[7]_i_12/DI[3]}, {cipher[33] v1_reg[7]_i_12/DI[2]}, {cipher[32] v1_reg[7]_i_12/DI[1]}, {<const0> v1_reg[7]_i_12/DI[0]}, {v1[7]_i_21_n_0 v1_reg[7]_i_12/S[3]}, {v1[7]_i_22_n_0 v1_reg[7]_i_12/S[2]}, {v1[7]_i_23_n_0 v1_reg[7]_i_12/S[1]}, {feistelKey0[3] v1_reg[7]_i_12/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

v1_reg[8] - 
nets: {cipher[40] v1_reg[8]/Q}, {clock v1_reg[8]/C}, {<const1> v1_reg[8]/CE}, {v1_reg[11]_i_1_n_7 v1_reg[8]/D}, {<const0> v1_reg[8]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

v1_reg[9] - 
nets: {cipher[41] v1_reg[9]/Q}, {clock v1_reg[9]/C}, {<const1> v1_reg[9]/CE}, {v1_reg[11]_i_1_n_6 v1_reg[9]/D}, {<const0> v1_reg[9]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 


####################################################
# Nets
Boundary Nets - 
cipher[0], 
cipher[10], 
cipher[11], 
cipher[12], 
cipher[13], 
cipher[14], 
cipher[15], 
cipher[16], 
cipher[17], 
cipher[18], 
cipher[19], 
cipher[1], 
cipher[20], 
cipher[21], 
cipher[22], 
cipher[23], 
cipher[24], 
cipher[25], 
cipher[26], 
cipher[27], 
cipher[28], 
cipher[29], 
cipher[2], 
cipher[30], 
cipher[31], 
cipher[32], 
cipher[33], 
cipher[34], 
cipher[35], 
cipher[36], 
cipher[37], 
cipher[38], 
cipher[39], 
cipher[3], 
cipher[40], 
cipher[41], 
cipher[42], 
cipher[43], 
cipher[44], 
cipher[45], 
cipher[46], 
cipher[47], 
cipher[48], 
cipher[49], 
cipher[4], 
cipher[50], 
cipher[51], 
cipher[52], 
cipher[53], 
cipher[54], 
cipher[55], 
cipher[56], 
cipher[57], 
cipher[58], 
cipher[59], 
cipher[5], 
cipher[60], 
cipher[61], 
cipher[62], 
cipher[63], 
cipher[6], 
cipher[7], 
cipher[8], 
cipher[9], 
clock, 
key[0], 
key[100], 
key[101], 
key[102], 
key[103], 
key[104], 
key[105], 
key[106], 
key[107], 
key[108], 
key[109], 
key[10], 
key[110], 
key[111], 
key[112], 
key[113], 
key[114], 
key[115], 
key[116], 
key[117], 
key[118], 
key[119], 
key[11], 
key[120], 
key[121], 
key[122], 
key[123], 
key[124], 
key[125], 
key[126], 
key[127], 
key[12], 
key[13], 
key[14], 
key[15], 
key[16], 
key[17], 
key[18], 
key[19], 
key[1], 
key[20], 
key[21], 
key[22], 
key[23], 
key[24], 
key[25], 
key[26], 
key[27], 
key[28], 
key[29], 
key[2], 
key[30], 
key[31], 
key[32], 
key[33], 
key[34], 
key[35], 
key[36], 
key[37], 
key[38], 
key[39], 
key[3], 
key[40], 
key[41], 
key[42], 
key[43], 
key[44], 
key[45], 
key[46], 
key[47], 
key[48], 
key[49], 
key[4], 
key[50], 
key[51], 
key[52], 
key[53], 
key[54], 
key[55], 
key[56], 
key[57], 
key[58], 
key[59], 
key[5], 
key[60], 
key[61], 
key[62], 
key[63], 
key[64], 
key[65], 
key[66], 
key[67], 
key[68], 
key[69], 
key[6], 
key[70], 
key[71], 
key[72], 
key[73], 
key[74], 
key[75], 
key[76], 
key[77], 
key[78], 
key[79], 
key[7], 
key[80], 
key[81], 
key[82], 
key[83], 
key[84], 
key[85], 
key[86], 
key[87], 
key[88], 
key[89], 
key[8], 
key[90], 
key[91], 
key[92], 
key[93], 
key[94], 
key[95], 
key[96], 
key[97], 
key[98], 
key[99], 
key[9], 
ready, 
reset, 
start, 
text[0], 
text[10], 
text[11], 
text[12], 
text[13], 
text[14], 
text[15], 
text[16], 
text[17], 
text[18], 
text[19], 
text[1], 
text[20], 
text[21], 
text[22], 
text[23], 
text[24], 
text[25], 
text[26], 
text[27], 
text[28], 
text[29], 
text[2], 
text[30], 
text[31], 
text[32], 
text[33], 
text[34], 
text[35], 
text[36], 
text[37], 
text[38], 
text[39], 
text[3], 
text[40], 
text[41], 
text[42], 
text[43], 
text[44], 
text[45], 
text[46], 
text[47], 
text[48], 
text[49], 
text[4], 
text[50], 
text[51], 
text[52], 
text[53], 
text[54], 
text[55], 
text[56], 
text[57], 
text[58], 
text[59], 
text[5], 
text[60], 
text[61], 
text[62], 
text[63], 
text[6], 
text[7], 
text[8], 
text[9], 

cnt[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sel - 
wires: CLBLL_L_X32Y133/CLBLL_IMUX11 CLBLL_L_X32Y133/CLBLL_IMUX29 CLBLL_L_X32Y133/CLBLL_IMUX43 CLBLL_L_X32Y133/CLBLL_IMUX9 CLBLL_L_X32Y133/CLBLL_LL_A4 CLBLL_L_X32Y133/CLBLL_LL_C2 CLBLL_L_X32Y133/CLBLL_LL_CQ CLBLL_L_X32Y133/CLBLL_LL_D6 CLBLL_L_X32Y133/CLBLL_LOGIC_OUTS6 CLBLL_L_X32Y133/CLBLL_L_A5 CLBLL_L_X32Y133/CLBLL_WW4A2 CLBLL_L_X32Y134/CLBLL_FAN6 CLBLL_L_X32Y134/CLBLL_IMUX11 CLBLL_L_X32Y134/CLBLL_IMUX17 CLBLL_L_X32Y134/CLBLL_IMUX35 CLBLL_L_X32Y134/CLBLL_IMUX43 CLBLL_L_X32Y134/CLBLL_LL_A4 CLBLL_L_X32Y134/CLBLL_LL_B3 CLBLL_L_X32Y134/CLBLL_LL_C6 CLBLL_L_X32Y134/CLBLL_LL_D6 CLBLL_L_X32Y134/CLBLL_L_CE CLBLL_L_X32Y135/CLBLL_FAN6 CLBLL_L_X32Y135/CLBLL_IMUX11 CLBLL_L_X32Y135/CLBLL_LL_A4 CLBLL_L_X32Y135/CLBLL_L_CE CLBLL_L_X32Y136/CLBLL_FAN6 CLBLL_L_X32Y136/CLBLL_IMUX15 CLBLL_L_X32Y136/CLBLL_IMUX31 CLBLL_L_X32Y136/CLBLL_IMUX47 CLBLL_L_X32Y136/CLBLL_IMUX8 CLBLL_L_X32Y136/CLBLL_LL_A5 CLBLL_L_X32Y136/CLBLL_LL_B1 CLBLL_L_X32Y136/CLBLL_LL_C5 CLBLL_L_X32Y136/CLBLL_LL_D5 CLBLL_L_X32Y136/CLBLL_L_CE CLBLL_L_X32Y137/CLBLL_FAN6 CLBLL_L_X32Y137/CLBLL_IMUX24 CLBLL_L_X32Y137/CLBLL_IMUX31 CLBLL_L_X32Y137/CLBLL_IMUX40 CLBLL_L_X32Y137/CLBLL_IMUX8 CLBLL_L_X32Y137/CLBLL_LL_A5 CLBLL_L_X32Y137/CLBLL_LL_B5 CLBLL_L_X32Y137/CLBLL_LL_C5 CLBLL_L_X32Y137/CLBLL_LL_D1 CLBLL_L_X32Y137/CLBLL_L_CE CLBLL_L_X32Y138/CLBLL_FAN6 CLBLL_L_X32Y138/CLBLL_IMUX24 CLBLL_L_X32Y138/CLBLL_IMUX32 CLBLL_L_X32Y138/CLBLL_IMUX44 CLBLL_L_X32Y138/CLBLL_IMUX8 CLBLL_L_X32Y138/CLBLL_LL_A5 CLBLL_L_X32Y138/CLBLL_LL_B5 CLBLL_L_X32Y138/CLBLL_LL_C1 CLBLL_L_X32Y138/CLBLL_LL_D4 CLBLL_L_X32Y138/CLBLL_L_CE CLBLL_L_X32Y139/CLBLL_FAN6 CLBLL_L_X32Y139/CLBLL_IMUX24 CLBLL_L_X32Y139/CLBLL_IMUX32 CLBLL_L_X32Y139/CLBLL_IMUX45 CLBLL_L_X32Y139/CLBLL_IMUX7 CLBLL_L_X32Y139/CLBLL_LL_A1 CLBLL_L_X32Y139/CLBLL_LL_B5 CLBLL_L_X32Y139/CLBLL_LL_C1 CLBLL_L_X32Y139/CLBLL_LL_D2 CLBLL_L_X32Y139/CLBLL_L_CE CLBLL_L_X32Y140/CLBLL_FAN6 CLBLL_L_X32Y140/CLBLL_IMUX11 CLBLL_L_X32Y140/CLBLL_IMUX18 CLBLL_L_X32Y140/CLBLL_IMUX22 CLBLL_L_X32Y140/CLBLL_IMUX44 CLBLL_L_X32Y140/CLBLL_LL_A4 CLBLL_L_X32Y140/CLBLL_LL_B2 CLBLL_L_X32Y140/CLBLL_LL_C3 CLBLL_L_X32Y140/CLBLL_LL_D4 CLBLL_L_X32Y140/CLBLL_L_CE CLBLL_L_X32Y141/CLBLL_FAN6 CLBLL_L_X32Y141/CLBLL_IMUX24 CLBLL_L_X32Y141/CLBLL_IMUX32 CLBLL_L_X32Y141/CLBLL_IMUX40 CLBLL_L_X32Y141/CLBLL_IMUX8 CLBLL_L_X32Y141/CLBLL_LL_A5 CLBLL_L_X32Y141/CLBLL_LL_B5 CLBLL_L_X32Y141/CLBLL_LL_C1 CLBLL_L_X32Y141/CLBLL_LL_D1 CLBLL_L_X32Y141/CLBLL_L_CE CLBLL_L_X32Y142/CLBLL_IMUX1 CLBLL_L_X32Y142/CLBLL_IMUX24 CLBLL_L_X32Y142/CLBLL_IMUX29 CLBLL_L_X32Y142/CLBLL_IMUX40 CLBLL_L_X32Y142/CLBLL_LL_A3 CLBLL_L_X32Y142/CLBLL_LL_B5 CLBLL_L_X32Y142/CLBLL_LL_C2 CLBLL_L_X32Y142/CLBLL_LL_D1 CLBLL_L_X32Y143/CLBLL_IMUX1 CLBLL_L_X32Y143/CLBLL_IMUX17 CLBLL_L_X32Y143/CLBLL_IMUX32 CLBLL_L_X32Y143/CLBLL_IMUX40 CLBLL_L_X32Y143/CLBLL_LL_A3 CLBLL_L_X32Y143/CLBLL_LL_B3 CLBLL_L_X32Y143/CLBLL_LL_C1 CLBLL_L_X32Y143/CLBLL_LL_D1 CLBLL_R_X29Y133/CLBLL_WW4C2 CLBLL_R_X29Y134/CLBLL_IMUX19 CLBLL_R_X29Y134/CLBLL_IMUX20 CLBLL_R_X29Y134/CLBLL_IMUX3 CLBLL_R_X29Y134/CLBLL_IMUX36 CLBLL_R_X29Y134/CLBLL_L_A2 CLBLL_R_X29Y134/CLBLL_L_B2 CLBLL_R_X29Y134/CLBLL_L_C2 CLBLL_R_X29Y134/CLBLL_L_D2 CLBLL_R_X29Y135/CLBLL_IMUX25 CLBLL_R_X29Y135/CLBLL_IMUX30 CLBLL_R_X29Y135/CLBLL_IMUX36 CLBLL_R_X29Y135/CLBLL_IMUX9 CLBLL_R_X29Y135/CLBLL_L_A5 CLBLL_R_X29Y135/CLBLL_L_B5 CLBLL_R_X29Y135/CLBLL_L_C5 CLBLL_R_X29Y135/CLBLL_L_D2 CLBLL_R_X29Y136/CLBLL_IMUX0 CLBLL_R_X29Y136/CLBLL_IMUX14 CLBLL_R_X29Y136/CLBLL_IMUX20 CLBLL_R_X29Y136/CLBLL_IMUX46 CLBLL_R_X29Y136/CLBLL_L_A3 CLBLL_R_X29Y136/CLBLL_L_B1 CLBLL_R_X29Y136/CLBLL_L_C2 CLBLL_R_X29Y136/CLBLL_L_D5 CLBLL_R_X29Y137/CLBLL_IMUX10 CLBLL_R_X29Y137/CLBLL_IMUX26 CLBLL_R_X29Y137/CLBLL_IMUX33 CLBLL_R_X29Y137/CLBLL_IMUX41 CLBLL_R_X29Y137/CLBLL_L_A4 CLBLL_R_X29Y137/CLBLL_L_B4 CLBLL_R_X29Y137/CLBLL_L_C1 CLBLL_R_X29Y137/CLBLL_L_D1 CLBLL_R_X29Y138/CLBLL_IMUX10 CLBLL_R_X29Y138/CLBLL_IMUX21 CLBLL_R_X29Y138/CLBLL_IMUX26 CLBLL_R_X29Y138/CLBLL_IMUX42 CLBLL_R_X29Y138/CLBLL_L_A4 CLBLL_R_X29Y138/CLBLL_L_B4 CLBLL_R_X29Y138/CLBLL_L_C4 CLBLL_R_X29Y138/CLBLL_L_D6 CLBLL_R_X29Y139/CLBLL_IMUX26 CLBLL_R_X29Y139/CLBLL_IMUX34 CLBLL_R_X29Y139/CLBLL_IMUX41 CLBLL_R_X29Y139/CLBLL_IMUX9 CLBLL_R_X29Y139/CLBLL_L_A5 CLBLL_R_X29Y139/CLBLL_L_B4 CLBLL_R_X29Y139/CLBLL_L_C6 CLBLL_R_X29Y139/CLBLL_L_D1 CLBLL_R_X29Y140/CLBLL_IMUX26 CLBLL_R_X29Y140/CLBLL_IMUX3 CLBLL_R_X29Y140/CLBLL_IMUX34 CLBLL_R_X29Y140/CLBLL_IMUX42 CLBLL_R_X29Y140/CLBLL_L_A2 CLBLL_R_X29Y140/CLBLL_L_B4 CLBLL_R_X29Y140/CLBLL_L_C6 CLBLL_R_X29Y140/CLBLL_L_D6 CLBLL_R_X29Y141/CLBLL_IMUX10 CLBLL_R_X29Y141/CLBLL_L_A4 CLBLM_L_X30Y133/CLBLM_WW4C2 CLK_FEED_X78Y139/CLK_FEED_WW4A2 INT_INTERFACE_R_X31Y133/INT_INTERFACE_WW4A2 INT_L_X28Y133/ER1BEG2 INT_L_X28Y133/WW4END2 INT_L_X28Y135/NL1BEG1 INT_L_X28Y135/NW2END2 INT_L_X28Y136/EL1BEG0 INT_L_X28Y136/NE2BEG1 INT_L_X28Y136/NL1END1 INT_L_X28Y137/NE2A1 INT_L_X30Y133/WW4B2 INT_L_X32Y133/BYP_ALT3 INT_L_X32Y133/BYP_ALT6 INT_L_X32Y133/BYP_ALT7 INT_L_X32Y133/BYP_BOUNCE3 INT_L_X32Y133/BYP_BOUNCE6 INT_L_X32Y133/BYP_BOUNCE7 INT_L_X32Y133/FAN_ALT5 INT_L_X32Y133/FAN_BOUNCE5 INT_L_X32Y133/IMUX_L11 INT_L_X32Y133/IMUX_L29 INT_L_X32Y133/IMUX_L43 INT_L_X32Y133/IMUX_L9 INT_L_X32Y133/LOGIC_OUTS_L6 INT_L_X32Y133/NL1BEG1 INT_L_X32Y133/WW4BEG2 INT_L_X32Y134/BYP_BOUNCE_N3_3 INT_L_X32Y134/BYP_BOUNCE_N3_6 INT_L_X32Y134/BYP_BOUNCE_N3_7 INT_L_X32Y134/FAN_ALT6 INT_L_X32Y134/FAN_L6 INT_L_X32Y134/IMUX_L11 INT_L_X32Y134/IMUX_L17 INT_L_X32Y134/IMUX_L35 INT_L_X32Y134/IMUX_L43 INT_L_X32Y134/NL1END1 INT_L_X32Y134/NN2BEG1 INT_L_X32Y135/FAN_ALT1 INT_L_X32Y135/FAN_ALT3 INT_L_X32Y135/FAN_ALT6 INT_L_X32Y135/FAN_BOUNCE1 INT_L_X32Y135/FAN_BOUNCE3 INT_L_X32Y135/FAN_BOUNCE_S3_2 INT_L_X32Y135/FAN_L6 INT_L_X32Y135/IMUX_L11 INT_L_X32Y135/NN2A1 INT_L_X32Y136/FAN_ALT2 INT_L_X32Y136/FAN_ALT6 INT_L_X32Y136/FAN_BOUNCE2 INT_L_X32Y136/FAN_L6 INT_L_X32Y136/IMUX_L15 INT_L_X32Y136/IMUX_L31 INT_L_X32Y136/IMUX_L47 INT_L_X32Y136/IMUX_L8 INT_L_X32Y136/NL1BEG0 INT_L_X32Y136/NL1END_S3_0 INT_L_X32Y136/NN2END1 INT_L_X32Y136/NR1BEG1 INT_L_X32Y137/FAN_ALT6 INT_L_X32Y137/FAN_BOUNCE_S3_6 INT_L_X32Y137/FAN_L6 INT_L_X32Y137/IMUX_L24 INT_L_X32Y137/IMUX_L31 INT_L_X32Y137/IMUX_L40 INT_L_X32Y137/IMUX_L8 INT_L_X32Y137/NL1END0 INT_L_X32Y137/NR1BEG0 INT_L_X32Y137/NR1BEG1 INT_L_X32Y137/NR1END1 INT_L_X32Y138/FAN_ALT6 INT_L_X32Y138/FAN_BOUNCE6 INT_L_X32Y138/FAN_BOUNCE_S3_0 INT_L_X32Y138/FAN_L6 INT_L_X32Y138/IMUX_L24 INT_L_X32Y138/IMUX_L32 INT_L_X32Y138/IMUX_L44 INT_L_X32Y138/IMUX_L8 INT_L_X32Y138/NL1BEG0 INT_L_X32Y138/NL1END_S3_0 INT_L_X32Y138/NR1BEG1 INT_L_X32Y138/NR1END0 INT_L_X32Y138/NR1END1 INT_L_X32Y139/FAN_ALT0 INT_L_X32Y139/FAN_ALT6 INT_L_X32Y139/FAN_BOUNCE0 INT_L_X32Y139/FAN_L6 INT_L_X32Y139/IMUX_L24 INT_L_X32Y139/IMUX_L32 INT_L_X32Y139/IMUX_L45 INT_L_X32Y139/IMUX_L7 INT_L_X32Y139/NL1BEG0 INT_L_X32Y139/NL1BEG_N3 INT_L_X32Y139/NL1END0 INT_L_X32Y139/NL1END_S3_0 INT_L_X32Y139/NR1BEG1 INT_L_X32Y139/NR1END1 INT_L_X32Y140/FAN_ALT6 INT_L_X32Y140/FAN_L6 INT_L_X32Y140/GFAN1 INT_L_X32Y140/IMUX_L11 INT_L_X32Y140/IMUX_L18 INT_L_X32Y140/IMUX_L22 INT_L_X32Y140/IMUX_L44 INT_L_X32Y140/NL1BEG0 INT_L_X32Y140/NL1END0 INT_L_X32Y140/NL1END_S3_0 INT_L_X32Y140/NR1BEG1 INT_L_X32Y140/NR1END1 INT_L_X32Y141/FAN_ALT6 INT_L_X32Y141/FAN_L6 INT_L_X32Y141/IMUX_L24 INT_L_X32Y141/IMUX_L32 INT_L_X32Y141/IMUX_L40 INT_L_X32Y141/IMUX_L8 INT_L_X32Y141/NL1END0 INT_L_X32Y141/NR1BEG0 INT_L_X32Y141/NR1END1 INT_L_X32Y142/FAN_BOUNCE_S3_4 INT_L_X32Y142/IMUX_L1 INT_L_X32Y142/IMUX_L24 INT_L_X32Y142/IMUX_L29 INT_L_X32Y142/IMUX_L40 INT_L_X32Y142/NR1BEG0 INT_L_X32Y142/NR1END0 INT_L_X32Y143/FAN_ALT4 INT_L_X32Y143/FAN_BOUNCE4 INT_L_X32Y143/IMUX_L1 INT_L_X32Y143/IMUX_L17 INT_L_X32Y143/IMUX_L32 INT_L_X32Y143/IMUX_L40 INT_L_X32Y143/NR1END0 INT_R_X29Y133/ER1END2 INT_R_X29Y133/NR1BEG2 INT_R_X29Y133/WW4C2 INT_R_X29Y134/BYP_ALT3 INT_R_X29Y134/BYP_BOUNCE3 INT_R_X29Y134/FAN_ALT3 INT_R_X29Y134/FAN_BOUNCE3 INT_R_X29Y134/IMUX19 INT_R_X29Y134/IMUX20 INT_R_X29Y134/IMUX3 INT_R_X29Y134/IMUX36 INT_R_X29Y134/NN2BEG2 INT_R_X29Y134/NR1END2 INT_R_X29Y134/NW2BEG2 INT_R_X29Y135/BYP_BOUNCE_N3_3 INT_R_X29Y135/EL1END_S3_0 INT_R_X29Y135/FAN_BOUNCE_S3_0 INT_R_X29Y135/IMUX25 INT_R_X29Y135/IMUX30 INT_R_X29Y135/IMUX36 INT_R_X29Y135/IMUX9 INT_R_X29Y135/NN2A2 INT_R_X29Y135/NW2A2 INT_R_X29Y136/EL1END0 INT_R_X29Y136/FAN_ALT0 INT_R_X29Y136/FAN_BOUNCE0 INT_R_X29Y136/FAN_BOUNCE_S3_2 INT_R_X29Y136/IMUX0 INT_R_X29Y136/IMUX14 INT_R_X29Y136/IMUX20 INT_R_X29Y136/IMUX46 INT_R_X29Y136/NN2BEG2 INT_R_X29Y136/NN2END2 INT_R_X29Y137/FAN_ALT2 INT_R_X29Y137/FAN_BOUNCE2 INT_R_X29Y137/IMUX10 INT_R_X29Y137/IMUX26 INT_R_X29Y137/IMUX33 INT_R_X29Y137/IMUX41 INT_R_X29Y137/NE2END1 INT_R_X29Y137/NN2A2 INT_R_X29Y138/FAN_ALT7 INT_R_X29Y138/FAN_BOUNCE7 INT_R_X29Y138/IMUX10 INT_R_X29Y138/IMUX21 INT_R_X29Y138/IMUX26 INT_R_X29Y138/IMUX42 INT_R_X29Y138/NL1BEG1 INT_R_X29Y138/NN2END2 INT_R_X29Y139/IMUX26 INT_R_X29Y139/IMUX34 INT_R_X29Y139/IMUX41 INT_R_X29Y139/IMUX9 INT_R_X29Y139/NL1END1 INT_R_X29Y139/NN2BEG1 INT_R_X29Y139/NR1BEG1 INT_R_X29Y140/IMUX26 INT_R_X29Y140/IMUX3 INT_R_X29Y140/IMUX34 INT_R_X29Y140/IMUX42 INT_R_X29Y140/NN2A1 INT_R_X29Y140/NR1END1 INT_R_X29Y141/IMUX10 INT_R_X29Y141/NN2END1 INT_R_X31Y133/WW4A2 VBRK_X73Y139/VBRK_WW4C2 VBRK_X79Y139/VBRK_WW4A2 
pips: CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X32Y133/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X32Y134/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X32Y135/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X32Y136/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X32Y137/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X32Y138/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X32Y139/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X32Y140/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X32Y141/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X32Y142/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X32Y142/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X32Y142/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X32Y142/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X32Y143/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X32Y143/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X32Y143/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X32Y143/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X29Y134/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X29Y134/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X29Y134/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X29Y134/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X29Y137/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y137/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y137/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X29Y137/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X29Y141/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X28Y133/INT_L.WW4END2->>ER1BEG2 INT_L_X28Y135/INT_L.NW2END2->>NL1BEG1 INT_L_X28Y136/INT_L.NL1END1->>EL1BEG0 INT_L_X28Y136/INT_L.NL1END1->>NE2BEG1 INT_L_X32Y133/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X32Y133/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X32Y133/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X32Y133/INT_L.BYP_BOUNCE3->>BYP_ALT6 INT_L_X32Y133/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X32Y133/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X32Y133/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X32Y133/INT_L.FAN_BOUNCE5->>IMUX_L43 INT_L_X32Y133/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X32Y133/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X32Y133/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X32Y133/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X32Y133/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X32Y133/INT_L.LOGIC_OUTS_L6->>WW4BEG2 INT_L_X32Y134/INT_L.BYP_BOUNCE_N3_3->>IMUX_L17 INT_L_X32Y134/INT_L.BYP_BOUNCE_N3_7->>FAN_ALT6 INT_L_X32Y134/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_L_X32Y134/INT_L.BYP_BOUNCE_N3_7->>IMUX_L35 INT_L_X32Y134/INT_L.BYP_BOUNCE_N3_7->>IMUX_L43 INT_L_X32Y134/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y134/INT_L.NL1END1->>NN2BEG1 INT_L_X32Y135/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X32Y135/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X32Y135/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y135/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X32Y135/INT_L.FAN_BOUNCE3->>FAN_ALT1 INT_L_X32Y135/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X32Y135/INT_L.FAN_BOUNCE_S3_2->>FAN_ALT3 INT_L_X32Y136/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X32Y136/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y136/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X32Y136/INT_L.NL1END_S3_0->>IMUX_L15 INT_L_X32Y136/INT_L.NL1END_S3_0->>IMUX_L31 INT_L_X32Y136/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X32Y136/INT_L.NN2END1->>FAN_ALT2 INT_L_X32Y136/INT_L.NN2END1->>FAN_ALT6 INT_L_X32Y136/INT_L.NN2END1->>NL1BEG0 INT_L_X32Y136/INT_L.NN2END1->>NR1BEG1 INT_L_X32Y137/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y137/INT_L.FAN_BOUNCE_S3_6->>IMUX_L31 INT_L_X32Y137/INT_L.NL1END0->>IMUX_L24 INT_L_X32Y137/INT_L.NL1END0->>IMUX_L40 INT_L_X32Y137/INT_L.NL1END0->>IMUX_L8 INT_L_X32Y137/INT_L.NL1END0->>NR1BEG0 INT_L_X32Y137/INT_L.NR1END1->>FAN_ALT6 INT_L_X32Y137/INT_L.NR1END1->>NR1BEG1 INT_L_X32Y138/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X32Y138/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y138/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X32Y138/INT_L.NR1END0->>IMUX_L24 INT_L_X32Y138/INT_L.NR1END0->>IMUX_L32 INT_L_X32Y138/INT_L.NR1END0->>IMUX_L8 INT_L_X32Y138/INT_L.NR1END1->>FAN_ALT6 INT_L_X32Y138/INT_L.NR1END1->>NL1BEG0 INT_L_X32Y138/INT_L.NR1END1->>NR1BEG1 INT_L_X32Y139/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X32Y139/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y139/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X32Y139/INT_L.NL1END0->>FAN_ALT0 INT_L_X32Y139/INT_L.NL1END0->>IMUX_L24 INT_L_X32Y139/INT_L.NL1END0->>IMUX_L32 INT_L_X32Y139/INT_L.NL1END0->>NL1BEG_N3 INT_L_X32Y139/INT_L.NL1END_S3_0->>IMUX_L7 INT_L_X32Y139/INT_L.NR1END1->>FAN_ALT6 INT_L_X32Y139/INT_L.NR1END1->>NL1BEG0 INT_L_X32Y139/INT_L.NR1END1->>NR1BEG1 INT_L_X32Y140/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y140/INT_L.GFAN1->>IMUX_L22 INT_L_X32Y140/INT_L.GFAN1->>IMUX_L44 INT_L_X32Y140/INT_L.NR1END1->>FAN_ALT6 INT_L_X32Y140/INT_L.NR1END1->>GFAN1 INT_L_X32Y140/INT_L.NR1END1->>IMUX_L11 INT_L_X32Y140/INT_L.NR1END1->>IMUX_L18 INT_L_X32Y140/INT_L.NR1END1->>NL1BEG0 INT_L_X32Y140/INT_L.NR1END1->>NR1BEG1 INT_L_X32Y141/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y141/INT_L.NL1END0->>IMUX_L24 INT_L_X32Y141/INT_L.NL1END0->>IMUX_L32 INT_L_X32Y141/INT_L.NL1END0->>IMUX_L40 INT_L_X32Y141/INT_L.NL1END0->>IMUX_L8 INT_L_X32Y141/INT_L.NL1END0->>NR1BEG0 INT_L_X32Y141/INT_L.NR1END1->>FAN_ALT6 INT_L_X32Y142/INT_L.FAN_BOUNCE_S3_4->>IMUX_L29 INT_L_X32Y142/INT_L.NR1END0->>IMUX_L1 INT_L_X32Y142/INT_L.NR1END0->>IMUX_L24 INT_L_X32Y142/INT_L.NR1END0->>IMUX_L40 INT_L_X32Y142/INT_L.NR1END0->>NR1BEG0 INT_L_X32Y143/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X32Y143/INT_L.NR1END0->>FAN_ALT4 INT_L_X32Y143/INT_L.NR1END0->>IMUX_L1 INT_L_X32Y143/INT_L.NR1END0->>IMUX_L17 INT_L_X32Y143/INT_L.NR1END0->>IMUX_L32 INT_L_X32Y143/INT_L.NR1END0->>IMUX_L40 INT_R_X29Y133/INT_R.ER1END2->>NR1BEG2 INT_R_X29Y134/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X29Y134/INT_R.BYP_BOUNCE3->>FAN_ALT3 INT_R_X29Y134/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X29Y134/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X29Y134/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X29Y134/INT_R.NR1END2->>BYP_ALT3 INT_R_X29Y134/INT_R.NR1END2->>IMUX20 INT_R_X29Y134/INT_R.NR1END2->>IMUX36 INT_R_X29Y134/INT_R.NR1END2->>NN2BEG2 INT_R_X29Y134/INT_R.NR1END2->>NW2BEG2 INT_R_X29Y135/INT_R.BYP_BOUNCE_N3_3->>IMUX25 INT_R_X29Y135/INT_R.BYP_BOUNCE_N3_3->>IMUX9 INT_R_X29Y135/INT_R.FAN_BOUNCE_S3_0->>IMUX30 INT_R_X29Y135/INT_R.FAN_BOUNCE_S3_0->>IMUX36 INT_R_X29Y136/INT_R.EL1END0->>FAN_ALT0 INT_R_X29Y136/INT_R.EL1END0->>IMUX0 INT_R_X29Y136/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X29Y136/INT_R.FAN_BOUNCE_S3_2->>IMUX14 INT_R_X29Y136/INT_R.FAN_BOUNCE_S3_2->>IMUX46 INT_R_X29Y136/INT_R.NN2END2->>IMUX20 INT_R_X29Y136/INT_R.NN2END2->>NN2BEG2 INT_R_X29Y137/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y137/INT_R.NE2END1->>FAN_ALT2 INT_R_X29Y137/INT_R.NE2END1->>IMUX10 INT_R_X29Y137/INT_R.NE2END1->>IMUX26 INT_R_X29Y137/INT_R.NE2END1->>IMUX33 INT_R_X29Y137/INT_R.NE2END1->>IMUX41 INT_R_X29Y138/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X29Y138/INT_R.FAN_BOUNCE7->>IMUX10 INT_R_X29Y138/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X29Y138/INT_R.FAN_BOUNCE7->>IMUX42 INT_R_X29Y138/INT_R.NN2END2->>FAN_ALT7 INT_R_X29Y138/INT_R.NN2END2->>IMUX21 INT_R_X29Y138/INT_R.NN2END2->>NL1BEG1 INT_R_X29Y139/INT_R.NL1END1->>IMUX26 INT_R_X29Y139/INT_R.NL1END1->>IMUX34 INT_R_X29Y139/INT_R.NL1END1->>IMUX41 INT_R_X29Y139/INT_R.NL1END1->>IMUX9 INT_R_X29Y139/INT_R.NL1END1->>NN2BEG1 INT_R_X29Y139/INT_R.NL1END1->>NR1BEG1 INT_R_X29Y140/INT_R.NR1END1->>IMUX26 INT_R_X29Y140/INT_R.NR1END1->>IMUX3 INT_R_X29Y140/INT_R.NR1END1->>IMUX34 INT_R_X29Y140/INT_R.NR1END1->>IMUX42 INT_R_X29Y141/INT_R.NN2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 106, 

cnt[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cnt_reg_n_0_[1] - 
wires: CLBLL_L_X32Y133/CLBLL_IMUX0 CLBLL_L_X32Y133/CLBLL_IMUX40 CLBLL_L_X32Y133/CLBLL_IMUX8 CLBLL_L_X32Y133/CLBLL_LL_A5 CLBLL_L_X32Y133/CLBLL_LL_D1 CLBLL_L_X32Y133/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y133/CLBLL_L_A3 CLBLL_L_X32Y133/CLBLL_L_AQ CLBLL_L_X32Y134/CLBLL_IMUX40 CLBLL_L_X32Y134/CLBLL_LL_D1 INT_L_X32Y133/IMUX_L0 INT_L_X32Y133/IMUX_L40 INT_L_X32Y133/IMUX_L8 INT_L_X32Y133/LOGIC_OUTS_L0 INT_L_X32Y133/NR1BEG0 INT_L_X32Y134/IMUX_L40 INT_L_X32Y134/NR1END0 
pips: CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X32Y133/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X32Y133/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X32Y133/INT_L.LOGIC_OUTS_L0->>IMUX_L40 INT_L_X32Y133/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X32Y133/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X32Y134/INT_L.NR1END0->>IMUX_L40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

cnt[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cnt_reg_n_0_[2] - 
wires: CLBLL_L_X32Y133/CLBLL_IMUX1 CLBLL_L_X32Y133/CLBLL_IMUX45 CLBLL_L_X32Y133/CLBLL_LL_A3 CLBLL_L_X32Y133/CLBLL_LL_AQ CLBLL_L_X32Y133/CLBLL_LL_D2 CLBLL_L_X32Y133/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y134/CLBLL_IMUX47 CLBLL_L_X32Y134/CLBLL_LL_D5 INT_L_X32Y133/BYP_ALT1 INT_L_X32Y133/BYP_BOUNCE1 INT_L_X32Y133/IMUX_L1 INT_L_X32Y133/IMUX_L45 INT_L_X32Y133/LOGIC_OUTS_L4 INT_L_X32Y133/NN2BEG0 INT_L_X32Y134/IMUX_L47 INT_L_X32Y134/NN2A0 INT_L_X32Y134/NN2END_S2_0 INT_L_X32Y135/NN2END0 
pips: CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X32Y133/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 INT_L_X32Y133/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X32Y133/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X32Y133/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X32Y133/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X32Y133/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X32Y134/INT_L.NN2END_S2_0->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

cnt[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cnt_reg_n_0_[3] - 
wires: CLBLL_L_X32Y133/CLBLL_IMUX2 CLBLL_L_X32Y133/CLBLL_IMUX44 CLBLL_L_X32Y133/CLBLL_LL_A2 CLBLL_L_X32Y133/CLBLL_LL_AMUX CLBLL_L_X32Y133/CLBLL_LL_D4 CLBLL_L_X32Y133/CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y134/CLBLL_IMUX44 CLBLL_L_X32Y134/CLBLL_LL_D4 INT_L_X32Y133/BYP_ALT2 INT_L_X32Y133/BYP_BOUNCE2 INT_L_X32Y133/FAN_ALT1 INT_L_X32Y133/FAN_BOUNCE1 INT_L_X32Y133/IMUX_L2 INT_L_X32Y133/IMUX_L44 INT_L_X32Y133/LOGIC_OUTS_L20 INT_L_X32Y133/NR1BEG2 INT_L_X32Y134/BYP_BOUNCE_N3_2 INT_L_X32Y134/IMUX_L44 INT_L_X32Y134/NR1END2 
pips: CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X32Y133/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X32Y133/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X32Y133/INT_L.BYP_BOUNCE2->>FAN_ALT1 INT_L_X32Y133/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X32Y133/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X32Y133/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 INT_L_X32Y133/INT_L.LOGIC_OUTS_L20->>IMUX_L44 INT_L_X32Y133/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X32Y134/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

cnt[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cnt_reg_n_0_[4] - 
wires: CLBLL_L_X32Y133/CLBLL_IMUX38 CLBLL_L_X32Y133/CLBLL_LL_D3 CLBLL_L_X32Y133/CLBLL_LL_DQ CLBLL_L_X32Y133/CLBLL_LOGIC_OUTS7 CLBLL_L_X32Y134/CLBLL_IMUX38 CLBLL_L_X32Y134/CLBLL_LL_D3 INT_L_X32Y133/IMUX_L38 INT_L_X32Y133/LOGIC_OUTS_L7 INT_L_X32Y133/NR1BEG3 INT_L_X32Y134/IMUX_L38 INT_L_X32Y134/NR1END3 
pips: CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X32Y133/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X32Y133/INT_L.LOGIC_OUTS_L7->>IMUX_L38 INT_L_X32Y133/INT_L.LOGIC_OUTS_L7->>NR1BEG3 INT_L_X32Y134/INT_L.NR1END3->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cnt[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cnt_reg_n_0_[5] - 
wires: CLBLL_L_X32Y133/CLBLL_IMUX18 CLBLL_L_X32Y133/CLBLL_LL_B2 CLBLL_L_X32Y133/CLBLL_LL_BQ CLBLL_L_X32Y133/CLBLL_LOGIC_OUTS5 INT_L_X32Y133/IMUX_L18 INT_L_X32Y133/LOGIC_OUTS_L5 
pips: CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X32Y133/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X32Y133/INT_L.LOGIC_OUTS_L5->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cnt[6]_i_3_n_0 - 
wires: CLBLL_L_X32Y133/CLBLL_IMUX27 CLBLL_L_X32Y133/CLBLL_LL_B4 CLBLL_L_X32Y134/CLBLL_LL_D CLBLL_L_X32Y134/CLBLL_LL_DMUX CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS23 INT_L_X32Y133/IMUX_L27 INT_L_X32Y133/SL1END1 INT_L_X32Y134/LOGIC_OUTS_L23 INT_L_X32Y134/SL1BEG1 
pips: CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X32Y134/CLBLL_L.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_L_X32Y134/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X32Y133/INT_L.SL1END1->>IMUX_L27 INT_L_X32Y134/INT_L.LOGIC_OUTS_L23->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cnt[6]_i_1_n_0 - 
wires: CLBLL_L_X32Y133/CLBLL_FAN6 CLBLL_L_X32Y133/CLBLL_FAN7 CLBLL_L_X32Y133/CLBLL_LL_CE CLBLL_L_X32Y133/CLBLL_L_CE CLBLM_R_X33Y133/CLBLM_LOGIC_OUTS12 CLBLM_R_X33Y133/CLBLM_LOGIC_OUTS20 CLBLM_R_X33Y133/CLBLM_M_A CLBLM_R_X33Y133/CLBLM_M_AMUX INT_L_X32Y133/FAN_ALT6 INT_L_X32Y133/FAN_ALT7 INT_L_X32Y133/FAN_L6 INT_L_X32Y133/FAN_L7 INT_L_X32Y133/WL1END1 INT_L_X32Y133/WR1END1 INT_R_X33Y133/LOGIC_OUTS12 INT_R_X33Y133/LOGIC_OUTS20 INT_R_X33Y133/WL1BEG1 INT_R_X33Y133/WR1BEG1 
pips: CLBLL_L_X32Y133/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y133/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X33Y133/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X33Y133/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X33Y133/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X32Y133/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y133/INT_L.FAN_ALT7->>FAN_L7 INT_L_X32Y133/INT_L.WL1END1->>FAN_ALT7 INT_L_X32Y133/INT_L.WR1END1->>FAN_ALT6 INT_R_X33Y133/INT_R.LOGIC_OUTS12->>WR1BEG1 INT_R_X33Y133/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

cnt[6]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[0] - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX8 CLBLL_L_X32Y134/CLBLL_LL_A5 CLBLL_L_X32Y135/CLBLL_IMUX8 CLBLL_L_X32Y135/CLBLL_LL_A5 CLBLM_R_X33Y134/CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y134/CLBLM_M_AQ INT_L_X32Y133/WL1END3 INT_L_X32Y134/IMUX_L8 INT_L_X32Y134/NW2END_S0_0 INT_L_X32Y134/WL1END_N1_3 INT_L_X32Y135/IMUX_L8 INT_L_X32Y135/NW2END0 INT_R_X33Y133/WL1BEG3 INT_R_X33Y134/LOGIC_OUTS4 INT_R_X33Y134/NW2BEG0 INT_R_X33Y134/WL1BEG_N3 INT_R_X33Y135/NW2A0 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X33Y134/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X32Y134/INT_L.WL1END_N1_3->>IMUX_L8 INT_L_X32Y135/INT_L.NW2END0->>IMUX_L8 INT_R_X33Y134/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X33Y134/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

<const0> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 266, 

k0[10] - 
wires: CLBLL_L_X32Y134/CLBLL_LL_AQ CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y134/CLBLL_NW4A0 CLBLL_R_X29Y135/CLBLL_IMUX46 CLBLL_R_X29Y135/CLBLL_L_D5 CLBLL_R_X29Y136/CLBLL_SW2A3 CLBLM_L_X30Y136/CLBLM_SW2A3 CLK_FEED_X78Y140/CLK_FEED_NW4A0 INT_INTERFACE_R_X31Y134/INT_INTERFACE_NW4A0 INT_L_X30Y136/SW2A3 INT_L_X30Y137/NW6END_S0_0 INT_L_X30Y137/SW2BEG3 INT_L_X30Y138/NW6END0 INT_L_X32Y134/LOGIC_OUTS_L4 INT_L_X32Y134/NW6BEG0 INT_R_X29Y135/IMUX46 INT_R_X29Y135/SL1END3 INT_R_X29Y136/SL1BEG3 INT_R_X29Y136/SW2END3 INT_R_X29Y137/SW2END_N0_3 INT_R_X31Y134/NW6A0 INT_R_X31Y135/NW6B0 INT_R_X31Y136/NW6C0 INT_R_X31Y137/NW6D0 INT_R_X31Y138/NW6E0 VBRK_X73Y142/VBRK_SW2A3 VBRK_X79Y140/VBRK_NW4A0 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X30Y137/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X32Y134/INT_L.LOGIC_OUTS_L4->>NW6BEG0 INT_R_X29Y135/INT_R.SL1END3->>IMUX46 INT_R_X29Y136/INT_R.SW2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[11] - 
wires: CLBLL_R_X29Y135/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y135/CLBLL_L_AQ CLBLL_R_X29Y136/CLBLL_IMUX9 CLBLL_R_X29Y136/CLBLL_L_A5 INT_R_X29Y135/LOGIC_OUTS0 INT_R_X29Y135/NR1BEG0 INT_R_X29Y136/IMUX9 INT_R_X29Y136/NR1END0 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_R_X29Y135/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X29Y136/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[12] - 
wires: CLBLL_L_X32Y136/CLBLL_LL_AQ CLBLL_L_X32Y136/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y136/CLBLL_WW4A0 CLBLL_R_X29Y136/CLBLL_IMUX25 CLBLL_R_X29Y136/CLBLL_L_B5 CLBLL_R_X29Y136/CLBLL_WW4C0 CLBLM_L_X30Y136/CLBLM_WW4C0 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW4A0_0 INT_INTERFACE_R_X31Y136/INT_INTERFACE_WW4A0 INT_L_X28Y135/ER1BEG_S0 INT_L_X28Y135/WW4END_S0_0 INT_L_X28Y136/ER1BEG0 INT_L_X28Y136/WW4END0 INT_L_X30Y136/WW4B0 INT_L_X32Y136/LOGIC_OUTS_L4 INT_L_X32Y136/WW4BEG0 INT_R_X29Y136/ER1END0 INT_R_X29Y136/IMUX25 INT_R_X29Y136/WW4C0 INT_R_X31Y136/WW4A0 VBRK_X73Y142/VBRK_WW4C0 VBRK_X79Y142/VBRK_WW4A0 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X28Y135/INT_L.WW4END_S0_0->>ER1BEG_S0 INT_L_X32Y136/INT_L.LOGIC_OUTS_L4->>WW4BEG0 INT_R_X29Y136/INT_R.ER1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[13] - 
wires: CLBLL_R_X29Y135/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y135/CLBLL_L_BQ CLBLL_R_X29Y136/CLBLL_IMUX23 CLBLL_R_X29Y136/CLBLL_L_C3 INT_R_X29Y135/LOGIC_OUTS1 INT_R_X29Y135/NR1BEG1 INT_R_X29Y136/GFAN1 INT_R_X29Y136/IMUX23 INT_R_X29Y136/NR1END1 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 INT_R_X29Y135/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X29Y136/INT_R.GFAN1->>IMUX23 INT_R_X29Y136/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[14] - 
wires: CLBLL_R_X29Y135/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y135/CLBLL_L_CQ CLBLL_R_X29Y136/CLBLL_IMUX41 CLBLL_R_X29Y136/CLBLL_L_D1 INT_R_X29Y135/LOGIC_OUTS2 INT_R_X29Y135/NL1BEG1 INT_R_X29Y136/IMUX41 INT_R_X29Y136/NL1END1 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 INT_R_X29Y135/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X29Y136/INT_R.NL1END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[15] - 
wires: CLBLL_R_X29Y137/CLBLL_IMUX0 CLBLL_R_X29Y137/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y137/CLBLL_L_A3 CLBLL_R_X29Y137/CLBLL_L_AQ INT_R_X29Y137/IMUX0 INT_R_X29Y137/LOGIC_OUTS0 
pips: CLBLL_R_X29Y137/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y137/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X29Y137/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[16] - 
wires: CLBLL_R_X29Y136/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y136/CLBLL_L_AQ CLBLL_R_X29Y137/CLBLL_IMUX16 CLBLL_R_X29Y137/CLBLL_L_B3 INT_R_X29Y136/LOGIC_OUTS0 INT_R_X29Y136/NR1BEG0 INT_R_X29Y137/IMUX16 INT_R_X29Y137/NR1END0 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y137/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X29Y136/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X29Y137/INT_R.NR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[17] - 
wires: CLBLL_L_X32Y137/CLBLL_WW4A3 CLBLL_R_X29Y137/CLBLL_IMUX23 CLBLL_R_X29Y137/CLBLL_L_C3 CLBLL_R_X29Y137/CLBLL_WW4C3 CLBLM_L_X30Y137/CLBLM_WW4C3 CLBLM_R_X33Y136/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y136/CLBLM_L_AQ CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW4A3_1 INT_INTERFACE_R_X31Y137/INT_INTERFACE_WW4A3 INT_L_X28Y137/ER1BEG3 INT_L_X28Y137/WW4END3 INT_L_X30Y137/WW4B3 INT_L_X32Y137/NW2END3 INT_L_X32Y137/WW4BEG3 INT_R_X29Y137/ER1END3 INT_R_X29Y137/IMUX23 INT_R_X29Y137/WW4C3 INT_R_X29Y138/ER1END_N3_3 INT_R_X31Y137/WW4A3 INT_R_X33Y136/LOGIC_OUTS0 INT_R_X33Y136/NL1BEG_N3 INT_R_X33Y136/NW2BEG3 INT_R_X33Y137/NW2A3 VBRK_X73Y143/VBRK_WW4C3 VBRK_X79Y143/VBRK_WW4A3 
pips: CLBLL_R_X29Y137/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X33Y136/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X28Y137/INT_L.WW4END3->>ER1BEG3 INT_L_X32Y137/INT_L.NW2END3->>WW4BEG3 INT_R_X29Y137/INT_R.ER1END3->>IMUX23 INT_R_X33Y136/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X33Y136/INT_R.NL1BEG_N3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[18] - 
wires: CLBLL_L_X32Y136/CLBLL_LL_BQ CLBLL_L_X32Y136/CLBLL_LOGIC_OUTS5 CLBLL_L_X32Y137/CLBLL_WW4B1 CLBLL_R_X29Y137/CLBLL_IMUX36 CLBLL_R_X29Y137/CLBLL_L_D2 CLBLL_R_X29Y137/CLBLL_WW4END1 CLBLM_L_X30Y137/CLBLM_WW4END1 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW4B1_1 INT_INTERFACE_R_X31Y137/INT_INTERFACE_WW4B1 INT_L_X30Y137/WW4C1 INT_L_X32Y136/LOGIC_OUTS_L5 INT_L_X32Y136/NE2BEG1 INT_L_X32Y137/NE2A1 INT_L_X32Y137/WW4A1 INT_R_X29Y137/GFAN1 INT_R_X29Y137/IMUX36 INT_R_X29Y137/WW4END1 INT_R_X31Y137/WW4B1 INT_R_X33Y137/NE2END1 INT_R_X33Y137/WW4BEG1 VBRK_X73Y143/VBRK_WW4END1 VBRK_X79Y143/VBRK_WW4B1 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y137/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 INT_L_X32Y136/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_R_X29Y137/INT_R.GFAN1->>IMUX36 INT_R_X29Y137/INT_R.WW4END1->>GFAN1 INT_R_X33Y137/INT_R.NE2END1->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[19] - 
wires: CLBLL_R_X29Y138/CLBLL_IMUX0 CLBLL_R_X29Y138/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y138/CLBLL_L_A3 CLBLL_R_X29Y138/CLBLL_L_AQ INT_R_X29Y138/IMUX0 INT_R_X29Y138/LOGIC_OUTS0 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y138/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X29Y138/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[1] - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX2 CLBLL_L_X32Y134/CLBLL_IMUX32 CLBLL_L_X32Y134/CLBLL_LL_A2 CLBLL_L_X32Y134/CLBLL_LL_BQ CLBLL_L_X32Y134/CLBLL_LL_C1 CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS5 INT_L_X32Y133/FAN_BOUNCE_S3_2 INT_L_X32Y134/FAN_ALT2 INT_L_X32Y134/FAN_BOUNCE2 INT_L_X32Y134/IMUX_L2 INT_L_X32Y134/IMUX_L32 INT_L_X32Y134/LOGIC_OUTS_L5 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X32Y134/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X32Y134/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X32Y134/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X32Y134/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X32Y134/INT_L.LOGIC_OUTS_L5->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

k0[20] - 
wires: CLBLL_R_X29Y138/CLBLL_IMUX19 CLBLL_R_X29Y138/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y138/CLBLL_L_B2 CLBLL_R_X29Y138/CLBLL_L_BQ INT_R_X29Y138/IMUX19 INT_R_X29Y138/LOGIC_OUTS1 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X29Y138/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X29Y138/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[21] - 
wires: CLBLL_L_X32Y140/CLBLL_LL_AQ CLBLL_L_X32Y140/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y140/CLBLL_WW4A0 CLBLL_R_X29Y138/CLBLL_IMUX33 CLBLL_R_X29Y138/CLBLL_L_C1 CLBLL_R_X29Y140/CLBLL_WW4C0 CLBLM_L_X30Y140/CLBLM_WW4C0 CLK_FEED_X78Y146/CLK_FEED_WW4A0 INT_INTERFACE_R_X31Y140/INT_INTERFACE_WW4A0 INT_L_X28Y138/SE2A0 INT_L_X28Y139/SE2BEG0 INT_L_X28Y139/SR1BEG_S0 INT_L_X28Y139/WW4END_S0_0 INT_L_X28Y140/WW4END0 INT_L_X30Y140/WW4B0 INT_L_X32Y140/LOGIC_OUTS_L4 INT_L_X32Y140/WW4BEG0 INT_R_X29Y138/IMUX33 INT_R_X29Y138/SE2END0 INT_R_X29Y140/WW4C0 INT_R_X31Y140/WW4A0 VBRK_X73Y146/VBRK_WW4C0 VBRK_X79Y146/VBRK_WW4A0 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X28Y139/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X28Y139/INT_L.WW4END_S0_0->>SR1BEG_S0 INT_L_X32Y140/INT_L.LOGIC_OUTS_L4->>WW4BEG0 INT_R_X29Y138/INT_R.SE2END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[22] - 
wires: CLBLL_R_X29Y138/CLBLL_IMUX36 CLBLL_R_X29Y138/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y138/CLBLL_L_CQ CLBLL_R_X29Y138/CLBLL_L_D2 INT_R_X29Y138/IMUX36 INT_R_X29Y138/LOGIC_OUTS2 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X29Y138/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X29Y138/INT_R.LOGIC_OUTS2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[23] - 
wires: CLBLL_L_X32Y140/CLBLL_WW4B0 CLBLL_R_X29Y139/CLBLL_IMUX10 CLBLL_R_X29Y139/CLBLL_L_A4 CLBLL_R_X29Y140/CLBLL_WW4END0 CLBLM_L_X30Y140/CLBLM_WW4END0 CLBLM_R_X33Y138/CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y138/CLBLM_M_AQ CLK_FEED_X78Y146/CLK_FEED_WW4B0 INT_INTERFACE_R_X31Y140/INT_INTERFACE_WW4B0 INT_L_X30Y140/WW4C0 INT_L_X32Y140/WW4A0 INT_R_X29Y139/IMUX10 INT_R_X29Y139/SR1BEG_S0 INT_R_X29Y139/WW4END_S0_0 INT_R_X29Y140/WW4END0 INT_R_X31Y140/WW4B0 INT_R_X33Y138/LOGIC_OUTS4 INT_R_X33Y138/NN2BEG0 INT_R_X33Y139/NN2A0 INT_R_X33Y139/NN2END_S2_0 INT_R_X33Y140/NN2END0 INT_R_X33Y140/WW4BEG0 VBRK_X73Y146/VBRK_WW4END0 VBRK_X79Y146/VBRK_WW4B0 
pips: CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X33Y138/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X29Y139/INT_R.SR1BEG_S0->>IMUX10 INT_R_X29Y139/INT_R.WW4END_S0_0->>SR1BEG_S0 INT_R_X33Y138/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X33Y140/INT_R.NN2END0->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[24] - 
wires: CLBLL_L_X32Y139/CLBLL_LL_AQ CLBLL_L_X32Y139/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y139/CLBLL_WW4A0 CLBLL_R_X29Y139/CLBLL_IMUX25 CLBLL_R_X29Y139/CLBLL_L_B5 CLBLL_R_X29Y139/CLBLL_WW4C0 CLBLM_L_X30Y139/CLBLM_WW4C0 CLK_FEED_X78Y145/CLK_FEED_WW4A0 INT_INTERFACE_R_X31Y139/INT_INTERFACE_WW4A0 INT_L_X28Y138/ER1BEG_S0 INT_L_X28Y138/WW4END_S0_0 INT_L_X28Y139/ER1BEG0 INT_L_X28Y139/WW4END0 INT_L_X30Y139/WW4B0 INT_L_X32Y139/LOGIC_OUTS_L4 INT_L_X32Y139/WW4BEG0 INT_R_X29Y139/ER1END0 INT_R_X29Y139/IMUX25 INT_R_X29Y139/WW4C0 INT_R_X31Y139/WW4A0 VBRK_X73Y145/VBRK_WW4C0 VBRK_X79Y145/VBRK_WW4A0 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X28Y138/INT_L.WW4END_S0_0->>ER1BEG_S0 INT_L_X32Y139/INT_L.LOGIC_OUTS_L4->>WW4BEG0 INT_R_X29Y139/INT_R.ER1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[25] - 
wires: CLBLL_L_X32Y138/CLBLL_LL_AQ CLBLL_L_X32Y138/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y138/CLBLL_WW4A0 CLBLL_R_X29Y138/CLBLL_WW4C0 CLBLL_R_X29Y139/CLBLL_IMUX23 CLBLL_R_X29Y139/CLBLL_L_C3 CLBLM_L_X30Y138/CLBLM_WW4C0 CLK_FEED_X78Y144/CLK_FEED_WW4A0 INT_INTERFACE_R_X31Y138/INT_INTERFACE_WW4A0 INT_L_X28Y137/WW4END_S0_0 INT_L_X28Y138/NN2BEG0 INT_L_X28Y138/WW4END0 INT_L_X28Y139/EL1BEG3 INT_L_X28Y139/NN2A0 INT_L_X28Y139/NN2END_S2_0 INT_L_X28Y140/EL1BEG_N3 INT_L_X28Y140/NN2END0 INT_L_X30Y138/WW4B0 INT_L_X32Y138/LOGIC_OUTS_L4 INT_L_X32Y138/WW4BEG0 INT_R_X29Y138/WW4C0 INT_R_X29Y139/EL1END3 INT_R_X29Y139/IMUX23 INT_R_X31Y138/WW4A0 VBRK_X73Y144/VBRK_WW4C0 VBRK_X79Y144/VBRK_WW4A0 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X28Y138/INT_L.WW4END0->>NN2BEG0 INT_L_X28Y140/INT_L.NN2END0->>EL1BEG_N3 INT_L_X32Y138/INT_L.LOGIC_OUTS_L4->>WW4BEG0 INT_R_X29Y139/INT_R.EL1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[26] - 
wires: CLBLL_L_X32Y139/CLBLL_LL_BQ CLBLL_L_X32Y139/CLBLL_LOGIC_OUTS5 CLBLL_L_X32Y139/CLBLL_WW4A1 CLBLL_R_X29Y139/CLBLL_IMUX42 CLBLL_R_X29Y139/CLBLL_L_D6 CLBLL_R_X29Y139/CLBLL_WW4C1 CLBLM_L_X30Y139/CLBLM_WW4C1 CLK_FEED_X78Y145/CLK_FEED_WW4A1 INT_INTERFACE_R_X31Y139/INT_INTERFACE_WW4A1 INT_L_X28Y139/ER1BEG1 INT_L_X28Y139/WW4END1 INT_L_X30Y139/WW4B1 INT_L_X32Y139/LOGIC_OUTS_L5 INT_L_X32Y139/WW4BEG1 INT_R_X29Y139/ER1END1 INT_R_X29Y139/IMUX42 INT_R_X29Y139/WW4C1 INT_R_X31Y139/WW4A1 VBRK_X73Y145/VBRK_WW4C1 VBRK_X79Y145/VBRK_WW4A1 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X28Y139/INT_L.WW4END1->>ER1BEG1 INT_L_X32Y139/INT_L.LOGIC_OUTS_L5->>WW4BEG1 INT_R_X29Y139/INT_R.ER1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[27] - 
wires: CLBLL_L_X32Y141/CLBLL_LL_AQ CLBLL_L_X32Y141/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y141/CLBLL_WW4A0 CLBLL_R_X29Y140/CLBLL_IMUX0 CLBLL_R_X29Y140/CLBLL_L_A3 CLBLL_R_X29Y141/CLBLL_WW4C0 CLBLM_L_X30Y141/CLBLM_WW4C0 CLK_FEED_X78Y147/CLK_FEED_WW4A0 INT_INTERFACE_R_X31Y141/INT_INTERFACE_WW4A0 INT_L_X28Y140/ER1BEG_S0 INT_L_X28Y140/WW4END_S0_0 INT_L_X28Y141/ER1BEG0 INT_L_X28Y141/WW4END0 INT_L_X30Y141/WW4B0 INT_L_X32Y141/LOGIC_OUTS_L4 INT_L_X32Y141/WW4BEG0 INT_R_X29Y140/IMUX0 INT_R_X29Y140/SL1END0 INT_R_X29Y141/ER1END0 INT_R_X29Y141/SL1BEG0 INT_R_X29Y141/WW4C0 INT_R_X31Y141/WW4A0 VBRK_X73Y147/VBRK_WW4C0 VBRK_X79Y147/VBRK_WW4A0 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X28Y140/INT_L.WW4END_S0_0->>ER1BEG_S0 INT_L_X32Y141/INT_L.LOGIC_OUTS_L4->>WW4BEG0 INT_R_X29Y140/INT_R.SL1END0->>IMUX0 INT_R_X29Y141/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[28] - 
wires: CLBLL_L_X32Y140/CLBLL_LL_BQ CLBLL_L_X32Y140/CLBLL_LOGIC_OUTS5 CLBLL_L_X32Y140/CLBLL_WW4A1 CLBLL_R_X29Y140/CLBLL_IMUX19 CLBLL_R_X29Y140/CLBLL_L_B2 CLBLL_R_X29Y140/CLBLL_WW4C1 CLBLM_L_X30Y140/CLBLM_WW4C1 CLK_FEED_X78Y146/CLK_FEED_WW4A1 INT_INTERFACE_R_X31Y140/INT_INTERFACE_WW4A1 INT_L_X28Y140/ER1BEG1 INT_L_X28Y140/WW4END1 INT_L_X30Y140/WW4B1 INT_L_X32Y140/LOGIC_OUTS_L5 INT_L_X32Y140/WW4BEG1 INT_R_X29Y140/ER1END1 INT_R_X29Y140/IMUX19 INT_R_X29Y140/WW4C1 INT_R_X31Y140/WW4A1 VBRK_X73Y146/VBRK_WW4C1 VBRK_X79Y146/VBRK_WW4A1 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X28Y140/INT_L.WW4END1->>ER1BEG1 INT_L_X32Y140/INT_L.LOGIC_OUTS_L5->>WW4BEG1 INT_R_X29Y140/INT_R.ER1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[29] - 
wires: CLBLL_L_X32Y141/CLBLL_WW4B0 CLBLL_R_X29Y140/CLBLL_IMUX33 CLBLL_R_X29Y140/CLBLL_L_C1 CLBLL_R_X29Y141/CLBLL_WW4END0 CLBLM_L_X30Y141/CLBLM_WW4END0 CLBLM_R_X33Y141/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y141/CLBLM_L_AQ CLK_FEED_X78Y147/CLK_FEED_WW4B0 INT_INTERFACE_R_X31Y141/INT_INTERFACE_WW4B0 INT_L_X30Y141/WW4C0 INT_L_X32Y141/WW4A0 INT_R_X29Y140/IMUX33 INT_R_X29Y140/SR1BEG_S0 INT_R_X29Y140/WW4END_S0_0 INT_R_X29Y141/WW4END0 INT_R_X31Y141/WW4B0 INT_R_X33Y141/LOGIC_OUTS0 INT_R_X33Y141/WW4BEG0 VBRK_X73Y147/VBRK_WW4END0 VBRK_X79Y147/VBRK_WW4B0 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X33Y141/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X29Y140/INT_R.SR1BEG_S0->>IMUX33 INT_R_X29Y140/INT_R.WW4END_S0_0->>SR1BEG_S0 INT_R_X33Y141/INT_R.LOGIC_OUTS0->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[2] - 
wires: CLBLL_L_X32Y133/CLBLL_IMUX3 CLBLL_L_X32Y133/CLBLL_L_A2 CLBLL_L_X32Y134/CLBLL_IMUX18 CLBLL_L_X32Y134/CLBLL_LL_B2 CLBLM_R_X33Y134/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y134/CLBLM_L_AQ INT_L_X32Y133/IMUX_L3 INT_L_X32Y133/SR1END1 INT_L_X32Y134/IMUX_L18 INT_L_X32Y134/SR1BEG1 INT_L_X32Y134/WR1END1 INT_R_X33Y134/LOGIC_OUTS0 INT_R_X33Y134/WR1BEG1 
pips: CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X33Y134/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X32Y133/INT_L.SR1END1->>IMUX_L3 INT_L_X32Y134/INT_L.WR1END1->>IMUX_L18 INT_L_X32Y134/INT_L.WR1END1->>SR1BEG1 INT_R_X33Y134/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

k0[30] - 
wires: CLBLL_L_X32Y140/CLBLL_LL_CQ CLBLL_L_X32Y140/CLBLL_LOGIC_OUTS6 CLBLL_L_X32Y140/CLBLL_WW4A2 CLBLL_R_X29Y140/CLBLL_IMUX37 CLBLL_R_X29Y140/CLBLL_L_D4 CLBLL_R_X29Y140/CLBLL_WW4C2 CLBLM_L_X30Y140/CLBLM_WW4C2 CLK_FEED_X78Y146/CLK_FEED_WW4A2 INT_INTERFACE_R_X31Y140/INT_INTERFACE_WW4A2 INT_L_X28Y140/ER1BEG2 INT_L_X28Y140/WW4END2 INT_L_X30Y140/WW4B2 INT_L_X32Y140/LOGIC_OUTS_L6 INT_L_X32Y140/WW4BEG2 INT_R_X29Y140/ER1END2 INT_R_X29Y140/IMUX37 INT_R_X29Y140/WW4C2 INT_R_X31Y140/WW4A2 VBRK_X73Y146/VBRK_WW4C2 VBRK_X79Y146/VBRK_WW4A2 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X28Y140/INT_L.WW4END2->>ER1BEG2 INT_L_X32Y140/INT_L.LOGIC_OUTS_L6->>WW4BEG2 INT_R_X29Y140/INT_R.ER1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[31] - 
wires: CLBLL_R_X29Y140/CLBLL_WL1END3 CLBLL_R_X29Y141/CLBLL_IMUX0 CLBLL_R_X29Y141/CLBLL_L_A3 CLBLM_L_X30Y140/CLBLM_WL1END3 CLBLM_L_X30Y141/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y141/CLBLM_L_AQ INT_L_X30Y140/WL1BEG3 INT_L_X30Y141/LOGIC_OUTS_L0 INT_L_X30Y141/WL1BEG_N3 INT_R_X29Y140/WL1END3 INT_R_X29Y141/IMUX0 INT_R_X29Y141/WL1END_N1_3 VBRK_X73Y146/VBRK_WL1END3 
pips: CLBLL_R_X29Y141/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X30Y141/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X30Y141/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X29Y141/INT_R.WL1END_N1_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[3] - 
wires: CLBLL_R_X29Y134/CLBLL_IMUX0 CLBLL_R_X29Y134/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y134/CLBLL_L_A3 CLBLL_R_X29Y134/CLBLL_L_AQ INT_R_X29Y134/IMUX0 INT_R_X29Y134/LOGIC_OUTS0 
pips: CLBLL_R_X29Y134/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y134/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X29Y134/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[4] - 
wires: CLBLL_L_X32Y134/CLBLL_LL_CQ CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS6 CLBLL_L_X32Y135/CLBLL_WW4C3 CLBLL_R_X29Y134/CLBLL_IMUX14 CLBLL_R_X29Y134/CLBLL_L_B1 CLBLL_R_X29Y134/CLBLL_SW2A2 CLBLM_L_X30Y134/CLBLM_SW2A2 CLBLM_L_X34Y135/CLBLM_NE2A3 CLBLM_L_X34Y135/CLBLM_WW4A3 CLBLM_R_X33Y135/CLBLM_NE2A3 CLBLM_R_X33Y135/CLBLM_WW4A3 CLK_FEED_X78Y141/CLK_FEED_WW4C3 INT_INTERFACE_R_X31Y135/INT_INTERFACE_WW4C3 INT_L_X30Y134/SW2A2 INT_L_X30Y135/SW2BEG2 INT_L_X30Y135/WW4END3 INT_L_X32Y134/ER1BEG3 INT_L_X32Y134/LOGIC_OUTS_L6 INT_L_X32Y135/WW4B3 INT_L_X34Y135/NE2END3 INT_L_X34Y135/WW4BEG3 INT_R_X29Y134/IMUX14 INT_R_X29Y134/SW2END2 INT_R_X31Y135/WW4C3 INT_R_X33Y134/ER1END3 INT_R_X33Y134/NE2BEG3 INT_R_X33Y135/ER1END_N3_3 INT_R_X33Y135/NE2A3 INT_R_X33Y135/WW4A3 VBRK_X73Y140/VBRK_SW2A2 VBRK_X79Y141/VBRK_WW4C3 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X29Y134/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X30Y135/INT_L.WW4END3->>SW2BEG2 INT_L_X32Y134/INT_L.LOGIC_OUTS_L6->>ER1BEG3 INT_L_X34Y135/INT_L.NE2END3->>WW4BEG3 INT_R_X29Y134/INT_R.SW2END2->>IMUX14 INT_R_X33Y134/INT_R.ER1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[5] - 
wires: CLBLL_L_X32Y134/CLBLL_WW4B1 CLBLL_R_X29Y134/CLBLL_IMUX30 CLBLL_R_X29Y134/CLBLL_L_C5 CLBLL_R_X29Y134/CLBLL_WW4END1 CLBLM_L_X30Y134/CLBLM_WW4END1 CLBLM_R_X33Y134/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y134/CLBLM_L_BQ CLK_FEED_X78Y140/CLK_FEED_WW4B1 INT_INTERFACE_R_X31Y134/INT_INTERFACE_WW4B1 INT_L_X30Y134/WW4C1 INT_L_X32Y134/WW4A1 INT_R_X29Y134/GFAN1 INT_R_X29Y134/IMUX30 INT_R_X29Y134/WW4END1 INT_R_X31Y134/WW4B1 INT_R_X33Y134/LOGIC_OUTS1 INT_R_X33Y134/WW4BEG1 VBRK_X73Y140/VBRK_WW4END1 VBRK_X79Y140/VBRK_WW4B1 
pips: CLBLL_R_X29Y134/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X33Y134/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X29Y134/INT_R.GFAN1->>IMUX30 INT_R_X29Y134/INT_R.WW4END1->>GFAN1 INT_R_X33Y134/INT_R.LOGIC_OUTS1->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[6] - 
wires: CLBLL_L_X32Y134/CLBLL_LL_DQ CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS7 CLBLL_L_X32Y134/CLBLL_WW4A3 CLBLL_R_X29Y134/CLBLL_IMUX39 CLBLL_R_X29Y134/CLBLL_L_D3 CLBLL_R_X29Y134/CLBLL_WW4C3 CLBLM_L_X30Y134/CLBLM_WW4C3 CLK_FEED_X78Y140/CLK_FEED_WW4A3 INT_INTERFACE_R_X31Y134/INT_INTERFACE_WW4A3 INT_L_X28Y134/ER1BEG3 INT_L_X28Y134/WW4END3 INT_L_X30Y134/WW4B3 INT_L_X32Y134/LOGIC_OUTS_L7 INT_L_X32Y134/WW4BEG3 INT_R_X29Y134/ER1END3 INT_R_X29Y134/IMUX39 INT_R_X29Y134/WW4C3 INT_R_X29Y135/ER1END_N3_3 INT_R_X31Y134/WW4A3 VBRK_X73Y140/VBRK_WW4C3 VBRK_X79Y140/VBRK_WW4A3 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X29Y134/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 INT_L_X28Y134/INT_L.WW4END3->>ER1BEG3 INT_L_X32Y134/INT_L.LOGIC_OUTS_L7->>WW4BEG3 INT_R_X29Y134/INT_R.ER1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[7] - 
wires: CLBLL_L_X32Y134/CLBLL_WW4B2 CLBLL_R_X29Y134/CLBLL_WW4END2 CLBLL_R_X29Y135/CLBLL_IMUX10 CLBLL_R_X29Y135/CLBLL_L_A4 CLBLM_L_X30Y134/CLBLM_WW4END2 CLBLM_R_X33Y134/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y134/CLBLM_L_CQ CLK_FEED_X78Y140/CLK_FEED_WW4B2 INT_INTERFACE_R_X31Y134/INT_INTERFACE_WW4B2 INT_L_X30Y134/WW4C2 INT_L_X32Y134/WW4A2 INT_R_X29Y134/NL1BEG1 INT_R_X29Y134/WW4END2 INT_R_X29Y135/IMUX10 INT_R_X29Y135/NL1END1 INT_R_X31Y134/WW4B2 INT_R_X33Y134/LOGIC_OUTS2 INT_R_X33Y134/WW4BEG2 VBRK_X73Y140/VBRK_WW4END2 VBRK_X79Y140/VBRK_WW4B2 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X33Y134/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X29Y134/INT_R.WW4END2->>NL1BEG1 INT_R_X29Y135/INT_R.NL1END1->>IMUX10 INT_R_X33Y134/INT_R.LOGIC_OUTS2->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[8] - 
wires: CLBLL_R_X29Y135/CLBLL_IMUX14 CLBLL_R_X29Y135/CLBLL_L_B1 CLBLL_R_X29Y136/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y136/CLBLL_L_BQ INT_R_X29Y135/IMUX14 INT_R_X29Y135/SR1END2 INT_R_X29Y136/LOGIC_OUTS1 INT_R_X29Y136/SR1BEG2 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X29Y136/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X29Y135/INT_R.SR1END2->>IMUX14 INT_R_X29Y136/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k0[9] - 
wires: CLBLL_R_X29Y135/CLBLL_IMUX23 CLBLL_R_X29Y135/CLBLL_L_C3 CLBLL_R_X29Y136/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y136/CLBLL_L_CQ INT_R_X29Y135/IMUX23 INT_R_X29Y135/SR1END3 INT_R_X29Y136/LOGIC_OUTS2 INT_R_X29Y136/SR1BEG3 INT_R_X29Y136/SR1END_N3_3 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X29Y136/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X29Y135/INT_R.SR1END3->>IMUX23 INT_R_X29Y136/INT_R.LOGIC_OUTS2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[0] - 
wires: CLBLL_L_X32Y136/CLBLL_IMUX11 CLBLL_L_X32Y136/CLBLL_LL_A4 CLBLM_R_X33Y134/CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y134/CLBLM_L_DQ INT_L_X32Y136/IMUX_L11 INT_L_X32Y136/NW2END2 INT_R_X33Y134/LOGIC_OUTS3 INT_R_X33Y134/NL1BEG2 INT_R_X33Y135/NL1END2 INT_R_X33Y135/NW2BEG2 INT_R_X33Y136/NW2A2 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X33Y134/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X32Y136/INT_L.NW2END2->>IMUX_L11 INT_R_X33Y134/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X33Y135/INT_R.NL1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[10] - 
wires: CLBLL_L_X32Y138/CLBLL_IMUX28 CLBLL_L_X32Y138/CLBLL_LL_C4 CLBLM_R_X33Y138/CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y138/CLBLM_M_BQ INT_L_X32Y138/IMUX_L28 INT_L_X32Y138/WR1END2 INT_R_X33Y138/LOGIC_OUTS5 INT_R_X33Y138/WR1BEG2 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X33Y138/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X32Y138/INT_L.WR1END2->>IMUX_L28 INT_R_X33Y138/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[11] - 
wires: CLBLL_L_X32Y138/CLBLL_IMUX40 CLBLL_L_X32Y138/CLBLL_LL_BQ CLBLL_L_X32Y138/CLBLL_LL_D1 CLBLL_L_X32Y138/CLBLL_LOGIC_OUTS5 INT_L_X32Y137/FAN_BOUNCE_S3_2 INT_L_X32Y138/FAN_ALT2 INT_L_X32Y138/FAN_BOUNCE2 INT_L_X32Y138/IMUX_L40 INT_L_X32Y138/LOGIC_OUTS_L5 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X32Y138/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X32Y138/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X32Y138/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X32Y138/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[12] - 
wires: CLBLL_L_X32Y139/CLBLL_IMUX2 CLBLL_L_X32Y139/CLBLL_LL_A2 CLBLM_R_X33Y139/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y139/CLBLM_L_AQ INT_L_X32Y139/IMUX_L2 INT_L_X32Y139/WR1END1 INT_R_X33Y139/LOGIC_OUTS0 INT_R_X33Y139/WR1BEG1 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X33Y139/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X32Y139/INT_L.WR1END1->>IMUX_L2 INT_R_X33Y139/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[13] - 
wires: CLBLL_L_X32Y139/CLBLL_IMUX18 CLBLL_L_X32Y139/CLBLL_LL_B2 CLBLM_R_X33Y137/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y137/CLBLM_L_AQ INT_L_X32Y137/NN2BEG1 INT_L_X32Y137/WR1END1 INT_L_X32Y138/NN2A1 INT_L_X32Y139/IMUX_L18 INT_L_X32Y139/NN2END1 INT_R_X33Y137/LOGIC_OUTS0 INT_R_X33Y137/WR1BEG1 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X33Y137/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X32Y137/INT_L.WR1END1->>NN2BEG1 INT_L_X32Y139/INT_L.NN2END1->>IMUX_L18 INT_R_X33Y137/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[14] - 
wires: CLBLL_L_X32Y139/CLBLL_IMUX29 CLBLL_L_X32Y139/CLBLL_LL_C2 CLBLL_L_X32Y139/CLBLL_LL_CQ CLBLL_L_X32Y139/CLBLL_LOGIC_OUTS6 INT_L_X32Y139/IMUX_L29 INT_L_X32Y139/LOGIC_OUTS_L6 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X32Y139/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X32Y139/INT_L.LOGIC_OUTS_L6->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[15] - 
wires: CLBLL_L_X32Y139/CLBLL_IMUX40 CLBLL_L_X32Y139/CLBLL_LL_D1 CLBLM_R_X33Y139/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y139/CLBLM_L_BQ INT_L_X32Y139/IMUX_L40 INT_L_X32Y139/WL1END0 INT_R_X33Y139/LOGIC_OUTS1 INT_R_X33Y139/WL1BEG0 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_R_X33Y139/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X32Y139/INT_L.WL1END0->>IMUX_L40 INT_R_X33Y139/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[16] - 
wires: CLBLL_L_X32Y140/CLBLL_IMUX2 CLBLL_L_X32Y140/CLBLL_LL_A2 CLBLM_R_X33Y140/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y140/CLBLM_L_AQ INT_L_X32Y140/IMUX_L2 INT_L_X32Y140/WR1END1 INT_R_X33Y140/LOGIC_OUTS0 INT_R_X33Y140/WR1BEG1 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X33Y140/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X32Y140/INT_L.WR1END1->>IMUX_L2 INT_R_X33Y140/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[17] - 
wires: CLBLL_L_X32Y140/CLBLL_IMUX17 CLBLL_L_X32Y140/CLBLL_LL_B3 CLBLM_R_X33Y140/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y140/CLBLM_L_BQ INT_L_X32Y140/IMUX_L17 INT_L_X32Y140/WL1END0 INT_R_X33Y140/LOGIC_OUTS1 INT_R_X33Y140/WL1BEG0 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X33Y140/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X32Y140/INT_L.WL1END0->>IMUX_L17 INT_R_X33Y140/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[18] - 
wires: CLBLL_L_X32Y140/CLBLL_IMUX29 CLBLL_L_X32Y140/CLBLL_LL_C2 CLBLM_R_X33Y140/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y140/CLBLM_L_CQ INT_L_X32Y140/IMUX_L29 INT_L_X32Y140/WR1END3 INT_R_X33Y140/LOGIC_OUTS2 INT_R_X33Y140/WR1BEG3 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X33Y140/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X32Y140/INT_L.WR1END3->>IMUX_L29 INT_R_X33Y140/INT_R.LOGIC_OUTS2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[19] - 
wires: CLBLL_L_X32Y140/CLBLL_IMUX47 CLBLL_L_X32Y140/CLBLL_LL_D5 CLBLM_R_X33Y140/CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y140/CLBLM_M_AQ INT_L_X32Y140/IMUX_L47 INT_L_X32Y140/NW2END_S0_0 INT_L_X32Y141/NW2END0 INT_R_X33Y140/LOGIC_OUTS4 INT_R_X33Y140/NW2BEG0 INT_R_X33Y141/NW2A0 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X33Y140/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X32Y140/INT_L.NW2END_S0_0->>IMUX_L47 INT_R_X33Y140/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[1] - 
wires: CLBLL_L_X32Y136/CLBLL_IMUX18 CLBLL_L_X32Y136/CLBLL_LL_B2 CLBLM_R_X33Y136/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y136/CLBLM_L_BQ INT_L_X32Y136/IMUX_L18 INT_L_X32Y136/WL1END0 INT_R_X33Y136/LOGIC_OUTS1 INT_R_X33Y136/WL1BEG0 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X33Y136/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X32Y136/INT_L.WL1END0->>IMUX_L18 INT_R_X33Y136/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[20] - 
wires: CLBLL_L_X32Y141/CLBLL_IMUX11 CLBLL_L_X32Y141/CLBLL_LL_A4 CLBLM_R_X33Y141/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y141/CLBLM_L_BQ INT_L_X32Y141/IMUX_L11 INT_L_X32Y141/SR1END1 INT_L_X32Y142/NW2END1 INT_L_X32Y142/SR1BEG1 INT_R_X33Y141/LOGIC_OUTS1 INT_R_X33Y141/NW2BEG1 INT_R_X33Y142/NW2A1 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X33Y141/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X32Y141/INT_L.SR1END1->>IMUX_L11 INT_L_X32Y142/INT_L.NW2END1->>SR1BEG1 INT_R_X33Y141/INT_R.LOGIC_OUTS1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[21] - 
wires: CLBLL_L_X32Y141/CLBLL_IMUX15 CLBLL_L_X32Y141/CLBLL_LL_B1 CLBLM_R_X33Y141/CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y141/CLBLM_M_AQ INT_L_X32Y141/IMUX_L15 INT_L_X32Y141/NW2END_S0_0 INT_L_X32Y142/NW2END0 INT_R_X33Y141/LOGIC_OUTS4 INT_R_X33Y141/NW2BEG0 INT_R_X33Y142/NW2A0 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X33Y141/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X32Y141/INT_L.NW2END_S0_0->>IMUX_L15 INT_R_X33Y141/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[22] - 
wires: CLBLL_L_X32Y141/CLBLL_IMUX28 CLBLL_L_X32Y141/CLBLL_LL_C4 CLBLM_R_X33Y141/CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y141/CLBLM_M_BQ INT_L_X32Y141/IMUX_L28 INT_L_X32Y141/WR1END2 INT_R_X33Y141/LOGIC_OUTS5 INT_R_X33Y141/WR1BEG2 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X33Y141/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X32Y141/INT_L.WR1END2->>IMUX_L28 INT_R_X33Y141/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[23] - 
wires: CLBLL_L_X32Y141/CLBLL_IMUX43 CLBLL_L_X32Y141/CLBLL_LL_D6 CLBLM_R_X33Y141/CLBLM_LOGIC_OUTS6 CLBLM_R_X33Y141/CLBLM_M_CQ INT_L_X32Y141/IMUX_L43 INT_L_X32Y141/WL1END1 INT_R_X33Y141/LOGIC_OUTS6 INT_R_X33Y141/WL1BEG1 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X33Y141/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X32Y141/INT_L.WL1END1->>IMUX_L43 INT_R_X33Y141/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[24] - 
wires: CLBLL_L_X32Y142/CLBLL_IMUX8 CLBLL_L_X32Y142/CLBLL_LL_A5 CLBLM_R_X33Y142/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y142/CLBLM_L_AQ INT_L_X32Y141/WL1END3 INT_L_X32Y142/IMUX_L8 INT_L_X32Y142/WL1END_N1_3 INT_R_X33Y141/WL1BEG3 INT_R_X33Y142/LOGIC_OUTS0 INT_R_X33Y142/WL1BEG_N3 
pips: CLBLL_L_X32Y142/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X33Y142/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X32Y142/INT_L.WL1END_N1_3->>IMUX_L8 INT_R_X33Y142/INT_R.LOGIC_OUTS0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[25] - 
wires: CLBLL_L_X32Y142/CLBLL_IMUX18 CLBLL_L_X32Y142/CLBLL_LL_B2 CLBLM_R_X33Y142/CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y142/CLBLM_M_AQ INT_L_X32Y142/IMUX_L18 INT_L_X32Y142/WR1END1 INT_R_X33Y142/LOGIC_OUTS4 INT_R_X33Y142/WR1BEG1 
pips: CLBLL_L_X32Y142/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X33Y142/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X32Y142/INT_L.WR1END1->>IMUX_L18 INT_R_X33Y142/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[26] - 
wires: CLBLL_L_X32Y142/CLBLL_IMUX32 CLBLL_L_X32Y142/CLBLL_LL_C1 CLBLL_L_X32Y142/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y142/CLBLL_L_AQ INT_L_X32Y142/IMUX_L32 INT_L_X32Y142/LOGIC_OUTS_L0 
pips: CLBLL_L_X32Y142/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X32Y142/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X32Y142/INT_L.LOGIC_OUTS_L0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[27] - 
wires: CLBLL_L_X32Y142/CLBLL_IMUX43 CLBLL_L_X32Y142/CLBLL_LL_D6 CLBLL_L_X32Y142/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y142/CLBLL_L_BQ INT_L_X32Y142/IMUX_L43 INT_L_X32Y142/LOGIC_OUTS_L1 
pips: CLBLL_L_X32Y142/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X32Y142/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X32Y142/INT_L.LOGIC_OUTS_L1->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[28] - 
wires: CLBLL_L_X32Y143/CLBLL_IMUX8 CLBLL_L_X32Y143/CLBLL_LL_A5 CLBLL_L_X32Y143/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y143/CLBLL_L_AQ INT_L_X32Y143/IMUX_L8 INT_L_X32Y143/LOGIC_OUTS_L0 
pips: CLBLL_L_X32Y143/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X32Y143/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X32Y143/INT_L.LOGIC_OUTS_L0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[29] - 
wires: CLBLL_L_X32Y143/CLBLL_IMUX27 CLBLL_L_X32Y143/CLBLL_LL_B4 CLBLL_L_X32Y143/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y143/CLBLL_L_BQ INT_L_X32Y143/IMUX_L27 INT_L_X32Y143/LOGIC_OUTS_L1 
pips: CLBLL_L_X32Y143/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X32Y143/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X32Y143/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[2] - 
wires: CLBLL_L_X32Y136/CLBLL_IMUX29 CLBLL_L_X32Y136/CLBLL_LL_C2 CLBLM_R_X33Y136/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y136/CLBLM_L_CQ INT_L_X32Y136/IMUX_L29 INT_L_X32Y136/SR1END2 INT_L_X32Y137/NW2END2 INT_L_X32Y137/SR1BEG2 INT_R_X33Y136/LOGIC_OUTS2 INT_R_X33Y136/NW2BEG2 INT_R_X33Y137/NW2A2 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X33Y136/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X32Y136/INT_L.SR1END2->>IMUX_L29 INT_L_X32Y137/INT_L.NW2END2->>SR1BEG2 INT_R_X33Y136/INT_R.LOGIC_OUTS2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[30] - 
wires: CLBLL_L_X32Y143/CLBLL_IMUX28 CLBLL_L_X32Y143/CLBLL_LL_C4 CLBLL_L_X32Y143/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y143/CLBLL_L_CQ INT_L_X32Y143/IMUX_L28 INT_L_X32Y143/LOGIC_OUTS_L2 
pips: CLBLL_L_X32Y143/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X32Y143/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X32Y143/INT_L.LOGIC_OUTS_L2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[31] - 
wires: CLBLL_L_X32Y143/CLBLL_IMUX45 CLBLL_L_X32Y143/CLBLL_LL_D2 CLBLM_R_X33Y143/CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y143/CLBLM_M_AQ INT_L_X32Y142/WL1END3 INT_L_X32Y143/IMUX_L45 INT_L_X32Y143/NL1BEG_N3 INT_L_X32Y143/WL1END_N1_3 INT_R_X33Y142/WL1BEG3 INT_R_X33Y143/LOGIC_OUTS4 INT_R_X33Y143/WL1BEG_N3 
pips: CLBLL_L_X32Y143/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_R_X33Y143/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X32Y143/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X32Y143/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X33Y143/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[3] - 
wires: CLBLL_L_X32Y136/CLBLL_IMUX38 CLBLL_L_X32Y136/CLBLL_LL_D3 CLBLM_R_X33Y136/CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y136/CLBLM_L_DQ INT_L_X32Y135/SW2END3 INT_L_X32Y136/IMUX_L38 INT_L_X32Y136/NL1BEG_N3 INT_L_X32Y136/SW2END_N0_3 INT_R_X33Y135/SW2A3 INT_R_X33Y136/LOGIC_OUTS3 INT_R_X33Y136/SW2BEG3 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X33Y136/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X32Y136/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X32Y136/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_R_X33Y136/INT_R.LOGIC_OUTS3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[4] - 
wires: CLBLL_L_X32Y137/CLBLL_IMUX2 CLBLL_L_X32Y137/CLBLL_LL_A2 CLBLM_R_X33Y137/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y137/CLBLM_L_BQ INT_L_X32Y137/IMUX_L2 INT_L_X32Y137/WL1END0 INT_R_X33Y137/LOGIC_OUTS1 INT_R_X33Y137/WL1BEG0 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X33Y137/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X32Y137/INT_L.WL1END0->>IMUX_L2 INT_R_X33Y137/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[5] - 
wires: CLBLL_L_X32Y137/CLBLL_IMUX17 CLBLL_L_X32Y137/CLBLL_LL_B3 CLBLM_L_X34Y136/CLBLM_WL1END2 CLBLM_L_X34Y137/CLBLM_ER1BEG3 CLBLM_R_X33Y136/CLBLM_WL1END2 CLBLM_R_X33Y137/CLBLM_ER1BEG3 CLBLM_R_X33Y137/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y137/CLBLM_L_CQ INT_L_X32Y136/WR1END_S1_0 INT_L_X32Y137/IMUX_L17 INT_L_X32Y137/WR1END0 INT_L_X34Y136/SL1END3 INT_L_X34Y136/WL1BEG2 INT_L_X34Y137/ER1END3 INT_L_X34Y137/SL1BEG3 INT_L_X34Y138/ER1END_N3_3 INT_R_X33Y136/WL1END2 INT_R_X33Y136/WR1BEG_S0 INT_R_X33Y137/ER1BEG3 INT_R_X33Y137/LOGIC_OUTS2 INT_R_X33Y137/WR1BEG0 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X33Y137/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X32Y137/INT_L.WR1END0->>IMUX_L17 INT_L_X34Y136/INT_L.SL1END3->>WL1BEG2 INT_L_X34Y137/INT_L.ER1END3->>SL1BEG3 INT_R_X33Y136/INT_R.WL1END2->>WR1BEG_S0 INT_R_X33Y137/INT_R.LOGIC_OUTS2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[6] - 
wires: CLBLL_L_X32Y137/CLBLL_IMUX29 CLBLL_L_X32Y137/CLBLL_LL_AQ CLBLL_L_X32Y137/CLBLL_LL_C2 CLBLL_L_X32Y137/CLBLL_LOGIC_OUTS4 INT_L_X32Y137/IMUX_L29 INT_L_X32Y137/LOGIC_OUTS_L4 INT_L_X32Y137/NL1BEG_N3 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X32Y137/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X32Y137/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X32Y137/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[7] - 
wires: CLBLL_L_X32Y137/CLBLL_IMUX47 CLBLL_L_X32Y137/CLBLL_LL_BQ CLBLL_L_X32Y137/CLBLL_LL_D5 CLBLL_L_X32Y137/CLBLL_LOGIC_OUTS5 INT_L_X32Y137/IMUX_L47 INT_L_X32Y137/LOGIC_OUTS_L5 INT_L_X32Y137/NL1BEG0 INT_L_X32Y137/NL1END_S3_0 INT_L_X32Y138/NL1END0 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X32Y137/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X32Y137/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X32Y137/INT_L.NL1END_S3_0->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[8] - 
wires: CLBLL_L_X32Y138/CLBLL_IMUX7 CLBLL_L_X32Y138/CLBLL_LL_A1 CLBLM_R_X33Y139/CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y139/CLBLM_M_AQ INT_L_X32Y138/IMUX_L7 INT_L_X32Y138/WL1END3 INT_L_X32Y139/WL1END_N1_3 INT_R_X33Y138/WL1BEG3 INT_R_X33Y139/LOGIC_OUTS4 INT_R_X33Y139/WL1BEG_N3 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X33Y139/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X32Y138/INT_L.WL1END3->>IMUX_L7 INT_R_X33Y139/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k1[9] - 
wires: CLBLL_L_X32Y138/CLBLL_IMUX15 CLBLL_L_X32Y138/CLBLL_LL_B1 CLBLM_R_X33Y138/CLBLM_LOGIC_OUTS6 CLBLM_R_X33Y138/CLBLM_M_CQ INT_L_X32Y138/IMUX_L15 INT_L_X32Y138/WR1END3 INT_R_X33Y138/LOGIC_OUTS6 INT_R_X33Y138/WR1BEG3 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X33Y138/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X32Y138/INT_L.WR1END3->>IMUX_L15 INT_R_X33Y138/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[0] - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX1 CLBLL_L_X32Y134/CLBLL_LL_A3 CLBLL_L_X32Y135/CLBLL_IMUX2 CLBLL_L_X32Y135/CLBLL_LL_A2 CLBLM_R_X33Y134/CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y134/CLBLM_M_BQ INT_L_X32Y134/IMUX_L1 INT_L_X32Y134/WL1END0 INT_L_X32Y135/IMUX_L2 INT_L_X32Y135/NW2END1 INT_R_X33Y134/LOGIC_OUTS5 INT_R_X33Y134/NW2BEG1 INT_R_X33Y134/WL1BEG0 INT_R_X33Y135/NW2A1 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X33Y134/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X32Y134/INT_L.WL1END0->>IMUX_L1 INT_L_X32Y135/INT_L.NW2END1->>IMUX_L2 INT_R_X33Y134/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X33Y134/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

k2[10] - 
wires: CLBLL_R_X29Y134/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y134/CLBLL_L_BQ CLBLL_R_X29Y135/CLBLL_IMUX37 CLBLL_R_X29Y135/CLBLL_L_D4 INT_R_X29Y134/LOGIC_OUTS1 INT_R_X29Y134/NL1BEG0 INT_R_X29Y134/NL1END_S3_0 INT_R_X29Y135/IMUX37 INT_R_X29Y135/NL1BEG_N3 INT_R_X29Y135/NL1END0 
pips: CLBLL_R_X29Y134/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 INT_R_X29Y134/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X29Y135/INT_R.NL1BEG_N3->>IMUX37 INT_R_X29Y135/INT_R.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[11] - 
wires: CLBLL_R_X29Y136/CLBLL_IMUX3 CLBLL_R_X29Y136/CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y136/CLBLL_L_A2 CLBLL_R_X29Y136/CLBLL_L_DQ INT_R_X29Y136/FAN_ALT3 INT_R_X29Y136/FAN_BOUNCE3 INT_R_X29Y136/IMUX3 INT_R_X29Y136/LOGIC_OUTS3 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X29Y136/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_R_X29Y136/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X29Y136/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X29Y136/INT_R.LOGIC_OUTS3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[12] - 
wires: CLBLL_R_X29Y136/CLBLL_IMUX16 CLBLL_R_X29Y136/CLBLL_L_B3 CLBLL_R_X29Y136/CLBLL_NW2A0 CLBLM_L_X30Y135/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y135/CLBLM_L_AQ CLBLM_L_X30Y136/CLBLM_NW2A0 INT_L_X30Y135/LOGIC_OUTS_L0 INT_L_X30Y135/NW2BEG0 INT_L_X30Y136/NW2A0 INT_R_X29Y135/NW2END_S0_0 INT_R_X29Y136/IMUX16 INT_R_X29Y136/NW2END0 VBRK_X73Y142/VBRK_NW2A0 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X30Y135/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X30Y135/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X29Y136/INT_R.NW2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[13] - 
wires: CLBLL_R_X29Y136/CLBLL_IMUX30 CLBLL_R_X29Y136/CLBLL_L_C5 CLBLL_R_X29Y136/CLBLL_NW2A1 CLBLM_L_X30Y135/CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y135/CLBLM_L_BQ CLBLM_L_X30Y136/CLBLM_NW2A1 INT_L_X30Y135/LOGIC_OUTS_L1 INT_L_X30Y135/NW2BEG1 INT_L_X30Y136/NW2A1 INT_R_X29Y136/BYP_ALT4 INT_R_X29Y136/BYP_BOUNCE4 INT_R_X29Y136/IMUX30 INT_R_X29Y136/NW2END1 VBRK_X73Y142/VBRK_NW2A1 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X30Y135/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X30Y135/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_R_X29Y136/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X29Y136/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X29Y136/INT_R.NW2END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[14] - 
wires: CLBLL_R_X29Y135/CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y135/CLBLL_L_DQ CLBLL_R_X29Y136/CLBLL_IMUX36 CLBLL_R_X29Y136/CLBLL_L_D2 INT_R_X29Y135/LOGIC_OUTS3 INT_R_X29Y135/NL1BEG2 INT_R_X29Y136/IMUX36 INT_R_X29Y136/NL1END2 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 INT_R_X29Y135/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X29Y136/INT_R.NL1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[15] - 
wires: CLBLL_R_X29Y137/CLBLL_IMUX3 CLBLL_R_X29Y137/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y137/CLBLL_L_A2 CLBLL_R_X29Y137/CLBLL_L_BQ INT_R_X29Y137/IMUX3 INT_R_X29Y137/LOGIC_OUTS1 
pips: CLBLL_R_X29Y137/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X29Y137/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X29Y137/INT_R.LOGIC_OUTS1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[16] - 
wires: CLBLL_L_X32Y138/CLBLL_WW4C0 CLBLL_R_X29Y137/CLBLL_IMUX14 CLBLL_R_X29Y137/CLBLL_L_B1 CLBLL_R_X29Y137/CLBLL_WL1END2 CLBLM_L_X30Y137/CLBLM_WL1END2 CLBLM_L_X34Y138/CLBLM_NE2A0 CLBLM_L_X34Y138/CLBLM_WW4A0 CLBLM_R_X33Y136/CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y136/CLBLM_M_AQ CLBLM_R_X33Y138/CLBLM_NE2A0 CLBLM_R_X33Y138/CLBLM_WW4A0 CLK_FEED_X78Y144/CLK_FEED_WW4C0 INT_INTERFACE_R_X31Y138/INT_INTERFACE_WW4C0 INT_L_X30Y137/WL1BEG2 INT_L_X30Y137/WW4END_S0_0 INT_L_X30Y138/WW4END0 INT_L_X32Y138/WW4B0 INT_L_X34Y137/NE2END_S3_0 INT_L_X34Y138/NE2END0 INT_L_X34Y138/WW4BEG0 INT_R_X29Y137/IMUX14 INT_R_X29Y137/WL1END2 INT_R_X31Y138/WW4C0 INT_R_X33Y136/LOGIC_OUTS4 INT_R_X33Y136/NR1BEG0 INT_R_X33Y137/NE2BEG0 INT_R_X33Y137/NR1END0 INT_R_X33Y138/NE2A0 INT_R_X33Y138/WW4A0 VBRK_X73Y143/VBRK_WL1END2 VBRK_X79Y144/VBRK_WW4C0 
pips: CLBLL_R_X29Y137/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X33Y136/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X30Y137/INT_L.WW4END_S0_0->>WL1BEG2 INT_L_X34Y138/INT_L.NE2END0->>WW4BEG0 INT_R_X29Y137/INT_R.WL1END2->>IMUX14 INT_R_X33Y136/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X33Y137/INT_R.NR1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[17] - 
wires: CLBLL_R_X29Y137/CLBLL_IMUX20 CLBLL_R_X29Y137/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y137/CLBLL_L_C2 CLBLL_R_X29Y137/CLBLL_L_CQ INT_R_X29Y137/IMUX20 INT_R_X29Y137/LOGIC_OUTS2 
pips: CLBLL_R_X29Y137/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X29Y137/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X29Y137/INT_R.LOGIC_OUTS2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[18] - 
wires: CLBLL_L_X32Y136/CLBLL_WW4B1 CLBLL_R_X29Y136/CLBLL_WW4END1 CLBLL_R_X29Y137/CLBLL_IMUX37 CLBLL_R_X29Y137/CLBLL_L_D4 CLBLM_L_X30Y136/CLBLM_WW4END1 CLBLM_R_X33Y136/CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y136/CLBLM_M_BQ CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW4B1_0 INT_INTERFACE_R_X31Y136/INT_INTERFACE_WW4B1 INT_L_X28Y137/EL1BEG3 INT_L_X28Y137/NL1BEG0 INT_L_X28Y137/NL1END_S3_0 INT_L_X28Y137/NW2END1 INT_L_X28Y138/EL1BEG_N3 INT_L_X28Y138/NL1END0 INT_L_X30Y136/WW4C1 INT_L_X32Y136/WW4A1 INT_R_X29Y136/NW2BEG1 INT_R_X29Y136/WW4END1 INT_R_X29Y137/EL1END3 INT_R_X29Y137/IMUX37 INT_R_X29Y137/NW2A1 INT_R_X31Y136/WW4B1 INT_R_X33Y136/LOGIC_OUTS5 INT_R_X33Y136/WW4BEG1 VBRK_X73Y142/VBRK_WW4END1 VBRK_X79Y142/VBRK_WW4B1 
pips: CLBLL_R_X29Y137/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_R_X33Y136/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X28Y137/INT_L.NW2END1->>NL1BEG0 INT_L_X28Y138/INT_L.NL1END0->>EL1BEG_N3 INT_R_X29Y136/INT_R.WW4END1->>NW2BEG1 INT_R_X29Y137/INT_R.EL1END3->>IMUX37 INT_R_X33Y136/INT_R.LOGIC_OUTS5->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[19] - 
wires: CLBLL_R_X29Y137/CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y137/CLBLL_L_DQ CLBLL_R_X29Y138/CLBLL_IMUX6 CLBLL_R_X29Y138/CLBLL_L_A1 INT_R_X29Y137/LOGIC_OUTS3 INT_R_X29Y137/NR1BEG3 INT_R_X29Y138/IMUX6 INT_R_X29Y138/NR1END3 
pips: CLBLL_R_X29Y137/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 INT_R_X29Y137/INT_R.LOGIC_OUTS3->>NR1BEG3 INT_R_X29Y138/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[1] - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX22 CLBLL_L_X32Y134/CLBLL_IMUX7 CLBLL_L_X32Y134/CLBLL_LL_A1 CLBLL_L_X32Y134/CLBLL_LL_C3 CLBLM_R_X33Y134/CLBLM_LOGIC_OUTS6 CLBLM_R_X33Y134/CLBLM_M_CQ INT_L_X32Y134/IMUX_L22 INT_L_X32Y134/IMUX_L7 INT_L_X32Y134/WR1END3 INT_R_X33Y134/LOGIC_OUTS6 INT_R_X33Y134/WR1BEG3 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X33Y134/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X32Y134/INT_L.WR1END3->>IMUX_L22 INT_L_X32Y134/INT_L.WR1END3->>IMUX_L7 INT_R_X33Y134/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

k2[20] - 
wires: CLBLL_R_X27Y137/CLBLL_SW4END0 CLBLL_R_X27Y138/CLBLL_EE2BEG0 CLBLL_R_X29Y138/CLBLL_IMUX16 CLBLL_R_X29Y138/CLBLL_L_B3 CLBLL_R_X29Y141/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y141/CLBLL_L_AQ CLBLM_L_X28Y137/CLBLM_SW4END0 CLBLM_L_X28Y138/CLBLM_EE2BEG0 INT_L_X28Y137/SW6E0 INT_L_X28Y138/EE2A0 INT_L_X28Y138/SW6D0 INT_L_X28Y139/SW6C0 INT_L_X28Y140/SW6B0 INT_L_X28Y141/SW6A0 INT_R_X27Y137/NL1BEG0 INT_R_X27Y137/NL1END_S3_0 INT_R_X27Y137/SW6END0 INT_R_X27Y138/EE2BEG0 INT_R_X27Y138/NL1END0 INT_R_X29Y138/EE2END0 INT_R_X29Y138/IMUX16 INT_R_X29Y141/LOGIC_OUTS0 INT_R_X29Y141/SW6BEG0 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y141/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X27Y137/INT_R.SW6END0->>NL1BEG0 INT_R_X27Y138/INT_R.NL1END0->>EE2BEG0 INT_R_X29Y138/INT_R.EE2END0->>IMUX16 INT_R_X29Y141/INT_R.LOGIC_OUTS0->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[21] - 
wires: CLBLL_L_X32Y139/CLBLL_WW4B1 CLBLL_R_X29Y138/CLBLL_IMUX20 CLBLL_R_X29Y138/CLBLL_L_C2 CLBLL_R_X29Y139/CLBLL_WW4END1 CLBLM_L_X30Y139/CLBLM_WW4END1 CLBLM_R_X33Y139/CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y139/CLBLM_M_BQ CLK_FEED_X78Y145/CLK_FEED_WW4B1 INT_INTERFACE_R_X31Y139/INT_INTERFACE_WW4B1 INT_L_X30Y139/WW4C1 INT_L_X32Y139/WW4A1 INT_R_X29Y138/IMUX20 INT_R_X29Y138/SR1END1 INT_R_X29Y139/SR1BEG1 INT_R_X29Y139/WW4END1 INT_R_X31Y139/WW4B1 INT_R_X33Y139/LOGIC_OUTS5 INT_R_X33Y139/WW4BEG1 VBRK_X73Y145/VBRK_WW4END1 VBRK_X79Y145/VBRK_WW4B1 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_R_X33Y139/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X29Y138/INT_R.SR1END1->>IMUX20 INT_R_X29Y139/INT_R.WW4END1->>SR1BEG1 INT_R_X33Y139/INT_R.LOGIC_OUTS5->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[22] - 
wires: CLBLL_R_X29Y138/CLBLL_IMUX39 CLBLL_R_X29Y138/CLBLL_L_D3 CLBLM_L_X28Y138/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y138/CLBLM_L_AQ INT_L_X28Y138/LOGIC_OUTS_L0 INT_L_X28Y138/NE2BEG0 INT_L_X28Y139/NE2A0 INT_R_X29Y138/IMUX39 INT_R_X29Y138/NE2END_S3_0 INT_R_X29Y139/NE2END0 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X28Y138/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X28Y138/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_R_X29Y138/INT_R.NE2END_S3_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[23] - 
wires: CLBLL_L_X32Y140/CLBLL_WW4C2 CLBLL_R_X29Y139/CLBLL_IMUX3 CLBLL_R_X29Y139/CLBLL_L_A2 CLBLL_R_X29Y139/CLBLL_SW2A1 CLBLM_L_X30Y139/CLBLM_SW2A1 CLBLM_L_X34Y140/CLBLM_NE2A2 CLBLM_L_X34Y140/CLBLM_WW4A2 CLBLM_R_X33Y139/CLBLM_LOGIC_OUTS6 CLBLM_R_X33Y139/CLBLM_M_CQ CLBLM_R_X33Y140/CLBLM_NE2A2 CLBLM_R_X33Y140/CLBLM_WW4A2 CLK_FEED_X78Y146/CLK_FEED_WW4C2 INT_INTERFACE_R_X31Y140/INT_INTERFACE_WW4C2 INT_L_X30Y139/SW2A1 INT_L_X30Y140/SW2BEG1 INT_L_X30Y140/WW4END2 INT_L_X32Y140/WW4B2 INT_L_X34Y140/NE2END2 INT_L_X34Y140/WW4BEG2 INT_R_X29Y139/IMUX3 INT_R_X29Y139/SW2END1 INT_R_X31Y140/WW4C2 INT_R_X33Y139/LOGIC_OUTS6 INT_R_X33Y139/NE2BEG2 INT_R_X33Y140/NE2A2 INT_R_X33Y140/WW4A2 VBRK_X73Y145/VBRK_SW2A1 VBRK_X79Y146/VBRK_WW4C2 
pips: CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X33Y139/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X30Y140/INT_L.WW4END2->>SW2BEG1 INT_L_X34Y140/INT_L.NE2END2->>WW4BEG2 INT_R_X29Y139/INT_R.SW2END1->>IMUX3 INT_R_X33Y139/INT_R.LOGIC_OUTS6->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[24] - 
wires: CLBLL_L_X32Y140/CLBLL_LL_DQ CLBLL_L_X32Y140/CLBLL_LOGIC_OUTS7 CLBLL_L_X32Y140/CLBLL_NW4A3 CLBLL_R_X29Y139/CLBLL_IMUX13 CLBLL_R_X29Y139/CLBLL_L_B6 CLBLL_R_X29Y144/CLBLL_SW4A2 CLBLM_L_X30Y144/CLBLM_SW4A2 CLK_FEED_X78Y146/CLK_FEED_NW4A3 INT_INTERFACE_R_X31Y140/INT_INTERFACE_NW4A3 INT_L_X28Y139/SE2A2 INT_L_X28Y140/SE2BEG2 INT_L_X28Y140/SW6END2 INT_L_X30Y144/NW6END3 INT_L_X30Y144/SW6BEG2 INT_L_X32Y140/LOGIC_OUTS_L7 INT_L_X32Y140/NW6BEG3 INT_R_X29Y139/IMUX13 INT_R_X29Y139/SE2END2 INT_R_X29Y140/SW6E2 INT_R_X29Y141/SW6D2 INT_R_X29Y142/SW6C2 INT_R_X29Y143/SW6B2 INT_R_X29Y144/SW6A2 INT_R_X31Y140/NW6A3 INT_R_X31Y141/NW6B3 INT_R_X31Y142/NW6C3 INT_R_X31Y143/NW6D3 INT_R_X31Y144/NW6E3 VBRK_X73Y150/VBRK_SW4A2 VBRK_X79Y146/VBRK_NW4A3 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X28Y140/INT_L.SW6END2->>SE2BEG2 INT_L_X30Y144/INT_L.NW6END3->>SW6BEG2 INT_L_X32Y140/INT_L.LOGIC_OUTS_L7->>NW6BEG3 INT_R_X29Y139/INT_R.SE2END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[25] - 
wires: CLBLL_L_X32Y140/CLBLL_WW4B1 CLBLL_R_X29Y139/CLBLL_IMUX20 CLBLL_R_X29Y139/CLBLL_L_C2 CLBLL_R_X29Y140/CLBLL_WW4END1 CLBLM_L_X30Y140/CLBLM_WW4END1 CLBLM_R_X33Y140/CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y140/CLBLM_M_BQ CLK_FEED_X78Y146/CLK_FEED_WW4B1 INT_INTERFACE_R_X31Y140/INT_INTERFACE_WW4B1 INT_L_X30Y140/WW4C1 INT_L_X32Y140/WW4A1 INT_R_X29Y139/IMUX20 INT_R_X29Y139/SR1END1 INT_R_X29Y140/SR1BEG1 INT_R_X29Y140/WW4END1 INT_R_X31Y140/WW4B1 INT_R_X33Y140/LOGIC_OUTS5 INT_R_X33Y140/WW4BEG1 VBRK_X73Y146/VBRK_WW4END1 VBRK_X79Y146/VBRK_WW4B1 
pips: CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_R_X33Y140/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X29Y139/INT_R.SR1END1->>IMUX20 INT_R_X29Y140/INT_R.WW4END1->>SR1BEG1 INT_R_X33Y140/INT_R.LOGIC_OUTS5->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[26] - 
wires: CLBLL_R_X29Y139/CLBLL_IMUX36 CLBLL_R_X29Y139/CLBLL_L_D2 CLBLL_R_X29Y140/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y140/CLBLL_L_AQ INT_R_X29Y139/FAN_BOUNCE_S3_0 INT_R_X29Y139/IMUX36 INT_R_X29Y140/FAN_ALT0 INT_R_X29Y140/FAN_BOUNCE0 INT_R_X29Y140/LOGIC_OUTS0 
pips: CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X29Y140/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X29Y139/INT_R.FAN_BOUNCE_S3_0->>IMUX36 INT_R_X29Y140/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X29Y140/INT_R.LOGIC_OUTS0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[27] - 
wires: CLBLL_R_X29Y140/CLBLL_IMUX6 CLBLL_R_X29Y140/CLBLL_L_A1 CLBLL_R_X29Y141/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y141/CLBLL_L_BQ INT_R_X29Y140/IMUX6 INT_R_X29Y140/SR1END2 INT_R_X29Y141/LOGIC_OUTS1 INT_R_X29Y141/SR1BEG2 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X29Y141/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X29Y140/INT_R.SR1END2->>IMUX6 INT_R_X29Y141/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[28] - 
wires: CLBLL_R_X29Y140/CLBLL_IMUX13 CLBLL_R_X29Y140/CLBLL_L_B6 CLBLL_R_X29Y141/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y141/CLBLL_L_CQ INT_R_X29Y140/IMUX13 INT_R_X29Y140/SL1END2 INT_R_X29Y141/LOGIC_OUTS2 INT_R_X29Y141/SL1BEG2 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y141/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X29Y140/INT_R.SL1END2->>IMUX13 INT_R_X29Y141/INT_R.LOGIC_OUTS2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[29] - 
wires: CLBLL_R_X29Y140/CLBLL_IMUX20 CLBLL_R_X29Y140/CLBLL_L_C2 CLBLL_R_X29Y140/CLBLL_SW2A1 CLBLM_L_X30Y140/CLBLM_SW2A1 CLBLM_L_X30Y141/CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y141/CLBLM_L_BQ INT_L_X30Y140/SW2A1 INT_L_X30Y141/LOGIC_OUTS_L1 INT_L_X30Y141/SW2BEG1 INT_R_X29Y140/IMUX20 INT_R_X29Y140/SW2END1 VBRK_X73Y146/VBRK_SW2A1 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X30Y141/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X30Y141/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X29Y140/INT_R.SW2END1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[2] - 
wires: CLBLL_L_X32Y133/CLBLL_IMUX6 CLBLL_L_X32Y133/CLBLL_L_A1 CLBLL_L_X32Y134/CLBLL_IMUX15 CLBLL_L_X32Y134/CLBLL_LL_B1 CLBLM_R_X33Y134/CLBLM_LOGIC_OUTS7 CLBLM_R_X33Y134/CLBLM_M_DQ INT_L_X32Y133/IMUX_L6 INT_L_X32Y133/SL1END3 INT_L_X32Y134/IMUX_L15 INT_L_X32Y134/SL1BEG3 INT_L_X32Y134/SR1END3 INT_L_X32Y135/NW2END3 INT_L_X32Y135/SR1BEG3 INT_L_X32Y135/SR1END_N3_3 INT_R_X33Y134/LOGIC_OUTS7 INT_R_X33Y134/NW2BEG3 INT_R_X33Y135/NW2A3 
pips: CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X33Y134/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X32Y133/INT_L.SL1END3->>IMUX_L6 INT_L_X32Y134/INT_L.SR1END3->>IMUX_L15 INT_L_X32Y134/INT_L.SR1END3->>SL1BEG3 INT_L_X32Y135/INT_L.NW2END3->>SR1BEG3 INT_R_X33Y134/INT_R.LOGIC_OUTS7->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

k2[30] - 
wires: CLBLL_R_X29Y140/CLBLL_IMUX36 CLBLL_R_X29Y140/CLBLL_L_D2 CLBLL_R_X29Y140/CLBLL_SW2A2 CLBLM_L_X30Y140/CLBLM_SW2A2 CLBLM_L_X30Y141/CLBLM_LOGIC_OUTS2 CLBLM_L_X30Y141/CLBLM_L_CQ INT_L_X30Y140/SW2A2 INT_L_X30Y141/LOGIC_OUTS_L2 INT_L_X30Y141/SW2BEG2 INT_R_X29Y140/IMUX36 INT_R_X29Y140/SW2END2 VBRK_X73Y146/VBRK_SW2A2 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X30Y141/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X30Y141/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_R_X29Y140/INT_R.SW2END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[31] - 
wires: CLBLL_R_X29Y141/CLBLL_IMUX9 CLBLL_R_X29Y141/CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y141/CLBLL_L_A5 CLBLL_R_X29Y141/CLBLL_L_DQ INT_R_X29Y141/IMUX9 INT_R_X29Y141/LOGIC_OUTS3 INT_R_X29Y141/SR1BEG_S0 
pips: CLBLL_R_X29Y141/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X29Y141/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_R_X29Y141/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X29Y141/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[3] - 
wires: CLBLL_R_X27Y134/CLBLL_EE2BEG0 CLBLL_R_X27Y134/CLBLL_WW4C0 CLBLL_R_X29Y134/CLBLL_IMUX9 CLBLL_R_X29Y134/CLBLL_L_A5 CLBLL_R_X29Y134/CLBLL_WW4A0 CLBLM_L_X28Y134/CLBLM_EE2BEG0 CLBLM_L_X28Y134/CLBLM_WW4C0 CLBLM_L_X30Y134/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y134/CLBLM_L_AQ CLBLM_L_X30Y134/CLBLM_WW4A0 INT_L_X26Y133/ER1BEG_S0 INT_L_X26Y133/WW4END_S0_0 INT_L_X26Y134/ER1BEG0 INT_L_X26Y134/WW4END0 INT_L_X28Y134/EE2A0 INT_L_X28Y134/WW4B0 INT_L_X30Y134/LOGIC_OUTS_L0 INT_L_X30Y134/WW4BEG0 INT_R_X27Y134/EE2BEG0 INT_R_X27Y134/ER1END0 INT_R_X27Y134/WW4C0 INT_R_X29Y134/EE2END0 INT_R_X29Y134/IMUX9 INT_R_X29Y134/WW4A0 VBRK_X73Y140/VBRK_WW4A0 
pips: CLBLL_R_X29Y134/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X30Y134/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y133/INT_L.WW4END_S0_0->>ER1BEG_S0 INT_L_X30Y134/INT_L.LOGIC_OUTS_L0->>WW4BEG0 INT_R_X27Y134/INT_R.ER1END0->>EE2BEG0 INT_R_X29Y134/INT_R.EE2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[4] - 
wires: CLBLL_R_X29Y134/CLBLL_IMUX16 CLBLL_R_X29Y134/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y134/CLBLL_L_B3 CLBLL_R_X29Y134/CLBLL_L_CQ INT_R_X29Y134/FAN_ALT7 INT_R_X29Y134/FAN_BOUNCE7 INT_R_X29Y134/IMUX16 INT_R_X29Y134/LOGIC_OUTS2 
pips: CLBLL_R_X29Y134/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y134/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X29Y134/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X29Y134/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X29Y134/INT_R.LOGIC_OUTS2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[5] - 
wires: CLBLL_R_X29Y134/CLBLL_IMUX23 CLBLL_R_X29Y134/CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y134/CLBLL_L_C3 CLBLL_R_X29Y134/CLBLL_L_DQ INT_R_X29Y134/IMUX23 INT_R_X29Y134/LOGIC_OUTS3 
pips: CLBLL_R_X29Y134/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X29Y134/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_R_X29Y134/INT_R.LOGIC_OUTS3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[6] - 
wires: CLBLL_R_X27Y133/CLBLL_ER1BEG1 CLBLL_R_X27Y133/CLBLL_SW2A0 CLBLL_R_X29Y134/CLBLL_IMUX41 CLBLL_R_X29Y134/CLBLL_L_D1 CLBLM_L_X28Y133/CLBLM_ER1BEG1 CLBLM_L_X28Y133/CLBLM_SW2A0 CLBLM_L_X28Y134/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y134/CLBLM_L_AQ INT_L_X28Y133/ER1END1 INT_L_X28Y133/NE2BEG1 INT_L_X28Y133/SW2A0 INT_L_X28Y134/LOGIC_OUTS_L0 INT_L_X28Y134/NE2A1 INT_L_X28Y134/SW2BEG0 INT_R_X27Y133/ER1BEG1 INT_R_X27Y133/SW2END0 INT_R_X29Y134/IMUX41 INT_R_X29Y134/NE2END1 
pips: CLBLL_R_X29Y134/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X28Y134/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X28Y133/INT_L.ER1END1->>NE2BEG1 INT_L_X28Y134/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_R_X27Y133/INT_R.SW2END0->>ER1BEG1 INT_R_X29Y134/INT_R.NE2END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[7] - 
wires: CLBLL_R_X29Y135/CLBLL_IMUX3 CLBLL_R_X29Y135/CLBLL_L_A2 CLBLL_R_X29Y135/CLBLL_WL1END1 CLBLM_L_X30Y135/CLBLM_LOGIC_OUTS2 CLBLM_L_X30Y135/CLBLM_L_CQ CLBLM_L_X30Y135/CLBLM_WL1END1 INT_L_X30Y135/LOGIC_OUTS_L2 INT_L_X30Y135/WL1BEG1 INT_R_X29Y135/IMUX3 INT_R_X29Y135/WL1END1 VBRK_X73Y141/VBRK_WL1END1 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X30Y135/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X30Y135/INT_L.LOGIC_OUTS_L2->>WL1BEG1 INT_R_X29Y135/INT_R.WL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[8] - 
wires: CLBLL_R_X29Y135/CLBLL_IMUX16 CLBLL_R_X29Y135/CLBLL_L_B3 CLBLM_L_X28Y134/CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y134/CLBLM_L_BQ INT_L_X28Y134/LOGIC_OUTS_L1 INT_L_X28Y134/NR1BEG1 INT_L_X28Y135/EL1BEG0 INT_L_X28Y135/NR1END1 INT_R_X29Y134/EL1END_S3_0 INT_R_X29Y135/EL1END0 INT_R_X29Y135/IMUX16 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X28Y134/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X28Y134/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X28Y135/INT_L.NR1END1->>EL1BEG0 INT_R_X29Y135/INT_R.EL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k2[9] - 
wires: CLBLL_R_X29Y135/CLBLL_IMUX20 CLBLL_R_X29Y135/CLBLL_L_C2 CLBLL_R_X29Y135/CLBLL_WR1END2 CLBLM_L_X30Y134/CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y134/CLBLM_L_BQ CLBLM_L_X30Y135/CLBLM_WR1END2 INT_L_X30Y134/LOGIC_OUTS_L1 INT_L_X30Y134/NR1BEG1 INT_L_X30Y135/NR1END1 INT_L_X30Y135/WR1BEG2 INT_R_X29Y135/IMUX20 INT_R_X29Y135/WR1END2 VBRK_X73Y141/VBRK_WR1END2 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X30Y134/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X30Y134/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X30Y135/INT_L.NR1END1->>WR1BEG2 INT_R_X29Y135/INT_R.WR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[0] - 
wires: CLBLL_L_X32Y136/CLBLL_IMUX7 CLBLL_L_X32Y136/CLBLL_LL_A1 CLBLM_R_X33Y136/CLBLM_LOGIC_OUTS6 CLBLM_R_X33Y136/CLBLM_M_CQ INT_L_X32Y136/IMUX_L7 INT_L_X32Y136/WR1END3 INT_R_X33Y136/LOGIC_OUTS6 INT_R_X33Y136/WR1BEG3 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X33Y136/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X32Y136/INT_L.WR1END3->>IMUX_L7 INT_R_X33Y136/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[10] - 
wires: CLBLL_L_X32Y138/CLBLL_IMUX22 CLBLL_L_X32Y138/CLBLL_LL_C3 CLBLM_R_X33Y138/CLBLM_LOGIC_OUTS7 CLBLM_R_X33Y138/CLBLM_M_DQ INT_L_X32Y138/IMUX_L22 INT_L_X32Y138/WL1END2 INT_R_X33Y138/LOGIC_OUTS7 INT_R_X33Y138/WL1BEG2 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X33Y138/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X32Y138/INT_L.WL1END2->>IMUX_L22 INT_R_X33Y138/INT_R.LOGIC_OUTS7->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[11] - 
wires: CLBLL_L_X32Y138/CLBLL_IMUX45 CLBLL_L_X32Y138/CLBLL_LL_CQ CLBLL_L_X32Y138/CLBLL_LL_D2 CLBLL_L_X32Y138/CLBLL_LOGIC_OUTS6 INT_L_X32Y138/IMUX_L45 INT_L_X32Y138/LOGIC_OUTS_L6 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X32Y138/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X32Y138/INT_L.LOGIC_OUTS_L6->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[12] - 
wires: CLBLL_L_X32Y139/CLBLL_IMUX8 CLBLL_L_X32Y139/CLBLL_LL_A5 CLBLM_R_X33Y137/CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y137/CLBLM_M_AQ INT_L_X32Y138/NW2END_S0_0 INT_L_X32Y139/IMUX_L8 INT_L_X32Y139/NW2END0 INT_R_X33Y137/LOGIC_OUTS4 INT_R_X33Y137/NR1BEG0 INT_R_X33Y138/NR1END0 INT_R_X33Y138/NW2BEG0 INT_R_X33Y139/NW2A0 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X33Y137/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X32Y139/INT_L.NW2END0->>IMUX_L8 INT_R_X33Y137/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X33Y138/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[13] - 
wires: CLBLL_L_X32Y137/CLBLL_LL_CQ CLBLL_L_X32Y137/CLBLL_LOGIC_OUTS6 CLBLL_L_X32Y139/CLBLL_IMUX27 CLBLL_L_X32Y139/CLBLL_LL_B4 INT_L_X32Y137/LOGIC_OUTS_L6 INT_L_X32Y137/NN2BEG2 INT_L_X32Y138/NN2A2 INT_L_X32Y139/IMUX_L27 INT_L_X32Y139/NN2END2 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X32Y137/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X32Y139/INT_L.NN2END2->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[14] - 
wires: CLBLL_L_X32Y139/CLBLL_IMUX28 CLBLL_L_X32Y139/CLBLL_LL_C4 CLBLM_R_X33Y137/CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y137/CLBLM_M_BQ INT_L_X32Y139/IMUX_L28 INT_L_X32Y139/WR1END2 INT_R_X33Y137/LOGIC_OUTS5 INT_R_X33Y137/NN2BEG1 INT_R_X33Y138/NN2A1 INT_R_X33Y139/NN2END1 INT_R_X33Y139/WR1BEG2 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X33Y137/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X32Y139/INT_L.WR1END2->>IMUX_L28 INT_R_X33Y137/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X33Y139/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[15] - 
wires: CLBLL_L_X32Y137/CLBLL_LL_DQ CLBLL_L_X32Y137/CLBLL_LOGIC_OUTS7 CLBLL_L_X32Y139/CLBLL_IMUX38 CLBLL_L_X32Y139/CLBLL_LL_D3 INT_L_X32Y137/LOGIC_OUTS_L7 INT_L_X32Y137/NN2BEG3 INT_L_X32Y138/NN2A3 INT_L_X32Y139/IMUX_L38 INT_L_X32Y139/NN2END3 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X32Y137/INT_L.LOGIC_OUTS_L7->>NN2BEG3 INT_L_X32Y139/INT_L.NN2END3->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[16] - 
wires: CLBLL_L_X32Y140/CLBLL_IMUX8 CLBLL_L_X32Y140/CLBLL_LL_A5 CLBLM_R_X33Y139/CLBLM_LOGIC_OUTS7 CLBLM_R_X33Y139/CLBLM_M_DQ INT_L_X32Y139/WR1END_S1_0 INT_L_X32Y140/IMUX_L8 INT_L_X32Y140/WR1END0 INT_R_X33Y139/LOGIC_OUTS7 INT_R_X33Y139/WR1BEG_S0 INT_R_X33Y140/WR1BEG0 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X33Y139/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X32Y140/INT_L.WR1END0->>IMUX_L8 INT_R_X33Y139/INT_R.LOGIC_OUTS7->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[17] - 
wires: CLBLL_L_X32Y140/CLBLL_IMUX27 CLBLL_L_X32Y140/CLBLL_LL_B4 CLBLM_R_X33Y140/CLBLM_LOGIC_OUTS6 CLBLM_R_X33Y140/CLBLM_M_CQ INT_L_X32Y140/IMUX_L27 INT_L_X32Y140/WL1END1 INT_R_X33Y140/LOGIC_OUTS6 INT_R_X33Y140/WL1BEG1 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X33Y140/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X32Y140/INT_L.WL1END1->>IMUX_L27 INT_R_X33Y140/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[18] - 
wires: CLBLL_L_X32Y140/CLBLL_IMUX28 CLBLL_L_X32Y140/CLBLL_LL_C4 CLBLM_R_X33Y140/CLBLM_LOGIC_OUTS7 CLBLM_R_X33Y140/CLBLM_M_DQ INT_L_X32Y140/IMUX_L28 INT_L_X32Y140/WL1END2 INT_R_X33Y140/LOGIC_OUTS7 INT_R_X33Y140/WL1BEG2 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X33Y140/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X32Y140/INT_L.WL1END2->>IMUX_L28 INT_R_X33Y140/INT_R.LOGIC_OUTS7->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[19] - 
wires: CLBLL_L_X32Y139/CLBLL_LL_DQ CLBLL_L_X32Y139/CLBLL_LOGIC_OUTS7 CLBLL_L_X32Y140/CLBLL_IMUX38 CLBLL_L_X32Y140/CLBLL_LL_D3 INT_L_X32Y139/LOGIC_OUTS_L7 INT_L_X32Y139/NR1BEG3 INT_L_X32Y140/IMUX_L38 INT_L_X32Y140/NR1END3 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X32Y139/INT_L.LOGIC_OUTS_L7->>NR1BEG3 INT_L_X32Y140/INT_L.NR1END3->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[1] - 
wires: CLBLL_L_X32Y136/CLBLL_IMUX17 CLBLL_L_X32Y136/CLBLL_LL_B3 CLBLM_R_X33Y134/CLBLM_LOGIC_OUTS16 CLBLM_R_X33Y134/CLBLM_L_AMUX INT_L_X32Y136/IMUX_L17 INT_L_X32Y136/NW2END1 INT_R_X33Y134/LOGIC_OUTS16 INT_R_X33Y134/NL1BEG1 INT_R_X33Y135/NL1END1 INT_R_X33Y135/NW2BEG1 INT_R_X33Y136/NW2A1 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X33Y134/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X32Y136/INT_L.NW2END1->>IMUX_L17 INT_R_X33Y134/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X33Y135/INT_R.NL1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[20] - 
wires: CLBLL_L_X32Y141/CLBLL_IMUX7 CLBLL_L_X32Y141/CLBLL_LL_A1 CLBLL_L_X32Y142/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y142/CLBLL_L_CQ INT_L_X32Y141/IMUX_L7 INT_L_X32Y141/SR1END3 INT_L_X32Y142/LOGIC_OUTS_L2 INT_L_X32Y142/SR1BEG3 INT_L_X32Y142/SR1END_N3_3 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X32Y142/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X32Y141/INT_L.SR1END3->>IMUX_L7 INT_L_X32Y142/INT_L.LOGIC_OUTS_L2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[21] - 
wires: CLBLL_L_X32Y141/CLBLL_IMUX18 CLBLL_L_X32Y141/CLBLL_LL_B2 CLBLL_L_X32Y141/CLBLL_LL_BQ CLBLL_L_X32Y141/CLBLL_LOGIC_OUTS5 INT_L_X32Y141/IMUX_L18 INT_L_X32Y141/LOGIC_OUTS_L5 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X32Y141/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X32Y141/INT_L.LOGIC_OUTS_L5->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[22] - 
wires: CLBLL_L_X32Y141/CLBLL_IMUX31 CLBLL_L_X32Y141/CLBLL_LL_C5 CLBLM_R_X33Y141/CLBLM_LOGIC_OUTS7 CLBLM_R_X33Y141/CLBLM_M_DQ INT_L_X32Y141/IMUX_L31 INT_L_X32Y141/WR1END_S1_0 INT_L_X32Y142/WR1END0 INT_R_X33Y141/LOGIC_OUTS7 INT_R_X33Y141/WR1BEG_S0 INT_R_X33Y142/WR1BEG0 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X33Y141/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X32Y141/INT_L.WR1END_S1_0->>IMUX_L31 INT_R_X33Y141/INT_R.LOGIC_OUTS7->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[23] - 
wires: CLBLL_L_X32Y141/CLBLL_IMUX45 CLBLL_L_X32Y141/CLBLL_LL_CQ CLBLL_L_X32Y141/CLBLL_LL_D2 CLBLL_L_X32Y141/CLBLL_LOGIC_OUTS6 INT_L_X32Y141/IMUX_L45 INT_L_X32Y141/LOGIC_OUTS_L6 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X32Y141/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X32Y141/INT_L.LOGIC_OUTS_L6->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[24] - 
wires: CLBLL_L_X32Y142/CLBLL_IMUX4 CLBLL_L_X32Y142/CLBLL_LL_A6 CLBLM_R_X33Y142/CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y142/CLBLM_M_BQ INT_L_X32Y142/IMUX_L4 INT_L_X32Y142/WR1END2 INT_R_X33Y142/LOGIC_OUTS5 INT_R_X33Y142/WR1BEG2 
pips: CLBLL_L_X32Y142/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X33Y142/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X32Y142/INT_L.WR1END2->>IMUX_L4 INT_R_X33Y142/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[25] - 
wires: CLBLL_L_X32Y142/CLBLL_IMUX15 CLBLL_L_X32Y142/CLBLL_LL_B1 CLBLL_L_X32Y142/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y142/CLBLL_L_DQ INT_L_X32Y142/IMUX_L15 INT_L_X32Y142/LOGIC_OUTS_L3 
pips: CLBLL_L_X32Y142/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X32Y142/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X32Y142/INT_L.LOGIC_OUTS_L3->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[26] - 
wires: CLBLL_L_X32Y142/CLBLL_IMUX35 CLBLL_L_X32Y142/CLBLL_LL_C6 CLBLM_R_X33Y142/CLBLM_LOGIC_OUTS6 CLBLM_R_X33Y142/CLBLM_M_CQ INT_L_X32Y142/IMUX_L35 INT_L_X32Y142/WL1END1 INT_R_X33Y142/LOGIC_OUTS6 INT_R_X33Y142/WL1BEG1 
pips: CLBLL_L_X32Y142/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X33Y142/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X32Y142/INT_L.WL1END1->>IMUX_L35 INT_R_X33Y142/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[27] - 
wires: CLBLL_L_X32Y142/CLBLL_IMUX44 CLBLL_L_X32Y142/CLBLL_LL_D4 CLBLM_R_X33Y142/CLBLM_LOGIC_OUTS7 CLBLM_R_X33Y142/CLBLM_M_DQ INT_L_X32Y142/IMUX_L44 INT_L_X32Y142/WL1END2 INT_R_X33Y142/LOGIC_OUTS7 INT_R_X33Y142/WL1BEG2 
pips: CLBLL_L_X32Y142/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X33Y142/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X32Y142/INT_L.WL1END2->>IMUX_L44 INT_R_X33Y142/INT_R.LOGIC_OUTS7->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[28] - 
wires: CLBLL_L_X32Y143/CLBLL_IMUX2 CLBLL_L_X32Y143/CLBLL_LL_A2 CLBLM_R_X33Y143/CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y143/CLBLM_M_BQ INT_L_X32Y143/IMUX_L2 INT_L_X32Y143/WL1END0 INT_R_X33Y143/LOGIC_OUTS5 INT_R_X33Y143/WL1BEG0 
pips: CLBLL_L_X32Y143/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X33Y143/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X32Y143/INT_L.WL1END0->>IMUX_L2 INT_R_X33Y143/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[29] - 
wires: CLBLL_L_X32Y143/CLBLL_IMUX15 CLBLL_L_X32Y143/CLBLL_LL_B1 CLBLL_L_X32Y143/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y143/CLBLL_L_DQ INT_L_X32Y143/IMUX_L15 INT_L_X32Y143/LOGIC_OUTS_L3 
pips: CLBLL_L_X32Y143/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X32Y143/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X32Y143/INT_L.LOGIC_OUTS_L3->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[2] - 
wires: CLBLL_L_X32Y136/CLBLL_IMUX22 CLBLL_L_X32Y136/CLBLL_LL_C3 CLBLM_R_X33Y134/CLBLM_LOGIC_OUTS17 CLBLM_R_X33Y134/CLBLM_L_BMUX INT_L_X32Y136/IMUX_L22 INT_L_X32Y136/NW2END3 INT_R_X33Y134/LOGIC_OUTS17 INT_R_X33Y134/NR1BEG3 INT_R_X33Y135/NR1END3 INT_R_X33Y135/NW2BEG3 INT_R_X33Y136/NW2A3 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X33Y134/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X32Y136/INT_L.NW2END3->>IMUX_L22 INT_R_X33Y134/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X33Y135/INT_R.NR1END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[30] - 
wires: CLBLL_L_X32Y143/CLBLL_IMUX35 CLBLL_L_X32Y143/CLBLL_LL_C6 CLBLM_R_X33Y143/CLBLM_LOGIC_OUTS6 CLBLM_R_X33Y143/CLBLM_M_CQ INT_L_X32Y143/IMUX_L35 INT_L_X32Y143/WL1END1 INT_R_X33Y143/LOGIC_OUTS6 INT_R_X33Y143/WL1BEG1 
pips: CLBLL_L_X32Y143/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X33Y143/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X32Y143/INT_L.WL1END1->>IMUX_L35 INT_R_X33Y143/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[31] - 
wires: CLBLL_L_X32Y143/CLBLL_IMUX43 CLBLL_L_X32Y143/CLBLL_LL_D6 CLBLL_L_X32Y145/CLBLL_EE2A0 CLBLM_L_X30Y143/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y143/CLBLM_L_AQ CLK_FEED_X78Y151/CLK_FEED_EE2A0 INT_INTERFACE_R_X31Y145/INT_INTERFACE_EE2A0 INT_L_X30Y143/LOGIC_OUTS_L0 INT_L_X30Y143/NN2BEG0 INT_L_X30Y144/NN2A0 INT_L_X30Y144/NN2END_S2_0 INT_L_X30Y145/EE2BEG0 INT_L_X30Y145/NN2END0 INT_L_X32Y143/IMUX_L43 INT_L_X32Y143/SR1END1 INT_L_X32Y144/SL1END0 INT_L_X32Y144/SR1BEG1 INT_L_X32Y145/EE2END0 INT_L_X32Y145/SL1BEG0 INT_R_X31Y145/EE2A0 VBRK_X79Y151/VBRK_EE2A0 
pips: CLBLL_L_X32Y143/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X30Y143/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X30Y143/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X30Y145/INT_L.NN2END0->>EE2BEG0 INT_L_X32Y143/INT_L.SR1END1->>IMUX_L43 INT_L_X32Y144/INT_L.SL1END0->>SR1BEG1 INT_L_X32Y145/INT_L.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[3] - 
wires: CLBLL_L_X32Y136/CLBLL_IMUX45 CLBLL_L_X32Y136/CLBLL_LL_CQ CLBLL_L_X32Y136/CLBLL_LL_D2 CLBLL_L_X32Y136/CLBLL_LOGIC_OUTS6 INT_L_X32Y136/IMUX_L45 INT_L_X32Y136/LOGIC_OUTS_L6 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X32Y136/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X32Y136/INT_L.LOGIC_OUTS_L6->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[4] - 
wires: CLBLL_L_X32Y137/CLBLL_IMUX7 CLBLL_L_X32Y137/CLBLL_LL_A1 CLBLM_R_X33Y137/CLBLM_LOGIC_OUTS6 CLBLM_R_X33Y137/CLBLM_M_CQ INT_L_X32Y137/IMUX_L7 INT_L_X32Y137/WR1END3 INT_R_X33Y137/LOGIC_OUTS6 INT_R_X33Y137/WR1BEG3 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X33Y137/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X32Y137/INT_L.WR1END3->>IMUX_L7 INT_R_X33Y137/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[5] - 
wires: CLBLL_L_X32Y137/CLBLL_IMUX15 CLBLL_L_X32Y137/CLBLL_LL_B1 CLBLM_R_X33Y135/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y135/CLBLM_L_AQ INT_L_X32Y137/IMUX_L15 INT_L_X32Y137/NW2END_S0_0 INT_L_X32Y138/NW2END0 INT_R_X33Y135/LOGIC_OUTS0 INT_R_X33Y135/NN2BEG0 INT_R_X33Y136/NN2A0 INT_R_X33Y136/NN2END_S2_0 INT_R_X33Y137/NN2END0 INT_R_X33Y137/NW2BEG0 INT_R_X33Y138/NW2A0 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X33Y135/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X32Y137/INT_L.NW2END_S0_0->>IMUX_L15 INT_R_X33Y135/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X33Y137/INT_R.NN2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[6] - 
wires: CLBLL_L_X32Y137/CLBLL_IMUX32 CLBLL_L_X32Y137/CLBLL_LL_C1 CLBLM_R_X33Y135/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y135/CLBLM_L_BQ INT_L_X32Y136/NW2END_S0_0 INT_L_X32Y137/IMUX_L32 INT_L_X32Y137/NW2END0 INT_R_X33Y135/LOGIC_OUTS1 INT_R_X33Y135/NL1BEG0 INT_R_X33Y135/NL1END_S3_0 INT_R_X33Y136/NL1END0 INT_R_X33Y136/NW2BEG0 INT_R_X33Y137/NW2A0 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_R_X33Y135/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X32Y137/INT_L.NW2END0->>IMUX_L32 INT_R_X33Y135/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X33Y136/INT_R.NL1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[7] - 
wires: CLBLL_L_X32Y137/CLBLL_IMUX45 CLBLL_L_X32Y137/CLBLL_LL_D2 CLBLM_R_X33Y137/CLBLM_LOGIC_OUTS7 CLBLM_R_X33Y137/CLBLM_M_DQ INT_L_X32Y137/IMUX_L45 INT_L_X32Y137/WL1END2 INT_R_X33Y137/LOGIC_OUTS7 INT_R_X33Y137/WL1BEG2 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_R_X33Y137/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X32Y137/INT_L.WL1END2->>IMUX_L45 INT_R_X33Y137/INT_R.LOGIC_OUTS7->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[8] - 
wires: CLBLL_L_X32Y138/CLBLL_IMUX11 CLBLL_L_X32Y138/CLBLL_LL_A4 CLBLM_R_X33Y136/CLBLM_LOGIC_OUTS7 CLBLM_R_X33Y136/CLBLM_M_DQ INT_L_X32Y138/IMUX_L11 INT_L_X32Y138/NW2END2 INT_R_X33Y136/LOGIC_OUTS7 INT_R_X33Y136/NL1BEG2 INT_R_X33Y137/NL1END2 INT_R_X33Y137/NW2BEG2 INT_R_X33Y138/NW2A2 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X33Y136/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X32Y138/INT_L.NW2END2->>IMUX_L11 INT_R_X33Y136/INT_R.LOGIC_OUTS7->>NL1BEG2 INT_R_X33Y137/INT_R.NL1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

k3[9] - 
wires: CLBLL_L_X32Y138/CLBLL_IMUX18 CLBLL_L_X32Y138/CLBLL_LL_B2 CLBLL_L_X32Y138/CLBLL_LL_DQ CLBLL_L_X32Y138/CLBLL_LOGIC_OUTS7 INT_L_X32Y138/FAN_ALT1 INT_L_X32Y138/FAN_BOUNCE1 INT_L_X32Y138/IMUX_L18 INT_L_X32Y138/LOGIC_OUTS_L7 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X32Y138/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X32Y138/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X32Y138/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X32Y138/INT_L.LOGIC_OUTS_L7->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum[0]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[3] - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX39 CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y134/CLBLL_L_D3 CLBLL_L_X32Y134/CLBLL_L_DQ CLBLL_L_X32Y134/CLBLL_WW2A3 CLBLM_L_X30Y134/CLBLM_IMUX39 CLBLM_L_X30Y134/CLBLM_L_D3 CLK_FEED_X78Y140/CLK_FEED_WW2A3 INT_INTERFACE_R_X31Y134/INT_INTERFACE_WW2A3 INT_L_X30Y134/IMUX_L39 INT_L_X30Y134/WW2END3 INT_L_X30Y135/WW2END_N0_3 INT_L_X32Y134/IMUX_L39 INT_L_X32Y134/LOGIC_OUTS_L3 INT_L_X32Y134/WW2BEG3 INT_R_X31Y134/WW2A3 VBRK_X79Y140/VBRK_WW2A3 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X32Y134/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X30Y134/INT_L.WW2END3->>IMUX_L39 INT_L_X32Y134/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X32Y134/INT_L.LOGIC_OUTS_L3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[0]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[0] - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX0 CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y134/CLBLL_L_A3 CLBLL_L_X32Y134/CLBLL_L_AQ CLBLL_L_X32Y134/CLBLL_WW2A0 CLBLM_L_X30Y134/CLBLM_IMUX10 CLBLM_L_X30Y134/CLBLM_L_A4 CLK_FEED_X78Y140/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y134/INT_INTERFACE_WW2A0 INT_L_X30Y134/IMUX_L10 INT_L_X30Y134/WW2END0 INT_L_X32Y134/IMUX_L0 INT_L_X32Y134/LOGIC_OUTS_L0 INT_L_X32Y134/WW2BEG0 INT_R_X31Y134/WW2A0 VBRK_X79Y140/VBRK_WW2A0 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X32Y134/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X30Y134/INT_L.WW2END0->>IMUX_L10 INT_L_X32Y134/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X32Y134/INT_L.LOGIC_OUTS_L0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[12]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[14] - 
wires: CLBLL_L_X32Y137/CLBLL_IMUX20 CLBLL_L_X32Y137/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y137/CLBLL_L_C2 CLBLL_L_X32Y137/CLBLL_L_CQ CLBLL_L_X32Y137/CLBLL_WW2A2 CLBLM_L_X30Y137/CLBLM_IMUX30 CLBLM_L_X30Y137/CLBLM_L_C5 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW2A2_1 INT_INTERFACE_R_X31Y137/INT_INTERFACE_WW2A2 INT_L_X30Y137/IMUX_L30 INT_L_X30Y137/WW2END2 INT_L_X32Y137/IMUX_L20 INT_L_X32Y137/LOGIC_OUTS_L2 INT_L_X32Y137/WW2BEG2 INT_R_X31Y137/WW2A2 VBRK_X79Y143/VBRK_WW2A2 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X32Y137/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X30Y137/INT_L.WW2END2->>IMUX_L30 INT_L_X32Y137/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X32Y137/INT_L.LOGIC_OUTS_L2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[12]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[13] - 
wires: CLBLL_L_X32Y137/CLBLL_IMUX19 CLBLL_L_X32Y137/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y137/CLBLL_L_B2 CLBLL_L_X32Y137/CLBLL_L_BQ CLBLL_L_X32Y137/CLBLL_WW4A1 CLBLL_R_X29Y137/CLBLL_EL1BEG0 CLBLL_R_X29Y137/CLBLL_WW4C1 CLBLM_L_X30Y137/CLBLM_EL1BEG0 CLBLM_L_X30Y137/CLBLM_IMUX16 CLBLM_L_X30Y137/CLBLM_L_B3 CLBLM_L_X30Y137/CLBLM_WW4C1 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW4A1_1 INT_INTERFACE_R_X31Y137/INT_INTERFACE_WW4A1 INT_L_X28Y137/ER1BEG1 INT_L_X28Y137/WW4END1 INT_L_X30Y136/EL1END_S3_0 INT_L_X30Y137/EL1END0 INT_L_X30Y137/IMUX_L16 INT_L_X30Y137/WW4B1 INT_L_X32Y137/IMUX_L19 INT_L_X32Y137/LOGIC_OUTS_L1 INT_L_X32Y137/WW4BEG1 INT_R_X29Y137/EL1BEG0 INT_R_X29Y137/ER1END1 INT_R_X29Y137/WW4C1 INT_R_X31Y137/WW4A1 VBRK_X73Y143/VBRK_EL1BEG0 VBRK_X73Y143/VBRK_WW4C1 VBRK_X79Y143/VBRK_WW4A1 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X32Y137/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X28Y137/INT_L.WW4END1->>ER1BEG1 INT_L_X30Y137/INT_L.EL1END0->>IMUX_L16 INT_L_X32Y137/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X32Y137/INT_L.LOGIC_OUTS_L1->>WW4BEG1 INT_R_X29Y137/INT_R.ER1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[12]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[12] - 
wires: CLBLL_L_X32Y137/CLBLL_IMUX0 CLBLL_L_X32Y137/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y137/CLBLL_L_A3 CLBLL_L_X32Y137/CLBLL_L_AQ CLBLL_L_X32Y137/CLBLL_WW2A0 CLBLM_L_X30Y137/CLBLM_IMUX10 CLBLM_L_X30Y137/CLBLM_L_A4 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW2A0_1 INT_INTERFACE_R_X31Y137/INT_INTERFACE_WW2A0 INT_L_X30Y137/IMUX_L10 INT_L_X30Y137/WW2END0 INT_L_X32Y137/IMUX_L0 INT_L_X32Y137/LOGIC_OUTS_L0 INT_L_X32Y137/WW2BEG0 INT_R_X31Y137/WW2A0 VBRK_X79Y143/VBRK_WW2A0 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X32Y137/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X30Y137/INT_L.WW2END0->>IMUX_L10 INT_L_X32Y137/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X32Y137/INT_L.LOGIC_OUTS_L0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[16]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[18] - 
wires: CLBLL_L_X32Y138/CLBLL_IMUX20 CLBLL_L_X32Y138/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y138/CLBLL_L_C2 CLBLL_L_X32Y138/CLBLL_L_CQ CLBLL_L_X32Y138/CLBLL_WW2A2 CLBLM_L_X30Y138/CLBLM_IMUX30 CLBLM_L_X30Y138/CLBLM_L_C5 CLK_FEED_X78Y144/CLK_FEED_WW2A2 INT_INTERFACE_R_X31Y138/INT_INTERFACE_WW2A2 INT_L_X30Y138/IMUX_L30 INT_L_X30Y138/WW2END2 INT_L_X32Y138/IMUX_L20 INT_L_X32Y138/LOGIC_OUTS_L2 INT_L_X32Y138/WW2BEG2 INT_R_X31Y138/WW2A2 VBRK_X79Y144/VBRK_WW2A2 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X32Y138/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X30Y138/INT_L.WW2END2->>IMUX_L30 INT_L_X32Y138/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X32Y138/INT_L.LOGIC_OUTS_L2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[16]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[17] - 
wires: CLBLL_L_X32Y138/CLBLL_IMUX19 CLBLL_L_X32Y138/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y138/CLBLL_L_B2 CLBLL_L_X32Y138/CLBLL_L_BQ CLBLL_L_X32Y138/CLBLL_WW2A1 CLBLM_L_X30Y138/CLBLM_IMUX19 CLBLM_L_X30Y138/CLBLM_L_B2 CLK_FEED_X78Y144/CLK_FEED_WW2A1 INT_INTERFACE_R_X31Y138/INT_INTERFACE_WW2A1 INT_L_X30Y138/IMUX_L19 INT_L_X30Y138/WW2END1 INT_L_X32Y138/IMUX_L19 INT_L_X32Y138/LOGIC_OUTS_L1 INT_L_X32Y138/WW2BEG1 INT_R_X31Y138/WW2A1 VBRK_X79Y144/VBRK_WW2A1 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X32Y138/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X30Y138/INT_L.WW2END1->>IMUX_L19 INT_L_X32Y138/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X32Y138/INT_L.LOGIC_OUTS_L1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[16]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[16] - 
wires: CLBLL_L_X32Y138/CLBLL_IMUX0 CLBLL_L_X32Y138/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y138/CLBLL_L_A3 CLBLL_L_X32Y138/CLBLL_L_AQ CLBLL_L_X32Y138/CLBLL_WW2A0 CLBLM_L_X30Y138/CLBLM_IMUX10 CLBLM_L_X30Y138/CLBLM_L_A4 CLK_FEED_X78Y144/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y138/INT_INTERFACE_WW2A0 INT_L_X30Y138/IMUX_L10 INT_L_X30Y138/WW2END0 INT_L_X32Y138/IMUX_L0 INT_L_X32Y138/LOGIC_OUTS_L0 INT_L_X32Y138/WW2BEG0 INT_R_X31Y138/WW2A0 VBRK_X79Y144/VBRK_WW2A0 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X32Y138/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X30Y138/INT_L.WW2END0->>IMUX_L10 INT_L_X32Y138/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X32Y138/INT_L.LOGIC_OUTS_L0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[20]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[21] - 
wires: CLBLL_L_X32Y139/CLBLL_IMUX19 CLBLL_L_X32Y139/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y139/CLBLL_L_B2 CLBLL_L_X32Y139/CLBLL_L_BQ CLBLL_L_X32Y139/CLBLL_WW2A1 CLBLM_L_X30Y139/CLBLM_IMUX19 CLBLM_L_X30Y139/CLBLM_L_B2 CLK_FEED_X78Y145/CLK_FEED_WW2A1 INT_INTERFACE_R_X31Y139/INT_INTERFACE_WW2A1 INT_L_X30Y139/IMUX_L19 INT_L_X30Y139/WW2END1 INT_L_X32Y139/IMUX_L19 INT_L_X32Y139/LOGIC_OUTS_L1 INT_L_X32Y139/WW2BEG1 INT_R_X31Y139/WW2A1 VBRK_X79Y145/VBRK_WW2A1 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X32Y139/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X30Y139/INT_L.WW2END1->>IMUX_L19 INT_L_X32Y139/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X32Y139/INT_L.LOGIC_OUTS_L1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[20]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[20] - 
wires: CLBLL_L_X32Y139/CLBLL_IMUX0 CLBLL_L_X32Y139/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y139/CLBLL_L_A3 CLBLL_L_X32Y139/CLBLL_L_AQ CLBLL_L_X32Y139/CLBLL_WW2A0 CLBLM_L_X30Y139/CLBLM_IMUX10 CLBLM_L_X30Y139/CLBLM_L_A4 CLK_FEED_X78Y145/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y139/INT_INTERFACE_WW2A0 INT_L_X30Y139/IMUX_L10 INT_L_X30Y139/WW2END0 INT_L_X32Y139/IMUX_L0 INT_L_X32Y139/LOGIC_OUTS_L0 INT_L_X32Y139/WW2BEG0 INT_R_X31Y139/WW2A0 VBRK_X79Y145/VBRK_WW2A0 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X32Y139/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X30Y139/INT_L.WW2END0->>IMUX_L10 INT_L_X32Y139/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X32Y139/INT_L.LOGIC_OUTS_L0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[24]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[27] - 
wires: CLBLL_L_X32Y140/CLBLL_IMUX39 CLBLL_L_X32Y140/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y140/CLBLL_L_D3 CLBLL_L_X32Y140/CLBLL_L_DQ CLBLL_L_X32Y140/CLBLL_WW2A3 CLBLM_L_X30Y140/CLBLM_IMUX39 CLBLM_L_X30Y140/CLBLM_L_D3 CLK_FEED_X78Y146/CLK_FEED_WW2A3 INT_INTERFACE_R_X31Y140/INT_INTERFACE_WW2A3 INT_L_X30Y140/IMUX_L39 INT_L_X30Y140/WW2END3 INT_L_X30Y141/WW2END_N0_3 INT_L_X32Y140/IMUX_L39 INT_L_X32Y140/LOGIC_OUTS_L3 INT_L_X32Y140/WW2BEG3 INT_R_X31Y140/WW2A3 VBRK_X79Y146/VBRK_WW2A3 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X32Y140/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X30Y140/INT_L.WW2END3->>IMUX_L39 INT_L_X32Y140/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X32Y140/INT_L.LOGIC_OUTS_L3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[24]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[26] - 
wires: CLBLL_L_X32Y140/CLBLL_IMUX20 CLBLL_L_X32Y140/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y140/CLBLL_L_C2 CLBLL_L_X32Y140/CLBLL_L_CQ CLBLL_L_X32Y140/CLBLL_WW2A2 CLBLM_L_X30Y140/CLBLM_IMUX30 CLBLM_L_X30Y140/CLBLM_L_C5 CLK_FEED_X78Y146/CLK_FEED_WW2A2 INT_INTERFACE_R_X31Y140/INT_INTERFACE_WW2A2 INT_L_X30Y140/IMUX_L30 INT_L_X30Y140/WW2END2 INT_L_X32Y140/IMUX_L20 INT_L_X32Y140/LOGIC_OUTS_L2 INT_L_X32Y140/WW2BEG2 INT_R_X31Y140/WW2A2 VBRK_X79Y146/VBRK_WW2A2 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X32Y140/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X30Y140/INT_L.WW2END2->>IMUX_L30 INT_L_X32Y140/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X32Y140/INT_L.LOGIC_OUTS_L2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[24]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[25] - 
wires: CLBLL_L_X32Y140/CLBLL_IMUX19 CLBLL_L_X32Y140/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y140/CLBLL_L_B2 CLBLL_L_X32Y140/CLBLL_L_BQ CLBLL_L_X32Y140/CLBLL_WW2A1 CLBLM_L_X30Y140/CLBLM_IMUX19 CLBLM_L_X30Y140/CLBLM_L_B2 CLK_FEED_X78Y146/CLK_FEED_WW2A1 INT_INTERFACE_R_X31Y140/INT_INTERFACE_WW2A1 INT_L_X30Y140/IMUX_L19 INT_L_X30Y140/WW2END1 INT_L_X32Y140/IMUX_L19 INT_L_X32Y140/LOGIC_OUTS_L1 INT_L_X32Y140/WW2BEG1 INT_R_X31Y140/WW2A1 VBRK_X79Y146/VBRK_WW2A1 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X32Y140/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X30Y140/INT_L.WW2END1->>IMUX_L19 INT_L_X32Y140/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X32Y140/INT_L.LOGIC_OUTS_L1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[28]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[31] - 
wires: CLBLL_L_X32Y140/CLBLL_NW4A0 CLBLL_L_X32Y141/CLBLL_IMUX39 CLBLL_L_X32Y141/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y141/CLBLL_L_D3 CLBLL_L_X32Y141/CLBLL_L_DQ CLBLL_R_X29Y141/CLBLL_SE2A3 CLBLL_R_X29Y142/CLBLL_SW2A3 CLBLM_L_X30Y141/CLBLM_IMUX39 CLBLM_L_X30Y141/CLBLM_L_D3 CLBLM_L_X30Y141/CLBLM_SE2A3 CLBLM_L_X30Y142/CLBLM_SW2A3 CLK_FEED_X78Y146/CLK_FEED_NW4A0 INT_INTERFACE_R_X31Y140/INT_INTERFACE_NW4A0 INT_L_X30Y141/IMUX_L39 INT_L_X30Y141/SE2END3 INT_L_X30Y142/SW2A3 INT_L_X30Y143/NW6END_S0_0 INT_L_X30Y143/SW2BEG3 INT_L_X30Y144/NW6END0 INT_L_X32Y139/SS2END3 INT_L_X32Y140/NW6BEG0 INT_L_X32Y140/SS2A3 INT_L_X32Y140/SS2END_N0_3 INT_L_X32Y141/IMUX_L39 INT_L_X32Y141/LOGIC_OUTS_L3 INT_L_X32Y141/SS2BEG3 INT_R_X29Y141/SE2A3 INT_R_X29Y142/SE2BEG3 INT_R_X29Y142/SW2END3 INT_R_X29Y143/SW2END_N0_3 INT_R_X31Y140/NW6A0 INT_R_X31Y141/NW6B0 INT_R_X31Y142/NW6C0 INT_R_X31Y143/NW6D0 INT_R_X31Y144/NW6E0 VBRK_X73Y147/VBRK_SE2A3 VBRK_X73Y148/VBRK_SW2A3 VBRK_X79Y146/VBRK_NW4A0 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X32Y141/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X30Y141/INT_L.SE2END3->>IMUX_L39 INT_L_X30Y143/INT_L.NW6END_S0_0->>SW2BEG3 INT_L_X32Y140/INT_L.SS2END_N0_3->>NW6BEG0 INT_L_X32Y141/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X32Y141/INT_L.LOGIC_OUTS_L3->>SS2BEG3 INT_R_X29Y142/INT_R.SW2END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[28]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[28] - 
wires: CLBLL_L_X32Y135/CLBLL_NW4A1 CLBLL_L_X32Y141/CLBLL_IMUX0 CLBLL_L_X32Y141/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y141/CLBLL_L_A3 CLBLL_L_X32Y141/CLBLL_L_AQ CLBLM_L_X30Y141/CLBLM_IMUX3 CLBLM_L_X30Y141/CLBLM_L_A2 CLK_FEED_X78Y141/CLK_FEED_NW4A1 INT_INTERFACE_R_X31Y135/INT_INTERFACE_NW4A1 INT_L_X30Y139/NN2BEG1 INT_L_X30Y139/NW6END1 INT_L_X30Y140/NN2A1 INT_L_X30Y141/IMUX_L3 INT_L_X30Y141/NN2END1 INT_L_X32Y135/NW6BEG1 INT_L_X32Y135/SS6END0 INT_L_X32Y136/SS6E0 INT_L_X32Y137/SS6D0 INT_L_X32Y138/SS6C0 INT_L_X32Y139/SS6B0 INT_L_X32Y140/SS6A0 INT_L_X32Y141/IMUX_L0 INT_L_X32Y141/LOGIC_OUTS_L0 INT_L_X32Y141/SS6BEG0 INT_R_X31Y135/NW6A1 INT_R_X31Y136/NW6B1 INT_R_X31Y137/NW6C1 INT_R_X31Y138/NW6D1 INT_R_X31Y139/NW6E1 VBRK_X79Y141/VBRK_NW4A1 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X32Y141/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X30Y139/INT_L.NW6END1->>NN2BEG1 INT_L_X30Y141/INT_L.NN2END1->>IMUX_L3 INT_L_X32Y135/INT_L.SS6END0->>NW6BEG1 INT_L_X32Y141/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X32Y141/INT_L.LOGIC_OUTS_L0->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[4]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[7] - 
wires: CLBLL_L_X32Y135/CLBLL_IMUX39 CLBLL_L_X32Y135/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y135/CLBLL_L_D3 CLBLL_L_X32Y135/CLBLL_L_DQ CLBLL_L_X32Y135/CLBLL_WW2A3 CLBLM_L_X30Y135/CLBLM_IMUX39 CLBLM_L_X30Y135/CLBLM_L_D3 CLK_FEED_X78Y141/CLK_FEED_WW2A3 INT_INTERFACE_R_X31Y135/INT_INTERFACE_WW2A3 INT_L_X30Y135/IMUX_L39 INT_L_X30Y135/WW2END3 INT_L_X30Y136/WW2END_N0_3 INT_L_X32Y135/IMUX_L39 INT_L_X32Y135/LOGIC_OUTS_L3 INT_L_X32Y135/WW2BEG3 INT_R_X31Y135/WW2A3 VBRK_X79Y141/VBRK_WW2A3 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X32Y135/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X30Y135/INT_L.WW2END3->>IMUX_L39 INT_L_X32Y135/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X32Y135/INT_L.LOGIC_OUTS_L3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[4]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[5] - 
wires: CLBLL_L_X32Y135/CLBLL_IMUX19 CLBLL_L_X32Y135/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y135/CLBLL_L_B2 CLBLL_L_X32Y135/CLBLL_L_BQ CLBLL_L_X32Y135/CLBLL_WW2A1 CLBLM_L_X30Y135/CLBLM_IMUX19 CLBLM_L_X30Y135/CLBLM_L_B2 CLK_FEED_X78Y141/CLK_FEED_WW2A1 INT_INTERFACE_R_X31Y135/INT_INTERFACE_WW2A1 INT_L_X30Y135/IMUX_L19 INT_L_X30Y135/WW2END1 INT_L_X32Y135/IMUX_L19 INT_L_X32Y135/LOGIC_OUTS_L1 INT_L_X32Y135/WW2BEG1 INT_R_X31Y135/WW2A1 VBRK_X79Y141/VBRK_WW2A1 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X32Y135/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X30Y135/INT_L.WW2END1->>IMUX_L19 INT_L_X32Y135/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X32Y135/INT_L.LOGIC_OUTS_L1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[4]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[4] - 
wires: CLBLL_L_X32Y135/CLBLL_IMUX0 CLBLL_L_X32Y135/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y135/CLBLL_L_A3 CLBLL_L_X32Y135/CLBLL_L_AQ CLBLL_L_X32Y135/CLBLL_WW2A0 CLBLM_L_X30Y135/CLBLM_IMUX10 CLBLM_L_X30Y135/CLBLM_L_A4 CLK_FEED_X78Y141/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y135/INT_INTERFACE_WW2A0 INT_L_X30Y135/IMUX_L10 INT_L_X30Y135/WW2END0 INT_L_X32Y135/IMUX_L0 INT_L_X32Y135/LOGIC_OUTS_L0 INT_L_X32Y135/WW2BEG0 INT_R_X31Y135/WW2A0 VBRK_X79Y141/VBRK_WW2A0 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X32Y135/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X30Y135/INT_L.WW2END0->>IMUX_L10 INT_L_X32Y135/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X32Y135/INT_L.LOGIC_OUTS_L0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[8]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[11] - 
wires: CLBLL_L_X32Y136/CLBLL_IMUX39 CLBLL_L_X32Y136/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y136/CLBLL_L_D3 CLBLL_L_X32Y136/CLBLL_L_DQ CLBLL_L_X32Y136/CLBLL_WW2A3 CLBLM_L_X30Y136/CLBLM_IMUX39 CLBLM_L_X30Y136/CLBLM_L_D3 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW2A3_0 INT_INTERFACE_R_X31Y136/INT_INTERFACE_WW2A3 INT_L_X30Y136/IMUX_L39 INT_L_X30Y136/WW2END3 INT_L_X30Y137/WW2END_N0_3 INT_L_X32Y136/IMUX_L39 INT_L_X32Y136/LOGIC_OUTS_L3 INT_L_X32Y136/WW2BEG3 INT_R_X31Y136/WW2A3 VBRK_X79Y142/VBRK_WW2A3 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X32Y136/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X30Y136/INT_L.WW2END3->>IMUX_L39 INT_L_X32Y136/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X32Y136/INT_L.LOGIC_OUTS_L3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum[8]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[8] - 
wires: CLBLL_L_X32Y136/CLBLL_IMUX0 CLBLL_L_X32Y136/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y136/CLBLL_L_A3 CLBLL_L_X32Y136/CLBLL_L_AQ CLBLL_L_X32Y136/CLBLL_WW2A0 CLBLM_L_X30Y136/CLBLM_IMUX10 CLBLM_L_X30Y136/CLBLM_L_A4 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW2A0_0 INT_INTERFACE_R_X31Y136/INT_INTERFACE_WW2A0 INT_L_X30Y136/IMUX_L10 INT_L_X30Y136/WW2END0 INT_L_X32Y136/IMUX_L0 INT_L_X32Y136/LOGIC_OUTS_L0 INT_L_X32Y136/WW2BEG0 INT_R_X31Y136/WW2A0 VBRK_X79Y142/VBRK_WW2A0 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X32Y136/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X30Y136/INT_L.WW2END0->>IMUX_L10 INT_L_X32Y136/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X32Y136/INT_L.LOGIC_OUTS_L0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg[0]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[0]_i_1_n_0 - 
wires: CLBLL_L_X32Y134/CLBLL_L_COUT CLBLL_L_X32Y134/CLBLL_L_COUT_N CLBLL_L_X32Y135/CLBLL_L_CIN 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[0]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[0]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[0]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 84, 

sum_reg[2] - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX34 CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y134/CLBLL_L_C6 CLBLL_L_X32Y134/CLBLL_L_CQ CLBLL_L_X32Y134/CLBLL_WW2A2 CLBLM_L_X30Y134/CLBLM_IMUX30 CLBLM_L_X30Y134/CLBLM_L_C5 CLK_FEED_X78Y140/CLK_FEED_WW2A2 INT_INTERFACE_R_X31Y134/INT_INTERFACE_WW2A2 INT_L_X30Y134/IMUX_L30 INT_L_X30Y134/WW2END2 INT_L_X32Y134/IMUX_L34 INT_L_X32Y134/LOGIC_OUTS_L2 INT_L_X32Y134/NE2BEG2 INT_L_X32Y134/WL1END1 INT_L_X32Y134/WW2BEG2 INT_L_X32Y135/NE2A2 INT_R_X31Y134/WW2A2 INT_R_X33Y134/SL1END2 INT_R_X33Y134/WL1BEG1 INT_R_X33Y135/NE2END2 INT_R_X33Y135/SL1BEG2 VBRK_X79Y140/VBRK_WW2A2 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X32Y134/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X30Y134/INT_L.WW2END2->>IMUX_L30 INT_L_X32Y134/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_L_X32Y134/INT_L.LOGIC_OUTS_L2->>WW2BEG2 INT_L_X32Y134/INT_L.WL1END1->>IMUX_L34 INT_R_X33Y134/INT_R.SL1END2->>WL1BEG1 INT_R_X33Y135/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg[1] - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX13 CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y134/CLBLL_L_B6 CLBLL_L_X32Y134/CLBLL_L_BQ CLBLL_L_X32Y134/CLBLL_WW2A1 CLBLM_L_X30Y134/CLBLM_IMUX19 CLBLM_L_X30Y134/CLBLM_L_B2 CLK_FEED_X78Y140/CLK_FEED_WW2A1 INT_INTERFACE_R_X31Y134/INT_INTERFACE_WW2A1 INT_L_X30Y134/IMUX_L19 INT_L_X30Y134/WW2END1 INT_L_X32Y134/FAN_ALT3 INT_L_X32Y134/FAN_BOUNCE3 INT_L_X32Y134/IMUX_L13 INT_L_X32Y134/LOGIC_OUTS_L1 INT_L_X32Y134/NL1BEG0 INT_L_X32Y134/NL1END_S3_0 INT_L_X32Y134/WW2BEG1 INT_L_X32Y135/NL1END0 INT_R_X31Y134/WW2A1 VBRK_X79Y140/VBRK_WW2A1 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X32Y134/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X30Y134/INT_L.WW2END1->>IMUX_L19 INT_L_X32Y134/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X32Y134/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X32Y134/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X32Y134/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X32Y134/INT_L.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg[10] - 
wires: CLBLL_L_X32Y136/CLBLL_IMUX34 CLBLL_L_X32Y136/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y136/CLBLL_L_C6 CLBLL_L_X32Y136/CLBLL_L_CQ CLBLL_L_X32Y136/CLBLL_WW2A2 CLBLM_L_X30Y136/CLBLM_IMUX30 CLBLM_L_X30Y136/CLBLM_L_C5 CLBLM_L_X34Y136/CLBLM_EE4A2 CLBLM_L_X34Y136/CLBLM_WW2END2 CLBLM_L_X36Y136/CLBLM_EE4C2 CLBLM_L_X36Y136/CLBLM_WR1END3 CLBLM_R_X33Y136/CLBLM_EE4A2 CLBLM_R_X33Y136/CLBLM_WW2END2 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW2A2_0 DSP_R_X35Y135/DSP_EE4C2_1 DSP_R_X35Y135/DSP_WR1END3_1 INT_INTERFACE_R_X31Y136/INT_INTERFACE_WW2A2 INT_INTERFACE_R_X35Y136/INT_INTERFACE_EE4C2 INT_INTERFACE_R_X35Y136/INT_INTERFACE_WR1END3 INT_L_X30Y136/IMUX_L30 INT_L_X30Y136/WW2END2 INT_L_X32Y136/EE4BEG2 INT_L_X32Y136/IMUX_L34 INT_L_X32Y136/LOGIC_OUTS_L2 INT_L_X32Y136/WL1END1 INT_L_X32Y136/WW2BEG2 INT_L_X34Y136/EE4B2 INT_L_X34Y136/WW2A2 INT_L_X36Y136/EE4END2 INT_L_X36Y136/WR1BEG3 INT_R_X31Y136/WW2A2 INT_R_X33Y136/EE4A2 INT_R_X33Y136/WL1BEG1 INT_R_X33Y136/WW2END2 INT_R_X35Y136/EE4C2 INT_R_X35Y136/WR1END3 INT_R_X35Y136/WW2BEG2 VBRK_X79Y142/VBRK_WW2A2 VBRK_X89Y142/VBRK_EE4C2 VBRK_X89Y142/VBRK_WR1END3 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X32Y136/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X30Y136/INT_L.WW2END2->>IMUX_L30 INT_L_X32Y136/INT_L.LOGIC_OUTS_L2->>EE4BEG2 INT_L_X32Y136/INT_L.LOGIC_OUTS_L2->>WW2BEG2 INT_L_X32Y136/INT_L.WL1END1->>IMUX_L34 INT_L_X36Y136/INT_L.EE4END2->>WR1BEG3 INT_R_X33Y136/INT_R.WW2END2->>WL1BEG1 INT_R_X35Y136/INT_R.WR1END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg[8]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[8]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[12]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[12]_i_1_n_0 - 
wires: CLBLL_L_X32Y137/CLBLL_L_COUT CLBLL_L_X32Y137/CLBLL_L_COUT_N CLBLL_L_X32Y138/CLBLL_L_CIN 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[12]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[12]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[12]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[8]_i_1_n_0 - 
wires: CLBLL_L_X32Y136/CLBLL_L_COUT CLBLL_L_X32Y136/CLBLL_L_COUT_N CLBLL_L_X32Y137/CLBLL_L_CIN 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[15] - 
wires: CLBLL_L_X32Y137/CLBLL_IMUX42 CLBLL_L_X32Y137/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y137/CLBLL_L_D6 CLBLL_L_X32Y137/CLBLL_L_DQ CLBLL_L_X32Y137/CLBLL_WW2A3 CLBLM_L_X30Y137/CLBLM_IMUX39 CLBLM_L_X30Y137/CLBLM_L_D3 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW2A3_1 INT_INTERFACE_R_X31Y137/INT_INTERFACE_WW2A3 INT_L_X30Y137/IMUX_L39 INT_L_X30Y137/WW2END3 INT_L_X30Y138/WW2END_N0_3 INT_L_X32Y137/IMUX_L42 INT_L_X32Y137/LOGIC_OUTS_L3 INT_L_X32Y137/SR1BEG_S0 INT_L_X32Y137/WW2BEG3 INT_R_X31Y137/WW2A3 VBRK_X79Y143/VBRK_WW2A3 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X32Y137/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X30Y137/INT_L.WW2END3->>IMUX_L39 INT_L_X32Y137/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X32Y137/INT_L.LOGIC_OUTS_L3->>WW2BEG3 INT_L_X32Y137/INT_L.SR1BEG_S0->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg[16]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[16]_i_1_n_0 - 
wires: CLBLL_L_X32Y138/CLBLL_L_COUT CLBLL_L_X32Y138/CLBLL_L_COUT_N CLBLL_L_X32Y139/CLBLL_L_CIN 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[16]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[16]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[16]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[19] - 
wires: CLBLL_L_X32Y138/CLBLL_IMUX42 CLBLL_L_X32Y138/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y138/CLBLL_L_D6 CLBLL_L_X32Y138/CLBLL_L_DQ CLBLL_L_X32Y138/CLBLL_WW2A3 CLBLM_L_X30Y138/CLBLM_IMUX39 CLBLM_L_X30Y138/CLBLM_L_D3 CLK_FEED_X78Y144/CLK_FEED_WW2A3 INT_INTERFACE_R_X31Y138/INT_INTERFACE_WW2A3 INT_L_X30Y138/IMUX_L39 INT_L_X30Y138/WW2END3 INT_L_X30Y139/WW2END_N0_3 INT_L_X32Y138/IMUX_L42 INT_L_X32Y138/LOGIC_OUTS_L3 INT_L_X32Y138/SR1BEG_S0 INT_L_X32Y138/WW2BEG3 INT_R_X31Y138/WW2A3 VBRK_X79Y144/VBRK_WW2A3 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X32Y138/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X30Y138/INT_L.WW2END3->>IMUX_L39 INT_L_X32Y138/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X32Y138/INT_L.LOGIC_OUTS_L3->>WW2BEG3 INT_L_X32Y138/INT_L.SR1BEG_S0->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg[20]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[20]_i_1_n_0 - 
wires: CLBLL_L_X32Y139/CLBLL_L_COUT CLBLL_L_X32Y139/CLBLL_L_COUT_N CLBLL_L_X32Y140/CLBLL_L_CIN 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[20]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[20]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[20]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[23] - 
wires: CLBLL_L_X32Y139/CLBLL_IMUX42 CLBLL_L_X32Y139/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y139/CLBLL_L_D6 CLBLL_L_X32Y139/CLBLL_L_DQ CLBLL_L_X32Y139/CLBLL_WW2A3 CLBLM_L_X30Y139/CLBLM_IMUX39 CLBLM_L_X30Y139/CLBLM_L_D3 CLK_FEED_X78Y145/CLK_FEED_WW2A3 INT_INTERFACE_R_X31Y139/INT_INTERFACE_WW2A3 INT_L_X30Y139/IMUX_L39 INT_L_X30Y139/WW2END3 INT_L_X30Y140/WW2END_N0_3 INT_L_X32Y139/IMUX_L42 INT_L_X32Y139/LOGIC_OUTS_L3 INT_L_X32Y139/SR1BEG_S0 INT_L_X32Y139/WW2BEG3 INT_R_X31Y139/WW2A3 VBRK_X79Y145/VBRK_WW2A3 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X32Y139/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X30Y139/INT_L.WW2END3->>IMUX_L39 INT_L_X32Y139/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X32Y139/INT_L.LOGIC_OUTS_L3->>WW2BEG3 INT_L_X32Y139/INT_L.SR1BEG_S0->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg[22] - 
wires: CLBLL_L_X32Y139/CLBLL_IMUX34 CLBLL_L_X32Y139/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y139/CLBLL_L_C6 CLBLL_L_X32Y139/CLBLL_L_CQ CLBLL_L_X32Y139/CLBLL_WW2A2 CLBLM_L_X30Y139/CLBLM_IMUX30 CLBLM_L_X30Y139/CLBLM_L_C5 CLBLM_L_X34Y139/CLBLM_WW2A0 CLBLM_L_X34Y140/CLBLM_ER1BEG0 CLBLM_R_X33Y139/CLBLM_WW2A0 CLBLM_R_X33Y140/CLBLM_ER1BEG0 CLK_FEED_X78Y145/CLK_FEED_WW2A2 INT_INTERFACE_R_X31Y139/INT_INTERFACE_WW2A2 INT_L_X30Y139/IMUX_L30 INT_L_X30Y139/WW2END2 INT_L_X32Y139/ER1BEG3 INT_L_X32Y139/IMUX_L34 INT_L_X32Y139/LOGIC_OUTS_L2 INT_L_X32Y139/WW2BEG2 INT_L_X32Y139/WW2END0 INT_L_X34Y139/SL1END0 INT_L_X34Y139/WW2BEG0 INT_L_X34Y140/ER1END0 INT_L_X34Y140/SL1BEG0 INT_R_X31Y139/WW2A2 INT_R_X33Y139/ER1BEG_S0 INT_R_X33Y139/ER1END3 INT_R_X33Y139/WW2A0 INT_R_X33Y140/ER1BEG0 INT_R_X33Y140/ER1END_N3_3 VBRK_X79Y145/VBRK_WW2A2 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X32Y139/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X30Y139/INT_L.WW2END2->>IMUX_L30 INT_L_X32Y139/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_L_X32Y139/INT_L.LOGIC_OUTS_L2->>WW2BEG2 INT_L_X32Y139/INT_L.WW2END0->>IMUX_L34 INT_L_X34Y139/INT_L.SL1END0->>WW2BEG0 INT_L_X34Y140/INT_L.ER1END0->>SL1BEG0 INT_R_X33Y139/INT_R.ER1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg[24] - 
wires: CLBLL_L_X32Y140/CLBLL_IMUX5 CLBLL_L_X32Y140/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y140/CLBLL_L_A6 CLBLL_L_X32Y140/CLBLL_L_AQ CLBLL_L_X32Y140/CLBLL_WW2A0 CLBLM_L_X30Y140/CLBLM_IMUX10 CLBLM_L_X30Y140/CLBLM_L_A4 CLK_FEED_X78Y146/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y140/INT_INTERFACE_WW2A0 INT_L_X30Y140/IMUX_L10 INT_L_X30Y140/WW2END0 INT_L_X32Y140/IMUX_L5 INT_L_X32Y140/LOGIC_OUTS_L0 INT_L_X32Y140/NL1BEG_N3 INT_L_X32Y140/WW2BEG0 INT_R_X31Y140/WW2A0 VBRK_X79Y146/VBRK_WW2A0 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X32Y140/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X30Y140/INT_L.WW2END0->>IMUX_L10 INT_L_X32Y140/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X32Y140/INT_L.LOGIC_OUTS_L0->>WW2BEG0 INT_L_X32Y140/INT_L.NL1BEG_N3->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg[24]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[24]_i_1_n_0 - 
wires: CLBLL_L_X32Y140/CLBLL_L_COUT CLBLL_L_X32Y140/CLBLL_L_COUT_N CLBLL_L_X32Y141/CLBLL_L_CIN 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[24]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[24]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[24]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[28]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[28]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[28]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[28]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[30] - 
wires: CLBLL_L_X32Y141/CLBLL_IMUX34 CLBLL_L_X32Y141/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y141/CLBLL_L_C6 CLBLL_L_X32Y141/CLBLL_L_CQ CLBLL_L_X32Y141/CLBLL_WW2A3 CLBLM_L_X30Y141/CLBLM_IMUX23 CLBLM_L_X30Y141/CLBLM_L_C3 CLBLM_L_X34Y142/CLBLM_NE2A3 CLBLM_L_X34Y143/CLBLM_WR1END0 CLBLM_R_X33Y142/CLBLM_NE2A3 CLBLM_R_X33Y143/CLBLM_WR1END0 CLK_FEED_X78Y147/CLK_FEED_WW2A3 INT_INTERFACE_R_X31Y141/INT_INTERFACE_WW2A3 INT_L_X30Y141/IMUX_L23 INT_L_X30Y141/WW2END3 INT_L_X30Y142/WW2END_N0_3 INT_L_X32Y141/ER1BEG3 INT_L_X32Y141/IMUX_L34 INT_L_X32Y141/LOGIC_OUTS_L2 INT_L_X32Y141/SR1BEG_S0 INT_L_X32Y141/SW2END3 INT_L_X32Y141/WW2BEG3 INT_L_X32Y142/SW2END_N0_3 INT_L_X34Y142/NE2END3 INT_L_X34Y142/WR1BEG_S0 INT_L_X34Y143/WR1BEG0 INT_R_X31Y141/WW2A3 INT_R_X33Y141/ER1END3 INT_R_X33Y141/NE2BEG3 INT_R_X33Y141/SW2A3 INT_R_X33Y142/ER1END_N3_3 INT_R_X33Y142/NE2A3 INT_R_X33Y142/SW2BEG3 INT_R_X33Y142/WR1END_S1_0 INT_R_X33Y143/WR1END0 VBRK_X79Y147/VBRK_WW2A3 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X32Y141/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X30Y141/INT_L.WW2END3->>IMUX_L23 INT_L_X32Y141/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_L_X32Y141/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X32Y141/INT_L.SW2END3->>SR1BEG_S0 INT_L_X32Y141/INT_L.SW2END3->>WW2BEG3 INT_L_X34Y142/INT_L.NE2END3->>WR1BEG_S0 INT_R_X33Y141/INT_R.ER1END3->>NE2BEG3 INT_R_X33Y142/INT_R.WR1END_S1_0->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg[29] - 
wires: CLBLL_L_X32Y141/CLBLL_IMUX13 CLBLL_L_X32Y141/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y141/CLBLL_L_B6 CLBLL_L_X32Y141/CLBLL_L_BQ CLBLL_L_X32Y141/CLBLL_WW2A2 CLBLM_L_X30Y141/CLBLM_IMUX14 CLBLM_L_X30Y141/CLBLM_L_B1 CLK_FEED_X78Y147/CLK_FEED_WW2A2 INT_INTERFACE_R_X31Y141/INT_INTERFACE_WW2A2 INT_L_X30Y141/IMUX_L14 INT_L_X30Y141/WW2END2 INT_L_X32Y141/IMUX_L13 INT_L_X32Y141/LOGIC_OUTS_L1 INT_L_X32Y141/NN2BEG1 INT_L_X32Y141/SR1END2 INT_L_X32Y141/WW2BEG2 INT_L_X32Y142/NN2A1 INT_L_X32Y142/SR1BEG2 INT_L_X32Y142/SR1END1 INT_L_X32Y143/NN2END1 INT_L_X32Y143/SR1BEG1 INT_R_X31Y141/WW2A2 VBRK_X79Y147/VBRK_WW2A2 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X32Y141/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X30Y141/INT_L.WW2END2->>IMUX_L14 INT_L_X32Y141/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X32Y141/INT_L.SR1END2->>IMUX_L13 INT_L_X32Y141/INT_L.SR1END2->>WW2BEG2 INT_L_X32Y142/INT_L.SR1END1->>SR1BEG2 INT_L_X32Y143/INT_L.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg[4]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[4]_i_1_n_0 - 
wires: CLBLL_L_X32Y135/CLBLL_L_COUT CLBLL_L_X32Y135/CLBLL_L_COUT_N CLBLL_L_X32Y136/CLBLL_L_CIN 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[4]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[4]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[4]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[6] - 
wires: CLBLL_L_X32Y135/CLBLL_IMUX34 CLBLL_L_X32Y135/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y135/CLBLL_L_C6 CLBLL_L_X32Y135/CLBLL_L_CQ CLBLL_L_X32Y135/CLBLL_WW2A2 CLBLM_L_X30Y135/CLBLM_IMUX30 CLBLM_L_X30Y135/CLBLM_L_C5 CLK_FEED_X78Y141/CLK_FEED_WW2A2 INT_INTERFACE_R_X31Y135/INT_INTERFACE_WW2A2 INT_L_X30Y135/IMUX_L30 INT_L_X30Y135/WW2END2 INT_L_X32Y135/FAN_ALT7 INT_L_X32Y135/FAN_BOUNCE7 INT_L_X32Y135/IMUX_L34 INT_L_X32Y135/LOGIC_OUTS_L2 INT_L_X32Y135/WW2BEG2 INT_R_X31Y135/WW2A2 VBRK_X79Y141/VBRK_WW2A2 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X32Y135/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X30Y135/INT_L.WW2END2->>IMUX_L30 INT_L_X32Y135/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X32Y135/INT_L.FAN_BOUNCE7->>IMUX_L34 INT_L_X32Y135/INT_L.LOGIC_OUTS_L2->>FAN_ALT7 INT_L_X32Y135/INT_L.LOGIC_OUTS_L2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg[8]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[8]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg[9] - 
wires: CLBLL_L_X32Y136/CLBLL_IMUX13 CLBLL_L_X32Y136/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y136/CLBLL_L_B6 CLBLL_L_X32Y136/CLBLL_L_BQ CLBLL_L_X32Y136/CLBLL_WW2A1 CLBLM_L_X30Y136/CLBLM_IMUX19 CLBLM_L_X30Y136/CLBLM_L_B2 CLBLM_L_X34Y134/CLBLM_WW4C2 CLBLM_L_X34Y136/CLBLM_EE4A1 CLBLM_L_X36Y134/CLBLM_WW4A2 CLBLM_L_X36Y136/CLBLM_EE4C1 CLBLM_R_X33Y134/CLBLM_WW4C2 CLBLM_R_X33Y136/CLBLM_EE4A1 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW2A1_0 DSP_R_X35Y130/DSP_WW4A2_4 DSP_R_X35Y135/DSP_EE4C1_1 INT_INTERFACE_R_X31Y136/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X35Y134/INT_INTERFACE_WW4A2 INT_INTERFACE_R_X35Y136/INT_INTERFACE_EE4C1 INT_L_X30Y136/IMUX_L19 INT_L_X30Y136/WW2END1 INT_L_X32Y134/NN2BEG2 INT_L_X32Y134/WW4END2 INT_L_X32Y135/NN2A2 INT_L_X32Y136/EE4BEG1 INT_L_X32Y136/IMUX_L13 INT_L_X32Y136/LOGIC_OUTS_L1 INT_L_X32Y136/NN2END2 INT_L_X32Y136/WW2BEG1 INT_L_X34Y134/WW4B2 INT_L_X34Y136/EE4B1 INT_L_X36Y134/SS2END1 INT_L_X36Y134/WW4BEG2 INT_L_X36Y135/SS2A1 INT_L_X36Y136/EE4END1 INT_L_X36Y136/SS2BEG1 INT_R_X31Y136/WW2A1 INT_R_X33Y134/WW4C2 INT_R_X33Y136/EE4A1 INT_R_X35Y134/WW4A2 INT_R_X35Y136/EE4C1 VBRK_X79Y142/VBRK_WW2A1 VBRK_X89Y140/VBRK_WW4A2 VBRK_X89Y142/VBRK_EE4C1 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X32Y136/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X30Y136/INT_L.WW2END1->>IMUX_L19 INT_L_X32Y134/INT_L.WW4END2->>NN2BEG2 INT_L_X32Y136/INT_L.LOGIC_OUTS_L1->>EE4BEG1 INT_L_X32Y136/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X32Y136/INT_L.NN2END2->>IMUX_L13 INT_L_X36Y134/INT_L.SS2END1->>WW4BEG2 INT_L_X36Y136/INT_L.EE4END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_0_in[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[11] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[12] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[15] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[17] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[18] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[19] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[20] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[21] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[22] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[23] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[24] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[25] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[26] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[27] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[28] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[29] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[30] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[31] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_2_n_0 - 
wires: CLBLL_R_X29Y135/CLBLL_EL1BEG3 CLBLL_R_X29Y136/CLBLL_LL_A CLBLL_R_X29Y136/CLBLL_LOGIC_OUTS12 CLBLM_L_X30Y135/CLBLM_EL1BEG3 CLBLM_L_X30Y136/CLBLM_BYP6 CLBLM_L_X30Y136/CLBLM_M_DX INT_L_X30Y135/EL1END3 INT_L_X30Y135/NR1BEG3 INT_L_X30Y136/BYP_ALT6 INT_L_X30Y136/BYP_L6 INT_L_X30Y136/NR1END3 INT_R_X29Y135/EL1BEG3 INT_R_X29Y136/EL1BEG_N3 INT_R_X29Y136/LOGIC_OUTS12 VBRK_X73Y141/VBRK_EL1BEG3 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X30Y136/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X30Y135/INT_L.EL1END3->>NR1BEG3 INT_L_X30Y136/INT_L.BYP_ALT6->>BYP_L6 INT_L_X30Y136/INT_L.NR1END3->>BYP_ALT6 INT_R_X29Y136/INT_R.LOGIC_OUTS12->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[11] - 
wires: CLBLL_R_X29Y136/CLBLL_ER1BEG3 CLBLL_R_X29Y136/CLBLL_IMUX7 CLBLL_R_X29Y136/CLBLL_LL_A1 CLBLL_R_X29Y136/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y136/CLBLL_L_AMUX CLBLM_L_X30Y136/CLBLM_ER1BEG3 CLBLM_L_X30Y136/CLBLM_IMUX38 CLBLM_L_X30Y136/CLBLM_M_D3 INT_L_X30Y136/ER1END3 INT_L_X30Y136/IMUX_L38 INT_L_X30Y137/ER1END_N3_3 INT_R_X29Y136/BYP_ALT3 INT_R_X29Y136/BYP_BOUNCE3 INT_R_X29Y136/ER1BEG3 INT_R_X29Y136/IMUX7 INT_R_X29Y136/LOGIC_OUTS16 INT_R_X29Y137/BYP_BOUNCE_N3_3 VBRK_X73Y142/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X29Y136/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X30Y136/INT_L.ER1END3->>IMUX_L38 INT_R_X29Y136/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X29Y136/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X29Y136/INT_R.LOGIC_OUTS16->>BYP_ALT3 INT_R_X29Y136/INT_R.LOGIC_OUTS16->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[11] - 
wires: CLBLL_R_X29Y136/CLBLL_IMUX2 CLBLL_R_X29Y136/CLBLL_LL_A2 CLBLL_R_X29Y136/CLBLL_WL1END0 CLBLM_L_X30Y136/CLBLM_IMUX40 CLBLM_L_X30Y136/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y136/CLBLM_L_DMUX CLBLM_L_X30Y136/CLBLM_M_D1 CLBLM_L_X30Y136/CLBLM_WL1END0 INT_L_X30Y135/FAN_BOUNCE_S3_2 INT_L_X30Y136/FAN_ALT2 INT_L_X30Y136/FAN_BOUNCE2 INT_L_X30Y136/IMUX_L40 INT_L_X30Y136/LOGIC_OUTS_L19 INT_L_X30Y136/WL1BEG0 INT_R_X29Y136/IMUX2 INT_R_X29Y136/WL1END0 VBRK_X73Y142/VBRK_WL1END0 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y136/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y136/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y136/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X30Y136/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 INT_L_X30Y136/INT_L.LOGIC_OUTS_L19->>WL1BEG0 INT_R_X29Y136/INT_R.WL1END0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[11] - 
wires: CLBLL_L_X32Y138/CLBLL_LL_DMUX CLBLL_L_X32Y138/CLBLL_LOGIC_OUTS23 CLBLL_L_X32Y138/CLBLL_NW4A1 CLBLL_R_X27Y141/CLBLL_SE4BEG3 CLBLL_R_X27Y141/CLBLL_SW2A3 CLBLL_R_X29Y136/CLBLL_IMUX1 CLBLL_R_X29Y136/CLBLL_LL_A3 CLBLL_R_X29Y136/CLBLL_SE2A3 CLBLL_R_X29Y143/CLBLL_NW2A1 CLBLM_L_X28Y141/CLBLM_SE4BEG3 CLBLM_L_X28Y141/CLBLM_SW2A3 CLBLM_L_X30Y136/CLBLM_IMUX47 CLBLM_L_X30Y136/CLBLM_M_D5 CLBLM_L_X30Y136/CLBLM_SE2A3 CLBLM_L_X30Y143/CLBLM_NW2A1 CLK_FEED_X78Y144/CLK_FEED_NW4A1 INT_INTERFACE_R_X31Y138/INT_INTERFACE_NW4A1 INT_L_X28Y137/SE6E3 INT_L_X28Y138/SE6D3 INT_L_X28Y139/SE6C3 INT_L_X28Y140/SE6B3 INT_L_X28Y141/SE6A3 INT_L_X28Y141/SW2A3 INT_L_X28Y142/SW2BEG3 INT_L_X28Y142/WL1END3 INT_L_X28Y143/WL1END_N1_3 INT_L_X30Y136/IMUX_L47 INT_L_X30Y136/SE2END3 INT_L_X30Y142/NW2BEG1 INT_L_X30Y142/NW6END1 INT_L_X30Y143/NW2A1 INT_L_X32Y138/LOGIC_OUTS_L23 INT_L_X32Y138/NW6BEG1 INT_R_X27Y141/SE6BEG3 INT_R_X27Y141/SW2END3 INT_R_X27Y142/SW2END_N0_3 INT_R_X29Y136/IMUX1 INT_R_X29Y136/SE2A3 INT_R_X29Y136/SL1END0 INT_R_X29Y137/SE2BEG3 INT_R_X29Y137/SE6END3 INT_R_X29Y137/SL1BEG0 INT_R_X29Y137/SS6END0 INT_R_X29Y138/SS6E0 INT_R_X29Y139/SS6D0 INT_R_X29Y140/SS6C0 INT_R_X29Y141/SS6B0 INT_R_X29Y142/SS6A0 INT_R_X29Y142/WL1BEG3 INT_R_X29Y143/NW2END1 INT_R_X29Y143/SS6BEG0 INT_R_X29Y143/WL1BEG_N3 INT_R_X31Y138/NW6A1 INT_R_X31Y139/NW6B1 INT_R_X31Y140/NW6C1 INT_R_X31Y141/NW6D1 INT_R_X31Y142/NW6E1 VBRK_X73Y142/VBRK_SE2A3 VBRK_X73Y149/VBRK_NW2A1 VBRK_X79Y144/VBRK_NW4A1 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X28Y142/INT_L.WL1END3->>SW2BEG3 INT_L_X30Y136/INT_L.SE2END3->>IMUX_L47 INT_L_X30Y142/INT_L.NW6END1->>NW2BEG1 INT_L_X32Y138/INT_L.LOGIC_OUTS_L23->>NW6BEG1 INT_R_X27Y141/INT_R.SW2END3->>SE6BEG3 INT_R_X29Y136/INT_R.SL1END0->>IMUX1 INT_R_X29Y137/INT_R.SE6END3->>SE2BEG3 INT_R_X29Y137/INT_R.SS6END0->>SL1BEG0 INT_R_X29Y143/INT_R.NW2END1->>SS6BEG0 INT_R_X29Y143/INT_R.NW2END1->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[11]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_3_n_0 - 
wires: CLBLL_R_X29Y133/CLBLL_WW2A1 CLBLL_R_X29Y137/CLBLL_NE4C2 CLBLM_L_X30Y133/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y133/CLBLM_M_B CLBLM_L_X30Y133/CLBLM_WW2A1 CLBLM_L_X30Y136/CLBLM_BYP3 CLBLM_L_X30Y136/CLBLM_M_CX CLBLM_L_X30Y137/CLBLM_NE4C2 INT_L_X28Y133/NE6BEG2 INT_L_X28Y133/WW2END1 INT_L_X30Y133/LOGIC_OUTS_L13 INT_L_X30Y133/WW2BEG1 INT_L_X30Y136/BYP_ALT3 INT_L_X30Y136/BYP_L3 INT_L_X30Y136/SL1END2 INT_L_X30Y137/NE6END2 INT_L_X30Y137/SL1BEG2 INT_R_X29Y133/NE6A2 INT_R_X29Y133/WW2A1 INT_R_X29Y134/NE6B2 INT_R_X29Y135/NE6C2 INT_R_X29Y136/NE6D2 INT_R_X29Y137/NE6E2 VBRK_X73Y139/VBRK_WW2A1 VBRK_X73Y143/VBRK_NE4C2 
pips: CLBLM_L_X30Y133/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y136/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX INT_L_X28Y133/INT_L.WW2END1->>NE6BEG2 INT_L_X30Y133/INT_L.LOGIC_OUTS_L13->>WW2BEG1 INT_L_X30Y136/INT_L.BYP_ALT3->>BYP_L3 INT_L_X30Y136/INT_L.SL1END2->>BYP_ALT3 INT_L_X30Y137/INT_L.NE6END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[10] - 
wires: CLBLL_R_X29Y135/CLBLL_EL1BEG0 CLBLL_R_X29Y135/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y135/CLBLL_L_DMUX CLBLM_L_X30Y133/CLBLM_IMUX12 CLBLM_L_X30Y133/CLBLM_M_B6 CLBLM_L_X30Y135/CLBLM_EL1BEG0 CLBLM_L_X30Y136/CLBLM_IMUX32 CLBLM_L_X30Y136/CLBLM_M_C1 INT_L_X30Y133/FAN_BOUNCE_S3_0 INT_L_X30Y133/IMUX_L12 INT_L_X30Y134/EL1END_S3_0 INT_L_X30Y134/FAN_ALT0 INT_L_X30Y134/FAN_BOUNCE0 INT_L_X30Y134/SL1END0 INT_L_X30Y135/EL1END0 INT_L_X30Y135/NR1BEG0 INT_L_X30Y135/SL1BEG0 INT_L_X30Y136/IMUX_L32 INT_L_X30Y136/NR1END0 INT_R_X29Y135/EL1BEG0 INT_R_X29Y135/LOGIC_OUTS19 VBRK_X73Y141/VBRK_EL1BEG0 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X30Y133/INT_L.FAN_BOUNCE_S3_0->>IMUX_L12 INT_L_X30Y134/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X30Y134/INT_L.SL1END0->>FAN_ALT0 INT_L_X30Y135/INT_L.EL1END0->>NR1BEG0 INT_L_X30Y135/INT_L.EL1END0->>SL1BEG0 INT_L_X30Y136/INT_L.NR1END0->>IMUX_L32 INT_R_X29Y135/INT_R.LOGIC_OUTS19->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[10] - 
wires: CLBLM_L_X30Y133/CLBLM_IMUX27 CLBLM_L_X30Y133/CLBLM_M_B4 CLBLM_L_X30Y136/CLBLM_IMUX29 CLBLM_L_X30Y136/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y136/CLBLM_L_CMUX CLBLM_L_X30Y136/CLBLM_M_C2 INT_L_X30Y133/IMUX_L27 INT_L_X30Y133/SR1END1 INT_L_X30Y134/SR1BEG1 INT_L_X30Y134/SS2END0 INT_L_X30Y135/SS2A0 INT_L_X30Y136/IMUX_L29 INT_L_X30Y136/LOGIC_OUTS_L18 INT_L_X30Y136/NL1BEG_N3 INT_L_X30Y136/SS2BEG0 
pips: CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y136/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y133/INT_L.SR1END1->>IMUX_L27 INT_L_X30Y134/INT_L.SS2END0->>SR1BEG1 INT_L_X30Y136/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X30Y136/INT_L.LOGIC_OUTS_L18->>SS2BEG0 INT_L_X30Y136/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[10] - 
wires: CLBLL_L_X32Y138/CLBLL_LL_CMUX CLBLL_L_X32Y138/CLBLL_LOGIC_OUTS22 CLBLL_L_X32Y138/CLBLL_SW4A0 CLBLL_R_X29Y134/CLBLL_NW4A1 CLBLL_R_X29Y138/CLBLL_SE2A1 CLBLM_L_X30Y133/CLBLM_IMUX17 CLBLM_L_X30Y133/CLBLM_M_B3 CLBLM_L_X30Y134/CLBLM_NW4A1 CLBLM_L_X30Y136/CLBLM_IMUX35 CLBLM_L_X30Y136/CLBLM_M_C6 CLBLM_L_X30Y138/CLBLM_SE2A1 CLK_FEED_X78Y144/CLK_FEED_SW4A0 INT_INTERFACE_R_X31Y138/INT_INTERFACE_SW4A0 INT_L_X28Y138/NE2BEG1 INT_L_X28Y138/NW6END1 INT_L_X28Y139/NE2A1 INT_L_X30Y133/IMUX_L17 INT_L_X30Y133/SL1END0 INT_L_X30Y134/NW6BEG1 INT_L_X30Y134/SL1BEG0 INT_L_X30Y134/SW6END0 INT_L_X30Y136/IMUX_L35 INT_L_X30Y136/SS2END1 INT_L_X30Y137/SS2A1 INT_L_X30Y138/SE2END1 INT_L_X30Y138/SS2BEG1 INT_L_X32Y138/LOGIC_OUTS_L22 INT_L_X32Y138/SW6BEG0 INT_R_X29Y134/NW6A1 INT_R_X29Y135/NW6B1 INT_R_X29Y136/NW6C1 INT_R_X29Y137/NW6D1 INT_R_X29Y138/NW6E1 INT_R_X29Y138/SE2A1 INT_R_X29Y139/NE2END1 INT_R_X29Y139/SE2BEG1 INT_R_X31Y134/SW6E0 INT_R_X31Y135/SW6D0 INT_R_X31Y136/SW6C0 INT_R_X31Y137/SW6B0 INT_R_X31Y138/SW6A0 VBRK_X73Y140/VBRK_NW4A1 VBRK_X73Y144/VBRK_SE2A1 VBRK_X79Y144/VBRK_SW4A0 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X28Y138/INT_L.NW6END1->>NE2BEG1 INT_L_X30Y133/INT_L.SL1END0->>IMUX_L17 INT_L_X30Y134/INT_L.SW6END0->>NW6BEG1 INT_L_X30Y134/INT_L.SW6END0->>SL1BEG0 INT_L_X30Y136/INT_L.SS2END1->>IMUX_L35 INT_L_X30Y138/INT_L.SE2END1->>SS2BEG1 INT_L_X32Y138/INT_L.LOGIC_OUTS_L22->>SW6BEG0 INT_R_X29Y139/INT_R.NE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[11]_i_4_n_0 - 
wires: CLBLM_L_X30Y133/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y133/CLBLM_M_C CLBLM_L_X30Y136/CLBLM_BYP4 CLBLM_L_X30Y136/CLBLM_M_BX INT_L_X30Y133/LOGIC_OUTS_L14 INT_L_X30Y133/NN2BEG2 INT_L_X30Y134/NN2A2 INT_L_X30Y135/NL1BEG1 INT_L_X30Y135/NN2END2 INT_L_X30Y136/BYP_ALT4 INT_L_X30Y136/BYP_L4 INT_L_X30Y136/NL1END1 
pips: CLBLM_L_X30Y133/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y136/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X30Y133/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X30Y135/INT_L.NN2END2->>NL1BEG1 INT_L_X30Y136/INT_L.BYP_ALT4->>BYP_L4 INT_L_X30Y136/INT_L.NL1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[9] - 
wires: CLBLL_R_X29Y133/CLBLL_ER1BEG2 CLBLL_R_X29Y135/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y135/CLBLL_L_CMUX CLBLL_R_X29Y136/CLBLL_NE2A0 CLBLM_L_X30Y133/CLBLM_ER1BEG2 CLBLM_L_X30Y133/CLBLM_IMUX28 CLBLM_L_X30Y133/CLBLM_M_C4 CLBLM_L_X30Y136/CLBLM_IMUX24 CLBLM_L_X30Y136/CLBLM_M_B5 CLBLM_L_X30Y136/CLBLM_NE2A0 INT_L_X30Y133/ER1END2 INT_L_X30Y133/IMUX_L28 INT_L_X30Y135/NE2END_S3_0 INT_L_X30Y136/IMUX_L24 INT_L_X30Y136/NE2END0 INT_R_X29Y133/ER1BEG2 INT_R_X29Y133/SL1END1 INT_R_X29Y134/SL1BEG1 INT_R_X29Y134/SR1END1 INT_R_X29Y135/LOGIC_OUTS18 INT_R_X29Y135/NE2BEG0 INT_R_X29Y135/SR1BEG1 INT_R_X29Y136/NE2A0 VBRK_X73Y139/VBRK_ER1BEG2 VBRK_X73Y142/VBRK_NE2A0 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X30Y133/INT_L.ER1END2->>IMUX_L28 INT_L_X30Y136/INT_L.NE2END0->>IMUX_L24 INT_R_X29Y133/INT_R.SL1END1->>ER1BEG2 INT_R_X29Y134/INT_R.SR1END1->>SL1BEG1 INT_R_X29Y135/INT_R.LOGIC_OUTS18->>NE2BEG0 INT_R_X29Y135/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[9] - 
wires: CLBLM_L_X30Y133/CLBLM_IMUX22 CLBLM_L_X30Y133/CLBLM_M_C3 CLBLM_L_X30Y136/CLBLM_IMUX12 CLBLM_L_X30Y136/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y136/CLBLM_L_BMUX CLBLM_L_X30Y136/CLBLM_M_B6 INT_L_X30Y133/IMUX_L22 INT_L_X30Y133/SL1END3 INT_L_X30Y134/SL1BEG3 INT_L_X30Y134/SS2END3 INT_L_X30Y135/SS2A3 INT_L_X30Y135/SS2END_N0_3 INT_L_X30Y136/FAN_ALT1 INT_L_X30Y136/FAN_BOUNCE1 INT_L_X30Y136/IMUX_L12 INT_L_X30Y136/LOGIC_OUTS_L17 INT_L_X30Y136/SS2BEG3 
pips: CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y136/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y133/INT_L.SL1END3->>IMUX_L22 INT_L_X30Y134/INT_L.SS2END3->>SL1BEG3 INT_L_X30Y136/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y136/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X30Y136/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 INT_L_X30Y136/INT_L.LOGIC_OUTS_L17->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[9] - 
wires: CLBLL_L_X32Y136/CLBLL_SW4A3 CLBLL_L_X32Y137/CLBLL_WW4A0 CLBLL_L_X32Y138/CLBLL_LL_BMUX CLBLL_L_X32Y138/CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y136/CLBLL_SE2A0 CLBLL_R_X29Y137/CLBLL_WW4C0 CLBLM_L_X30Y133/CLBLM_IMUX29 CLBLM_L_X30Y133/CLBLM_M_C2 CLBLM_L_X30Y136/CLBLM_IMUX17 CLBLM_L_X30Y136/CLBLM_M_B3 CLBLM_L_X30Y136/CLBLM_SE2A0 CLBLM_L_X30Y137/CLBLM_WW4C0 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_SW4A3_0 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW4A0_1 INT_INTERFACE_R_X31Y136/INT_INTERFACE_SW4A3 INT_INTERFACE_R_X31Y137/INT_INTERFACE_WW4A0 INT_L_X28Y136/ER1BEG_S0 INT_L_X28Y136/WW4END_S0_0 INT_L_X28Y137/ER1BEG0 INT_L_X28Y137/WW4END0 INT_L_X30Y132/SW6END3 INT_L_X30Y133/IMUX_L29 INT_L_X30Y133/NL1BEG_N3 INT_L_X30Y133/SW6END_N0_3 INT_L_X30Y136/IMUX_L17 INT_L_X30Y136/SE2END0 INT_L_X30Y137/WW4B0 INT_L_X32Y136/SS2END3 INT_L_X32Y136/SW6BEG3 INT_L_X32Y137/SS2A3 INT_L_X32Y137/SS2END_N0_3 INT_L_X32Y137/WW4BEG0 INT_L_X32Y138/LOGIC_OUTS_L21 INT_L_X32Y138/SS2BEG3 INT_R_X29Y136/SE2A0 INT_R_X29Y137/ER1END0 INT_R_X29Y137/SE2BEG0 INT_R_X29Y137/WW4C0 INT_R_X31Y132/SW6E3 INT_R_X31Y133/SW6D3 INT_R_X31Y134/SW6C3 INT_R_X31Y135/SW6B3 INT_R_X31Y136/SW6A3 INT_R_X31Y137/WW4A0 VBRK_X73Y142/VBRK_SE2A0 VBRK_X73Y143/VBRK_WW4C0 VBRK_X79Y142/VBRK_SW4A3 VBRK_X79Y143/VBRK_WW4A0 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X28Y136/INT_L.WW4END_S0_0->>ER1BEG_S0 INT_L_X30Y133/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X30Y133/INT_L.SW6END_N0_3->>NL1BEG_N3 INT_L_X30Y136/INT_L.SE2END0->>IMUX_L17 INT_L_X32Y136/INT_L.SS2END3->>SW6BEG3 INT_L_X32Y137/INT_L.SS2END_N0_3->>WW4BEG0 INT_L_X32Y138/INT_L.LOGIC_OUTS_L21->>SS2BEG3 INT_R_X29Y137/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[11]_i_5_n_0 - 
wires: CLBLL_R_X29Y133/CLBLL_WL1END0 CLBLL_R_X29Y136/CLBLL_NE2A1 CLBLM_L_X30Y133/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y133/CLBLM_L_B CLBLM_L_X30Y133/CLBLM_WL1END0 CLBLM_L_X30Y136/CLBLM_BYP1 CLBLM_L_X30Y136/CLBLM_M_AX CLBLM_L_X30Y136/CLBLM_NE2A1 INT_L_X30Y133/LOGIC_OUTS_L9 INT_L_X30Y133/WL1BEG0 INT_L_X30Y136/BYP_ALT1 INT_L_X30Y136/BYP_L1 INT_L_X30Y136/NE2END1 INT_R_X29Y133/NN2BEG1 INT_R_X29Y133/WL1END0 INT_R_X29Y134/NN2A1 INT_R_X29Y135/NE2BEG1 INT_R_X29Y135/NN2END1 INT_R_X29Y136/NE2A1 VBRK_X73Y139/VBRK_WL1END0 VBRK_X73Y142/VBRK_NE2A1 
pips: CLBLM_L_X30Y133/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y136/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X30Y133/INT_L.LOGIC_OUTS_L9->>WL1BEG0 INT_L_X30Y136/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y136/INT_L.NE2END1->>BYP_ALT1 INT_R_X29Y133/INT_R.WL1END0->>NN2BEG1 INT_R_X29Y135/INT_R.NN2END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[8] - 
wires: CLBLL_R_X29Y134/CLBLL_SE2A3 CLBLL_R_X29Y135/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y135/CLBLL_L_BMUX CLBLL_R_X29Y136/CLBLL_NE2A3 CLBLM_L_X30Y133/CLBLM_IMUX16 CLBLM_L_X30Y133/CLBLM_L_B3 CLBLM_L_X30Y134/CLBLM_SE2A3 CLBLM_L_X30Y136/CLBLM_IMUX11 CLBLM_L_X30Y136/CLBLM_M_A4 CLBLM_L_X30Y136/CLBLM_NE2A3 INT_L_X30Y132/SS2END3 INT_L_X30Y133/IMUX_L16 INT_L_X30Y133/SS2A3 INT_L_X30Y133/SS2END_N0_3 INT_L_X30Y134/SE2END3 INT_L_X30Y134/SS2BEG3 INT_L_X30Y136/FAN_ALT3 INT_L_X30Y136/FAN_BOUNCE3 INT_L_X30Y136/IMUX_L11 INT_L_X30Y136/NE2END3 INT_R_X29Y134/SE2A3 INT_R_X29Y135/LOGIC_OUTS17 INT_R_X29Y135/NE2BEG3 INT_R_X29Y135/SE2BEG3 INT_R_X29Y136/NE2A3 VBRK_X73Y140/VBRK_SE2A3 VBRK_X73Y142/VBRK_NE2A3 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X30Y133/INT_L.SS2END_N0_3->>IMUX_L16 INT_L_X30Y134/INT_L.SE2END3->>SS2BEG3 INT_L_X30Y136/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X30Y136/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X30Y136/INT_L.NE2END3->>FAN_ALT3 INT_R_X29Y135/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X29Y135/INT_R.LOGIC_OUTS17->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[8] - 
wires: CLBLL_R_X29Y133/CLBLL_SE2A3 CLBLL_R_X29Y135/CLBLL_SW2A2 CLBLM_L_X30Y133/CLBLM_IMUX14 CLBLM_L_X30Y133/CLBLM_L_B1 CLBLM_L_X30Y133/CLBLM_SE2A3 CLBLM_L_X30Y135/CLBLM_SW2A2 CLBLM_L_X30Y136/CLBLM_IMUX1 CLBLM_L_X30Y136/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y136/CLBLM_L_AMUX CLBLM_L_X30Y136/CLBLM_M_A3 INT_L_X30Y133/IMUX_L14 INT_L_X30Y133/SE2END3 INT_L_X30Y135/SW2A2 INT_L_X30Y136/FAN_ALT5 INT_L_X30Y136/FAN_BOUNCE5 INT_L_X30Y136/IMUX_L1 INT_L_X30Y136/LOGIC_OUTS_L16 INT_L_X30Y136/SW2BEG2 INT_R_X29Y133/SE2A3 INT_R_X29Y134/SE2BEG3 INT_R_X29Y134/SR1END3 INT_R_X29Y135/SR1BEG3 INT_R_X29Y135/SR1END_N3_3 INT_R_X29Y135/SW2END2 VBRK_X73Y139/VBRK_SE2A3 VBRK_X73Y141/VBRK_SW2A2 
pips: CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y136/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y133/INT_L.SE2END3->>IMUX_L14 INT_L_X30Y136/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y136/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X30Y136/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X30Y136/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_R_X29Y134/INT_R.SR1END3->>SE2BEG3 INT_R_X29Y135/INT_R.SW2END2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[8] - 
wires: CLBLL_L_X32Y138/CLBLL_LL_AMUX CLBLL_L_X32Y138/CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y138/CLBLL_WW4A2 CLBLL_R_X29Y135/CLBLL_SE2A2 CLBLL_R_X29Y138/CLBLL_WW4C2 CLBLM_L_X30Y133/CLBLM_IMUX13 CLBLM_L_X30Y133/CLBLM_L_B6 CLBLM_L_X30Y135/CLBLM_SE2A2 CLBLM_L_X30Y136/CLBLM_IMUX4 CLBLM_L_X30Y136/CLBLM_M_A6 CLBLM_L_X30Y138/CLBLM_WW4C2 CLK_FEED_X78Y144/CLK_FEED_WW4A2 INT_INTERFACE_R_X31Y138/INT_INTERFACE_WW4A2 INT_L_X28Y136/SE2A2 INT_L_X28Y137/SE2BEG2 INT_L_X28Y137/SR1END2 INT_L_X28Y138/SR1BEG2 INT_L_X28Y138/WW4END2 INT_L_X30Y133/IMUX_L13 INT_L_X30Y133/SS2END2 INT_L_X30Y134/SS2A2 INT_L_X30Y135/NR1BEG2 INT_L_X30Y135/SE2END2 INT_L_X30Y135/SS2BEG2 INT_L_X30Y136/IMUX_L4 INT_L_X30Y136/NR1END2 INT_L_X30Y138/WW4B2 INT_L_X32Y138/LOGIC_OUTS_L20 INT_L_X32Y138/WW4BEG2 INT_R_X29Y135/SE2A2 INT_R_X29Y136/SE2BEG2 INT_R_X29Y136/SE2END2 INT_R_X29Y138/WW4C2 INT_R_X31Y138/WW4A2 VBRK_X73Y141/VBRK_SE2A2 VBRK_X73Y144/VBRK_WW4C2 VBRK_X79Y144/VBRK_WW4A2 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X30Y136/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X28Y137/INT_L.SR1END2->>SE2BEG2 INT_L_X28Y138/INT_L.WW4END2->>SR1BEG2 INT_L_X30Y133/INT_L.SS2END2->>IMUX_L13 INT_L_X30Y135/INT_L.SE2END2->>NR1BEG2 INT_L_X30Y135/INT_L.SE2END2->>SS2BEG2 INT_L_X30Y136/INT_L.NR1END2->>IMUX_L4 INT_L_X32Y138/INT_L.LOGIC_OUTS_L20->>WW4BEG2 INT_R_X29Y136/INT_R.SE2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[11]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[11]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_2_n_0 - 
wires: CLBLL_R_X29Y137/CLBLL_EE2A3 CLBLM_L_X28Y137/CLBLM_LOGIC_OUTS8 CLBLM_L_X28Y137/CLBLM_L_A CLBLM_L_X30Y137/CLBLM_BYP6 CLBLM_L_X30Y137/CLBLM_EE2A3 CLBLM_L_X30Y137/CLBLM_M_DX INT_L_X28Y137/EE2BEG3 INT_L_X28Y137/LOGIC_OUTS_L8 INT_L_X28Y137/NL1BEG_N3 INT_L_X30Y137/BYP_ALT6 INT_L_X30Y137/BYP_L6 INT_L_X30Y137/EE2END3 INT_R_X29Y137/EE2A3 VBRK_X73Y143/VBRK_EE2A3 
pips: CLBLM_L_X28Y137/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y137/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X28Y137/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X28Y137/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X30Y137/INT_L.BYP_ALT6->>BYP_L6 INT_L_X30Y137/INT_L.EE2END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[15] - 
wires: CLBLL_R_X29Y137/CLBLL_ER1BEG3 CLBLL_R_X29Y137/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y137/CLBLL_L_AMUX CLBLM_L_X28Y137/CLBLM_IMUX6 CLBLM_L_X28Y137/CLBLM_L_A1 CLBLM_L_X30Y137/CLBLM_ER1BEG3 CLBLM_L_X30Y137/CLBLM_IMUX38 CLBLM_L_X30Y137/CLBLM_M_D3 INT_L_X28Y137/IMUX_L6 INT_L_X28Y137/WR1END3 INT_L_X30Y137/ER1END3 INT_L_X30Y137/IMUX_L38 INT_L_X30Y138/ER1END_N3_3 INT_R_X29Y137/ER1BEG3 INT_R_X29Y137/LOGIC_OUTS16 INT_R_X29Y137/WR1BEG3 VBRK_X73Y143/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y137/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X28Y137/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X28Y137/INT_L.WR1END3->>IMUX_L6 INT_L_X30Y137/INT_L.ER1END3->>IMUX_L38 INT_R_X29Y137/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X29Y137/INT_R.LOGIC_OUTS16->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[15] - 
wires: CLBLL_R_X29Y138/CLBLL_NW2A1 CLBLM_L_X28Y137/CLBLM_IMUX10 CLBLM_L_X28Y137/CLBLM_L_A4 CLBLM_L_X30Y137/CLBLM_IMUX40 CLBLM_L_X30Y137/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y137/CLBLM_L_DMUX CLBLM_L_X30Y137/CLBLM_M_D1 CLBLM_L_X30Y138/CLBLM_NW2A1 INT_L_X28Y137/IMUX_L10 INT_L_X28Y137/SR1BEG_S0 INT_L_X28Y137/WL1END3 INT_L_X28Y138/WL1END_N1_3 INT_L_X30Y136/FAN_BOUNCE_S3_2 INT_L_X30Y137/FAN_ALT2 INT_L_X30Y137/FAN_BOUNCE2 INT_L_X30Y137/IMUX_L40 INT_L_X30Y137/LOGIC_OUTS_L19 INT_L_X30Y137/NW2BEG1 INT_L_X30Y138/NW2A1 INT_R_X29Y137/WL1BEG3 INT_R_X29Y138/NW2END1 INT_R_X29Y138/WL1BEG_N3 VBRK_X73Y144/VBRK_NW2A1 
pips: CLBLM_L_X28Y137/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y137/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y137/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X28Y137/INT_L.WL1END3->>SR1BEG_S0 INT_L_X30Y137/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y137/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X30Y137/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 INT_L_X30Y137/INT_L.LOGIC_OUTS_L19->>NW2BEG1 INT_R_X29Y138/INT_R.NW2END1->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[15] - 
wires: CLBLL_L_X32Y139/CLBLL_LL_DMUX CLBLL_L_X32Y139/CLBLL_LOGIC_OUTS23 CLBLL_L_X32Y139/CLBLL_SW4A1 CLBLL_R_X29Y136/CLBLL_NW2A2 CLBLL_R_X29Y137/CLBLL_NE2A2 CLBLM_L_X28Y137/CLBLM_IMUX0 CLBLM_L_X28Y137/CLBLM_L_A3 CLBLM_L_X30Y136/CLBLM_NW2A2 CLBLM_L_X30Y137/CLBLM_IMUX43 CLBLM_L_X30Y137/CLBLM_M_D6 CLBLM_L_X30Y137/CLBLM_NE2A2 CLK_FEED_X78Y145/CLK_FEED_SW4A1 INT_INTERFACE_R_X31Y139/INT_INTERFACE_SW4A1 INT_L_X28Y136/NL1BEG0 INT_L_X28Y136/NL1END_S3_0 INT_L_X28Y136/WL1END0 INT_L_X28Y137/IMUX_L0 INT_L_X28Y137/NL1END0 INT_L_X30Y135/NW2BEG2 INT_L_X30Y135/SW6END1 INT_L_X30Y136/NW2A2 INT_L_X30Y137/IMUX_L43 INT_L_X30Y137/NE2END2 INT_L_X32Y139/LOGIC_OUTS_L23 INT_L_X32Y139/SW6BEG1 INT_R_X29Y136/NE2BEG2 INT_R_X29Y136/NW2END2 INT_R_X29Y136/WL1BEG0 INT_R_X29Y137/NE2A2 INT_R_X31Y135/SW6E1 INT_R_X31Y136/SW6D1 INT_R_X31Y137/SW6C1 INT_R_X31Y138/SW6B1 INT_R_X31Y139/SW6A1 VBRK_X73Y142/VBRK_NW2A2 VBRK_X73Y143/VBRK_NE2A2 VBRK_X79Y145/VBRK_SW4A1 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X28Y137/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X28Y136/INT_L.WL1END0->>NL1BEG0 INT_L_X28Y137/INT_L.NL1END0->>IMUX_L0 INT_L_X30Y135/INT_L.SW6END1->>NW2BEG2 INT_L_X30Y137/INT_L.NE2END2->>IMUX_L43 INT_L_X32Y139/INT_L.LOGIC_OUTS_L23->>SW6BEG1 INT_R_X29Y136/INT_R.NW2END2->>NE2BEG2 INT_R_X29Y136/INT_R.NW2END2->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[15]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_3_n_0 - 
wires: CLBLL_R_X29Y136/CLBLL_ER1BEG2 CLBLL_R_X29Y136/CLBLL_LL_B CLBLL_R_X29Y136/CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y136/CLBLM_ER1BEG2 CLBLM_L_X30Y137/CLBLM_BYP3 CLBLM_L_X30Y137/CLBLM_M_CX INT_L_X30Y136/ER1END2 INT_L_X30Y136/NR1BEG2 INT_L_X30Y137/BYP_ALT3 INT_L_X30Y137/BYP_L3 INT_L_X30Y137/NR1END2 INT_R_X29Y136/ER1BEG2 INT_R_X29Y136/LOGIC_OUTS13 VBRK_X73Y142/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y137/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX INT_L_X30Y136/INT_L.ER1END2->>NR1BEG2 INT_L_X30Y137/INT_L.BYP_ALT3->>BYP_L3 INT_L_X30Y137/INT_L.NR1END2->>BYP_ALT3 INT_R_X29Y136/INT_R.LOGIC_OUTS13->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[14] - 
wires: CLBLL_R_X29Y136/CLBLL_IMUX18 CLBLL_R_X29Y136/CLBLL_LL_B2 CLBLL_R_X29Y136/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y136/CLBLL_L_DMUX CLBLL_R_X29Y138/CLBLL_EL1BEG0 CLBLM_L_X30Y137/CLBLM_IMUX31 CLBLM_L_X30Y137/CLBLM_M_C5 CLBLM_L_X30Y138/CLBLM_EL1BEG0 INT_L_X30Y137/EL1END_S3_0 INT_L_X30Y137/IMUX_L31 INT_L_X30Y138/EL1END0 INT_R_X29Y136/IMUX18 INT_R_X29Y136/LOGIC_OUTS19 INT_R_X29Y136/NN2BEG1 INT_R_X29Y137/NN2A1 INT_R_X29Y138/EL1BEG0 INT_R_X29Y138/NN2END1 VBRK_X73Y144/VBRK_EL1BEG0 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y136/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X30Y137/INT_L.EL1END_S3_0->>IMUX_L31 INT_R_X29Y136/INT_R.LOGIC_OUTS19->>IMUX18 INT_R_X29Y136/INT_R.LOGIC_OUTS19->>NN2BEG1 INT_R_X29Y138/INT_R.NN2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[14] - 
wires: CLBLL_R_X29Y136/CLBLL_IMUX17 CLBLL_R_X29Y136/CLBLL_LL_B3 CLBLL_R_X29Y136/CLBLL_SW2A0 CLBLM_L_X30Y136/CLBLM_SW2A0 CLBLM_L_X30Y137/CLBLM_IMUX29 CLBLM_L_X30Y137/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y137/CLBLM_L_CMUX CLBLM_L_X30Y137/CLBLM_M_C2 INT_L_X30Y136/SW2A0 INT_L_X30Y137/IMUX_L29 INT_L_X30Y137/LOGIC_OUTS_L18 INT_L_X30Y137/NL1BEG_N3 INT_L_X30Y137/SW2BEG0 INT_R_X29Y136/IMUX17 INT_R_X29Y136/SW2END0 VBRK_X73Y142/VBRK_SW2A0 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y137/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y137/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X30Y137/INT_L.LOGIC_OUTS_L18->>SW2BEG0 INT_L_X30Y137/INT_L.NL1BEG_N3->>IMUX_L29 INT_R_X29Y136/INT_R.SW2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[14] - 
wires: CLBLL_L_X32Y137/CLBLL_WW2A1 CLBLL_L_X32Y139/CLBLL_LL_CMUX CLBLL_L_X32Y139/CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y136/CLBLL_IMUX27 CLBLL_R_X29Y136/CLBLL_LL_B4 CLBLL_R_X29Y136/CLBLL_SW2A1 CLBLM_L_X30Y136/CLBLM_SW2A1 CLBLM_L_X30Y137/CLBLM_IMUX28 CLBLM_L_X30Y137/CLBLM_M_C4 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW2A1_1 INT_INTERFACE_R_X31Y137/INT_INTERFACE_WW2A1 INT_L_X30Y136/SW2A1 INT_L_X30Y137/IMUX_L28 INT_L_X30Y137/SW2BEG1 INT_L_X30Y137/WW2END1 INT_L_X32Y137/SL1END1 INT_L_X32Y137/WW2BEG1 INT_L_X32Y138/SL1BEG1 INT_L_X32Y138/SR1END1 INT_L_X32Y139/LOGIC_OUTS_L22 INT_L_X32Y139/SR1BEG1 INT_R_X29Y136/IMUX27 INT_R_X29Y136/SW2END1 INT_R_X31Y137/WW2A1 VBRK_X73Y142/VBRK_SW2A1 VBRK_X79Y143/VBRK_WW2A1 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X30Y137/INT_L.WW2END1->>IMUX_L28 INT_L_X30Y137/INT_L.WW2END1->>SW2BEG1 INT_L_X32Y137/INT_L.SL1END1->>WW2BEG1 INT_L_X32Y138/INT_L.SR1END1->>SL1BEG1 INT_L_X32Y139/INT_L.LOGIC_OUTS_L22->>SR1BEG1 INT_R_X29Y136/INT_R.SW2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[15]_i_4_n_0 - 
wires: CLBLL_R_X29Y136/CLBLL_ER1BEG1 CLBLL_R_X29Y136/CLBLL_LL_C CLBLL_R_X29Y136/CLBLL_LL_CMUX CLBLL_R_X29Y136/CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y136/CLBLM_ER1BEG1 CLBLM_L_X30Y137/CLBLM_BYP4 CLBLM_L_X30Y137/CLBLM_M_BX INT_L_X30Y136/ER1END1 INT_L_X30Y136/NR1BEG1 INT_L_X30Y137/BYP_ALT4 INT_L_X30Y137/BYP_L4 INT_L_X30Y137/NR1END1 INT_R_X29Y136/ER1BEG1 INT_R_X29Y136/LOGIC_OUTS22 VBRK_X73Y142/VBRK_ER1BEG1 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X29Y136/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y137/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X30Y136/INT_L.ER1END1->>NR1BEG1 INT_L_X30Y137/INT_L.BYP_ALT4->>BYP_L4 INT_L_X30Y137/INT_L.NR1END1->>BYP_ALT4 INT_R_X29Y136/INT_R.LOGIC_OUTS22->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[13] - 
wires: CLBLL_R_X29Y136/CLBLL_IMUX29 CLBLL_R_X29Y136/CLBLL_LL_C2 CLBLL_R_X29Y136/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y136/CLBLL_L_CMUX CLBLL_R_X29Y137/CLBLL_NE2A0 CLBLM_L_X30Y137/CLBLM_IMUX17 CLBLM_L_X30Y137/CLBLM_M_B3 CLBLM_L_X30Y137/CLBLM_NE2A0 INT_L_X30Y136/NE2END_S3_0 INT_L_X30Y137/IMUX_L17 INT_L_X30Y137/NE2END0 INT_R_X29Y136/BYP_ALT1 INT_R_X29Y136/BYP_BOUNCE1 INT_R_X29Y136/IMUX29 INT_R_X29Y136/LOGIC_OUTS18 INT_R_X29Y136/NE2BEG0 INT_R_X29Y137/NE2A0 VBRK_X73Y143/VBRK_NE2A0 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y136/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X30Y137/INT_L.NE2END0->>IMUX_L17 INT_R_X29Y136/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X29Y136/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X29Y136/INT_R.LOGIC_OUTS18->>BYP_ALT1 INT_R_X29Y136/INT_R.LOGIC_OUTS18->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[13] - 
wires: CLBLL_R_X29Y136/CLBLL_IMUX32 CLBLL_R_X29Y136/CLBLL_LL_C1 CLBLL_R_X29Y137/CLBLL_WW2A3 CLBLM_L_X30Y137/CLBLM_IMUX12 CLBLM_L_X30Y137/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y137/CLBLM_L_BMUX CLBLM_L_X30Y137/CLBLM_M_B6 CLBLM_L_X30Y137/CLBLM_WW2A3 INT_L_X28Y137/ER1BEG_S0 INT_L_X28Y137/WW2END3 INT_L_X28Y138/ER1BEG0 INT_L_X28Y138/WW2END_N0_3 INT_L_X30Y137/FAN_ALT1 INT_L_X30Y137/FAN_BOUNCE1 INT_L_X30Y137/IMUX_L12 INT_L_X30Y137/LOGIC_OUTS_L17 INT_L_X30Y137/WW2BEG3 INT_R_X29Y136/IMUX32 INT_R_X29Y136/SS2END0 INT_R_X29Y137/SS2A0 INT_R_X29Y137/WW2A3 INT_R_X29Y138/ER1END0 INT_R_X29Y138/SS2BEG0 VBRK_X73Y143/VBRK_WW2A3 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y137/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y137/INT_L.WW2END3->>ER1BEG_S0 INT_L_X30Y137/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y137/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X30Y137/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 INT_L_X30Y137/INT_L.LOGIC_OUTS_L17->>WW2BEG3 INT_R_X29Y136/INT_R.SS2END0->>IMUX32 INT_R_X29Y138/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[13] - 
wires: CLBLL_L_X32Y139/CLBLL_LL_BMUX CLBLL_L_X32Y139/CLBLL_LOGIC_OUTS21 CLBLL_L_X32Y139/CLBLL_SW4A3 CLBLL_R_X29Y136/CLBLL_EL1BEG3 CLBLL_R_X29Y136/CLBLL_IMUX31 CLBLL_R_X29Y136/CLBLL_LL_C5 CLBLL_R_X29Y137/CLBLL_NW2A0 CLBLM_L_X30Y136/CLBLM_EL1BEG3 CLBLM_L_X30Y137/CLBLM_IMUX15 CLBLM_L_X30Y137/CLBLM_M_B1 CLBLM_L_X30Y137/CLBLM_NW2A0 CLK_FEED_X78Y145/CLK_FEED_SW4A3 INT_INTERFACE_R_X31Y139/INT_INTERFACE_SW4A3 INT_L_X30Y135/SW6END3 INT_L_X30Y136/EL1END3 INT_L_X30Y136/NR1BEG3 INT_L_X30Y136/NW2BEG0 INT_L_X30Y136/SW6END_N0_3 INT_L_X30Y137/IMUX_L15 INT_L_X30Y137/NR1END3 INT_L_X30Y137/NW2A0 INT_L_X32Y139/LOGIC_OUTS_L21 INT_L_X32Y139/SW6BEG3 INT_R_X29Y136/EL1BEG3 INT_R_X29Y136/IMUX31 INT_R_X29Y136/NW2END_S0_0 INT_R_X29Y137/EL1BEG_N3 INT_R_X29Y137/NW2END0 INT_R_X31Y135/SW6E3 INT_R_X31Y136/SW6D3 INT_R_X31Y137/SW6C3 INT_R_X31Y138/SW6B3 INT_R_X31Y139/SW6A3 VBRK_X73Y142/VBRK_EL1BEG3 VBRK_X73Y143/VBRK_NW2A0 VBRK_X79Y145/VBRK_SW4A3 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X30Y136/INT_L.EL1END3->>NR1BEG3 INT_L_X30Y136/INT_L.SW6END_N0_3->>NW2BEG0 INT_L_X30Y137/INT_L.NR1END3->>IMUX_L15 INT_L_X32Y139/INT_L.LOGIC_OUTS_L21->>SW6BEG3 INT_R_X29Y136/INT_R.NW2END_S0_0->>IMUX31 INT_R_X29Y137/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[15]_i_5_n_0 - 
wires: CLBLL_R_X29Y136/CLBLL_LL_D CLBLL_R_X29Y136/CLBLL_LL_DMUX CLBLL_R_X29Y136/CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y137/CLBLL_NE2A1 CLBLM_L_X30Y137/CLBLM_BYP1 CLBLM_L_X30Y137/CLBLM_M_AX CLBLM_L_X30Y137/CLBLM_NE2A1 INT_L_X30Y137/BYP_ALT1 INT_L_X30Y137/BYP_L1 INT_L_X30Y137/NE2END1 INT_R_X29Y136/LOGIC_OUTS23 INT_R_X29Y136/NE2BEG1 INT_R_X29Y137/NE2A1 VBRK_X73Y143/VBRK_NE2A1 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X29Y136/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X30Y137/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X30Y137/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y137/INT_L.NE2END1->>BYP_ALT1 INT_R_X29Y136/INT_R.LOGIC_OUTS23->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[12] - 
wires: CLBLL_R_X29Y136/CLBLL_IMUX38 CLBLL_R_X29Y136/CLBLL_LL_D3 CLBLL_R_X29Y136/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y136/CLBLL_L_BMUX CLBLL_R_X29Y137/CLBLL_NE2A3 CLBLM_L_X30Y137/CLBLM_IMUX7 CLBLM_L_X30Y137/CLBLM_M_A1 CLBLM_L_X30Y137/CLBLM_NE2A3 INT_L_X30Y137/IMUX_L7 INT_L_X30Y137/NE2END3 INT_R_X29Y136/IMUX38 INT_R_X29Y136/LOGIC_OUTS17 INT_R_X29Y136/NE2BEG3 INT_R_X29Y137/NE2A3 VBRK_X73Y143/VBRK_NE2A3 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X29Y136/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X30Y137/INT_L.NE2END3->>IMUX_L7 INT_R_X29Y136/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X29Y136/INT_R.LOGIC_OUTS17->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[12] - 
wires: CLBLL_R_X29Y136/CLBLL_IMUX44 CLBLL_R_X29Y136/CLBLL_LL_D4 CLBLL_R_X29Y136/CLBLL_SW2A2 CLBLM_L_X30Y136/CLBLM_SW2A2 CLBLM_L_X30Y137/CLBLM_IMUX8 CLBLM_L_X30Y137/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y137/CLBLM_L_AMUX CLBLM_L_X30Y137/CLBLM_M_A5 INT_L_X30Y136/SW2A2 INT_L_X30Y137/FAN_ALT5 INT_L_X30Y137/FAN_ALT7 INT_L_X30Y137/FAN_BOUNCE5 INT_L_X30Y137/FAN_BOUNCE7 INT_L_X30Y137/IMUX_L8 INT_L_X30Y137/LOGIC_OUTS_L16 INT_L_X30Y137/SW2BEG2 INT_R_X29Y136/IMUX44 INT_R_X29Y136/SW2END2 VBRK_X73Y142/VBRK_SW2A2 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y137/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y137/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y137/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X30Y137/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X30Y137/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X30Y137/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X30Y137/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_R_X29Y136/INT_R.SW2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[12] - 
wires: CLBLL_L_X32Y139/CLBLL_LL_AMUX CLBLL_L_X32Y139/CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y139/CLBLL_SW4A2 CLBLL_R_X29Y136/CLBLL_IMUX45 CLBLL_R_X29Y136/CLBLL_LL_D2 CLBLL_R_X29Y136/CLBLL_NW2A3 CLBLM_L_X30Y136/CLBLM_NW2A3 CLBLM_L_X30Y137/CLBLM_IMUX1 CLBLM_L_X30Y137/CLBLM_M_A3 CLK_FEED_X78Y145/CLK_FEED_SW4A2 INT_INTERFACE_R_X31Y139/INT_INTERFACE_SW4A2 INT_L_X30Y135/NL1BEG2 INT_L_X30Y135/NW2BEG3 INT_L_X30Y135/SW6END2 INT_L_X30Y136/NL1BEG1 INT_L_X30Y136/NL1END2 INT_L_X30Y136/NW2A3 INT_L_X30Y137/IMUX_L1 INT_L_X30Y137/NL1END1 INT_L_X32Y139/LOGIC_OUTS_L20 INT_L_X32Y139/SW6BEG2 INT_R_X29Y136/IMUX45 INT_R_X29Y136/NW2END3 INT_R_X31Y135/SW6E2 INT_R_X31Y136/SW6D2 INT_R_X31Y137/SW6C2 INT_R_X31Y138/SW6B2 INT_R_X31Y139/SW6A2 VBRK_X73Y142/VBRK_NW2A3 VBRK_X79Y145/VBRK_SW4A2 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y136/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X30Y137/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X30Y135/INT_L.SW6END2->>NL1BEG2 INT_L_X30Y135/INT_L.SW6END2->>NW2BEG3 INT_L_X30Y136/INT_L.NL1END2->>NL1BEG1 INT_L_X30Y137/INT_L.NL1END1->>IMUX_L1 INT_L_X32Y139/INT_L.LOGIC_OUTS_L20->>SW6BEG2 INT_R_X29Y136/INT_R.NW2END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[15]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[15]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_2_n_0 - 
wires: CLBLL_R_X29Y137/CLBLL_EL1BEG3 CLBLL_R_X29Y138/CLBLL_LL_A CLBLL_R_X29Y138/CLBLL_LOGIC_OUTS12 CLBLM_L_X30Y137/CLBLM_EL1BEG3 CLBLM_L_X30Y138/CLBLM_BYP6 CLBLM_L_X30Y138/CLBLM_M_DX INT_L_X30Y137/EL1END3 INT_L_X30Y137/NR1BEG3 INT_L_X30Y138/BYP_ALT6 INT_L_X30Y138/BYP_L6 INT_L_X30Y138/NR1END3 INT_R_X29Y137/EL1BEG3 INT_R_X29Y138/EL1BEG_N3 INT_R_X29Y138/LOGIC_OUTS12 VBRK_X73Y143/VBRK_EL1BEG3 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X30Y138/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X30Y137/INT_L.EL1END3->>NR1BEG3 INT_L_X30Y138/INT_L.BYP_ALT6->>BYP_L6 INT_L_X30Y138/INT_L.NR1END3->>BYP_ALT6 INT_R_X29Y138/INT_R.LOGIC_OUTS12->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[19] - 
wires: CLBLL_R_X29Y138/CLBLL_ER1BEG3 CLBLL_R_X29Y138/CLBLL_IMUX1 CLBLL_R_X29Y138/CLBLL_LL_A3 CLBLL_R_X29Y138/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y138/CLBLL_L_AMUX CLBLM_L_X30Y138/CLBLM_ER1BEG3 CLBLM_L_X30Y138/CLBLM_IMUX38 CLBLM_L_X30Y138/CLBLM_M_D3 INT_L_X30Y138/ER1END3 INT_L_X30Y138/IMUX_L38 INT_L_X30Y139/ER1END_N3_3 INT_R_X29Y138/ER1BEG3 INT_R_X29Y138/FAN_ALT5 INT_R_X29Y138/FAN_BOUNCE5 INT_R_X29Y138/IMUX1 INT_R_X29Y138/LOGIC_OUTS16 VBRK_X73Y144/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y138/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X30Y138/INT_L.ER1END3->>IMUX_L38 INT_R_X29Y138/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X29Y138/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X29Y138/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X29Y138/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[19] - 
wires: CLBLL_R_X29Y138/CLBLL_IMUX4 CLBLL_R_X29Y138/CLBLL_LL_A6 CLBLL_R_X29Y138/CLBLL_WR1END2 CLBLM_L_X30Y138/CLBLM_IMUX40 CLBLM_L_X30Y138/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y138/CLBLM_L_DMUX CLBLM_L_X30Y138/CLBLM_M_D1 CLBLM_L_X30Y138/CLBLM_WR1END2 INT_L_X30Y137/FAN_BOUNCE_S3_2 INT_L_X30Y138/FAN_ALT2 INT_L_X30Y138/FAN_BOUNCE2 INT_L_X30Y138/IMUX_L40 INT_L_X30Y138/LOGIC_OUTS_L19 INT_L_X30Y138/WR1BEG2 INT_R_X29Y138/IMUX4 INT_R_X29Y138/WR1END2 VBRK_X73Y144/VBRK_WR1END2 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y138/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y138/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y138/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X30Y138/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 INT_L_X30Y138/INT_L.LOGIC_OUTS_L19->>WR1BEG2 INT_R_X29Y138/INT_R.WR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[19] - 
wires: CLBLL_L_X32Y140/CLBLL_LL_DMUX CLBLL_L_X32Y140/CLBLL_LOGIC_OUTS23 CLBLL_L_X32Y140/CLBLL_SW4A1 CLBLL_R_X29Y137/CLBLL_NW2A2 CLBLL_R_X29Y138/CLBLL_IMUX2 CLBLL_R_X29Y138/CLBLL_LL_A2 CLBLL_R_X29Y138/CLBLL_NE2A2 CLBLM_L_X30Y137/CLBLM_NW2A2 CLBLM_L_X30Y138/CLBLM_IMUX43 CLBLM_L_X30Y138/CLBLM_M_D6 CLBLM_L_X30Y138/CLBLM_NE2A2 CLK_FEED_X78Y146/CLK_FEED_SW4A1 INT_INTERFACE_R_X31Y140/INT_INTERFACE_SW4A1 INT_L_X30Y136/NW2BEG2 INT_L_X30Y136/SW6END1 INT_L_X30Y137/NW2A2 INT_L_X30Y138/IMUX_L43 INT_L_X30Y138/NE2END2 INT_L_X32Y140/LOGIC_OUTS_L23 INT_L_X32Y140/SW6BEG1 INT_R_X29Y137/NE2BEG2 INT_R_X29Y137/NL1BEG1 INT_R_X29Y137/NW2END2 INT_R_X29Y138/IMUX2 INT_R_X29Y138/NE2A2 INT_R_X29Y138/NL1END1 INT_R_X31Y136/SW6E1 INT_R_X31Y137/SW6D1 INT_R_X31Y138/SW6C1 INT_R_X31Y139/SW6B1 INT_R_X31Y140/SW6A1 VBRK_X73Y143/VBRK_NW2A2 VBRK_X73Y144/VBRK_NE2A2 VBRK_X79Y146/VBRK_SW4A1 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X30Y136/INT_L.SW6END1->>NW2BEG2 INT_L_X30Y138/INT_L.NE2END2->>IMUX_L43 INT_L_X32Y140/INT_L.LOGIC_OUTS_L23->>SW6BEG1 INT_R_X29Y137/INT_R.NW2END2->>NE2BEG2 INT_R_X29Y137/INT_R.NW2END2->>NL1BEG1 INT_R_X29Y138/INT_R.NL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[19]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_3_n_0 - 
wires: CLBLL_R_X29Y138/CLBLL_ER1BEG2 CLBLL_R_X29Y138/CLBLL_LL_B CLBLL_R_X29Y138/CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y138/CLBLM_BYP3 CLBLM_L_X30Y138/CLBLM_ER1BEG2 CLBLM_L_X30Y138/CLBLM_M_CX INT_L_X30Y138/BYP_ALT3 INT_L_X30Y138/BYP_L3 INT_L_X30Y138/ER1END2 INT_R_X29Y138/ER1BEG2 INT_R_X29Y138/LOGIC_OUTS13 VBRK_X73Y144/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y138/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX INT_L_X30Y138/INT_L.BYP_ALT3->>BYP_L3 INT_L_X30Y138/INT_L.ER1END2->>BYP_ALT3 INT_R_X29Y138/INT_R.LOGIC_OUTS13->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[18] - 
wires: CLBLL_R_X29Y137/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y137/CLBLL_L_DMUX CLBLL_R_X29Y138/CLBLL_IMUX27 CLBLL_R_X29Y138/CLBLL_LL_B4 CLBLL_R_X29Y140/CLBLL_EL1BEG0 CLBLM_L_X30Y138/CLBLM_IMUX32 CLBLM_L_X30Y138/CLBLM_M_C1 CLBLM_L_X30Y140/CLBLM_EL1BEG0 INT_L_X30Y138/IMUX_L32 INT_L_X30Y138/SS2END0 INT_L_X30Y139/EL1END_S3_0 INT_L_X30Y139/SS2A0 INT_L_X30Y140/EL1END0 INT_L_X30Y140/SS2BEG0 INT_R_X29Y137/LOGIC_OUTS19 INT_R_X29Y137/NR1BEG1 INT_R_X29Y138/IMUX27 INT_R_X29Y138/NN2BEG1 INT_R_X29Y138/NR1END1 INT_R_X29Y139/NN2A1 INT_R_X29Y140/EL1BEG0 INT_R_X29Y140/NN2END1 VBRK_X73Y146/VBRK_EL1BEG0 
pips: CLBLL_R_X29Y137/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X30Y138/INT_L.SS2END0->>IMUX_L32 INT_L_X30Y140/INT_L.EL1END0->>SS2BEG0 INT_R_X29Y137/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X29Y138/INT_R.NR1END1->>IMUX27 INT_R_X29Y138/INT_R.NR1END1->>NN2BEG1 INT_R_X29Y140/INT_R.NN2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[18] - 
wires: CLBLL_R_X29Y138/CLBLL_IMUX15 CLBLL_R_X29Y138/CLBLL_LL_B1 CLBLL_R_X29Y139/CLBLL_NW2A0 CLBLM_L_X30Y138/CLBLM_IMUX22 CLBLM_L_X30Y138/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y138/CLBLM_L_CMUX CLBLM_L_X30Y138/CLBLM_M_C3 CLBLM_L_X30Y139/CLBLM_NW2A0 INT_L_X30Y138/IMUX_L22 INT_L_X30Y138/LOGIC_OUTS_L18 INT_L_X30Y138/NL1BEG_N3 INT_L_X30Y138/NW2BEG0 INT_L_X30Y139/NW2A0 INT_R_X29Y138/IMUX15 INT_R_X29Y138/NW2END_S0_0 INT_R_X29Y139/NW2END0 VBRK_X73Y145/VBRK_NW2A0 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y138/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y138/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X30Y138/INT_L.LOGIC_OUTS_L18->>NW2BEG0 INT_L_X30Y138/INT_L.NL1BEG_N3->>IMUX_L22 INT_R_X29Y138/INT_R.NW2END_S0_0->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[18] - 
wires: CLBLL_L_X32Y140/CLBLL_LL_CMUX CLBLL_L_X32Y140/CLBLL_LOGIC_OUTS22 CLBLL_L_X32Y140/CLBLL_SW4A0 CLBLL_R_X29Y135/CLBLL_WL1END3 CLBLL_R_X29Y138/CLBLL_EL1BEG2 CLBLL_R_X29Y138/CLBLL_IMUX17 CLBLL_R_X29Y138/CLBLL_LL_B3 CLBLM_L_X30Y135/CLBLM_WL1END3 CLBLM_L_X30Y138/CLBLM_EL1BEG2 CLBLM_L_X30Y138/CLBLM_IMUX35 CLBLM_L_X30Y138/CLBLM_M_C6 CLK_FEED_X78Y146/CLK_FEED_SW4A0 INT_INTERFACE_R_X31Y140/INT_INTERFACE_SW4A0 INT_L_X30Y135/WL1BEG3 INT_L_X30Y136/SW6END0 INT_L_X30Y136/WL1BEG_N3 INT_L_X30Y138/EL1END2 INT_L_X30Y138/IMUX_L35 INT_L_X32Y140/LOGIC_OUTS_L22 INT_L_X32Y140/SW6BEG0 INT_R_X29Y135/WL1END3 INT_R_X29Y136/NN2BEG0 INT_R_X29Y136/WL1END_N1_3 INT_R_X29Y137/NN2A0 INT_R_X29Y137/NN2END_S2_0 INT_R_X29Y138/EL1BEG2 INT_R_X29Y138/IMUX17 INT_R_X29Y138/NL1BEG_N3 INT_R_X29Y138/NN2END0 INT_R_X31Y136/SW6E0 INT_R_X31Y137/SW6D0 INT_R_X31Y138/SW6C0 INT_R_X31Y139/SW6B0 INT_R_X31Y140/SW6A0 VBRK_X73Y141/VBRK_WL1END3 VBRK_X73Y144/VBRK_EL1BEG2 VBRK_X79Y146/VBRK_SW4A0 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X30Y136/INT_L.SW6END0->>WL1BEG_N3 INT_L_X30Y138/INT_L.EL1END2->>IMUX_L35 INT_L_X32Y140/INT_L.LOGIC_OUTS_L22->>SW6BEG0 INT_R_X29Y136/INT_R.WL1END_N1_3->>NN2BEG0 INT_R_X29Y138/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X29Y138/INT_R.NN2END0->>IMUX17 INT_R_X29Y138/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[19]_i_4_n_0 - 
wires: CLBLL_R_X29Y138/CLBLL_EL1BEG1 CLBLL_R_X29Y138/CLBLL_LL_C CLBLL_R_X29Y138/CLBLL_LOGIC_OUTS14 CLBLM_L_X30Y138/CLBLM_BYP4 CLBLM_L_X30Y138/CLBLM_EL1BEG1 CLBLM_L_X30Y138/CLBLM_M_BX INT_L_X30Y138/BYP_ALT4 INT_L_X30Y138/BYP_L4 INT_L_X30Y138/EL1END1 INT_R_X29Y138/EL1BEG1 INT_R_X29Y138/LOGIC_OUTS14 VBRK_X73Y144/VBRK_EL1BEG1 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X30Y138/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X30Y138/INT_L.BYP_ALT4->>BYP_L4 INT_L_X30Y138/INT_L.EL1END1->>BYP_ALT4 INT_R_X29Y138/INT_R.LOGIC_OUTS14->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[17] - 
wires: CLBLL_R_X29Y137/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y137/CLBLL_L_CMUX CLBLL_R_X29Y138/CLBLL_IMUX32 CLBLL_R_X29Y138/CLBLL_LL_C1 CLBLL_R_X29Y138/CLBLL_NE2A0 CLBLM_L_X30Y138/CLBLM_IMUX17 CLBLM_L_X30Y138/CLBLM_M_B3 CLBLM_L_X30Y138/CLBLM_NE2A0 INT_L_X30Y137/NE2END_S3_0 INT_L_X30Y138/IMUX_L17 INT_L_X30Y138/NE2END0 INT_R_X29Y137/LOGIC_OUTS18 INT_R_X29Y137/NE2BEG0 INT_R_X29Y137/NR1BEG0 INT_R_X29Y138/IMUX32 INT_R_X29Y138/NE2A0 INT_R_X29Y138/NR1END0 VBRK_X73Y144/VBRK_NE2A0 
pips: CLBLL_R_X29Y137/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X30Y138/INT_L.NE2END0->>IMUX_L17 INT_R_X29Y137/INT_R.LOGIC_OUTS18->>NE2BEG0 INT_R_X29Y137/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X29Y138/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[17] - 
wires: CLBLL_R_X27Y138/CLBLL_ER1BEG3 CLBLL_R_X27Y138/CLBLL_WW2END2 CLBLL_R_X29Y138/CLBLL_EE2A3 CLBLL_R_X29Y138/CLBLL_IMUX28 CLBLL_R_X29Y138/CLBLL_LL_C4 CLBLL_R_X29Y138/CLBLL_WL1END2 CLBLM_L_X28Y138/CLBLM_ER1BEG3 CLBLM_L_X28Y138/CLBLM_WW2END2 CLBLM_L_X30Y138/CLBLM_EE2A3 CLBLM_L_X30Y138/CLBLM_IMUX15 CLBLM_L_X30Y138/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y138/CLBLM_L_BMUX CLBLM_L_X30Y138/CLBLM_M_B1 CLBLM_L_X30Y138/CLBLM_WL1END2 INT_L_X28Y138/EE2BEG3 INT_L_X28Y138/ER1END3 INT_L_X28Y138/WW2A2 INT_L_X28Y139/ER1END_N3_3 INT_L_X30Y138/EE2END3 INT_L_X30Y138/IMUX_L15 INT_L_X30Y138/LOGIC_OUTS_L17 INT_L_X30Y138/WL1BEG2 INT_R_X27Y138/ER1BEG3 INT_R_X27Y138/WW2END2 INT_R_X29Y138/EE2A3 INT_R_X29Y138/IMUX28 INT_R_X29Y138/WL1END2 INT_R_X29Y138/WW2BEG2 VBRK_X73Y144/VBRK_EE2A3 VBRK_X73Y144/VBRK_WL1END2 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y138/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y138/INT_L.ER1END3->>EE2BEG3 INT_L_X30Y138/INT_L.EE2END3->>IMUX_L15 INT_L_X30Y138/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_R_X27Y138/INT_R.WW2END2->>ER1BEG3 INT_R_X29Y138/INT_R.WL1END2->>IMUX28 INT_R_X29Y138/INT_R.WL1END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[17] - 
wires: CLBLL_L_X32Y140/CLBLL_LL_BMUX CLBLL_L_X32Y140/CLBLL_LOGIC_OUTS21 CLBLL_L_X32Y140/CLBLL_WW4A3 CLBLL_R_X27Y136/CLBLL_EE2BEG3 CLBLL_R_X27Y136/CLBLL_EE4A2 CLBLL_R_X27Y140/CLBLL_SW4A2 CLBLL_R_X29Y136/CLBLL_EE4C2 CLBLL_R_X29Y138/CLBLL_IMUX22 CLBLL_R_X29Y138/CLBLL_LL_C3 CLBLL_R_X29Y140/CLBLL_WW4C3 CLBLM_L_X28Y136/CLBLM_EE2BEG3 CLBLM_L_X28Y136/CLBLM_EE4A2 CLBLM_L_X28Y140/CLBLM_SW4A2 CLBLM_L_X30Y136/CLBLM_EE4C2 CLBLM_L_X30Y138/CLBLM_IMUX27 CLBLM_L_X30Y138/CLBLM_M_B4 CLBLM_L_X30Y140/CLBLM_WW4C3 CLK_FEED_X78Y146/CLK_FEED_WW4A3 INT_INTERFACE_R_X31Y140/INT_INTERFACE_WW4A3 INT_L_X26Y136/EE4BEG2 INT_L_X26Y136/ER1BEG3 INT_L_X26Y136/SW6END2 INT_L_X28Y136/EE2A3 INT_L_X28Y136/EE4B2 INT_L_X28Y140/SW6BEG2 INT_L_X28Y140/WW4END3 INT_L_X30Y136/EE4END2 INT_L_X30Y136/NN2BEG2 INT_L_X30Y137/NN2A2 INT_L_X30Y138/IMUX_L27 INT_L_X30Y138/NN2END2 INT_L_X30Y140/WW4B3 INT_L_X32Y140/LOGIC_OUTS_L21 INT_L_X32Y140/WW4BEG3 INT_R_X27Y136/EE2BEG3 INT_R_X27Y136/EE4A2 INT_R_X27Y136/ER1END3 INT_R_X27Y136/SW6E2 INT_R_X27Y137/ER1END_N3_3 INT_R_X27Y137/SW6D2 INT_R_X27Y138/SW6C2 INT_R_X27Y139/SW6B2 INT_R_X27Y140/SW6A2 INT_R_X29Y136/EE2END3 INT_R_X29Y136/EE4C2 INT_R_X29Y136/NN2BEG3 INT_R_X29Y137/NN2A3 INT_R_X29Y138/IMUX22 INT_R_X29Y138/NN2END3 INT_R_X29Y140/WW4C3 INT_R_X31Y140/WW4A3 VBRK_X73Y142/VBRK_EE4C2 VBRK_X73Y146/VBRK_WW4C3 VBRK_X79Y146/VBRK_WW4A3 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X26Y136/INT_L.SW6END2->>EE4BEG2 INT_L_X26Y136/INT_L.SW6END2->>ER1BEG3 INT_L_X28Y140/INT_L.WW4END3->>SW6BEG2 INT_L_X30Y136/INT_L.EE4END2->>NN2BEG2 INT_L_X30Y138/INT_L.NN2END2->>IMUX_L27 INT_L_X32Y140/INT_L.LOGIC_OUTS_L21->>WW4BEG3 INT_R_X27Y136/INT_R.ER1END3->>EE2BEG3 INT_R_X29Y136/INT_R.EE2END3->>NN2BEG3 INT_R_X29Y138/INT_R.NN2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[19]_i_5_n_0 - 
wires: CLBLL_R_X29Y137/CLBLL_SE2A1 CLBLL_R_X29Y138/CLBLL_LL_D CLBLL_R_X29Y138/CLBLL_LL_DMUX CLBLL_R_X29Y138/CLBLL_LOGIC_OUTS23 CLBLM_L_X30Y137/CLBLM_SE2A1 CLBLM_L_X30Y138/CLBLM_BYP1 CLBLM_L_X30Y138/CLBLM_M_AX INT_L_X30Y137/NR1BEG1 INT_L_X30Y137/SE2END1 INT_L_X30Y138/BYP_ALT1 INT_L_X30Y138/BYP_L1 INT_L_X30Y138/GFAN0 INT_L_X30Y138/NR1END1 INT_R_X29Y137/SE2A1 INT_R_X29Y138/LOGIC_OUTS23 INT_R_X29Y138/SE2BEG1 VBRK_X73Y143/VBRK_SE2A1 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X29Y138/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X30Y138/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X30Y137/INT_L.SE2END1->>NR1BEG1 INT_L_X30Y138/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y138/INT_L.GFAN0->>BYP_ALT1 INT_L_X30Y138/INT_L.NR1END1->>GFAN0 INT_R_X29Y138/INT_R.LOGIC_OUTS23->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[16] - 
wires: CLBLL_R_X29Y137/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y137/CLBLL_L_BMUX CLBLL_R_X29Y138/CLBLL_IMUX43 CLBLL_R_X29Y138/CLBLL_LL_D6 CLBLL_R_X29Y138/CLBLL_NE2A3 CLBLM_L_X30Y138/CLBLM_IMUX7 CLBLM_L_X30Y138/CLBLM_M_A1 CLBLM_L_X30Y138/CLBLM_NE2A3 INT_L_X30Y138/IMUX_L7 INT_L_X30Y138/NE2END3 INT_R_X29Y137/LOGIC_OUTS17 INT_R_X29Y137/NE2BEG3 INT_R_X29Y137/NL1BEG2 INT_R_X29Y138/IMUX43 INT_R_X29Y138/NE2A3 INT_R_X29Y138/NL1END2 VBRK_X73Y144/VBRK_NE2A3 
pips: CLBLL_R_X29Y137/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X30Y138/INT_L.NE2END3->>IMUX_L7 INT_R_X29Y137/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X29Y137/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X29Y138/INT_R.NL1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[16] - 
wires: CLBLL_R_X29Y138/CLBLL_IMUX38 CLBLL_R_X29Y138/CLBLL_LL_D3 CLBLL_R_X29Y138/CLBLL_WR1END3 CLBLM_L_X30Y138/CLBLM_IMUX11 CLBLM_L_X30Y138/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y138/CLBLM_L_AMUX CLBLM_L_X30Y138/CLBLM_M_A4 CLBLM_L_X30Y138/CLBLM_WR1END3 INT_L_X30Y138/FAN_ALT5 INT_L_X30Y138/FAN_BOUNCE5 INT_L_X30Y138/IMUX_L11 INT_L_X30Y138/LOGIC_OUTS_L16 INT_L_X30Y138/WR1BEG3 INT_R_X29Y138/IMUX38 INT_R_X29Y138/WR1END3 VBRK_X73Y144/VBRK_WR1END3 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y138/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y138/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y138/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X30Y138/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X30Y138/INT_L.LOGIC_OUTS_L16->>WR1BEG3 INT_R_X29Y138/INT_R.WR1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[16] - 
wires: CLBLL_L_X32Y140/CLBLL_LL_AMUX CLBLL_L_X32Y140/CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y140/CLBLL_SW4A2 CLBLL_R_X29Y138/CLBLL_IMUX44 CLBLL_R_X29Y138/CLBLL_LL_D4 CLBLL_R_X29Y138/CLBLL_NW2A2 CLBLM_L_X30Y138/CLBLM_IMUX1 CLBLM_L_X30Y138/CLBLM_M_A3 CLBLM_L_X30Y138/CLBLM_NW2A2 CLK_FEED_X78Y146/CLK_FEED_SW4A2 INT_INTERFACE_R_X31Y140/INT_INTERFACE_SW4A2 INT_L_X30Y136/NL1BEG2 INT_L_X30Y136/SW6END2 INT_L_X30Y137/NL1BEG1 INT_L_X30Y137/NL1END2 INT_L_X30Y137/NW2BEG2 INT_L_X30Y138/IMUX_L1 INT_L_X30Y138/NL1END1 INT_L_X30Y138/NW2A2 INT_L_X32Y140/LOGIC_OUTS_L20 INT_L_X32Y140/SW6BEG2 INT_R_X29Y138/IMUX44 INT_R_X29Y138/NW2END2 INT_R_X31Y136/SW6E2 INT_R_X31Y137/SW6D2 INT_R_X31Y138/SW6C2 INT_R_X31Y139/SW6B2 INT_R_X31Y140/SW6A2 VBRK_X73Y144/VBRK_NW2A2 VBRK_X79Y146/VBRK_SW4A2 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y138/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X30Y138/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X30Y136/INT_L.SW6END2->>NL1BEG2 INT_L_X30Y137/INT_L.NL1END2->>NL1BEG1 INT_L_X30Y137/INT_L.NL1END2->>NW2BEG2 INT_L_X30Y138/INT_L.NL1END1->>IMUX_L1 INT_L_X32Y140/INT_L.LOGIC_OUTS_L20->>SW6BEG2 INT_R_X29Y138/INT_R.NW2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[19]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[19]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_2_n_0 - 
wires: CLBLL_R_X29Y139/CLBLL_EE2A3 CLBLM_L_X28Y139/CLBLM_LOGIC_OUTS8 CLBLM_L_X28Y139/CLBLM_L_A CLBLM_L_X30Y139/CLBLM_BYP6 CLBLM_L_X30Y139/CLBLM_EE2A3 CLBLM_L_X30Y139/CLBLM_M_DX INT_L_X28Y139/EE2BEG3 INT_L_X28Y139/LOGIC_OUTS_L8 INT_L_X28Y139/NL1BEG_N3 INT_L_X30Y139/BYP_ALT6 INT_L_X30Y139/BYP_L6 INT_L_X30Y139/EE2END3 INT_R_X29Y139/EE2A3 VBRK_X73Y145/VBRK_EE2A3 
pips: CLBLM_L_X28Y139/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y139/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X28Y139/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X28Y139/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X30Y139/INT_L.BYP_ALT6->>BYP_L6 INT_L_X30Y139/INT_L.EE2END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[23] - 
wires: CLBLL_R_X29Y139/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y139/CLBLL_L_AMUX CLBLL_R_X29Y141/CLBLL_EE2A3 CLBLM_L_X28Y139/CLBLM_IMUX6 CLBLM_L_X28Y139/CLBLM_L_A1 CLBLM_L_X30Y139/CLBLM_IMUX47 CLBLM_L_X30Y139/CLBLM_M_D5 CLBLM_L_X30Y141/CLBLM_EE2A3 INT_L_X28Y139/IMUX_L6 INT_L_X28Y139/NN2BEG3 INT_L_X28Y139/WR1END3 INT_L_X28Y140/NN2A3 INT_L_X28Y141/EE2BEG3 INT_L_X28Y141/NN2END3 INT_L_X30Y139/IMUX_L47 INT_L_X30Y139/SS2END3 INT_L_X30Y140/SS2A3 INT_L_X30Y140/SS2END_N0_3 INT_L_X30Y141/EE2END3 INT_L_X30Y141/SS2BEG3 INT_R_X29Y139/LOGIC_OUTS16 INT_R_X29Y139/WR1BEG3 INT_R_X29Y141/EE2A3 VBRK_X73Y147/VBRK_EE2A3 
pips: CLBLL_R_X29Y139/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X28Y139/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X28Y139/INT_L.WR1END3->>IMUX_L6 INT_L_X28Y139/INT_L.WR1END3->>NN2BEG3 INT_L_X28Y141/INT_L.NN2END3->>EE2BEG3 INT_L_X30Y139/INT_L.SS2END3->>IMUX_L47 INT_L_X30Y141/INT_L.EE2END3->>SS2BEG3 INT_R_X29Y139/INT_R.LOGIC_OUTS16->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[23] - 
wires: CLBLL_R_X29Y139/CLBLL_WW2A1 CLBLM_L_X28Y139/CLBLM_IMUX3 CLBLM_L_X28Y139/CLBLM_L_A2 CLBLM_L_X30Y139/CLBLM_IMUX40 CLBLM_L_X30Y139/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y139/CLBLM_L_DMUX CLBLM_L_X30Y139/CLBLM_M_D1 CLBLM_L_X30Y139/CLBLM_WW2A1 INT_L_X28Y139/IMUX_L3 INT_L_X28Y139/WW2END1 INT_L_X30Y138/FAN_BOUNCE_S3_2 INT_L_X30Y139/FAN_ALT2 INT_L_X30Y139/FAN_BOUNCE2 INT_L_X30Y139/IMUX_L40 INT_L_X30Y139/LOGIC_OUTS_L19 INT_L_X30Y139/WW2BEG1 INT_R_X29Y139/WW2A1 VBRK_X73Y145/VBRK_WW2A1 
pips: CLBLM_L_X28Y139/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y139/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y139/INT_L.WW2END1->>IMUX_L3 INT_L_X30Y139/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y139/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X30Y139/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 INT_L_X30Y139/INT_L.LOGIC_OUTS_L19->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[23] - 
wires: CLBLL_L_X32Y141/CLBLL_LL_DMUX CLBLL_L_X32Y141/CLBLL_LOGIC_OUTS23 CLBLL_L_X32Y141/CLBLL_WW4A1 CLBLL_R_X29Y139/CLBLL_NE2A2 CLBLL_R_X29Y141/CLBLL_WW4C1 CLBLM_L_X28Y139/CLBLM_IMUX10 CLBLM_L_X28Y139/CLBLM_L_A4 CLBLM_L_X30Y139/CLBLM_IMUX43 CLBLM_L_X30Y139/CLBLM_M_D6 CLBLM_L_X30Y139/CLBLM_NE2A2 CLBLM_L_X30Y141/CLBLM_WW4C1 CLK_FEED_X78Y147/CLK_FEED_WW4A1 INT_INTERFACE_R_X31Y141/INT_INTERFACE_WW4A1 INT_L_X28Y138/SE2A2 INT_L_X28Y139/IMUX_L10 INT_L_X28Y139/SE2BEG2 INT_L_X28Y139/SR1END2 INT_L_X28Y139/SS2END0 INT_L_X28Y140/SR1BEG2 INT_L_X28Y140/SR1END1 INT_L_X28Y140/SS2A0 INT_L_X28Y141/SR1BEG1 INT_L_X28Y141/SS2BEG0 INT_L_X28Y141/WW4END1 INT_L_X30Y139/IMUX_L43 INT_L_X30Y139/NE2END2 INT_L_X30Y141/WW4B1 INT_L_X32Y141/LOGIC_OUTS_L23 INT_L_X32Y141/WW4BEG1 INT_R_X29Y138/NE2BEG2 INT_R_X29Y138/SE2END2 INT_R_X29Y139/NE2A2 INT_R_X29Y141/WW4C1 INT_R_X31Y141/WW4A1 VBRK_X73Y145/VBRK_NE2A2 VBRK_X73Y147/VBRK_WW4C1 VBRK_X79Y147/VBRK_WW4A1 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X28Y139/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X28Y139/INT_L.SR1END2->>SE2BEG2 INT_L_X28Y139/INT_L.SS2END0->>IMUX_L10 INT_L_X28Y140/INT_L.SR1END1->>SR1BEG2 INT_L_X28Y141/INT_L.WW4END1->>SR1BEG1 INT_L_X28Y141/INT_L.WW4END1->>SS2BEG0 INT_L_X30Y139/INT_L.NE2END2->>IMUX_L43 INT_L_X32Y141/INT_L.LOGIC_OUTS_L23->>WW4BEG1 INT_R_X29Y138/INT_R.SE2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[23]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_3_n_0 - 
wires: CLBLM_L_X30Y139/CLBLM_BYP3 CLBLM_L_X30Y139/CLBLM_M_CX CLBLM_L_X30Y142/CLBLM_LOGIC_OUTS20 CLBLM_L_X30Y142/CLBLM_M_A CLBLM_L_X30Y142/CLBLM_M_AMUX INT_L_X30Y139/BYP_ALT3 INT_L_X30Y139/BYP_L3 INT_L_X30Y139/SL1END2 INT_L_X30Y140/SL1BEG2 INT_L_X30Y140/SS2END2 INT_L_X30Y141/SS2A2 INT_L_X30Y142/LOGIC_OUTS_L20 INT_L_X30Y142/SS2BEG2 
pips: CLBLM_L_X30Y139/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X30Y142/CLBLM_L.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_L_X30Y142/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X30Y139/INT_L.BYP_ALT3->>BYP_L3 INT_L_X30Y139/INT_L.SL1END2->>BYP_ALT3 INT_L_X30Y140/INT_L.SS2END2->>SL1BEG2 INT_L_X30Y142/INT_L.LOGIC_OUTS_L20->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[22] - 
wires: CLBLL_R_X29Y138/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y138/CLBLL_L_DMUX CLBLL_R_X29Y139/CLBLL_EL1BEG3 CLBLL_R_X29Y142/CLBLL_NE2A0 CLBLM_L_X30Y139/CLBLM_EL1BEG3 CLBLM_L_X30Y139/CLBLM_IMUX22 CLBLM_L_X30Y139/CLBLM_M_C3 CLBLM_L_X30Y142/CLBLM_IMUX1 CLBLM_L_X30Y142/CLBLM_M_A3 CLBLM_L_X30Y142/CLBLM_NE2A0 INT_L_X30Y139/EL1END3 INT_L_X30Y139/IMUX_L22 INT_L_X30Y141/NE2END_S3_0 INT_L_X30Y142/IMUX_L1 INT_L_X30Y142/NE2END0 INT_R_X29Y138/LOGIC_OUTS19 INT_R_X29Y138/NR1BEG1 INT_R_X29Y139/EL1BEG3 INT_R_X29Y139/NL1BEG0 INT_R_X29Y139/NL1END_S3_0 INT_R_X29Y139/NR1END1 INT_R_X29Y140/EL1BEG_N3 INT_R_X29Y140/NL1END0 INT_R_X29Y140/NR1BEG0 INT_R_X29Y141/NE2BEG0 INT_R_X29Y141/NR1END0 INT_R_X29Y142/NE2A0 VBRK_X73Y145/VBRK_EL1BEG3 VBRK_X73Y148/VBRK_NE2A0 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X30Y139/INT_L.EL1END3->>IMUX_L22 INT_L_X30Y142/INT_L.NE2END0->>IMUX_L1 INT_R_X29Y138/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X29Y139/INT_R.NR1END1->>NL1BEG0 INT_R_X29Y140/INT_R.NL1END0->>EL1BEG_N3 INT_R_X29Y140/INT_R.NL1END0->>NR1BEG0 INT_R_X29Y141/INT_R.NR1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[22] - 
wires: CLBLM_L_X30Y139/CLBLM_IMUX29 CLBLM_L_X30Y139/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y139/CLBLM_L_CMUX CLBLM_L_X30Y139/CLBLM_M_C2 CLBLM_L_X30Y142/CLBLM_IMUX8 CLBLM_L_X30Y142/CLBLM_M_A5 INT_L_X30Y139/IMUX_L29 INT_L_X30Y139/LOGIC_OUTS_L18 INT_L_X30Y139/NL1BEG_N3 INT_L_X30Y139/NR1BEG0 INT_L_X30Y140/NN2BEG0 INT_L_X30Y140/NR1END0 INT_L_X30Y141/NN2A0 INT_L_X30Y141/NN2END_S2_0 INT_L_X30Y142/IMUX_L8 INT_L_X30Y142/NN2END0 
pips: CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y139/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X30Y139/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X30Y139/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X30Y139/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X30Y140/INT_L.NR1END0->>NN2BEG0 INT_L_X30Y142/INT_L.NN2END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[22] - 
wires: CLBLL_L_X32Y141/CLBLL_LL_CMUX CLBLL_L_X32Y141/CLBLL_LOGIC_OUTS22 CLBLL_L_X32Y142/CLBLL_WW4B0 CLBLL_R_X29Y140/CLBLL_SE4C1 CLBLL_R_X29Y142/CLBLL_ER1BEG0 CLBLL_R_X29Y142/CLBLL_WW4END0 CLBLM_L_X30Y139/CLBLM_IMUX35 CLBLM_L_X30Y139/CLBLM_M_C6 CLBLM_L_X30Y140/CLBLM_SE4C1 CLBLM_L_X30Y142/CLBLM_ER1BEG0 CLBLM_L_X30Y142/CLBLM_IMUX2 CLBLM_L_X30Y142/CLBLM_M_A2 CLBLM_L_X30Y142/CLBLM_WW4END0 CLK_FEED_X78Y148/CLK_FEED_WW4B0 INT_INTERFACE_R_X31Y142/INT_INTERFACE_WW4B0 INT_L_X28Y142/NN2BEG1 INT_L_X28Y142/WR1END1 INT_L_X28Y143/NN2A1 INT_L_X28Y144/NN2END1 INT_L_X28Y144/SE6BEG1 INT_L_X30Y139/IMUX_L35 INT_L_X30Y139/SL1END1 INT_L_X30Y140/SE6END1 INT_L_X30Y140/SL1BEG1 INT_L_X30Y142/ER1END0 INT_L_X30Y142/IMUX_L2 INT_L_X30Y142/WW4C0 INT_L_X32Y141/LOGIC_OUTS_L22 INT_L_X32Y141/NE2BEG0 INT_L_X32Y142/NE2A0 INT_L_X32Y142/WW4A0 INT_R_X29Y140/SE6E1 INT_R_X29Y141/ER1BEG_S0 INT_R_X29Y141/SE6D1 INT_R_X29Y141/WW4END_S0_0 INT_R_X29Y142/ER1BEG0 INT_R_X29Y142/SE6C1 INT_R_X29Y142/WR1BEG1 INT_R_X29Y142/WW4END0 INT_R_X29Y143/SE6B1 INT_R_X29Y144/SE6A1 INT_R_X31Y142/WW4B0 INT_R_X33Y141/NE2END_S3_0 INT_R_X33Y142/NE2END0 INT_R_X33Y142/WW4BEG0 VBRK_X73Y146/VBRK_SE4C1 VBRK_X73Y148/VBRK_ER1BEG0 VBRK_X73Y148/VBRK_WW4END0 VBRK_X79Y148/VBRK_WW4B0 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X28Y142/INT_L.WR1END1->>NN2BEG1 INT_L_X28Y144/INT_L.NN2END1->>SE6BEG1 INT_L_X30Y139/INT_L.SL1END1->>IMUX_L35 INT_L_X30Y140/INT_L.SE6END1->>SL1BEG1 INT_L_X30Y142/INT_L.ER1END0->>IMUX_L2 INT_L_X32Y141/INT_L.LOGIC_OUTS_L22->>NE2BEG0 INT_R_X29Y141/INT_R.WW4END_S0_0->>ER1BEG_S0 INT_R_X29Y142/INT_R.WW4END0->>WR1BEG1 INT_R_X33Y142/INT_R.NE2END0->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[23]_i_4_n_0 - 
wires: CLBLL_R_X29Y139/CLBLL_ER1BEG1 CLBLL_R_X29Y139/CLBLL_LL_C CLBLL_R_X29Y139/CLBLL_LL_CMUX CLBLL_R_X29Y139/CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y139/CLBLM_BYP4 CLBLM_L_X30Y139/CLBLM_ER1BEG1 CLBLM_L_X30Y139/CLBLM_M_BX INT_L_X30Y139/BYP_ALT4 INT_L_X30Y139/BYP_L4 INT_L_X30Y139/ER1END1 INT_R_X29Y139/ER1BEG1 INT_R_X29Y139/LOGIC_OUTS22 VBRK_X73Y145/VBRK_ER1BEG1 
pips: CLBLL_R_X29Y139/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X29Y139/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y139/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X30Y139/INT_L.BYP_ALT4->>BYP_L4 INT_L_X30Y139/INT_L.ER1END1->>BYP_ALT4 INT_R_X29Y139/INT_R.LOGIC_OUTS22->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[21] - 
wires: CLBLL_R_X29Y138/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y138/CLBLL_L_CMUX CLBLL_R_X29Y139/CLBLL_IMUX31 CLBLL_R_X29Y139/CLBLL_LL_C5 CLBLL_R_X29Y139/CLBLL_NE2A0 CLBLM_L_X30Y139/CLBLM_IMUX17 CLBLM_L_X30Y139/CLBLM_M_B3 CLBLM_L_X30Y139/CLBLM_NE2A0 INT_L_X30Y138/NE2END_S3_0 INT_L_X30Y139/IMUX_L17 INT_L_X30Y139/NE2END0 INT_R_X29Y138/LOGIC_OUTS18 INT_R_X29Y138/NE2BEG0 INT_R_X29Y138/NN2BEG0 INT_R_X29Y139/IMUX31 INT_R_X29Y139/NE2A0 INT_R_X29Y139/NN2A0 INT_R_X29Y139/NN2END_S2_0 INT_R_X29Y140/NN2END0 VBRK_X73Y145/VBRK_NE2A0 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X30Y139/INT_L.NE2END0->>IMUX_L17 INT_R_X29Y138/INT_R.LOGIC_OUTS18->>NE2BEG0 INT_R_X29Y138/INT_R.LOGIC_OUTS18->>NN2BEG0 INT_R_X29Y139/INT_R.NN2END_S2_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[21] - 
wires: CLBLL_R_X29Y139/CLBLL_IMUX28 CLBLL_R_X29Y139/CLBLL_LL_C4 CLBLL_R_X29Y139/CLBLL_WL1END2 CLBLM_L_X30Y139/CLBLM_IMUX18 CLBLM_L_X30Y139/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y139/CLBLM_L_BMUX CLBLM_L_X30Y139/CLBLM_M_B2 CLBLM_L_X30Y139/CLBLM_WL1END2 INT_L_X30Y139/IMUX_L18 INT_L_X30Y139/LOGIC_OUTS_L17 INT_L_X30Y139/SR1BEG_S0 INT_L_X30Y139/WL1BEG2 INT_R_X29Y139/IMUX28 INT_R_X29Y139/WL1END2 VBRK_X73Y145/VBRK_WL1END2 
pips: CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y139/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y139/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X30Y139/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_L_X30Y139/INT_L.SR1BEG_S0->>IMUX_L18 INT_R_X29Y139/INT_R.WL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[21] - 
wires: CLBLL_L_X32Y141/CLBLL_LL_BMUX CLBLL_L_X32Y141/CLBLL_LOGIC_OUTS21 CLBLL_L_X32Y141/CLBLL_NW4A3 CLBLL_R_X29Y139/CLBLL_IMUX29 CLBLL_R_X29Y139/CLBLL_LL_C2 CLBLL_R_X29Y145/CLBLL_SW4A2 CLBLM_L_X30Y139/CLBLM_IMUX24 CLBLM_L_X30Y139/CLBLM_M_B5 CLBLM_L_X30Y145/CLBLM_SW4A2 CLK_FEED_X78Y147/CLK_FEED_NW4A3 INT_INTERFACE_R_X31Y141/INT_INTERFACE_NW4A3 INT_L_X28Y140/SE2A2 INT_L_X28Y141/SE2BEG2 INT_L_X28Y141/SW6END2 INT_L_X30Y138/SR1END3 INT_L_X30Y139/IMUX_L24 INT_L_X30Y139/SR1BEG3 INT_L_X30Y139/SR1END_N3_3 INT_L_X30Y139/SS6END2 INT_L_X30Y140/SS6E2 INT_L_X30Y141/SS6D2 INT_L_X30Y142/SS6C2 INT_L_X30Y143/SS6B2 INT_L_X30Y144/SS6A2 INT_L_X30Y145/NW6END3 INT_L_X30Y145/SS6BEG2 INT_L_X30Y145/SW6BEG2 INT_L_X32Y141/LOGIC_OUTS_L21 INT_L_X32Y141/NW6BEG3 INT_R_X29Y139/IMUX29 INT_R_X29Y139/SL1END2 INT_R_X29Y140/SE2END2 INT_R_X29Y140/SL1BEG2 INT_R_X29Y141/SW6E2 INT_R_X29Y142/SW6D2 INT_R_X29Y143/SW6C2 INT_R_X29Y144/SW6B2 INT_R_X29Y145/SW6A2 INT_R_X31Y141/NW6A3 INT_R_X31Y142/NW6B3 INT_R_X31Y143/NW6C3 INT_R_X31Y144/NW6D3 INT_R_X31Y145/NW6E3 VBRK_X73Y151/VBRK_SW4A2 VBRK_X79Y147/VBRK_NW4A3 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X28Y141/INT_L.SW6END2->>SE2BEG2 INT_L_X30Y139/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X30Y139/INT_L.SS6END2->>SR1BEG3 INT_L_X30Y145/INT_L.NW6END3->>SS6BEG2 INT_L_X30Y145/INT_L.NW6END3->>SW6BEG2 INT_L_X32Y141/INT_L.LOGIC_OUTS_L21->>NW6BEG3 INT_R_X29Y139/INT_R.SL1END2->>IMUX29 INT_R_X29Y140/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[23]_i_5_n_0 - 
wires: CLBLL_R_X29Y139/CLBLL_LL_D CLBLL_R_X29Y139/CLBLL_LOGIC_OUTS15 CLBLL_R_X29Y140/CLBLL_ER1BEG0 CLBLM_L_X30Y139/CLBLM_BYP1 CLBLM_L_X30Y139/CLBLM_M_AX CLBLM_L_X30Y140/CLBLM_ER1BEG0 INT_L_X30Y139/BYP_ALT1 INT_L_X30Y139/BYP_L1 INT_L_X30Y139/SL1END0 INT_L_X30Y140/ER1END0 INT_L_X30Y140/SL1BEG0 INT_R_X29Y139/ER1BEG_S0 INT_R_X29Y139/LOGIC_OUTS15 INT_R_X29Y140/ER1BEG0 VBRK_X73Y146/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y139/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X30Y139/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X30Y139/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y139/INT_L.SL1END0->>BYP_ALT1 INT_L_X30Y140/INT_L.ER1END0->>SL1BEG0 INT_R_X29Y139/INT_R.LOGIC_OUTS15->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[20] - 
wires: CLBLL_R_X29Y138/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y138/CLBLL_L_BMUX CLBLL_R_X29Y139/CLBLL_ER1BEG0 CLBLL_R_X29Y139/CLBLL_IMUX43 CLBLL_R_X29Y139/CLBLL_LL_D6 CLBLM_L_X30Y139/CLBLM_ER1BEG0 CLBLM_L_X30Y139/CLBLM_IMUX2 CLBLM_L_X30Y139/CLBLM_M_A2 INT_L_X30Y139/ER1END0 INT_L_X30Y139/IMUX_L2 INT_R_X29Y138/ER1BEG_S0 INT_R_X29Y138/LOGIC_OUTS17 INT_R_X29Y138/NL1BEG2 INT_R_X29Y139/ER1BEG0 INT_R_X29Y139/IMUX43 INT_R_X29Y139/NL1END2 VBRK_X73Y145/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X30Y139/INT_L.ER1END0->>IMUX_L2 INT_R_X29Y138/INT_R.LOGIC_OUTS17->>ER1BEG_S0 INT_R_X29Y138/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X29Y139/INT_R.NL1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[20] - 
wires: CLBLL_R_X29Y139/CLBLL_IMUX38 CLBLL_R_X29Y139/CLBLL_LL_D3 CLBLL_R_X29Y140/CLBLL_NW2A2 CLBLM_L_X30Y139/CLBLM_IMUX1 CLBLM_L_X30Y139/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y139/CLBLM_L_AMUX CLBLM_L_X30Y139/CLBLM_M_A3 CLBLM_L_X30Y140/CLBLM_NW2A2 INT_L_X30Y139/FAN_ALT5 INT_L_X30Y139/FAN_BOUNCE5 INT_L_X30Y139/IMUX_L1 INT_L_X30Y139/LOGIC_OUTS_L16 INT_L_X30Y139/NW2BEG2 INT_L_X30Y140/NW2A2 INT_R_X29Y139/IMUX38 INT_R_X29Y139/SR1END2 INT_R_X29Y140/NW2END2 INT_R_X29Y140/SR1BEG2 VBRK_X73Y146/VBRK_NW2A2 
pips: CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y139/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y139/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y139/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X30Y139/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X30Y139/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_R_X29Y139/INT_R.SR1END2->>IMUX38 INT_R_X29Y140/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[20] - 
wires: CLBLL_L_X32Y141/CLBLL_LL_AMUX CLBLL_L_X32Y141/CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y141/CLBLL_WW4A2 CLBLL_R_X29Y139/CLBLL_EL1BEG1 CLBLL_R_X29Y139/CLBLL_IMUX44 CLBLL_R_X29Y139/CLBLL_LL_D4 CLBLL_R_X29Y141/CLBLL_WW4C2 CLBLM_L_X30Y139/CLBLM_EL1BEG1 CLBLM_L_X30Y139/CLBLM_IMUX11 CLBLM_L_X30Y139/CLBLM_M_A4 CLBLM_L_X30Y141/CLBLM_WW4C2 CLK_FEED_X78Y147/CLK_FEED_WW4A2 INT_INTERFACE_R_X31Y141/INT_INTERFACE_WW4A2 INT_L_X28Y139/ER1BEG2 INT_L_X28Y139/SS2END1 INT_L_X28Y140/SS2A1 INT_L_X28Y141/SS2BEG1 INT_L_X28Y141/WW4END2 INT_L_X30Y139/EL1END1 INT_L_X30Y139/IMUX_L11 INT_L_X30Y141/WW4B2 INT_L_X32Y141/LOGIC_OUTS_L20 INT_L_X32Y141/WW4BEG2 INT_R_X29Y139/EL1BEG1 INT_R_X29Y139/ER1END2 INT_R_X29Y139/IMUX44 INT_R_X29Y141/WW4C2 INT_R_X31Y141/WW4A2 VBRK_X73Y145/VBRK_EL1BEG1 VBRK_X73Y147/VBRK_WW4C2 VBRK_X79Y147/VBRK_WW4A2 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y139/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X30Y139/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X28Y139/INT_L.SS2END1->>ER1BEG2 INT_L_X28Y141/INT_L.WW4END2->>SS2BEG1 INT_L_X30Y139/INT_L.EL1END1->>IMUX_L11 INT_L_X32Y141/INT_L.LOGIC_OUTS_L20->>WW4BEG2 INT_R_X29Y139/INT_R.ER1END2->>EL1BEG1 INT_R_X29Y139/INT_R.ER1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[23]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[23]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

feistelKey1[27] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_2_n_0 - 
wires: CLBLL_R_X29Y139/CLBLL_SE2A1 CLBLL_R_X29Y140/CLBLL_LL_B CLBLL_R_X29Y140/CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y139/CLBLM_SE2A1 CLBLM_L_X30Y140/CLBLM_BYP6 CLBLM_L_X30Y140/CLBLM_M_DX INT_L_X30Y139/NR1BEG1 INT_L_X30Y139/SE2END1 INT_L_X30Y140/BYP_ALT6 INT_L_X30Y140/BYP_L6 INT_L_X30Y140/GFAN1 INT_L_X30Y140/NR1END1 INT_R_X29Y139/SE2A1 INT_R_X29Y140/LOGIC_OUTS13 INT_R_X29Y140/SE2BEG1 VBRK_X73Y145/VBRK_SE2A1 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y140/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X30Y139/INT_L.SE2END1->>NR1BEG1 INT_L_X30Y140/INT_L.BYP_ALT6->>BYP_L6 INT_L_X30Y140/INT_L.GFAN1->>BYP_ALT6 INT_L_X30Y140/INT_L.NR1END1->>GFAN1 INT_R_X29Y140/INT_R.LOGIC_OUTS13->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[27] - 
wires: CLBLL_R_X29Y140/CLBLL_ER1BEG3 CLBLL_R_X29Y140/CLBLL_IMUX15 CLBLL_R_X29Y140/CLBLL_LL_B1 CLBLL_R_X29Y140/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y140/CLBLL_L_AMUX CLBLM_L_X30Y140/CLBLM_ER1BEG3 CLBLM_L_X30Y140/CLBLM_IMUX38 CLBLM_L_X30Y140/CLBLM_M_D3 INT_L_X30Y140/ER1END3 INT_L_X30Y140/IMUX_L38 INT_L_X30Y141/ER1END_N3_3 INT_R_X29Y140/BYP_ALT3 INT_R_X29Y140/BYP_BOUNCE3 INT_R_X29Y140/ER1BEG3 INT_R_X29Y140/IMUX15 INT_R_X29Y140/LOGIC_OUTS16 INT_R_X29Y141/BYP_BOUNCE_N3_3 VBRK_X73Y146/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X29Y140/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X30Y140/INT_L.ER1END3->>IMUX_L38 INT_R_X29Y140/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X29Y140/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X29Y140/INT_R.LOGIC_OUTS16->>BYP_ALT3 INT_R_X29Y140/INT_R.LOGIC_OUTS16->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[27] - 
wires: CLBLL_R_X29Y140/CLBLL_IMUX24 CLBLL_R_X29Y140/CLBLL_LL_B5 CLBLL_R_X29Y140/CLBLL_WL1END0 CLBLM_L_X30Y140/CLBLM_IMUX40 CLBLM_L_X30Y140/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y140/CLBLM_L_DMUX CLBLM_L_X30Y140/CLBLM_M_D1 CLBLM_L_X30Y140/CLBLM_WL1END0 INT_L_X30Y139/FAN_BOUNCE_S3_2 INT_L_X30Y140/FAN_ALT2 INT_L_X30Y140/FAN_BOUNCE2 INT_L_X30Y140/IMUX_L40 INT_L_X30Y140/LOGIC_OUTS_L19 INT_L_X30Y140/WL1BEG0 INT_R_X29Y140/IMUX24 INT_R_X29Y140/WL1END0 VBRK_X73Y146/VBRK_WL1END0 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y140/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y140/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y140/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X30Y140/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 INT_L_X30Y140/INT_L.LOGIC_OUTS_L19->>WL1BEG0 INT_R_X29Y140/INT_R.WL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[27] - 
wires: CLBLL_L_X32Y142/CLBLL_LL_DMUX CLBLL_L_X32Y142/CLBLL_LOGIC_OUTS23 CLBLL_L_X32Y142/CLBLL_SW4A1 CLBLL_R_X29Y139/CLBLL_NW2A2 CLBLL_R_X29Y140/CLBLL_IMUX17 CLBLL_R_X29Y140/CLBLL_LL_B3 CLBLL_R_X29Y140/CLBLL_NE2A2 CLBLM_L_X30Y139/CLBLM_NW2A2 CLBLM_L_X30Y140/CLBLM_IMUX44 CLBLM_L_X30Y140/CLBLM_M_D4 CLBLM_L_X30Y140/CLBLM_NE2A2 CLK_FEED_X78Y148/CLK_FEED_SW4A1 INT_INTERFACE_R_X31Y142/INT_INTERFACE_SW4A1 INT_L_X30Y138/NW2BEG2 INT_L_X30Y138/SW6END1 INT_L_X30Y139/NW2A2 INT_L_X30Y140/IMUX_L44 INT_L_X30Y140/NE2END2 INT_L_X32Y142/LOGIC_OUTS_L23 INT_L_X32Y142/SW6BEG1 INT_R_X29Y139/NE2BEG2 INT_R_X29Y139/NL1BEG1 INT_R_X29Y139/NW2END2 INT_R_X29Y140/IMUX17 INT_R_X29Y140/NE2A2 INT_R_X29Y140/NL1END1 INT_R_X31Y138/SW6E1 INT_R_X31Y139/SW6D1 INT_R_X31Y140/SW6C1 INT_R_X31Y141/SW6B1 INT_R_X31Y142/SW6A1 VBRK_X73Y145/VBRK_NW2A2 VBRK_X73Y146/VBRK_NE2A2 VBRK_X79Y148/VBRK_SW4A1 
pips: CLBLL_L_X32Y142/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X30Y138/INT_L.SW6END1->>NW2BEG2 INT_L_X30Y140/INT_L.NE2END2->>IMUX_L44 INT_L_X32Y142/INT_L.LOGIC_OUTS_L23->>SW6BEG1 INT_R_X29Y139/INT_R.NW2END2->>NE2BEG2 INT_R_X29Y139/INT_R.NW2END2->>NL1BEG1 INT_R_X29Y140/INT_R.NL1END1->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[27]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_3_n_0 - 
wires: CLBLM_L_X30Y140/CLBLM_BYP3 CLBLM_L_X30Y140/CLBLM_M_CX CLBLM_L_X30Y142/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y142/CLBLM_M_B INT_L_X30Y140/BYP_ALT3 INT_L_X30Y140/BYP_L3 INT_L_X30Y140/SR1END2 INT_L_X30Y141/SL1END1 INT_L_X30Y141/SR1BEG2 INT_L_X30Y142/LOGIC_OUTS_L13 INT_L_X30Y142/SL1BEG1 
pips: CLBLM_L_X30Y140/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X30Y142/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X30Y140/INT_L.BYP_ALT3->>BYP_L3 INT_L_X30Y140/INT_L.SR1END2->>BYP_ALT3 INT_L_X30Y141/INT_L.SL1END1->>SR1BEG2 INT_L_X30Y142/INT_L.LOGIC_OUTS_L13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[26] - 
wires: CLBLL_R_X29Y139/CLBLL_ER1BEG2 CLBLL_R_X29Y139/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y139/CLBLL_L_DMUX CLBLM_L_X30Y139/CLBLM_ER1BEG2 CLBLM_L_X30Y140/CLBLM_IMUX28 CLBLM_L_X30Y140/CLBLM_M_C4 CLBLM_L_X30Y142/CLBLM_IMUX27 CLBLM_L_X30Y142/CLBLM_M_B4 INT_L_X30Y139/ER1END2 INT_L_X30Y139/NR1BEG2 INT_L_X30Y140/IMUX_L28 INT_L_X30Y140/NN2BEG2 INT_L_X30Y140/NR1END2 INT_L_X30Y141/NN2A2 INT_L_X30Y142/IMUX_L27 INT_L_X30Y142/NN2END2 INT_R_X29Y139/ER1BEG2 INT_R_X29Y139/LOGIC_OUTS19 VBRK_X73Y145/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y139/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X30Y139/INT_L.ER1END2->>NR1BEG2 INT_L_X30Y140/INT_L.NR1END2->>IMUX_L28 INT_L_X30Y140/INT_L.NR1END2->>NN2BEG2 INT_L_X30Y142/INT_L.NN2END2->>IMUX_L27 INT_R_X29Y139/INT_R.LOGIC_OUTS19->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[26] - 
wires: CLBLM_L_X30Y140/CLBLM_IMUX29 CLBLM_L_X30Y140/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y140/CLBLM_L_CMUX CLBLM_L_X30Y140/CLBLM_M_C2 CLBLM_L_X30Y142/CLBLM_IMUX15 CLBLM_L_X30Y142/CLBLM_M_B1 INT_L_X30Y140/IMUX_L29 INT_L_X30Y140/LOGIC_OUTS_L18 INT_L_X30Y140/NL1BEG_N3 INT_L_X30Y140/NN2BEG3 INT_L_X30Y141/NN2A3 INT_L_X30Y142/IMUX_L15 INT_L_X30Y142/NN2END3 
pips: CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y140/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X30Y140/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X30Y140/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X30Y140/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X30Y142/INT_L.NN2END3->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[26] - 
wires: CLBLL_L_X32Y142/CLBLL_LL_CMUX CLBLL_L_X32Y142/CLBLL_LOGIC_OUTS22 CLBLL_L_X32Y142/CLBLL_WW2A0 CLBLM_L_X30Y140/CLBLM_IMUX32 CLBLM_L_X30Y140/CLBLM_M_C1 CLBLM_L_X30Y142/CLBLM_IMUX17 CLBLM_L_X30Y142/CLBLM_M_B3 CLK_FEED_X78Y148/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y142/INT_INTERFACE_WW2A0 INT_L_X30Y140/IMUX_L32 INT_L_X30Y140/SS2END0 INT_L_X30Y141/SS2A0 INT_L_X30Y142/IMUX_L17 INT_L_X30Y142/SS2BEG0 INT_L_X30Y142/WW2END0 INT_L_X32Y142/LOGIC_OUTS_L22 INT_L_X32Y142/WW2BEG0 INT_R_X31Y142/WW2A0 VBRK_X79Y148/VBRK_WW2A0 
pips: CLBLL_L_X32Y142/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X30Y140/INT_L.SS2END0->>IMUX_L32 INT_L_X30Y142/INT_L.WW2END0->>IMUX_L17 INT_L_X30Y142/INT_L.WW2END0->>SS2BEG0 INT_L_X32Y142/INT_L.LOGIC_OUTS_L22->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[27]_i_4_n_0 - 
wires: CLBLL_R_X29Y140/CLBLL_EL1BEG1 CLBLL_R_X29Y140/CLBLL_LL_C CLBLL_R_X29Y140/CLBLL_LOGIC_OUTS14 CLBLM_L_X30Y140/CLBLM_BYP4 CLBLM_L_X30Y140/CLBLM_EL1BEG1 CLBLM_L_X30Y140/CLBLM_M_BX INT_L_X30Y140/BYP_ALT4 INT_L_X30Y140/BYP_L4 INT_L_X30Y140/EL1END1 INT_R_X29Y140/EL1BEG1 INT_R_X29Y140/LOGIC_OUTS14 VBRK_X73Y146/VBRK_EL1BEG1 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X30Y140/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X30Y140/INT_L.BYP_ALT4->>BYP_L4 INT_L_X30Y140/INT_L.EL1END1->>BYP_ALT4 INT_R_X29Y140/INT_R.LOGIC_OUTS14->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[25] - 
wires: CLBLL_R_X29Y139/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y139/CLBLL_L_CMUX CLBLL_R_X29Y140/CLBLL_IMUX31 CLBLL_R_X29Y140/CLBLL_LL_C5 CLBLL_R_X29Y140/CLBLL_NE2A0 CLBLM_L_X30Y140/CLBLM_IMUX17 CLBLM_L_X30Y140/CLBLM_M_B3 CLBLM_L_X30Y140/CLBLM_NE2A0 INT_L_X30Y139/NE2END_S3_0 INT_L_X30Y140/IMUX_L17 INT_L_X30Y140/NE2END0 INT_R_X29Y139/LOGIC_OUTS18 INT_R_X29Y139/NE2BEG0 INT_R_X29Y139/NN2BEG0 INT_R_X29Y140/IMUX31 INT_R_X29Y140/NE2A0 INT_R_X29Y140/NN2A0 INT_R_X29Y140/NN2END_S2_0 INT_R_X29Y141/NN2END0 VBRK_X73Y146/VBRK_NE2A0 
pips: CLBLL_R_X29Y139/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X30Y140/INT_L.NE2END0->>IMUX_L17 INT_R_X29Y139/INT_R.LOGIC_OUTS18->>NE2BEG0 INT_R_X29Y139/INT_R.LOGIC_OUTS18->>NN2BEG0 INT_R_X29Y140/INT_R.NN2END_S2_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[25] - 
wires: CLBLL_R_X29Y140/CLBLL_IMUX28 CLBLL_R_X29Y140/CLBLL_LL_C4 CLBLL_R_X29Y140/CLBLL_WL1END2 CLBLM_L_X30Y140/CLBLM_IMUX18 CLBLM_L_X30Y140/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y140/CLBLM_L_BMUX CLBLM_L_X30Y140/CLBLM_M_B2 CLBLM_L_X30Y140/CLBLM_WL1END2 INT_L_X30Y140/IMUX_L18 INT_L_X30Y140/LOGIC_OUTS_L17 INT_L_X30Y140/SR1BEG_S0 INT_L_X30Y140/WL1BEG2 INT_R_X29Y140/IMUX28 INT_R_X29Y140/WL1END2 VBRK_X73Y146/VBRK_WL1END2 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y140/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y140/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X30Y140/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_L_X30Y140/INT_L.SR1BEG_S0->>IMUX_L18 INT_R_X29Y140/INT_R.WL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[25] - 
wires: CLBLL_L_X32Y142/CLBLL_LL_BMUX CLBLL_L_X32Y142/CLBLL_LOGIC_OUTS21 CLBLL_L_X32Y142/CLBLL_WW2A3 CLBLL_R_X29Y140/CLBLL_IMUX22 CLBLL_R_X29Y140/CLBLL_LL_C3 CLBLL_R_X29Y141/CLBLL_SW2A3 CLBLM_L_X30Y140/CLBLM_IMUX27 CLBLM_L_X30Y140/CLBLM_M_B4 CLBLM_L_X30Y141/CLBLM_SW2A3 CLK_FEED_X78Y148/CLK_FEED_WW2A3 INT_INTERFACE_R_X31Y142/INT_INTERFACE_WW2A3 INT_L_X30Y140/FAN_ALT3 INT_L_X30Y140/FAN_BOUNCE3 INT_L_X30Y140/IMUX_L27 INT_L_X30Y140/SS2END3 INT_L_X30Y141/SS2A3 INT_L_X30Y141/SS2END_N0_3 INT_L_X30Y141/SW2A3 INT_L_X30Y142/SS2BEG3 INT_L_X30Y142/SW2BEG3 INT_L_X30Y142/WW2END3 INT_L_X30Y143/WW2END_N0_3 INT_L_X32Y142/LOGIC_OUTS_L21 INT_L_X32Y142/WW2BEG3 INT_R_X29Y140/IMUX22 INT_R_X29Y140/SL1END3 INT_R_X29Y141/SL1BEG3 INT_R_X29Y141/SW2END3 INT_R_X29Y142/SW2END_N0_3 INT_R_X31Y142/WW2A3 VBRK_X73Y147/VBRK_SW2A3 VBRK_X79Y148/VBRK_WW2A3 
pips: CLBLL_L_X32Y142/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X30Y140/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X30Y140/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X30Y140/INT_L.SS2END3->>FAN_ALT3 INT_L_X30Y142/INT_L.WW2END3->>SS2BEG3 INT_L_X30Y142/INT_L.WW2END3->>SW2BEG3 INT_L_X32Y142/INT_L.LOGIC_OUTS_L21->>WW2BEG3 INT_R_X29Y140/INT_R.SL1END3->>IMUX22 INT_R_X29Y141/INT_R.SW2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[27]_i_5_n_0 - 
wires: CLBLL_R_X29Y140/CLBLL_LL_D CLBLL_R_X29Y140/CLBLL_LOGIC_OUTS15 CLBLL_R_X29Y141/CLBLL_ER1BEG0 CLBLM_L_X30Y140/CLBLM_BYP1 CLBLM_L_X30Y140/CLBLM_M_AX CLBLM_L_X30Y141/CLBLM_ER1BEG0 INT_L_X30Y140/BYP_ALT1 INT_L_X30Y140/BYP_L1 INT_L_X30Y140/SL1END0 INT_L_X30Y141/ER1END0 INT_L_X30Y141/SL1BEG0 INT_R_X29Y140/ER1BEG_S0 INT_R_X29Y140/LOGIC_OUTS15 INT_R_X29Y141/ER1BEG0 VBRK_X73Y147/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X30Y140/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X30Y140/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y140/INT_L.SL1END0->>BYP_ALT1 INT_L_X30Y141/INT_L.ER1END0->>SL1BEG0 INT_R_X29Y140/INT_R.LOGIC_OUTS15->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[24] - 
wires: CLBLL_R_X29Y139/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y139/CLBLL_L_BMUX CLBLL_R_X29Y140/CLBLL_IMUX38 CLBLL_R_X29Y140/CLBLL_LL_D3 CLBLL_R_X29Y140/CLBLL_NE2A3 CLBLM_L_X30Y140/CLBLM_IMUX7 CLBLM_L_X30Y140/CLBLM_M_A1 CLBLM_L_X30Y140/CLBLM_NE2A3 INT_L_X30Y140/IMUX_L7 INT_L_X30Y140/NE2END3 INT_R_X29Y139/LOGIC_OUTS17 INT_R_X29Y139/NE2BEG3 INT_R_X29Y139/NR1BEG3 INT_R_X29Y140/IMUX38 INT_R_X29Y140/NE2A3 INT_R_X29Y140/NR1END3 VBRK_X73Y146/VBRK_NE2A3 
pips: CLBLL_R_X29Y139/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X30Y140/INT_L.NE2END3->>IMUX_L7 INT_R_X29Y139/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X29Y139/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X29Y140/INT_R.NR1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[24] - 
wires: CLBLL_R_X29Y140/CLBLL_IMUX45 CLBLL_R_X29Y140/CLBLL_LL_D2 CLBLL_R_X29Y140/CLBLL_WR1END3 CLBLM_L_X30Y140/CLBLM_IMUX11 CLBLM_L_X30Y140/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y140/CLBLM_L_AMUX CLBLM_L_X30Y140/CLBLM_M_A4 CLBLM_L_X30Y140/CLBLM_WR1END3 INT_L_X30Y140/FAN_ALT5 INT_L_X30Y140/FAN_BOUNCE5 INT_L_X30Y140/IMUX_L11 INT_L_X30Y140/LOGIC_OUTS_L16 INT_L_X30Y140/WR1BEG3 INT_R_X29Y140/IMUX45 INT_R_X29Y140/WR1END3 VBRK_X73Y146/VBRK_WR1END3 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y140/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y140/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y140/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X30Y140/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X30Y140/INT_L.LOGIC_OUTS_L16->>WR1BEG3 INT_R_X29Y140/INT_R.WR1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[24] - 
wires: CLBLL_L_X32Y142/CLBLL_LL_AMUX CLBLL_L_X32Y142/CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y142/CLBLL_WW4A2 CLBLL_R_X29Y140/CLBLL_EE2A1 CLBLL_R_X29Y140/CLBLL_IMUX44 CLBLL_R_X29Y140/CLBLL_LL_D4 CLBLL_R_X29Y140/CLBLL_WR1END2 CLBLL_R_X29Y142/CLBLL_WW4C2 CLBLM_L_X30Y140/CLBLM_EE2A1 CLBLM_L_X30Y140/CLBLM_IMUX2 CLBLM_L_X30Y140/CLBLM_M_A2 CLBLM_L_X30Y140/CLBLM_WR1END2 CLBLM_L_X30Y142/CLBLM_WW4C2 CLK_FEED_X78Y148/CLK_FEED_WW4A2 INT_INTERFACE_R_X31Y142/INT_INTERFACE_WW4A2 INT_L_X28Y140/EE2BEG1 INT_L_X28Y140/SS2END1 INT_L_X28Y141/SS2A1 INT_L_X28Y142/SS2BEG1 INT_L_X28Y142/WW4END2 INT_L_X30Y140/EE2END1 INT_L_X30Y140/IMUX_L2 INT_L_X30Y140/WR1BEG2 INT_L_X30Y142/WW4B2 INT_L_X32Y142/LOGIC_OUTS_L20 INT_L_X32Y142/WW4BEG2 INT_R_X29Y140/EE2A1 INT_R_X29Y140/IMUX44 INT_R_X29Y140/WR1END2 INT_R_X29Y142/WW4C2 INT_R_X31Y142/WW4A2 VBRK_X73Y146/VBRK_EE2A1 VBRK_X73Y146/VBRK_WR1END2 VBRK_X73Y148/VBRK_WW4C2 VBRK_X79Y148/VBRK_WW4A2 
pips: CLBLL_L_X32Y142/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y140/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X30Y140/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X28Y140/INT_L.SS2END1->>EE2BEG1 INT_L_X28Y142/INT_L.WW4END2->>SS2BEG1 INT_L_X30Y140/INT_L.EE2END1->>IMUX_L2 INT_L_X30Y140/INT_L.EE2END1->>WR1BEG2 INT_L_X32Y142/INT_L.LOGIC_OUTS_L20->>WW4BEG2 INT_R_X29Y140/INT_R.WR1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[27]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[27]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[31]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[31]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[31]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[31]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[31]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[31]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[31]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[31]_i_2_n_0 - 
wires: CLBLL_R_X29Y141/CLBLL_SE2A2 CLBLL_R_X29Y143/CLBLL_NW2A2 CLBLM_L_X30Y141/CLBLM_BYP3 CLBLM_L_X30Y141/CLBLM_M_CX CLBLM_L_X30Y141/CLBLM_SE2A2 CLBLM_L_X30Y142/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y142/CLBLM_M_C CLBLM_L_X30Y143/CLBLM_NW2A2 INT_L_X30Y141/BYP_ALT3 INT_L_X30Y141/BYP_L3 INT_L_X30Y141/SE2END2 INT_L_X30Y142/LOGIC_OUTS_L14 INT_L_X30Y142/NW2BEG2 INT_L_X30Y143/NW2A2 INT_R_X29Y141/SE2A2 INT_R_X29Y142/SE2BEG2 INT_R_X29Y142/SR1END2 INT_R_X29Y143/NW2END2 INT_R_X29Y143/SR1BEG2 VBRK_X73Y147/VBRK_SE2A2 VBRK_X73Y149/VBRK_NW2A2 
pips: CLBLM_L_X30Y141/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X30Y142/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X30Y141/INT_L.BYP_ALT3->>BYP_L3 INT_L_X30Y141/INT_L.SE2END2->>BYP_ALT3 INT_L_X30Y142/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_R_X29Y142/INT_R.SR1END2->>SE2BEG2 INT_R_X29Y143/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[30] - 
wires: CLBLL_R_X29Y140/CLBLL_ER1BEG2 CLBLL_R_X29Y140/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y140/CLBLL_L_DMUX CLBLM_L_X30Y140/CLBLM_ER1BEG2 CLBLM_L_X30Y141/CLBLM_IMUX28 CLBLM_L_X30Y141/CLBLM_M_C4 CLBLM_L_X30Y142/CLBLM_IMUX29 CLBLM_L_X30Y142/CLBLM_M_C2 INT_L_X30Y140/ER1END2 INT_L_X30Y140/NR1BEG2 INT_L_X30Y141/IMUX_L28 INT_L_X30Y141/NR1BEG2 INT_L_X30Y141/NR1END2 INT_L_X30Y142/IMUX_L29 INT_L_X30Y142/NR1END2 INT_R_X29Y140/ER1BEG2 INT_R_X29Y140/LOGIC_OUTS19 VBRK_X73Y146/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X30Y140/INT_L.ER1END2->>NR1BEG2 INT_L_X30Y141/INT_L.NR1END2->>IMUX_L28 INT_L_X30Y141/INT_L.NR1END2->>NR1BEG2 INT_L_X30Y142/INT_L.NR1END2->>IMUX_L29 INT_R_X29Y140/INT_R.LOGIC_OUTS19->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[30] - 
wires: CLBLM_L_X30Y141/CLBLM_IMUX29 CLBLM_L_X30Y141/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y141/CLBLM_L_CMUX CLBLM_L_X30Y141/CLBLM_M_C2 CLBLM_L_X30Y142/CLBLM_IMUX22 CLBLM_L_X30Y142/CLBLM_M_C3 INT_L_X30Y141/IMUX_L29 INT_L_X30Y141/LOGIC_OUTS_L18 INT_L_X30Y141/NL1BEG_N3 INT_L_X30Y141/NR1BEG3 INT_L_X30Y142/IMUX_L22 INT_L_X30Y142/NR1END3 
pips: CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y141/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X30Y141/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X30Y141/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X30Y141/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X30Y142/INT_L.NR1END3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[30] - 
wires: CLBLL_L_X32Y143/CLBLL_LL_CMUX CLBLL_L_X32Y143/CLBLL_LOGIC_OUTS22 CLBLL_L_X32Y143/CLBLL_WW2A0 CLBLM_L_X30Y141/CLBLM_IMUX22 CLBLM_L_X30Y141/CLBLM_M_C3 CLBLM_L_X30Y142/CLBLM_IMUX35 CLBLM_L_X30Y142/CLBLM_M_C6 CLK_FEED_X78Y149/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y143/INT_INTERFACE_WW2A0 INT_L_X30Y141/IMUX_L22 INT_L_X30Y141/SR1END2 INT_L_X30Y142/IMUX_L35 INT_L_X30Y142/SR1BEG2 INT_L_X30Y142/SR1END1 INT_L_X30Y143/SR1BEG1 INT_L_X30Y143/WW2END0 INT_L_X32Y143/LOGIC_OUTS_L22 INT_L_X32Y143/WW2BEG0 INT_R_X31Y143/WW2A0 VBRK_X79Y149/VBRK_WW2A0 
pips: CLBLL_L_X32Y143/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X30Y141/INT_L.SR1END2->>IMUX_L22 INT_L_X30Y142/INT_L.SR1END1->>IMUX_L35 INT_L_X30Y142/INT_L.SR1END1->>SR1BEG2 INT_L_X30Y143/INT_L.WW2END0->>SR1BEG1 INT_L_X32Y143/INT_L.LOGIC_OUTS_L22->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[31]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

feistelKey1[31] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

feistelKey1[30] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

feistelKey1[29] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

feistelKey1[28] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[31]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[31]_i_3_n_0 - 
wires: CLBLL_R_X29Y141/CLBLL_ER1BEG1 CLBLL_R_X29Y141/CLBLL_SW2A0 CLBLM_L_X30Y141/CLBLM_BYP4 CLBLM_L_X30Y141/CLBLM_ER1BEG1 CLBLM_L_X30Y141/CLBLM_M_BX CLBLM_L_X30Y141/CLBLM_SW2A0 CLBLM_L_X30Y142/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y142/CLBLM_L_C CLBLM_L_X30Y142/CLBLM_L_CMUX INT_L_X30Y141/BYP_ALT4 INT_L_X30Y141/BYP_L4 INT_L_X30Y141/ER1END1 INT_L_X30Y141/SW2A0 INT_L_X30Y142/LOGIC_OUTS_L18 INT_L_X30Y142/SW2BEG0 INT_R_X29Y141/ER1BEG1 INT_R_X29Y141/SW2END0 VBRK_X73Y147/VBRK_ER1BEG1 VBRK_X73Y147/VBRK_SW2A0 
pips: CLBLM_L_X30Y141/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X30Y142/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X30Y142/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y141/INT_L.BYP_ALT4->>BYP_L4 INT_L_X30Y141/INT_L.ER1END1->>BYP_ALT4 INT_L_X30Y142/INT_L.LOGIC_OUTS_L18->>SW2BEG0 INT_R_X29Y141/INT_R.SW2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[29] - 
wires: CLBLL_R_X29Y140/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y140/CLBLL_L_CMUX CLBLL_R_X29Y141/CLBLL_NE2A0 CLBLM_L_X30Y141/CLBLM_IMUX17 CLBLM_L_X30Y141/CLBLM_M_B3 CLBLM_L_X30Y141/CLBLM_NE2A0 CLBLM_L_X30Y142/CLBLM_IMUX34 CLBLM_L_X30Y142/CLBLM_L_C6 INT_L_X30Y140/NE2END_S3_0 INT_L_X30Y141/IMUX_L17 INT_L_X30Y141/NE2END0 INT_L_X30Y141/NN2BEG0 INT_L_X30Y142/IMUX_L34 INT_L_X30Y142/NN2A0 INT_L_X30Y142/NN2END_S2_0 INT_L_X30Y142/SR1BEG_S0 INT_L_X30Y143/NN2END0 INT_R_X29Y140/LOGIC_OUTS18 INT_R_X29Y140/NE2BEG0 INT_R_X29Y141/NE2A0 VBRK_X73Y147/VBRK_NE2A0 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X30Y141/INT_L.NE2END0->>IMUX_L17 INT_L_X30Y141/INT_L.NE2END0->>NN2BEG0 INT_L_X30Y142/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X30Y142/INT_L.SR1BEG_S0->>IMUX_L34 INT_R_X29Y140/INT_R.LOGIC_OUTS18->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[29] - 
wires: CLBLL_R_X29Y142/CLBLL_EL1BEG2 CLBLL_R_X29Y142/CLBLL_NW2A3 CLBLM_L_X30Y141/CLBLM_IMUX18 CLBLM_L_X30Y141/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y141/CLBLM_L_BMUX CLBLM_L_X30Y141/CLBLM_M_B2 CLBLM_L_X30Y142/CLBLM_EL1BEG2 CLBLM_L_X30Y142/CLBLM_IMUX20 CLBLM_L_X30Y142/CLBLM_L_C2 CLBLM_L_X30Y142/CLBLM_NW2A3 INT_L_X30Y141/IMUX_L18 INT_L_X30Y141/LOGIC_OUTS_L17 INT_L_X30Y141/NW2BEG3 INT_L_X30Y141/SR1BEG_S0 INT_L_X30Y142/EL1END2 INT_L_X30Y142/IMUX_L20 INT_L_X30Y142/NW2A3 INT_R_X29Y142/EL1BEG2 INT_R_X29Y142/NW2END3 VBRK_X73Y148/VBRK_EL1BEG2 VBRK_X73Y148/VBRK_NW2A3 
pips: CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y141/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X30Y141/INT_L.LOGIC_OUTS_L17->>NW2BEG3 INT_L_X30Y141/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X30Y141/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X30Y142/INT_L.EL1END2->>IMUX_L20 INT_R_X29Y142/INT_R.NW2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[29] - 
wires: CLBLL_L_X32Y143/CLBLL_LL_BMUX CLBLL_L_X32Y143/CLBLL_LOGIC_OUTS21 CLBLL_L_X32Y143/CLBLL_WW2A3 CLBLM_L_X30Y141/CLBLM_IMUX24 CLBLM_L_X30Y141/CLBLM_M_B5 CLBLM_L_X30Y142/CLBLM_IMUX33 CLBLM_L_X30Y142/CLBLM_L_C1 CLK_FEED_X78Y149/CLK_FEED_WW2A3 INT_INTERFACE_R_X31Y143/INT_INTERFACE_WW2A3 INT_L_X30Y141/IMUX_L24 INT_L_X30Y141/SL1END0 INT_L_X30Y142/IMUX_L33 INT_L_X30Y142/SL1BEG0 INT_L_X30Y142/SL1END0 INT_L_X30Y143/SL1BEG0 INT_L_X30Y143/SR1BEG_S0 INT_L_X30Y143/WW2END3 INT_L_X30Y144/WW2END_N0_3 INT_L_X32Y143/LOGIC_OUTS_L21 INT_L_X32Y143/WW2BEG3 INT_R_X31Y143/WW2A3 VBRK_X79Y149/VBRK_WW2A3 
pips: CLBLL_L_X32Y143/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X30Y141/INT_L.SL1END0->>IMUX_L24 INT_L_X30Y142/INT_L.SL1END0->>IMUX_L33 INT_L_X30Y142/INT_L.SL1END0->>SL1BEG0 INT_L_X30Y143/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X30Y143/INT_L.WW2END3->>SR1BEG_S0 INT_L_X32Y143/INT_L.LOGIC_OUTS_L21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[31]_i_4_n_0 - 
wires: CLBLL_R_X29Y141/CLBLL_SE2A0 CLBLL_R_X29Y143/CLBLL_WR1END0 CLBLM_L_X30Y141/CLBLM_BYP1 CLBLM_L_X30Y141/CLBLM_M_AX CLBLM_L_X30Y141/CLBLM_SE2A0 CLBLM_L_X30Y142/CLBLM_LOGIC_OUTS11 CLBLM_L_X30Y142/CLBLM_L_D CLBLM_L_X30Y143/CLBLM_WR1END0 INT_L_X30Y141/BYP_ALT1 INT_L_X30Y141/BYP_L1 INT_L_X30Y141/SE2END0 INT_L_X30Y142/LOGIC_OUTS_L11 INT_L_X30Y142/WR1BEG_S0 INT_L_X30Y143/WR1BEG0 INT_R_X29Y141/SE2A0 INT_R_X29Y142/SE2BEG0 INT_R_X29Y142/SR1BEG_S0 INT_R_X29Y142/WR1END_S1_0 INT_R_X29Y143/WR1END0 VBRK_X73Y147/VBRK_SE2A0 VBRK_X73Y149/VBRK_WR1END0 
pips: CLBLM_L_X30Y141/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X30Y142/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X30Y141/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y141/INT_L.SE2END0->>BYP_ALT1 INT_L_X30Y142/INT_L.LOGIC_OUTS_L11->>WR1BEG_S0 INT_R_X29Y142/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X29Y142/INT_R.WR1END_S1_0->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[28] - 
wires: CLBLL_R_X29Y140/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y140/CLBLL_L_BMUX CLBLL_R_X29Y141/CLBLL_NE2A3 CLBLL_R_X29Y142/CLBLL_NE2A2 CLBLM_L_X30Y141/CLBLM_IMUX2 CLBLM_L_X30Y141/CLBLM_M_A2 CLBLM_L_X30Y141/CLBLM_NE2A3 CLBLM_L_X30Y142/CLBLM_IMUX36 CLBLM_L_X30Y142/CLBLM_L_D2 CLBLM_L_X30Y142/CLBLM_NE2A2 INT_L_X30Y141/FAN_ALT1 INT_L_X30Y141/FAN_BOUNCE1 INT_L_X30Y141/IMUX_L2 INT_L_X30Y141/NE2END3 INT_L_X30Y142/IMUX_L36 INT_L_X30Y142/NE2END2 INT_R_X29Y140/LOGIC_OUTS17 INT_R_X29Y140/NE2BEG3 INT_R_X29Y140/NL1BEG2 INT_R_X29Y141/NE2A3 INT_R_X29Y141/NE2BEG2 INT_R_X29Y141/NL1END2 INT_R_X29Y142/NE2A2 VBRK_X73Y147/VBRK_NE2A3 VBRK_X73Y148/VBRK_NE2A2 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X30Y141/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y141/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X30Y141/INT_L.NE2END3->>FAN_ALT1 INT_L_X30Y142/INT_L.NE2END2->>IMUX_L36 INT_R_X29Y140/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X29Y140/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X29Y141/INT_R.NL1END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[28] - 
wires: CLBLM_L_X30Y141/CLBLM_IMUX1 CLBLM_L_X30Y141/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y141/CLBLM_L_AMUX CLBLM_L_X30Y141/CLBLM_M_A3 CLBLM_L_X30Y142/CLBLM_IMUX46 CLBLM_L_X30Y142/CLBLM_L_D5 INT_L_X30Y141/FAN_ALT5 INT_L_X30Y141/FAN_BOUNCE5 INT_L_X30Y141/IMUX_L1 INT_L_X30Y141/LOGIC_OUTS_L16 INT_L_X30Y141/NN2BEG2 INT_L_X30Y142/IMUX_L46 INT_L_X30Y142/NN2A2 INT_L_X30Y142/SR1END2 INT_L_X30Y143/NN2END2 INT_L_X30Y143/SR1BEG2 
pips: CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y141/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X30Y141/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y141/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X30Y141/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X30Y141/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X30Y142/INT_L.SR1END2->>IMUX_L46 INT_L_X30Y143/INT_L.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[28] - 
wires: CLBLL_L_X32Y142/CLBLL_WW2A2 CLBLL_L_X32Y143/CLBLL_LL_AMUX CLBLL_L_X32Y143/CLBLL_LOGIC_OUTS20 CLBLM_L_X30Y141/CLBLM_IMUX7 CLBLM_L_X30Y141/CLBLM_M_A1 CLBLM_L_X30Y142/CLBLM_IMUX37 CLBLM_L_X30Y142/CLBLM_L_D4 CLK_FEED_X78Y148/CLK_FEED_WW2A2 INT_INTERFACE_R_X31Y142/INT_INTERFACE_WW2A2 INT_L_X30Y141/IMUX_L7 INT_L_X30Y141/SR1END3 INT_L_X30Y142/IMUX_L37 INT_L_X30Y142/SR1BEG3 INT_L_X30Y142/SR1END_N3_3 INT_L_X30Y142/WW2END2 INT_L_X32Y142/SL1END2 INT_L_X32Y142/WW2BEG2 INT_L_X32Y143/LOGIC_OUTS_L20 INT_L_X32Y143/SL1BEG2 INT_R_X31Y142/WW2A2 VBRK_X79Y148/VBRK_WW2A2 
pips: CLBLL_L_X32Y143/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y142/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X30Y141/INT_L.SR1END3->>IMUX_L7 INT_L_X30Y142/INT_L.WW2END2->>IMUX_L37 INT_L_X30Y142/INT_L.WW2END2->>SR1BEG3 INT_L_X32Y142/INT_L.SL1END2->>WW2BEG2 INT_L_X32Y143/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[31]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp[31] - 
wires: CLBLL_L_X32Y141/CLBLL_WW2A1 CLBLL_L_X32Y143/CLBLL_LL_DMUX CLBLL_L_X32Y143/CLBLL_LOGIC_OUTS23 CLBLM_L_X30Y141/CLBLM_IMUX43 CLBLM_L_X30Y141/CLBLM_M_D6 CLK_FEED_X78Y147/CLK_FEED_WW2A1 INT_INTERFACE_R_X31Y141/INT_INTERFACE_WW2A1 INT_L_X30Y141/IMUX_L43 INT_L_X30Y141/WW2END1 INT_L_X32Y141/SS2END1 INT_L_X32Y141/WW2BEG1 INT_L_X32Y142/SS2A1 INT_L_X32Y143/LOGIC_OUTS_L23 INT_L_X32Y143/SS2BEG1 INT_R_X31Y141/WW2A1 VBRK_X79Y147/VBRK_WW2A1 
pips: CLBLL_L_X32Y143/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X30Y141/INT_L.WW2END1->>IMUX_L43 INT_L_X32Y141/INT_L.SS2END1->>WW2BEG1 INT_L_X32Y143/INT_L.LOGIC_OUTS_L23->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp1_out[31] - 
wires: CLBLM_L_X30Y141/CLBLM_IMUX40 CLBLM_L_X30Y141/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y141/CLBLM_L_DMUX CLBLM_L_X30Y141/CLBLM_M_D1 INT_L_X30Y140/FAN_BOUNCE_S3_2 INT_L_X30Y141/FAN_ALT2 INT_L_X30Y141/FAN_BOUNCE2 INT_L_X30Y141/IMUX_L40 INT_L_X30Y141/LOGIC_OUTS_L19 
pips: CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y141/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y141/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y141/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X30Y141/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[31] - 
wires: CLBLL_R_X29Y141/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y141/CLBLL_L_AMUX CLBLL_R_X29Y142/CLBLL_EL1BEG0 CLBLM_L_X30Y141/CLBLM_IMUX47 CLBLM_L_X30Y141/CLBLM_M_D5 CLBLM_L_X30Y142/CLBLM_EL1BEG0 INT_L_X30Y141/EL1END_S3_0 INT_L_X30Y141/IMUX_L47 INT_L_X30Y142/EL1END0 INT_R_X29Y141/LOGIC_OUTS16 INT_R_X29Y141/NL1BEG1 INT_R_X29Y142/EL1BEG0 INT_R_X29Y142/NL1END1 VBRK_X73Y148/VBRK_EL1BEG0 
pips: CLBLL_R_X29Y141/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y141/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X30Y141/INT_L.EL1END_S3_0->>IMUX_L47 INT_R_X29Y141/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X29Y142/INT_R.NL1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[31]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[31]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[31]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

feistelKey0__0[2] - 
wires: CLBLL_L_X32Y133/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y133/CLBLL_L_A CLBLL_L_X32Y133/CLBLL_NW4A0 CLBLL_L_X32Y139/CLBLL_SE4C0 CLBLL_L_X32Y139/CLBLL_SW4A0 CLBLM_L_X30Y134/CLBLM_IMUX28 CLBLM_L_X30Y134/CLBLM_M_C4 CLK_FEED_X78Y139/CLK_FEED_NW4A0 CLK_FEED_X78Y145/CLK_FEED_SE4C0 CLK_FEED_X78Y145/CLK_FEED_SW4A0 INT_INTERFACE_R_X31Y133/INT_INTERFACE_NW4A0 INT_INTERFACE_R_X31Y139/INT_INTERFACE_SE4C0 INT_INTERFACE_R_X31Y139/INT_INTERFACE_SW4A0 INT_L_X30Y134/IMUX_L28 INT_L_X30Y134/SR1END1 INT_L_X30Y135/SR1BEG1 INT_L_X30Y135/SW6END0 INT_L_X30Y136/NW6END_S0_0 INT_L_X30Y137/NN6BEG0 INT_L_X30Y137/NW6END0 INT_L_X30Y138/NN6A0 INT_L_X30Y139/NN6B0 INT_L_X30Y140/NN6C0 INT_L_X30Y141/NN6D0 INT_L_X30Y142/NN6E0 INT_L_X30Y142/NN6END_S1_0 INT_L_X30Y143/NN6END0 INT_L_X30Y143/SE6BEG0 INT_L_X32Y133/LOGIC_OUTS_L8 INT_L_X32Y133/NW6BEG0 INT_L_X32Y139/SE6END0 INT_L_X32Y139/SW6BEG0 INT_R_X31Y133/NW6A0 INT_R_X31Y134/NW6B0 INT_R_X31Y135/NW6C0 INT_R_X31Y135/SW6E0 INT_R_X31Y136/NW6D0 INT_R_X31Y136/SW6D0 INT_R_X31Y137/NW6E0 INT_R_X31Y137/SW6C0 INT_R_X31Y138/SW6B0 INT_R_X31Y139/SE6E0 INT_R_X31Y139/SW6A0 INT_R_X31Y140/SE6D0 INT_R_X31Y141/SE6C0 INT_R_X31Y142/SE6B0 INT_R_X31Y143/SE6A0 VBRK_X79Y139/VBRK_NW4A0 VBRK_X79Y145/VBRK_SE4C0 VBRK_X79Y145/VBRK_SW4A0 
pips: CLBLL_L_X32Y133/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X30Y134/INT_L.SR1END1->>IMUX_L28 INT_L_X30Y135/INT_L.SW6END0->>SR1BEG1 INT_L_X30Y137/INT_L.NW6END0->>NN6BEG0 INT_L_X30Y143/INT_L.NN6END0->>SE6BEG0 INT_L_X32Y133/INT_L.LOGIC_OUTS_L8->>NW6BEG0 INT_L_X32Y139/INT_L.SE6END0->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

feistelKey0__0[1] - 
wires: CLBLL_L_X32Y134/CLBLL_LL_A CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS12 CLBLL_L_X32Y134/CLBLL_WW4A0 CLBLL_R_X27Y135/CLBLL_NW2A0 CLBLL_R_X27Y137/CLBLL_SE4BEG0 CLBLL_R_X29Y134/CLBLL_NE2A0 CLBLL_R_X29Y134/CLBLL_WW4C0 CLBLM_L_X28Y135/CLBLM_NW2A0 CLBLM_L_X28Y137/CLBLM_SE4BEG0 CLBLM_L_X30Y134/CLBLM_IMUX24 CLBLM_L_X30Y134/CLBLM_M_B5 CLBLM_L_X30Y134/CLBLM_NE2A0 CLBLM_L_X30Y134/CLBLM_WW4C0 CLK_FEED_X78Y140/CLK_FEED_WW4A0 INT_INTERFACE_R_X31Y134/INT_INTERFACE_WW4A0 INT_L_X28Y133/SE6E0 INT_L_X28Y133/WW4END_S0_0 INT_L_X28Y134/NW2BEG0 INT_L_X28Y134/SE6D0 INT_L_X28Y134/WW4END0 INT_L_X28Y135/NW2A0 INT_L_X28Y135/SE6C0 INT_L_X28Y136/SE6B0 INT_L_X28Y137/SE6A0 INT_L_X30Y133/NE2END_S3_0 INT_L_X30Y134/IMUX_L24 INT_L_X30Y134/NE2END0 INT_L_X30Y134/WW4B0 INT_L_X32Y134/LOGIC_OUTS_L12 INT_L_X32Y134/WW4BEG0 INT_R_X27Y134/NW2END_S0_0 INT_R_X27Y135/NN2BEG0 INT_R_X27Y135/NW2END0 INT_R_X27Y136/NN2A0 INT_R_X27Y136/NN2END_S2_0 INT_R_X27Y137/NN2END0 INT_R_X27Y137/SE6BEG0 INT_R_X29Y133/NE2BEG0 INT_R_X29Y133/SE6END0 INT_R_X29Y134/NE2A0 INT_R_X29Y134/WW4C0 INT_R_X31Y134/WW4A0 VBRK_X73Y140/VBRK_NE2A0 VBRK_X73Y140/VBRK_WW4C0 VBRK_X79Y140/VBRK_WW4A0 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X28Y134/INT_L.WW4END0->>NW2BEG0 INT_L_X30Y134/INT_L.NE2END0->>IMUX_L24 INT_L_X32Y134/INT_L.LOGIC_OUTS_L12->>WW4BEG0 INT_R_X27Y135/INT_R.NW2END0->>NN2BEG0 INT_R_X27Y137/INT_R.NN2END0->>SE6BEG0 INT_R_X29Y133/INT_R.SE6END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

feistelKey0__0[0] - 
wires: CLBLL_L_X32Y133/CLBLL_WW2A3 CLBLL_L_X32Y134/CLBLL_LL_AMUX CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS20 CLBLM_L_X30Y134/CLBLM_IMUX8 CLBLM_L_X30Y134/CLBLM_M_A5 CLK_FEED_X78Y139/CLK_FEED_WW2A3 INT_INTERFACE_R_X31Y133/INT_INTERFACE_WW2A3 INT_L_X30Y133/WW2END3 INT_L_X30Y134/IMUX_L8 INT_L_X30Y134/WW2END_N0_3 INT_L_X32Y133/SR1END3 INT_L_X32Y133/WW2BEG3 INT_L_X32Y134/LOGIC_OUTS_L20 INT_L_X32Y134/SR1BEG3 INT_L_X32Y134/SR1END_N3_3 INT_R_X31Y133/WW2A3 VBRK_X79Y139/VBRK_WW2A3 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X30Y134/INT_L.WW2END_N0_3->>IMUX_L8 INT_L_X32Y133/INT_L.SR1END3->>WW2BEG3 INT_L_X32Y134/INT_L.LOGIC_OUTS_L20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[3]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[3]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[3]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[3]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[3]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[3]_i_2_n_0 - 
wires: CLBLL_R_X29Y133/CLBLL_WW2A2 CLBLL_R_X29Y134/CLBLL_NE2A3 CLBLM_L_X30Y133/CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y133/CLBLM_L_C CLBLM_L_X30Y133/CLBLM_WW2A2 CLBLM_L_X30Y134/CLBLM_BYP6 CLBLM_L_X30Y134/CLBLM_M_DX CLBLM_L_X30Y134/CLBLM_NE2A3 INT_L_X28Y133/ER1BEG3 INT_L_X28Y133/WW2END2 INT_L_X30Y133/LOGIC_OUTS_L10 INT_L_X30Y133/WW2BEG2 INT_L_X30Y134/BYP_ALT6 INT_L_X30Y134/BYP_L6 INT_L_X30Y134/NE2END3 INT_R_X29Y133/ER1END3 INT_R_X29Y133/NE2BEG3 INT_R_X29Y133/WW2A2 INT_R_X29Y134/ER1END_N3_3 INT_R_X29Y134/NE2A3 VBRK_X73Y139/VBRK_WW2A2 VBRK_X73Y140/VBRK_NE2A3 
pips: CLBLM_L_X30Y133/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y134/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X28Y133/INT_L.WW2END2->>ER1BEG3 INT_L_X30Y133/INT_L.LOGIC_OUTS_L10->>WW2BEG2 INT_L_X30Y134/INT_L.BYP_ALT6->>BYP_L6 INT_L_X30Y134/INT_L.NE2END3->>BYP_ALT6 INT_R_X29Y133/INT_R.ER1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[3] - 
wires: CLBLL_R_X29Y133/CLBLL_SE2A2 CLBLL_R_X29Y134/CLBLL_ER1BEG3 CLBLL_R_X29Y134/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y134/CLBLL_L_AMUX CLBLM_L_X30Y133/CLBLM_IMUX20 CLBLM_L_X30Y133/CLBLM_L_C2 CLBLM_L_X30Y133/CLBLM_SE2A2 CLBLM_L_X30Y134/CLBLM_ER1BEG3 CLBLM_L_X30Y134/CLBLM_IMUX47 CLBLM_L_X30Y134/CLBLM_M_D5 INT_L_X30Y133/IMUX_L20 INT_L_X30Y133/SE2END2 INT_L_X30Y134/ER1END3 INT_L_X30Y134/IMUX_L47 INT_L_X30Y135/ER1END_N3_3 INT_R_X29Y133/SE2A2 INT_R_X29Y134/ER1BEG3 INT_R_X29Y134/LOGIC_OUTS16 INT_R_X29Y134/SE2BEG2 VBRK_X73Y139/VBRK_SE2A2 VBRK_X73Y140/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y134/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X30Y133/INT_L.SE2END2->>IMUX_L20 INT_L_X30Y134/INT_L.ER1END3->>IMUX_L47 INT_R_X29Y134/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X29Y134/INT_R.LOGIC_OUTS16->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[3] - 
wires: CLBLM_L_X30Y133/CLBLM_IMUX30 CLBLM_L_X30Y133/CLBLM_L_C5 CLBLM_L_X30Y134/CLBLM_IMUX40 CLBLM_L_X30Y134/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y134/CLBLM_L_DMUX CLBLM_L_X30Y134/CLBLM_M_D1 INT_L_X30Y133/FAN_BOUNCE_S3_2 INT_L_X30Y133/IMUX_L30 INT_L_X30Y134/FAN_ALT2 INT_L_X30Y134/FAN_BOUNCE2 INT_L_X30Y134/IMUX_L40 INT_L_X30Y134/LOGIC_OUTS_L19 
pips: CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y134/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y133/INT_L.FAN_BOUNCE_S3_2->>IMUX_L30 INT_L_X30Y134/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y134/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X30Y134/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[3] - 
wires: CLBLL_L_X32Y136/CLBLL_LL_DMUX CLBLL_L_X32Y136/CLBLL_LOGIC_OUTS23 CLBLL_L_X32Y136/CLBLL_WW4A1 CLBLL_R_X29Y133/CLBLL_ER1BEG1 CLBLL_R_X29Y136/CLBLL_WW4C1 CLBLM_L_X30Y133/CLBLM_ER1BEG1 CLBLM_L_X30Y133/CLBLM_IMUX34 CLBLM_L_X30Y133/CLBLM_L_C6 CLBLM_L_X30Y134/CLBLM_IMUX43 CLBLM_L_X30Y134/CLBLM_M_D6 CLBLM_L_X30Y136/CLBLM_WW4C1 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW4A1_0 INT_INTERFACE_R_X31Y136/INT_INTERFACE_WW4A1 INT_L_X28Y133/SE2A0 INT_L_X28Y134/SE2BEG0 INT_L_X28Y134/SS2END0 INT_L_X28Y135/SS2A0 INT_L_X28Y136/SS2BEG0 INT_L_X28Y136/WW4END1 INT_L_X30Y133/ER1END1 INT_L_X30Y133/IMUX_L34 INT_L_X30Y133/NR1BEG1 INT_L_X30Y134/IMUX_L43 INT_L_X30Y134/NR1END1 INT_L_X30Y136/WW4B1 INT_L_X32Y136/LOGIC_OUTS_L23 INT_L_X32Y136/WW4BEG1 INT_R_X29Y133/ER1BEG1 INT_R_X29Y133/SE2END0 INT_R_X29Y136/WW4C1 INT_R_X31Y136/WW4A1 VBRK_X73Y139/VBRK_ER1BEG1 VBRK_X73Y142/VBRK_WW4C1 VBRK_X79Y142/VBRK_WW4A1 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X28Y134/INT_L.SS2END0->>SE2BEG0 INT_L_X28Y136/INT_L.WW4END1->>SS2BEG0 INT_L_X30Y133/INT_L.ER1END1->>IMUX_L34 INT_L_X30Y133/INT_L.ER1END1->>NR1BEG1 INT_L_X30Y134/INT_L.NR1END1->>IMUX_L43 INT_L_X32Y136/INT_L.LOGIC_OUTS_L23->>WW4BEG1 INT_R_X29Y133/INT_R.SE2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[3]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[3]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[3]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[3]_i_3_n_0 - 
wires: CLBLL_L_X32Y134/CLBLL_LL_B CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS13 CLBLL_L_X32Y134/CLBLL_WW4C1 CLBLM_L_X30Y134/CLBLM_BYP3 CLBLM_L_X30Y134/CLBLM_M_CX CLBLM_L_X34Y134/CLBLM_NE2A1 CLBLM_L_X34Y134/CLBLM_WW4A1 CLBLM_R_X33Y134/CLBLM_NE2A1 CLBLM_R_X33Y134/CLBLM_WW4A1 CLK_FEED_X78Y140/CLK_FEED_WW4C1 INT_INTERFACE_R_X31Y134/INT_INTERFACE_WW4C1 INT_L_X30Y134/BYP_ALT3 INT_L_X30Y134/BYP_L3 INT_L_X30Y134/GFAN1 INT_L_X30Y134/WW4END1 INT_L_X32Y133/SE2A1 INT_L_X32Y134/LOGIC_OUTS_L13 INT_L_X32Y134/SE2BEG1 INT_L_X32Y134/WW4B1 INT_L_X34Y134/NE2END1 INT_L_X34Y134/WW4BEG1 INT_R_X31Y134/WW4C1 INT_R_X33Y133/NE2BEG1 INT_R_X33Y133/SE2END1 INT_R_X33Y134/NE2A1 INT_R_X33Y134/WW4A1 VBRK_X79Y140/VBRK_WW4C1 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y134/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX INT_L_X30Y134/INT_L.BYP_ALT3->>BYP_L3 INT_L_X30Y134/INT_L.GFAN1->>BYP_ALT3 INT_L_X30Y134/INT_L.WW4END1->>GFAN1 INT_L_X32Y134/INT_L.LOGIC_OUTS_L13->>SE2BEG1 INT_L_X34Y134/INT_L.NE2END1->>WW4BEG1 INT_R_X33Y133/INT_R.SE2END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp1_out[2] - 
wires: CLBLL_L_X32Y134/CLBLL_EE4A0 CLBLL_L_X32Y134/CLBLL_IMUX27 CLBLL_L_X32Y134/CLBLL_LL_B4 CLBLL_R_X29Y134/CLBLL_EL1BEG3 CLBLL_R_X29Y135/CLBLL_NW2A0 CLBLM_L_X30Y134/CLBLM_EL1BEG3 CLBLM_L_X30Y134/CLBLM_IMUX29 CLBLM_L_X30Y134/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y134/CLBLM_L_CMUX CLBLM_L_X30Y134/CLBLM_M_C2 CLBLM_L_X30Y135/CLBLM_NW2A0 CLBLM_L_X34Y134/CLBLM_EE4C0 CLBLM_L_X34Y134/CLBLM_WR1END1 CLBLM_R_X33Y134/CLBLM_EE4C0 CLBLM_R_X33Y134/CLBLM_WR1END1 CLK_FEED_X78Y140/CLK_FEED_EE4A0 INT_INTERFACE_R_X31Y134/INT_INTERFACE_EE4A0 INT_L_X30Y134/EE4BEG0 INT_L_X30Y134/EL1END3 INT_L_X30Y134/IMUX_L29 INT_L_X30Y134/LOGIC_OUTS_L18 INT_L_X30Y134/NW2BEG0 INT_L_X30Y135/NW2A0 INT_L_X32Y134/EE4B0 INT_L_X32Y134/IMUX_L27 INT_L_X32Y134/WR1END2 INT_L_X34Y134/EE4END0 INT_L_X34Y134/WR1BEG1 INT_R_X29Y134/EL1BEG3 INT_R_X29Y134/NW2END_S0_0 INT_R_X29Y135/EL1BEG_N3 INT_R_X29Y135/NW2END0 INT_R_X31Y134/EE4A0 INT_R_X33Y134/EE4C0 INT_R_X33Y134/WR1BEG2 INT_R_X33Y134/WR1END1 VBRK_X73Y140/VBRK_EL1BEG3 VBRK_X73Y141/VBRK_NW2A0 VBRK_X79Y140/VBRK_EE4A0 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y134/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y134/INT_L.EL1END3->>IMUX_L29 INT_L_X30Y134/INT_L.LOGIC_OUTS_L18->>EE4BEG0 INT_L_X30Y134/INT_L.LOGIC_OUTS_L18->>NW2BEG0 INT_L_X32Y134/INT_L.WR1END2->>IMUX_L27 INT_L_X34Y134/INT_L.EE4END0->>WR1BEG1 INT_R_X29Y135/INT_R.NW2END0->>EL1BEG_N3 INT_R_X33Y134/INT_R.WR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[2] - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX24 CLBLL_L_X32Y134/CLBLL_LL_B5 CLBLL_L_X32Y136/CLBLL_LL_CMUX CLBLL_L_X32Y136/CLBLL_LOGIC_OUTS22 CLBLL_L_X32Y136/CLBLL_NW4A0 CLBLM_L_X30Y134/CLBLM_IMUX31 CLBLM_L_X30Y134/CLBLM_M_C5 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_NW4A0_0 INT_INTERFACE_R_X31Y136/INT_INTERFACE_NW4A0 INT_L_X30Y133/NR1BEG3 INT_L_X30Y133/SS6END3 INT_L_X30Y134/IMUX_L31 INT_L_X30Y134/NR1END3 INT_L_X30Y134/SS6E3 INT_L_X30Y134/SS6END_N0_3 INT_L_X30Y135/SS6D3 INT_L_X30Y136/SS6C3 INT_L_X30Y137/SS6B3 INT_L_X30Y138/SS6A3 INT_L_X30Y139/NW6END_S0_0 INT_L_X30Y139/SS6BEG3 INT_L_X30Y140/NW6END0 INT_L_X32Y134/IMUX_L24 INT_L_X32Y134/SS2END0 INT_L_X32Y135/SS2A0 INT_L_X32Y136/LOGIC_OUTS_L22 INT_L_X32Y136/NW6BEG0 INT_L_X32Y136/SS2BEG0 INT_R_X31Y136/NW6A0 INT_R_X31Y137/NW6B0 INT_R_X31Y138/NW6C0 INT_R_X31Y139/NW6D0 INT_R_X31Y140/NW6E0 VBRK_X79Y142/VBRK_NW4A0 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X32Y136/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X30Y133/INT_L.SS6END3->>NR1BEG3 INT_L_X30Y134/INT_L.NR1END3->>IMUX_L31 INT_L_X30Y139/INT_L.NW6END_S0_0->>SS6BEG3 INT_L_X32Y134/INT_L.SS2END0->>IMUX_L24 INT_L_X32Y136/INT_L.LOGIC_OUTS_L22->>NW6BEG0 INT_L_X32Y136/INT_L.LOGIC_OUTS_L22->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[3]_i_4_n_0 - 
wires: CLBLL_L_X32Y134/CLBLL_LL_C CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS14 CLBLL_L_X32Y134/CLBLL_WW4A2 CLBLL_R_X25Y133/CLBLL_EE4BEG1 CLBLL_R_X25Y133/CLBLL_SW2A1 CLBLL_R_X27Y133/CLBLL_EE4B1 CLBLL_R_X27Y134/CLBLL_WW2A1 CLBLL_R_X29Y134/CLBLL_NE2A1 CLBLL_R_X29Y134/CLBLL_WW4C2 CLBLM_L_X26Y133/CLBLM_EE4BEG1 CLBLM_L_X26Y133/CLBLM_SW2A1 CLBLM_L_X28Y133/CLBLM_EE4B1 CLBLM_L_X28Y134/CLBLM_WW2A1 CLBLM_L_X30Y134/CLBLM_BYP4 CLBLM_L_X30Y134/CLBLM_M_BX CLBLM_L_X30Y134/CLBLM_NE2A1 CLBLM_L_X30Y134/CLBLM_WW4C2 CLK_FEED_X78Y140/CLK_FEED_WW4A2 INT_INTERFACE_R_X31Y134/INT_INTERFACE_WW4A2 INT_L_X26Y133/EE4A1 INT_L_X26Y133/SW2A1 INT_L_X26Y134/SW2BEG1 INT_L_X26Y134/WW2END1 INT_L_X28Y133/EE4C1 INT_L_X28Y134/WW2BEG1 INT_L_X28Y134/WW4END2 INT_L_X30Y134/BYP_ALT4 INT_L_X30Y134/BYP_L4 INT_L_X30Y134/NE2END1 INT_L_X30Y134/WW4B2 INT_L_X32Y134/LOGIC_OUTS_L14 INT_L_X32Y134/WW4BEG2 INT_R_X25Y133/EE4BEG1 INT_R_X25Y133/SW2END1 INT_R_X27Y133/EE4B1 INT_R_X27Y134/WW2A1 INT_R_X29Y133/EE4END1 INT_R_X29Y133/NE2BEG1 INT_R_X29Y134/NE2A1 INT_R_X29Y134/WW4C2 INT_R_X31Y134/WW4A2 VBRK_X73Y140/VBRK_NE2A1 VBRK_X73Y140/VBRK_WW4C2 VBRK_X79Y140/VBRK_WW4A2 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X30Y134/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X26Y134/INT_L.WW2END1->>SW2BEG1 INT_L_X28Y134/INT_L.WW4END2->>WW2BEG1 INT_L_X30Y134/INT_L.BYP_ALT4->>BYP_L4 INT_L_X30Y134/INT_L.NE2END1->>BYP_ALT4 INT_L_X32Y134/INT_L.LOGIC_OUTS_L14->>WW4BEG2 INT_R_X25Y133/INT_R.SW2END1->>EE4BEG1 INT_R_X29Y133/INT_R.EE4END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp1_out[1] - 
wires: CLBLL_L_X32Y134/CLBLL_EE4A3 CLBLL_L_X32Y134/CLBLL_IMUX29 CLBLL_L_X32Y134/CLBLL_LL_C2 CLBLM_L_X30Y134/CLBLM_IMUX17 CLBLM_L_X30Y134/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y134/CLBLM_L_BMUX CLBLM_L_X30Y134/CLBLM_M_B3 CLBLM_L_X34Y134/CLBLM_EE4C3 CLBLM_L_X34Y135/CLBLM_WR1END0 CLBLM_R_X33Y134/CLBLM_EE4C3 CLBLM_R_X33Y135/CLBLM_WR1END0 CLK_FEED_X78Y140/CLK_FEED_EE4A3 INT_INTERFACE_R_X31Y134/INT_INTERFACE_EE4A3 INT_L_X30Y134/EE4BEG3 INT_L_X30Y134/IMUX_L17 INT_L_X30Y134/LOGIC_OUTS_L17 INT_L_X30Y134/SR1BEG_S0 INT_L_X32Y134/EE4B3 INT_L_X32Y134/IMUX_L29 INT_L_X32Y134/WL1END2 INT_L_X34Y134/EE4END3 INT_L_X34Y134/WR1BEG_S0 INT_L_X34Y135/WR1BEG0 INT_R_X31Y134/EE4A3 INT_R_X33Y134/EE4C3 INT_R_X33Y134/WL1BEG2 INT_R_X33Y134/WR1END_S1_0 INT_R_X33Y135/WR1END0 VBRK_X79Y140/VBRK_EE4A3 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y134/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y134/INT_L.LOGIC_OUTS_L17->>EE4BEG3 INT_L_X30Y134/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X30Y134/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X32Y134/INT_L.WL1END2->>IMUX_L29 INT_L_X34Y134/INT_L.EE4END3->>WR1BEG_S0 INT_R_X33Y134/INT_R.WR1END_S1_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[1] - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX31 CLBLL_L_X32Y134/CLBLL_LL_C5 CLBLL_L_X32Y136/CLBLL_LL_BMUX CLBLL_L_X32Y136/CLBLL_LOGIC_OUTS21 CLBLL_L_X32Y136/CLBLL_WW4A3 CLBLL_R_X29Y134/CLBLL_NE2A2 CLBLL_R_X29Y136/CLBLL_WW4C3 CLBLM_L_X30Y134/CLBLM_IMUX27 CLBLM_L_X30Y134/CLBLM_M_B4 CLBLM_L_X30Y134/CLBLM_NE2A2 CLBLM_L_X30Y136/CLBLM_WW4C3 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW4A3_0 INT_INTERFACE_R_X31Y136/INT_INTERFACE_WW4A3 INT_L_X28Y133/SE2A2 INT_L_X28Y134/SE2BEG2 INT_L_X28Y134/SS2END2 INT_L_X28Y135/SS2A2 INT_L_X28Y136/SS2BEG2 INT_L_X28Y136/WW4END3 INT_L_X30Y134/IMUX_L27 INT_L_X30Y134/NE2END2 INT_L_X30Y136/WW4B3 INT_L_X32Y134/IMUX_L31 INT_L_X32Y134/SS2END3 INT_L_X32Y135/SS2A3 INT_L_X32Y135/SS2END_N0_3 INT_L_X32Y136/LOGIC_OUTS_L21 INT_L_X32Y136/SS2BEG3 INT_L_X32Y136/WW4BEG3 INT_R_X29Y133/NE2BEG2 INT_R_X29Y133/SE2END2 INT_R_X29Y134/NE2A2 INT_R_X29Y136/WW4C3 INT_R_X31Y136/WW4A3 VBRK_X73Y140/VBRK_NE2A2 VBRK_X73Y142/VBRK_WW4C3 VBRK_X79Y142/VBRK_WW4A3 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X32Y136/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X28Y134/INT_L.SS2END2->>SE2BEG2 INT_L_X28Y136/INT_L.WW4END3->>SS2BEG2 INT_L_X30Y134/INT_L.NE2END2->>IMUX_L27 INT_L_X32Y134/INT_L.SS2END3->>IMUX_L31 INT_L_X32Y136/INT_L.LOGIC_OUTS_L21->>SS2BEG3 INT_L_X32Y136/INT_L.LOGIC_OUTS_L21->>WW4BEG3 INT_R_X29Y133/INT_R.SE2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[3]_i_5_n_0 - 
wires: CLBLL_L_X32Y135/CLBLL_LL_A CLBLL_L_X32Y135/CLBLL_LOGIC_OUTS12 CLBLL_L_X32Y135/CLBLL_WW4A0 CLBLL_R_X29Y134/CLBLL_SE2A0 CLBLL_R_X29Y135/CLBLL_WW4C0 CLBLM_L_X30Y134/CLBLM_BYP1 CLBLM_L_X30Y134/CLBLM_M_AX CLBLM_L_X30Y134/CLBLM_SE2A0 CLBLM_L_X30Y135/CLBLM_WW4C0 CLK_FEED_X78Y141/CLK_FEED_WW4A0 INT_INTERFACE_R_X31Y135/INT_INTERFACE_WW4A0 INT_L_X28Y134/ER1BEG_S0 INT_L_X28Y134/WW4END_S0_0 INT_L_X28Y135/ER1BEG0 INT_L_X28Y135/WW4END0 INT_L_X30Y134/BYP_ALT1 INT_L_X30Y134/BYP_L1 INT_L_X30Y134/SE2END0 INT_L_X30Y135/WW4B0 INT_L_X32Y135/LOGIC_OUTS_L12 INT_L_X32Y135/WW4BEG0 INT_R_X29Y134/SE2A0 INT_R_X29Y135/ER1END0 INT_R_X29Y135/SE2BEG0 INT_R_X29Y135/WW4C0 INT_R_X31Y135/WW4A0 VBRK_X73Y140/VBRK_SE2A0 VBRK_X73Y141/VBRK_WW4C0 VBRK_X79Y141/VBRK_WW4A0 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X30Y134/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X28Y134/INT_L.WW4END_S0_0->>ER1BEG_S0 INT_L_X30Y134/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y134/INT_L.SE2END0->>BYP_ALT1 INT_L_X32Y135/INT_L.LOGIC_OUTS_L12->>WW4BEG0 INT_R_X29Y135/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp1_out[0] - 
wires: CLBLL_L_X32Y135/CLBLL_IMUX4 CLBLL_L_X32Y135/CLBLL_LL_A6 CLBLL_L_X32Y136/CLBLL_SE4C2 CLBLM_L_X30Y134/CLBLM_IMUX1 CLBLM_L_X30Y134/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y134/CLBLM_L_AMUX CLBLM_L_X30Y134/CLBLM_M_A3 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_SE4C2_0 INT_INTERFACE_R_X31Y136/INT_INTERFACE_SE4C2 INT_L_X30Y134/FAN_ALT5 INT_L_X30Y134/FAN_BOUNCE5 INT_L_X30Y134/IMUX_L1 INT_L_X30Y134/LOGIC_OUTS_L16 INT_L_X30Y134/NN6BEG2 INT_L_X30Y135/NN6A2 INT_L_X30Y136/NN6B2 INT_L_X30Y137/NN6C2 INT_L_X30Y138/NN6D2 INT_L_X30Y139/NN6E2 INT_L_X30Y140/NN6END2 INT_L_X30Y140/SE6BEG2 INT_L_X32Y135/IMUX_L4 INT_L_X32Y135/SL1END2 INT_L_X32Y136/SE6END2 INT_L_X32Y136/SL1BEG2 INT_R_X31Y136/SE6E2 INT_R_X31Y137/SE6D2 INT_R_X31Y138/SE6C2 INT_R_X31Y139/SE6B2 INT_R_X31Y140/SE6A2 VBRK_X79Y142/VBRK_SE4C2 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y134/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y134/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y134/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X30Y134/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X30Y134/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X30Y140/INT_L.NN6END2->>SE6BEG2 INT_L_X32Y135/INT_L.SL1END2->>IMUX_L4 INT_L_X32Y136/INT_L.SE6END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[0] - 
wires: CLBLL_L_X32Y135/CLBLL_IMUX7 CLBLL_L_X32Y135/CLBLL_LL_A1 CLBLL_L_X32Y136/CLBLL_LL_AMUX CLBLL_L_X32Y136/CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y138/CLBLL_NW4A2 CLBLM_L_X30Y134/CLBLM_IMUX4 CLBLM_L_X30Y134/CLBLM_M_A6 CLK_FEED_X78Y144/CLK_FEED_NW4A2 INT_INTERFACE_R_X31Y138/INT_INTERFACE_NW4A2 INT_L_X30Y134/IMUX_L4 INT_L_X30Y134/SS2END1 INT_L_X30Y135/SS2A1 INT_L_X30Y136/SS2BEG1 INT_L_X30Y136/SS6END1 INT_L_X30Y137/SS6E1 INT_L_X30Y138/SS6D1 INT_L_X30Y139/SS6C1 INT_L_X30Y140/SS6B1 INT_L_X30Y141/SS6A1 INT_L_X30Y142/NW6END2 INT_L_X30Y142/SS6BEG1 INT_L_X32Y135/IMUX_L7 INT_L_X32Y135/SR1END3 INT_L_X32Y136/LOGIC_OUTS_L20 INT_L_X32Y136/NN2BEG2 INT_L_X32Y136/SR1BEG3 INT_L_X32Y136/SR1END_N3_3 INT_L_X32Y137/NN2A2 INT_L_X32Y138/NN2END2 INT_L_X32Y138/NW6BEG2 INT_R_X31Y138/NW6A2 INT_R_X31Y139/NW6B2 INT_R_X31Y140/NW6C2 INT_R_X31Y141/NW6D2 INT_R_X31Y142/NW6E2 VBRK_X79Y144/VBRK_NW4A2 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X32Y136/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X30Y134/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X30Y134/INT_L.SS2END1->>IMUX_L4 INT_L_X30Y136/INT_L.SS6END1->>SS2BEG1 INT_L_X30Y142/INT_L.NW6END2->>SS6BEG1 INT_L_X32Y135/INT_L.SR1END3->>IMUX_L7 INT_L_X32Y136/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X32Y136/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X32Y138/INT_L.NN2END2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[3]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[3]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[3]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[3]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_2_n_0 - 
wires: CLBLM_L_X30Y133/CLBLM_LOGIC_OUTS11 CLBLM_L_X30Y133/CLBLM_L_D CLBLM_L_X30Y135/CLBLM_BYP6 CLBLM_L_X30Y135/CLBLM_M_DX INT_L_X30Y133/LOGIC_OUTS_L11 INT_L_X30Y133/NN2BEG3 INT_L_X30Y134/NN2A3 INT_L_X30Y135/BYP_ALT6 INT_L_X30Y135/BYP_L6 INT_L_X30Y135/NN2END3 
pips: CLBLM_L_X30Y133/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X30Y135/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X30Y133/INT_L.LOGIC_OUTS_L11->>NN2BEG3 INT_L_X30Y135/INT_L.BYP_ALT6->>BYP_L6 INT_L_X30Y135/INT_L.NN2END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[7] - 
wires: CLBLL_R_X29Y134/CLBLL_SE2A2 CLBLL_R_X29Y135/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y135/CLBLL_L_AMUX CLBLM_L_X30Y133/CLBLM_IMUX36 CLBLM_L_X30Y133/CLBLM_L_D2 CLBLM_L_X30Y134/CLBLM_SE2A2 CLBLM_L_X30Y135/CLBLM_IMUX45 CLBLM_L_X30Y135/CLBLM_M_D2 INT_L_X30Y133/IMUX_L36 INT_L_X30Y133/SL1END2 INT_L_X30Y134/NR1BEG2 INT_L_X30Y134/SE2END2 INT_L_X30Y134/SL1BEG2 INT_L_X30Y135/IMUX_L45 INT_L_X30Y135/NR1END2 INT_R_X29Y134/SE2A2 INT_R_X29Y135/LOGIC_OUTS16 INT_R_X29Y135/SE2BEG2 VBRK_X73Y140/VBRK_SE2A2 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X30Y133/INT_L.SL1END2->>IMUX_L36 INT_L_X30Y134/INT_L.SE2END2->>NR1BEG2 INT_L_X30Y134/INT_L.SE2END2->>SL1BEG2 INT_L_X30Y135/INT_L.NR1END2->>IMUX_L45 INT_R_X29Y135/INT_R.LOGIC_OUTS16->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[7] - 
wires: CLBLL_R_X27Y137/CLBLL_EE4A3 CLBLL_R_X27Y138/CLBLL_WL1END3 CLBLL_R_X29Y133/CLBLL_SE2A1 CLBLL_R_X29Y134/CLBLL_SW2A1 CLBLL_R_X29Y135/CLBLL_NW4A1 CLBLL_R_X29Y137/CLBLL_EE4C3 CLBLM_L_X28Y137/CLBLM_EE4A3 CLBLM_L_X28Y138/CLBLM_WL1END3 CLBLM_L_X30Y133/CLBLM_IMUX42 CLBLM_L_X30Y133/CLBLM_L_D6 CLBLM_L_X30Y133/CLBLM_SE2A1 CLBLM_L_X30Y134/CLBLM_SW2A1 CLBLM_L_X30Y135/CLBLM_IMUX38 CLBLM_L_X30Y135/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y135/CLBLM_L_DMUX CLBLM_L_X30Y135/CLBLM_M_D3 CLBLM_L_X30Y135/CLBLM_NW4A1 CLBLM_L_X30Y137/CLBLM_EE4C3 INT_L_X26Y137/EE4BEG3 INT_L_X26Y137/SW2END3 INT_L_X26Y138/SW2END_N0_3 INT_L_X28Y137/EE4B3 INT_L_X28Y138/WL1BEG3 INT_L_X28Y139/NW6END1 INT_L_X28Y139/WL1BEG_N3 INT_L_X30Y133/IMUX_L42 INT_L_X30Y133/SE2END1 INT_L_X30Y134/SW2A1 INT_L_X30Y135/IMUX_L38 INT_L_X30Y135/LOGIC_OUTS_L19 INT_L_X30Y135/NW6BEG1 INT_L_X30Y135/SS2END3 INT_L_X30Y135/SW2BEG1 INT_L_X30Y136/SS2A3 INT_L_X30Y136/SS2END_N0_3 INT_L_X30Y137/EE4END3 INT_L_X30Y137/SS2BEG3 INT_R_X27Y137/EE4A3 INT_R_X27Y137/SW2A3 INT_R_X27Y138/SW2BEG3 INT_R_X27Y138/WL1END3 INT_R_X27Y139/WL1END_N1_3 INT_R_X29Y133/SE2A1 INT_R_X29Y134/SE2BEG1 INT_R_X29Y134/SW2END1 INT_R_X29Y135/NW6A1 INT_R_X29Y136/NW6B1 INT_R_X29Y137/EE4C3 INT_R_X29Y137/NW6C1 INT_R_X29Y138/NW6D1 INT_R_X29Y139/NW6E1 VBRK_X73Y139/VBRK_SE2A1 VBRK_X73Y140/VBRK_SW2A1 VBRK_X73Y141/VBRK_NW4A1 VBRK_X73Y143/VBRK_EE4C3 
pips: CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X30Y135/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X26Y137/INT_L.SW2END3->>EE4BEG3 INT_L_X28Y139/INT_L.NW6END1->>WL1BEG_N3 INT_L_X30Y133/INT_L.SE2END1->>IMUX_L42 INT_L_X30Y135/INT_L.LOGIC_OUTS_L19->>NW6BEG1 INT_L_X30Y135/INT_L.LOGIC_OUTS_L19->>SW2BEG1 INT_L_X30Y135/INT_L.SS2END3->>IMUX_L38 INT_L_X30Y137/INT_L.EE4END3->>SS2BEG3 INT_R_X27Y138/INT_R.WL1END3->>SW2BEG3 INT_R_X29Y134/INT_R.SW2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[7] - 
wires: CLBLL_L_X32Y137/CLBLL_LL_DMUX CLBLL_L_X32Y137/CLBLL_LOGIC_OUTS23 CLBLL_L_X32Y137/CLBLL_SW4A1 CLBLL_R_X29Y133/CLBLL_ER1BEG3 CLBLL_R_X29Y134/CLBLL_NW2A2 CLBLL_R_X29Y135/CLBLL_NE2A2 CLBLM_L_X30Y133/CLBLM_ER1BEG3 CLBLM_L_X30Y133/CLBLM_IMUX46 CLBLM_L_X30Y133/CLBLM_L_D5 CLBLM_L_X30Y134/CLBLM_NW2A2 CLBLM_L_X30Y135/CLBLM_IMUX43 CLBLM_L_X30Y135/CLBLM_M_D6 CLBLM_L_X30Y135/CLBLM_NE2A2 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_SW4A1_1 INT_INTERFACE_R_X31Y137/INT_INTERFACE_SW4A1 INT_L_X30Y133/ER1END3 INT_L_X30Y133/IMUX_L46 INT_L_X30Y133/NW2BEG2 INT_L_X30Y133/SW6END1 INT_L_X30Y134/ER1END_N3_3 INT_L_X30Y134/NW2A2 INT_L_X30Y135/IMUX_L43 INT_L_X30Y135/NE2END2 INT_L_X32Y137/LOGIC_OUTS_L23 INT_L_X32Y137/SW6BEG1 INT_R_X29Y133/ER1BEG3 INT_R_X29Y133/SR1END2 INT_R_X29Y134/NE2BEG2 INT_R_X29Y134/NW2END2 INT_R_X29Y134/SR1BEG2 INT_R_X29Y135/NE2A2 INT_R_X31Y133/SW6E1 INT_R_X31Y134/SW6D1 INT_R_X31Y135/SW6C1 INT_R_X31Y136/SW6B1 INT_R_X31Y137/SW6A1 VBRK_X73Y139/VBRK_ER1BEG3 VBRK_X73Y140/VBRK_NW2A2 VBRK_X73Y141/VBRK_NE2A2 VBRK_X79Y143/VBRK_SW4A1 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X30Y133/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X30Y133/INT_L.ER1END3->>IMUX_L46 INT_L_X30Y133/INT_L.SW6END1->>NW2BEG2 INT_L_X30Y135/INT_L.NE2END2->>IMUX_L43 INT_L_X32Y137/INT_L.LOGIC_OUTS_L23->>SW6BEG1 INT_R_X29Y133/INT_R.SR1END2->>ER1BEG3 INT_R_X29Y134/INT_R.NW2END2->>NE2BEG2 INT_R_X29Y134/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[7]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

feistelKey0[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_3_n_0 - 
wires: CLBLL_L_X32Y135/CLBLL_LL_B CLBLL_L_X32Y135/CLBLL_LOGIC_OUTS13 CLBLL_L_X32Y135/CLBLL_WW4C1 CLBLM_L_X30Y135/CLBLM_BYP3 CLBLM_L_X30Y135/CLBLM_M_CX CLBLM_L_X34Y135/CLBLM_NE2A1 CLBLM_L_X34Y135/CLBLM_WW4A1 CLBLM_R_X33Y135/CLBLM_NE2A1 CLBLM_R_X33Y135/CLBLM_WW4A1 CLK_FEED_X78Y141/CLK_FEED_WW4C1 INT_INTERFACE_R_X31Y135/INT_INTERFACE_WW4C1 INT_L_X30Y135/BYP_ALT3 INT_L_X30Y135/BYP_L3 INT_L_X30Y135/GFAN1 INT_L_X30Y135/WW4END1 INT_L_X32Y134/SE2A1 INT_L_X32Y135/LOGIC_OUTS_L13 INT_L_X32Y135/SE2BEG1 INT_L_X32Y135/WW4B1 INT_L_X34Y135/NE2END1 INT_L_X34Y135/WW4BEG1 INT_R_X31Y135/WW4C1 INT_R_X33Y134/NE2BEG1 INT_R_X33Y134/SE2END1 INT_R_X33Y135/NE2A1 INT_R_X33Y135/WW4A1 VBRK_X79Y141/VBRK_WW4C1 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y135/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX INT_L_X30Y135/INT_L.BYP_ALT3->>BYP_L3 INT_L_X30Y135/INT_L.GFAN1->>BYP_ALT3 INT_L_X30Y135/INT_L.WW4END1->>GFAN1 INT_L_X32Y135/INT_L.LOGIC_OUTS_L13->>SE2BEG1 INT_L_X34Y135/INT_L.NE2END1->>WW4BEG1 INT_R_X33Y134/INT_R.SE2END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[6] - 
wires: CLBLL_L_X32Y134/CLBLL_EE4B1 CLBLL_L_X32Y135/CLBLL_IMUX12 CLBLL_L_X32Y135/CLBLL_LL_B6 CLBLL_R_X29Y134/CLBLL_EE4BEG1 CLBLL_R_X29Y134/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y134/CLBLL_L_DMUX CLBLL_R_X29Y136/CLBLL_EL1BEG0 CLBLM_L_X30Y134/CLBLM_EE4BEG1 CLBLM_L_X30Y135/CLBLM_IMUX31 CLBLM_L_X30Y135/CLBLM_M_C5 CLBLM_L_X30Y136/CLBLM_EL1BEG0 CLK_FEED_X78Y140/CLK_FEED_EE4B1 INT_INTERFACE_R_X31Y134/INT_INTERFACE_EE4B1 INT_L_X30Y134/EE4A1 INT_L_X30Y135/EL1END_S3_0 INT_L_X30Y135/IMUX_L31 INT_L_X30Y136/EL1END0 INT_L_X32Y134/EE4C1 INT_L_X32Y135/IMUX_L12 INT_L_X32Y135/WR1END2 INT_R_X29Y134/EE4BEG1 INT_R_X29Y134/LOGIC_OUTS19 INT_R_X29Y134/NN2BEG1 INT_R_X29Y135/NN2A1 INT_R_X29Y136/EL1BEG0 INT_R_X29Y136/NN2END1 INT_R_X31Y134/EE4B1 INT_R_X33Y134/EE4END1 INT_R_X33Y134/NR1BEG1 INT_R_X33Y135/NR1END1 INT_R_X33Y135/WR1BEG2 VBRK_X73Y140/VBRK_EE4BEG1 VBRK_X73Y142/VBRK_EL1BEG0 VBRK_X79Y140/VBRK_EE4B1 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X29Y134/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X30Y135/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X32Y135/INT_L.WR1END2->>IMUX_L12 INT_R_X29Y134/INT_R.LOGIC_OUTS19->>EE4BEG1 INT_R_X29Y134/INT_R.LOGIC_OUTS19->>NN2BEG1 INT_R_X29Y136/INT_R.NN2END1->>EL1BEG0 INT_R_X33Y134/INT_R.EE4END1->>NR1BEG1 INT_R_X33Y135/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[6] - 
wires: CLBLL_L_X32Y135/CLBLL_IMUX24 CLBLL_L_X32Y135/CLBLL_LL_B5 CLBLL_L_X32Y137/CLBLL_SE4C0 CLBLM_L_X30Y135/CLBLM_IMUX35 CLBLM_L_X30Y135/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y135/CLBLM_L_CMUX CLBLM_L_X30Y135/CLBLM_M_C6 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_SE4C0_1 INT_INTERFACE_R_X31Y137/INT_INTERFACE_SE4C0 INT_L_X30Y135/FAN_ALT5 INT_L_X30Y135/FAN_BOUNCE5 INT_L_X30Y135/IMUX_L35 INT_L_X30Y135/LOGIC_OUTS_L18 INT_L_X30Y135/NL1BEG_N3 INT_L_X30Y135/NN6BEG0 INT_L_X30Y136/NN6A0 INT_L_X30Y137/NN6B0 INT_L_X30Y138/NN6C0 INT_L_X30Y139/NN6D0 INT_L_X30Y140/NN6E0 INT_L_X30Y140/NN6END_S1_0 INT_L_X30Y141/NN6END0 INT_L_X30Y141/SE6BEG0 INT_L_X32Y135/IMUX_L24 INT_L_X32Y135/SL1END0 INT_L_X32Y136/SL1BEG0 INT_L_X32Y136/SL1END0 INT_L_X32Y137/SE6END0 INT_L_X32Y137/SL1BEG0 INT_R_X31Y137/SE6E0 INT_R_X31Y138/SE6D0 INT_R_X31Y139/SE6C0 INT_R_X31Y140/SE6B0 INT_R_X31Y141/SE6A0 VBRK_X79Y143/VBRK_SE4C0 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X30Y135/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y135/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y135/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X30Y135/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X30Y135/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X30Y135/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X30Y141/INT_L.NN6END0->>SE6BEG0 INT_L_X32Y135/INT_L.SL1END0->>IMUX_L24 INT_L_X32Y136/INT_L.SL1END0->>SL1BEG0 INT_L_X32Y137/INT_L.SE6END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[6] - 
wires: CLBLL_L_X32Y135/CLBLL_IMUX17 CLBLL_L_X32Y135/CLBLL_LL_B3 CLBLL_L_X32Y137/CLBLL_LL_CMUX CLBLL_L_X32Y137/CLBLL_LOGIC_OUTS22 CLBLL_L_X32Y137/CLBLL_NW4A0 CLBLM_L_X30Y135/CLBLM_IMUX22 CLBLM_L_X30Y135/CLBLM_M_C3 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_NW4A0_1 INT_INTERFACE_R_X31Y137/INT_INTERFACE_NW4A0 INT_L_X30Y134/NR1BEG3 INT_L_X30Y134/SS6END3 INT_L_X30Y135/IMUX_L22 INT_L_X30Y135/NR1END3 INT_L_X30Y135/SS6E3 INT_L_X30Y135/SS6END_N0_3 INT_L_X30Y136/SS6D3 INT_L_X30Y137/SS6C3 INT_L_X30Y138/SS6B3 INT_L_X30Y139/SS6A3 INT_L_X30Y140/NW6END_S0_0 INT_L_X30Y140/SS6BEG3 INT_L_X30Y141/NW6END0 INT_L_X32Y135/IMUX_L17 INT_L_X32Y135/SS2END0 INT_L_X32Y136/SS2A0 INT_L_X32Y137/LOGIC_OUTS_L22 INT_L_X32Y137/NW6BEG0 INT_L_X32Y137/SS2BEG0 INT_R_X31Y137/NW6A0 INT_R_X31Y138/NW6B0 INT_R_X31Y139/NW6C0 INT_R_X31Y140/NW6D0 INT_R_X31Y141/NW6E0 VBRK_X79Y143/VBRK_NW4A0 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X32Y137/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X30Y134/INT_L.SS6END3->>NR1BEG3 INT_L_X30Y135/INT_L.NR1END3->>IMUX_L22 INT_L_X30Y140/INT_L.NW6END_S0_0->>SS6BEG3 INT_L_X32Y135/INT_L.SS2END0->>IMUX_L17 INT_L_X32Y137/INT_L.LOGIC_OUTS_L22->>NW6BEG0 INT_L_X32Y137/INT_L.LOGIC_OUTS_L22->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[7]_i_4_n_0 - 
wires: CLBLL_R_X29Y135/CLBLL_EL1BEG1 CLBLL_R_X29Y135/CLBLL_LL_C CLBLL_R_X29Y135/CLBLL_LOGIC_OUTS14 CLBLM_L_X30Y135/CLBLM_BYP4 CLBLM_L_X30Y135/CLBLM_EL1BEG1 CLBLM_L_X30Y135/CLBLM_M_BX INT_L_X30Y135/BYP_ALT4 INT_L_X30Y135/BYP_L4 INT_L_X30Y135/EL1END1 INT_R_X29Y135/EL1BEG1 INT_R_X29Y135/LOGIC_OUTS14 VBRK_X73Y141/VBRK_EL1BEG1 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X30Y135/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X30Y135/INT_L.BYP_ALT4->>BYP_L4 INT_L_X30Y135/INT_L.EL1END1->>BYP_ALT4 INT_R_X29Y135/INT_R.LOGIC_OUTS14->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[5] - 
wires: CLBLL_R_X29Y134/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y134/CLBLL_L_CMUX CLBLL_R_X29Y135/CLBLL_IMUX31 CLBLL_R_X29Y135/CLBLL_LL_C5 CLBLL_R_X29Y135/CLBLL_NE2A0 CLBLM_L_X30Y135/CLBLM_IMUX24 CLBLM_L_X30Y135/CLBLM_M_B5 CLBLM_L_X30Y135/CLBLM_NE2A0 INT_L_X30Y134/NE2END_S3_0 INT_L_X30Y135/IMUX_L24 INT_L_X30Y135/NE2END0 INT_R_X29Y134/LOGIC_OUTS18 INT_R_X29Y134/NE2BEG0 INT_R_X29Y134/NN2BEG0 INT_R_X29Y135/IMUX31 INT_R_X29Y135/NE2A0 INT_R_X29Y135/NN2A0 INT_R_X29Y135/NN2END_S2_0 INT_R_X29Y136/NN2END0 VBRK_X73Y141/VBRK_NE2A0 
pips: CLBLL_R_X29Y134/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X30Y135/INT_L.NE2END0->>IMUX_L24 INT_R_X29Y134/INT_R.LOGIC_OUTS18->>NE2BEG0 INT_R_X29Y134/INT_R.LOGIC_OUTS18->>NN2BEG0 INT_R_X29Y135/INT_R.NN2END_S2_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[5] - 
wires: CLBLL_R_X29Y135/CLBLL_IMUX28 CLBLL_R_X29Y135/CLBLL_LL_C4 CLBLL_R_X29Y135/CLBLL_WL1END2 CLBLM_L_X30Y135/CLBLM_IMUX17 CLBLM_L_X30Y135/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y135/CLBLM_L_BMUX CLBLM_L_X30Y135/CLBLM_M_B3 CLBLM_L_X30Y135/CLBLM_WL1END2 INT_L_X30Y135/IMUX_L17 INT_L_X30Y135/LOGIC_OUTS_L17 INT_L_X30Y135/SR1BEG_S0 INT_L_X30Y135/WL1BEG2 INT_R_X29Y135/IMUX28 INT_R_X29Y135/WL1END2 VBRK_X73Y141/VBRK_WL1END2 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y135/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y135/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X30Y135/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_L_X30Y135/INT_L.SR1BEG_S0->>IMUX_L17 INT_R_X29Y135/INT_R.WL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[5] - 
wires: CLBLL_L_X32Y137/CLBLL_LL_BMUX CLBLL_L_X32Y137/CLBLL_LOGIC_OUTS21 CLBLL_L_X32Y137/CLBLL_SW4A3 CLBLL_R_X29Y135/CLBLL_IMUX22 CLBLL_R_X29Y135/CLBLL_LL_C3 CLBLL_R_X29Y135/CLBLL_NW2A3 CLBLM_L_X30Y135/CLBLM_IMUX12 CLBLM_L_X30Y135/CLBLM_M_B6 CLBLM_L_X30Y135/CLBLM_NW2A3 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_SW4A3_1 INT_INTERFACE_R_X31Y137/INT_INTERFACE_SW4A3 INT_L_X30Y133/SW6END3 INT_L_X30Y134/NL1BEG2 INT_L_X30Y134/NL1BEG_N3 INT_L_X30Y134/NW2BEG3 INT_L_X30Y134/SW6END_N0_3 INT_L_X30Y135/IMUX_L12 INT_L_X30Y135/NL1END2 INT_L_X30Y135/NW2A3 INT_L_X32Y137/LOGIC_OUTS_L21 INT_L_X32Y137/SW6BEG3 INT_R_X29Y135/IMUX22 INT_R_X29Y135/NW2END3 INT_R_X31Y133/SW6E3 INT_R_X31Y134/SW6D3 INT_R_X31Y135/SW6C3 INT_R_X31Y136/SW6B3 INT_R_X31Y137/SW6A3 VBRK_X73Y141/VBRK_NW2A3 VBRK_X79Y143/VBRK_SW4A3 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X30Y134/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X30Y134/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X30Y134/INT_L.SW6END_N0_3->>NL1BEG_N3 INT_L_X30Y135/INT_L.NL1END2->>IMUX_L12 INT_L_X32Y137/INT_L.LOGIC_OUTS_L21->>SW6BEG3 INT_R_X29Y135/INT_R.NW2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[7]_i_5_n_0 - 
wires: CLBLL_R_X29Y135/CLBLL_LL_D CLBLL_R_X29Y135/CLBLL_LOGIC_OUTS15 CLBLL_R_X29Y136/CLBLL_ER1BEG0 CLBLM_L_X30Y135/CLBLM_BYP1 CLBLM_L_X30Y135/CLBLM_M_AX CLBLM_L_X30Y136/CLBLM_ER1BEG0 INT_L_X30Y135/BYP_ALT1 INT_L_X30Y135/BYP_L1 INT_L_X30Y135/SL1END0 INT_L_X30Y136/ER1END0 INT_L_X30Y136/SL1BEG0 INT_R_X29Y135/ER1BEG_S0 INT_R_X29Y135/LOGIC_OUTS15 INT_R_X29Y136/ER1BEG0 VBRK_X73Y142/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X30Y135/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X30Y135/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y135/INT_L.SL1END0->>BYP_ALT1 INT_L_X30Y136/INT_L.ER1END0->>SL1BEG0 INT_R_X29Y135/INT_R.LOGIC_OUTS15->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp0_out[4] - 
wires: CLBLL_R_X29Y134/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y134/CLBLL_L_BMUX CLBLL_R_X29Y135/CLBLL_IMUX47 CLBLL_R_X29Y135/CLBLL_LL_D5 CLBLL_R_X29Y135/CLBLL_NE2A3 CLBLM_L_X30Y135/CLBLM_IMUX11 CLBLM_L_X30Y135/CLBLM_M_A4 CLBLM_L_X30Y135/CLBLM_NE2A3 INT_L_X30Y135/FAN_ALT3 INT_L_X30Y135/FAN_BOUNCE3 INT_L_X30Y135/IMUX_L11 INT_L_X30Y135/NE2END3 INT_R_X29Y134/LOGIC_OUTS17 INT_R_X29Y134/NE2BEG3 INT_R_X29Y134/NR1BEG3 INT_R_X29Y135/IMUX47 INT_R_X29Y135/NE2A3 INT_R_X29Y135/NR1END3 VBRK_X73Y141/VBRK_NE2A3 
pips: CLBLL_R_X29Y134/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X30Y135/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X30Y135/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X30Y135/INT_L.NE2END3->>FAN_ALT3 INT_R_X29Y134/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X29Y134/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X29Y135/INT_R.NR1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp1_out[4] - 
wires: CLBLL_R_X29Y134/CLBLL_WL1END2 CLBLL_R_X29Y135/CLBLL_IMUX44 CLBLL_R_X29Y135/CLBLL_LL_D4 CLBLM_L_X30Y134/CLBLM_WL1END2 CLBLM_L_X30Y135/CLBLM_IMUX8 CLBLM_L_X30Y135/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y135/CLBLM_L_AMUX CLBLM_L_X30Y135/CLBLM_M_A5 INT_L_X30Y134/SR1END3 INT_L_X30Y134/WL1BEG2 INT_L_X30Y135/IMUX_L8 INT_L_X30Y135/LOGIC_OUTS_L16 INT_L_X30Y135/SR1BEG3 INT_L_X30Y135/SR1END_N3_3 INT_R_X29Y134/NL1BEG2 INT_R_X29Y134/WL1END2 INT_R_X29Y135/IMUX44 INT_R_X29Y135/NL1END2 VBRK_X73Y140/VBRK_WL1END2 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y135/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y134/INT_L.SR1END3->>WL1BEG2 INT_L_X30Y135/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X30Y135/INT_L.SR1END_N3_3->>IMUX_L8 INT_R_X29Y134/INT_R.WL1END2->>NL1BEG2 INT_R_X29Y135/INT_R.NL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp[4] - 
wires: CLBLL_L_X32Y137/CLBLL_LL_AMUX CLBLL_L_X32Y137/CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y137/CLBLL_WW4A2 CLBLL_R_X29Y135/CLBLL_ER1BEG3 CLBLL_R_X29Y135/CLBLL_IMUX45 CLBLL_R_X29Y135/CLBLL_LL_D2 CLBLL_R_X29Y137/CLBLL_WW4C2 CLBLM_L_X30Y135/CLBLM_ER1BEG3 CLBLM_L_X30Y135/CLBLM_IMUX7 CLBLM_L_X30Y135/CLBLM_M_A1 CLBLM_L_X30Y137/CLBLM_WW4C2 CLK_BUFG_REBUF_X78Y142/CLK_BUFG_REBUF_WW4A2_1 INT_INTERFACE_R_X31Y137/INT_INTERFACE_WW4A2 INT_L_X28Y135/ER1BEG2 INT_L_X28Y135/SS2END1 INT_L_X28Y136/SS2A1 INT_L_X28Y137/SS2BEG1 INT_L_X28Y137/WW4END2 INT_L_X30Y135/ER1END3 INT_L_X30Y135/IMUX_L7 INT_L_X30Y136/ER1END_N3_3 INT_L_X30Y137/WW4B2 INT_L_X32Y137/LOGIC_OUTS_L20 INT_L_X32Y137/WW4BEG2 INT_R_X29Y135/ER1BEG3 INT_R_X29Y135/ER1END2 INT_R_X29Y135/IMUX45 INT_R_X29Y137/WW4C2 INT_R_X31Y137/WW4A2 VBRK_X73Y141/VBRK_ER1BEG3 VBRK_X73Y143/VBRK_WW4C2 VBRK_X79Y143/VBRK_WW4A2 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y135/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X30Y135/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X28Y135/INT_L.SS2END1->>ER1BEG2 INT_L_X28Y137/INT_L.WW4END2->>SS2BEG1 INT_L_X30Y135/INT_L.ER1END3->>IMUX_L7 INT_L_X32Y137/INT_L.LOGIC_OUTS_L20->>WW4BEG2 INT_R_X29Y135/INT_R.ER1END2->>ER1BEG3 INT_R_X29Y135/INT_R.ER1END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v1[7]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1[7]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[3]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[11]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[11]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[11]_i_1_n_0 - 
wires: CLBLM_L_X30Y136/CLBLM_M_COUT CLBLM_L_X30Y136/CLBLM_M_COUT_N CLBLM_L_X30Y137/CLBLM_M_CIN 
pips: CLBLM_L_X30Y136/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[11]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[11]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[7]_i_1_n_0 - 
wires: CLBLM_L_X30Y135/CLBLM_M_COUT CLBLM_L_X30Y135/CLBLM_M_COUT_N CLBLM_L_X30Y136/CLBLM_M_CIN 
pips: CLBLM_L_X30Y135/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[11]_i_10_n_0 - 
wires: CLBLM_L_X30Y136/CLBLM_L_COUT CLBLM_L_X30Y136/CLBLM_L_COUT_N CLBLM_L_X30Y137/CLBLM_L_CIN 
pips: CLBLM_L_X30Y136/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[7]_i_10_n_0 - 
wires: CLBLM_L_X30Y135/CLBLM_L_COUT CLBLM_L_X30Y135/CLBLM_L_COUT_N CLBLM_L_X30Y136/CLBLM_L_CIN 
pips: CLBLM_L_X30Y135/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[11]_i_11_n_0 - 
wires: CLBLL_L_X32Y138/CLBLL_LL_COUT CLBLL_L_X32Y138/CLBLL_LL_COUT_N CLBLL_L_X32Y139/CLBLL_LL_CIN 
pips: CLBLL_L_X32Y138/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[7]_i_11_n_0 - 
wires: CLBLL_L_X32Y137/CLBLL_LL_COUT CLBLL_L_X32Y137/CLBLL_LL_COUT_N CLBLL_L_X32Y138/CLBLL_LL_CIN 
pips: CLBLL_L_X32Y137/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[11]_i_12_n_0 - 
wires: CLBLL_R_X29Y135/CLBLL_L_COUT CLBLL_R_X29Y135/CLBLL_L_COUT_N CLBLL_R_X29Y136/CLBLL_L_CIN 
pips: CLBLL_R_X29Y135/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[7]_i_12_n_0 - 
wires: CLBLL_R_X29Y134/CLBLL_L_COUT CLBLL_R_X29Y134/CLBLL_L_COUT_N CLBLL_R_X29Y135/CLBLL_L_CIN 
pips: CLBLL_R_X29Y134/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[15]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[15]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[15]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[15]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[15]_i_1_n_0 - 
wires: CLBLM_L_X30Y137/CLBLM_M_COUT CLBLM_L_X30Y137/CLBLM_M_COUT_N CLBLM_L_X30Y138/CLBLM_M_CIN 
pips: CLBLM_L_X30Y137/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[15]_i_10_n_0 - 
wires: CLBLM_L_X30Y137/CLBLM_L_COUT CLBLM_L_X30Y137/CLBLM_L_COUT_N CLBLM_L_X30Y138/CLBLM_L_CIN 
pips: CLBLM_L_X30Y137/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[15]_i_11_n_0 - 
wires: CLBLL_L_X32Y139/CLBLL_LL_COUT CLBLL_L_X32Y139/CLBLL_LL_COUT_N CLBLL_L_X32Y140/CLBLL_LL_CIN 
pips: CLBLL_L_X32Y139/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[15]_i_12_n_0 - 
wires: CLBLL_R_X29Y136/CLBLL_L_COUT CLBLL_R_X29Y136/CLBLL_L_COUT_N CLBLL_R_X29Y137/CLBLL_L_CIN 
pips: CLBLL_R_X29Y136/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[19]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[19]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[19]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[19]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[19]_i_1_n_0 - 
wires: CLBLM_L_X30Y138/CLBLM_M_COUT CLBLM_L_X30Y138/CLBLM_M_COUT_N CLBLM_L_X30Y139/CLBLM_M_CIN 
pips: CLBLM_L_X30Y138/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[19]_i_10_n_0 - 
wires: CLBLM_L_X30Y138/CLBLM_L_COUT CLBLM_L_X30Y138/CLBLM_L_COUT_N CLBLM_L_X30Y139/CLBLM_L_CIN 
pips: CLBLM_L_X30Y138/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[19]_i_11_n_0 - 
wires: CLBLL_L_X32Y140/CLBLL_LL_COUT CLBLL_L_X32Y140/CLBLL_LL_COUT_N CLBLL_L_X32Y141/CLBLL_LL_CIN 
pips: CLBLL_L_X32Y140/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[19]_i_12_n_0 - 
wires: CLBLL_R_X29Y137/CLBLL_L_COUT CLBLL_R_X29Y137/CLBLL_L_COUT_N CLBLL_R_X29Y138/CLBLL_L_CIN 
pips: CLBLL_R_X29Y137/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[3]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[23]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[23]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[23]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[23]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[23]_i_1_n_0 - 
wires: CLBLM_L_X30Y139/CLBLM_M_COUT CLBLM_L_X30Y139/CLBLM_M_COUT_N CLBLM_L_X30Y140/CLBLM_M_CIN 
pips: CLBLM_L_X30Y139/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[23]_i_10_n_0 - 
wires: CLBLM_L_X30Y139/CLBLM_L_COUT CLBLM_L_X30Y139/CLBLM_L_COUT_N CLBLM_L_X30Y140/CLBLM_L_CIN 
pips: CLBLM_L_X30Y139/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[23]_i_11_n_0 - 
wires: CLBLL_L_X32Y141/CLBLL_LL_COUT CLBLL_L_X32Y141/CLBLL_LL_COUT_N CLBLL_L_X32Y142/CLBLL_LL_CIN 
pips: CLBLL_L_X32Y141/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[23]_i_12_n_0 - 
wires: CLBLL_R_X29Y138/CLBLL_L_COUT CLBLL_R_X29Y138/CLBLL_L_COUT_N CLBLL_R_X29Y139/CLBLL_L_CIN 
pips: CLBLL_R_X29Y138/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[27]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[27]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[27]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[27]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[27]_i_1_n_0 - 
wires: CLBLM_L_X30Y140/CLBLM_M_COUT CLBLM_L_X30Y140/CLBLM_M_COUT_N CLBLM_L_X30Y141/CLBLM_M_CIN 
pips: CLBLM_L_X30Y140/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[27]_i_10_n_0 - 
wires: CLBLM_L_X30Y140/CLBLM_L_COUT CLBLM_L_X30Y140/CLBLM_L_COUT_N CLBLM_L_X30Y141/CLBLM_L_CIN 
pips: CLBLM_L_X30Y140/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[27]_i_11_n_0 - 
wires: CLBLL_L_X32Y142/CLBLL_LL_COUT CLBLL_L_X32Y142/CLBLL_LL_COUT_N CLBLL_L_X32Y143/CLBLL_LL_CIN 
pips: CLBLL_L_X32Y142/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[27]_i_12_n_0 - 
wires: CLBLL_R_X29Y139/CLBLL_L_COUT CLBLL_R_X29Y139/CLBLL_L_COUT_N CLBLL_R_X29Y140/CLBLL_L_CIN 
pips: CLBLL_R_X29Y139/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[31]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[31]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[3]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[31]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[31]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[31]_i_9_n_0 - 
wires: CLBLL_R_X29Y140/CLBLL_L_COUT CLBLL_R_X29Y140/CLBLL_L_COUT_N CLBLL_R_X29Y141/CLBLL_L_CIN 
pips: CLBLL_R_X29Y140/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[3]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[3]_i_1_n_0 - 
wires: CLBLM_L_X30Y134/CLBLM_M_COUT CLBLM_L_X30Y134/CLBLM_M_COUT_N CLBLM_L_X30Y135/CLBLM_M_CIN 
pips: CLBLM_L_X30Y134/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[3]_i_10_n_0 - 
wires: CLBLM_L_X30Y134/CLBLM_L_COUT CLBLM_L_X30Y134/CLBLM_L_COUT_N CLBLM_L_X30Y135/CLBLM_L_CIN 
pips: CLBLM_L_X30Y134/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[3]_i_11_n_0 - 
wires: CLBLL_L_X32Y136/CLBLL_LL_COUT CLBLL_L_X32Y136/CLBLL_LL_COUT_N CLBLL_L_X32Y137/CLBLL_LL_CIN 
pips: CLBLL_L_X32Y136/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[7]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[7]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[7]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v1_reg[7]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X52Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A5)) , 
NAME: SLICE_X52Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y133/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A5)*(~A4))+((~A3)*A5*(~A4)) , 
NAME: SLICE_X53Y133/A5LUT, 
TYPE: LUT5, 

SLICE_X52Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A4)*(~A1))+(A3*(~A5)*(~A1))+((~A3)*A5*A4*(~A1))) , 
NAME: SLICE_X52Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y133/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3*A4*(~A5)*(~A1))+(A2*A3*(~A4)*(~A1))+(A2*(~A3)*(~A1))+((~A2)*A3*A4*A5*(~A1)) , 
NAME: SLICE_X52Y133/A5LUT, 
TYPE: LUT5, 

SLICE_X52Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6*(~A2)*(~A5))+(A3*A4*A1*(~A6)*(~A5))+(A3*A4*(~A1)*(~A5))+(A3*(~A4)*(~A5))+((~A3)*A4*A1*A6*A2*(~A5)) , 
NAME: SLICE_X52Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A4)*(~A1))+((~A2)*A4*(~A1))) , 
NAME: SLICE_X52Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X54Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*(~A6)) , 
NAME: SLICE_X54Y133/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X52Y133/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*(~A1)) , 
NAME: SLICE_X52Y133/B5LUT, 
TYPE: LUT5, 

SLICE_X52Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6*A1*A4) , 
NAME: SLICE_X52Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y133/CFF - 
CLASS: bel, 
NAME: SLICE_X52Y133/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y133/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y133/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y133/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y133/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y133/A5FF - 
CLASS: bel, 
NAME: SLICE_X52Y133/A5FF, 
TYPE: FF_INIT, 

SLICE_X52Y133/DFF - 
CLASS: bel, 
NAME: SLICE_X52Y133/DFF, 
TYPE: REG_INIT, 

SLICE_X52Y133/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y133/BFF, 
TYPE: REG_INIT, 

SLICE_X52Y133/B5FF - 
CLASS: bel, 
NAME: SLICE_X52Y133/B5FF, 
TYPE: FF_INIT, 

SLICE_X54Y134/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y134/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y134/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y134/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y135/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y135/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y136/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y136/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y135/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y135/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y135/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y135/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y137/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y137/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y136/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y136/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y136/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y136/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y136/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y136/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y138/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y138/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y134/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y134/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y138/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y138/BFF, 
TYPE: REG_INIT, 

SLICE_X52Y140/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y140/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y138/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y138/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y138/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y138/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y139/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y139/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y138/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y138/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y139/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y139/BFF, 
TYPE: REG_INIT, 

SLICE_X52Y141/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y141/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y140/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y140/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y141/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y141/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y134/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y134/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y140/CFF - 
CLASS: bel, 
NAME: SLICE_X52Y140/CFF, 
TYPE: REG_INIT, 

SLICE_X51Y141/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y141/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y134/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y134/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y134/CFF - 
CLASS: bel, 
NAME: SLICE_X52Y134/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y134/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y134/BFF, 
TYPE: REG_INIT, 

SLICE_X52Y134/DFF - 
CLASS: bel, 
NAME: SLICE_X52Y134/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y134/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y134/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y136/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y136/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y136/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y136/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y134/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y134/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y138/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y138/BFF, 
TYPE: REG_INIT, 

SLICE_X52Y138/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y138/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y139/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y139/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y137/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y137/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y139/CFF - 
CLASS: bel, 
NAME: SLICE_X52Y139/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y139/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y139/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y140/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y140/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y140/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y140/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y140/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y140/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y140/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y140/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y136/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y136/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y141/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y141/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y141/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y141/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y141/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y141/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y141/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y141/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y142/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y142/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y142/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y142/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y142/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y142/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y142/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y142/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y143/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y143/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y143/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y143/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y136/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y136/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y143/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y143/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y143/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y143/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y136/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y136/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y137/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y137/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y137/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y137/CFF, 
TYPE: REG_INIT, 

SLICE_X52Y137/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y137/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y137/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y137/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y139/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y139/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y138/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y138/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y134/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y134/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y134/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y134/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y136/DFF - 
CLASS: bel, 
NAME: SLICE_X49Y136/DFF, 
TYPE: REG_INIT, 

SLICE_X51Y135/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y135/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y135/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y135/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y135/DFF - 
CLASS: bel, 
NAME: SLICE_X49Y135/DFF, 
TYPE: REG_INIT, 

SLICE_X49Y137/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y137/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y136/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y136/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y137/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y137/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y136/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y136/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y137/DFF - 
CLASS: bel, 
NAME: SLICE_X49Y137/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y134/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y134/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y141/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y141/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y139/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y139/BFF, 
TYPE: REG_INIT, 

SLICE_X47Y138/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y138/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y139/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y139/CFF, 
TYPE: REG_INIT, 

SLICE_X52Y140/DFF - 
CLASS: bel, 
NAME: SLICE_X52Y140/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y140/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y140/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y140/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y140/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y141/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y141/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y141/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y141/CFF, 
TYPE: REG_INIT, 

SLICE_X51Y141/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y141/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y134/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y134/DFF, 
TYPE: REG_INIT, 

SLICE_X51Y141/CFF - 
CLASS: bel, 
NAME: SLICE_X51Y141/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y141/DFF - 
CLASS: bel, 
NAME: SLICE_X49Y141/DFF, 
TYPE: REG_INIT, 

SLICE_X51Y134/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y134/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y134/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y134/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y134/DFF - 
CLASS: bel, 
NAME: SLICE_X49Y134/DFF, 
TYPE: REG_INIT, 

SLICE_X47Y134/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y134/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y135/CFF - 
CLASS: bel, 
NAME: SLICE_X51Y135/CFF, 
TYPE: REG_INIT, 

SLICE_X47Y134/BFF - 
CLASS: bel, 
NAME: SLICE_X47Y134/BFF, 
TYPE: REG_INIT, 

SLICE_X51Y134/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y134/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y136/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y136/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y138/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y138/DFF, 
TYPE: REG_INIT, 

SLICE_X52Y138/CFF - 
CLASS: bel, 
NAME: SLICE_X52Y138/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y137/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y137/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y137/CFF - 
CLASS: bel, 
NAME: SLICE_X52Y137/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y137/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y137/BFF, 
TYPE: REG_INIT, 

SLICE_X52Y137/DFF - 
CLASS: bel, 
NAME: SLICE_X52Y137/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y139/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y139/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y140/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y140/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y140/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y140/DFF, 
TYPE: REG_INIT, 

SLICE_X52Y139/DFF - 
CLASS: bel, 
NAME: SLICE_X52Y139/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y134/A5FF - 
CLASS: bel, 
NAME: SLICE_X55Y134/A5FF, 
TYPE: FF_INIT, 

SLICE_X53Y142/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y142/CFF, 
TYPE: REG_INIT, 

SLICE_X52Y141/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y141/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y141/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y141/DFF, 
TYPE: REG_INIT, 

SLICE_X52Y141/CFF - 
CLASS: bel, 
NAME: SLICE_X52Y141/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y142/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y142/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y142/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y142/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y142/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y142/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y142/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y142/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y143/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y143/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y143/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y143/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y134/B5FF - 
CLASS: bel, 
NAME: SLICE_X55Y134/B5FF, 
TYPE: FF_INIT, 

SLICE_X54Y143/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y143/CFF, 
TYPE: REG_INIT, 

SLICE_X51Y143/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y143/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y136/CFF - 
CLASS: bel, 
NAME: SLICE_X52Y136/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y137/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y137/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y135/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y135/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y135/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y135/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y137/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y137/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y136/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y136/DFF, 
TYPE: REG_INIT, 

SLICE_X52Y138/DFF - 
CLASS: bel, 
NAME: SLICE_X52Y138/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X53Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X53Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X53Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X53Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X53Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X53Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X53Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X53Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X53Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X53Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X53Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X53Y140/D6LUT, 
TYPE: LUT6, 

SLICE_X53Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X53Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X53Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X53Y141/D6LUT, 
TYPE: LUT6, 

SLICE_X53Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X53Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X53Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X53Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X53Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X53Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X53Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X53Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X53Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y134/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y134/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y134/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X53Y134/CARRY4, 
TYPE: CARRY4, 

SLICE_X53Y136/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y136/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y136/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y136/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y137/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y137/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y137/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X53Y137/CARRY4, 
TYPE: CARRY4, 

SLICE_X53Y137/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y137/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y137/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y137/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y137/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y137/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y138/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y138/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y138/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X53Y138/CARRY4, 
TYPE: CARRY4, 

SLICE_X53Y138/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y138/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y138/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y138/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y138/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y138/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y134/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y134/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y139/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y139/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y139/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X53Y139/CARRY4, 
TYPE: CARRY4, 

SLICE_X53Y139/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y139/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y139/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y139/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y139/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y139/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y140/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y140/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y140/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X53Y140/CARRY4, 
TYPE: CARRY4, 

SLICE_X53Y140/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y140/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y140/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y140/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y140/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y140/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y141/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y141/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y141/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X53Y141/CARRY4, 
TYPE: CARRY4, 

SLICE_X53Y141/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y141/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y134/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y134/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y141/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y141/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y141/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y141/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y134/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y134/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y135/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y135/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y135/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X53Y135/CARRY4, 
TYPE: CARRY4, 

SLICE_X53Y135/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y135/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y135/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y135/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y135/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y135/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y136/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y136/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y136/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X53Y136/CARRY4, 
TYPE: CARRY4, 

SLICE_X53Y136/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y136/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A4)+((~A1)*A5*(~A4))) , 
NAME: SLICE_X48Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A4)+((~A1)*A3*(~A4))) , 
NAME: SLICE_X51Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y133/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*A4)+((~A2)*A5*(~A4)) , 
NAME: SLICE_X51Y133/A5LUT, 
TYPE: LUT5, 

SLICE_X48Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A1)+((~A2)*A4*(~A1))) , 
NAME: SLICE_X48Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y137/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A1)+((~A5)*A3*(~A1)) , 
NAME: SLICE_X48Y137/A5LUT, 
TYPE: LUT5, 

SLICE_X48Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A5)+((~A2)*A4*(~A5))) , 
NAME: SLICE_X48Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y137/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A5)+((~A3)*A1*(~A5)) , 
NAME: SLICE_X48Y137/B5LUT, 
TYPE: LUT5, 

SLICE_X48Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5))) , 
NAME: SLICE_X48Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A5)+((~A1)*A2*(~A5))) , 
NAME: SLICE_X48Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y137/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A5)+((~A1)*A2*(~A5)) , 
NAME: SLICE_X48Y137/C5LUT, 
TYPE: LUT5, 

SLICE_X48Y137/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5)) , 
NAME: SLICE_X48Y137/D5LUT, 
TYPE: LUT5, 

SLICE_X48Y134/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*A3*(~A4)) , 
NAME: SLICE_X48Y134/A5LUT, 
TYPE: LUT5, 

SLICE_X48Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A1)+((~A3)*A4*(~A1))) , 
NAME: SLICE_X48Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y139/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A1)+((~A5)*A2*(~A1)) , 
NAME: SLICE_X48Y139/A5LUT, 
TYPE: LUT5, 

SLICE_X48Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A4)+((~A3)*A1*(~A4))) , 
NAME: SLICE_X48Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y139/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*A4)+((~A2)*A5*(~A4)) , 
NAME: SLICE_X48Y139/B5LUT, 
TYPE: LUT5, 

SLICE_X48Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A4)+((~A3)*A5*(~A4))) , 
NAME: SLICE_X48Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y140/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4)) , 
NAME: SLICE_X48Y140/A5LUT, 
TYPE: LUT5, 

SLICE_X48Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1))) , 
NAME: SLICE_X48Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y141/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A1)+((~A3)*A5*(~A1)) , 
NAME: SLICE_X48Y141/A5LUT, 
TYPE: LUT5, 

SLICE_X51Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A1)+((~A5)*A3*(~A1))) , 
NAME: SLICE_X51Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y142/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A1)+((~A2)*A4*(~A1)) , 
NAME: SLICE_X51Y142/A5LUT, 
TYPE: LUT5, 

SLICE_X48Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+((~A5)*A1*(~A2))) , 
NAME: SLICE_X48Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A1)+((~A4)*A5*(~A1))) , 
NAME: SLICE_X51Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y142/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A1)+((~A2)*A3*(~A1)) , 
NAME: SLICE_X51Y142/B5LUT, 
TYPE: LUT5, 

SLICE_X48Y134/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2)) , 
NAME: SLICE_X48Y134/B5LUT, 
TYPE: LUT5, 

SLICE_X48Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+((~A5)*A1*(~A2))) , 
NAME: SLICE_X48Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y135/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2)) , 
NAME: SLICE_X48Y135/A5LUT, 
TYPE: LUT5, 

SLICE_X48Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A2)+((~A3)*A1*(~A2))) , 
NAME: SLICE_X48Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y135/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A2)+((~A4)*A5*(~A2)) , 
NAME: SLICE_X48Y135/B5LUT, 
TYPE: LUT5, 

SLICE_X50Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A1)+((~A3)*A2*(~A1))) , 
NAME: SLICE_X50Y133/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y133/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A1)+((~A5)*A4*(~A1)) , 
NAME: SLICE_X50Y133/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X48Y134/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y134/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y133/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y133/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y133/A5FF - 
CLASS: bel, 
NAME: SLICE_X51Y133/A5FF, 
TYPE: FF_INIT, 

SLICE_X48Y137/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y137/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y137/A5FF - 
CLASS: bel, 
NAME: SLICE_X48Y137/A5FF, 
TYPE: FF_INIT, 

SLICE_X48Y137/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y137/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y137/B5FF - 
CLASS: bel, 
NAME: SLICE_X48Y137/B5FF, 
TYPE: FF_INIT, 

SLICE_X48Y137/CFF - 
CLASS: bel, 
NAME: SLICE_X48Y137/CFF, 
TYPE: REG_INIT, 

SLICE_X48Y137/DFF - 
CLASS: bel, 
NAME: SLICE_X48Y137/DFF, 
TYPE: REG_INIT, 

SLICE_X48Y137/C5FF - 
CLASS: bel, 
NAME: SLICE_X48Y137/C5FF, 
TYPE: FF_INIT, 

SLICE_X48Y137/D5FF - 
CLASS: bel, 
NAME: SLICE_X48Y137/D5FF, 
TYPE: FF_INIT, 

SLICE_X48Y134/A5FF - 
CLASS: bel, 
NAME: SLICE_X48Y134/A5FF, 
TYPE: FF_INIT, 

SLICE_X48Y139/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y139/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y139/A5FF - 
CLASS: bel, 
NAME: SLICE_X48Y139/A5FF, 
TYPE: FF_INIT, 

SLICE_X48Y139/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y139/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y139/B5FF - 
CLASS: bel, 
NAME: SLICE_X48Y139/B5FF, 
TYPE: FF_INIT, 

SLICE_X48Y140/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y140/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y140/A5FF - 
CLASS: bel, 
NAME: SLICE_X48Y140/A5FF, 
TYPE: FF_INIT, 

SLICE_X48Y141/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y141/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y141/A5FF - 
CLASS: bel, 
NAME: SLICE_X48Y141/A5FF, 
TYPE: FF_INIT, 

SLICE_X51Y142/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y142/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y142/A5FF - 
CLASS: bel, 
NAME: SLICE_X51Y142/A5FF, 
TYPE: FF_INIT, 

SLICE_X48Y134/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y134/BFF, 
TYPE: REG_INIT, 

SLICE_X51Y142/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y142/BFF, 
TYPE: REG_INIT, 

SLICE_X51Y142/B5FF - 
CLASS: bel, 
NAME: SLICE_X51Y142/B5FF, 
TYPE: FF_INIT, 

SLICE_X48Y134/B5FF - 
CLASS: bel, 
NAME: SLICE_X48Y134/B5FF, 
TYPE: FF_INIT, 

SLICE_X48Y135/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y135/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y135/A5FF - 
CLASS: bel, 
NAME: SLICE_X48Y135/A5FF, 
TYPE: FF_INIT, 

SLICE_X48Y135/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y135/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y135/B5FF - 
CLASS: bel, 
NAME: SLICE_X48Y135/B5FF, 
TYPE: FF_INIT, 

SLICE_X50Y133/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y133/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y133/A5FF - 
CLASS: bel, 
NAME: SLICE_X50Y133/A5FF, 
TYPE: FF_INIT, 

SLICE_X51Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X51Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5))+((~A4)*A5) , 
NAME: SLICE_X51Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X51Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4))+((~A5)*A4) , 
NAME: SLICE_X51Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*(~A2))+(A3*(~A4)*(~A1))+((~A3)*A4*A2)+((~A3)*(~A4)*A1)) , 
NAME: SLICE_X52Y138/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*(~A3))+(A5*(~A1)*(~A4))+((~A5)*A1*A3)+((~A5)*(~A1)*A4)) , 
NAME: SLICE_X52Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*(~A2))+(A4*(~A5)*(~A1))+((~A4)*A5*A2)+((~A4)*(~A5)*A1)) , 
NAME: SLICE_X52Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A2*(~A3)*(~A4))+((~A1)*(~A2)*A3*(~A4)) , 
NAME: SLICE_X48Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A4))+(A3*(~A5)*(~A1))+((~A3)*A5*A4)+((~A3)*(~A5)*A1)) , 
NAME: SLICE_X52Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*(~A4))+(A3*(~A2)*(~A5))+((~A3)*A2*A4)+((~A3)*(~A2)*A5)) , 
NAME: SLICE_X49Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X49Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*(~A2))+(A1*(~A5)*(~A3))+((~A1)*A5*A2)+((~A1)*(~A5)*A3)) , 
NAME: SLICE_X49Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*(~A3))+(A2*(~A5)*(~A1))+((~A2)*A5*A3)+((~A2)*(~A5)*A1)) , 
NAME: SLICE_X49Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A2))+(A3*(~A5)*(~A4))+((~A3)*A5*A2)+((~A3)*(~A5)*A4)) , 
NAME: SLICE_X49Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3*(~A1))+(A6*(~A4)*(~A3)*(~A1))+((~A6)*A4*(~A3)*(~A1))+((~A6)*(~A4)*A3*(~A1)) , 
NAME: SLICE_X50Y133/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*(~A5))+(A4*(~A3)*(~A2)*(~A5))+((~A4)*A3*(~A2)*(~A5))+((~A4)*(~A3)*A2*(~A5)) , 
NAME: SLICE_X50Y133/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6*(~A2))+(A3*(~A1)*(~A6)*(~A2))+((~A3)*A1*(~A6)*(~A2))+((~A3)*(~A1)*A6*(~A2)) , 
NAME: SLICE_X51Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X50Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A4*A2*A6)+(A5*A1*A3*(~A4)*A2*A6)+(A5*A1*A3*(~A4)*(~A2))+(A5*A1*(~A3)*A4*A2*A6)+(A5*A1*(~A3)*A4*(~A2))+(A5*A1*(~A3)*(~A4)*A2*A6)+(A5*(~A1)*A3*A4*A2*A6)+(A5*(~A1)*A3*A4*(~A2))+(A5*(~A1)*A3*(~A4)*A2*A6)+(A5*(~A1)*(~A3)*A4*A2*A6)+(A5*(~A1)*(~A3)*(~A4)*A2*A6)+(A5*(~A1)*(~A3)*(~A4)*(~A2))+((~A5)*A1*A3*A4*A2*A6)+((~A5)*A1*A3*A4*(~A2))+((~A5)*A1*A3*(~A4)*A2*A6)+((~A5)*A1*(~A3)*A4*A2*A6)+((~A5)*A1*(~A3)*(~A4)*A2*A6)+((~A5)*A1*(~A3)*(~A4)*(~A2))+((~A5)*(~A1)*A3*A4*A2*A6)+((~A5)*(~A1)*A3*(~A4)*A2*A6)+((~A5)*(~A1)*A3*(~A4)*(~A2))+((~A5)*(~A1)*(~A3)*A4*A2*A6)+((~A5)*(~A1)*(~A3)*A4*(~A2))+((~A5)*(~A1)*(~A3)*(~A4)*A2*A6) , 
NAME: SLICE_X50Y136/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*A5*A3*A4)+(A6*A2*A1*(~A5)*A3*A4)+(A6*A2*A1*(~A5)*(~A3))+(A6*A2*(~A1)*A5*A3*A4)+(A6*A2*(~A1)*A5*(~A3))+(A6*A2*(~A1)*(~A5)*A3*A4)+(A6*(~A2)*A1*A5*A3*A4)+(A6*(~A2)*A1*A5*(~A3))+(A6*(~A2)*A1*(~A5)*A3*A4)+(A6*(~A2)*(~A1)*A5*A3*A4)+(A6*(~A2)*(~A1)*(~A5)*A3*A4)+(A6*(~A2)*(~A1)*(~A5)*(~A3))+((~A6)*A2*A1*A5*A3*A4)+((~A6)*A2*A1*A5*(~A3))+((~A6)*A2*A1*(~A5)*A3*A4)+((~A6)*A2*(~A1)*A5*A3*A4)+((~A6)*A2*(~A1)*(~A5)*A3*A4)+((~A6)*A2*(~A1)*(~A5)*(~A3))+((~A6)*(~A2)*A1*A5*A3*A4)+((~A6)*(~A2)*A1*(~A5)*A3*A4)+((~A6)*(~A2)*A1*(~A5)*(~A3))+((~A6)*(~A2)*(~A1)*A5*A3*A4)+((~A6)*(~A2)*(~A1)*A5*(~A3))+((~A6)*(~A2)*(~A1)*(~A5)*A3*A4) , 
NAME: SLICE_X50Y136/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5*A2*A1*A4)+(A3*A6*A5*(~A2)*A1*A4)+(A3*A6*A5*(~A2)*(~A1))+(A3*A6*(~A5)*A2*A1*A4)+(A3*A6*(~A5)*A2*(~A1))+(A3*A6*(~A5)*(~A2)*A1*A4)+(A3*(~A6)*A5*A2*A1*A4)+(A3*(~A6)*A5*A2*(~A1))+(A3*(~A6)*A5*(~A2)*A1*A4)+(A3*(~A6)*(~A5)*A2*A1*A4)+(A3*(~A6)*(~A5)*(~A2)*A1*A4)+(A3*(~A6)*(~A5)*(~A2)*(~A1))+((~A3)*A6*A5*A2*A1*A4)+((~A3)*A6*A5*A2*(~A1))+((~A3)*A6*A5*(~A2)*A1*A4)+((~A3)*A6*(~A5)*A2*A1*A4)+((~A3)*A6*(~A5)*(~A2)*A1*A4)+((~A3)*A6*(~A5)*(~A2)*(~A1))+((~A3)*(~A6)*A5*A2*A1*A4)+((~A3)*(~A6)*A5*(~A2)*A1*A4)+((~A3)*(~A6)*A5*(~A2)*(~A1))+((~A3)*(~A6)*(~A5)*A2*A1*A4)+((~A3)*(~A6)*(~A5)*A2*(~A1))+((~A3)*(~A6)*(~A5)*(~A2)*A1*A4) , 
NAME: SLICE_X50Y136/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*A5*A1*A2)+(A6*A3*A4*(~A5)*A1*A2)+(A6*A3*A4*(~A5)*(~A1))+(A6*A3*(~A4)*A5*A1*A2)+(A6*A3*(~A4)*A5*(~A1))+(A6*A3*(~A4)*(~A5)*A1*A2)+(A6*(~A3)*A4*A5*A1*A2)+(A6*(~A3)*A4*A5*(~A1))+(A6*(~A3)*A4*(~A5)*A1*A2)+(A6*(~A3)*(~A4)*A5*A1*A2)+(A6*(~A3)*(~A4)*(~A5)*A1*A2)+(A6*(~A3)*(~A4)*(~A5)*(~A1))+((~A6)*A3*A4*A5*A1*A2)+((~A6)*A3*A4*A5*(~A1))+((~A6)*A3*A4*(~A5)*A1*A2)+((~A6)*A3*(~A4)*A5*A1*A2)+((~A6)*A3*(~A4)*(~A5)*A1*A2)+((~A6)*A3*(~A4)*(~A5)*(~A1))+((~A6)*(~A3)*A4*A5*A1*A2)+((~A6)*(~A3)*A4*(~A5)*A1*A2)+((~A6)*(~A3)*A4*(~A5)*(~A1))+((~A6)*(~A3)*(~A4)*A5*A1*A2)+((~A6)*(~A3)*(~A4)*A5*(~A1))+((~A6)*(~A3)*(~A4)*(~A5)*A1*A2) , 
NAME: SLICE_X50Y136/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X51Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5))+((~A4)*A5) , 
NAME: SLICE_X51Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3))+((~A4)*A3) , 
NAME: SLICE_X51Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4))+((~A5)*A4) , 
NAME: SLICE_X51Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*(~A3))+(A5*(~A2)*(~A1))+((~A5)*A2*A3)+((~A5)*(~A2)*A1)) , 
NAME: SLICE_X52Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*(~A4))+(A5*(~A1)*(~A2))+((~A5)*A1*A4)+((~A5)*(~A1)*A2)) , 
NAME: SLICE_X52Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*(~A4))+(A1*(~A5)*(~A2))+((~A1)*A5*A4)+((~A1)*(~A5)*A2)) , 
NAME: SLICE_X52Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*(~A6))+(A1*(~A4)*(~A3)*(~A6))+((~A1)*A4*(~A3)*(~A6))+((~A1)*(~A4)*A3*(~A6)) , 
NAME: SLICE_X47Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*(~A5))+(A4*(~A1)*(~A2))+((~A4)*A1*A5)+((~A4)*(~A1)*A2)) , 
NAME: SLICE_X52Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A2))+(A3*(~A5)*(~A1))+((~A3)*A5*A2)+((~A3)*(~A5)*A1)) , 
NAME: SLICE_X49Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X49Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*(~A5))+(A4*(~A2)*(~A3))+((~A4)*A2*A5)+((~A4)*(~A2)*A3)) , 
NAME: SLICE_X49Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*(~A3))+(A4*(~A1)*(~A5))+((~A4)*A1*A3)+((~A4)*(~A1)*A5)) , 
NAME: SLICE_X49Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*(~A2))+(A4*(~A3)*(~A5))+((~A4)*A3*A2)+((~A4)*(~A3)*A5)) , 
NAME: SLICE_X49Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*(~A6))+(A2*(~A3)*(~A4)*(~A6))+((~A2)*A3*(~A4)*(~A6))+((~A2)*(~A3)*A4*(~A6)) , 
NAME: SLICE_X48Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5*(~A6))+(A2*(~A1)*(~A5)*(~A6))+((~A2)*A1*(~A5)*(~A6))+((~A2)*(~A1)*A5*(~A6)) , 
NAME: SLICE_X48Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*(~A6))+(A3*(~A4)*(~A2)*(~A6))+((~A3)*A4*(~A2)*(~A6))+((~A3)*(~A4)*A2*(~A6)) , 
NAME: SLICE_X48Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X50Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*A4*A2*A5)+(A6*A1*A3*(~A4)*A2*A5)+(A6*A1*A3*(~A4)*(~A2))+(A6*A1*(~A3)*A4*A2*A5)+(A6*A1*(~A3)*A4*(~A2))+(A6*A1*(~A3)*(~A4)*A2*A5)+(A6*(~A1)*A3*A4*A2*A5)+(A6*(~A1)*A3*A4*(~A2))+(A6*(~A1)*A3*(~A4)*A2*A5)+(A6*(~A1)*(~A3)*A4*A2*A5)+(A6*(~A1)*(~A3)*(~A4)*A2*A5)+(A6*(~A1)*(~A3)*(~A4)*(~A2))+((~A6)*A1*A3*A4*A2*A5)+((~A6)*A1*A3*A4*(~A2))+((~A6)*A1*A3*(~A4)*A2*A5)+((~A6)*A1*(~A3)*A4*A2*A5)+((~A6)*A1*(~A3)*(~A4)*A2*A5)+((~A6)*A1*(~A3)*(~A4)*(~A2))+((~A6)*(~A1)*A3*A4*A2*A5)+((~A6)*(~A1)*A3*(~A4)*A2*A5)+((~A6)*(~A1)*A3*(~A4)*(~A2))+((~A6)*(~A1)*(~A3)*A4*A2*A5)+((~A6)*(~A1)*(~A3)*A4*(~A2))+((~A6)*(~A1)*(~A3)*(~A4)*A2*A5) , 
NAME: SLICE_X50Y137/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*A3*A6*A1)+(A4*A2*A5*(~A3)*A6*A1)+(A4*A2*A5*(~A3)*(~A6))+(A4*A2*(~A5)*A3*A6*A1)+(A4*A2*(~A5)*A3*(~A6))+(A4*A2*(~A5)*(~A3)*A6*A1)+(A4*(~A2)*A5*A3*A6*A1)+(A4*(~A2)*A5*A3*(~A6))+(A4*(~A2)*A5*(~A3)*A6*A1)+(A4*(~A2)*(~A5)*A3*A6*A1)+(A4*(~A2)*(~A5)*(~A3)*A6*A1)+(A4*(~A2)*(~A5)*(~A3)*(~A6))+((~A4)*A2*A5*A3*A6*A1)+((~A4)*A2*A5*A3*(~A6))+((~A4)*A2*A5*(~A3)*A6*A1)+((~A4)*A2*(~A5)*A3*A6*A1)+((~A4)*A2*(~A5)*(~A3)*A6*A1)+((~A4)*A2*(~A5)*(~A3)*(~A6))+((~A4)*(~A2)*A5*A3*A6*A1)+((~A4)*(~A2)*A5*(~A3)*A6*A1)+((~A4)*(~A2)*A5*(~A3)*(~A6))+((~A4)*(~A2)*(~A5)*A3*A6*A1)+((~A4)*(~A2)*(~A5)*A3*(~A6))+((~A4)*(~A2)*(~A5)*(~A3)*A6*A1) , 
NAME: SLICE_X50Y137/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*A2*A4*A5)+(A1*A6*A3*(~A2)*A4*A5)+(A1*A6*A3*(~A2)*(~A4))+(A1*A6*(~A3)*A2*A4*A5)+(A1*A6*(~A3)*A2*(~A4))+(A1*A6*(~A3)*(~A2)*A4*A5)+(A1*(~A6)*A3*A2*A4*A5)+(A1*(~A6)*A3*A2*(~A4))+(A1*(~A6)*A3*(~A2)*A4*A5)+(A1*(~A6)*(~A3)*A2*A4*A5)+(A1*(~A6)*(~A3)*(~A2)*A4*A5)+(A1*(~A6)*(~A3)*(~A2)*(~A4))+((~A1)*A6*A3*A2*A4*A5)+((~A1)*A6*A3*A2*(~A4))+((~A1)*A6*A3*(~A2)*A4*A5)+((~A1)*A6*(~A3)*A2*A4*A5)+((~A1)*A6*(~A3)*(~A2)*A4*A5)+((~A1)*A6*(~A3)*(~A2)*(~A4))+((~A1)*(~A6)*A3*A2*A4*A5)+((~A1)*(~A6)*A3*(~A2)*A4*A5)+((~A1)*(~A6)*A3*(~A2)*(~A4))+((~A1)*(~A6)*(~A3)*A2*A4*A5)+((~A1)*(~A6)*(~A3)*A2*(~A4))+((~A1)*(~A6)*(~A3)*(~A2)*A4*A5) , 
NAME: SLICE_X50Y137/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*A4*A2*A6)+(A3*A5*A1*(~A4)*A2*A6)+(A3*A5*A1*(~A4)*(~A2))+(A3*A5*(~A1)*A4*A2*A6)+(A3*A5*(~A1)*A4*(~A2))+(A3*A5*(~A1)*(~A4)*A2*A6)+(A3*(~A5)*A1*A4*A2*A6)+(A3*(~A5)*A1*A4*(~A2))+(A3*(~A5)*A1*(~A4)*A2*A6)+(A3*(~A5)*(~A1)*A4*A2*A6)+(A3*(~A5)*(~A1)*(~A4)*A2*A6)+(A3*(~A5)*(~A1)*(~A4)*(~A2))+((~A3)*A5*A1*A4*A2*A6)+((~A3)*A5*A1*A4*(~A2))+((~A3)*A5*A1*(~A4)*A2*A6)+((~A3)*A5*(~A1)*A4*A2*A6)+((~A3)*A5*(~A1)*(~A4)*A2*A6)+((~A3)*A5*(~A1)*(~A4)*(~A2))+((~A3)*(~A5)*A1*A4*A2*A6)+((~A3)*(~A5)*A1*(~A4)*A2*A6)+((~A3)*(~A5)*A1*(~A4)*(~A2))+((~A3)*(~A5)*(~A1)*A4*A2*A6)+((~A3)*(~A5)*(~A1)*A4*(~A2))+((~A3)*(~A5)*(~A1)*(~A4)*A2*A6) , 
NAME: SLICE_X50Y137/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X51Y138/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5))+((~A4)*A5) , 
NAME: SLICE_X51Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X51Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4))+((~A5)*A4) , 
NAME: SLICE_X51Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*(~A3))+(A1*(~A4)*(~A5))+((~A1)*A4*A3)+((~A1)*(~A4)*A5)) , 
NAME: SLICE_X52Y140/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*(~A4))+(A1*(~A3)*(~A2))+((~A1)*A3*A4)+((~A1)*(~A3)*A2)) , 
NAME: SLICE_X52Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*(~A4))+(A1*(~A2)*(~A3))+((~A1)*A2*A4)+((~A1)*(~A2)*A3)) , 
NAME: SLICE_X52Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*(~A4))+(A3*(~A6)*(~A2)*(~A4))+((~A3)*A6*(~A2)*(~A4))+((~A3)*(~A6)*A2*(~A4)) , 
NAME: SLICE_X48Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*(~A5))+(A3*(~A4)*(~A2))+((~A3)*A4*A5)+((~A3)*(~A4)*A2)) , 
NAME: SLICE_X52Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*(~A4))+(A5*(~A1)*(~A2))+((~A5)*A1*A4)+((~A5)*(~A1)*A2)) , 
NAME: SLICE_X49Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X49Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*(~A2))+(A4*(~A1)*(~A3))+((~A4)*A1*A2)+((~A4)*(~A1)*A3)) , 
NAME: SLICE_X49Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*(~A1))+(A5*(~A4)*(~A3))+((~A5)*A4*A1)+((~A5)*(~A4)*A3)) , 
NAME: SLICE_X49Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*(~A2))+(A1*(~A4)*(~A3))+((~A1)*A4*A2)+((~A1)*(~A4)*A3)) , 
NAME: SLICE_X49Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*(~A6))+(A4*(~A1)*(~A3)*(~A6))+((~A4)*A1*(~A3)*(~A6))+((~A4)*(~A1)*A3*(~A6)) , 
NAME: SLICE_X48Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*(~A6))+(A1*(~A4)*(~A3)*(~A6))+((~A1)*A4*(~A3)*(~A6))+((~A1)*(~A4)*A3*(~A6)) , 
NAME: SLICE_X48Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*(~A2))+(A6*(~A3)*(~A4)*(~A2))+((~A6)*A3*(~A4)*(~A2))+((~A6)*(~A3)*A4*(~A2)) , 
NAME: SLICE_X48Y138/D6LUT, 
TYPE: LUT6, 

SLICE_X50Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*A2*A4*A5)+(A6*A1*A3*(~A2)*A4*A5)+(A6*A1*A3*(~A2)*(~A4))+(A6*A1*(~A3)*A2*A4*A5)+(A6*A1*(~A3)*A2*(~A4))+(A6*A1*(~A3)*(~A2)*A4*A5)+(A6*(~A1)*A3*A2*A4*A5)+(A6*(~A1)*A3*A2*(~A4))+(A6*(~A1)*A3*(~A2)*A4*A5)+(A6*(~A1)*(~A3)*A2*A4*A5)+(A6*(~A1)*(~A3)*(~A2)*A4*A5)+(A6*(~A1)*(~A3)*(~A2)*(~A4))+((~A6)*A1*A3*A2*A4*A5)+((~A6)*A1*A3*A2*(~A4))+((~A6)*A1*A3*(~A2)*A4*A5)+((~A6)*A1*(~A3)*A2*A4*A5)+((~A6)*A1*(~A3)*(~A2)*A4*A5)+((~A6)*A1*(~A3)*(~A2)*(~A4))+((~A6)*(~A1)*A3*A2*A4*A5)+((~A6)*(~A1)*A3*(~A2)*A4*A5)+((~A6)*(~A1)*A3*(~A2)*(~A4))+((~A6)*(~A1)*(~A3)*A2*A4*A5)+((~A6)*(~A1)*(~A3)*A2*(~A4))+((~A6)*(~A1)*(~A3)*(~A2)*A4*A5) , 
NAME: SLICE_X50Y138/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*A5*A2*A4)+(A6*A3*A1*(~A5)*A2*A4)+(A6*A3*A1*(~A5)*(~A2))+(A6*A3*(~A1)*A5*A2*A4)+(A6*A3*(~A1)*A5*(~A2))+(A6*A3*(~A1)*(~A5)*A2*A4)+(A6*(~A3)*A1*A5*A2*A4)+(A6*(~A3)*A1*A5*(~A2))+(A6*(~A3)*A1*(~A5)*A2*A4)+(A6*(~A3)*(~A1)*A5*A2*A4)+(A6*(~A3)*(~A1)*(~A5)*A2*A4)+(A6*(~A3)*(~A1)*(~A5)*(~A2))+((~A6)*A3*A1*A5*A2*A4)+((~A6)*A3*A1*A5*(~A2))+((~A6)*A3*A1*(~A5)*A2*A4)+((~A6)*A3*(~A1)*A5*A2*A4)+((~A6)*A3*(~A1)*(~A5)*A2*A4)+((~A6)*A3*(~A1)*(~A5)*(~A2))+((~A6)*(~A3)*A1*A5*A2*A4)+((~A6)*(~A3)*A1*(~A5)*A2*A4)+((~A6)*(~A3)*A1*(~A5)*(~A2))+((~A6)*(~A3)*(~A1)*A5*A2*A4)+((~A6)*(~A3)*(~A1)*A5*(~A2))+((~A6)*(~A3)*(~A1)*(~A5)*A2*A4) , 
NAME: SLICE_X50Y138/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*A5*A6*A2)+(A4*A1*A3*(~A5)*A6*A2)+(A4*A1*A3*(~A5)*(~A6))+(A4*A1*(~A3)*A5*A6*A2)+(A4*A1*(~A3)*A5*(~A6))+(A4*A1*(~A3)*(~A5)*A6*A2)+(A4*(~A1)*A3*A5*A6*A2)+(A4*(~A1)*A3*A5*(~A6))+(A4*(~A1)*A3*(~A5)*A6*A2)+(A4*(~A1)*(~A3)*A5*A6*A2)+(A4*(~A1)*(~A3)*(~A5)*A6*A2)+(A4*(~A1)*(~A3)*(~A5)*(~A6))+((~A4)*A1*A3*A5*A6*A2)+((~A4)*A1*A3*A5*(~A6))+((~A4)*A1*A3*(~A5)*A6*A2)+((~A4)*A1*(~A3)*A5*A6*A2)+((~A4)*A1*(~A3)*(~A5)*A6*A2)+((~A4)*A1*(~A3)*(~A5)*(~A6))+((~A4)*(~A1)*A3*A5*A6*A2)+((~A4)*(~A1)*A3*(~A5)*A6*A2)+((~A4)*(~A1)*A3*(~A5)*(~A6))+((~A4)*(~A1)*(~A3)*A5*A6*A2)+((~A4)*(~A1)*(~A3)*A5*(~A6))+((~A4)*(~A1)*(~A3)*(~A5)*A6*A2) , 
NAME: SLICE_X50Y138/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5*A2*A6)+(A3*A4*A1*(~A5)*A2*A6)+(A3*A4*A1*(~A5)*(~A2))+(A3*A4*(~A1)*A5*A2*A6)+(A3*A4*(~A1)*A5*(~A2))+(A3*A4*(~A1)*(~A5)*A2*A6)+(A3*(~A4)*A1*A5*A2*A6)+(A3*(~A4)*A1*A5*(~A2))+(A3*(~A4)*A1*(~A5)*A2*A6)+(A3*(~A4)*(~A1)*A5*A2*A6)+(A3*(~A4)*(~A1)*(~A5)*A2*A6)+(A3*(~A4)*(~A1)*(~A5)*(~A2))+((~A3)*A4*A1*A5*A2*A6)+((~A3)*A4*A1*A5*(~A2))+((~A3)*A4*A1*(~A5)*A2*A6)+((~A3)*A4*(~A1)*A5*A2*A6)+((~A3)*A4*(~A1)*(~A5)*A2*A6)+((~A3)*A4*(~A1)*(~A5)*(~A2))+((~A3)*(~A4)*A1*A5*A2*A6)+((~A3)*(~A4)*A1*(~A5)*A2*A6)+((~A3)*(~A4)*A1*(~A5)*(~A2))+((~A3)*(~A4)*(~A1)*A5*A2*A6)+((~A3)*(~A4)*(~A1)*A5*(~A2))+((~A3)*(~A4)*(~A1)*(~A5)*A2*A6) , 
NAME: SLICE_X50Y138/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X51Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5))+((~A4)*A5) , 
NAME: SLICE_X51Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X51Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4))+((~A5)*A4) , 
NAME: SLICE_X51Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*(~A2))+(A3*(~A1)*(~A6))+((~A3)*A1*A2)+((~A3)*(~A1)*A6) , 
NAME: SLICE_X52Y141/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*(~A5))+(A2*(~A1)*(~A4))+((~A2)*A1*A5)+((~A2)*(~A1)*A4)) , 
NAME: SLICE_X52Y141/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A2))+(A3*(~A5)*(~A1))+((~A3)*A5*A2)+((~A3)*(~A5)*A1)) , 
NAME: SLICE_X52Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*(~A6))+(A1*(~A2)*(~A4)*(~A6))+((~A1)*A2*(~A4)*(~A6))+((~A1)*(~A2)*A4*(~A6)) , 
NAME: SLICE_X47Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A1))+(A3*(~A5)*(~A4))+((~A3)*A5*A1)+((~A3)*(~A5)*A4)) , 
NAME: SLICE_X52Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A3))+(A5*(~A6)*(~A2))+((~A5)*A6*A3)+((~A5)*(~A6)*A2) , 
NAME: SLICE_X49Y138/D6LUT, 
TYPE: LUT6, 

SLICE_X49Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*(~A2))+(A5*(~A4)*(~A1))+((~A5)*A4*A2)+((~A5)*(~A4)*A1)) , 
NAME: SLICE_X49Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*(~A3))+(A1*(~A4)*(~A2))+((~A1)*A4*A3)+((~A1)*(~A4)*A2)) , 
NAME: SLICE_X49Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*(~A1))+(A5*(~A4)*(~A3))+((~A5)*A4*A1)+((~A5)*(~A4)*A3)) , 
NAME: SLICE_X49Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2*(~A1))+(A3*(~A5)*(~A2)*(~A1))+((~A3)*A5*(~A2)*(~A1))+((~A3)*(~A5)*A2*(~A1)) , 
NAME: SLICE_X50Y142/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2*(~A6))+(A5*(~A4)*(~A2)*(~A6))+((~A5)*A4*(~A2)*(~A6))+((~A5)*(~A4)*A2*(~A6)) , 
NAME: SLICE_X48Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*(~A5))+(A6*(~A3)*(~A4)*(~A5))+((~A6)*A3*(~A4)*(~A5))+((~A6)*(~A3)*A4*(~A5)) , 
NAME: SLICE_X48Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X50Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A2*A4*A3)+(A6*A1*A5*(~A2)*A4*A3)+(A6*A1*A5*(~A2)*(~A4))+(A6*A1*(~A5)*A2*A4*A3)+(A6*A1*(~A5)*A2*(~A4))+(A6*A1*(~A5)*(~A2)*A4*A3)+(A6*(~A1)*A5*A2*A4*A3)+(A6*(~A1)*A5*A2*(~A4))+(A6*(~A1)*A5*(~A2)*A4*A3)+(A6*(~A1)*(~A5)*A2*A4*A3)+(A6*(~A1)*(~A5)*(~A2)*A4*A3)+(A6*(~A1)*(~A5)*(~A2)*(~A4))+((~A6)*A1*A5*A2*A4*A3)+((~A6)*A1*A5*A2*(~A4))+((~A6)*A1*A5*(~A2)*A4*A3)+((~A6)*A1*(~A5)*A2*A4*A3)+((~A6)*A1*(~A5)*(~A2)*A4*A3)+((~A6)*A1*(~A5)*(~A2)*(~A4))+((~A6)*(~A1)*A5*A2*A4*A3)+((~A6)*(~A1)*A5*(~A2)*A4*A3)+((~A6)*(~A1)*A5*(~A2)*(~A4))+((~A6)*(~A1)*(~A5)*A2*A4*A3)+((~A6)*(~A1)*(~A5)*A2*(~A4))+((~A6)*(~A1)*(~A5)*(~A2)*A4*A3) , 
NAME: SLICE_X50Y139/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A1*A4*A5)+(A6*A2*A3*(~A1)*A4*A5)+(A6*A2*A3*(~A1)*(~A4))+(A6*A2*(~A3)*A1*A4*A5)+(A6*A2*(~A3)*A1*(~A4))+(A6*A2*(~A3)*(~A1)*A4*A5)+(A6*(~A2)*A3*A1*A4*A5)+(A6*(~A2)*A3*A1*(~A4))+(A6*(~A2)*A3*(~A1)*A4*A5)+(A6*(~A2)*(~A3)*A1*A4*A5)+(A6*(~A2)*(~A3)*(~A1)*A4*A5)+(A6*(~A2)*(~A3)*(~A1)*(~A4))+((~A6)*A2*A3*A1*A4*A5)+((~A6)*A2*A3*A1*(~A4))+((~A6)*A2*A3*(~A1)*A4*A5)+((~A6)*A2*(~A3)*A1*A4*A5)+((~A6)*A2*(~A3)*(~A1)*A4*A5)+((~A6)*A2*(~A3)*(~A1)*(~A4))+((~A6)*(~A2)*A3*A1*A4*A5)+((~A6)*(~A2)*A3*(~A1)*A4*A5)+((~A6)*(~A2)*A3*(~A1)*(~A4))+((~A6)*(~A2)*(~A3)*A1*A4*A5)+((~A6)*(~A2)*(~A3)*A1*(~A4))+((~A6)*(~A2)*(~A3)*(~A1)*A4*A5) , 
NAME: SLICE_X50Y139/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*A4*A6*A1)+(A5*A2*A3*(~A4)*A6*A1)+(A5*A2*A3*(~A4)*(~A6))+(A5*A2*(~A3)*A4*A6*A1)+(A5*A2*(~A3)*A4*(~A6))+(A5*A2*(~A3)*(~A4)*A6*A1)+(A5*(~A2)*A3*A4*A6*A1)+(A5*(~A2)*A3*A4*(~A6))+(A5*(~A2)*A3*(~A4)*A6*A1)+(A5*(~A2)*(~A3)*A4*A6*A1)+(A5*(~A2)*(~A3)*(~A4)*A6*A1)+(A5*(~A2)*(~A3)*(~A4)*(~A6))+((~A5)*A2*A3*A4*A6*A1)+((~A5)*A2*A3*A4*(~A6))+((~A5)*A2*A3*(~A4)*A6*A1)+((~A5)*A2*(~A3)*A4*A6*A1)+((~A5)*A2*(~A3)*(~A4)*A6*A1)+((~A5)*A2*(~A3)*(~A4)*(~A6))+((~A5)*(~A2)*A3*A4*A6*A1)+((~A5)*(~A2)*A3*(~A4)*A6*A1)+((~A5)*(~A2)*A3*(~A4)*(~A6))+((~A5)*(~A2)*(~A3)*A4*A6*A1)+((~A5)*(~A2)*(~A3)*A4*(~A6))+((~A5)*(~A2)*(~A3)*(~A4)*A6*A1) , 
NAME: SLICE_X50Y139/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A1*A6*A5)+(A4*A3*A2*(~A1)*A6*A5)+(A4*A3*A2*(~A1)*(~A6))+(A4*A3*(~A2)*A1*A6*A5)+(A4*A3*(~A2)*A1*(~A6))+(A4*A3*(~A2)*(~A1)*A6*A5)+(A4*(~A3)*A2*A1*A6*A5)+(A4*(~A3)*A2*A1*(~A6))+(A4*(~A3)*A2*(~A1)*A6*A5)+(A4*(~A3)*(~A2)*A1*A6*A5)+(A4*(~A3)*(~A2)*(~A1)*A6*A5)+(A4*(~A3)*(~A2)*(~A1)*(~A6))+((~A4)*A3*A2*A1*A6*A5)+((~A4)*A3*A2*A1*(~A6))+((~A4)*A3*A2*(~A1)*A6*A5)+((~A4)*A3*(~A2)*A1*A6*A5)+((~A4)*A3*(~A2)*(~A1)*A6*A5)+((~A4)*A3*(~A2)*(~A1)*(~A6))+((~A4)*(~A3)*A2*A1*A6*A5)+((~A4)*(~A3)*A2*(~A1)*A6*A5)+((~A4)*(~A3)*A2*(~A1)*(~A6))+((~A4)*(~A3)*(~A2)*A1*A6*A5)+((~A4)*(~A3)*(~A2)*A1*(~A6))+((~A4)*(~A3)*(~A2)*(~A1)*A6*A5) , 
NAME: SLICE_X50Y139/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X51Y140/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5))+((~A4)*A5) , 
NAME: SLICE_X51Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X51Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4))+((~A5)*A4) , 
NAME: SLICE_X51Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A1)+((~A4)*A6*(~A1)) , 
NAME: SLICE_X52Y142/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*(~A6))+(A3*(~A2)*(~A1))+((~A3)*A2*A6)+((~A3)*(~A2)*A1) , 
NAME: SLICE_X52Y142/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*(~A1))+(A4*(~A5)*(~A2))+((~A4)*A5*A1)+((~A4)*(~A5)*A2) , 
NAME: SLICE_X52Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*(~A6))+(A1*(~A5)*(~A3)*(~A6))+((~A1)*A5*(~A3)*(~A6))+((~A1)*(~A5)*A3*(~A6)) , 
NAME: SLICE_X48Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A6))+(A4*(~A3)*(~A5))+((~A4)*A3*A6)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X52Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A2))+(A5*(~A1)*(~A6))+((~A5)*A1*A2)+((~A5)*(~A1)*A6) , 
NAME: SLICE_X49Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X49Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A2))+(A4*(~A6)*(~A3))+((~A4)*A6*A2)+((~A4)*(~A6)*A3) , 
NAME: SLICE_X49Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A6))+(A2*(~A4)*(~A5))+((~A2)*A4*A6)+((~A2)*(~A4)*A5) , 
NAME: SLICE_X49Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A2))+(A3*(~A5)*(~A4))+((~A3)*A5*A2)+((~A3)*(~A5)*A4) , 
NAME: SLICE_X49Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*(~A2))+(A4*(~A1)*(~A3)*(~A2))+((~A4)*A1*(~A3)*(~A2))+((~A4)*(~A1)*A3*(~A2)) , 
NAME: SLICE_X50Y142/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3*(~A6))+(A5*(~A4)*(~A3)*(~A6))+((~A5)*A4*(~A3)*(~A6))+((~A5)*(~A4)*A3*(~A6)) , 
NAME: SLICE_X48Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*(~A6))+(A3*(~A2)*(~A4)*(~A6))+((~A3)*A2*(~A4)*(~A6))+((~A3)*(~A2)*A4*(~A6)) , 
NAME: SLICE_X48Y140/D6LUT, 
TYPE: LUT6, 

SLICE_X50Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*A2*A5*A6)+(A4*A1*A3*(~A2)*A5*A6)+(A4*A1*A3*(~A2)*(~A5))+(A4*A1*(~A3)*A2*A5*A6)+(A4*A1*(~A3)*A2*(~A5))+(A4*A1*(~A3)*(~A2)*A5*A6)+(A4*(~A1)*A3*A2*A5*A6)+(A4*(~A1)*A3*A2*(~A5))+(A4*(~A1)*A3*(~A2)*A5*A6)+(A4*(~A1)*(~A3)*A2*A5*A6)+(A4*(~A1)*(~A3)*(~A2)*A5*A6)+(A4*(~A1)*(~A3)*(~A2)*(~A5))+((~A4)*A1*A3*A2*A5*A6)+((~A4)*A1*A3*A2*(~A5))+((~A4)*A1*A3*(~A2)*A5*A6)+((~A4)*A1*(~A3)*A2*A5*A6)+((~A4)*A1*(~A3)*(~A2)*A5*A6)+((~A4)*A1*(~A3)*(~A2)*(~A5))+((~A4)*(~A1)*A3*A2*A5*A6)+((~A4)*(~A1)*A3*(~A2)*A5*A6)+((~A4)*(~A1)*A3*(~A2)*(~A5))+((~A4)*(~A1)*(~A3)*A2*A5*A6)+((~A4)*(~A1)*(~A3)*A2*(~A5))+((~A4)*(~A1)*(~A3)*(~A2)*A5*A6) , 
NAME: SLICE_X50Y140/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*A3*A5*A6)+(A1*A2*A4*(~A3)*A5*A6)+(A1*A2*A4*(~A3)*(~A5))+(A1*A2*(~A4)*A3*A5*A6)+(A1*A2*(~A4)*A3*(~A5))+(A1*A2*(~A4)*(~A3)*A5*A6)+(A1*(~A2)*A4*A3*A5*A6)+(A1*(~A2)*A4*A3*(~A5))+(A1*(~A2)*A4*(~A3)*A5*A6)+(A1*(~A2)*(~A4)*A3*A5*A6)+(A1*(~A2)*(~A4)*(~A3)*A5*A6)+(A1*(~A2)*(~A4)*(~A3)*(~A5))+((~A1)*A2*A4*A3*A5*A6)+((~A1)*A2*A4*A3*(~A5))+((~A1)*A2*A4*(~A3)*A5*A6)+((~A1)*A2*(~A4)*A3*A5*A6)+((~A1)*A2*(~A4)*(~A3)*A5*A6)+((~A1)*A2*(~A4)*(~A3)*(~A5))+((~A1)*(~A2)*A4*A3*A5*A6)+((~A1)*(~A2)*A4*(~A3)*A5*A6)+((~A1)*(~A2)*A4*(~A3)*(~A5))+((~A1)*(~A2)*(~A4)*A3*A5*A6)+((~A1)*(~A2)*(~A4)*A3*(~A5))+((~A1)*(~A2)*(~A4)*(~A3)*A5*A6) , 
NAME: SLICE_X50Y140/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A6*A1*A5)+(A4*A2*A3*(~A6)*A1*A5)+(A4*A2*A3*(~A6)*(~A1))+(A4*A2*(~A3)*A6*A1*A5)+(A4*A2*(~A3)*A6*(~A1))+(A4*A2*(~A3)*(~A6)*A1*A5)+(A4*(~A2)*A3*A6*A1*A5)+(A4*(~A2)*A3*A6*(~A1))+(A4*(~A2)*A3*(~A6)*A1*A5)+(A4*(~A2)*(~A3)*A6*A1*A5)+(A4*(~A2)*(~A3)*(~A6)*A1*A5)+(A4*(~A2)*(~A3)*(~A6)*(~A1))+((~A4)*A2*A3*A6*A1*A5)+((~A4)*A2*A3*A6*(~A1))+((~A4)*A2*A3*(~A6)*A1*A5)+((~A4)*A2*(~A3)*A6*A1*A5)+((~A4)*A2*(~A3)*(~A6)*A1*A5)+((~A4)*A2*(~A3)*(~A6)*(~A1))+((~A4)*(~A2)*A3*A6*A1*A5)+((~A4)*(~A2)*A3*(~A6)*A1*A5)+((~A4)*(~A2)*A3*(~A6)*(~A1))+((~A4)*(~A2)*(~A3)*A6*A1*A5)+((~A4)*(~A2)*(~A3)*A6*(~A1))+((~A4)*(~A2)*(~A3)*(~A6)*A1*A5) , 
NAME: SLICE_X50Y140/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1*A5*A6*A3)+(A2*A4*A1*(~A5)*A6*A3)+(A2*A4*A1*(~A5)*(~A6))+(A2*A4*(~A1)*A5*A6*A3)+(A2*A4*(~A1)*A5*(~A6))+(A2*A4*(~A1)*(~A5)*A6*A3)+(A2*(~A4)*A1*A5*A6*A3)+(A2*(~A4)*A1*A5*(~A6))+(A2*(~A4)*A1*(~A5)*A6*A3)+(A2*(~A4)*(~A1)*A5*A6*A3)+(A2*(~A4)*(~A1)*(~A5)*A6*A3)+(A2*(~A4)*(~A1)*(~A5)*(~A6))+((~A2)*A4*A1*A5*A6*A3)+((~A2)*A4*A1*A5*(~A6))+((~A2)*A4*A1*(~A5)*A6*A3)+((~A2)*A4*(~A1)*A5*A6*A3)+((~A2)*A4*(~A1)*(~A5)*A6*A3)+((~A2)*A4*(~A1)*(~A5)*(~A6))+((~A2)*(~A4)*A1*A5*A6*A3)+((~A2)*(~A4)*A1*(~A5)*A6*A3)+((~A2)*(~A4)*A1*(~A5)*(~A6))+((~A2)*(~A4)*(~A1)*A5*A6*A3)+((~A2)*(~A4)*(~A1)*A5*(~A6))+((~A2)*(~A4)*(~A1)*(~A5)*A6*A3) , 
NAME: SLICE_X50Y140/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*(~A2))+(A3*(~A6)*(~A4))+((~A3)*A6*A2)+((~A3)*(~A6)*A4) , 
NAME: SLICE_X49Y140/D6LUT, 
TYPE: LUT6, 

SLICE_X49Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A2))+(A5*(~A6)*(~A1))+((~A5)*A6*A2)+((~A5)*(~A6)*A1) , 
NAME: SLICE_X49Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A6))+(A3*(~A4)*(~A2))+((~A3)*A4*A6)+((~A3)*(~A4)*A2) , 
NAME: SLICE_X49Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*(~A1))+(A5*(~A2)*(~A3))+((~A5)*A2*A1)+((~A5)*(~A2)*A3)) , 
NAME: SLICE_X49Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X51Y141/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3))+((~A4)*A3)) , 
NAME: SLICE_X51Y141/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1))+((~A4)*A1)) , 
NAME: SLICE_X51Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X50Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*(~A5))+(A2*(~A3)*(~A6)*(~A5))+((~A2)*A3*(~A6)*(~A5))+((~A2)*(~A3)*A6*(~A5)) , 
NAME: SLICE_X50Y142/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A2))+((~A3)*A2)) , 
NAME: SLICE_X51Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A1)+((~A6)*A2*(~A1)) , 
NAME: SLICE_X52Y143/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A1)+((~A6)*A4*(~A1)) , 
NAME: SLICE_X52Y143/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A3)+((~A1)*A4*(~A3)) , 
NAME: SLICE_X52Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A3)+((~A2)*A5*(~A3)) , 
NAME: SLICE_X52Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*(~A5))+(A1*(~A4)*(~A3))+((~A1)*A4*A5)+((~A1)*(~A4)*A3)) , 
NAME: SLICE_X49Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*(~A3))+(A6*(~A2)*(~A1)*(~A3))+((~A6)*A2*(~A1)*(~A3))+((~A6)*(~A2)*A1*(~A3)) , 
NAME: SLICE_X51Y142/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4*(~A3))+(A2*(~A5)*(~A4)*(~A3))+((~A2)*A5*(~A4)*(~A3))+((~A2)*(~A5)*A4*(~A3)) , 
NAME: SLICE_X51Y142/D6LUT, 
TYPE: LUT6, 

SLICE_X50Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A3*A4*A2)+(A6*A1*A5*(~A3)*A4*A2)+(A6*A1*A5*(~A3)*(~A4))+(A6*A1*(~A5)*A3*A4*A2)+(A6*A1*(~A5)*A3*(~A4))+(A6*A1*(~A5)*(~A3)*A4*A2)+(A6*(~A1)*A5*A3*A4*A2)+(A6*(~A1)*A5*A3*(~A4))+(A6*(~A1)*A5*(~A3)*A4*A2)+(A6*(~A1)*(~A5)*A3*A4*A2)+(A6*(~A1)*(~A5)*(~A3)*A4*A2)+(A6*(~A1)*(~A5)*(~A3)*(~A4))+((~A6)*A1*A5*A3*A4*A2)+((~A6)*A1*A5*A3*(~A4))+((~A6)*A1*A5*(~A3)*A4*A2)+((~A6)*A1*(~A5)*A3*A4*A2)+((~A6)*A1*(~A5)*(~A3)*A4*A2)+((~A6)*A1*(~A5)*(~A3)*(~A4))+((~A6)*(~A1)*A5*A3*A4*A2)+((~A6)*(~A1)*A5*(~A3)*A4*A2)+((~A6)*(~A1)*A5*(~A3)*(~A4))+((~A6)*(~A1)*(~A5)*A3*A4*A2)+((~A6)*(~A1)*(~A5)*A3*(~A4))+((~A6)*(~A1)*(~A5)*(~A3)*A4*A2) , 
NAME: SLICE_X50Y141/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*A6*A1*A5)+(A3*A2*A4*(~A6)*A1*A5)+(A3*A2*A4*(~A6)*(~A1))+(A3*A2*(~A4)*A6*A1*A5)+(A3*A2*(~A4)*A6*(~A1))+(A3*A2*(~A4)*(~A6)*A1*A5)+(A3*(~A2)*A4*A6*A1*A5)+(A3*(~A2)*A4*A6*(~A1))+(A3*(~A2)*A4*(~A6)*A1*A5)+(A3*(~A2)*(~A4)*A6*A1*A5)+(A3*(~A2)*(~A4)*(~A6)*A1*A5)+(A3*(~A2)*(~A4)*(~A6)*(~A1))+((~A3)*A2*A4*A6*A1*A5)+((~A3)*A2*A4*A6*(~A1))+((~A3)*A2*A4*(~A6)*A1*A5)+((~A3)*A2*(~A4)*A6*A1*A5)+((~A3)*A2*(~A4)*(~A6)*A1*A5)+((~A3)*A2*(~A4)*(~A6)*(~A1))+((~A3)*(~A2)*A4*A6*A1*A5)+((~A3)*(~A2)*A4*(~A6)*A1*A5)+((~A3)*(~A2)*A4*(~A6)*(~A1))+((~A3)*(~A2)*(~A4)*A6*A1*A5)+((~A3)*(~A2)*(~A4)*A6*(~A1))+((~A3)*(~A2)*(~A4)*(~A6)*A1*A5) , 
NAME: SLICE_X50Y141/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*A4*A6*A1)+(A5*A2*A3*(~A4)*A6*A1)+(A5*A2*A3*(~A4)*(~A6))+(A5*A2*(~A3)*A4*A6*A1)+(A5*A2*(~A3)*A4*(~A6))+(A5*A2*(~A3)*(~A4)*A6*A1)+(A5*(~A2)*A3*A4*A6*A1)+(A5*(~A2)*A3*A4*(~A6))+(A5*(~A2)*A3*(~A4)*A6*A1)+(A5*(~A2)*(~A3)*A4*A6*A1)+(A5*(~A2)*(~A3)*(~A4)*A6*A1)+(A5*(~A2)*(~A3)*(~A4)*(~A6))+((~A5)*A2*A3*A4*A6*A1)+((~A5)*A2*A3*A4*(~A6))+((~A5)*A2*A3*(~A4)*A6*A1)+((~A5)*A2*(~A3)*A4*A6*A1)+((~A5)*A2*(~A3)*(~A4)*A6*A1)+((~A5)*A2*(~A3)*(~A4)*(~A6))+((~A5)*(~A2)*A3*A4*A6*A1)+((~A5)*(~A2)*A3*(~A4)*A6*A1)+((~A5)*(~A2)*A3*(~A4)*(~A6))+((~A5)*(~A2)*(~A3)*A4*A6*A1)+((~A5)*(~A2)*(~A3)*A4*(~A6))+((~A5)*(~A2)*(~A3)*(~A4)*A6*A1) , 
NAME: SLICE_X50Y141/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A4*A6*A5)+(A1*A3*A2*(~A4)*A6*A5)+(A1*A3*A2*(~A4)*(~A6))+(A1*A3*(~A2)*A4*A6*A5)+(A1*A3*(~A2)*A4*(~A6))+(A1*A3*(~A2)*(~A4)*A6*A5)+(A1*(~A3)*A2*A4*A6*A5)+(A1*(~A3)*A2*A4*(~A6))+(A1*(~A3)*A2*(~A4)*A6*A5)+(A1*(~A3)*(~A2)*A4*A6*A5)+(A1*(~A3)*(~A2)*(~A4)*A6*A5)+(A1*(~A3)*(~A2)*(~A4)*(~A6))+((~A1)*A3*A2*A4*A6*A5)+((~A1)*A3*A2*A4*(~A6))+((~A1)*A3*A2*(~A4)*A6*A5)+((~A1)*A3*(~A2)*A4*A6*A5)+((~A1)*A3*(~A2)*(~A4)*A6*A5)+((~A1)*A3*(~A2)*(~A4)*(~A6))+((~A1)*(~A3)*A2*A4*A6*A5)+((~A1)*(~A3)*A2*(~A4)*A6*A5)+((~A1)*(~A3)*A2*(~A4)*(~A6))+((~A1)*(~A3)*(~A2)*A4*A6*A5)+((~A1)*(~A3)*(~A2)*A4*(~A6))+((~A1)*(~A3)*(~A2)*(~A4)*A6*A5) , 
NAME: SLICE_X50Y141/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A5)+((~A1)*A2*(~A5))) , 
NAME: SLICE_X53Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4))) , 
NAME: SLICE_X52Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y134/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A4)+((~A3)*A5*(~A4)) , 
NAME: SLICE_X52Y134/A5LUT, 
TYPE: LUT5, 

SLICE_X51Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X51Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5))+((~A4)*A5) , 
NAME: SLICE_X51Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2))+((~A4)*A2)) , 
NAME: SLICE_X51Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A4))+((~A5)*A4)) , 
NAME: SLICE_X51Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A2))+(A1*(~A5)*(~A3))+((~A1)*A5*A2)+((~A1)*(~A5)*A3) , 
NAME: SLICE_X52Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*(~A3))+(A2*(~A5)*(~A6)*(~A3))+((~A2)*A5*(~A6)*(~A3))+((~A2)*(~A5)*A6*(~A3)) , 
NAME: SLICE_X51Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*(~A3))+(A4*(~A5)*(~A2))+((~A4)*A5*A3)+((~A4)*(~A5)*A2)) , 
NAME: SLICE_X52Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*(~A3))+(A5*(~A1)*(~A2))+((~A5)*A1*A3)+((~A5)*(~A1)*A2)) , 
NAME: SLICE_X52Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A1))+(A3*(~A5)*(~A4))+((~A3)*A5*A1)+((~A3)*(~A5)*A4)) , 
NAME: SLICE_X52Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*A5*(~A6))+(A1*A2*(~A4)*(~A5)*(~A6))+(A1*(~A2)*A3*A4*A5*(~A6))+(A1*(~A2)*A3*(~A4)*(~A5)*(~A6))+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*A3*A4*(~A5)*(~A6))+((~A1)*A2*A3*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*A4*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5)*(~A6))+((~A1)*(~A2)*A4*(~A5)*(~A6))+((~A1)*(~A2)*(~A4)*A5*(~A6)) , 
NAME: SLICE_X52Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A5*(~A4))+(A3*A1*(~A2)*(~A5)*(~A4))+(A3*(~A1)*A6*A2*A5*(~A4))+(A3*(~A1)*A6*(~A2)*(~A5)*(~A4))+(A3*(~A1)*(~A6)*A2*(~A5)*(~A4))+(A3*(~A1)*(~A6)*(~A2)*A5*(~A4))+((~A3)*A1*A6*A2*(~A5)*(~A4))+((~A3)*A1*A6*(~A2)*A5*(~A4))+((~A3)*A1*(~A6)*A2*A5*(~A4))+((~A3)*A1*(~A6)*(~A2)*(~A5)*(~A4))+((~A3)*(~A1)*A2*(~A5)*(~A4))+((~A3)*(~A1)*(~A2)*A5*(~A4)) , 
NAME: SLICE_X52Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*A1*(~A3))+(A2*A5*(~A6)*(~A1)*(~A3))+(A2*(~A5)*A4*A6*A1*(~A3))+(A2*(~A5)*A4*(~A6)*(~A1)*(~A3))+(A2*(~A5)*(~A4)*A6*(~A1)*(~A3))+(A2*(~A5)*(~A4)*(~A6)*A1*(~A3))+((~A2)*A5*A4*A6*(~A1)*(~A3))+((~A2)*A5*A4*(~A6)*A1*(~A3))+((~A2)*A5*(~A4)*A6*A1*(~A3))+((~A2)*A5*(~A4)*(~A6)*(~A1)*(~A3))+((~A2)*(~A5)*A6*(~A1)*(~A3))+((~A2)*(~A5)*(~A6)*A1*(~A3)) , 
NAME: SLICE_X52Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A4*A2*A3)+(A6*A1*A5*(~A4)*A2*A3)+(A6*A1*A5*(~A4)*(~A2))+(A6*A1*(~A5)*A4*A2*A3)+(A6*A1*(~A5)*A4*(~A2))+(A6*A1*(~A5)*(~A4)*A2*A3)+(A6*(~A1)*A5*A4*A2*A3)+(A6*(~A1)*A5*A4*(~A2))+(A6*(~A1)*A5*(~A4)*A2*A3)+(A6*(~A1)*(~A5)*A4*A2*A3)+(A6*(~A1)*(~A5)*(~A4)*A2*A3)+(A6*(~A1)*(~A5)*(~A4)*(~A2))+((~A6)*A1*A5*A4*A2*A3)+((~A6)*A1*A5*A4*(~A2))+((~A6)*A1*A5*(~A4)*A2*A3)+((~A6)*A1*(~A5)*A4*A2*A3)+((~A6)*A1*(~A5)*(~A4)*A2*A3)+((~A6)*A1*(~A5)*(~A4)*(~A2))+((~A6)*(~A1)*A5*A4*A2*A3)+((~A6)*(~A1)*A5*(~A4)*A2*A3)+((~A6)*(~A1)*A5*(~A4)*(~A2))+((~A6)*(~A1)*(~A5)*A4*A2*A3)+((~A6)*(~A1)*(~A5)*A4*(~A2))+((~A6)*(~A1)*(~A5)*(~A4)*A2*A3) , 
NAME: SLICE_X50Y134/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*A1*A3*A6)+(A5*A2*A4*(~A1)*A3*A6)+(A5*A2*A4*(~A1)*(~A3))+(A5*A2*(~A4)*A1*A3*A6)+(A5*A2*(~A4)*A1*(~A3))+(A5*A2*(~A4)*(~A1)*A3*A6)+(A5*(~A2)*A4*A1*A3*A6)+(A5*(~A2)*A4*A1*(~A3))+(A5*(~A2)*A4*(~A1)*A3*A6)+(A5*(~A2)*(~A4)*A1*A3*A6)+(A5*(~A2)*(~A4)*(~A1)*A3*A6)+(A5*(~A2)*(~A4)*(~A1)*(~A3))+((~A5)*A2*A4*A1*A3*A6)+((~A5)*A2*A4*A1*(~A3))+((~A5)*A2*A4*(~A1)*A3*A6)+((~A5)*A2*(~A4)*A1*A3*A6)+((~A5)*A2*(~A4)*(~A1)*A3*A6)+((~A5)*A2*(~A4)*(~A1)*(~A3))+((~A5)*(~A2)*A4*A1*A3*A6)+((~A5)*(~A2)*A4*(~A1)*A3*A6)+((~A5)*(~A2)*A4*(~A1)*(~A3))+((~A5)*(~A2)*(~A4)*A1*A3*A6)+((~A5)*(~A2)*(~A4)*A1*(~A3))+((~A5)*(~A2)*(~A4)*(~A1)*A3*A6) , 
NAME: SLICE_X50Y134/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*A2*A1*A6)+(A4*A3*A5*(~A2)*A1*A6)+(A4*A3*A5*(~A2)*(~A1))+(A4*A3*(~A5)*A2*A1*A6)+(A4*A3*(~A5)*A2*(~A1))+(A4*A3*(~A5)*(~A2)*A1*A6)+(A4*(~A3)*A5*A2*A1*A6)+(A4*(~A3)*A5*A2*(~A1))+(A4*(~A3)*A5*(~A2)*A1*A6)+(A4*(~A3)*(~A5)*A2*A1*A6)+(A4*(~A3)*(~A5)*(~A2)*A1*A6)+(A4*(~A3)*(~A5)*(~A2)*(~A1))+((~A4)*A3*A5*A2*A1*A6)+((~A4)*A3*A5*A2*(~A1))+((~A4)*A3*A5*(~A2)*A1*A6)+((~A4)*A3*(~A5)*A2*A1*A6)+((~A4)*A3*(~A5)*(~A2)*A1*A6)+((~A4)*A3*(~A5)*(~A2)*(~A1))+((~A4)*(~A3)*A5*A2*A1*A6)+((~A4)*(~A3)*A5*(~A2)*A1*A6)+((~A4)*(~A3)*A5*(~A2)*(~A1))+((~A4)*(~A3)*(~A5)*A2*A1*A6)+((~A4)*(~A3)*(~A5)*A2*(~A1))+((~A4)*(~A3)*(~A5)*(~A2)*A1*A6) , 
NAME: SLICE_X50Y134/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A4*A1*A2)+(A6*A3*A5*(~A4)*A1*A2)+(A6*A3*A5*(~A4)*(~A1))+(A6*A3*(~A5)*A4*A1*A2)+(A6*A3*(~A5)*A4*(~A1))+(A6*A3*(~A5)*(~A4)*A1*A2)+(A6*(~A3)*A5*A4*A1*A2)+(A6*(~A3)*A5*A4*(~A1))+(A6*(~A3)*A5*(~A4)*A1*A2)+(A6*(~A3)*(~A5)*A4*A1*A2)+(A6*(~A3)*(~A5)*(~A4)*A1*A2)+(A6*(~A3)*(~A5)*(~A4)*(~A1))+((~A6)*A3*A5*A4*A1*A2)+((~A6)*A3*A5*A4*(~A1))+((~A6)*A3*A5*(~A4)*A1*A2)+((~A6)*A3*(~A5)*A4*A1*A2)+((~A6)*A3*(~A5)*(~A4)*A1*A2)+((~A6)*A3*(~A5)*(~A4)*(~A1))+((~A6)*(~A3)*A5*A4*A1*A2)+((~A6)*(~A3)*A5*(~A4)*A1*A2)+((~A6)*(~A3)*A5*(~A4)*(~A1))+((~A6)*(~A3)*(~A5)*A4*A1*A2)+((~A6)*(~A3)*(~A5)*A4*(~A1))+((~A6)*(~A3)*(~A5)*(~A4)*A1*A2) , 
NAME: SLICE_X50Y134/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X51Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))+((~A4)*A5)) , 
NAME: SLICE_X51Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2))+((~A4)*A2)) , 
NAME: SLICE_X51Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A4))+((~A5)*A4)) , 
NAME: SLICE_X51Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*(~A2))+(A3*(~A1)*(~A5))+((~A3)*A1*A2)+((~A3)*(~A1)*A5)) , 
NAME: SLICE_X52Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A1))+(A3*(~A5)*(~A2))+((~A3)*A5*A1)+((~A3)*(~A5)*A2)) , 
NAME: SLICE_X52Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*(~A1))+(A2*(~A5)*(~A3))+((~A2)*A5*A1)+((~A2)*(~A5)*A3)) , 
NAME: SLICE_X52Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5*(~A3))+(A2*(~A6)*(~A5)*(~A3))+((~A2)*A6*(~A5)*(~A3))+((~A2)*(~A6)*A5*(~A3)) , 
NAME: SLICE_X51Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*(~A1))+(A4*(~A5)*(~A2))+((~A4)*A5*A1)+((~A4)*(~A5)*A2)) , 
NAME: SLICE_X52Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*(~A1))+(A5*(~A2)*(~A3))+((~A5)*A2*A1)+((~A5)*(~A2)*A3)) , 
NAME: SLICE_X49Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X49Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*(~A3))+(A1*(~A2)*(~A5))+((~A1)*A2*A3)+((~A1)*(~A2)*A5)) , 
NAME: SLICE_X49Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*(~A3))+(A5*(~A2)*(~A1))+((~A5)*A2*A3)+((~A5)*(~A2)*A1)) , 
NAME: SLICE_X49Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5)*A3*(~A2))) , 
NAME: SLICE_X49Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3*(~A2))+(A6*(~A5)*(~A3)*(~A2))+((~A6)*A5*(~A3)*(~A2))+((~A6)*(~A5)*A3*(~A2)) , 
NAME: SLICE_X52Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3*(~A6))+(A5*(~A4)*(~A3)*(~A6))+((~A5)*A4*(~A3)*(~A6))+((~A5)*(~A4)*A3*(~A6)) , 
NAME: SLICE_X48Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2*(~A6))+(A5*(~A4)*(~A2)*(~A6))+((~A5)*A4*(~A2)*(~A6))+((~A5)*(~A4)*A2*(~A6)) , 
NAME: SLICE_X48Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X50Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2*A1*A4*A5)+(A6*A3*A2*(~A1)*A4*A5)+(A6*A3*A2*(~A1)*(~A4))+(A6*A3*(~A2)*A1*A4*A5)+(A6*A3*(~A2)*A1*(~A4))+(A6*A3*(~A2)*(~A1)*A4*A5)+(A6*(~A3)*A2*A1*A4*A5)+(A6*(~A3)*A2*A1*(~A4))+(A6*(~A3)*A2*(~A1)*A4*A5)+(A6*(~A3)*(~A2)*A1*A4*A5)+(A6*(~A3)*(~A2)*(~A1)*A4*A5)+(A6*(~A3)*(~A2)*(~A1)*(~A4))+((~A6)*A3*A2*A1*A4*A5)+((~A6)*A3*A2*A1*(~A4))+((~A6)*A3*A2*(~A1)*A4*A5)+((~A6)*A3*(~A2)*A1*A4*A5)+((~A6)*A3*(~A2)*(~A1)*A4*A5)+((~A6)*A3*(~A2)*(~A1)*(~A4))+((~A6)*(~A3)*A2*A1*A4*A5)+((~A6)*(~A3)*A2*(~A1)*A4*A5)+((~A6)*(~A3)*A2*(~A1)*(~A4))+((~A6)*(~A3)*(~A2)*A1*A4*A5)+((~A6)*(~A3)*(~A2)*A1*(~A4))+((~A6)*(~A3)*(~A2)*(~A1)*A4*A5) , 
NAME: SLICE_X50Y135/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5*A1*A4*A2)+(A3*A6*A5*(~A1)*A4*A2)+(A3*A6*A5*(~A1)*(~A4))+(A3*A6*(~A5)*A1*A4*A2)+(A3*A6*(~A5)*A1*(~A4))+(A3*A6*(~A5)*(~A1)*A4*A2)+(A3*(~A6)*A5*A1*A4*A2)+(A3*(~A6)*A5*A1*(~A4))+(A3*(~A6)*A5*(~A1)*A4*A2)+(A3*(~A6)*(~A5)*A1*A4*A2)+(A3*(~A6)*(~A5)*(~A1)*A4*A2)+(A3*(~A6)*(~A5)*(~A1)*(~A4))+((~A3)*A6*A5*A1*A4*A2)+((~A3)*A6*A5*A1*(~A4))+((~A3)*A6*A5*(~A1)*A4*A2)+((~A3)*A6*(~A5)*A1*A4*A2)+((~A3)*A6*(~A5)*(~A1)*A4*A2)+((~A3)*A6*(~A5)*(~A1)*(~A4))+((~A3)*(~A6)*A5*A1*A4*A2)+((~A3)*(~A6)*A5*(~A1)*A4*A2)+((~A3)*(~A6)*A5*(~A1)*(~A4))+((~A3)*(~A6)*(~A5)*A1*A4*A2)+((~A3)*(~A6)*(~A5)*A1*(~A4))+((~A3)*(~A6)*(~A5)*(~A1)*A4*A2) , 
NAME: SLICE_X50Y135/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A1*A2*A4)+(A6*A3*A5*(~A1)*A2*A4)+(A6*A3*A5*(~A1)*(~A2))+(A6*A3*(~A5)*A1*A2*A4)+(A6*A3*(~A5)*A1*(~A2))+(A6*A3*(~A5)*(~A1)*A2*A4)+(A6*(~A3)*A5*A1*A2*A4)+(A6*(~A3)*A5*A1*(~A2))+(A6*(~A3)*A5*(~A1)*A2*A4)+(A6*(~A3)*(~A5)*A1*A2*A4)+(A6*(~A3)*(~A5)*(~A1)*A2*A4)+(A6*(~A3)*(~A5)*(~A1)*(~A2))+((~A6)*A3*A5*A1*A2*A4)+((~A6)*A3*A5*A1*(~A2))+((~A6)*A3*A5*(~A1)*A2*A4)+((~A6)*A3*(~A5)*A1*A2*A4)+((~A6)*A3*(~A5)*(~A1)*A2*A4)+((~A6)*A3*(~A5)*(~A1)*(~A2))+((~A6)*(~A3)*A5*A1*A2*A4)+((~A6)*(~A3)*A5*(~A1)*A2*A4)+((~A6)*(~A3)*A5*(~A1)*(~A2))+((~A6)*(~A3)*(~A5)*A1*A2*A4)+((~A6)*(~A3)*(~A5)*A1*(~A2))+((~A6)*(~A3)*(~A5)*(~A1)*A2*A4) , 
NAME: SLICE_X50Y135/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4*A3*A6*A2)+(A1*A5*A4*(~A3)*A6*A2)+(A1*A5*A4*(~A3)*(~A6))+(A1*A5*(~A4)*A3*A6*A2)+(A1*A5*(~A4)*A3*(~A6))+(A1*A5*(~A4)*(~A3)*A6*A2)+(A1*(~A5)*A4*A3*A6*A2)+(A1*(~A5)*A4*A3*(~A6))+(A1*(~A5)*A4*(~A3)*A6*A2)+(A1*(~A5)*(~A4)*A3*A6*A2)+(A1*(~A5)*(~A4)*(~A3)*A6*A2)+(A1*(~A5)*(~A4)*(~A3)*(~A6))+((~A1)*A5*A4*A3*A6*A2)+((~A1)*A5*A4*A3*(~A6))+((~A1)*A5*A4*(~A3)*A6*A2)+((~A1)*A5*(~A4)*A3*A6*A2)+((~A1)*A5*(~A4)*(~A3)*A6*A2)+((~A1)*A5*(~A4)*(~A3)*(~A6))+((~A1)*(~A5)*A4*A3*A6*A2)+((~A1)*(~A5)*A4*(~A3)*A6*A2)+((~A1)*(~A5)*A4*(~A3)*(~A6))+((~A1)*(~A5)*(~A4)*A3*A6*A2)+((~A1)*(~A5)*(~A4)*A3*(~A6))+((~A1)*(~A5)*(~A4)*(~A3)*A6*A2) , 
NAME: SLICE_X50Y135/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y134/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y134/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y136/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y136/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y136/DFF - 
CLASS: bel, 
NAME: SLICE_X50Y136/DFF, 
TYPE: REG_INIT, 

SLICE_X50Y136/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X50Y136/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y136/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y136/CARRY4, 
TYPE: CARRY4, 

SLICE_X52Y138/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X52Y138/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y135/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y135/CARRY4, 
TYPE: CARRY4, 

SLICE_X50Y137/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y137/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y137/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y137/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y137/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y137/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y137/DFF - 
CLASS: bel, 
NAME: SLICE_X50Y137/DFF, 
TYPE: REG_INIT, 

SLICE_X50Y137/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X50Y137/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y137/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y137/CARRY4, 
TYPE: CARRY4, 

SLICE_X52Y139/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X52Y139/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y136/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y136/CARRY4, 
TYPE: CARRY4, 

SLICE_X50Y138/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y138/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y138/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y138/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y138/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y138/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y138/DFF - 
CLASS: bel, 
NAME: SLICE_X50Y138/DFF, 
TYPE: REG_INIT, 

SLICE_X50Y138/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X50Y138/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y138/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y138/CARRY4, 
TYPE: CARRY4, 

SLICE_X52Y140/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X52Y140/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y137/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y137/CARRY4, 
TYPE: CARRY4, 

SLICE_X50Y134/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y134/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y139/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y139/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y139/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y139/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y139/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y139/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y139/DFF - 
CLASS: bel, 
NAME: SLICE_X50Y139/DFF, 
TYPE: REG_INIT, 

SLICE_X50Y139/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X50Y139/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y139/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y139/CARRY4, 
TYPE: CARRY4, 

SLICE_X52Y141/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X52Y141/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y138/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y138/CARRY4, 
TYPE: CARRY4, 

SLICE_X50Y140/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y140/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y140/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y140/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y140/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y140/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y140/DFF - 
CLASS: bel, 
NAME: SLICE_X50Y140/DFF, 
TYPE: REG_INIT, 

SLICE_X50Y140/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X50Y140/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y140/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y140/CARRY4, 
TYPE: CARRY4, 

SLICE_X52Y142/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X52Y142/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y139/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y139/CARRY4, 
TYPE: CARRY4, 

SLICE_X50Y141/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y141/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y141/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y141/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y134/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y134/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y141/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y141/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y141/DFF - 
CLASS: bel, 
NAME: SLICE_X50Y141/DFF, 
TYPE: REG_INIT, 

SLICE_X50Y141/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X50Y141/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y141/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y141/CARRY4, 
TYPE: CARRY4, 

SLICE_X52Y143/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X52Y143/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y141/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y141/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y140/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y140/CARRY4, 
TYPE: CARRY4, 

SLICE_X50Y134/DFF - 
CLASS: bel, 
NAME: SLICE_X50Y134/DFF, 
TYPE: REG_INIT, 

SLICE_X50Y134/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X50Y134/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y134/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y134/CARRY4, 
TYPE: CARRY4, 

SLICE_X52Y136/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X52Y136/CARRY4, 
TYPE: CARRY4, 

SLICE_X50Y135/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y135/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y135/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y135/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y135/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y135/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y135/DFF - 
CLASS: bel, 
NAME: SLICE_X50Y135/DFF, 
TYPE: REG_INIT, 

SLICE_X50Y135/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X50Y135/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y135/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y135/CARRY4, 
TYPE: CARRY4, 

SLICE_X52Y137/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X52Y137/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y134/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y134/CARRY4, 
TYPE: CARRY4, 

SLICE_X50Y136/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y136/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y136/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y136/BFF, 
TYPE: REG_INIT, 

