Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 18 22:17:46 2018
| Host         : DESKTOP-65OAGH3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_FPGA_control_sets_placed.rpt
| Design       : MIPS_FPGA
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   152 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            7 |
|      4 |            1 |
|      8 |            3 |
|     10 |            1 |
|    16+ |          140 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             104 |           21 |
| No           | No                    | Yes                    |             184 |           44 |
| No           | Yes                   | No                     |              22 |            9 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |            4626 |         1321 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------------------------------+----------------------------------------------+------------------+----------------+
|             Clock Signal             |                     Enable Signal                    |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+--------------------------------------+------------------------------------------------------+----------------------------------------------+------------------+----------------+
|  Clk_IBUF_BUFG                       |                                                      | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                1 |              2 |
|  Clk__0                              |                                                      |                                              |                1 |              2 |
|  Clk__0                              |                                                      | Disp_Sel[1]_i_1_n_1                          |                1 |              2 |
|  Clk__0                              |                                                      | Disp_Sel[4]_i_1_n_1                          |                1 |              2 |
|  Clk__0                              |                                                      | p_1_in[0]                                    |                1 |              2 |
|  Clk__0                              |                                                      | p_1_in[2]                                    |                1 |              2 |
|  Clk__0                              |                                                      | p_1_in[1]                                    |                1 |              2 |
|  Clk__0                              |                                                      | Disp_Sel[7]_i_1_n_1                          |                1 |              4 |
|                                      |                                                      | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                3 |              8 |
|  Clk__0                              | Disp_Hex[3]_i_1_n_1                                  |                                              |                2 |              8 |
|  MIPS_uut/Flipflop_uut/O[27]_i_2_n_1 | MIPS_uut/Flipflop_uut/Jump                           | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                2 |              8 |
|  Clk_IBUF_BUFG                       | MIPS_uut/FSM_onehot_state[4]_i_1_n_1                 | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                2 |             10 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[11][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[120][15]_1[0] | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                9 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[118][15][0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               16 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[119][0][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[122][15][0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               11 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[123][0][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                6 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[124][15][0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[121][0][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               10 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[12][15]_0[0]  | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[126][15]_0[0] | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               12 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[125][0][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[13][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[14][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               13 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[16][15]_0[0]  | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                6 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[17][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[15][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[19][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[18][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               12 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[1][0][0]      | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                5 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[23][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[21][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[22][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                9 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[20][15]_0[0]  | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                9 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/E[0]                       | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[101][0][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[100][15][0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               10 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[0][15][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                5 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[103][0][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[104][15][0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                9 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[102][15][0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               11 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[105][0][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                9 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[106][15][0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               13 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[107][0][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                9 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[108][15][0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               10 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[109][0][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[10][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               12 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[25][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                5 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[27][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               10 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[26][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               15 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[30][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               15 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[2][15]_0[0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[28][15]_0[0]  | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[29][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               14 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[31][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[32][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               14 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[33][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[34][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               14 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[38][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               11 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[36][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[35][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[37][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[3][0][0]      | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[39][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[40][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               12 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[41][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                9 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[42][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               11 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[43][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                9 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[44][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[47][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[45][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               11 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[48][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               11 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[46][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               15 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[50][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               12 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[51][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               10 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[4][15]_0[0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[49][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                6 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[53][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                9 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[54][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               15 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[52][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               11 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[58][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               10 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[56][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               10 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[57][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               13 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[55][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               10 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[59][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               13 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[5][0][0]      | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[60][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[61][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[63][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[66][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               13 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[64][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                6 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[65][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                6 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[62][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               15 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[68][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                6 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[69][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[67][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                6 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[70][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               14 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[6][15][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               14 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[71][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                6 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[72][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                6 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[74][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                9 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[77][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[75][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                5 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[73][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                5 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[76][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                6 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[7][0][0]      | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                5 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[78][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               13 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[80][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[81][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                9 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[79][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                6 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[83][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[82][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               13 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[24][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               13 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[85][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[86][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               13 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[87][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               12 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[88][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                9 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[8][15][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               13 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[91][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               10 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[92][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               12 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[90][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               14 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[89][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               11 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[94][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               15 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[97][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               10 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[96][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               13 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[95][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               12 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[93][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               11 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[98][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               13 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[9][0][0]      | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[99][0][0]     | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[112][15][0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                6 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[84][15][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[111][0][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                6 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[110][15][0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               14 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[113][0][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[114][15][0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               11 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[115][0][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                9 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[116][15][0]   | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                8 |             32 |
|  Clk_30_out                          | MIPS_uut/Control_Unit_uut/data_mem_reg[117][0][0]    | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |                7 |             32 |
|  Sysclk_IBUF_BUFG                    |                                                      |                                              |                5 |             38 |
|  MIPS_uut/Flipflop_uut/O[27]_i_2_n_1 |                                                      | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               10 |             54 |
|  Clk_21_out                          | MIPS_uut/Flipflop_uut/reg_reg[3][31][0]              | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               17 |             64 |
|  Clk_21_out                          | MIPS_uut/Flipflop_uut/reg_reg[2][31][0]              | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               13 |             64 |
|  Clk_21_out                          | MIPS_uut/Flipflop_uut/reg_reg[0][31][0]              | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               14 |             64 |
|  Clk_21_out                          | MIPS_uut/Flipflop_uut/reg_reg[5][31][0]              | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               11 |             64 |
|  Clk_21_out                          | MIPS_uut/Flipflop_uut/reg_reg[7][31]_0[0]            | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               14 |             64 |
|  Clk_21_out                          | MIPS_uut/Flipflop_uut/reg_reg[4][31][0]              | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               14 |             64 |
|  Clk_21_out                          | MIPS_uut/Flipflop_uut/reg_reg[6][31][0]              | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               15 |             64 |
|  Clk_21_out                          | MIPS_uut/Flipflop_uut/E[0]                           | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               14 |             64 |
|  n_0_4714_BUFG                       |                                                      |                                              |               15 |             64 |
|  Clk_21_out                          |                                                      | MIPS_uut/Data_Mem_uut/data_mem_reg[127][0]_0 |               33 |            128 |
+--------------------------------------+------------------------------------------------------+----------------------------------------------+------------------+----------------+


