# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do lab5_1_Kostenko_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/fourth semestr/vhdl/lab5_Kostenko/t_trigger.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity t_trigger
# -- Compiling architecture Behavioral of t_trigger
# vcom -93 -work work {D:/fourth semestr/vhdl/lab5_Kostenko/lab5_3_Kostenko.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab5_3_Kostenko
# -- Compiling architecture Behavioral of lab5_3_Kostenko
# 
# vcom -93 -work work {D:/fourth semestr/vhdl/lab5_Kostenko/lab5_3_Kostenko_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab5_3_Kostenko_tb
# -- Compiling architecture Behavioral of lab5_3_Kostenko_tb
# -- Loading entity lab5_3_Kostenko
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  lab5_3_Kostenko_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps lab5_3_Kostenko_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab5_3_kostenko_tb(behavioral)
# Loading work.lab5_3_kostenko(behavioral)
# Loading work.t_trigger(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 250 ns
