// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;

const unsigned long __FLASH_SIZE = 0x00020000;

// Interrupt Vector Table Constants
const IVT_SWINT                 = 0;
const IVT_HLVD                  = 1;
const IVT_OSF                   = 2;
const IVT_CSW                   = 3;
const IVT_NVM                   = 4;
const IVT_SCAN                  = 5;
const IVT_CRC                   = 6;
const IVT_IOC                   = 7;
const IVT_INT0                  = 8;
const IVT_ZCD                   = 9;
const IVT_AD                    = 10;
const IVT_ADT                   = 11;
const IVT_CMP1                  = 12;
const IVT_SMT1                  = 13;
const IVT_SMT1PRA               = 14;
const IVT_SMT1PRW               = 15;
const IVT_DMA1SCNT              = 16;
const IVT_DMA1DCNT              = 17;
const IVT_DMA1OR                = 18;
const IVT_DMA1A                 = 19;
const IVT_SPI1RX                = 20;
const IVT_SPI1TX                = 21;
const IVT_SPI1                  = 22;
const IVT_I2C1RX                = 23;
const IVT_I2C1TX                = 24;
const IVT_I2C1                  = 25;
const IVT_I2C1E                 = 26;
const IVT_U1RX                  = 27;
const IVT_U1TX                  = 28;
const IVT_U1E                   = 29;
const IVT_U1                    = 30;
const IVT_TMR0                  = 31;
const IVT_TMR1                  = 32;
const IVT_TMR1G                 = 33;
const IVT_TMR2                  = 34;
const IVT_CCP1                  = 35;
const IVT_RESERVED00            = 36;
const IVT_NCO1                  = 37;
const IVT_CWG1                  = 38;
const IVT_CLC1                  = 39;
const IVT_INT1                  = 40;
const IVT_CMP2                  = 41;
const IVT_DMA2SCNT              = 42;
const IVT_DMA2DCNT              = 43;
const IVT_DMA2OR                = 44;
const IVT_DMA2A                 = 45;
const IVT_I2C2RX                = 46;
const IVT_I2C2TX                = 47;
const IVT_I2C2                  = 48;
const IVT_I2C2E                 = 49;
const IVT_U2RX                  = 50;
const IVT_U2TX                  = 51;
const IVT_U2E                   = 52;
const IVT_U2                    = 53;
const IVT_TMR3                  = 54;
const IVT_TMR3G                 = 55;
const IVT_TMR4                  = 56;
const IVT_CCP2                  = 57;
const IVT_RESERVED01            = 58;
const IVT_CWG2                  = 59;
const IVT_CLC2                  = 60;
const IVT_INT2                  = 61;
const IVT_RESERVED02            = 62;
const IVT_RESERVED03            = 63;
const IVT_RESERVED04            = 64;
const IVT_RESERVED05            = 65;
const IVT_RESERVED06            = 66;
const IVT_RESERVED07            = 67;
const IVT_RESERVED08            = 68;
const IVT_RESERVED09            = 69;
const IVT_TMR5                  = 70;
const IVT_TMR5G                 = 71;
const IVT_TMR6                  = 72;
const IVT_CCP3                  = 73;
const IVT_CWG3                  = 74;
const IVT_CLC3                  = 75;
const IVT_RESERVED10            = 76;
const IVT_RESERVED11            = 77;
const IVT_RESERVED12            = 78;
const IVT_RESERVED13            = 79;
const IVT_CCP4                  = 80;
const IVT_CLC4                  = 81;
const unsigned int  IVT_DEFAULT = 0xFFFF;

// Working space registers
rx unsigned short R0;
rx unsigned short R1;
rx unsigned short R2;
rx unsigned short R3;
rx unsigned short R4;
rx unsigned short R5;
rx unsigned short R6;
rx unsigned short R7;
rx unsigned short R8;
rx unsigned short R9;
rx unsigned short R10;
rx unsigned short R11;
rx unsigned short R12;
rx unsigned short R13;
rx unsigned short R14;
rx unsigned short R15;
rx unsigned short R16;
rx unsigned short R17;
rx unsigned short R18;
rx unsigned short R19;
rx unsigned short R20;

const register unsigned short int W = 0;
const register unsigned short int F = 1;
const register unsigned short int FAST   = 1;
const register unsigned short int A      = 0;
const register unsigned short int ACCESS = 0;
const register unsigned short int BANKED = 1;

// Special function registers (SFRs)

const signed int   PORT_TO_TRIS_OFFSET    =     -8;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

sfr unsigned short volatile STATUS_CSHAD     absolute 0x3880;
sfr unsigned short volatile WREG_CSHAD       absolute 0x3881;
sfr unsigned short volatile BSR_CSHAD        absolute 0x3882;
sfr unsigned short volatile SHADCON          absolute 0x3883;
    const register unsigned short int SHADLO = 0;
    sbit  SHADLO_bit at SHADCON.B0;

sfr unsigned short volatile STATUS_SHAD      absolute 0x3884;
sfr unsigned short volatile WREG_SHAD        absolute 0x3885;
sfr unsigned short volatile BSR_SHAD         absolute 0x3886;
sfr unsigned short volatile PCLATH_SHAD      absolute 0x3887;
sfr unsigned short volatile PCLATU_SHAD      absolute 0x3888;
sfr unsigned int   volatile FSR0SH           absolute 0x3889;
sfr unsigned short volatile FSR0L_SHAD       absolute 0x3889;
sfr unsigned short volatile FSR0H_SHAD       absolute 0x388A;
sfr unsigned int   volatile FSR1SH           absolute 0x388B;
sfr unsigned short volatile FSR1L_SHAD       absolute 0x388B;
sfr unsigned short volatile FSR1H_SHAD       absolute 0x388C;
sfr unsigned int   volatile FSR2SH           absolute 0x388D;
sfr unsigned short volatile FSR2L_SHAD       absolute 0x388D;
sfr unsigned short volatile FSR2H_SHAD       absolute 0x388E;
sfr unsigned int   volatile PRODSH           absolute 0x388F;
sfr unsigned short volatile PRODL_SHAD       absolute 0x388F;
sfr unsigned short volatile PRODH_SHAD       absolute 0x3890;
sfr unsigned short volatile IVTADL           absolute 0x389D;
sfr unsigned short volatile IVTADH           absolute 0x389E;
sfr unsigned short volatile IVTADU           absolute 0x389F;
sfr unsigned short volatile WDTCON0          absolute 0x395B;
    const register unsigned short int SWDTEN = 0;
    sbit  SWDTEN_bit at WDTCON0.B0;
    const register unsigned short int WDTPS0 = 1;
    sbit  WDTPS0_bit at WDTCON0.B1;
    const register unsigned short int WDTPS1 = 2;
    sbit  WDTPS1_bit at WDTCON0.B2;
    const register unsigned short int WDTPS2 = 3;
    sbit  WDTPS2_bit at WDTCON0.B3;
    const register unsigned short int WDTPS3 = 4;
    sbit  WDTPS3_bit at WDTCON0.B4;
    const register unsigned short int WDTPS4 = 5;
    sbit  WDTPS4_bit at WDTCON0.B5;
    const register unsigned short int WDTSEN = 0;
    sbit  WDTSEN_bit at WDTCON0.B0;

sfr unsigned short volatile WDTCON1          absolute 0x395C;
    const register unsigned short int WDTWINDOW0 = 0;
    sbit  WDTWINDOW0_bit at WDTCON1.B0;
    const register unsigned short int WDTWINDOW1 = 1;
    sbit  WDTWINDOW1_bit at WDTCON1.B1;
    const register unsigned short int WDTWINDOW2 = 2;
    sbit  WDTWINDOW2_bit at WDTCON1.B2;
    const register unsigned short int WDTCS0 = 4;
    sbit  WDTCS0_bit at WDTCON1.B4;
    const register unsigned short int WDTCS1 = 5;
    sbit  WDTCS1_bit at WDTCON1.B5;
    const register unsigned short int WDTCS2 = 6;
    sbit  WDTCS2_bit at WDTCON1.B6;
    const register unsigned short int WINDOW0 = 0;
    sbit  WINDOW0_bit at WDTCON1.B0;
    const register unsigned short int WINDOW1 = 1;
    sbit  WINDOW1_bit at WDTCON1.B1;
    const register unsigned short int WINDOW2 = 2;
    sbit  WINDOW2_bit at WDTCON1.B2;

sfr unsigned short volatile WDTPSL           absolute 0x395D;
    const register unsigned short int PSCNT0 = 0;
    sbit  PSCNT0_bit at WDTPSL.B0;
    const register unsigned short int PSCNT1 = 1;
    sbit  PSCNT1_bit at WDTPSL.B1;
    const register unsigned short int PSCNT2 = 2;
    sbit  PSCNT2_bit at WDTPSL.B2;
    const register unsigned short int PSCNT3 = 3;
    sbit  PSCNT3_bit at WDTPSL.B3;
    const register unsigned short int PSCNT4 = 4;
    sbit  PSCNT4_bit at WDTPSL.B4;
    const register unsigned short int PSCNT5 = 5;
    sbit  PSCNT5_bit at WDTPSL.B5;
    const register unsigned short int PSCNT6 = 6;
    sbit  PSCNT6_bit at WDTPSL.B6;
    const register unsigned short int PSCNT7 = 7;
    sbit  PSCNT7_bit at WDTPSL.B7;
    const register unsigned short int WDTPSCNT0 = 0;
    sbit  WDTPSCNT0_bit at WDTPSL.B0;
    const register unsigned short int WDTPSCNT1 = 1;
    sbit  WDTPSCNT1_bit at WDTPSL.B1;
    const register unsigned short int WDTPSCNT2 = 2;
    sbit  WDTPSCNT2_bit at WDTPSL.B2;
    const register unsigned short int WDTPSCNT3 = 3;
    sbit  WDTPSCNT3_bit at WDTPSL.B3;
    const register unsigned short int WDTPSCNT4 = 4;
    sbit  WDTPSCNT4_bit at WDTPSL.B4;
    const register unsigned short int WDTPSCNT5 = 5;
    sbit  WDTPSCNT5_bit at WDTPSL.B5;
    const register unsigned short int WDTPSCNT6 = 6;
    sbit  WDTPSCNT6_bit at WDTPSL.B6;
    const register unsigned short int WDTPSCNT7 = 7;
    sbit  WDTPSCNT7_bit at WDTPSL.B7;

sfr unsigned short volatile WDTPSH           absolute 0x395E;
    const register unsigned short int PSCNT8 = 0;
    sbit  PSCNT8_bit at WDTPSH.B0;
    const register unsigned short int PSCNT9 = 1;
    sbit  PSCNT9_bit at WDTPSH.B1;
    const register unsigned short int PSCNT10 = 2;
    sbit  PSCNT10_bit at WDTPSH.B2;
    const register unsigned short int PSCNT11 = 3;
    sbit  PSCNT11_bit at WDTPSH.B3;
    const register unsigned short int PSCNT12 = 4;
    sbit  PSCNT12_bit at WDTPSH.B4;
    const register unsigned short int PSCNT13 = 5;
    sbit  PSCNT13_bit at WDTPSH.B5;
    const register unsigned short int PSCNT14 = 6;
    sbit  PSCNT14_bit at WDTPSH.B6;
    const register unsigned short int PSCNT15 = 7;
    sbit  PSCNT15_bit at WDTPSH.B7;
    const register unsigned short int WDTPSCNT10 = 2;
    sbit  WDTPSCNT10_bit at WDTPSH.B2;
    const register unsigned short int WDTPSCNT11 = 3;
    sbit  WDTPSCNT11_bit at WDTPSH.B3;
    const register unsigned short int WDTPSCNT12 = 4;
    sbit  WDTPSCNT12_bit at WDTPSH.B4;
    const register unsigned short int WDTPSCNT13 = 5;
    sbit  WDTPSCNT13_bit at WDTPSH.B5;
    const register unsigned short int WDTPSCNT14 = 6;
    sbit  WDTPSCNT14_bit at WDTPSH.B6;
    const register unsigned short int WDTPSCNT15 = 7;
    sbit  WDTPSCNT15_bit at WDTPSH.B7;
    const register unsigned short int WDTPSCNT8 = 0;
    sbit  WDTPSCNT8_bit at WDTPSH.B0;
    const register unsigned short int WDTPSCNT9 = 1;
    sbit  WDTPSCNT9_bit at WDTPSH.B1;

sfr unsigned short volatile WDTTMR           absolute 0x395F;
    const register unsigned short int PSCNT16 = 0;
    sbit  PSCNT16_bit at WDTTMR.B0;
    const register unsigned short int PSCNT17 = 1;
    sbit  PSCNT17_bit at WDTTMR.B1;
    const register unsigned short int STATE = 2;
    sbit  STATE_bit at WDTTMR.B2;
    const register unsigned short int WDTTMR0 = 3;
    sbit  WDTTMR0_bit at WDTTMR.B3;
    const register unsigned short int WDTTMR1 = 4;
    sbit  WDTTMR1_bit at WDTTMR.B4;
    const register unsigned short int WDTTMR2 = 5;
    sbit  WDTTMR2_bit at WDTTMR.B5;
    const register unsigned short int WDTTMR3 = 6;
    sbit  WDTTMR3_bit at WDTTMR.B6;
    const register unsigned short int WDTTMR4 = 7;
    sbit  WDTTMR4_bit at WDTTMR.B7;
    const register unsigned short int WDTPSCNT16 = 0;
    sbit  WDTPSCNT16_bit at WDTTMR.B0;
    const register unsigned short int WDTPSCNT17 = 1;
    sbit  WDTPSCNT17_bit at WDTTMR.B1;
    const register unsigned short int WDTSTATE = 2;
    sbit  WDTSTATE_bit at WDTTMR.B2;

sfr unsigned int   volatile CRCDATA          absolute 0x3960;
sfr unsigned short volatile CRCDATL          absolute 0x3960;
    const register unsigned short int DATA0 = 0;
    sbit  DATA0_bit at CRCDATL.B0;
    const register unsigned short int DATA1 = 1;
    sbit  DATA1_bit at CRCDATL.B1;
    const register unsigned short int DATA2 = 2;
    sbit  DATA2_bit at CRCDATL.B2;
    const register unsigned short int DATA3 = 3;
    sbit  DATA3_bit at CRCDATL.B3;
    const register unsigned short int DATA4 = 4;
    sbit  DATA4_bit at CRCDATL.B4;
    const register unsigned short int DATA5 = 5;
    sbit  DATA5_bit at CRCDATL.B5;
    const register unsigned short int DATA6 = 6;
    sbit  DATA6_bit at CRCDATL.B6;
    const register unsigned short int DATA7 = 7;
    sbit  DATA7_bit at CRCDATL.B7;

sfr unsigned short volatile CRCDATH          absolute 0x3961;
    const register unsigned short int DATA8 = 0;
    sbit  DATA8_bit at CRCDATH.B0;
    const register unsigned short int DATA9 = 1;
    sbit  DATA9_bit at CRCDATH.B1;
    const register unsigned short int DATA10 = 2;
    sbit  DATA10_bit at CRCDATH.B2;
    const register unsigned short int DATA11 = 3;
    sbit  DATA11_bit at CRCDATH.B3;
    const register unsigned short int DATA12 = 4;
    sbit  DATA12_bit at CRCDATH.B4;
    const register unsigned short int DATA13 = 5;
    sbit  DATA13_bit at CRCDATH.B5;
    const register unsigned short int DATA14 = 6;
    sbit  DATA14_bit at CRCDATH.B6;
    const register unsigned short int DATA15 = 7;
    sbit  DATA15_bit at CRCDATH.B7;

sfr unsigned int   volatile CRCACC           absolute 0x3962;
sfr unsigned short volatile CRCACCL          absolute 0x3962;
sfr unsigned short volatile CRCACCH          absolute 0x3963;
sfr unsigned int   volatile CRCSHFT          absolute 0x3964;
sfr unsigned short volatile CRCSHIFTL        absolute 0x3964;
    const register unsigned short int SHFT0 = 0;
    sbit  SHFT0_bit at CRCSHIFTL.B0;
    const register unsigned short int SHFT1 = 1;
    sbit  SHFT1_bit at CRCSHIFTL.B1;
    const register unsigned short int SHFT2 = 2;
    sbit  SHFT2_bit at CRCSHIFTL.B2;
    const register unsigned short int SHFT3 = 3;
    sbit  SHFT3_bit at CRCSHIFTL.B3;
    const register unsigned short int SHFT4 = 4;
    sbit  SHFT4_bit at CRCSHIFTL.B4;
    const register unsigned short int SHFT5 = 5;
    sbit  SHFT5_bit at CRCSHIFTL.B5;
    const register unsigned short int SHFT6 = 6;
    sbit  SHFT6_bit at CRCSHIFTL.B6;
    const register unsigned short int SHFT7 = 7;
    sbit  SHFT7_bit at CRCSHIFTL.B7;

sfr unsigned short volatile CRCSHIFTH        absolute 0x3965;
    const register unsigned short int SHFT8 = 0;
    sbit  SHFT8_bit at CRCSHIFTH.B0;
    const register unsigned short int SHFT9 = 1;
    sbit  SHFT9_bit at CRCSHIFTH.B1;
    const register unsigned short int SHFT10 = 2;
    sbit  SHFT10_bit at CRCSHIFTH.B2;
    const register unsigned short int SHFT11 = 3;
    sbit  SHFT11_bit at CRCSHIFTH.B3;
    const register unsigned short int SHFT12 = 4;
    sbit  SHFT12_bit at CRCSHIFTH.B4;
    const register unsigned short int SHFT13 = 5;
    sbit  SHFT13_bit at CRCSHIFTH.B5;
    const register unsigned short int SHFT14 = 6;
    sbit  SHFT14_bit at CRCSHIFTH.B6;
    const register unsigned short int SHFT15 = 7;
    sbit  SHFT15_bit at CRCSHIFTH.B7;

sfr unsigned int   volatile CRCXOR           absolute 0x3966;
sfr unsigned short volatile CRCXORL          absolute 0x3966;
    const register unsigned short int X1 = 1;
    sbit  X1_bit at CRCXORL.B1;
    const register unsigned short int X2 = 2;
    sbit  X2_bit at CRCXORL.B2;
    const register unsigned short int X3 = 3;
    sbit  X3_bit at CRCXORL.B3;
    const register unsigned short int X4 = 4;
    sbit  X4_bit at CRCXORL.B4;
    const register unsigned short int X5 = 5;
    sbit  X5_bit at CRCXORL.B5;
    const register unsigned short int X6 = 6;
    sbit  X6_bit at CRCXORL.B6;
    const register unsigned short int X7 = 7;
    sbit  X7_bit at CRCXORL.B7;

sfr unsigned short volatile CRCXORH          absolute 0x3967;
    const register unsigned short int X8 = 0;
    sbit  X8_bit at CRCXORH.B0;
    const register unsigned short int X9 = 1;
    sbit  X9_bit at CRCXORH.B1;
    const register unsigned short int X10 = 2;
    sbit  X10_bit at CRCXORH.B2;
    const register unsigned short int X11 = 3;
    sbit  X11_bit at CRCXORH.B3;
    const register unsigned short int X12 = 4;
    sbit  X12_bit at CRCXORH.B4;
    const register unsigned short int X13 = 5;
    sbit  X13_bit at CRCXORH.B5;
    const register unsigned short int X14 = 6;
    sbit  X14_bit at CRCXORH.B6;
    const register unsigned short int X15 = 7;
    sbit  X15_bit at CRCXORH.B7;

sfr unsigned short volatile CRCCON0          absolute 0x3968;
    const register unsigned short int FULL = 0;
    sbit  FULL_bit at CRCCON0.B0;
    const register unsigned short int SHIFTM = 1;
    sbit  SHIFTM_bit at CRCCON0.B1;
    const register unsigned short int ACCM = 4;
    sbit  ACCM_bit at CRCCON0.B4;
    const register unsigned short int CRCGO = 6;
    sbit  CRCGO_bit at CRCCON0.B6;
    const register unsigned short int CRCEN = 7;
    sbit  CRCEN_bit at CRCCON0.B7;

sfr unsigned short volatile CRCCON1          absolute 0x3969;
    const register unsigned short int PLEN0 = 0;
    sbit  PLEN0_bit at CRCCON1.B0;
    const register unsigned short int PLEN1 = 1;
    sbit  PLEN1_bit at CRCCON1.B1;
    const register unsigned short int PLEN2 = 2;
    sbit  PLEN2_bit at CRCCON1.B2;
    const register unsigned short int PLEN3 = 3;
    sbit  PLEN3_bit at CRCCON1.B3;
    const register unsigned short int DLEN0 = 4;
    sbit  DLEN0_bit at CRCCON1.B4;
    const register unsigned short int DLEN1 = 5;
    sbit  DLEN1_bit at CRCCON1.B5;
    const register unsigned short int DLEN2 = 6;
    sbit  DLEN2_bit at CRCCON1.B6;
    const register unsigned short int DLEN3 = 7;
    sbit  DLEN3_bit at CRCCON1.B7;

sfr unsigned short volatile SCANLADRL        absolute 0x3976;
    const register unsigned short int LADR0 = 0;
    sbit  LADR0_bit at SCANLADRL.B0;
    const register unsigned short int LADR1 = 1;
    sbit  LADR1_bit at SCANLADRL.B1;
    const register unsigned short int LADR2 = 2;
    sbit  LADR2_bit at SCANLADRL.B2;
    const register unsigned short int LADR3 = 3;
    sbit  LADR3_bit at SCANLADRL.B3;
    const register unsigned short int LADR4 = 4;
    sbit  LADR4_bit at SCANLADRL.B4;
    const register unsigned short int LADR5 = 5;
    sbit  LADR5_bit at SCANLADRL.B5;
    const register unsigned short int LADR6 = 6;
    sbit  LADR6_bit at SCANLADRL.B6;
    const register unsigned short int LADR7 = 7;
    sbit  LADR7_bit at SCANLADRL.B7;
    const register unsigned short int SCANLADR0 = 0;
    sbit  SCANLADR0_bit at SCANLADRL.B0;
    const register unsigned short int SCANLADR1 = 1;
    sbit  SCANLADR1_bit at SCANLADRL.B1;
    const register unsigned short int SCANLADR2 = 2;
    sbit  SCANLADR2_bit at SCANLADRL.B2;
    const register unsigned short int SCANLADR3 = 3;
    sbit  SCANLADR3_bit at SCANLADRL.B3;
    const register unsigned short int SCANLADR4 = 4;
    sbit  SCANLADR4_bit at SCANLADRL.B4;
    const register unsigned short int SCANLADR5 = 5;
    sbit  SCANLADR5_bit at SCANLADRL.B5;
    const register unsigned short int SCANLADR6 = 6;
    sbit  SCANLADR6_bit at SCANLADRL.B6;
    const register unsigned short int SCANLADR7 = 7;
    sbit  SCANLADR7_bit at SCANLADRL.B7;

sfr unsigned short volatile SCANLADRH        absolute 0x3977;
    const register unsigned short int LADR8 = 0;
    sbit  LADR8_bit at SCANLADRH.B0;
    const register unsigned short int LADR9 = 1;
    sbit  LADR9_bit at SCANLADRH.B1;
    const register unsigned short int LADR10 = 2;
    sbit  LADR10_bit at SCANLADRH.B2;
    const register unsigned short int LADR11 = 3;
    sbit  LADR11_bit at SCANLADRH.B3;
    const register unsigned short int LADR12 = 4;
    sbit  LADR12_bit at SCANLADRH.B4;
    const register unsigned short int LADR13 = 5;
    sbit  LADR13_bit at SCANLADRH.B5;
    const register unsigned short int LADR14 = 6;
    sbit  LADR14_bit at SCANLADRH.B6;
    const register unsigned short int LADR15 = 7;
    sbit  LADR15_bit at SCANLADRH.B7;
    const register unsigned short int SCANLADR10 = 2;
    sbit  SCANLADR10_bit at SCANLADRH.B2;
    const register unsigned short int SCANLADR11 = 3;
    sbit  SCANLADR11_bit at SCANLADRH.B3;
    const register unsigned short int SCANLADR12 = 4;
    sbit  SCANLADR12_bit at SCANLADRH.B4;
    const register unsigned short int SCANLADR13 = 5;
    sbit  SCANLADR13_bit at SCANLADRH.B5;
    const register unsigned short int SCANLADR14 = 6;
    sbit  SCANLADR14_bit at SCANLADRH.B6;
    const register unsigned short int SCANLADR15 = 7;
    sbit  SCANLADR15_bit at SCANLADRH.B7;
    const register unsigned short int SCANLADR8 = 0;
    sbit  SCANLADR8_bit at SCANLADRH.B0;
    const register unsigned short int SCANLADR9 = 1;
    sbit  SCANLADR9_bit at SCANLADRH.B1;

sfr unsigned short volatile SCANLADRU        absolute 0x3978;
    const register unsigned short int LADR16 = 0;
    sbit  LADR16_bit at SCANLADRU.B0;
    const register unsigned short int LADR17 = 1;
    sbit  LADR17_bit at SCANLADRU.B1;
    const register unsigned short int LADR18 = 2;
    sbit  LADR18_bit at SCANLADRU.B2;
    const register unsigned short int LADR19 = 3;
    sbit  LADR19_bit at SCANLADRU.B3;
    const register unsigned short int LADR20 = 4;
    sbit  LADR20_bit at SCANLADRU.B4;
    const register unsigned short int LADR21 = 5;
    sbit  LADR21_bit at SCANLADRU.B5;
    const register unsigned short int SCANLADR16 = 0;
    sbit  SCANLADR16_bit at SCANLADRU.B0;
    const register unsigned short int SCANLADR17 = 1;
    sbit  SCANLADR17_bit at SCANLADRU.B1;
    const register unsigned short int SCANLADR18 = 2;
    sbit  SCANLADR18_bit at SCANLADRU.B2;
    const register unsigned short int SCANLADR19 = 3;
    sbit  SCANLADR19_bit at SCANLADRU.B3;
    const register unsigned short int SCANLADR20 = 4;
    sbit  SCANLADR20_bit at SCANLADRU.B4;
    const register unsigned short int SCANLADR21 = 5;
    sbit  SCANLADR21_bit at SCANLADRU.B5;

sfr unsigned short volatile SCANHADRL        absolute 0x3979;
    const register unsigned short int HADR0 = 0;
    sbit  HADR0_bit at SCANHADRL.B0;
    const register unsigned short int HADR1 = 1;
    sbit  HADR1_bit at SCANHADRL.B1;
    const register unsigned short int HADR2 = 2;
    sbit  HADR2_bit at SCANHADRL.B2;
    const register unsigned short int HADR3 = 3;
    sbit  HADR3_bit at SCANHADRL.B3;
    const register unsigned short int HADR4 = 4;
    sbit  HADR4_bit at SCANHADRL.B4;
    const register unsigned short int HADR5 = 5;
    sbit  HADR5_bit at SCANHADRL.B5;
    const register unsigned short int HADR6 = 6;
    sbit  HADR6_bit at SCANHADRL.B6;
    const register unsigned short int HADR7 = 7;
    sbit  HADR7_bit at SCANHADRL.B7;
    const register unsigned short int SCANHADR0 = 0;
    sbit  SCANHADR0_bit at SCANHADRL.B0;
    const register unsigned short int SCANHADR1 = 1;
    sbit  SCANHADR1_bit at SCANHADRL.B1;
    const register unsigned short int SCANHADR2 = 2;
    sbit  SCANHADR2_bit at SCANHADRL.B2;
    const register unsigned short int SCANHADR3 = 3;
    sbit  SCANHADR3_bit at SCANHADRL.B3;
    const register unsigned short int SCANHADR4 = 4;
    sbit  SCANHADR4_bit at SCANHADRL.B4;
    const register unsigned short int SCANHADR5 = 5;
    sbit  SCANHADR5_bit at SCANHADRL.B5;
    const register unsigned short int SCANHADR6 = 6;
    sbit  SCANHADR6_bit at SCANHADRL.B6;
    const register unsigned short int SCANHADR7 = 7;
    sbit  SCANHADR7_bit at SCANHADRL.B7;

sfr unsigned short volatile SCANHADRH        absolute 0x397A;
    const register unsigned short int HADR8 = 0;
    sbit  HADR8_bit at SCANHADRH.B0;
    const register unsigned short int HADR9 = 1;
    sbit  HADR9_bit at SCANHADRH.B1;
    const register unsigned short int HADR10 = 2;
    sbit  HADR10_bit at SCANHADRH.B2;
    const register unsigned short int HADR11 = 3;
    sbit  HADR11_bit at SCANHADRH.B3;
    const register unsigned short int HADR12 = 4;
    sbit  HADR12_bit at SCANHADRH.B4;
    const register unsigned short int HADR13 = 5;
    sbit  HADR13_bit at SCANHADRH.B5;
    const register unsigned short int HADR14 = 6;
    sbit  HADR14_bit at SCANHADRH.B6;
    const register unsigned short int HADR15 = 7;
    sbit  HADR15_bit at SCANHADRH.B7;
    const register unsigned short int SCANHADR10 = 2;
    sbit  SCANHADR10_bit at SCANHADRH.B2;
    const register unsigned short int SCANHADR11 = 3;
    sbit  SCANHADR11_bit at SCANHADRH.B3;
    const register unsigned short int SCANHADR12 = 4;
    sbit  SCANHADR12_bit at SCANHADRH.B4;
    const register unsigned short int SCANHADR13 = 5;
    sbit  SCANHADR13_bit at SCANHADRH.B5;
    const register unsigned short int SCANHADR14 = 6;
    sbit  SCANHADR14_bit at SCANHADRH.B6;
    const register unsigned short int SCANHADR15 = 7;
    sbit  SCANHADR15_bit at SCANHADRH.B7;
    const register unsigned short int SCANHADR8 = 0;
    sbit  SCANHADR8_bit at SCANHADRH.B0;
    const register unsigned short int SCANHADR9 = 1;
    sbit  SCANHADR9_bit at SCANHADRH.B1;

sfr unsigned short volatile SCANHADRU        absolute 0x397B;
    const register unsigned short int HADR16 = 0;
    sbit  HADR16_bit at SCANHADRU.B0;
    const register unsigned short int HADR17 = 1;
    sbit  HADR17_bit at SCANHADRU.B1;
    const register unsigned short int HADR18 = 2;
    sbit  HADR18_bit at SCANHADRU.B2;
    const register unsigned short int HADR19 = 3;
    sbit  HADR19_bit at SCANHADRU.B3;
    const register unsigned short int HADR20 = 4;
    sbit  HADR20_bit at SCANHADRU.B4;
    const register unsigned short int HADR21 = 5;
    sbit  HADR21_bit at SCANHADRU.B5;
    const register unsigned short int SCANHADR16 = 0;
    sbit  SCANHADR16_bit at SCANHADRU.B0;
    const register unsigned short int SCANHADR17 = 1;
    sbit  SCANHADR17_bit at SCANHADRU.B1;
    const register unsigned short int SCANHADR18 = 2;
    sbit  SCANHADR18_bit at SCANHADRU.B2;
    const register unsigned short int SCANHADR19 = 3;
    sbit  SCANHADR19_bit at SCANHADRU.B3;
    const register unsigned short int SCANHADR20 = 4;
    sbit  SCANHADR20_bit at SCANHADRU.B4;
    const register unsigned short int SCANHADR21 = 5;
    sbit  SCANHADR21_bit at SCANHADRU.B5;

sfr unsigned short volatile SCANCON0         absolute 0x397C;
    const register unsigned short int BURSTMD = 1;
    sbit  BURSTMD_bit at SCANCON0.B1;
    const register unsigned short int MREG = 2;
    sbit  MREG_bit at SCANCON0.B2;
    const register unsigned short int SGO = 5;
    sbit  SGO_bit at SCANCON0.B5;
    const register unsigned short int TRIGEN = 6;
    sbit  TRIGEN_bit at SCANCON0.B6;

sfr unsigned short volatile SCANTRIG         absolute 0x397D;
sfr unsigned short volatile IPR0             absolute 0x3980;
    const register unsigned short int SWIP = 0;
    sbit  SWIP_bit at IPR0.B0;
    const register unsigned short int HLVDIP = 1;
    sbit  HLVDIP_bit at IPR0.B1;
    const register unsigned short int OSFIP = 2;
    sbit  OSFIP_bit at IPR0.B2;
    const register unsigned short int CSWIP = 3;
    sbit  CSWIP_bit at IPR0.B3;
    const register unsigned short int NVMIP = 4;
    sbit  NVMIP_bit at IPR0.B4;
    const register unsigned short int SCANIP = 5;
    sbit  SCANIP_bit at IPR0.B5;
    const register unsigned short int CRCIP = 6;
    sbit  CRCIP_bit at IPR0.B6;
    const register unsigned short int IOCIP = 7;
    sbit  IOCIP_bit at IPR0.B7;

sfr unsigned short volatile IPR1             absolute 0x3981;
    const register unsigned short int INT0IP = 0;
    sbit  INT0IP_bit at IPR1.B0;
    const register unsigned short int ZCDIP = 1;
    sbit  ZCDIP_bit at IPR1.B1;
    const register unsigned short int ADIP = 2;
    sbit  ADIP_bit at IPR1.B2;
    const register unsigned short int ADTIP = 3;
    sbit  ADTIP_bit at IPR1.B3;
    const register unsigned short int C1IP = 4;
    sbit  C1IP_bit at IPR1.B4;
    const register unsigned short int RC1IP = 5;
    sbit  RC1IP_bit at IPR1.B5;
    const register unsigned short int SMT1PRAIP = 6;
    sbit  SMT1PRAIP_bit at IPR1.B6;
    const register unsigned short int PSPIP = 7;
    sbit  PSPIP_bit at IPR1.B7;
    const register unsigned short int SMT1IP = 5;
    sbit  SMT1IP_bit at IPR1.B5;
    const register unsigned short int SMT1PWAIP = 7;
    sbit  SMT1PWAIP_bit at IPR1.B7;
    const register unsigned short int TX1IP = 4;
    sbit  TX1IP_bit at IPR1.B4;

sfr unsigned short volatile IPR2             absolute 0x3982;
    const register unsigned short int DMA1SCNTIP = 0;
    sbit  DMA1SCNTIP_bit at IPR2.B0;
    const register unsigned short int DMA1DCNTIP = 1;
    sbit  DMA1DCNTIP_bit at IPR2.B1;
    const register unsigned short int DMA1ORIP = 2;
    sbit  DMA1ORIP_bit at IPR2.B2;
    const register unsigned short int DMA1AIP = 3;
    sbit  DMA1AIP_bit at IPR2.B3;
    const register unsigned short int SPI1RXIP = 4;
    sbit  SPI1RXIP_bit at IPR2.B4;
    const register unsigned short int SPI1TXIP = 5;
    sbit  SPI1TXIP_bit at IPR2.B5;
    const register unsigned short int CMIP = 6;
    sbit  CMIP_bit at IPR2.B6;
    const register unsigned short int I2C1RXIP = 7;
    sbit  I2C1RXIP_bit at IPR2.B7;
    const register unsigned short int SPI1IP = 6;
    sbit  SPI1IP_bit at IPR2.B6;

sfr unsigned short volatile IPR3             absolute 0x3983;
    const register unsigned short int I2C1TXIP = 0;
    sbit  I2C1TXIP_bit at IPR3.B0;
    const register unsigned short int I2C1IP = 1;
    sbit  I2C1IP_bit at IPR3.B1;
    const register unsigned short int I2C1EIP = 2;
    sbit  I2C1EIP_bit at IPR3.B2;
    const register unsigned short int U1RXIP = 3;
    sbit  U1RXIP_bit at IPR3.B3;
    const register unsigned short int TXBNIP = 4;
    sbit  TXBNIP_bit at IPR3.B4;
    const register unsigned short int U1EIP = 5;
    sbit  U1EIP_bit at IPR3.B5;
    const register unsigned short int U1IP = 6;
    sbit  U1IP_bit at IPR3.B6;
    const register unsigned short int TMR0IP = 7;
    sbit  TMR0IP_bit at IPR3.B7;
    const register unsigned short int RXBNIP = 1;
    sbit  RXBNIP_bit at IPR3.B1;
    const register unsigned short int U1TXIP = 4;
    sbit  U1TXIP_bit at IPR3.B4;

sfr unsigned short volatile IPR4             absolute 0x3984;
    const register unsigned short int CCIP3IP = 0;
    sbit  CCIP3IP_bit at IPR4.B0;
    const register unsigned short int TMR1GIP = 1;
    sbit  TMR1GIP_bit at IPR4.B1;
    const register unsigned short int TMR2IP = 2;
    sbit  TMR2IP_bit at IPR4.B2;
    const register unsigned short int CCP1IP = 3;
    sbit  CCP1IP_bit at IPR4.B3;
    const register unsigned short int NCO1IP = 5;
    sbit  NCO1IP_bit at IPR4.B5;
    const register unsigned short int CWG1IP = 6;
    sbit  CWG1IP_bit at IPR4.B6;
    const register unsigned short int CLC1IP = 7;
    sbit  CLC1IP_bit at IPR4.B7;
    const register unsigned short int TMR1IP = 0;
    sbit  TMR1IP_bit at IPR4.B0;

sfr unsigned short volatile IPR5             absolute 0x3985;
    const register unsigned short int CCH05 = 0;
    sbit  CCH05_bit at IPR5.B0;
    const register unsigned short int C2IP = 1;
    sbit  C2IP_bit at IPR5.B1;
    const register unsigned short int DMA2SCNTIP = 2;
    sbit  DMA2SCNTIP_bit at IPR5.B2;
    const register unsigned short int DMA2DCNTIP = 3;
    sbit  DMA2DCNTIP_bit at IPR5.B3;
    const register unsigned short int DMA2ORIP = 4;
    sbit  DMA2ORIP_bit at IPR5.B4;
    const register unsigned short int DMA2AIP = 5;
    sbit  DMA2AIP_bit at IPR5.B5;
    const register unsigned short int I2C2RXIP = 6;
    sbit  I2C2RXIP_bit at IPR5.B6;
    const register unsigned short int I2C2TXIP = 7;
    sbit  I2C2TXIP_bit at IPR5.B7;
    const register unsigned short int CCH15 = 1;
    sbit  CCH15_bit at IPR5.B1;
    const register unsigned short int EVPOL05 = 3;
    sbit  EVPOL05_bit at IPR5.B3;
    const register unsigned short int EVPOL15 = 4;
    sbit  EVPOL15_bit at IPR5.B4;
    const register unsigned short int INT1IP = 0;
    sbit  INT1IP_bit at IPR5.B0;

sfr unsigned short volatile IPR6             absolute 0x3986;
    const register unsigned short int I2C2IP = 0;
    sbit  I2C2IP_bit at IPR6.B0;
    const register unsigned short int I2C2EIP = 1;
    sbit  I2C2EIP_bit at IPR6.B1;
    const register unsigned short int U2RXIP = 2;
    sbit  U2RXIP_bit at IPR6.B2;
    const register unsigned short int U2TXIP = 3;
    sbit  U2TXIP_bit at IPR6.B3;
    const register unsigned short int U2EIP = 4;
    sbit  U2EIP_bit at IPR6.B4;
    const register unsigned short int U2IP = 5;
    sbit  U2IP_bit at IPR6.B5;
    const register unsigned short int TMR3IP = 6;
    sbit  TMR3IP_bit at IPR6.B6;
    const register unsigned short int TMR3GIP = 7;
    sbit  TMR3GIP_bit at IPR6.B7;

sfr unsigned short volatile IPR7             absolute 0x3987;
    const register unsigned short int TMR4IP = 0;
    sbit  TMR4IP_bit at IPR7.B0;
    const register unsigned short int CCP2IP = 1;
    sbit  CCP2IP_bit at IPR7.B1;
    const register unsigned short int CWG2IP = 3;
    sbit  CWG2IP_bit at IPR7.B3;
    const register unsigned short int CLC2IP = 4;
    sbit  CLC2IP_bit at IPR7.B4;
    const register unsigned short int INT2IP = 5;
    sbit  INT2IP_bit at IPR7.B5;

sfr unsigned short volatile IPR8             absolute 0x3988;
    const register unsigned short int TMR5IP = 6;
    sbit  TMR5IP_bit at IPR8.B6;
    const register unsigned short int TMR5GIP = 7;
    sbit  TMR5GIP_bit at IPR8.B7;

sfr unsigned short volatile IPR9             absolute 0x3989;
    const register unsigned short int TMR6IP = 0;
    sbit  TMR6IP_bit at IPR9.B0;
    const register unsigned short int CCP3IP = 1;
    sbit  CCP3IP_bit at IPR9.B1;
    const register unsigned short int CWG3IP = 2;
    sbit  CWG3IP_bit at IPR9.B2;
    const register unsigned short int CLC3IP = 3;
    sbit  CLC3IP_bit at IPR9.B3;

sfr unsigned short volatile IPR10            absolute 0x398A;
    const register unsigned short int CCP4IP = 0;
    sbit  CCP4IP_bit at IPR10.B0;
    const register unsigned short int CLC4IP = 1;
    sbit  CLC4IP_bit at IPR10.B1;

sfr unsigned short volatile PIE0             absolute 0x3990;
    const register unsigned short int SWIE = 0;
    sbit  SWIE_bit at PIE0.B0;
    const register unsigned short int HLVDIE = 1;
    sbit  HLVDIE_bit at PIE0.B1;
    const register unsigned short int OSFIE = 2;
    sbit  OSFIE_bit at PIE0.B2;
    const register unsigned short int CSWIE = 3;
    sbit  CSWIE_bit at PIE0.B3;
    const register unsigned short int NVMIE = 4;
    sbit  NVMIE_bit at PIE0.B4;
    const register unsigned short int SCANIE = 5;
    sbit  SCANIE_bit at PIE0.B5;
    const register unsigned short int CRCIE = 6;
    sbit  CRCIE_bit at PIE0.B6;
    const register unsigned short int IOCIE = 7;
    sbit  IOCIE_bit at PIE0.B7;

sfr unsigned short volatile PIE1             absolute 0x3991;
    const register unsigned short int INT0IE = 0;
    sbit  INT0IE_bit at PIE1.B0;
    const register unsigned short int ZCDIE = 1;
    sbit  ZCDIE_bit at PIE1.B1;
    const register unsigned short int ADIE = 2;
    sbit  ADIE_bit at PIE1.B2;
    const register unsigned short int ADTIE = 3;
    sbit  ADTIE_bit at PIE1.B3;
    const register unsigned short int C1IE = 4;
    sbit  C1IE_bit at PIE1.B4;
    const register unsigned short int RC1IE = 5;
    sbit  RC1IE_bit at PIE1.B5;
    const register unsigned short int SMT1PRAIE = 6;
    sbit  SMT1PRAIE_bit at PIE1.B6;
    const register unsigned short int PSPIE = 7;
    sbit  PSPIE_bit at PIE1.B7;
    const register unsigned short int SMT1IE = 5;
    sbit  SMT1IE_bit at PIE1.B5;
    const register unsigned short int SMT1PWAIE = 7;
    sbit  SMT1PWAIE_bit at PIE1.B7;
    const register unsigned short int TX1IE = 4;
    sbit  TX1IE_bit at PIE1.B4;
    const register unsigned short int TXIE = 4;
    sbit  TXIE_bit at PIE1.B4;

sfr unsigned short volatile PIE2             absolute 0x3992;
    const register unsigned short int DMA1SCNTIE = 0;
    sbit  DMA1SCNTIE_bit at PIE2.B0;
    const register unsigned short int DMA1DCNTIE = 1;
    sbit  DMA1DCNTIE_bit at PIE2.B1;
    const register unsigned short int DMA1ORIE = 2;
    sbit  DMA1ORIE_bit at PIE2.B2;
    const register unsigned short int DMA1AIE = 3;
    sbit  DMA1AIE_bit at PIE2.B3;
    const register unsigned short int SPI1RXIE = 4;
    sbit  SPI1RXIE_bit at PIE2.B4;
    const register unsigned short int SPI1TXIE = 5;
    sbit  SPI1TXIE_bit at PIE2.B5;
    const register unsigned short int CMIE = 6;
    sbit  CMIE_bit at PIE2.B6;
    const register unsigned short int I2C1RXIE = 7;
    sbit  I2C1RXIE_bit at PIE2.B7;
    const register unsigned short int SPI1IE = 6;
    sbit  SPI1IE_bit at PIE2.B6;

sfr unsigned short volatile PIE3             absolute 0x3993;
    const register unsigned short int I2C1TXIE = 0;
    sbit  I2C1TXIE_bit at PIE3.B0;
    const register unsigned short int I2C1IE = 1;
    sbit  I2C1IE_bit at PIE3.B1;
    const register unsigned short int I2C1EIE = 2;
    sbit  I2C1EIE_bit at PIE3.B2;
    const register unsigned short int TXB1IE = 3;
    sbit  TXB1IE_bit at PIE3.B3;
    const register unsigned short int TXB2IE = 4;
    sbit  TXB2IE_bit at PIE3.B4;
    const register unsigned short int U1EIE = 5;
    sbit  U1EIE_bit at PIE3.B5;
    const register unsigned short int U1IE = 6;
    sbit  U1IE_bit at PIE3.B6;
    const register unsigned short int TMR0IE = 7;
    sbit  TMR0IE_bit at PIE3.B7;
    const register unsigned short int RXB0IE = 0;
    sbit  RXB0IE_bit at PIE3.B0;
    const register unsigned short int RXB1IE = 1;
    sbit  RXB1IE_bit at PIE3.B1;
    const register unsigned short int RXBNIE = 1;
    sbit  RXBNIE_bit at PIE3.B1;
    const register unsigned short int TXB0IE = 2;
    sbit  TXB0IE_bit at PIE3.B2;
    const register unsigned short int TXBNIE = 4;
    sbit  TXBNIE_bit at PIE3.B4;
    const register unsigned short int U1RXIE = 3;
    sbit  U1RXIE_bit at PIE3.B3;
    const register unsigned short int U1TXIE = 4;
    sbit  U1TXIE_bit at PIE3.B4;

sfr unsigned short volatile PIE4             absolute 0x3994;
    const register unsigned short int TMR1IE = 0;
    sbit  TMR1IE_bit at PIE4.B0;
    const register unsigned short int TMR1GIE = 1;
    sbit  TMR1GIE_bit at PIE4.B1;
    const register unsigned short int TMR2IE = 2;
    sbit  TMR2IE_bit at PIE4.B2;
    const register unsigned short int CCP1IE = 3;
    sbit  CCP1IE_bit at PIE4.B3;
    const register unsigned short int NCO1IE = 5;
    sbit  NCO1IE_bit at PIE4.B5;
    const register unsigned short int CWG1IE = 6;
    sbit  CWG1IE_bit at PIE4.B6;
    const register unsigned short int CLC1IE = 7;
    sbit  CLC1IE_bit at PIE4.B7;

sfr unsigned short volatile PIE5             absolute 0x3995;
    const register unsigned short int INT1IE = 0;
    sbit  INT1IE_bit at PIE5.B0;
    const register unsigned short int C2IE = 1;
    sbit  C2IE_bit at PIE5.B1;
    const register unsigned short int DMA2SCNTIE = 2;
    sbit  DMA2SCNTIE_bit at PIE5.B2;
    const register unsigned short int DMA2DCNTIE = 3;
    sbit  DMA2DCNTIE_bit at PIE5.B3;
    const register unsigned short int DMA2ORIE = 4;
    sbit  DMA2ORIE_bit at PIE5.B4;
    const register unsigned short int DMA2AIE = 5;
    sbit  DMA2AIE_bit at PIE5.B5;
    const register unsigned short int I2C2RXIE = 6;
    sbit  I2C2RXIE_bit at PIE5.B6;
    const register unsigned short int I2C2TXIE = 7;
    sbit  I2C2TXIE_bit at PIE5.B7;

sfr unsigned short volatile PIE6             absolute 0x3996;
    const register unsigned short int I2C2IE = 0;
    sbit  I2C2IE_bit at PIE6.B0;
    const register unsigned short int I2C2EIE = 1;
    sbit  I2C2EIE_bit at PIE6.B1;
    const register unsigned short int U2RXIE = 2;
    sbit  U2RXIE_bit at PIE6.B2;
    const register unsigned short int U2TXIE = 3;
    sbit  U2TXIE_bit at PIE6.B3;
    const register unsigned short int U2EIE = 4;
    sbit  U2EIE_bit at PIE6.B4;
    const register unsigned short int U2IE = 5;
    sbit  U2IE_bit at PIE6.B5;
    const register unsigned short int TMR3IE = 6;
    sbit  TMR3IE_bit at PIE6.B6;
    const register unsigned short int TMR3GIE = 7;
    sbit  TMR3GIE_bit at PIE6.B7;

sfr unsigned short volatile PIE7             absolute 0x3997;
    const register unsigned short int TMR4IE = 0;
    sbit  TMR4IE_bit at PIE7.B0;
    const register unsigned short int CCP2IE = 1;
    sbit  CCP2IE_bit at PIE7.B1;
    const register unsigned short int CWG2IE = 3;
    sbit  CWG2IE_bit at PIE7.B3;
    const register unsigned short int CLC2IE = 4;
    sbit  CLC2IE_bit at PIE7.B4;
    const register unsigned short int INT2IE = 5;
    sbit  INT2IE_bit at PIE7.B5;

sfr unsigned short volatile PIE8             absolute 0x3998;
    const register unsigned short int TMR5IE = 6;
    sbit  TMR5IE_bit at PIE8.B6;
    const register unsigned short int TMR5GIE = 7;
    sbit  TMR5GIE_bit at PIE8.B7;

sfr unsigned short volatile PIE9             absolute 0x3999;
    const register unsigned short int TMR6IE = 0;
    sbit  TMR6IE_bit at PIE9.B0;
    const register unsigned short int CCP3IE = 1;
    sbit  CCP3IE_bit at PIE9.B1;
    const register unsigned short int CWG3IE = 2;
    sbit  CWG3IE_bit at PIE9.B2;
    const register unsigned short int CLC3IE = 3;
    sbit  CLC3IE_bit at PIE9.B3;

sfr unsigned short volatile PIE10            absolute 0x399A;
    const register unsigned short int CCP4IE = 0;
    sbit  CCP4IE_bit at PIE10.B0;
    const register unsigned short int CLC4IE = 1;
    sbit  CLC4IE_bit at PIE10.B1;

sfr unsigned short volatile PIR0             absolute 0x39A0;
    const register unsigned short int SWIF = 0;
    sbit  SWIF_bit at PIR0.B0;
    const register unsigned short int HLVDIF = 1;
    sbit  HLVDIF_bit at PIR0.B1;
    const register unsigned short int OSFIF = 2;
    sbit  OSFIF_bit at PIR0.B2;
    const register unsigned short int CSWIF = 3;
    sbit  CSWIF_bit at PIR0.B3;
    const register unsigned short int NVMIF = 4;
    sbit  NVMIF_bit at PIR0.B4;
    const register unsigned short int SCANIF = 5;
    sbit  SCANIF_bit at PIR0.B5;
    const register unsigned short int CRCIF = 6;
    sbit  CRCIF_bit at PIR0.B6;
    const register unsigned short int IOCIF = 7;
    sbit  IOCIF_bit at PIR0.B7;

sfr unsigned short volatile PIR1             absolute 0x39A1;
    const register unsigned short int INT0IF = 0;
    sbit  INT0IF_bit at PIR1.B0;
    const register unsigned short int ZCDIF = 1;
    sbit  ZCDIF_bit at PIR1.B1;
    const register unsigned short int ADIF = 2;
    sbit  ADIF_bit at PIR1.B2;
    const register unsigned short int ADTIF = 3;
    sbit  ADTIF_bit at PIR1.B3;
    const register unsigned short int C1IF = 4;
    sbit  C1IF_bit at PIR1.B4;
    const register unsigned short int RC1IF = 5;
    sbit  RC1IF_bit at PIR1.B5;
    const register unsigned short int SMT1PRAIF = 6;
    sbit  SMT1PRAIF_bit at PIR1.B6;
    const register unsigned short int PSPIF = 7;
    sbit  PSPIF_bit at PIR1.B7;
    const register unsigned short int SMT1IF = 5;
    sbit  SMT1IF_bit at PIR1.B5;
    const register unsigned short int SMT1PWAIF = 7;
    sbit  SMT1PWAIF_bit at PIR1.B7;
    const register unsigned short int TX1IF = 4;
    sbit  TX1IF_bit at PIR1.B4;
    const register unsigned short int TXIF = 4;
    sbit  TXIF_bit at PIR1.B4;

sfr unsigned short volatile PIR2             absolute 0x39A2;
    const register unsigned short int DMA1SCNTIF = 0;
    sbit  DMA1SCNTIF_bit at PIR2.B0;
    const register unsigned short int DMA1DCNTIF = 1;
    sbit  DMA1DCNTIF_bit at PIR2.B1;
    const register unsigned short int DMA1ORIF = 2;
    sbit  DMA1ORIF_bit at PIR2.B2;
    const register unsigned short int DMA1AIF = 3;
    sbit  DMA1AIF_bit at PIR2.B3;
    const register unsigned short int SPI1RXIF = 4;
    sbit  SPI1RXIF_bit at PIR2.B4;
    const register unsigned short int SPI1TXIF = 5;
    sbit  SPI1TXIF_bit at PIR2.B5;
    const register unsigned short int CMIF = 6;
    sbit  CMIF_bit at PIR2.B6;
    const register unsigned short int I2C1RXIF = 7;
    sbit  I2C1RXIF_bit at PIR2.B7;
    const register unsigned short int SPI1IF = 6;
    sbit  SPI1IF_bit at PIR2.B6;

sfr unsigned short volatile PIR3             absolute 0x39A3;
    const register unsigned short int I2C1TXIF = 0;
    sbit  I2C1TXIF_bit at PIR3.B0;
    const register unsigned short int I2C1IF = 1;
    sbit  I2C1IF_bit at PIR3.B1;
    const register unsigned short int I2C1EIF = 2;
    sbit  I2C1EIF_bit at PIR3.B2;
    const register unsigned short int U1RXIF = 3;
    sbit  U1RXIF_bit at PIR3.B3;
    const register unsigned short int TXBNIF = 4;
    sbit  TXBNIF_bit at PIR3.B4;
    const register unsigned short int U1EIF = 5;
    sbit  U1EIF_bit at PIR3.B5;
    const register unsigned short int U1IF = 6;
    sbit  U1IF_bit at PIR3.B6;
    const register unsigned short int TMR0IF = 7;
    sbit  TMR0IF_bit at PIR3.B7;
    const register unsigned short int RXBNIF = 1;
    sbit  RXBNIF_bit at PIR3.B1;
    const register unsigned short int U1TXIF = 4;
    sbit  U1TXIF_bit at PIR3.B4;

sfr unsigned short volatile PIR4             absolute 0x39A4;
    const register unsigned short int TMR1IF = 0;
    sbit  TMR1IF_bit at PIR4.B0;
    const register unsigned short int TMR1GIF = 1;
    sbit  TMR1GIF_bit at PIR4.B1;
    const register unsigned short int TMR2IF = 2;
    sbit  TMR2IF_bit at PIR4.B2;
    const register unsigned short int CCP1IF = 3;
    sbit  CCP1IF_bit at PIR4.B3;
    const register unsigned short int NCO1IF = 5;
    sbit  NCO1IF_bit at PIR4.B5;
    const register unsigned short int CWG1IF = 6;
    sbit  CWG1IF_bit at PIR4.B6;
    const register unsigned short int CLC1IF = 7;
    sbit  CLC1IF_bit at PIR4.B7;

sfr unsigned short volatile PIR5             absolute 0x39A5;
    const register unsigned short int INT1IF = 0;
    sbit  INT1IF_bit at PIR5.B0;
    const register unsigned short int C2IF = 1;
    sbit  C2IF_bit at PIR5.B1;
    const register unsigned short int DMA2SCNTIF = 2;
    sbit  DMA2SCNTIF_bit at PIR5.B2;
    const register unsigned short int DMA2DCNTIF = 3;
    sbit  DMA2DCNTIF_bit at PIR5.B3;
    const register unsigned short int DMA2ORIF = 4;
    sbit  DMA2ORIF_bit at PIR5.B4;
    const register unsigned short int DMA2AIF = 5;
    sbit  DMA2AIF_bit at PIR5.B5;
    const register unsigned short int I2C2RXIF = 6;
    sbit  I2C2RXIF_bit at PIR5.B6;
    const register unsigned short int I2C2TXIF = 7;
    sbit  I2C2TXIF_bit at PIR5.B7;

sfr unsigned short volatile PIR6             absolute 0x39A6;
    const register unsigned short int I2C2IF = 0;
    sbit  I2C2IF_bit at PIR6.B0;
    const register unsigned short int I2C2EIF = 1;
    sbit  I2C2EIF_bit at PIR6.B1;
    const register unsigned short int U2RXIF = 2;
    sbit  U2RXIF_bit at PIR6.B2;
    const register unsigned short int U2TXIF = 3;
    sbit  U2TXIF_bit at PIR6.B3;
    const register unsigned short int U2EIF = 4;
    sbit  U2EIF_bit at PIR6.B4;
    const register unsigned short int U2IF = 5;
    sbit  U2IF_bit at PIR6.B5;
    const register unsigned short int TMR3IF = 6;
    sbit  TMR3IF_bit at PIR6.B6;
    const register unsigned short int TMR3GIF = 7;
    sbit  TMR3GIF_bit at PIR6.B7;

sfr unsigned short volatile PIR7             absolute 0x39A7;
    const register unsigned short int TMR4IF = 0;
    sbit  TMR4IF_bit at PIR7.B0;
    const register unsigned short int CCP2IF = 1;
    sbit  CCP2IF_bit at PIR7.B1;
    const register unsigned short int CWG2IF = 3;
    sbit  CWG2IF_bit at PIR7.B3;
    const register unsigned short int CLC2IF = 4;
    sbit  CLC2IF_bit at PIR7.B4;
    const register unsigned short int INT2IF = 5;
    sbit  INT2IF_bit at PIR7.B5;

sfr unsigned short volatile PIR8             absolute 0x39A8;
    const register unsigned short int TMR5IF = 6;
    sbit  TMR5IF_bit at PIR8.B6;
    const register unsigned short int TMR5GIF = 7;
    sbit  TMR5GIF_bit at PIR8.B7;

sfr unsigned short volatile PIR9             absolute 0x39A9;
    const register unsigned short int TMR6IF = 0;
    sbit  TMR6IF_bit at PIR9.B0;
    const register unsigned short int CCP3IF = 1;
    sbit  CCP3IF_bit at PIR9.B1;
    const register unsigned short int CWG3IF = 2;
    sbit  CWG3IF_bit at PIR9.B2;
    const register unsigned short int CLC3IF = 3;
    sbit  CLC3IF_bit at PIR9.B3;

sfr unsigned short volatile PIR10            absolute 0x39AA;
    const register unsigned short int CCP4IF = 0;
    sbit  CCP4IF_bit at PIR10.B0;
    const register unsigned short int CLC4IF = 1;
    sbit  CLC4IF_bit at PIR10.B1;

sfr unsigned short volatile PMD0             absolute 0x39C0;
    const register unsigned short int IOCMD = 0;
    sbit  IOCMD_bit at PMD0.B0;
    const register unsigned short int CLKRMD = 1;
    sbit  CLKRMD_bit at PMD0.B1;
    const register unsigned short int NVMMD = 2;
    sbit  NVMMD_bit at PMD0.B2;
    const register unsigned short int SCANMD = 3;
    sbit  SCANMD_bit at PMD0.B3;
    const register unsigned short int CRCMD = 4;
    sbit  CRCMD_bit at PMD0.B4;
    const register unsigned short int HLVDMD = 5;
    sbit  HLVDMD_bit at PMD0.B5;
    const register unsigned short int FVRMD = 6;
    sbit  FVRMD_bit at PMD0.B6;
    const register unsigned short int SYSCMD = 7;
    sbit  SYSCMD_bit at PMD0.B7;
    const register unsigned short int SPI2MD = 2;
    sbit  SPI2MD_bit at PMD0.B2;

sfr unsigned short volatile PMD1             absolute 0x39C1;
    const register unsigned short int EMBMD = 0;
    sbit  EMBMD_bit at PMD1.B0;
    const register unsigned short int TMR1MD = 1;
    sbit  TMR1MD_bit at PMD1.B1;
    const register unsigned short int TMR2MD = 2;
    sbit  TMR2MD_bit at PMD1.B2;
    const register unsigned short int TMR3MD = 3;
    sbit  TMR3MD_bit at PMD1.B3;
    const register unsigned short int TMR4MD = 4;
    sbit  TMR4MD_bit at PMD1.B4;
    const register unsigned short int TMR5MD = 5;
    sbit  TMR5MD_bit at PMD1.B5;
    const register unsigned short int TMR6MD = 6;
    sbit  TMR6MD_bit at PMD1.B6;
    const register unsigned short int NCO1MD = 7;
    sbit  NCO1MD_bit at PMD1.B7;
    const register unsigned short int TMR0MD = 0;
    sbit  TMR0MD_bit at PMD1.B0;

sfr unsigned short volatile PMD2             absolute 0x39C2;
    const register unsigned short int ZCDMD = 0;
    sbit  ZCDMD_bit at PMD2.B0;
    const register unsigned short int CMP1MD = 1;
    sbit  CMP1MD_bit at PMD2.B1;
    const register unsigned short int CMP2MD = 2;
    sbit  CMP2MD_bit at PMD2.B2;
    const register unsigned short int ADCMD = 5;
    sbit  ADCMD_bit at PMD2.B5;
    const register unsigned short int DACMD = 6;
    sbit  DACMD_bit at PMD2.B6;

sfr unsigned short volatile PMD3             absolute 0x39C3;
    const register unsigned short int CCP1MD = 0;
    sbit  CCP1MD_bit at PMD3.B0;
    const register unsigned short int CCP2MD = 1;
    sbit  CCP2MD_bit at PMD3.B1;
    const register unsigned short int CCP3MD = 2;
    sbit  CCP3MD_bit at PMD3.B2;
    const register unsigned short int CCP4MD = 3;
    sbit  CCP4MD_bit at PMD3.B3;
    const register unsigned short int PWM5MD = 4;
    sbit  PWM5MD_bit at PMD3.B4;
    const register unsigned short int PWM6MD = 5;
    sbit  PWM6MD_bit at PMD3.B5;
    const register unsigned short int PWM7MD = 6;
    sbit  PWM7MD_bit at PMD3.B6;
    const register unsigned short int PWM8MD = 7;
    sbit  PWM8MD_bit at PMD3.B7;

sfr unsigned short volatile PMD4             absolute 0x39C4;
    const register unsigned short int CWG1MD = 5;
    sbit  CWG1MD_bit at PMD4.B5;
    const register unsigned short int CWG2MD = 6;
    sbit  CWG2MD_bit at PMD4.B6;
    const register unsigned short int CWG3MD = 7;
    sbit  CWG3MD_bit at PMD4.B7;

sfr unsigned short volatile PMD5             absolute 0x39C5;
    const register unsigned short int I2C1MD = 0;
    sbit  I2C1MD_bit at PMD5.B0;
    const register unsigned short int I2C2MD = 1;
    sbit  I2C2MD_bit at PMD5.B1;
    const register unsigned short int U1MD = 4;
    sbit  U1MD_bit at PMD5.B4;
    const register unsigned short int U2MD = 5;
    sbit  U2MD_bit at PMD5.B5;

sfr unsigned short volatile PMD6             absolute 0x39C6;
    const register unsigned short int DSMMD = 0;
    sbit  DSMMD_bit at PMD6.B0;
    const register unsigned short int CLC1MD = 1;
    sbit  CLC1MD_bit at PMD6.B1;
    const register unsigned short int CLC2MD = 2;
    sbit  CLC2MD_bit at PMD6.B2;
    const register unsigned short int CLC3MD = 3;
    sbit  CLC3MD_bit at PMD6.B3;
    const register unsigned short int CLC4MD = 4;
    sbit  CLC4MD_bit at PMD6.B4;
    const register unsigned short int SMT1MD = 5;
    sbit  SMT1MD_bit at PMD6.B5;

sfr unsigned short volatile PMD7             absolute 0x39C7;
    const register unsigned short int DMA1MD = 0;
    sbit  DMA1MD_bit at PMD7.B0;
    const register unsigned short int DMA2MD = 1;
    sbit  DMA2MD_bit at PMD7.B1;

sfr unsigned short volatile BORCON           absolute 0x39D0;
    const register unsigned short int BORRDY = 0;
    sbit  BORRDY_bit at BORCON.B0;
    const register unsigned short int SBOREN = 7;
    sbit  SBOREN_bit at BORCON.B7;

sfr unsigned short volatile VREGCON          absolute 0x39D1;
    const register unsigned short int VREGPM = 1;
    sbit  VREGPM_bit at VREGCON.B1;

sfr unsigned short volatile CPUDOZE          absolute 0x39D8;
    const register unsigned short int DOZE0 = 0;
    sbit  DOZE0_bit at CPUDOZE.B0;
    const register unsigned short int DOZE1 = 1;
    sbit  DOZE1_bit at CPUDOZE.B1;
    const register unsigned short int DOZE2 = 2;
    sbit  DOZE2_bit at CPUDOZE.B2;
    const register unsigned short int DOE = 4;
    sbit  DOE_bit at CPUDOZE.B4;
    const register unsigned short int ROI = 5;
    sbit  ROI_bit at CPUDOZE.B5;
    const register unsigned short int DOZEN = 6;
    sbit  DOZEN_bit at CPUDOZE.B6;
    const register unsigned short int IDLEN = 7;
    sbit  IDLEN_bit at CPUDOZE.B7;

sfr unsigned short volatile OSCCON1          absolute 0x39D9;
    const register unsigned short int NDIV0 = 0;
    sbit  NDIV0_bit at OSCCON1.B0;
    const register unsigned short int NDIV1 = 1;
    sbit  NDIV1_bit at OSCCON1.B1;
    const register unsigned short int NDIV2 = 2;
    sbit  NDIV2_bit at OSCCON1.B2;
    const register unsigned short int NDIV3 = 3;
    sbit  NDIV3_bit at OSCCON1.B3;
    const register unsigned short int NOSC0 = 4;
    sbit  NOSC0_bit at OSCCON1.B4;
    const register unsigned short int NOSC1 = 5;
    sbit  NOSC1_bit at OSCCON1.B5;
    const register unsigned short int NOSC2 = 6;
    sbit  NOSC2_bit at OSCCON1.B6;

sfr unsigned short volatile OSCCON2          absolute 0x39DA;
    const register unsigned short int CDIV0 = 0;
    sbit  CDIV0_bit at OSCCON2.B0;
    const register unsigned short int CDIV1 = 1;
    sbit  CDIV1_bit at OSCCON2.B1;
    const register unsigned short int CDIV2 = 2;
    sbit  CDIV2_bit at OSCCON2.B2;
    const register unsigned short int CDIV3 = 3;
    sbit  CDIV3_bit at OSCCON2.B3;
    const register unsigned short int COSC0 = 4;
    sbit  COSC0_bit at OSCCON2.B4;
    const register unsigned short int COSC1 = 5;
    sbit  COSC1_bit at OSCCON2.B5;
    const register unsigned short int COSC2 = 6;
    sbit  COSC2_bit at OSCCON2.B6;

sfr unsigned short volatile OSCCON3          absolute 0x39DB;
    const register unsigned short int NOSCR = 3;
    sbit  NOSCR_bit at OSCCON3.B3;
    const register unsigned short int ORDY = 4;
    sbit  ORDY_bit at OSCCON3.B4;
    const register unsigned short int SOSCPWR = 6;
    sbit  SOSCPWR_bit at OSCCON3.B6;
    const register unsigned short int CSWHOLD = 7;
    sbit  CSWHOLD_bit at OSCCON3.B7;

sfr unsigned short volatile OSCSTAT          absolute 0x39DC;
    const register unsigned short int PLLR = 0;
    sbit  PLLR_bit at OSCSTAT.B0;
    const register unsigned short int ADOR = 2;
    sbit  ADOR_bit at OSCSTAT.B2;
    const register unsigned short int SOR = 3;
    sbit  SOR_bit at OSCSTAT.B3;
    const register unsigned short int LFOR = 4;
    sbit  LFOR_bit at OSCSTAT.B4;
    const register unsigned short int MFOR = 5;
    sbit  MFOR_bit at OSCSTAT.B5;
    const register unsigned short int HFOR = 6;
    sbit  HFOR_bit at OSCSTAT.B6;
    const register unsigned short int EXTOR = 7;
    sbit  EXTOR_bit at OSCSTAT.B7;

sfr unsigned short volatile OSCSTAT1         absolute 0x39DC;
sfr unsigned short volatile OSCEN            absolute 0x39DD;
    const register unsigned short int ADOEN = 2;
    sbit  ADOEN_bit at OSCEN.B2;
    const register unsigned short int SOSCEN = 3;
    sbit  SOSCEN_bit at OSCEN.B3;
    const register unsigned short int LFOEN = 4;
    sbit  LFOEN_bit at OSCEN.B4;
    const register unsigned short int MFOEN = 5;
    sbit  MFOEN_bit at OSCEN.B5;
    const register unsigned short int HFOEN = 6;
    sbit  HFOEN_bit at OSCEN.B6;
    const register unsigned short int EXTOEN = 7;
    sbit  EXTOEN_bit at OSCEN.B7;

sfr unsigned short volatile OSCTUNE          absolute 0x39DE;
    const register unsigned short int HFTUN0 = 0;
    sbit  HFTUN0_bit at OSCTUNE.B0;
    const register unsigned short int HFTUN1 = 1;
    sbit  HFTUN1_bit at OSCTUNE.B1;
    const register unsigned short int HFTUN2 = 2;
    sbit  HFTUN2_bit at OSCTUNE.B2;
    const register unsigned short int HFTUN3 = 3;
    sbit  HFTUN3_bit at OSCTUNE.B3;
    const register unsigned short int HFTUN4 = 4;
    sbit  HFTUN4_bit at OSCTUNE.B4;
    const register unsigned short int HFTUN5 = 5;
    sbit  HFTUN5_bit at OSCTUNE.B5;
    const register unsigned short int TUN0 = 0;
    sbit  TUN0_bit at OSCTUNE.B0;
    const register unsigned short int TUN1 = 1;
    sbit  TUN1_bit at OSCTUNE.B1;
    const register unsigned short int TUN2 = 2;
    sbit  TUN2_bit at OSCTUNE.B2;
    const register unsigned short int TUN3 = 3;
    sbit  TUN3_bit at OSCTUNE.B3;
    const register unsigned short int TUN4 = 4;
    sbit  TUN4_bit at OSCTUNE.B4;
    const register unsigned short int TUN5 = 5;
    sbit  TUN5_bit at OSCTUNE.B5;

sfr unsigned short volatile OSCFRQ           absolute 0x39DF;
    const register unsigned short int FRQ0 = 0;
    sbit  FRQ0_bit at OSCFRQ.B0;
    const register unsigned short int FRQ1 = 1;
    sbit  FRQ1_bit at OSCFRQ.B1;
    const register unsigned short int FRQ2 = 2;
    sbit  FRQ2_bit at OSCFRQ.B2;
    const register unsigned short int FRQ3 = 3;
    sbit  FRQ3_bit at OSCFRQ.B3;
    const register unsigned short int HFFRQ0 = 0;
    sbit  HFFRQ0_bit at OSCFRQ.B0;
    const register unsigned short int HFFRQ1 = 1;
    sbit  HFFRQ1_bit at OSCFRQ.B1;
    const register unsigned short int HFFRQ2 = 2;
    sbit  HFFRQ2_bit at OSCFRQ.B2;
    const register unsigned short int HFFRQ3 = 3;
    sbit  HFFRQ3_bit at OSCFRQ.B3;

sfr unsigned short volatile NVMADRL          absolute 0x39E0;
    const register unsigned short int ADR0 = 0;
    sbit  ADR0_bit at NVMADRL.B0;
    const register unsigned short int ADR1 = 1;
    sbit  ADR1_bit at NVMADRL.B1;
    const register unsigned short int ADR2 = 2;
    sbit  ADR2_bit at NVMADRL.B2;
    const register unsigned short int ADR3 = 3;
    sbit  ADR3_bit at NVMADRL.B3;
    const register unsigned short int ADR4 = 4;
    sbit  ADR4_bit at NVMADRL.B4;
    const register unsigned short int ADR5 = 5;
    sbit  ADR5_bit at NVMADRL.B5;
    const register unsigned short int ADR6 = 6;
    sbit  ADR6_bit at NVMADRL.B6;
    const register unsigned short int ADR7 = 7;
    sbit  ADR7_bit at NVMADRL.B7;
    const register unsigned short int NVMADR0 = 0;
    sbit  NVMADR0_bit at NVMADRL.B0;
    const register unsigned short int NVMADR1 = 1;
    sbit  NVMADR1_bit at NVMADRL.B1;
    const register unsigned short int NVMADR2 = 2;
    sbit  NVMADR2_bit at NVMADRL.B2;
    const register unsigned short int NVMADR3 = 3;
    sbit  NVMADR3_bit at NVMADRL.B3;
    const register unsigned short int NVMADR4 = 4;
    sbit  NVMADR4_bit at NVMADRL.B4;
    const register unsigned short int NVMADR5 = 5;
    sbit  NVMADR5_bit at NVMADRL.B5;
    const register unsigned short int NVMADR6 = 6;
    sbit  NVMADR6_bit at NVMADRL.B6;
    const register unsigned short int NVMADR7 = 7;
    sbit  NVMADR7_bit at NVMADRL.B7;

sfr unsigned short volatile NVMADRH          absolute 0x39E1;
    const register unsigned short int ADR8 = 0;
    sbit  ADR8_bit at NVMADRH.B0;
    const register unsigned short int ADR9 = 1;
    sbit  ADR9_bit at NVMADRH.B1;
    const register unsigned short int NVMADR8 = 0;
    sbit  NVMADR8_bit at NVMADRH.B0;
    const register unsigned short int NVMADR9 = 1;
    sbit  NVMADR9_bit at NVMADRH.B1;

sfr unsigned short volatile NVMDAT           absolute 0x39E3;
    const register unsigned short int DAT0 = 0;
    sbit  DAT0_bit at NVMDAT.B0;
    const register unsigned short int DAT1 = 1;
    sbit  DAT1_bit at NVMDAT.B1;
    const register unsigned short int DAT2 = 2;
    sbit  DAT2_bit at NVMDAT.B2;
    const register unsigned short int DAT3 = 3;
    sbit  DAT3_bit at NVMDAT.B3;
    const register unsigned short int DAT4 = 4;
    sbit  DAT4_bit at NVMDAT.B4;
    const register unsigned short int DAT5 = 5;
    sbit  DAT5_bit at NVMDAT.B5;
    const register unsigned short int DAT6 = 6;
    sbit  DAT6_bit at NVMDAT.B6;
    const register unsigned short int DAT7 = 7;
    sbit  DAT7_bit at NVMDAT.B7;
    const register unsigned short int NVMDAT0 = 0;
    sbit  NVMDAT0_bit at NVMDAT.B0;
    const register unsigned short int NVMDAT1 = 1;
    sbit  NVMDAT1_bit at NVMDAT.B1;
    const register unsigned short int NVMDAT2 = 2;
    sbit  NVMDAT2_bit at NVMDAT.B2;
    const register unsigned short int NVMDAT3 = 3;
    sbit  NVMDAT3_bit at NVMDAT.B3;
    const register unsigned short int NVMDAT4 = 4;
    sbit  NVMDAT4_bit at NVMDAT.B4;
    const register unsigned short int NVMDAT5 = 5;
    sbit  NVMDAT5_bit at NVMDAT.B5;
    const register unsigned short int NVMDAT6 = 6;
    sbit  NVMDAT6_bit at NVMDAT.B6;
    const register unsigned short int NVMDAT7 = 7;
    sbit  NVMDAT7_bit at NVMDAT.B7;

sfr unsigned short volatile NVMCON1          absolute 0x39E5;
    const register unsigned short int RD = 0;
    sbit  RD_bit at NVMCON1.B0;
    const register unsigned short int WR = 1;
    sbit  WR_bit at NVMCON1.B1;
    const register unsigned short int WREN = 2;
    sbit  WREN_bit at NVMCON1.B2;
    const register unsigned short int WRERR = 3;
    sbit  WRERR_bit at NVMCON1.B3;
    const register unsigned short int FREE = 4;
    sbit  FREE_bit at NVMCON1.B4;
    const register unsigned short int NVMREG0 = 6;
    sbit  NVMREG0_bit at NVMCON1.B6;
    const register unsigned short int NVMREG1 = 7;
    sbit  NVMREG1_bit at NVMCON1.B7;
    const register unsigned short int REG0 = 6;
    sbit  REG0_bit at NVMCON1.B6;
    const register unsigned short int REG1 = 7;
    sbit  REG1_bit at NVMCON1.B7;

sfr unsigned short volatile NVMCON2          absolute 0x39E6;
sfr unsigned short volatile PRLOCK           absolute 0x39EF;
    const register unsigned short int PRLOCKED = 0;
    sbit  PRLOCKED_bit at PRLOCK.B0;

sfr unsigned short volatile ISRPR            absolute 0x39F1;
    const register unsigned short int ISRPR0 = 0;
    sbit  ISRPR0_bit at ISRPR.B0;
    const register unsigned short int ISRPR1 = 1;
    sbit  ISRPR1_bit at ISRPR.B1;
    const register unsigned short int ISRPR2 = 2;
    sbit  ISRPR2_bit at ISRPR.B2;

sfr unsigned short volatile MAINPR           absolute 0x39F2;
    const register unsigned short int MAINPR0 = 0;
    sbit  MAINPR0_bit at MAINPR.B0;
    const register unsigned short int MAINPR1 = 1;
    sbit  MAINPR1_bit at MAINPR.B1;
    const register unsigned short int MAINPR2 = 2;
    sbit  MAINPR2_bit at MAINPR.B2;

sfr unsigned short volatile DMA1PR           absolute 0x39F3;
    const register unsigned short int DMA1PR0 = 0;
    sbit  DMA1PR0_bit at DMA1PR.B0;
    const register unsigned short int DMA1PR1 = 1;
    sbit  DMA1PR1_bit at DMA1PR.B1;
    const register unsigned short int DMA1PR2 = 2;
    sbit  DMA1PR2_bit at DMA1PR.B2;

sfr unsigned short volatile DMA2PR           absolute 0x39F4;
    const register unsigned short int DMA2PR0 = 0;
    sbit  DMA2PR0_bit at DMA2PR.B0;
    const register unsigned short int DMA2PR1 = 1;
    sbit  DMA2PR1_bit at DMA2PR.B1;
    const register unsigned short int DMA2PR2 = 2;
    sbit  DMA2PR2_bit at DMA2PR.B2;

sfr unsigned short volatile SCANPR           absolute 0x39F7;
    const register unsigned short int SCANPR0 = 0;
    sbit  SCANPR0_bit at SCANPR.B0;
    const register unsigned short int SCANPR1 = 1;
    sbit  SCANPR1_bit at SCANPR.B1;
    const register unsigned short int SCANPR2 = 2;
    sbit  SCANPR2_bit at SCANPR.B2;

sfr unsigned short volatile RA0PPS           absolute 0x3A00;
    const register unsigned short int RA0PPS0 = 0;
    sbit  RA0PPS0_bit at RA0PPS.B0;
    const register unsigned short int RA0PPS1 = 1;
    sbit  RA0PPS1_bit at RA0PPS.B1;
    const register unsigned short int RA0PPS2 = 2;
    sbit  RA0PPS2_bit at RA0PPS.B2;
    const register unsigned short int RA0PPS3 = 3;
    sbit  RA0PPS3_bit at RA0PPS.B3;
    const register unsigned short int RA0PPS4 = 4;
    sbit  RA0PPS4_bit at RA0PPS.B4;
    const register unsigned short int RA0PPS5 = 5;
    sbit  RA0PPS5_bit at RA0PPS.B5;

sfr unsigned short volatile RA1PPS           absolute 0x3A01;
    const register unsigned short int RA1PPS0 = 0;
    sbit  RA1PPS0_bit at RA1PPS.B0;
    const register unsigned short int RA1PPS1 = 1;
    sbit  RA1PPS1_bit at RA1PPS.B1;
    const register unsigned short int RA1PPS2 = 2;
    sbit  RA1PPS2_bit at RA1PPS.B2;
    const register unsigned short int RA1PPS3 = 3;
    sbit  RA1PPS3_bit at RA1PPS.B3;
    const register unsigned short int RA1PPS4 = 4;
    sbit  RA1PPS4_bit at RA1PPS.B4;
    const register unsigned short int RA1PPS5 = 5;
    sbit  RA1PPS5_bit at RA1PPS.B5;

sfr unsigned short volatile RA2PPS           absolute 0x3A02;
    const register unsigned short int RA2PPS0 = 0;
    sbit  RA2PPS0_bit at RA2PPS.B0;
    const register unsigned short int RA2PPS1 = 1;
    sbit  RA2PPS1_bit at RA2PPS.B1;
    const register unsigned short int RA2PPS2 = 2;
    sbit  RA2PPS2_bit at RA2PPS.B2;
    const register unsigned short int RA2PPS3 = 3;
    sbit  RA2PPS3_bit at RA2PPS.B3;
    const register unsigned short int RA2PPS4 = 4;
    sbit  RA2PPS4_bit at RA2PPS.B4;
    const register unsigned short int RA2PPS5 = 5;
    sbit  RA2PPS5_bit at RA2PPS.B5;

sfr unsigned short volatile RA3PPS           absolute 0x3A03;
    const register unsigned short int RA3PPS0 = 0;
    sbit  RA3PPS0_bit at RA3PPS.B0;
    const register unsigned short int RA3PPS1 = 1;
    sbit  RA3PPS1_bit at RA3PPS.B1;
    const register unsigned short int RA3PPS2 = 2;
    sbit  RA3PPS2_bit at RA3PPS.B2;
    const register unsigned short int RA3PPS3 = 3;
    sbit  RA3PPS3_bit at RA3PPS.B3;
    const register unsigned short int RA3PPS4 = 4;
    sbit  RA3PPS4_bit at RA3PPS.B4;
    const register unsigned short int RA3PPS5 = 5;
    sbit  RA3PPS5_bit at RA3PPS.B5;

sfr unsigned short volatile RA4PPS           absolute 0x3A04;
    const register unsigned short int RA4PPS0 = 0;
    sbit  RA4PPS0_bit at RA4PPS.B0;
    const register unsigned short int RA4PPS1 = 1;
    sbit  RA4PPS1_bit at RA4PPS.B1;
    const register unsigned short int RA4PPS2 = 2;
    sbit  RA4PPS2_bit at RA4PPS.B2;
    const register unsigned short int RA4PPS3 = 3;
    sbit  RA4PPS3_bit at RA4PPS.B3;
    const register unsigned short int RA4PPS4 = 4;
    sbit  RA4PPS4_bit at RA4PPS.B4;
    const register unsigned short int RA4PPS5 = 5;
    sbit  RA4PPS5_bit at RA4PPS.B5;

sfr unsigned short volatile RA5PPS           absolute 0x3A05;
    const register unsigned short int RA5PPS0 = 0;
    sbit  RA5PPS0_bit at RA5PPS.B0;
    const register unsigned short int RA5PPS1 = 1;
    sbit  RA5PPS1_bit at RA5PPS.B1;
    const register unsigned short int RA5PPS2 = 2;
    sbit  RA5PPS2_bit at RA5PPS.B2;
    const register unsigned short int RA5PPS3 = 3;
    sbit  RA5PPS3_bit at RA5PPS.B3;
    const register unsigned short int RA5PPS4 = 4;
    sbit  RA5PPS4_bit at RA5PPS.B4;
    const register unsigned short int RA5PPS5 = 5;
    sbit  RA5PPS5_bit at RA5PPS.B5;

sfr unsigned short volatile RA6PPS           absolute 0x3A06;
    const register unsigned short int RA6PPS0 = 0;
    sbit  RA6PPS0_bit at RA6PPS.B0;
    const register unsigned short int RA6PPS1 = 1;
    sbit  RA6PPS1_bit at RA6PPS.B1;
    const register unsigned short int RA6PPS2 = 2;
    sbit  RA6PPS2_bit at RA6PPS.B2;
    const register unsigned short int RA6PPS3 = 3;
    sbit  RA6PPS3_bit at RA6PPS.B3;
    const register unsigned short int RA6PPS4 = 4;
    sbit  RA6PPS4_bit at RA6PPS.B4;
    const register unsigned short int RA6PPS5 = 5;
    sbit  RA6PPS5_bit at RA6PPS.B5;

sfr unsigned short volatile RA7PPS           absolute 0x3A07;
    const register unsigned short int RA7PPS0 = 0;
    sbit  RA7PPS0_bit at RA7PPS.B0;
    const register unsigned short int RA7PPS1 = 1;
    sbit  RA7PPS1_bit at RA7PPS.B1;
    const register unsigned short int RA7PPS2 = 2;
    sbit  RA7PPS2_bit at RA7PPS.B2;
    const register unsigned short int RA7PPS3 = 3;
    sbit  RA7PPS3_bit at RA7PPS.B3;
    const register unsigned short int RA7PPS4 = 4;
    sbit  RA7PPS4_bit at RA7PPS.B4;
    const register unsigned short int RA7PPS5 = 5;
    sbit  RA7PPS5_bit at RA7PPS.B5;

sfr unsigned short volatile RB0PPS           absolute 0x3A08;
    const register unsigned short int RB0PPS0 = 0;
    sbit  RB0PPS0_bit at RB0PPS.B0;
    const register unsigned short int RB0PPS1 = 1;
    sbit  RB0PPS1_bit at RB0PPS.B1;
    const register unsigned short int RB0PPS2 = 2;
    sbit  RB0PPS2_bit at RB0PPS.B2;
    const register unsigned short int RB0PPS3 = 3;
    sbit  RB0PPS3_bit at RB0PPS.B3;
    const register unsigned short int RB0PPS4 = 4;
    sbit  RB0PPS4_bit at RB0PPS.B4;
    const register unsigned short int RB0PPS5 = 5;
    sbit  RB0PPS5_bit at RB0PPS.B5;

sfr unsigned short volatile RB1PPS           absolute 0x3A09;
    const register unsigned short int RB1PPS0 = 0;
    sbit  RB1PPS0_bit at RB1PPS.B0;
    const register unsigned short int RB1PPS1 = 1;
    sbit  RB1PPS1_bit at RB1PPS.B1;
    const register unsigned short int RB1PPS2 = 2;
    sbit  RB1PPS2_bit at RB1PPS.B2;
    const register unsigned short int RB1PPS3 = 3;
    sbit  RB1PPS3_bit at RB1PPS.B3;
    const register unsigned short int RB1PPS4 = 4;
    sbit  RB1PPS4_bit at RB1PPS.B4;
    const register unsigned short int RB1PPS5 = 5;
    sbit  RB1PPS5_bit at RB1PPS.B5;

sfr unsigned short volatile RB2PPS           absolute 0x3A0A;
    const register unsigned short int RB2PPS0 = 0;
    sbit  RB2PPS0_bit at RB2PPS.B0;
    const register unsigned short int RB2PPS1 = 1;
    sbit  RB2PPS1_bit at RB2PPS.B1;
    const register unsigned short int RB2PPS2 = 2;
    sbit  RB2PPS2_bit at RB2PPS.B2;
    const register unsigned short int RB2PPS3 = 3;
    sbit  RB2PPS3_bit at RB2PPS.B3;
    const register unsigned short int RB2PPS4 = 4;
    sbit  RB2PPS4_bit at RB2PPS.B4;
    const register unsigned short int RB2PPS5 = 5;
    sbit  RB2PPS5_bit at RB2PPS.B5;

sfr unsigned short volatile RB3PPS           absolute 0x3A0B;
    const register unsigned short int RB3PPS0 = 0;
    sbit  RB3PPS0_bit at RB3PPS.B0;
    const register unsigned short int RB3PPS1 = 1;
    sbit  RB3PPS1_bit at RB3PPS.B1;
    const register unsigned short int RB3PPS2 = 2;
    sbit  RB3PPS2_bit at RB3PPS.B2;
    const register unsigned short int RB3PPS3 = 3;
    sbit  RB3PPS3_bit at RB3PPS.B3;
    const register unsigned short int RB3PPS4 = 4;
    sbit  RB3PPS4_bit at RB3PPS.B4;
    const register unsigned short int RB3PPS5 = 5;
    sbit  RB3PPS5_bit at RB3PPS.B5;

sfr unsigned short volatile RB4PPS           absolute 0x3A0C;
    const register unsigned short int RB4PPS0 = 0;
    sbit  RB4PPS0_bit at RB4PPS.B0;
    const register unsigned short int RB4PPS1 = 1;
    sbit  RB4PPS1_bit at RB4PPS.B1;
    const register unsigned short int RB4PPS2 = 2;
    sbit  RB4PPS2_bit at RB4PPS.B2;
    const register unsigned short int RB4PPS3 = 3;
    sbit  RB4PPS3_bit at RB4PPS.B3;
    const register unsigned short int RB4PPS4 = 4;
    sbit  RB4PPS4_bit at RB4PPS.B4;
    const register unsigned short int RB4PPS5 = 5;
    sbit  RB4PPS5_bit at RB4PPS.B5;

sfr unsigned short volatile RB5PPS           absolute 0x3A0D;
    const register unsigned short int RB5PPS0 = 0;
    sbit  RB5PPS0_bit at RB5PPS.B0;
    const register unsigned short int RB5PPS1 = 1;
    sbit  RB5PPS1_bit at RB5PPS.B1;
    const register unsigned short int RB5PPS2 = 2;
    sbit  RB5PPS2_bit at RB5PPS.B2;
    const register unsigned short int RB5PPS3 = 3;
    sbit  RB5PPS3_bit at RB5PPS.B3;
    const register unsigned short int RB5PPS4 = 4;
    sbit  RB5PPS4_bit at RB5PPS.B4;
    const register unsigned short int RB5PPS5 = 5;
    sbit  RB5PPS5_bit at RB5PPS.B5;

sfr unsigned short volatile RB6PPS           absolute 0x3A0E;
    const register unsigned short int RB6PPS0 = 0;
    sbit  RB6PPS0_bit at RB6PPS.B0;
    const register unsigned short int RB6PPS1 = 1;
    sbit  RB6PPS1_bit at RB6PPS.B1;
    const register unsigned short int RB6PPS2 = 2;
    sbit  RB6PPS2_bit at RB6PPS.B2;
    const register unsigned short int RB6PPS3 = 3;
    sbit  RB6PPS3_bit at RB6PPS.B3;
    const register unsigned short int RB6PPS4 = 4;
    sbit  RB6PPS4_bit at RB6PPS.B4;
    const register unsigned short int RB6PPS5 = 5;
    sbit  RB6PPS5_bit at RB6PPS.B5;

sfr unsigned short volatile RB7PPS           absolute 0x3A0F;
    const register unsigned short int RB7PPS0 = 0;
    sbit  RB7PPS0_bit at RB7PPS.B0;
    const register unsigned short int RB7PPS1 = 1;
    sbit  RB7PPS1_bit at RB7PPS.B1;
    const register unsigned short int RB7PPS2 = 2;
    sbit  RB7PPS2_bit at RB7PPS.B2;
    const register unsigned short int RB7PPS3 = 3;
    sbit  RB7PPS3_bit at RB7PPS.B3;
    const register unsigned short int RB7PPS4 = 4;
    sbit  RB7PPS4_bit at RB7PPS.B4;
    const register unsigned short int RB7PPS5 = 5;
    sbit  RB7PPS5_bit at RB7PPS.B5;

sfr unsigned short volatile RC0PPS           absolute 0x3A10;
    const register unsigned short int RC0PPS0 = 0;
    sbit  RC0PPS0_bit at RC0PPS.B0;
    const register unsigned short int RC0PPS1 = 1;
    sbit  RC0PPS1_bit at RC0PPS.B1;
    const register unsigned short int RC0PPS2 = 2;
    sbit  RC0PPS2_bit at RC0PPS.B2;
    const register unsigned short int RC0PPS3 = 3;
    sbit  RC0PPS3_bit at RC0PPS.B3;
    const register unsigned short int RC0PPS4 = 4;
    sbit  RC0PPS4_bit at RC0PPS.B4;
    const register unsigned short int RC0PPS5 = 5;
    sbit  RC0PPS5_bit at RC0PPS.B5;

sfr unsigned short volatile RC1PPS           absolute 0x3A11;
    const register unsigned short int RC1PPS0 = 0;
    sbit  RC1PPS0_bit at RC1PPS.B0;
    const register unsigned short int RC1PPS1 = 1;
    sbit  RC1PPS1_bit at RC1PPS.B1;
    const register unsigned short int RC1PPS2 = 2;
    sbit  RC1PPS2_bit at RC1PPS.B2;
    const register unsigned short int RC1PPS3 = 3;
    sbit  RC1PPS3_bit at RC1PPS.B3;
    const register unsigned short int RC1PPS4 = 4;
    sbit  RC1PPS4_bit at RC1PPS.B4;
    const register unsigned short int RC1PPS5 = 5;
    sbit  RC1PPS5_bit at RC1PPS.B5;

sfr unsigned short volatile RC2PPS           absolute 0x3A12;
    const register unsigned short int RC2PPS0 = 0;
    sbit  RC2PPS0_bit at RC2PPS.B0;
    const register unsigned short int RC2PPS1 = 1;
    sbit  RC2PPS1_bit at RC2PPS.B1;
    const register unsigned short int RC2PPS2 = 2;
    sbit  RC2PPS2_bit at RC2PPS.B2;
    const register unsigned short int RC2PPS3 = 3;
    sbit  RC2PPS3_bit at RC2PPS.B3;
    const register unsigned short int RC2PPS4 = 4;
    sbit  RC2PPS4_bit at RC2PPS.B4;
    const register unsigned short int RC2PPS5 = 5;
    sbit  RC2PPS5_bit at RC2PPS.B5;

sfr unsigned short volatile RC3PPS           absolute 0x3A13;
    const register unsigned short int RC3PPS0 = 0;
    sbit  RC3PPS0_bit at RC3PPS.B0;
    const register unsigned short int RC3PPS1 = 1;
    sbit  RC3PPS1_bit at RC3PPS.B1;
    const register unsigned short int RC3PPS2 = 2;
    sbit  RC3PPS2_bit at RC3PPS.B2;
    const register unsigned short int RC3PPS3 = 3;
    sbit  RC3PPS3_bit at RC3PPS.B3;
    const register unsigned short int RC3PPS4 = 4;
    sbit  RC3PPS4_bit at RC3PPS.B4;
    const register unsigned short int RC3PPS5 = 5;
    sbit  RC3PPS5_bit at RC3PPS.B5;

sfr unsigned short volatile RC4PPS           absolute 0x3A14;
    const register unsigned short int RC4PPS0 = 0;
    sbit  RC4PPS0_bit at RC4PPS.B0;
    const register unsigned short int RC4PPS1 = 1;
    sbit  RC4PPS1_bit at RC4PPS.B1;
    const register unsigned short int RC4PPS2 = 2;
    sbit  RC4PPS2_bit at RC4PPS.B2;
    const register unsigned short int RC4PPS3 = 3;
    sbit  RC4PPS3_bit at RC4PPS.B3;
    const register unsigned short int RC4PPS4 = 4;
    sbit  RC4PPS4_bit at RC4PPS.B4;
    const register unsigned short int RC4PPS5 = 5;
    sbit  RC4PPS5_bit at RC4PPS.B5;

sfr unsigned short volatile RC5PPS           absolute 0x3A15;
    const register unsigned short int RC5PPS0 = 0;
    sbit  RC5PPS0_bit at RC5PPS.B0;
    const register unsigned short int RC5PPS1 = 1;
    sbit  RC5PPS1_bit at RC5PPS.B1;
    const register unsigned short int RC5PPS2 = 2;
    sbit  RC5PPS2_bit at RC5PPS.B2;
    const register unsigned short int RC5PPS3 = 3;
    sbit  RC5PPS3_bit at RC5PPS.B3;
    const register unsigned short int RC5PPS4 = 4;
    sbit  RC5PPS4_bit at RC5PPS.B4;
    const register unsigned short int RC5PPS5 = 5;
    sbit  RC5PPS5_bit at RC5PPS.B5;

sfr unsigned short volatile RC6PPS           absolute 0x3A16;
    const register unsigned short int RC6PPS0 = 0;
    sbit  RC6PPS0_bit at RC6PPS.B0;
    const register unsigned short int RC6PPS1 = 1;
    sbit  RC6PPS1_bit at RC6PPS.B1;
    const register unsigned short int RC6PPS2 = 2;
    sbit  RC6PPS2_bit at RC6PPS.B2;
    const register unsigned short int RC6PPS3 = 3;
    sbit  RC6PPS3_bit at RC6PPS.B3;
    const register unsigned short int RC6PPS4 = 4;
    sbit  RC6PPS4_bit at RC6PPS.B4;
    const register unsigned short int RC6PPS5 = 5;
    sbit  RC6PPS5_bit at RC6PPS.B5;

sfr unsigned short volatile RC7PPS           absolute 0x3A17;
    const register unsigned short int RC7PPS0 = 0;
    sbit  RC7PPS0_bit at RC7PPS.B0;
    const register unsigned short int RC7PPS1 = 1;
    sbit  RC7PPS1_bit at RC7PPS.B1;
    const register unsigned short int RC7PPS2 = 2;
    sbit  RC7PPS2_bit at RC7PPS.B2;
    const register unsigned short int RC7PPS3 = 3;
    sbit  RC7PPS3_bit at RC7PPS.B3;
    const register unsigned short int RC7PPS4 = 4;
    sbit  RC7PPS4_bit at RC7PPS.B4;
    const register unsigned short int RC7PPS5 = 5;
    sbit  RC7PPS5_bit at RC7PPS.B5;

sfr unsigned short volatile RD0PPS           absolute 0x3A18;
    const register unsigned short int RD0PPS0 = 0;
    sbit  RD0PPS0_bit at RD0PPS.B0;
    const register unsigned short int RD0PPS1 = 1;
    sbit  RD0PPS1_bit at RD0PPS.B1;
    const register unsigned short int RD0PPS2 = 2;
    sbit  RD0PPS2_bit at RD0PPS.B2;
    const register unsigned short int RD0PPS3 = 3;
    sbit  RD0PPS3_bit at RD0PPS.B3;
    const register unsigned short int RD0PPS4 = 4;
    sbit  RD0PPS4_bit at RD0PPS.B4;
    const register unsigned short int RD0PPS5 = 5;
    sbit  RD0PPS5_bit at RD0PPS.B5;

sfr unsigned short volatile RD1PPS           absolute 0x3A19;
    const register unsigned short int RD1PPS0 = 0;
    sbit  RD1PPS0_bit at RD1PPS.B0;
    const register unsigned short int RD1PPS1 = 1;
    sbit  RD1PPS1_bit at RD1PPS.B1;
    const register unsigned short int RD1PPS2 = 2;
    sbit  RD1PPS2_bit at RD1PPS.B2;
    const register unsigned short int RD1PPS3 = 3;
    sbit  RD1PPS3_bit at RD1PPS.B3;
    const register unsigned short int RD1PPS4 = 4;
    sbit  RD1PPS4_bit at RD1PPS.B4;
    const register unsigned short int RD1PPS5 = 5;
    sbit  RD1PPS5_bit at RD1PPS.B5;

sfr unsigned short volatile RD2PPS           absolute 0x3A1A;
    const register unsigned short int RD2PPS0 = 0;
    sbit  RD2PPS0_bit at RD2PPS.B0;
    const register unsigned short int RD2PPS1 = 1;
    sbit  RD2PPS1_bit at RD2PPS.B1;
    const register unsigned short int RD2PPS2 = 2;
    sbit  RD2PPS2_bit at RD2PPS.B2;
    const register unsigned short int RD2PPS3 = 3;
    sbit  RD2PPS3_bit at RD2PPS.B3;
    const register unsigned short int RD2PPS4 = 4;
    sbit  RD2PPS4_bit at RD2PPS.B4;
    const register unsigned short int RD2PPS5 = 5;
    sbit  RD2PPS5_bit at RD2PPS.B5;

sfr unsigned short volatile RD3PPS           absolute 0x3A1B;
    const register unsigned short int RD3PPS0 = 0;
    sbit  RD3PPS0_bit at RD3PPS.B0;
    const register unsigned short int RD3PPS1 = 1;
    sbit  RD3PPS1_bit at RD3PPS.B1;
    const register unsigned short int RD3PPS2 = 2;
    sbit  RD3PPS2_bit at RD3PPS.B2;
    const register unsigned short int RD3PPS3 = 3;
    sbit  RD3PPS3_bit at RD3PPS.B3;
    const register unsigned short int RD3PPS4 = 4;
    sbit  RD3PPS4_bit at RD3PPS.B4;
    const register unsigned short int RD3PPS5 = 5;
    sbit  RD3PPS5_bit at RD3PPS.B5;

sfr unsigned short volatile RD4PPS           absolute 0x3A1C;
    const register unsigned short int RD4PPS0 = 0;
    sbit  RD4PPS0_bit at RD4PPS.B0;
    const register unsigned short int RD4PPS1 = 1;
    sbit  RD4PPS1_bit at RD4PPS.B1;
    const register unsigned short int RD4PPS2 = 2;
    sbit  RD4PPS2_bit at RD4PPS.B2;
    const register unsigned short int RD4PPS3 = 3;
    sbit  RD4PPS3_bit at RD4PPS.B3;
    const register unsigned short int RD4PPS4 = 4;
    sbit  RD4PPS4_bit at RD4PPS.B4;
    const register unsigned short int RD4PPS5 = 5;
    sbit  RD4PPS5_bit at RD4PPS.B5;

sfr unsigned short volatile RD5PPS           absolute 0x3A1D;
    const register unsigned short int RD5PPS0 = 0;
    sbit  RD5PPS0_bit at RD5PPS.B0;
    const register unsigned short int RD5PPS1 = 1;
    sbit  RD5PPS1_bit at RD5PPS.B1;
    const register unsigned short int RD5PPS2 = 2;
    sbit  RD5PPS2_bit at RD5PPS.B2;
    const register unsigned short int RD5PPS3 = 3;
    sbit  RD5PPS3_bit at RD5PPS.B3;
    const register unsigned short int RD5PPS4 = 4;
    sbit  RD5PPS4_bit at RD5PPS.B4;
    const register unsigned short int RD5PPS5 = 5;
    sbit  RD5PPS5_bit at RD5PPS.B5;

sfr unsigned short volatile RD6PPS           absolute 0x3A1E;
    const register unsigned short int RD6PPS0 = 0;
    sbit  RD6PPS0_bit at RD6PPS.B0;
    const register unsigned short int RD6PPS1 = 1;
    sbit  RD6PPS1_bit at RD6PPS.B1;
    const register unsigned short int RD6PPS2 = 2;
    sbit  RD6PPS2_bit at RD6PPS.B2;
    const register unsigned short int RD6PPS3 = 3;
    sbit  RD6PPS3_bit at RD6PPS.B3;
    const register unsigned short int RD6PPS4 = 4;
    sbit  RD6PPS4_bit at RD6PPS.B4;
    const register unsigned short int RD6PPS5 = 5;
    sbit  RD6PPS5_bit at RD6PPS.B5;

sfr unsigned short volatile RD7PPS           absolute 0x3A1F;
    const register unsigned short int RD7PPS0 = 0;
    sbit  RD7PPS0_bit at RD7PPS.B0;
    const register unsigned short int RD7PPS1 = 1;
    sbit  RD7PPS1_bit at RD7PPS.B1;
    const register unsigned short int RD7PPS2 = 2;
    sbit  RD7PPS2_bit at RD7PPS.B2;
    const register unsigned short int RD7PPS3 = 3;
    sbit  RD7PPS3_bit at RD7PPS.B3;
    const register unsigned short int RD7PPS4 = 4;
    sbit  RD7PPS4_bit at RD7PPS.B4;
    const register unsigned short int RD7PPS5 = 5;
    sbit  RD7PPS5_bit at RD7PPS.B5;

sfr unsigned short volatile RE0PPS           absolute 0x3A20;
    const register unsigned short int RE0PPS0 = 0;
    sbit  RE0PPS0_bit at RE0PPS.B0;
    const register unsigned short int RE0PPS1 = 1;
    sbit  RE0PPS1_bit at RE0PPS.B1;
    const register unsigned short int RE0PPS2 = 2;
    sbit  RE0PPS2_bit at RE0PPS.B2;
    const register unsigned short int RE0PPS3 = 3;
    sbit  RE0PPS3_bit at RE0PPS.B3;
    const register unsigned short int RE0PPS4 = 4;
    sbit  RE0PPS4_bit at RE0PPS.B4;
    const register unsigned short int RE0PPS5 = 5;
    sbit  RE0PPS5_bit at RE0PPS.B5;

sfr unsigned short volatile RE1PPS           absolute 0x3A21;
    const register unsigned short int RE1PPS0 = 0;
    sbit  RE1PPS0_bit at RE1PPS.B0;
    const register unsigned short int RE1PPS1 = 1;
    sbit  RE1PPS1_bit at RE1PPS.B1;
    const register unsigned short int RE1PPS2 = 2;
    sbit  RE1PPS2_bit at RE1PPS.B2;
    const register unsigned short int RE1PPS3 = 3;
    sbit  RE1PPS3_bit at RE1PPS.B3;
    const register unsigned short int RE1PPS4 = 4;
    sbit  RE1PPS4_bit at RE1PPS.B4;
    const register unsigned short int RE1PPS5 = 5;
    sbit  RE1PPS5_bit at RE1PPS.B5;

sfr unsigned short volatile RE2PPS           absolute 0x3A22;
    const register unsigned short int RE2PPS0 = 0;
    sbit  RE2PPS0_bit at RE2PPS.B0;
    const register unsigned short int RE2PPS1 = 1;
    sbit  RE2PPS1_bit at RE2PPS.B1;
    const register unsigned short int RE2PPS2 = 2;
    sbit  RE2PPS2_bit at RE2PPS.B2;
    const register unsigned short int RE2PPS3 = 3;
    sbit  RE2PPS3_bit at RE2PPS.B3;
    const register unsigned short int RE2PPS4 = 4;
    sbit  RE2PPS4_bit at RE2PPS.B4;
    const register unsigned short int RE2PPS5 = 5;
    sbit  RE2PPS5_bit at RE2PPS.B5;

sfr unsigned short volatile ANSELA           absolute 0x3A40;
    const register unsigned short int ANSELA0 = 0;
    sbit  ANSELA0_bit at ANSELA.B0;
    const register unsigned short int ANSELA1 = 1;
    sbit  ANSELA1_bit at ANSELA.B1;
    const register unsigned short int ANSELA2 = 2;
    sbit  ANSELA2_bit at ANSELA.B2;
    const register unsigned short int ANSELA3 = 3;
    sbit  ANSELA3_bit at ANSELA.B3;
    const register unsigned short int ANSELA4 = 4;
    sbit  ANSELA4_bit at ANSELA.B4;
    const register unsigned short int ANSELA5 = 5;
    sbit  ANSELA5_bit at ANSELA.B5;
    const register unsigned short int ANSELA6 = 6;
    sbit  ANSELA6_bit at ANSELA.B6;
    const register unsigned short int ANSELA7 = 7;
    sbit  ANSELA7_bit at ANSELA.B7;

sfr unsigned short          WPUA             absolute 0x3A41;
    const register unsigned short int WPUA0 = 0;
    sbit  WPUA0_bit at WPUA.B0;
    const register unsigned short int WPUA1 = 1;
    sbit  WPUA1_bit at WPUA.B1;
    const register unsigned short int WPUA2 = 2;
    sbit  WPUA2_bit at WPUA.B2;
    const register unsigned short int WPUA3 = 3;
    sbit  WPUA3_bit at WPUA.B3;
    const register unsigned short int WPUA4 = 4;
    sbit  WPUA4_bit at WPUA.B4;
    const register unsigned short int WPUA5 = 5;
    sbit  WPUA5_bit at WPUA.B5;
    const register unsigned short int WPUA6 = 6;
    sbit  WPUA6_bit at WPUA.B6;
    const register unsigned short int WPUA7 = 7;
    sbit  WPUA7_bit at WPUA.B7;

sfr unsigned short volatile ODCONA           absolute 0x3A42;
    const register unsigned short int ODCA0 = 0;
    sbit  ODCA0_bit at ODCONA.B0;
    const register unsigned short int ODCA1 = 1;
    sbit  ODCA1_bit at ODCONA.B1;
    const register unsigned short int ODCA2 = 2;
    sbit  ODCA2_bit at ODCONA.B2;
    const register unsigned short int ODCA3 = 3;
    sbit  ODCA3_bit at ODCONA.B3;
    const register unsigned short int ODCA4 = 4;
    sbit  ODCA4_bit at ODCONA.B4;
    const register unsigned short int ODCA5 = 5;
    sbit  ODCA5_bit at ODCONA.B5;
    const register unsigned short int ODCA6 = 6;
    sbit  ODCA6_bit at ODCONA.B6;
    const register unsigned short int ODCA7 = 7;
    sbit  ODCA7_bit at ODCONA.B7;

sfr unsigned short volatile SLRCONA          absolute 0x3A43;
    const register unsigned short int SLRA0 = 0;
    sbit  SLRA0_bit at SLRCONA.B0;
    const register unsigned short int SLRA1 = 1;
    sbit  SLRA1_bit at SLRCONA.B1;
    const register unsigned short int SLRA2 = 2;
    sbit  SLRA2_bit at SLRCONA.B2;
    const register unsigned short int SLRA3 = 3;
    sbit  SLRA3_bit at SLRCONA.B3;
    const register unsigned short int SLRA4 = 4;
    sbit  SLRA4_bit at SLRCONA.B4;
    const register unsigned short int SLRA5 = 5;
    sbit  SLRA5_bit at SLRCONA.B5;
    const register unsigned short int SLRA6 = 6;
    sbit  SLRA6_bit at SLRCONA.B6;
    const register unsigned short int SLRA7 = 7;
    sbit  SLRA7_bit at SLRCONA.B7;

sfr unsigned short volatile INLVLA           absolute 0x3A44;
    const register unsigned short int INLVLA0 = 0;
    sbit  INLVLA0_bit at INLVLA.B0;
    const register unsigned short int INLVLA1 = 1;
    sbit  INLVLA1_bit at INLVLA.B1;
    const register unsigned short int INLVLA2 = 2;
    sbit  INLVLA2_bit at INLVLA.B2;
    const register unsigned short int INLVLA3 = 3;
    sbit  INLVLA3_bit at INLVLA.B3;
    const register unsigned short int INLVLA4 = 4;
    sbit  INLVLA4_bit at INLVLA.B4;
    const register unsigned short int INLVLA5 = 5;
    sbit  INLVLA5_bit at INLVLA.B5;
    const register unsigned short int INLVLA6 = 6;
    sbit  INLVLA6_bit at INLVLA.B6;
    const register unsigned short int INLVLA7 = 7;
    sbit  INLVLA7_bit at INLVLA.B7;

sfr unsigned short volatile IOCAP            absolute 0x3A45;
    const register unsigned short int IOCAP0 = 0;
    sbit  IOCAP0_bit at IOCAP.B0;
    const register unsigned short int IOCAP1 = 1;
    sbit  IOCAP1_bit at IOCAP.B1;
    const register unsigned short int IOCAP2 = 2;
    sbit  IOCAP2_bit at IOCAP.B2;
    const register unsigned short int IOCAP3 = 3;
    sbit  IOCAP3_bit at IOCAP.B3;
    const register unsigned short int IOCAP4 = 4;
    sbit  IOCAP4_bit at IOCAP.B4;
    const register unsigned short int IOCAP5 = 5;
    sbit  IOCAP5_bit at IOCAP.B5;
    const register unsigned short int IOCAP6 = 6;
    sbit  IOCAP6_bit at IOCAP.B6;
    const register unsigned short int IOCAP7 = 7;
    sbit  IOCAP7_bit at IOCAP.B7;

sfr unsigned short volatile IOCAN            absolute 0x3A46;
    const register unsigned short int IOCAN0 = 0;
    sbit  IOCAN0_bit at IOCAN.B0;
    const register unsigned short int IOCAN1 = 1;
    sbit  IOCAN1_bit at IOCAN.B1;
    const register unsigned short int IOCAN2 = 2;
    sbit  IOCAN2_bit at IOCAN.B2;
    const register unsigned short int IOCAN3 = 3;
    sbit  IOCAN3_bit at IOCAN.B3;
    const register unsigned short int IOCAN4 = 4;
    sbit  IOCAN4_bit at IOCAN.B4;
    const register unsigned short int IOCAN5 = 5;
    sbit  IOCAN5_bit at IOCAN.B5;
    const register unsigned short int IOCAN6 = 6;
    sbit  IOCAN6_bit at IOCAN.B6;
    const register unsigned short int IOCAN7 = 7;
    sbit  IOCAN7_bit at IOCAN.B7;

sfr unsigned short volatile IOCAF            absolute 0x3A47;
    const register unsigned short int IOCAF0 = 0;
    sbit  IOCAF0_bit at IOCAF.B0;
    const register unsigned short int IOCAF1 = 1;
    sbit  IOCAF1_bit at IOCAF.B1;
    const register unsigned short int IOCAF2 = 2;
    sbit  IOCAF2_bit at IOCAF.B2;
    const register unsigned short int IOCAF3 = 3;
    sbit  IOCAF3_bit at IOCAF.B3;
    const register unsigned short int IOCAF4 = 4;
    sbit  IOCAF4_bit at IOCAF.B4;
    const register unsigned short int IOCAF5 = 5;
    sbit  IOCAF5_bit at IOCAF.B5;
    const register unsigned short int IOCAF6 = 6;
    sbit  IOCAF6_bit at IOCAF.B6;
    const register unsigned short int IOCAF7 = 7;
    sbit  IOCAF7_bit at IOCAF.B7;

sfr unsigned short volatile ANSELB           absolute 0x3A50;
    const register unsigned short int ANSELB0 = 0;
    sbit  ANSELB0_bit at ANSELB.B0;
    const register unsigned short int ANSELB1 = 1;
    sbit  ANSELB1_bit at ANSELB.B1;
    const register unsigned short int ANSELB2 = 2;
    sbit  ANSELB2_bit at ANSELB.B2;
    const register unsigned short int ANSELB3 = 3;
    sbit  ANSELB3_bit at ANSELB.B3;
    const register unsigned short int ANSELB4 = 4;
    sbit  ANSELB4_bit at ANSELB.B4;
    const register unsigned short int ANSELB5 = 5;
    sbit  ANSELB5_bit at ANSELB.B5;
    const register unsigned short int ANSELB6 = 6;
    sbit  ANSELB6_bit at ANSELB.B6;
    const register unsigned short int ANSELB7 = 7;
    sbit  ANSELB7_bit at ANSELB.B7;

sfr unsigned short          WPUB             absolute 0x3A51;
    const register unsigned short int WPUB0 = 0;
    sbit  WPUB0_bit at WPUB.B0;
    const register unsigned short int WPUB1 = 1;
    sbit  WPUB1_bit at WPUB.B1;
    const register unsigned short int WPUB2 = 2;
    sbit  WPUB2_bit at WPUB.B2;
    const register unsigned short int WPUB3 = 3;
    sbit  WPUB3_bit at WPUB.B3;
    const register unsigned short int WPUB4 = 4;
    sbit  WPUB4_bit at WPUB.B4;
    const register unsigned short int WPUB5 = 5;
    sbit  WPUB5_bit at WPUB.B5;
    const register unsigned short int WPUB6 = 6;
    sbit  WPUB6_bit at WPUB.B6;
    const register unsigned short int WPUB7 = 7;
    sbit  WPUB7_bit at WPUB.B7;

sfr unsigned short volatile ODCONB           absolute 0x3A52;
    const register unsigned short int ODCB0 = 0;
    sbit  ODCB0_bit at ODCONB.B0;
    const register unsigned short int ODCB1 = 1;
    sbit  ODCB1_bit at ODCONB.B1;
    const register unsigned short int ODCB2 = 2;
    sbit  ODCB2_bit at ODCONB.B2;
    const register unsigned short int ODCB3 = 3;
    sbit  ODCB3_bit at ODCONB.B3;
    const register unsigned short int ODCB4 = 4;
    sbit  ODCB4_bit at ODCONB.B4;
    const register unsigned short int ODCB5 = 5;
    sbit  ODCB5_bit at ODCONB.B5;
    const register unsigned short int ODCB6 = 6;
    sbit  ODCB6_bit at ODCONB.B6;
    const register unsigned short int ODCB7 = 7;
    sbit  ODCB7_bit at ODCONB.B7;

sfr unsigned short volatile SLRCONB          absolute 0x3A53;
    const register unsigned short int SLRB0 = 0;
    sbit  SLRB0_bit at SLRCONB.B0;
    const register unsigned short int SLRB1 = 1;
    sbit  SLRB1_bit at SLRCONB.B1;
    const register unsigned short int SLRB2 = 2;
    sbit  SLRB2_bit at SLRCONB.B2;
    const register unsigned short int SLRB3 = 3;
    sbit  SLRB3_bit at SLRCONB.B3;
    const register unsigned short int SLRB4 = 4;
    sbit  SLRB4_bit at SLRCONB.B4;
    const register unsigned short int SLRB5 = 5;
    sbit  SLRB5_bit at SLRCONB.B5;
    const register unsigned short int SLRB6 = 6;
    sbit  SLRB6_bit at SLRCONB.B6;
    const register unsigned short int SLRB7 = 7;
    sbit  SLRB7_bit at SLRCONB.B7;

sfr unsigned short volatile INLVLB           absolute 0x3A54;
    const register unsigned short int INLVLB0 = 0;
    sbit  INLVLB0_bit at INLVLB.B0;
    const register unsigned short int INLVLB1 = 1;
    sbit  INLVLB1_bit at INLVLB.B1;
    const register unsigned short int INLVLB2 = 2;
    sbit  INLVLB2_bit at INLVLB.B2;
    const register unsigned short int INLVLB3 = 3;
    sbit  INLVLB3_bit at INLVLB.B3;
    const register unsigned short int INLVLB4 = 4;
    sbit  INLVLB4_bit at INLVLB.B4;
    const register unsigned short int INLVLB5 = 5;
    sbit  INLVLB5_bit at INLVLB.B5;
    const register unsigned short int INLVLB6 = 6;
    sbit  INLVLB6_bit at INLVLB.B6;
    const register unsigned short int INLVLB7 = 7;
    sbit  INLVLB7_bit at INLVLB.B7;

sfr unsigned short volatile IOCBP            absolute 0x3A55;
    const register unsigned short int IOCBP0 = 0;
    sbit  IOCBP0_bit at IOCBP.B0;
    const register unsigned short int IOCBP1 = 1;
    sbit  IOCBP1_bit at IOCBP.B1;
    const register unsigned short int IOCBP2 = 2;
    sbit  IOCBP2_bit at IOCBP.B2;
    const register unsigned short int IOCBP3 = 3;
    sbit  IOCBP3_bit at IOCBP.B3;
    const register unsigned short int IOCBP4 = 4;
    sbit  IOCBP4_bit at IOCBP.B4;
    const register unsigned short int IOCBP5 = 5;
    sbit  IOCBP5_bit at IOCBP.B5;
    const register unsigned short int IOCBP6 = 6;
    sbit  IOCBP6_bit at IOCBP.B6;
    const register unsigned short int IOCBP7 = 7;
    sbit  IOCBP7_bit at IOCBP.B7;

sfr unsigned short volatile IOCBN            absolute 0x3A56;
    const register unsigned short int IOCBN0 = 0;
    sbit  IOCBN0_bit at IOCBN.B0;
    const register unsigned short int IOCBN1 = 1;
    sbit  IOCBN1_bit at IOCBN.B1;
    const register unsigned short int IOCBN2 = 2;
    sbit  IOCBN2_bit at IOCBN.B2;
    const register unsigned short int IOCBN3 = 3;
    sbit  IOCBN3_bit at IOCBN.B3;
    const register unsigned short int IOCBN4 = 4;
    sbit  IOCBN4_bit at IOCBN.B4;
    const register unsigned short int IOCBN5 = 5;
    sbit  IOCBN5_bit at IOCBN.B5;
    const register unsigned short int IOCBN6 = 6;
    sbit  IOCBN6_bit at IOCBN.B6;
    const register unsigned short int IOCBN7 = 7;
    sbit  IOCBN7_bit at IOCBN.B7;

sfr unsigned short volatile IOCBF            absolute 0x3A57;
    const register unsigned short int IOCBF0 = 0;
    sbit  IOCBF0_bit at IOCBF.B0;
    const register unsigned short int IOCBF1 = 1;
    sbit  IOCBF1_bit at IOCBF.B1;
    const register unsigned short int IOCBF2 = 2;
    sbit  IOCBF2_bit at IOCBF.B2;
    const register unsigned short int IOCBF3 = 3;
    sbit  IOCBF3_bit at IOCBF.B3;
    const register unsigned short int IOCBF4 = 4;
    sbit  IOCBF4_bit at IOCBF.B4;
    const register unsigned short int IOCBF5 = 5;
    sbit  IOCBF5_bit at IOCBF.B5;
    const register unsigned short int IOCBF6 = 6;
    sbit  IOCBF6_bit at IOCBF.B6;
    const register unsigned short int IOCBF7 = 7;
    sbit  IOCBF7_bit at IOCBF.B7;

sfr unsigned short volatile RB1I2C           absolute 0x3A5A;
sfr unsigned short volatile RB2I2C           absolute 0x3A5B;
sfr unsigned short volatile ANSELC           absolute 0x3A60;
    const register unsigned short int ANSELC0 = 0;
    sbit  ANSELC0_bit at ANSELC.B0;
    const register unsigned short int ANSELC1 = 1;
    sbit  ANSELC1_bit at ANSELC.B1;
    const register unsigned short int ANSELC2 = 2;
    sbit  ANSELC2_bit at ANSELC.B2;
    const register unsigned short int ANSELC3 = 3;
    sbit  ANSELC3_bit at ANSELC.B3;
    const register unsigned short int ANSELC4 = 4;
    sbit  ANSELC4_bit at ANSELC.B4;
    const register unsigned short int ANSELC5 = 5;
    sbit  ANSELC5_bit at ANSELC.B5;
    const register unsigned short int ANSELC6 = 6;
    sbit  ANSELC6_bit at ANSELC.B6;
    const register unsigned short int ANSELC7 = 7;
    sbit  ANSELC7_bit at ANSELC.B7;

sfr unsigned short volatile WPUC             absolute 0x3A61;
    const register unsigned short int WPUC0 = 0;
    sbit  WPUC0_bit at WPUC.B0;
    const register unsigned short int WPUC1 = 1;
    sbit  WPUC1_bit at WPUC.B1;
    const register unsigned short int WPUC2 = 2;
    sbit  WPUC2_bit at WPUC.B2;
    const register unsigned short int WPUC3 = 3;
    sbit  WPUC3_bit at WPUC.B3;
    const register unsigned short int WPUC4 = 4;
    sbit  WPUC4_bit at WPUC.B4;
    const register unsigned short int WPUC5 = 5;
    sbit  WPUC5_bit at WPUC.B5;
    const register unsigned short int WPUC6 = 6;
    sbit  WPUC6_bit at WPUC.B6;
    const register unsigned short int WPUC7 = 7;
    sbit  WPUC7_bit at WPUC.B7;

sfr unsigned short volatile ODCONC           absolute 0x3A62;
    const register unsigned short int ODCC0 = 0;
    sbit  ODCC0_bit at ODCONC.B0;
    const register unsigned short int ODCC1 = 1;
    sbit  ODCC1_bit at ODCONC.B1;
    const register unsigned short int ODCC2 = 2;
    sbit  ODCC2_bit at ODCONC.B2;
    const register unsigned short int ODCC3 = 3;
    sbit  ODCC3_bit at ODCONC.B3;
    const register unsigned short int ODCC4 = 4;
    sbit  ODCC4_bit at ODCONC.B4;
    const register unsigned short int ODCC5 = 5;
    sbit  ODCC5_bit at ODCONC.B5;
    const register unsigned short int ODCC6 = 6;
    sbit  ODCC6_bit at ODCONC.B6;
    const register unsigned short int ODCC7 = 7;
    sbit  ODCC7_bit at ODCONC.B7;

sfr unsigned short volatile SLRCONC          absolute 0x3A63;
    const register unsigned short int SLRC0 = 0;
    sbit  SLRC0_bit at SLRCONC.B0;
    const register unsigned short int SLRC1 = 1;
    sbit  SLRC1_bit at SLRCONC.B1;
    const register unsigned short int SLRC2 = 2;
    sbit  SLRC2_bit at SLRCONC.B2;
    const register unsigned short int SLRC3 = 3;
    sbit  SLRC3_bit at SLRCONC.B3;
    const register unsigned short int SLRC4 = 4;
    sbit  SLRC4_bit at SLRCONC.B4;
    const register unsigned short int SLRC5 = 5;
    sbit  SLRC5_bit at SLRCONC.B5;
    const register unsigned short int SLRC6 = 6;
    sbit  SLRC6_bit at SLRCONC.B6;
    const register unsigned short int SLRC7 = 7;
    sbit  SLRC7_bit at SLRCONC.B7;

sfr unsigned short volatile INLVLC           absolute 0x3A64;
    const register unsigned short int INLVLC0 = 0;
    sbit  INLVLC0_bit at INLVLC.B0;
    const register unsigned short int INLVLC1 = 1;
    sbit  INLVLC1_bit at INLVLC.B1;
    const register unsigned short int INLVLC2 = 2;
    sbit  INLVLC2_bit at INLVLC.B2;
    const register unsigned short int INLVLC3 = 3;
    sbit  INLVLC3_bit at INLVLC.B3;
    const register unsigned short int INLVLC4 = 4;
    sbit  INLVLC4_bit at INLVLC.B4;
    const register unsigned short int INLVLC5 = 5;
    sbit  INLVLC5_bit at INLVLC.B5;
    const register unsigned short int INLVLC6 = 6;
    sbit  INLVLC6_bit at INLVLC.B6;
    const register unsigned short int INLVLC7 = 7;
    sbit  INLVLC7_bit at INLVLC.B7;

sfr unsigned short volatile IOCCP            absolute 0x3A65;
    const register unsigned short int IOCCP0 = 0;
    sbit  IOCCP0_bit at IOCCP.B0;
    const register unsigned short int IOCCP1 = 1;
    sbit  IOCCP1_bit at IOCCP.B1;
    const register unsigned short int IOCCP2 = 2;
    sbit  IOCCP2_bit at IOCCP.B2;
    const register unsigned short int IOCCP3 = 3;
    sbit  IOCCP3_bit at IOCCP.B3;
    const register unsigned short int IOCCP4 = 4;
    sbit  IOCCP4_bit at IOCCP.B4;
    const register unsigned short int IOCCP5 = 5;
    sbit  IOCCP5_bit at IOCCP.B5;
    const register unsigned short int IOCCP6 = 6;
    sbit  IOCCP6_bit at IOCCP.B6;
    const register unsigned short int IOCCP7 = 7;
    sbit  IOCCP7_bit at IOCCP.B7;

sfr unsigned short volatile IOCCN            absolute 0x3A66;
    const register unsigned short int IOCCN0 = 0;
    sbit  IOCCN0_bit at IOCCN.B0;
    const register unsigned short int IOCCN1 = 1;
    sbit  IOCCN1_bit at IOCCN.B1;
    const register unsigned short int IOCCN2 = 2;
    sbit  IOCCN2_bit at IOCCN.B2;
    const register unsigned short int IOCCN3 = 3;
    sbit  IOCCN3_bit at IOCCN.B3;
    const register unsigned short int IOCCN4 = 4;
    sbit  IOCCN4_bit at IOCCN.B4;
    const register unsigned short int IOCCN5 = 5;
    sbit  IOCCN5_bit at IOCCN.B5;
    const register unsigned short int IOCCN6 = 6;
    sbit  IOCCN6_bit at IOCCN.B6;
    const register unsigned short int IOCCN7 = 7;
    sbit  IOCCN7_bit at IOCCN.B7;

sfr unsigned short volatile IOCCF            absolute 0x3A67;
    const register unsigned short int IOCCF0 = 0;
    sbit  IOCCF0_bit at IOCCF.B0;
    const register unsigned short int IOCCF1 = 1;
    sbit  IOCCF1_bit at IOCCF.B1;
    const register unsigned short int IOCCF2 = 2;
    sbit  IOCCF2_bit at IOCCF.B2;
    const register unsigned short int IOCCF3 = 3;
    sbit  IOCCF3_bit at IOCCF.B3;
    const register unsigned short int IOCCF4 = 4;
    sbit  IOCCF4_bit at IOCCF.B4;
    const register unsigned short int IOCCF5 = 5;
    sbit  IOCCF5_bit at IOCCF.B5;
    const register unsigned short int IOCCF6 = 6;
    sbit  IOCCF6_bit at IOCCF.B6;
    const register unsigned short int IOCCF7 = 7;
    sbit  IOCCF7_bit at IOCCF.B7;

sfr unsigned short volatile RC3I2C           absolute 0x3A6A;
sfr unsigned short volatile RC4I2C           absolute 0x3A6B;
sfr unsigned short volatile ANSELD           absolute 0x3A70;
    const register unsigned short int ANSELD0 = 0;
    sbit  ANSELD0_bit at ANSELD.B0;
    const register unsigned short int ANSELD1 = 1;
    sbit  ANSELD1_bit at ANSELD.B1;
    const register unsigned short int ANSELD2 = 2;
    sbit  ANSELD2_bit at ANSELD.B2;
    const register unsigned short int ANSELD3 = 3;
    sbit  ANSELD3_bit at ANSELD.B3;
    const register unsigned short int ANSELD4 = 4;
    sbit  ANSELD4_bit at ANSELD.B4;
    const register unsigned short int ANSELD5 = 5;
    sbit  ANSELD5_bit at ANSELD.B5;
    const register unsigned short int ANSELD6 = 6;
    sbit  ANSELD6_bit at ANSELD.B6;
    const register unsigned short int ANSELD7 = 7;
    sbit  ANSELD7_bit at ANSELD.B7;

sfr unsigned short volatile WPUD             absolute 0x3A71;
    const register unsigned short int WPUD0 = 0;
    sbit  WPUD0_bit at WPUD.B0;
    const register unsigned short int WPUD1 = 1;
    sbit  WPUD1_bit at WPUD.B1;
    const register unsigned short int WPUD2 = 2;
    sbit  WPUD2_bit at WPUD.B2;
    const register unsigned short int WPUD3 = 3;
    sbit  WPUD3_bit at WPUD.B3;
    const register unsigned short int WPUD4 = 4;
    sbit  WPUD4_bit at WPUD.B4;
    const register unsigned short int WPUD5 = 5;
    sbit  WPUD5_bit at WPUD.B5;
    const register unsigned short int WPUD6 = 6;
    sbit  WPUD6_bit at WPUD.B6;
    const register unsigned short int WPUD7 = 7;
    sbit  WPUD7_bit at WPUD.B7;

sfr unsigned short volatile ODCOND           absolute 0x3A72;
    const register unsigned short int ODCD0 = 0;
    sbit  ODCD0_bit at ODCOND.B0;
    const register unsigned short int ODCD1 = 1;
    sbit  ODCD1_bit at ODCOND.B1;
    const register unsigned short int ODCD2 = 2;
    sbit  ODCD2_bit at ODCOND.B2;
    const register unsigned short int ODCD3 = 3;
    sbit  ODCD3_bit at ODCOND.B3;
    const register unsigned short int ODCD4 = 4;
    sbit  ODCD4_bit at ODCOND.B4;
    const register unsigned short int ODCD5 = 5;
    sbit  ODCD5_bit at ODCOND.B5;
    const register unsigned short int ODCD6 = 6;
    sbit  ODCD6_bit at ODCOND.B6;
    const register unsigned short int ODCD7 = 7;
    sbit  ODCD7_bit at ODCOND.B7;

sfr unsigned short volatile SLRCOND          absolute 0x3A73;
    const register unsigned short int SLRD0 = 0;
    sbit  SLRD0_bit at SLRCOND.B0;
    const register unsigned short int SLRD1 = 1;
    sbit  SLRD1_bit at SLRCOND.B1;
    const register unsigned short int SLRD2 = 2;
    sbit  SLRD2_bit at SLRCOND.B2;
    const register unsigned short int SLRD3 = 3;
    sbit  SLRD3_bit at SLRCOND.B3;
    const register unsigned short int SLRD4 = 4;
    sbit  SLRD4_bit at SLRCOND.B4;
    const register unsigned short int SLRD5 = 5;
    sbit  SLRD5_bit at SLRCOND.B5;
    const register unsigned short int SLRD6 = 6;
    sbit  SLRD6_bit at SLRCOND.B6;
    const register unsigned short int SLRD7 = 7;
    sbit  SLRD7_bit at SLRCOND.B7;

sfr unsigned short volatile INLVLD           absolute 0x3A74;
    const register unsigned short int INLVLD0 = 0;
    sbit  INLVLD0_bit at INLVLD.B0;
    const register unsigned short int INLVLD1 = 1;
    sbit  INLVLD1_bit at INLVLD.B1;
    const register unsigned short int INLVLD2 = 2;
    sbit  INLVLD2_bit at INLVLD.B2;
    const register unsigned short int INLVLD3 = 3;
    sbit  INLVLD3_bit at INLVLD.B3;
    const register unsigned short int INLVLD4 = 4;
    sbit  INLVLD4_bit at INLVLD.B4;
    const register unsigned short int INLVLD5 = 5;
    sbit  INLVLD5_bit at INLVLD.B5;
    const register unsigned short int INLVLD6 = 6;
    sbit  INLVLD6_bit at INLVLD.B6;
    const register unsigned short int INLVLD7 = 7;
    sbit  INLVLD7_bit at INLVLD.B7;

sfr unsigned short volatile RD0I2C           absolute 0x3A7A;
sfr unsigned short volatile RD1I2C           absolute 0x3A7B;
sfr unsigned short volatile ANSELE           absolute 0x3A80;
    const register unsigned short int ANSELE0 = 0;
    sbit  ANSELE0_bit at ANSELE.B0;
    const register unsigned short int ANSELE1 = 1;
    sbit  ANSELE1_bit at ANSELE.B1;
    const register unsigned short int ANSELE2 = 2;
    sbit  ANSELE2_bit at ANSELE.B2;

sfr unsigned short volatile WPUE             absolute 0x3A81;
    const register unsigned short int WPUE0 = 0;
    sbit  WPUE0_bit at WPUE.B0;
    const register unsigned short int WPUE1 = 1;
    sbit  WPUE1_bit at WPUE.B1;
    const register unsigned short int WPUE2 = 2;
    sbit  WPUE2_bit at WPUE.B2;
    const register unsigned short int WPUE3 = 3;
    sbit  WPUE3_bit at WPUE.B3;

sfr unsigned short volatile ODCONE           absolute 0x3A82;
    const register unsigned short int ODCE0 = 0;
    sbit  ODCE0_bit at ODCONE.B0;
    const register unsigned short int ODCE1 = 1;
    sbit  ODCE1_bit at ODCONE.B1;
    const register unsigned short int ODCE2 = 2;
    sbit  ODCE2_bit at ODCONE.B2;

sfr unsigned short volatile SLRCONE          absolute 0x3A83;
    const register unsigned short int SLRE0 = 0;
    sbit  SLRE0_bit at SLRCONE.B0;
    const register unsigned short int SLRE1 = 1;
    sbit  SLRE1_bit at SLRCONE.B1;
    const register unsigned short int SLRE2 = 2;
    sbit  SLRE2_bit at SLRCONE.B2;

sfr unsigned short volatile INLVLE           absolute 0x3A84;
    const register unsigned short int INLVLE0 = 0;
    sbit  INLVLE0_bit at INLVLE.B0;
    const register unsigned short int INLVLE1 = 1;
    sbit  INLVLE1_bit at INLVLE.B1;
    const register unsigned short int INLVLE2 = 2;
    sbit  INLVLE2_bit at INLVLE.B2;
    const register unsigned short int INLVLE3 = 3;
    sbit  INLVLE3_bit at INLVLE.B3;

sfr unsigned short volatile IOCEP            absolute 0x3A85;
    const register unsigned short int IOCEP3 = 3;
    sbit  IOCEP3_bit at IOCEP.B3;

sfr unsigned short volatile IOCEN            absolute 0x3A86;
    const register unsigned short int IOCEN3 = 3;
    sbit  IOCEN3_bit at IOCEN.B3;

sfr unsigned short volatile IOCEF            absolute 0x3A87;
    const register unsigned short int IOCEF3 = 3;
    sbit  IOCEF3_bit at IOCEF.B3;

sfr unsigned short volatile PPSLOCK          absolute 0x3ABF;
    const register unsigned short int PPSLOCKED = 0;
    sbit  PPSLOCKED_bit at PPSLOCK.B0;

sfr unsigned short volatile INT0PPS          absolute 0x3AC0;
sfr unsigned short volatile INT1PPS          absolute 0x3AC1;
sfr unsigned short volatile INT2PPS          absolute 0x3AC2;
sfr unsigned short volatile T0CKIPPS         absolute 0x3AC3;
sfr unsigned short volatile T1CKIPPS         absolute 0x3AC4;
sfr unsigned short volatile T1GPPS           absolute 0x3AC5;
sfr unsigned short volatile T3CKIPPS         absolute 0x3AC6;
sfr unsigned short volatile T3GPPS           absolute 0x3AC7;
sfr unsigned short volatile T5CKIPPS         absolute 0x3AC8;
sfr unsigned short volatile T5GPPS           absolute 0x3AC9;
sfr unsigned short volatile T2INPPS          absolute 0x3ACA;
sfr unsigned short volatile T4INPPS          absolute 0x3ACB;
sfr unsigned short volatile T6INPPS          absolute 0x3ACC;
sfr unsigned short volatile CCP1PPS          absolute 0x3ACD;
sfr unsigned short volatile CCP2PPS          absolute 0x3ACE;
sfr unsigned short volatile CCP3PPS          absolute 0x3ACF;
sfr unsigned short volatile CCP4PPS          absolute 0x3AD0;
sfr unsigned short volatile SMT1WINPPS       absolute 0x3AD1;
sfr unsigned short volatile SMT1SIGPPS       absolute 0x3AD2;
sfr unsigned short volatile CWG1INPPS        absolute 0x3AD3;
sfr unsigned short volatile CWG2INPPS        absolute 0x3AD4;
sfr unsigned short volatile CWG3INPPS        absolute 0x3AD5;
sfr unsigned short volatile MD1CARLPPS       absolute 0x3AD6;
sfr unsigned short volatile MD1CARHPPS       absolute 0x3AD7;
sfr unsigned short volatile MD1SRCPPS        absolute 0x3AD8;
sfr unsigned short volatile CLCIN0PPS        absolute 0x3AD9;
sfr unsigned short volatile CLCIN1PPS        absolute 0x3ADA;
sfr unsigned short volatile CLCIN2PPS        absolute 0x3ADB;
sfr unsigned short volatile CLCIN3PPS        absolute 0x3ADC;
sfr unsigned short volatile ADACTPPS         absolute 0x3ADD;
sfr unsigned short volatile SPI1SCKPPS       absolute 0x3ADE;
sfr unsigned short volatile SPI1SDIPPS       absolute 0x3ADF;
sfr unsigned short volatile SPI1SSPPS        absolute 0x3AE0;
sfr unsigned short volatile I2C1SCLPPS       absolute 0x3AE1;
sfr unsigned short volatile I2C1SDAPPS       absolute 0x3AE2;
sfr unsigned short volatile I2C2SCLPPS       absolute 0x3AE3;
sfr unsigned short volatile I2C2SDAPPS       absolute 0x3AE4;
sfr unsigned short volatile U1RXPPS          absolute 0x3AE5;
sfr unsigned short volatile U1CTSPPS         absolute 0x3AE6;
sfr unsigned short volatile U2RXPPS          absolute 0x3AE8;
sfr unsigned short volatile U2CTSPPS         absolute 0x3AE9;
sfr unsigned short volatile DMA2BUF          absolute 0x3BC9;
    const register unsigned short int DMA2BUF0 = 0;
    sbit  DMA2BUF0_bit at DMA2BUF.B0;
    const register unsigned short int DMA2BUF1 = 1;
    sbit  DMA2BUF1_bit at DMA2BUF.B1;
    const register unsigned short int DMA2BUF2 = 2;
    sbit  DMA2BUF2_bit at DMA2BUF.B2;
    const register unsigned short int DMA2BUF3 = 3;
    sbit  DMA2BUF3_bit at DMA2BUF.B3;
    const register unsigned short int DMA2BUF4 = 4;
    sbit  DMA2BUF4_bit at DMA2BUF.B4;
    const register unsigned short int DMA2BUF5 = 5;
    sbit  DMA2BUF5_bit at DMA2BUF.B5;
    const register unsigned short int DMA2BUF6 = 6;
    sbit  DMA2BUF6_bit at DMA2BUF.B6;
    const register unsigned short int DMA2BUF7 = 7;
    sbit  DMA2BUF7_bit at DMA2BUF.B7;

sfr unsigned int   volatile DMA2DCNT         absolute 0x3BCA;
sfr unsigned short volatile DMA2DCNTL        absolute 0x3BCA;
    const register unsigned short int DMA2DCNT0 = 0;
    sbit  DMA2DCNT0_bit at DMA2DCNTL.B0;
    const register unsigned short int DMA2DCNT1 = 1;
    sbit  DMA2DCNT1_bit at DMA2DCNTL.B1;
    const register unsigned short int DMA2DCNT2 = 2;
    sbit  DMA2DCNT2_bit at DMA2DCNTL.B2;
    const register unsigned short int DMA2DCNT3 = 3;
    sbit  DMA2DCNT3_bit at DMA2DCNTL.B3;
    const register unsigned short int DMA2DCNT4 = 4;
    sbit  DMA2DCNT4_bit at DMA2DCNTL.B4;
    const register unsigned short int DMA2DCNT5 = 5;
    sbit  DMA2DCNT5_bit at DMA2DCNTL.B5;
    const register unsigned short int DMA2DCNT6 = 6;
    sbit  DMA2DCNT6_bit at DMA2DCNTL.B6;
    const register unsigned short int DMA2DCNT7 = 7;
    sbit  DMA2DCNT7_bit at DMA2DCNTL.B7;

sfr unsigned short volatile DMA2DCNTH        absolute 0x3BCB;
    const register unsigned short int DMA2DCNT8 = 0;
    sbit  DMA2DCNT8_bit at DMA2DCNTH.B0;
    const register unsigned short int DMA2DCNT9 = 1;
    sbit  DMA2DCNT9_bit at DMA2DCNTH.B1;
    const register unsigned short int DMA2DCNT10 = 2;
    sbit  DMA2DCNT10_bit at DMA2DCNTH.B2;
    const register unsigned short int DMA2DCNT11 = 3;
    sbit  DMA2DCNT11_bit at DMA2DCNTH.B3;

sfr unsigned int   volatile DMA2DPTR         absolute 0x3BCC;
sfr unsigned short volatile DMA2DPTRL        absolute 0x3BCC;
    const register unsigned short int DMA2DPTR0 = 0;
    sbit  DMA2DPTR0_bit at DMA2DPTRL.B0;
    const register unsigned short int DMA2DPTR1 = 1;
    sbit  DMA2DPTR1_bit at DMA2DPTRL.B1;
    const register unsigned short int DMA2DPTR2 = 2;
    sbit  DMA2DPTR2_bit at DMA2DPTRL.B2;
    const register unsigned short int DMA2DPTR3 = 3;
    sbit  DMA2DPTR3_bit at DMA2DPTRL.B3;
    const register unsigned short int DMA2DPTR4 = 4;
    sbit  DMA2DPTR4_bit at DMA2DPTRL.B4;
    const register unsigned short int DMA2DPTR5 = 5;
    sbit  DMA2DPTR5_bit at DMA2DPTRL.B5;
    const register unsigned short int DMA2DPTR6 = 6;
    sbit  DMA2DPTR6_bit at DMA2DPTRL.B6;
    const register unsigned short int DMA2DPTR7 = 7;
    sbit  DMA2DPTR7_bit at DMA2DPTRL.B7;

sfr unsigned short volatile DMA2DPTRH        absolute 0x3BCD;
    const register unsigned short int DMA2DPTR8 = 0;
    sbit  DMA2DPTR8_bit at DMA2DPTRH.B0;
    const register unsigned short int DMA2DPTR9 = 1;
    sbit  DMA2DPTR9_bit at DMA2DPTRH.B1;
    const register unsigned short int DMA2DPTR10 = 2;
    sbit  DMA2DPTR10_bit at DMA2DPTRH.B2;
    const register unsigned short int DMA2DPTR11 = 3;
    sbit  DMA2DPTR11_bit at DMA2DPTRH.B3;
    const register unsigned short int DMA2DPTR12 = 4;
    sbit  DMA2DPTR12_bit at DMA2DPTRH.B4;
    const register unsigned short int DMA2DPTR13 = 5;
    sbit  DMA2DPTR13_bit at DMA2DPTRH.B5;
    const register unsigned short int DMA2DPTR14 = 6;
    sbit  DMA2DPTR14_bit at DMA2DPTRH.B6;
    const register unsigned short int DMA2DPTR15 = 7;
    sbit  DMA2DPTR15_bit at DMA2DPTRH.B7;

sfr unsigned int   volatile DMA2DSZ          absolute 0x3BCE;
sfr unsigned short volatile DMA2DSZL         absolute 0x3BCE;
    const register unsigned short int DMA2DSZ0 = 0;
    sbit  DMA2DSZ0_bit at DMA2DSZL.B0;
    const register unsigned short int DMA2DSZ1 = 1;
    sbit  DMA2DSZ1_bit at DMA2DSZL.B1;
    const register unsigned short int DMA2DSZ2 = 2;
    sbit  DMA2DSZ2_bit at DMA2DSZL.B2;
    const register unsigned short int DMA2DSZ3 = 3;
    sbit  DMA2DSZ3_bit at DMA2DSZL.B3;
    const register unsigned short int DMA2DSZ4 = 4;
    sbit  DMA2DSZ4_bit at DMA2DSZL.B4;
    const register unsigned short int DMA2DSZ5 = 5;
    sbit  DMA2DSZ5_bit at DMA2DSZL.B5;
    const register unsigned short int DMA2DSZ6 = 6;
    sbit  DMA2DSZ6_bit at DMA2DSZL.B6;
    const register unsigned short int DMA2DSZ7 = 7;
    sbit  DMA2DSZ7_bit at DMA2DSZL.B7;

sfr unsigned short volatile DMA2DSZH         absolute 0x3BCF;
    const register unsigned short int DMA2DSZ8 = 0;
    sbit  DMA2DSZ8_bit at DMA2DSZH.B0;
    const register unsigned short int DMA2DSZ9 = 1;
    sbit  DMA2DSZ9_bit at DMA2DSZH.B1;
    const register unsigned short int DMA2DSZ10 = 2;
    sbit  DMA2DSZ10_bit at DMA2DSZH.B2;
    const register unsigned short int DMA2DSZ11 = 3;
    sbit  DMA2DSZ11_bit at DMA2DSZH.B3;

sfr unsigned int   volatile DMA2DSA          absolute 0x3BD0;
sfr unsigned short volatile DMA2DSAL         absolute 0x3BD0;
    const register unsigned short int DMA2DSA0 = 0;
    sbit  DMA2DSA0_bit at DMA2DSAL.B0;
    const register unsigned short int DMA2DSA1 = 1;
    sbit  DMA2DSA1_bit at DMA2DSAL.B1;
    const register unsigned short int DMA2DSA2 = 2;
    sbit  DMA2DSA2_bit at DMA2DSAL.B2;
    const register unsigned short int DMA2DSA3 = 3;
    sbit  DMA2DSA3_bit at DMA2DSAL.B3;
    const register unsigned short int DMA2DSA4 = 4;
    sbit  DMA2DSA4_bit at DMA2DSAL.B4;
    const register unsigned short int DMA2DSA5 = 5;
    sbit  DMA2DSA5_bit at DMA2DSAL.B5;
    const register unsigned short int DMA2DSA6 = 6;
    sbit  DMA2DSA6_bit at DMA2DSAL.B6;
    const register unsigned short int DMA2DSA7 = 7;
    sbit  DMA2DSA7_bit at DMA2DSAL.B7;

sfr unsigned short volatile DMA2DSAH         absolute 0x3BD1;
    const register unsigned short int DMA2DSA8 = 0;
    sbit  DMA2DSA8_bit at DMA2DSAH.B0;
    const register unsigned short int DMA2DSA9 = 1;
    sbit  DMA2DSA9_bit at DMA2DSAH.B1;
    const register unsigned short int DMA2DSA10 = 2;
    sbit  DMA2DSA10_bit at DMA2DSAH.B2;
    const register unsigned short int DMA2DSA11 = 3;
    sbit  DMA2DSA11_bit at DMA2DSAH.B3;
    const register unsigned short int DMA2DSA12 = 4;
    sbit  DMA2DSA12_bit at DMA2DSAH.B4;
    const register unsigned short int DMA2DSA13 = 5;
    sbit  DMA2DSA13_bit at DMA2DSAH.B5;
    const register unsigned short int DMA2DSA14 = 6;
    sbit  DMA2DSA14_bit at DMA2DSAH.B6;
    const register unsigned short int DMA2DSA15 = 7;
    sbit  DMA2DSA15_bit at DMA2DSAH.B7;

sfr unsigned int   volatile DMA2SCNT         absolute 0x3BD2;
sfr unsigned short volatile DMA2SCNTL        absolute 0x3BD2;
    const register unsigned short int DMA2SCNT0 = 0;
    sbit  DMA2SCNT0_bit at DMA2SCNTL.B0;
    const register unsigned short int DMA2SCNT1 = 1;
    sbit  DMA2SCNT1_bit at DMA2SCNTL.B1;
    const register unsigned short int DMA2SCNT2 = 2;
    sbit  DMA2SCNT2_bit at DMA2SCNTL.B2;
    const register unsigned short int DMA2SCNT3 = 3;
    sbit  DMA2SCNT3_bit at DMA2SCNTL.B3;
    const register unsigned short int DMA2SCNT4 = 4;
    sbit  DMA2SCNT4_bit at DMA2SCNTL.B4;
    const register unsigned short int DMA2SCNT5 = 5;
    sbit  DMA2SCNT5_bit at DMA2SCNTL.B5;
    const register unsigned short int DMA2SCNT6 = 6;
    sbit  DMA2SCNT6_bit at DMA2SCNTL.B6;
    const register unsigned short int DMA2SCNT7 = 7;
    sbit  DMA2SCNT7_bit at DMA2SCNTL.B7;

sfr unsigned short volatile DMA2SCNTH        absolute 0x3BD3;
    const register unsigned short int DMA2SCNT8 = 0;
    sbit  DMA2SCNT8_bit at DMA2SCNTH.B0;
    const register unsigned short int DMA2SCNT9 = 1;
    sbit  DMA2SCNT9_bit at DMA2SCNTH.B1;
    const register unsigned short int DMA2SCNT10 = 2;
    sbit  DMA2SCNT10_bit at DMA2SCNTH.B2;
    const register unsigned short int DMA2SCNT11 = 3;
    sbit  DMA2SCNT11_bit at DMA2SCNTH.B3;

sfr unsigned short volatile DMA2SPTRL        absolute 0x3BD4;
    const register unsigned short int DMA2SPTR0 = 0;
    sbit  DMA2SPTR0_bit at DMA2SPTRL.B0;
    const register unsigned short int DMA2SPTR1 = 1;
    sbit  DMA2SPTR1_bit at DMA2SPTRL.B1;
    const register unsigned short int DMA2SPTR2 = 2;
    sbit  DMA2SPTR2_bit at DMA2SPTRL.B2;
    const register unsigned short int DMA2SPTR3 = 3;
    sbit  DMA2SPTR3_bit at DMA2SPTRL.B3;
    const register unsigned short int DMA2SPTR4 = 4;
    sbit  DMA2SPTR4_bit at DMA2SPTRL.B4;
    const register unsigned short int DMA2SPTR5 = 5;
    sbit  DMA2SPTR5_bit at DMA2SPTRL.B5;
    const register unsigned short int DMA2SPTR6 = 6;
    sbit  DMA2SPTR6_bit at DMA2SPTRL.B6;
    const register unsigned short int DMA2SPTR7 = 7;
    sbit  DMA2SPTR7_bit at DMA2SPTRL.B7;

sfr unsigned short volatile DMA2SPTRH        absolute 0x3BD5;
    const register unsigned short int DMA2SPTR8 = 0;
    sbit  DMA2SPTR8_bit at DMA2SPTRH.B0;
    const register unsigned short int DMA2SPTR9 = 1;
    sbit  DMA2SPTR9_bit at DMA2SPTRH.B1;
    const register unsigned short int DMA2SPTR10 = 2;
    sbit  DMA2SPTR10_bit at DMA2SPTRH.B2;
    const register unsigned short int DMA2SPTR11 = 3;
    sbit  DMA2SPTR11_bit at DMA2SPTRH.B3;
    const register unsigned short int DMA2SPTR12 = 4;
    sbit  DMA2SPTR12_bit at DMA2SPTRH.B4;
    const register unsigned short int DMA2SPTR13 = 5;
    sbit  DMA2SPTR13_bit at DMA2SPTRH.B5;
    const register unsigned short int DMA2SPTR14 = 6;
    sbit  DMA2SPTR14_bit at DMA2SPTRH.B6;
    const register unsigned short int DMA2SPTR15 = 7;
    sbit  DMA2SPTR15_bit at DMA2SPTRH.B7;

sfr unsigned short volatile DMA2SPTRU        absolute 0x3BD6;
    const register unsigned short int DMA2SPTR16 = 0;
    sbit  DMA2SPTR16_bit at DMA2SPTRU.B0;
    const register unsigned short int DMA2SPTR17 = 1;
    sbit  DMA2SPTR17_bit at DMA2SPTRU.B1;
    const register unsigned short int DMA2SPTR18 = 2;
    sbit  DMA2SPTR18_bit at DMA2SPTRU.B2;
    const register unsigned short int DMA2SPTR19 = 3;
    sbit  DMA2SPTR19_bit at DMA2SPTRU.B3;
    const register unsigned short int DMA2SPTR20 = 4;
    sbit  DMA2SPTR20_bit at DMA2SPTRU.B4;
    const register unsigned short int DMA2SPTR21 = 5;
    sbit  DMA2SPTR21_bit at DMA2SPTRU.B5;

sfr unsigned int   volatile DMA2SSZ          absolute 0x3BD7;
sfr unsigned short volatile DMA2SSZL         absolute 0x3BD7;
    const register unsigned short int DMA2SSZ0 = 0;
    sbit  DMA2SSZ0_bit at DMA2SSZL.B0;
    const register unsigned short int DMA2SSZ1 = 1;
    sbit  DMA2SSZ1_bit at DMA2SSZL.B1;
    const register unsigned short int DMA2SSZ2 = 2;
    sbit  DMA2SSZ2_bit at DMA2SSZL.B2;
    const register unsigned short int DMA2SSZ3 = 3;
    sbit  DMA2SSZ3_bit at DMA2SSZL.B3;
    const register unsigned short int DMA2SSZ4 = 4;
    sbit  DMA2SSZ4_bit at DMA2SSZL.B4;
    const register unsigned short int DMA2SSZ5 = 5;
    sbit  DMA2SSZ5_bit at DMA2SSZL.B5;
    const register unsigned short int DMA2SSZ6 = 6;
    sbit  DMA2SSZ6_bit at DMA2SSZL.B6;
    const register unsigned short int DMA2SSZ7 = 7;
    sbit  DMA2SSZ7_bit at DMA2SSZL.B7;

sfr unsigned short volatile DMA2SSZH         absolute 0x3BD8;
    const register unsigned short int DMA2SSZ8 = 0;
    sbit  DMA2SSZ8_bit at DMA2SSZH.B0;
    const register unsigned short int DMA2SSZ9 = 1;
    sbit  DMA2SSZ9_bit at DMA2SSZH.B1;
    const register unsigned short int DMA2SSZ10 = 2;
    sbit  DMA2SSZ10_bit at DMA2SSZH.B2;
    const register unsigned short int DMA2SSZ11 = 3;
    sbit  DMA2SSZ11_bit at DMA2SSZH.B3;

sfr unsigned short volatile DMA2SSAL         absolute 0x3BD9;
    const register unsigned short int DMA2SSA0 = 0;
    sbit  DMA2SSA0_bit at DMA2SSAL.B0;
    const register unsigned short int DMA2SSA1 = 1;
    sbit  DMA2SSA1_bit at DMA2SSAL.B1;
    const register unsigned short int DMA2SSA2 = 2;
    sbit  DMA2SSA2_bit at DMA2SSAL.B2;
    const register unsigned short int DMA2SSA3 = 3;
    sbit  DMA2SSA3_bit at DMA2SSAL.B3;
    const register unsigned short int DMA2SSA4 = 4;
    sbit  DMA2SSA4_bit at DMA2SSAL.B4;
    const register unsigned short int DMA2SSA5 = 5;
    sbit  DMA2SSA5_bit at DMA2SSAL.B5;
    const register unsigned short int DMA2SSA6 = 6;
    sbit  DMA2SSA6_bit at DMA2SSAL.B6;
    const register unsigned short int DMA2SSA7 = 7;
    sbit  DMA2SSA7_bit at DMA2SSAL.B7;

sfr unsigned short volatile DMA2SSAH         absolute 0x3BDA;
    const register unsigned short int DMA2SSA8 = 0;
    sbit  DMA2SSA8_bit at DMA2SSAH.B0;
    const register unsigned short int DMA2SSA9 = 1;
    sbit  DMA2SSA9_bit at DMA2SSAH.B1;
    const register unsigned short int DMA2SSA10 = 2;
    sbit  DMA2SSA10_bit at DMA2SSAH.B2;
    const register unsigned short int DMA2SSA11 = 3;
    sbit  DMA2SSA11_bit at DMA2SSAH.B3;
    const register unsigned short int DMA2SSA12 = 4;
    sbit  DMA2SSA12_bit at DMA2SSAH.B4;
    const register unsigned short int DMA2SSA13 = 5;
    sbit  DMA2SSA13_bit at DMA2SSAH.B5;
    const register unsigned short int DMA2SSA14 = 6;
    sbit  DMA2SSA14_bit at DMA2SSAH.B6;
    const register unsigned short int DMA2SSA15 = 7;
    sbit  DMA2SSA15_bit at DMA2SSAH.B7;

sfr unsigned short volatile DMA2SSAU         absolute 0x3BDB;
    const register unsigned short int DMA2SSA16 = 0;
    sbit  DMA2SSA16_bit at DMA2SSAU.B0;
    const register unsigned short int DMA2SSA17 = 1;
    sbit  DMA2SSA17_bit at DMA2SSAU.B1;
    const register unsigned short int DMA2SSA18 = 2;
    sbit  DMA2SSA18_bit at DMA2SSAU.B2;
    const register unsigned short int DMA2SSA19 = 3;
    sbit  DMA2SSA19_bit at DMA2SSAU.B3;
    const register unsigned short int DMA2SSA20 = 4;
    sbit  DMA2SSA20_bit at DMA2SSAU.B4;
    const register unsigned short int DMA2SSA21 = 5;
    sbit  DMA2SSA21_bit at DMA2SSAU.B5;

sfr unsigned short volatile DMA2CON0         absolute 0x3BDC;
    const register unsigned short int DMA2XIP = 0;
    sbit  DMA2XIP_bit at DMA2CON0.B0;
    const register unsigned short int DMA2AIRQEN = 2;
    sbit  DMA2AIRQEN_bit at DMA2CON0.B2;
    const register unsigned short int DMA2DGO = 5;
    sbit  DMA2DGO_bit at DMA2CON0.B5;
    const register unsigned short int DMA2SIRQEN = 6;
    sbit  DMA2SIRQEN_bit at DMA2CON0.B6;
    const register unsigned short int DMA2EN = 7;
    sbit  DMA2EN_bit at DMA2CON0.B7;

sfr unsigned short volatile DMA2CON1         absolute 0x3BDD;
sfr unsigned short volatile DMA2AIRQ         absolute 0x3BDE;
    const register unsigned short int DMA2AIRQ0 = 0;
    sbit  DMA2AIRQ0_bit at DMA2AIRQ.B0;
    const register unsigned short int DMA2AIRQ1 = 1;
    sbit  DMA2AIRQ1_bit at DMA2AIRQ.B1;
    const register unsigned short int DMA2AIRQ2 = 2;
    sbit  DMA2AIRQ2_bit at DMA2AIRQ.B2;
    const register unsigned short int DMA2AIRQ3 = 3;
    sbit  DMA2AIRQ3_bit at DMA2AIRQ.B3;
    const register unsigned short int DMA2AIRQ4 = 4;
    sbit  DMA2AIRQ4_bit at DMA2AIRQ.B4;
    const register unsigned short int DMA2AIRQ5 = 5;
    sbit  DMA2AIRQ5_bit at DMA2AIRQ.B5;
    const register unsigned short int DMA2AIRQ6 = 6;
    sbit  DMA2AIRQ6_bit at DMA2AIRQ.B6;

sfr unsigned short volatile DMA2SIRQ         absolute 0x3BDF;
    const register unsigned short int DMA2SIRQ0 = 0;
    sbit  DMA2SIRQ0_bit at DMA2SIRQ.B0;
    const register unsigned short int DMA2SIRQ1 = 1;
    sbit  DMA2SIRQ1_bit at DMA2SIRQ.B1;
    const register unsigned short int DMA2SIRQ2 = 2;
    sbit  DMA2SIRQ2_bit at DMA2SIRQ.B2;
    const register unsigned short int DMA2SIRQ3 = 3;
    sbit  DMA2SIRQ3_bit at DMA2SIRQ.B3;
    const register unsigned short int DMA2SIRQ4 = 4;
    sbit  DMA2SIRQ4_bit at DMA2SIRQ.B4;
    const register unsigned short int DMA2SIRQ5 = 5;
    sbit  DMA2SIRQ5_bit at DMA2SIRQ.B5;
    const register unsigned short int DMA2SIRQ6 = 6;
    sbit  DMA2SIRQ6_bit at DMA2SIRQ.B6;

sfr unsigned short volatile DMA1BUF          absolute 0x3BE9;
    const register unsigned short int DMA1BUF0 = 0;
    sbit  DMA1BUF0_bit at DMA1BUF.B0;
    const register unsigned short int DMA1BUF1 = 1;
    sbit  DMA1BUF1_bit at DMA1BUF.B1;
    const register unsigned short int DMA1BUF2 = 2;
    sbit  DMA1BUF2_bit at DMA1BUF.B2;
    const register unsigned short int DMA1BUF3 = 3;
    sbit  DMA1BUF3_bit at DMA1BUF.B3;
    const register unsigned short int DMA1BUF4 = 4;
    sbit  DMA1BUF4_bit at DMA1BUF.B4;
    const register unsigned short int DMA1BUF5 = 5;
    sbit  DMA1BUF5_bit at DMA1BUF.B5;
    const register unsigned short int DMA1BUF6 = 6;
    sbit  DMA1BUF6_bit at DMA1BUF.B6;
    const register unsigned short int DMA1BUF7 = 7;
    sbit  DMA1BUF7_bit at DMA1BUF.B7;

sfr unsigned int   volatile DMA1DCNT         absolute 0x3BEA;
sfr unsigned short volatile DMA1DCNTL        absolute 0x3BEA;
    const register unsigned short int DMA1DCNT0 = 0;
    sbit  DMA1DCNT0_bit at DMA1DCNTL.B0;
    const register unsigned short int DMA1DCNT1 = 1;
    sbit  DMA1DCNT1_bit at DMA1DCNTL.B1;
    const register unsigned short int DMA1DCNT2 = 2;
    sbit  DMA1DCNT2_bit at DMA1DCNTL.B2;
    const register unsigned short int DMA1DCNT3 = 3;
    sbit  DMA1DCNT3_bit at DMA1DCNTL.B3;
    const register unsigned short int DMA1DCNT4 = 4;
    sbit  DMA1DCNT4_bit at DMA1DCNTL.B4;
    const register unsigned short int DMA1DCNT5 = 5;
    sbit  DMA1DCNT5_bit at DMA1DCNTL.B5;
    const register unsigned short int DMA1DCNT6 = 6;
    sbit  DMA1DCNT6_bit at DMA1DCNTL.B6;
    const register unsigned short int DMA1DCNT7 = 7;
    sbit  DMA1DCNT7_bit at DMA1DCNTL.B7;

sfr unsigned short volatile DMA1DCNTH        absolute 0x3BEB;
    const register unsigned short int DMA1DCNT8 = 0;
    sbit  DMA1DCNT8_bit at DMA1DCNTH.B0;
    const register unsigned short int DMA1DCNT9 = 1;
    sbit  DMA1DCNT9_bit at DMA1DCNTH.B1;
    const register unsigned short int DMA1DCNT10 = 2;
    sbit  DMA1DCNT10_bit at DMA1DCNTH.B2;
    const register unsigned short int DMA1DCNT11 = 3;
    sbit  DMA1DCNT11_bit at DMA1DCNTH.B3;

sfr unsigned int   volatile DMA1DPTR         absolute 0x3BEC;
sfr unsigned short volatile DMA1DPTRL        absolute 0x3BEC;
    const register unsigned short int DMA1DPTR0 = 0;
    sbit  DMA1DPTR0_bit at DMA1DPTRL.B0;
    const register unsigned short int DMA1DPTR1 = 1;
    sbit  DMA1DPTR1_bit at DMA1DPTRL.B1;
    const register unsigned short int DMA1DPTR2 = 2;
    sbit  DMA1DPTR2_bit at DMA1DPTRL.B2;
    const register unsigned short int DMA1DPTR3 = 3;
    sbit  DMA1DPTR3_bit at DMA1DPTRL.B3;
    const register unsigned short int DMA1DPTR4 = 4;
    sbit  DMA1DPTR4_bit at DMA1DPTRL.B4;
    const register unsigned short int DMA1DPTR5 = 5;
    sbit  DMA1DPTR5_bit at DMA1DPTRL.B5;
    const register unsigned short int DMA1DPTR6 = 6;
    sbit  DMA1DPTR6_bit at DMA1DPTRL.B6;
    const register unsigned short int DMA1DPTR7 = 7;
    sbit  DMA1DPTR7_bit at DMA1DPTRL.B7;

sfr unsigned short volatile DMA1DPTRH        absolute 0x3BED;
    const register unsigned short int DMA1DPTR8 = 0;
    sbit  DMA1DPTR8_bit at DMA1DPTRH.B0;
    const register unsigned short int DMA1DPTR9 = 1;
    sbit  DMA1DPTR9_bit at DMA1DPTRH.B1;
    const register unsigned short int DMA1DPTR10 = 2;
    sbit  DMA1DPTR10_bit at DMA1DPTRH.B2;
    const register unsigned short int DMA1DPTR11 = 3;
    sbit  DMA1DPTR11_bit at DMA1DPTRH.B3;
    const register unsigned short int DMA1DPTR12 = 4;
    sbit  DMA1DPTR12_bit at DMA1DPTRH.B4;
    const register unsigned short int DMA1DPTR13 = 5;
    sbit  DMA1DPTR13_bit at DMA1DPTRH.B5;
    const register unsigned short int DMA1DPTR14 = 6;
    sbit  DMA1DPTR14_bit at DMA1DPTRH.B6;
    const register unsigned short int DMA1DPTR15 = 7;
    sbit  DMA1DPTR15_bit at DMA1DPTRH.B7;

sfr unsigned int   volatile DMA1DSZ          absolute 0x3BEE;
sfr unsigned short volatile DMA1DSZL         absolute 0x3BEE;
    const register unsigned short int DMA1DSZ0 = 0;
    sbit  DMA1DSZ0_bit at DMA1DSZL.B0;
    const register unsigned short int DMA1DSZ1 = 1;
    sbit  DMA1DSZ1_bit at DMA1DSZL.B1;
    const register unsigned short int DMA1DSZ2 = 2;
    sbit  DMA1DSZ2_bit at DMA1DSZL.B2;
    const register unsigned short int DMA1DSZ3 = 3;
    sbit  DMA1DSZ3_bit at DMA1DSZL.B3;
    const register unsigned short int DMA1DSZ4 = 4;
    sbit  DMA1DSZ4_bit at DMA1DSZL.B4;
    const register unsigned short int DMA1DSZ5 = 5;
    sbit  DMA1DSZ5_bit at DMA1DSZL.B5;
    const register unsigned short int DMA1DSZ6 = 6;
    sbit  DMA1DSZ6_bit at DMA1DSZL.B6;
    const register unsigned short int DMA1DSZ7 = 7;
    sbit  DMA1DSZ7_bit at DMA1DSZL.B7;

sfr unsigned short volatile DMA1DSZH         absolute 0x3BEF;
    const register unsigned short int DMA1DSZ8 = 0;
    sbit  DMA1DSZ8_bit at DMA1DSZH.B0;
    const register unsigned short int DMA1DSZ9 = 1;
    sbit  DMA1DSZ9_bit at DMA1DSZH.B1;
    const register unsigned short int DMA1DSZ10 = 2;
    sbit  DMA1DSZ10_bit at DMA1DSZH.B2;
    const register unsigned short int DMA1DSZ11 = 3;
    sbit  DMA1DSZ11_bit at DMA1DSZH.B3;

sfr unsigned int   volatile DMA1DSA          absolute 0x3BF0;
sfr unsigned short volatile DMA1DSAL         absolute 0x3BF0;
    const register unsigned short int DMA1DSA0 = 0;
    sbit  DMA1DSA0_bit at DMA1DSAL.B0;
    const register unsigned short int DMA1DSA1 = 1;
    sbit  DMA1DSA1_bit at DMA1DSAL.B1;
    const register unsigned short int DMA1DSA2 = 2;
    sbit  DMA1DSA2_bit at DMA1DSAL.B2;
    const register unsigned short int DMA1DSA3 = 3;
    sbit  DMA1DSA3_bit at DMA1DSAL.B3;
    const register unsigned short int DMA1DSA4 = 4;
    sbit  DMA1DSA4_bit at DMA1DSAL.B4;
    const register unsigned short int DMA1DSA5 = 5;
    sbit  DMA1DSA5_bit at DMA1DSAL.B5;
    const register unsigned short int DMA1DSA6 = 6;
    sbit  DMA1DSA6_bit at DMA1DSAL.B6;
    const register unsigned short int DMA1DSA7 = 7;
    sbit  DMA1DSA7_bit at DMA1DSAL.B7;

sfr unsigned short volatile DMA1DSAH         absolute 0x3BF1;
    const register unsigned short int DMA1DSA8 = 0;
    sbit  DMA1DSA8_bit at DMA1DSAH.B0;
    const register unsigned short int DMA1DSA9 = 1;
    sbit  DMA1DSA9_bit at DMA1DSAH.B1;
    const register unsigned short int DMA1DSA10 = 2;
    sbit  DMA1DSA10_bit at DMA1DSAH.B2;
    const register unsigned short int DMA1DSA11 = 3;
    sbit  DMA1DSA11_bit at DMA1DSAH.B3;
    const register unsigned short int DMA1DSA12 = 4;
    sbit  DMA1DSA12_bit at DMA1DSAH.B4;
    const register unsigned short int DMA1DSA13 = 5;
    sbit  DMA1DSA13_bit at DMA1DSAH.B5;
    const register unsigned short int DMA1DSA14 = 6;
    sbit  DMA1DSA14_bit at DMA1DSAH.B6;
    const register unsigned short int DMA1DSA15 = 7;
    sbit  DMA1DSA15_bit at DMA1DSAH.B7;

sfr unsigned int   volatile DMA1SCNT         absolute 0x3BF2;
sfr unsigned short volatile DMA1SCNTL        absolute 0x3BF2;
    const register unsigned short int DMA1SCNT0 = 0;
    sbit  DMA1SCNT0_bit at DMA1SCNTL.B0;
    const register unsigned short int DMA1SCNT1 = 1;
    sbit  DMA1SCNT1_bit at DMA1SCNTL.B1;
    const register unsigned short int DMA1SCNT2 = 2;
    sbit  DMA1SCNT2_bit at DMA1SCNTL.B2;
    const register unsigned short int DMA1SCNT3 = 3;
    sbit  DMA1SCNT3_bit at DMA1SCNTL.B3;
    const register unsigned short int DMA1SCNT4 = 4;
    sbit  DMA1SCNT4_bit at DMA1SCNTL.B4;
    const register unsigned short int DMA1SCNT5 = 5;
    sbit  DMA1SCNT5_bit at DMA1SCNTL.B5;
    const register unsigned short int DMA1SCNT6 = 6;
    sbit  DMA1SCNT6_bit at DMA1SCNTL.B6;
    const register unsigned short int DMA1SCNT7 = 7;
    sbit  DMA1SCNT7_bit at DMA1SCNTL.B7;

sfr unsigned short volatile DMA1SCNTH        absolute 0x3BF3;
    const register unsigned short int DMA1SCNT8 = 0;
    sbit  DMA1SCNT8_bit at DMA1SCNTH.B0;
    const register unsigned short int DMA1SCNT9 = 1;
    sbit  DMA1SCNT9_bit at DMA1SCNTH.B1;
    const register unsigned short int DMA1SCNT10 = 2;
    sbit  DMA1SCNT10_bit at DMA1SCNTH.B2;
    const register unsigned short int DMA1SCNT11 = 3;
    sbit  DMA1SCNT11_bit at DMA1SCNTH.B3;

sfr unsigned short volatile DMA1SPTRL        absolute 0x3BF4;
    const register unsigned short int DMA1SPTR0 = 0;
    sbit  DMA1SPTR0_bit at DMA1SPTRL.B0;
    const register unsigned short int DMA1SPTR1 = 1;
    sbit  DMA1SPTR1_bit at DMA1SPTRL.B1;
    const register unsigned short int DMA1SPTR2 = 2;
    sbit  DMA1SPTR2_bit at DMA1SPTRL.B2;
    const register unsigned short int DMA1SPTR3 = 3;
    sbit  DMA1SPTR3_bit at DMA1SPTRL.B3;
    const register unsigned short int DMA1SPTR4 = 4;
    sbit  DMA1SPTR4_bit at DMA1SPTRL.B4;
    const register unsigned short int DMA1SPTR5 = 5;
    sbit  DMA1SPTR5_bit at DMA1SPTRL.B5;
    const register unsigned short int DMA1SPTR6 = 6;
    sbit  DMA1SPTR6_bit at DMA1SPTRL.B6;
    const register unsigned short int DMA1SPTR7 = 7;
    sbit  DMA1SPTR7_bit at DMA1SPTRL.B7;

sfr unsigned short volatile DMA1SPTRH        absolute 0x3BF5;
    const register unsigned short int DMA1SPTR8 = 0;
    sbit  DMA1SPTR8_bit at DMA1SPTRH.B0;
    const register unsigned short int DMA1SPTR9 = 1;
    sbit  DMA1SPTR9_bit at DMA1SPTRH.B1;
    const register unsigned short int DMA1SPTR10 = 2;
    sbit  DMA1SPTR10_bit at DMA1SPTRH.B2;
    const register unsigned short int DMA1SPTR11 = 3;
    sbit  DMA1SPTR11_bit at DMA1SPTRH.B3;
    const register unsigned short int DMA1SPTR12 = 4;
    sbit  DMA1SPTR12_bit at DMA1SPTRH.B4;
    const register unsigned short int DMA1SPTR13 = 5;
    sbit  DMA1SPTR13_bit at DMA1SPTRH.B5;
    const register unsigned short int DMA1SPTR14 = 6;
    sbit  DMA1SPTR14_bit at DMA1SPTRH.B6;
    const register unsigned short int DMA1SPTR15 = 7;
    sbit  DMA1SPTR15_bit at DMA1SPTRH.B7;

sfr unsigned short volatile DMA1SPTRU        absolute 0x3BF6;
    const register unsigned short int DMA1SPTR16 = 0;
    sbit  DMA1SPTR16_bit at DMA1SPTRU.B0;
    const register unsigned short int DMA1SPTR17 = 1;
    sbit  DMA1SPTR17_bit at DMA1SPTRU.B1;
    const register unsigned short int DMA1SPTR18 = 2;
    sbit  DMA1SPTR18_bit at DMA1SPTRU.B2;
    const register unsigned short int DMA1SPTR19 = 3;
    sbit  DMA1SPTR19_bit at DMA1SPTRU.B3;
    const register unsigned short int DMA1SPTR20 = 4;
    sbit  DMA1SPTR20_bit at DMA1SPTRU.B4;
    const register unsigned short int DMA1SPTR21 = 5;
    sbit  DMA1SPTR21_bit at DMA1SPTRU.B5;

sfr unsigned int   volatile DMA1SSZ          absolute 0x3BF7;
sfr unsigned short volatile DMA1SSZL         absolute 0x3BF7;
    const register unsigned short int DMA1SSZ0 = 0;
    sbit  DMA1SSZ0_bit at DMA1SSZL.B0;
    const register unsigned short int DMA1SSZ1 = 1;
    sbit  DMA1SSZ1_bit at DMA1SSZL.B1;
    const register unsigned short int DMA1SSZ2 = 2;
    sbit  DMA1SSZ2_bit at DMA1SSZL.B2;
    const register unsigned short int DMA1SSZ3 = 3;
    sbit  DMA1SSZ3_bit at DMA1SSZL.B3;
    const register unsigned short int DMA1SSZ4 = 4;
    sbit  DMA1SSZ4_bit at DMA1SSZL.B4;
    const register unsigned short int DMA1SSZ5 = 5;
    sbit  DMA1SSZ5_bit at DMA1SSZL.B5;
    const register unsigned short int DMA1SSZ6 = 6;
    sbit  DMA1SSZ6_bit at DMA1SSZL.B6;
    const register unsigned short int DMA1SSZ7 = 7;
    sbit  DMA1SSZ7_bit at DMA1SSZL.B7;

sfr unsigned short volatile DMA1SSZH         absolute 0x3BF8;
    const register unsigned short int DMA1SSZ8 = 0;
    sbit  DMA1SSZ8_bit at DMA1SSZH.B0;
    const register unsigned short int DMA1SSZ9 = 1;
    sbit  DMA1SSZ9_bit at DMA1SSZH.B1;
    const register unsigned short int DMA1SSZ10 = 2;
    sbit  DMA1SSZ10_bit at DMA1SSZH.B2;
    const register unsigned short int DMA1SSZ11 = 3;
    sbit  DMA1SSZ11_bit at DMA1SSZH.B3;

sfr unsigned short volatile DMA1SSAL         absolute 0x3BF9;
    const register unsigned short int DMA1SSA0 = 0;
    sbit  DMA1SSA0_bit at DMA1SSAL.B0;
    const register unsigned short int DMA1SSA1 = 1;
    sbit  DMA1SSA1_bit at DMA1SSAL.B1;
    const register unsigned short int DMA1SSA2 = 2;
    sbit  DMA1SSA2_bit at DMA1SSAL.B2;
    const register unsigned short int DMA1SSA3 = 3;
    sbit  DMA1SSA3_bit at DMA1SSAL.B3;
    const register unsigned short int DMA1SSA4 = 4;
    sbit  DMA1SSA4_bit at DMA1SSAL.B4;
    const register unsigned short int DMA1SSA5 = 5;
    sbit  DMA1SSA5_bit at DMA1SSAL.B5;
    const register unsigned short int DMA1SSA6 = 6;
    sbit  DMA1SSA6_bit at DMA1SSAL.B6;
    const register unsigned short int DMA1SSA7 = 7;
    sbit  DMA1SSA7_bit at DMA1SSAL.B7;

sfr unsigned short volatile DMA1SSAH         absolute 0x3BFA;
    const register unsigned short int DMA1SSA8 = 0;
    sbit  DMA1SSA8_bit at DMA1SSAH.B0;
    const register unsigned short int DMA1SSA9 = 1;
    sbit  DMA1SSA9_bit at DMA1SSAH.B1;
    const register unsigned short int DMA1SSA10 = 2;
    sbit  DMA1SSA10_bit at DMA1SSAH.B2;
    const register unsigned short int DMA1SSA11 = 3;
    sbit  DMA1SSA11_bit at DMA1SSAH.B3;
    const register unsigned short int DMA1SSA12 = 4;
    sbit  DMA1SSA12_bit at DMA1SSAH.B4;
    const register unsigned short int DMA1SSA13 = 5;
    sbit  DMA1SSA13_bit at DMA1SSAH.B5;
    const register unsigned short int DMA1SSA14 = 6;
    sbit  DMA1SSA14_bit at DMA1SSAH.B6;
    const register unsigned short int DMA1SSA15 = 7;
    sbit  DMA1SSA15_bit at DMA1SSAH.B7;

sfr unsigned short volatile DMA1SSAU         absolute 0x3BFB;
    const register unsigned short int DMA1SSA16 = 0;
    sbit  DMA1SSA16_bit at DMA1SSAU.B0;
    const register unsigned short int DMA1SSA17 = 1;
    sbit  DMA1SSA17_bit at DMA1SSAU.B1;
    const register unsigned short int DMA1SSA18 = 2;
    sbit  DMA1SSA18_bit at DMA1SSAU.B2;
    const register unsigned short int DMA1SSA19 = 3;
    sbit  DMA1SSA19_bit at DMA1SSAU.B3;
    const register unsigned short int DMA1SSA20 = 4;
    sbit  DMA1SSA20_bit at DMA1SSAU.B4;
    const register unsigned short int DMA1SSA21 = 5;
    sbit  DMA1SSA21_bit at DMA1SSAU.B5;

sfr unsigned short volatile DMA1CON0         absolute 0x3BFC;
    const register unsigned short int DMA1XIP = 0;
    sbit  DMA1XIP_bit at DMA1CON0.B0;
    const register unsigned short int DMA1AIRQEN = 2;
    sbit  DMA1AIRQEN_bit at DMA1CON0.B2;
    const register unsigned short int DMA1DGO = 5;
    sbit  DMA1DGO_bit at DMA1CON0.B5;
    const register unsigned short int DMA1SIRQEN = 6;
    sbit  DMA1SIRQEN_bit at DMA1CON0.B6;
    const register unsigned short int DMA1EN = 7;
    sbit  DMA1EN_bit at DMA1CON0.B7;

sfr unsigned short volatile DMA1CON1         absolute 0x3BFD;
sfr unsigned short volatile DMA1AIRQ         absolute 0x3BFE;
    const register unsigned short int DMA1AIRQ0 = 0;
    sbit  DMA1AIRQ0_bit at DMA1AIRQ.B0;
    const register unsigned short int DMA1AIRQ1 = 1;
    sbit  DMA1AIRQ1_bit at DMA1AIRQ.B1;
    const register unsigned short int DMA1AIRQ2 = 2;
    sbit  DMA1AIRQ2_bit at DMA1AIRQ.B2;
    const register unsigned short int DMA1AIRQ3 = 3;
    sbit  DMA1AIRQ3_bit at DMA1AIRQ.B3;
    const register unsigned short int DMA1AIRQ4 = 4;
    sbit  DMA1AIRQ4_bit at DMA1AIRQ.B4;
    const register unsigned short int DMA1AIRQ5 = 5;
    sbit  DMA1AIRQ5_bit at DMA1AIRQ.B5;
    const register unsigned short int DMA1AIRQ6 = 6;
    sbit  DMA1AIRQ6_bit at DMA1AIRQ.B6;

sfr unsigned short volatile DMA1SIRQ         absolute 0x3BFF;
    const register unsigned short int DMA1SIRQ0 = 0;
    sbit  DMA1SIRQ0_bit at DMA1SIRQ.B0;
    const register unsigned short int DMA1SIRQ1 = 1;
    sbit  DMA1SIRQ1_bit at DMA1SIRQ.B1;
    const register unsigned short int DMA1SIRQ2 = 2;
    sbit  DMA1SIRQ2_bit at DMA1SIRQ.B2;
    const register unsigned short int DMA1SIRQ3 = 3;
    sbit  DMA1SIRQ3_bit at DMA1SIRQ.B3;
    const register unsigned short int DMA1SIRQ4 = 4;
    sbit  DMA1SIRQ4_bit at DMA1SIRQ.B4;
    const register unsigned short int DMA1SIRQ5 = 5;
    sbit  DMA1SIRQ5_bit at DMA1SIRQ.B5;
    const register unsigned short int DMA1SIRQ6 = 6;
    sbit  DMA1SIRQ6_bit at DMA1SIRQ.B6;

sfr unsigned short volatile CLC4CON          absolute 0x3C56;
    const register unsigned short int LC4MODE0 = 0;
    sbit  LC4MODE0_bit at CLC4CON.B0;
    const register unsigned short int LC4MODE1 = 1;
    sbit  LC4MODE1_bit at CLC4CON.B1;
    const register unsigned short int LC4MODE2 = 2;
    sbit  LC4MODE2_bit at CLC4CON.B2;
    const register unsigned short int LC4INTN = 3;
    sbit  LC4INTN_bit at CLC4CON.B3;
    const register unsigned short int LC4INTP = 4;
    sbit  LC4INTP_bit at CLC4CON.B4;
    const register unsigned short int LC4OUT = 5;
    sbit  LC4OUT_bit at CLC4CON.B5;
    const register unsigned short int LC4OE = 6;
    sbit  LC4OE_bit at CLC4CON.B6;
    const register unsigned short int LC4EN = 7;
    sbit  LC4EN_bit at CLC4CON.B7;

sfr unsigned short volatile CLC4POL          absolute 0x3C57;
    const register unsigned short int LC4G1POL = 0;
    sbit  LC4G1POL_bit at CLC4POL.B0;
    const register unsigned short int LC4G2POL = 1;
    sbit  LC4G2POL_bit at CLC4POL.B1;
    const register unsigned short int LC4G3POL = 2;
    sbit  LC4G3POL_bit at CLC4POL.B2;
    const register unsigned short int LC4G4POL = 3;
    sbit  LC4G4POL_bit at CLC4POL.B3;
    const register unsigned short int LC4POL = 7;
    sbit  LC4POL_bit at CLC4POL.B7;

sfr unsigned short volatile CLC4SEL0         absolute 0x3C58;
    const register unsigned short int LC4D1S0 = 0;
    sbit  LC4D1S0_bit at CLC4SEL0.B0;
    const register unsigned short int LC4D1S1 = 1;
    sbit  LC4D1S1_bit at CLC4SEL0.B1;
    const register unsigned short int LC4D1S2 = 2;
    sbit  LC4D1S2_bit at CLC4SEL0.B2;
    const register unsigned short int LC4D1S3 = 3;
    sbit  LC4D1S3_bit at CLC4SEL0.B3;
    const register unsigned short int LC4D1S4 = 4;
    sbit  LC4D1S4_bit at CLC4SEL0.B4;
    const register unsigned short int LC4D1S5 = 5;
    sbit  LC4D1S5_bit at CLC4SEL0.B5;
    const register unsigned short int LC4D1S6 = 6;
    sbit  LC4D1S6_bit at CLC4SEL0.B6;
    const register unsigned short int LC4D1S7 = 7;
    sbit  LC4D1S7_bit at CLC4SEL0.B7;

sfr unsigned short volatile CLC4SEL1         absolute 0x3C59;
    const register unsigned short int LC4D2S0 = 0;
    sbit  LC4D2S0_bit at CLC4SEL1.B0;
    const register unsigned short int LC4D2S1 = 1;
    sbit  LC4D2S1_bit at CLC4SEL1.B1;
    const register unsigned short int LC4D2S2 = 2;
    sbit  LC4D2S2_bit at CLC4SEL1.B2;
    const register unsigned short int LC4D2S3 = 3;
    sbit  LC4D2S3_bit at CLC4SEL1.B3;
    const register unsigned short int LC4D2S4 = 4;
    sbit  LC4D2S4_bit at CLC4SEL1.B4;
    const register unsigned short int LC4D2S5 = 5;
    sbit  LC4D2S5_bit at CLC4SEL1.B5;
    const register unsigned short int LC4D2S6 = 6;
    sbit  LC4D2S6_bit at CLC4SEL1.B6;
    const register unsigned short int LC4D2S7 = 7;
    sbit  LC4D2S7_bit at CLC4SEL1.B7;

sfr unsigned short volatile CLC4SEL2         absolute 0x3C5A;
    const register unsigned short int LC4D3S0 = 0;
    sbit  LC4D3S0_bit at CLC4SEL2.B0;
    const register unsigned short int LC4D3S1 = 1;
    sbit  LC4D3S1_bit at CLC4SEL2.B1;
    const register unsigned short int LC4D3S2 = 2;
    sbit  LC4D3S2_bit at CLC4SEL2.B2;
    const register unsigned short int LC4D3S3 = 3;
    sbit  LC4D3S3_bit at CLC4SEL2.B3;
    const register unsigned short int LC4D3S4 = 4;
    sbit  LC4D3S4_bit at CLC4SEL2.B4;
    const register unsigned short int LC4D3S5 = 5;
    sbit  LC4D3S5_bit at CLC4SEL2.B5;
    const register unsigned short int LC4D3S6 = 6;
    sbit  LC4D3S6_bit at CLC4SEL2.B6;
    const register unsigned short int LC4D3S7 = 7;
    sbit  LC4D3S7_bit at CLC4SEL2.B7;

sfr unsigned short volatile CLC4SEL3         absolute 0x3C5B;
    const register unsigned short int LC4D4S0 = 0;
    sbit  LC4D4S0_bit at CLC4SEL3.B0;
    const register unsigned short int LC4D4S1 = 1;
    sbit  LC4D4S1_bit at CLC4SEL3.B1;
    const register unsigned short int LC4D4S2 = 2;
    sbit  LC4D4S2_bit at CLC4SEL3.B2;
    const register unsigned short int LC4D4S3 = 3;
    sbit  LC4D4S3_bit at CLC4SEL3.B3;
    const register unsigned short int LC4D4S4 = 4;
    sbit  LC4D4S4_bit at CLC4SEL3.B4;
    const register unsigned short int LC4D4S5 = 5;
    sbit  LC4D4S5_bit at CLC4SEL3.B5;
    const register unsigned short int LC4D4S6 = 6;
    sbit  LC4D4S6_bit at CLC4SEL3.B6;
    const register unsigned short int LC4D4S7 = 7;
    sbit  LC4D4S7_bit at CLC4SEL3.B7;

sfr unsigned short volatile CLC4GLS0         absolute 0x3C5C;
    const register unsigned short int LC4G1D1N = 0;
    sbit  LC4G1D1N_bit at CLC4GLS0.B0;
    const register unsigned short int LC4G1D1T = 1;
    sbit  LC4G1D1T_bit at CLC4GLS0.B1;
    const register unsigned short int LC4G1D2N = 2;
    sbit  LC4G1D2N_bit at CLC4GLS0.B2;
    const register unsigned short int LC4G1D2T = 3;
    sbit  LC4G1D2T_bit at CLC4GLS0.B3;
    const register unsigned short int LC4G1D3N = 4;
    sbit  LC4G1D3N_bit at CLC4GLS0.B4;
    const register unsigned short int LC4G1D3T = 5;
    sbit  LC4G1D3T_bit at CLC4GLS0.B5;
    const register unsigned short int LC4G1D4N = 6;
    sbit  LC4G1D4N_bit at CLC4GLS0.B6;
    const register unsigned short int LC4G1D4T = 7;
    sbit  LC4G1D4T_bit at CLC4GLS0.B7;

sfr unsigned short volatile CLC4GLS1         absolute 0x3C5D;
    const register unsigned short int LC4G2D1N = 0;
    sbit  LC4G2D1N_bit at CLC4GLS1.B0;
    const register unsigned short int LC4G2D1T = 1;
    sbit  LC4G2D1T_bit at CLC4GLS1.B1;
    const register unsigned short int LC4G2D2N = 2;
    sbit  LC4G2D2N_bit at CLC4GLS1.B2;
    const register unsigned short int LC4G2D2T = 3;
    sbit  LC4G2D2T_bit at CLC4GLS1.B3;
    const register unsigned short int LC4G2D3N = 4;
    sbit  LC4G2D3N_bit at CLC4GLS1.B4;
    const register unsigned short int LC4G2D3T = 5;
    sbit  LC4G2D3T_bit at CLC4GLS1.B5;
    const register unsigned short int LC4G2D4N = 6;
    sbit  LC4G2D4N_bit at CLC4GLS1.B6;
    const register unsigned short int LC4G2D4T = 7;
    sbit  LC4G2D4T_bit at CLC4GLS1.B7;

sfr unsigned short volatile CLC4GLS2         absolute 0x3C5E;
    const register unsigned short int LC4G3D1N = 0;
    sbit  LC4G3D1N_bit at CLC4GLS2.B0;
    const register unsigned short int LC4G3D1T = 1;
    sbit  LC4G3D1T_bit at CLC4GLS2.B1;
    const register unsigned short int LC4G3D2N = 2;
    sbit  LC4G3D2N_bit at CLC4GLS2.B2;
    const register unsigned short int LC4G3D2T = 3;
    sbit  LC4G3D2T_bit at CLC4GLS2.B3;
    const register unsigned short int LC4G3D3N = 4;
    sbit  LC4G3D3N_bit at CLC4GLS2.B4;
    const register unsigned short int LC4G3D3T = 5;
    sbit  LC4G3D3T_bit at CLC4GLS2.B5;
    const register unsigned short int LC4G3D4N = 6;
    sbit  LC4G3D4N_bit at CLC4GLS2.B6;
    const register unsigned short int LC4G3D4T = 7;
    sbit  LC4G3D4T_bit at CLC4GLS2.B7;

sfr unsigned short volatile CLC4GLS3         absolute 0x3C5F;
    const register unsigned short int LC4G4D1N = 0;
    sbit  LC4G4D1N_bit at CLC4GLS3.B0;
    const register unsigned short int LC4G4D1T = 1;
    sbit  LC4G4D1T_bit at CLC4GLS3.B1;
    const register unsigned short int LC4G4D2N = 2;
    sbit  LC4G4D2N_bit at CLC4GLS3.B2;
    const register unsigned short int LC4G4D2T = 3;
    sbit  LC4G4D2T_bit at CLC4GLS3.B3;
    const register unsigned short int LC4G4D3N = 4;
    sbit  LC4G4D3N_bit at CLC4GLS3.B4;
    const register unsigned short int LC4G4D3T = 5;
    sbit  LC4G4D3T_bit at CLC4GLS3.B5;
    const register unsigned short int LC4G4D4N = 6;
    sbit  LC4G4D4N_bit at CLC4GLS3.B6;
    const register unsigned short int LC4G4D4T = 7;
    sbit  LC4G4D4T_bit at CLC4GLS3.B7;

sfr unsigned short volatile CLC3CON          absolute 0x3C60;
    const register unsigned short int LC3MODE0 = 0;
    sbit  LC3MODE0_bit at CLC3CON.B0;
    const register unsigned short int LC3MODE1 = 1;
    sbit  LC3MODE1_bit at CLC3CON.B1;
    const register unsigned short int LC3MODE2 = 2;
    sbit  LC3MODE2_bit at CLC3CON.B2;
    const register unsigned short int LC3INTN = 3;
    sbit  LC3INTN_bit at CLC3CON.B3;
    const register unsigned short int LC3INTP = 4;
    sbit  LC3INTP_bit at CLC3CON.B4;
    const register unsigned short int LC3OUT = 5;
    sbit  LC3OUT_bit at CLC3CON.B5;
    const register unsigned short int LC3OE = 6;
    sbit  LC3OE_bit at CLC3CON.B6;
    const register unsigned short int LC3EN = 7;
    sbit  LC3EN_bit at CLC3CON.B7;

sfr unsigned short volatile CLC3POL          absolute 0x3C61;
    const register unsigned short int LC3G1POL = 0;
    sbit  LC3G1POL_bit at CLC3POL.B0;
    const register unsigned short int LC3G2POL = 1;
    sbit  LC3G2POL_bit at CLC3POL.B1;
    const register unsigned short int LC3G3POL = 2;
    sbit  LC3G3POL_bit at CLC3POL.B2;
    const register unsigned short int LC3G4POL = 3;
    sbit  LC3G4POL_bit at CLC3POL.B3;
    const register unsigned short int LC3POL = 7;
    sbit  LC3POL_bit at CLC3POL.B7;

sfr unsigned short volatile CLC3SEL0         absolute 0x3C62;
    const register unsigned short int LC3D1S0 = 0;
    sbit  LC3D1S0_bit at CLC3SEL0.B0;
    const register unsigned short int LC3D1S1 = 1;
    sbit  LC3D1S1_bit at CLC3SEL0.B1;
    const register unsigned short int LC3D1S2 = 2;
    sbit  LC3D1S2_bit at CLC3SEL0.B2;
    const register unsigned short int LC3D1S3 = 3;
    sbit  LC3D1S3_bit at CLC3SEL0.B3;
    const register unsigned short int LC3D1S4 = 4;
    sbit  LC3D1S4_bit at CLC3SEL0.B4;
    const register unsigned short int LC3D1S5 = 5;
    sbit  LC3D1S5_bit at CLC3SEL0.B5;
    const register unsigned short int LC3D1S6 = 6;
    sbit  LC3D1S6_bit at CLC3SEL0.B6;
    const register unsigned short int LC3D1S7 = 7;
    sbit  LC3D1S7_bit at CLC3SEL0.B7;

sfr unsigned short volatile CLC3SEL1         absolute 0x3C63;
    const register unsigned short int LC3D2S0 = 0;
    sbit  LC3D2S0_bit at CLC3SEL1.B0;
    const register unsigned short int LC3D2S1 = 1;
    sbit  LC3D2S1_bit at CLC3SEL1.B1;
    const register unsigned short int LC3D2S2 = 2;
    sbit  LC3D2S2_bit at CLC3SEL1.B2;
    const register unsigned short int LC3D2S3 = 3;
    sbit  LC3D2S3_bit at CLC3SEL1.B3;
    const register unsigned short int LC3D2S4 = 4;
    sbit  LC3D2S4_bit at CLC3SEL1.B4;
    const register unsigned short int LC3D2S5 = 5;
    sbit  LC3D2S5_bit at CLC3SEL1.B5;
    const register unsigned short int LC3D2S6 = 6;
    sbit  LC3D2S6_bit at CLC3SEL1.B6;
    const register unsigned short int LC3D2S7 = 7;
    sbit  LC3D2S7_bit at CLC3SEL1.B7;

sfr unsigned short volatile CLC3SEL2         absolute 0x3C64;
    const register unsigned short int LC3D3S0 = 0;
    sbit  LC3D3S0_bit at CLC3SEL2.B0;
    const register unsigned short int LC3D3S1 = 1;
    sbit  LC3D3S1_bit at CLC3SEL2.B1;
    const register unsigned short int LC3D3S2 = 2;
    sbit  LC3D3S2_bit at CLC3SEL2.B2;
    const register unsigned short int LC3D3S3 = 3;
    sbit  LC3D3S3_bit at CLC3SEL2.B3;
    const register unsigned short int LC3D3S4 = 4;
    sbit  LC3D3S4_bit at CLC3SEL2.B4;
    const register unsigned short int LC3D3S5 = 5;
    sbit  LC3D3S5_bit at CLC3SEL2.B5;
    const register unsigned short int LC3D3S6 = 6;
    sbit  LC3D3S6_bit at CLC3SEL2.B6;
    const register unsigned short int LC3D3S7 = 7;
    sbit  LC3D3S7_bit at CLC3SEL2.B7;

sfr unsigned short volatile CLC3SEL3         absolute 0x3C65;
    const register unsigned short int LC3D4S0 = 0;
    sbit  LC3D4S0_bit at CLC3SEL3.B0;
    const register unsigned short int LC3D4S1 = 1;
    sbit  LC3D4S1_bit at CLC3SEL3.B1;
    const register unsigned short int LC3D4S2 = 2;
    sbit  LC3D4S2_bit at CLC3SEL3.B2;
    const register unsigned short int LC3D4S3 = 3;
    sbit  LC3D4S3_bit at CLC3SEL3.B3;
    const register unsigned short int LC3D4S4 = 4;
    sbit  LC3D4S4_bit at CLC3SEL3.B4;
    const register unsigned short int LC3D4S5 = 5;
    sbit  LC3D4S5_bit at CLC3SEL3.B5;
    const register unsigned short int LC3D4S6 = 6;
    sbit  LC3D4S6_bit at CLC3SEL3.B6;
    const register unsigned short int LC3D4S7 = 7;
    sbit  LC3D4S7_bit at CLC3SEL3.B7;

sfr unsigned short volatile CLC3GLS0         absolute 0x3C66;
    const register unsigned short int LC3G1D1N = 0;
    sbit  LC3G1D1N_bit at CLC3GLS0.B0;
    const register unsigned short int LC3G1D1T = 1;
    sbit  LC3G1D1T_bit at CLC3GLS0.B1;
    const register unsigned short int LC3G1D2N = 2;
    sbit  LC3G1D2N_bit at CLC3GLS0.B2;
    const register unsigned short int LC3G1D2T = 3;
    sbit  LC3G1D2T_bit at CLC3GLS0.B3;
    const register unsigned short int LC3G1D3N = 4;
    sbit  LC3G1D3N_bit at CLC3GLS0.B4;
    const register unsigned short int LC3G1D3T = 5;
    sbit  LC3G1D3T_bit at CLC3GLS0.B5;
    const register unsigned short int LC3G1D4N = 6;
    sbit  LC3G1D4N_bit at CLC3GLS0.B6;
    const register unsigned short int LC3G1D4T = 7;
    sbit  LC3G1D4T_bit at CLC3GLS0.B7;

sfr unsigned short volatile CLC3GLS1         absolute 0x3C67;
    const register unsigned short int LC3G2D1N = 0;
    sbit  LC3G2D1N_bit at CLC3GLS1.B0;
    const register unsigned short int LC3G2D1T = 1;
    sbit  LC3G2D1T_bit at CLC3GLS1.B1;
    const register unsigned short int LC3G2D2N = 2;
    sbit  LC3G2D2N_bit at CLC3GLS1.B2;
    const register unsigned short int LC3G2D2T = 3;
    sbit  LC3G2D2T_bit at CLC3GLS1.B3;
    const register unsigned short int LC3G2D3N = 4;
    sbit  LC3G2D3N_bit at CLC3GLS1.B4;
    const register unsigned short int LC3G2D3T = 5;
    sbit  LC3G2D3T_bit at CLC3GLS1.B5;
    const register unsigned short int LC3G2D4N = 6;
    sbit  LC3G2D4N_bit at CLC3GLS1.B6;
    const register unsigned short int LC3G2D4T = 7;
    sbit  LC3G2D4T_bit at CLC3GLS1.B7;

sfr unsigned short volatile CLC3GLS2         absolute 0x3C68;
    const register unsigned short int LC3G3D1N = 0;
    sbit  LC3G3D1N_bit at CLC3GLS2.B0;
    const register unsigned short int LC3G3D1T = 1;
    sbit  LC3G3D1T_bit at CLC3GLS2.B1;
    const register unsigned short int LC3G3D2N = 2;
    sbit  LC3G3D2N_bit at CLC3GLS2.B2;
    const register unsigned short int LC3G3D2T = 3;
    sbit  LC3G3D2T_bit at CLC3GLS2.B3;
    const register unsigned short int LC3G3D3N = 4;
    sbit  LC3G3D3N_bit at CLC3GLS2.B4;
    const register unsigned short int LC3G3D3T = 5;
    sbit  LC3G3D3T_bit at CLC3GLS2.B5;
    const register unsigned short int LC3G3D4N = 6;
    sbit  LC3G3D4N_bit at CLC3GLS2.B6;
    const register unsigned short int LC3G3D4T = 7;
    sbit  LC3G3D4T_bit at CLC3GLS2.B7;

sfr unsigned short volatile CLC3GLS3         absolute 0x3C69;
    const register unsigned short int LC3G4D1N = 0;
    sbit  LC3G4D1N_bit at CLC3GLS3.B0;
    const register unsigned short int LC3G4D1T = 1;
    sbit  LC3G4D1T_bit at CLC3GLS3.B1;
    const register unsigned short int LC3G4D2N = 2;
    sbit  LC3G4D2N_bit at CLC3GLS3.B2;
    const register unsigned short int LC3G4D2T = 3;
    sbit  LC3G4D2T_bit at CLC3GLS3.B3;
    const register unsigned short int LC3G4D3N = 4;
    sbit  LC3G4D3N_bit at CLC3GLS3.B4;
    const register unsigned short int LC3G4D3T = 5;
    sbit  LC3G4D3T_bit at CLC3GLS3.B5;
    const register unsigned short int LC3G4D4N = 6;
    sbit  LC3G4D4N_bit at CLC3GLS3.B6;
    const register unsigned short int LC3G4D4T = 7;
    sbit  LC3G4D4T_bit at CLC3GLS3.B7;

sfr unsigned short volatile CLC2CON          absolute 0x3C6A;
    const register unsigned short int LC2MODE0 = 0;
    sbit  LC2MODE0_bit at CLC2CON.B0;
    const register unsigned short int LC2MODE1 = 1;
    sbit  LC2MODE1_bit at CLC2CON.B1;
    const register unsigned short int LC2MODE2 = 2;
    sbit  LC2MODE2_bit at CLC2CON.B2;
    const register unsigned short int LC2INTN = 3;
    sbit  LC2INTN_bit at CLC2CON.B3;
    const register unsigned short int LC2INTP = 4;
    sbit  LC2INTP_bit at CLC2CON.B4;
    const register unsigned short int LC2OUT = 5;
    sbit  LC2OUT_bit at CLC2CON.B5;
    const register unsigned short int LC2OE = 6;
    sbit  LC2OE_bit at CLC2CON.B6;
    const register unsigned short int LC2EN = 7;
    sbit  LC2EN_bit at CLC2CON.B7;

sfr unsigned short volatile CLC2POL          absolute 0x3C6B;
    const register unsigned short int LC2G1POL = 0;
    sbit  LC2G1POL_bit at CLC2POL.B0;
    const register unsigned short int LC2G2POL = 1;
    sbit  LC2G2POL_bit at CLC2POL.B1;
    const register unsigned short int LC2G3POL = 2;
    sbit  LC2G3POL_bit at CLC2POL.B2;
    const register unsigned short int LC2G4POL = 3;
    sbit  LC2G4POL_bit at CLC2POL.B3;
    const register unsigned short int LC2POL = 7;
    sbit  LC2POL_bit at CLC2POL.B7;

sfr unsigned short volatile CLC2SEL0         absolute 0x3C6C;
    const register unsigned short int LC2D1S0 = 0;
    sbit  LC2D1S0_bit at CLC2SEL0.B0;
    const register unsigned short int LC2D1S1 = 1;
    sbit  LC2D1S1_bit at CLC2SEL0.B1;
    const register unsigned short int LC2D1S2 = 2;
    sbit  LC2D1S2_bit at CLC2SEL0.B2;
    const register unsigned short int LC2D1S3 = 3;
    sbit  LC2D1S3_bit at CLC2SEL0.B3;
    const register unsigned short int LC2D1S4 = 4;
    sbit  LC2D1S4_bit at CLC2SEL0.B4;
    const register unsigned short int LC2D1S5 = 5;
    sbit  LC2D1S5_bit at CLC2SEL0.B5;
    const register unsigned short int LC2D1S6 = 6;
    sbit  LC2D1S6_bit at CLC2SEL0.B6;
    const register unsigned short int LC2D1S7 = 7;
    sbit  LC2D1S7_bit at CLC2SEL0.B7;

sfr unsigned short volatile CLC2SEL1         absolute 0x3C6D;
    const register unsigned short int LC2D2S0 = 0;
    sbit  LC2D2S0_bit at CLC2SEL1.B0;
    const register unsigned short int LC2D2S1 = 1;
    sbit  LC2D2S1_bit at CLC2SEL1.B1;
    const register unsigned short int LC2D2S2 = 2;
    sbit  LC2D2S2_bit at CLC2SEL1.B2;
    const register unsigned short int LC2D2S3 = 3;
    sbit  LC2D2S3_bit at CLC2SEL1.B3;
    const register unsigned short int LC2D2S4 = 4;
    sbit  LC2D2S4_bit at CLC2SEL1.B4;
    const register unsigned short int LC2D2S5 = 5;
    sbit  LC2D2S5_bit at CLC2SEL1.B5;
    const register unsigned short int LC2D2S6 = 6;
    sbit  LC2D2S6_bit at CLC2SEL1.B6;
    const register unsigned short int LC2D2S7 = 7;
    sbit  LC2D2S7_bit at CLC2SEL1.B7;

sfr unsigned short volatile CLC2SEL2         absolute 0x3C6E;
    const register unsigned short int LC2D3S0 = 0;
    sbit  LC2D3S0_bit at CLC2SEL2.B0;
    const register unsigned short int LC2D3S1 = 1;
    sbit  LC2D3S1_bit at CLC2SEL2.B1;
    const register unsigned short int LC2D3S2 = 2;
    sbit  LC2D3S2_bit at CLC2SEL2.B2;
    const register unsigned short int LC2D3S3 = 3;
    sbit  LC2D3S3_bit at CLC2SEL2.B3;
    const register unsigned short int LC2D3S4 = 4;
    sbit  LC2D3S4_bit at CLC2SEL2.B4;
    const register unsigned short int LC2D3S5 = 5;
    sbit  LC2D3S5_bit at CLC2SEL2.B5;
    const register unsigned short int LC2D3S6 = 6;
    sbit  LC2D3S6_bit at CLC2SEL2.B6;
    const register unsigned short int LC2D3S7 = 7;
    sbit  LC2D3S7_bit at CLC2SEL2.B7;

sfr unsigned short volatile CLC2SEL3         absolute 0x3C6F;
    const register unsigned short int LC2D4S0 = 0;
    sbit  LC2D4S0_bit at CLC2SEL3.B0;
    const register unsigned short int LC2D4S1 = 1;
    sbit  LC2D4S1_bit at CLC2SEL3.B1;
    const register unsigned short int LC2D4S2 = 2;
    sbit  LC2D4S2_bit at CLC2SEL3.B2;
    const register unsigned short int LC2D4S3 = 3;
    sbit  LC2D4S3_bit at CLC2SEL3.B3;
    const register unsigned short int LC2D4S4 = 4;
    sbit  LC2D4S4_bit at CLC2SEL3.B4;
    const register unsigned short int LC2D4S5 = 5;
    sbit  LC2D4S5_bit at CLC2SEL3.B5;
    const register unsigned short int LC2D4S6 = 6;
    sbit  LC2D4S6_bit at CLC2SEL3.B6;
    const register unsigned short int LC2D4S7 = 7;
    sbit  LC2D4S7_bit at CLC2SEL3.B7;

sfr unsigned short volatile CLC2GLS0         absolute 0x3C70;
    const register unsigned short int LC2G1D1N = 0;
    sbit  LC2G1D1N_bit at CLC2GLS0.B0;
    const register unsigned short int LC2G1D1T = 1;
    sbit  LC2G1D1T_bit at CLC2GLS0.B1;
    const register unsigned short int LC2G1D2N = 2;
    sbit  LC2G1D2N_bit at CLC2GLS0.B2;
    const register unsigned short int LC2G1D2T = 3;
    sbit  LC2G1D2T_bit at CLC2GLS0.B3;
    const register unsigned short int LC2G1D3N = 4;
    sbit  LC2G1D3N_bit at CLC2GLS0.B4;
    const register unsigned short int LC2G1D3T = 5;
    sbit  LC2G1D3T_bit at CLC2GLS0.B5;
    const register unsigned short int LC2G1D4N = 6;
    sbit  LC2G1D4N_bit at CLC2GLS0.B6;
    const register unsigned short int LC2G1D4T = 7;
    sbit  LC2G1D4T_bit at CLC2GLS0.B7;

sfr unsigned short volatile CLC2GLS1         absolute 0x3C71;
    const register unsigned short int LC2G2D1N = 0;
    sbit  LC2G2D1N_bit at CLC2GLS1.B0;
    const register unsigned short int LC2G2D1T = 1;
    sbit  LC2G2D1T_bit at CLC2GLS1.B1;
    const register unsigned short int LC2G2D2N = 2;
    sbit  LC2G2D2N_bit at CLC2GLS1.B2;
    const register unsigned short int LC2G2D2T = 3;
    sbit  LC2G2D2T_bit at CLC2GLS1.B3;
    const register unsigned short int LC2G2D3N = 4;
    sbit  LC2G2D3N_bit at CLC2GLS1.B4;
    const register unsigned short int LC2G2D3T = 5;
    sbit  LC2G2D3T_bit at CLC2GLS1.B5;
    const register unsigned short int LC2G2D4N = 6;
    sbit  LC2G2D4N_bit at CLC2GLS1.B6;
    const register unsigned short int LC2G2D4T = 7;
    sbit  LC2G2D4T_bit at CLC2GLS1.B7;

sfr unsigned short volatile CLC2GLS2         absolute 0x3C72;
    const register unsigned short int LC2G3D1N = 0;
    sbit  LC2G3D1N_bit at CLC2GLS2.B0;
    const register unsigned short int LC2G3D1T = 1;
    sbit  LC2G3D1T_bit at CLC2GLS2.B1;
    const register unsigned short int LC2G3D2N = 2;
    sbit  LC2G3D2N_bit at CLC2GLS2.B2;
    const register unsigned short int LC2G3D2T = 3;
    sbit  LC2G3D2T_bit at CLC2GLS2.B3;
    const register unsigned short int LC2G3D3N = 4;
    sbit  LC2G3D3N_bit at CLC2GLS2.B4;
    const register unsigned short int LC2G3D3T = 5;
    sbit  LC2G3D3T_bit at CLC2GLS2.B5;
    const register unsigned short int LC2G3D4N = 6;
    sbit  LC2G3D4N_bit at CLC2GLS2.B6;
    const register unsigned short int LC2G3D4T = 7;
    sbit  LC2G3D4T_bit at CLC2GLS2.B7;

sfr unsigned short volatile CLC2GLS3         absolute 0x3C73;
    const register unsigned short int LC2G4D1N = 0;
    sbit  LC2G4D1N_bit at CLC2GLS3.B0;
    const register unsigned short int LC2G4D1T = 1;
    sbit  LC2G4D1T_bit at CLC2GLS3.B1;
    const register unsigned short int LC2G4D2N = 2;
    sbit  LC2G4D2N_bit at CLC2GLS3.B2;
    const register unsigned short int LC2G4D2T = 3;
    sbit  LC2G4D2T_bit at CLC2GLS3.B3;
    const register unsigned short int LC2G4D3N = 4;
    sbit  LC2G4D3N_bit at CLC2GLS3.B4;
    const register unsigned short int LC2G4D3T = 5;
    sbit  LC2G4D3T_bit at CLC2GLS3.B5;
    const register unsigned short int LC2G4D4N = 6;
    sbit  LC2G4D4N_bit at CLC2GLS3.B6;
    const register unsigned short int LC2G4D4T = 7;
    sbit  LC2G4D4T_bit at CLC2GLS3.B7;

sfr unsigned short volatile CLC1CON          absolute 0x3C74;
    const register unsigned short int LC1MODE0 = 0;
    sbit  LC1MODE0_bit at CLC1CON.B0;
    const register unsigned short int LC1MODE1 = 1;
    sbit  LC1MODE1_bit at CLC1CON.B1;
    const register unsigned short int LC1MODE2 = 2;
    sbit  LC1MODE2_bit at CLC1CON.B2;
    const register unsigned short int LC1INTN = 3;
    sbit  LC1INTN_bit at CLC1CON.B3;
    const register unsigned short int LC1INTP = 4;
    sbit  LC1INTP_bit at CLC1CON.B4;
    const register unsigned short int LC1OUT = 5;
    sbit  LC1OUT_bit at CLC1CON.B5;
    const register unsigned short int LC1OE = 6;
    sbit  LC1OE_bit at CLC1CON.B6;
    const register unsigned short int LC1EN = 7;
    sbit  LC1EN_bit at CLC1CON.B7;

sfr unsigned short volatile CLC1POL          absolute 0x3C75;
    const register unsigned short int LC1G1POL = 0;
    sbit  LC1G1POL_bit at CLC1POL.B0;
    const register unsigned short int LC1G2POL = 1;
    sbit  LC1G2POL_bit at CLC1POL.B1;
    const register unsigned short int LC1G3POL = 2;
    sbit  LC1G3POL_bit at CLC1POL.B2;
    const register unsigned short int LC1G4POL = 3;
    sbit  LC1G4POL_bit at CLC1POL.B3;
    const register unsigned short int LC1POL = 7;
    sbit  LC1POL_bit at CLC1POL.B7;

sfr unsigned short volatile CLC1SEL0         absolute 0x3C76;
    const register unsigned short int LC1D1S0 = 0;
    sbit  LC1D1S0_bit at CLC1SEL0.B0;
    const register unsigned short int LC1D1S1 = 1;
    sbit  LC1D1S1_bit at CLC1SEL0.B1;
    const register unsigned short int LC1D1S2 = 2;
    sbit  LC1D1S2_bit at CLC1SEL0.B2;
    const register unsigned short int LC1D1S3 = 3;
    sbit  LC1D1S3_bit at CLC1SEL0.B3;
    const register unsigned short int LC1D1S4 = 4;
    sbit  LC1D1S4_bit at CLC1SEL0.B4;
    const register unsigned short int LC1D1S5 = 5;
    sbit  LC1D1S5_bit at CLC1SEL0.B5;
    const register unsigned short int LC1D1S6 = 6;
    sbit  LC1D1S6_bit at CLC1SEL0.B6;
    const register unsigned short int LC1D1S7 = 7;
    sbit  LC1D1S7_bit at CLC1SEL0.B7;

sfr unsigned short volatile CLC1SEL1         absolute 0x3C77;
    const register unsigned short int LC1D2S0 = 0;
    sbit  LC1D2S0_bit at CLC1SEL1.B0;
    const register unsigned short int LC1D2S1 = 1;
    sbit  LC1D2S1_bit at CLC1SEL1.B1;
    const register unsigned short int LC1D2S2 = 2;
    sbit  LC1D2S2_bit at CLC1SEL1.B2;
    const register unsigned short int LC1D2S3 = 3;
    sbit  LC1D2S3_bit at CLC1SEL1.B3;
    const register unsigned short int LC1D2S4 = 4;
    sbit  LC1D2S4_bit at CLC1SEL1.B4;
    const register unsigned short int LC1D2S5 = 5;
    sbit  LC1D2S5_bit at CLC1SEL1.B5;
    const register unsigned short int LC1D2S6 = 6;
    sbit  LC1D2S6_bit at CLC1SEL1.B6;
    const register unsigned short int LC1D2S7 = 7;
    sbit  LC1D2S7_bit at CLC1SEL1.B7;

sfr unsigned short volatile CLC1SEL2         absolute 0x3C78;
    const register unsigned short int LC1D3S0 = 0;
    sbit  LC1D3S0_bit at CLC1SEL2.B0;
    const register unsigned short int LC1D3S1 = 1;
    sbit  LC1D3S1_bit at CLC1SEL2.B1;
    const register unsigned short int LC1D3S2 = 2;
    sbit  LC1D3S2_bit at CLC1SEL2.B2;
    const register unsigned short int LC1D3S3 = 3;
    sbit  LC1D3S3_bit at CLC1SEL2.B3;
    const register unsigned short int LC1D3S4 = 4;
    sbit  LC1D3S4_bit at CLC1SEL2.B4;
    const register unsigned short int LC1D3S5 = 5;
    sbit  LC1D3S5_bit at CLC1SEL2.B5;
    const register unsigned short int LC1D3S6 = 6;
    sbit  LC1D3S6_bit at CLC1SEL2.B6;
    const register unsigned short int LC1D3S7 = 7;
    sbit  LC1D3S7_bit at CLC1SEL2.B7;

sfr unsigned short volatile CLC1SEL3         absolute 0x3C79;
    const register unsigned short int LC1D4S0 = 0;
    sbit  LC1D4S0_bit at CLC1SEL3.B0;
    const register unsigned short int LC1D4S1 = 1;
    sbit  LC1D4S1_bit at CLC1SEL3.B1;
    const register unsigned short int LC1D4S2 = 2;
    sbit  LC1D4S2_bit at CLC1SEL3.B2;
    const register unsigned short int LC1D4S3 = 3;
    sbit  LC1D4S3_bit at CLC1SEL3.B3;
    const register unsigned short int LC1D4S4 = 4;
    sbit  LC1D4S4_bit at CLC1SEL3.B4;
    const register unsigned short int LC1D4S5 = 5;
    sbit  LC1D4S5_bit at CLC1SEL3.B5;
    const register unsigned short int LC1D4S6 = 6;
    sbit  LC1D4S6_bit at CLC1SEL3.B6;
    const register unsigned short int LC1D4S7 = 7;
    sbit  LC1D4S7_bit at CLC1SEL3.B7;

sfr unsigned short volatile CLC1GLS0         absolute 0x3C7A;
    const register unsigned short int LC1G1D1N = 0;
    sbit  LC1G1D1N_bit at CLC1GLS0.B0;
    const register unsigned short int LC1G1D1T = 1;
    sbit  LC1G1D1T_bit at CLC1GLS0.B1;
    const register unsigned short int LC1G1D2N = 2;
    sbit  LC1G1D2N_bit at CLC1GLS0.B2;
    const register unsigned short int LC1G1D2T = 3;
    sbit  LC1G1D2T_bit at CLC1GLS0.B3;
    const register unsigned short int LC1G1D3N = 4;
    sbit  LC1G1D3N_bit at CLC1GLS0.B4;
    const register unsigned short int LC1G1D3T = 5;
    sbit  LC1G1D3T_bit at CLC1GLS0.B5;
    const register unsigned short int LC1G1D4N = 6;
    sbit  LC1G1D4N_bit at CLC1GLS0.B6;
    const register unsigned short int LC1G1D4T = 7;
    sbit  LC1G1D4T_bit at CLC1GLS0.B7;

sfr unsigned short volatile CLC1GLS1         absolute 0x3C7B;
    const register unsigned short int LC1G2D1N = 0;
    sbit  LC1G2D1N_bit at CLC1GLS1.B0;
    const register unsigned short int LC1G2D1T = 1;
    sbit  LC1G2D1T_bit at CLC1GLS1.B1;
    const register unsigned short int LC1G2D2N = 2;
    sbit  LC1G2D2N_bit at CLC1GLS1.B2;
    const register unsigned short int LC1G2D2T = 3;
    sbit  LC1G2D2T_bit at CLC1GLS1.B3;
    const register unsigned short int LC1G2D3N = 4;
    sbit  LC1G2D3N_bit at CLC1GLS1.B4;
    const register unsigned short int LC1G2D3T = 5;
    sbit  LC1G2D3T_bit at CLC1GLS1.B5;
    const register unsigned short int LC1G2D4N = 6;
    sbit  LC1G2D4N_bit at CLC1GLS1.B6;
    const register unsigned short int LC1G2D4T = 7;
    sbit  LC1G2D4T_bit at CLC1GLS1.B7;

sfr unsigned short volatile CLC1GLS2         absolute 0x3C7C;
    const register unsigned short int LC1G3D1N = 0;
    sbit  LC1G3D1N_bit at CLC1GLS2.B0;
    const register unsigned short int LC1G3D1T = 1;
    sbit  LC1G3D1T_bit at CLC1GLS2.B1;
    const register unsigned short int LC1G3D2N = 2;
    sbit  LC1G3D2N_bit at CLC1GLS2.B2;
    const register unsigned short int LC1G3D2T = 3;
    sbit  LC1G3D2T_bit at CLC1GLS2.B3;
    const register unsigned short int LC1G3D3N = 4;
    sbit  LC1G3D3N_bit at CLC1GLS2.B4;
    const register unsigned short int LC1G3D3T = 5;
    sbit  LC1G3D3T_bit at CLC1GLS2.B5;
    const register unsigned short int LC1G3D4N = 6;
    sbit  LC1G3D4N_bit at CLC1GLS2.B6;
    const register unsigned short int LC1G3D4T = 7;
    sbit  LC1G3D4T_bit at CLC1GLS2.B7;

sfr unsigned short volatile CLC1GLS3         absolute 0x3C7D;
    const register unsigned short int LC1G4D1N = 0;
    sbit  LC1G4D1N_bit at CLC1GLS3.B0;
    const register unsigned short int LC1G4D1T = 1;
    sbit  LC1G4D1T_bit at CLC1GLS3.B1;
    const register unsigned short int LC1G4D2N = 2;
    sbit  LC1G4D2N_bit at CLC1GLS3.B2;
    const register unsigned short int LC1G4D2T = 3;
    sbit  LC1G4D2T_bit at CLC1GLS3.B3;
    const register unsigned short int LC1G4D3N = 4;
    sbit  LC1G4D3N_bit at CLC1GLS3.B4;
    const register unsigned short int LC1G4D3T = 5;
    sbit  LC1G4D3T_bit at CLC1GLS3.B5;
    const register unsigned short int LC1G4D4N = 6;
    sbit  LC1G4D4N_bit at CLC1GLS3.B6;
    const register unsigned short int LC1G4D4T = 7;
    sbit  LC1G4D4T_bit at CLC1GLS3.B7;

sfr unsigned short volatile CLCDATA0         absolute 0x3C7E;
    const register unsigned short int CLC1OUT = 0;
    sbit  CLC1OUT_bit at CLCDATA0.B0;
    const register unsigned short int CLC2OUT = 1;
    sbit  CLC2OUT_bit at CLCDATA0.B1;
    const register unsigned short int CLC3OUT = 2;
    sbit  CLC3OUT_bit at CLCDATA0.B2;
    const register unsigned short int CLC4OUT = 3;
    sbit  CLC4OUT_bit at CLCDATA0.B3;

sfr unsigned short volatile CLKRCON          absolute 0x3CE5;
    const register unsigned short int CLKRDIV0 = 0;
    sbit  CLKRDIV0_bit at CLKRCON.B0;
    const register unsigned short int CLKRDIV1 = 1;
    sbit  CLKRDIV1_bit at CLKRCON.B1;
    const register unsigned short int CLKRDIV2 = 2;
    sbit  CLKRDIV2_bit at CLKRCON.B2;
    const register unsigned short int CLKRDC0 = 3;
    sbit  CLKRDC0_bit at CLKRCON.B3;
    const register unsigned short int CLKRDC1 = 4;
    sbit  CLKRDC1_bit at CLKRCON.B4;
    const register unsigned short int CLKREN = 7;
    sbit  CLKREN_bit at CLKRCON.B7;

sfr unsigned short volatile CLKRCLK          absolute 0x3CE6;
    const register unsigned short int CLKRCLK0 = 0;
    sbit  CLKRCLK0_bit at CLKRCLK.B0;
    const register unsigned short int CLKRCLK1 = 1;
    sbit  CLKRCLK1_bit at CLKRCLK.B1;
    const register unsigned short int CLKRCLK2 = 2;
    sbit  CLKRCLK2_bit at CLKRCLK.B2;
    const register unsigned short int CLKRCLK3 = 3;
    sbit  CLKRCLK3_bit at CLKRCLK.B3;

sfr unsigned short volatile MD1CON0          absolute 0x3CFA;
    const register unsigned short int BIT_ = 0;
    sbit  BIT_bit at MD1CON0.B0;
    const register unsigned short int MD1OPOL = 4;
    sbit  MD1OPOL_bit at MD1CON0.B4;
    const register unsigned short int MD1OUT = 5;
    sbit  MD1OUT_bit at MD1CON0.B5;
    const register unsigned short int MD1EN = 7;
    sbit  MD1EN_bit at MD1CON0.B7;
    const register unsigned short int MD1BIT = 0;
    sbit  MD1BIT_bit at MD1CON0.B0;
    const register unsigned short int OPOL = 4;
    sbit  OPOL_bit at MD1CON0.B4;

sfr unsigned short volatile MD1CON1          absolute 0x3CFB;
    const register unsigned short int CLSYNC = 0;
    sbit  CLSYNC_bit at MD1CON1.B0;
    const register unsigned short int CLPOL = 1;
    sbit  CLPOL_bit at MD1CON1.B1;
    const register unsigned short int CHSYNC = 4;
    sbit  CHSYNC_bit at MD1CON1.B4;
    const register unsigned short int CHPOL = 5;
    sbit  CHPOL_bit at MD1CON1.B5;
    const register unsigned short int MD1CHPOL = 5;
    sbit  MD1CHPOL_bit at MD1CON1.B5;
    const register unsigned short int MD1CHSYNC = 4;
    sbit  MD1CHSYNC_bit at MD1CON1.B4;
    const register unsigned short int MD1CLPOL = 1;
    sbit  MD1CLPOL_bit at MD1CON1.B1;
    const register unsigned short int MD1CLSYNC = 0;
    sbit  MD1CLSYNC_bit at MD1CON1.B0;

sfr unsigned short volatile MD1SRC           absolute 0x3CFC;
    const register unsigned short int MD1MS0 = 0;
    sbit  MD1MS0_bit at MD1SRC.B0;
    const register unsigned short int MD1MS1 = 1;
    sbit  MD1MS1_bit at MD1SRC.B1;
    const register unsigned short int MD1MS2 = 2;
    sbit  MD1MS2_bit at MD1SRC.B2;
    const register unsigned short int MD1MS3 = 3;
    sbit  MD1MS3_bit at MD1SRC.B3;
    const register unsigned short int MD1MS4 = 4;
    sbit  MD1MS4_bit at MD1SRC.B4;
    const register unsigned short int MS0 = 0;
    sbit  MS0_bit at MD1SRC.B0;
    const register unsigned short int MS1 = 1;
    sbit  MS1_bit at MD1SRC.B1;
    const register unsigned short int MS2 = 2;
    sbit  MS2_bit at MD1SRC.B2;
    const register unsigned short int MS3 = 3;
    sbit  MS3_bit at MD1SRC.B3;
    const register unsigned short int MS4 = 4;
    sbit  MS4_bit at MD1SRC.B4;

sfr unsigned short volatile MD1CARL          absolute 0x3CFD;
    const register unsigned short int CL0 = 0;
    sbit  CL0_bit at MD1CARL.B0;
    const register unsigned short int CL1 = 1;
    sbit  CL1_bit at MD1CARL.B1;
    const register unsigned short int CL2 = 2;
    sbit  CL2_bit at MD1CARL.B2;
    const register unsigned short int CL3 = 3;
    sbit  CL3_bit at MD1CARL.B3;
    const register unsigned short int CL4 = 4;
    sbit  CL4_bit at MD1CARL.B4;
    const register unsigned short int MD1CL0 = 0;
    sbit  MD1CL0_bit at MD1CARL.B0;
    const register unsigned short int MD1CL1 = 1;
    sbit  MD1CL1_bit at MD1CARL.B1;
    const register unsigned short int MD1CL2 = 2;
    sbit  MD1CL2_bit at MD1CARL.B2;
    const register unsigned short int MD1CL3 = 3;
    sbit  MD1CL3_bit at MD1CARL.B3;
    const register unsigned short int MD1CL4 = 4;
    sbit  MD1CL4_bit at MD1CARL.B4;

sfr unsigned short volatile MD1CARH          absolute 0x3CFE;
    const register unsigned short int CH0 = 0;
    sbit  CH0_bit at MD1CARH.B0;
    const register unsigned short int CH1 = 1;
    sbit  CH1_bit at MD1CARH.B1;
    const register unsigned short int CH2 = 2;
    sbit  CH2_bit at MD1CARH.B2;
    const register unsigned short int CH3 = 3;
    sbit  CH3_bit at MD1CARH.B3;
    const register unsigned short int CH4 = 4;
    sbit  CH4_bit at MD1CARH.B4;
    const register unsigned short int MD1CH0 = 0;
    sbit  MD1CH0_bit at MD1CARH.B0;
    const register unsigned short int MD1CH1 = 1;
    sbit  MD1CH1_bit at MD1CARH.B1;
    const register unsigned short int MD1CH2 = 2;
    sbit  MD1CH2_bit at MD1CARH.B2;
    const register unsigned short int MD1CH3 = 3;
    sbit  MD1CH3_bit at MD1CARH.B3;
    const register unsigned short int MD1CH4 = 4;
    sbit  MD1CH4_bit at MD1CARH.B4;

sfr unsigned short volatile SPI1RXB          absolute 0x3D10;
    const register unsigned short int RXB0 = 0;
    sbit  RXB0_bit at SPI1RXB.B0;
    const register unsigned short int RXB1 = 1;
    sbit  RXB1_bit at SPI1RXB.B1;
    const register unsigned short int RXB2 = 2;
    sbit  RXB2_bit at SPI1RXB.B2;
    const register unsigned short int RXB3 = 3;
    sbit  RXB3_bit at SPI1RXB.B3;
    const register unsigned short int RXB4 = 4;
    sbit  RXB4_bit at SPI1RXB.B4;
    const register unsigned short int RXB5 = 5;
    sbit  RXB5_bit at SPI1RXB.B5;
    const register unsigned short int RXB6 = 6;
    sbit  RXB6_bit at SPI1RXB.B6;
    const register unsigned short int RXB7 = 7;
    sbit  RXB7_bit at SPI1RXB.B7;

sfr unsigned short volatile SPI1TXB          absolute 0x3D11;
    const register unsigned short int TXB0 = 0;
    sbit  TXB0_bit at SPI1TXB.B0;
    const register unsigned short int TXB1 = 1;
    sbit  TXB1_bit at SPI1TXB.B1;
    const register unsigned short int TXB2 = 2;
    sbit  TXB2_bit at SPI1TXB.B2;
    const register unsigned short int TXB3 = 3;
    sbit  TXB3_bit at SPI1TXB.B3;
    const register unsigned short int TXB4 = 4;
    sbit  TXB4_bit at SPI1TXB.B4;
    const register unsigned short int TXB5 = 5;
    sbit  TXB5_bit at SPI1TXB.B5;
    const register unsigned short int TXB6 = 6;
    sbit  TXB6_bit at SPI1TXB.B6;
    const register unsigned short int TXB7 = 7;
    sbit  TXB7_bit at SPI1TXB.B7;

sfr unsigned int   volatile SPI1TCNT         absolute 0x3D12;
sfr unsigned short volatile SPI1TCNTL        absolute 0x3D12;
sfr unsigned short volatile SPI1TCNTH        absolute 0x3D13;
sfr unsigned short volatile SPI1CON0         absolute 0x3D14;
    const register unsigned short int BMODE = 0;
    sbit  BMODE_bit at SPI1CON0.B0;
    const register unsigned short int MST = 1;
    sbit  MST_bit at SPI1CON0.B1;
    const register unsigned short int LSBF = 2;
    sbit  LSBF_bit at SPI1CON0.B2;
    const register unsigned short int SPI1SPIEN = 7;
    sbit  SPI1SPIEN_bit at SPI1CON0.B7;
    const register unsigned short int SPI1BMODE = 0;
    sbit  SPI1BMODE_bit at SPI1CON0.B0;
    const register unsigned short int SPI1LSBF = 2;
    sbit  SPI1LSBF_bit at SPI1CON0.B2;
    const register unsigned short int SPI1MST = 1;
    sbit  SPI1MST_bit at SPI1CON0.B1;

sfr unsigned short volatile SPI1CON1         absolute 0x3D15;
    const register unsigned short int SDOP = 0;
    sbit  SDOP_bit at SPI1CON1.B0;
    const register unsigned short int SDIP = 1;
    sbit  SDIP_bit at SPI1CON1.B1;
    const register unsigned short int SPI1SSP = 2;
    sbit  SPI1SSP_bit at SPI1CON1.B2;
    const register unsigned short int FST = 4;
    sbit  FST_bit at SPI1CON1.B4;
    const register unsigned short int CKP = 5;
    sbit  CKP_bit at SPI1CON1.B5;
    const register unsigned short int CKE = 6;
    sbit  CKE_bit at SPI1CON1.B6;
    const register unsigned short int SMP = 7;
    sbit  SMP_bit at SPI1CON1.B7;
    const register unsigned short int SPI1CKE = 6;
    sbit  SPI1CKE_bit at SPI1CON1.B6;
    const register unsigned short int SPI1CKP = 5;
    sbit  SPI1CKP_bit at SPI1CON1.B5;
    const register unsigned short int SPI1FST = 4;
    sbit  SPI1FST_bit at SPI1CON1.B4;
    const register unsigned short int SPI1SDIP = 1;
    sbit  SPI1SDIP_bit at SPI1CON1.B1;
    const register unsigned short int SPI1SDOP = 0;
    sbit  SPI1SDOP_bit at SPI1CON1.B0;
    const register unsigned short int SPI1SMP = 7;
    sbit  SPI1SMP_bit at SPI1CON1.B7;
    const register unsigned short int SSP = 2;
    sbit  SSP_bit at SPI1CON1.B2;

sfr unsigned short volatile SPI1CON2         absolute 0x3D16;
    const register unsigned short int RXR = 0;
    sbit  RXR_bit at SPI1CON2.B0;
    const register unsigned short int SPI1TXR = 1;
    sbit  SPI1TXR_bit at SPI1CON2.B1;
    const register unsigned short int SPI1SSET = 2;
    sbit  SPI1SSET_bit at SPI1CON2.B2;
    const register unsigned short int SPI1SSFLT = 6;
    sbit  SPI1SSFLT_bit at SPI1CON2.B6;
    const register unsigned short int SPI1BUSY = 7;
    sbit  SPI1BUSY_bit at SPI1CON2.B7;
    const register unsigned short int SPI1RXR = 0;
    sbit  SPI1RXR_bit at SPI1CON2.B0;
    const register unsigned short int SSET = 2;
    sbit  SSET_bit at SPI1CON2.B2;
    const register unsigned short int SSFLT = 6;
    sbit  SSFLT_bit at SPI1CON2.B6;
    const register unsigned short int TXR = 1;
    sbit  TXR_bit at SPI1CON2.B1;

sfr unsigned short volatile SPI1STATUS       absolute 0x3D17;
    const register unsigned short int SPI1RXBF = 0;
    sbit  SPI1RXBF_bit at SPI1STATUS.B0;
    const register unsigned short int SPI1CLRBF = 2;
    sbit  SPI1CLRBF_bit at SPI1STATUS.B2;
    const register unsigned short int SPI1RXRE = 3;
    sbit  SPI1RXRE_bit at SPI1STATUS.B3;
    const register unsigned short int SPI1TXBE = 5;
    sbit  SPI1TXBE_bit at SPI1STATUS.B5;
    const register unsigned short int SPI1TXWE = 7;
    sbit  SPI1TXWE_bit at SPI1STATUS.B7;

sfr unsigned short volatile SPI1TWIDTH       absolute 0x3D18;
    const register unsigned short int TWIDTH0 = 0;
    sbit  TWIDTH0_bit at SPI1TWIDTH.B0;
    const register unsigned short int TWIDTH1 = 1;
    sbit  TWIDTH1_bit at SPI1TWIDTH.B1;
    const register unsigned short int TWIDTH2 = 2;
    sbit  TWIDTH2_bit at SPI1TWIDTH.B2;

sfr unsigned short volatile SPI1BAUD         absolute 0x3D19;
    const register unsigned short int BAUD0 = 0;
    sbit  BAUD0_bit at SPI1BAUD.B0;
    const register unsigned short int BAUD1 = 1;
    sbit  BAUD1_bit at SPI1BAUD.B1;
    const register unsigned short int BAUD2 = 2;
    sbit  BAUD2_bit at SPI1BAUD.B2;
    const register unsigned short int BAUD3 = 3;
    sbit  BAUD3_bit at SPI1BAUD.B3;
    const register unsigned short int BAUD4 = 4;
    sbit  BAUD4_bit at SPI1BAUD.B4;
    const register unsigned short int BAUD5 = 5;
    sbit  BAUD5_bit at SPI1BAUD.B5;
    const register unsigned short int BAUD6 = 6;
    sbit  BAUD6_bit at SPI1BAUD.B6;
    const register unsigned short int BAUD7 = 7;
    sbit  BAUD7_bit at SPI1BAUD.B7;

sfr unsigned short volatile SPI1INTF         absolute 0x3D1A;
    const register unsigned short int SPI1TXUIF = 1;
    sbit  SPI1TXUIF_bit at SPI1INTF.B1;
    const register unsigned short int RXOIF = 2;
    sbit  RXOIF_bit at SPI1INTF.B2;
    const register unsigned short int EOSIF = 4;
    sbit  EOSIF_bit at SPI1INTF.B4;
    const register unsigned short int SOSIF = 5;
    sbit  SOSIF_bit at SPI1INTF.B5;
    const register unsigned short int SPI1TCZIF = 6;
    sbit  SPI1TCZIF_bit at SPI1INTF.B6;
    const register unsigned short int SPI1SRMTIF = 7;
    sbit  SPI1SRMTIF_bit at SPI1INTF.B7;
    const register unsigned short int SPI1EOSIF = 4;
    sbit  SPI1EOSIF_bit at SPI1INTF.B4;
    const register unsigned short int SPI1RXOIF = 2;
    sbit  SPI1RXOIF_bit at SPI1INTF.B2;
    const register unsigned short int SPI1SOSIF = 5;
    sbit  SPI1SOSIF_bit at SPI1INTF.B5;
    const register unsigned short int SRMTIF = 7;
    sbit  SRMTIF_bit at SPI1INTF.B7;
    const register unsigned short int TCZIF = 6;
    sbit  TCZIF_bit at SPI1INTF.B6;
    const register unsigned short int TXUIF = 1;
    sbit  TXUIF_bit at SPI1INTF.B1;

sfr unsigned short volatile SPI1INTE         absolute 0x3D1B;
    const register unsigned short int SPI1TXUIE = 1;
    sbit  SPI1TXUIE_bit at SPI1INTE.B1;
    const register unsigned short int RXOIE = 2;
    sbit  RXOIE_bit at SPI1INTE.B2;
    const register unsigned short int EOSIE = 4;
    sbit  EOSIE_bit at SPI1INTE.B4;
    const register unsigned short int SOSIE = 5;
    sbit  SOSIE_bit at SPI1INTE.B5;
    const register unsigned short int SPI1TCZIE = 6;
    sbit  SPI1TCZIE_bit at SPI1INTE.B6;
    const register unsigned short int SPI1SRMTIE = 7;
    sbit  SPI1SRMTIE_bit at SPI1INTE.B7;
    const register unsigned short int SPI1EOSIE = 4;
    sbit  SPI1EOSIE_bit at SPI1INTE.B4;
    const register unsigned short int SPI1RXOIE = 2;
    sbit  SPI1RXOIE_bit at SPI1INTE.B2;
    const register unsigned short int SPI1SOSIE = 5;
    sbit  SPI1SOSIE_bit at SPI1INTE.B5;
    const register unsigned short int SRMTIE = 7;
    sbit  SRMTIE_bit at SPI1INTE.B7;
    const register unsigned short int TCZIE = 6;
    sbit  TCZIE_bit at SPI1INTE.B6;
    const register unsigned short int TXUIE = 1;
    sbit  TXUIE_bit at SPI1INTE.B1;

sfr unsigned short volatile SPI1CLK          absolute 0x3D1C;
    const register unsigned short int CLKSEL0 = 0;
    sbit  CLKSEL0_bit at SPI1CLK.B0;
    const register unsigned short int CLKSEL1 = 1;
    sbit  CLKSEL1_bit at SPI1CLK.B1;
    const register unsigned short int CLKSEL2 = 2;
    sbit  CLKSEL2_bit at SPI1CLK.B2;
    const register unsigned short int SPI1CLKSEL0 = 0;
    sbit  SPI1CLKSEL0_bit at SPI1CLK.B0;
    const register unsigned short int SPI1CLKSEL1 = 1;
    sbit  SPI1CLKSEL1_bit at SPI1CLK.B1;
    const register unsigned short int SPI1CLKSEL2 = 2;
    sbit  SPI1CLKSEL2_bit at SPI1CLK.B2;

sfr unsigned short volatile I2C2RXB          absolute 0x3D54;
sfr unsigned short volatile I2C2TXB          absolute 0x3D55;
sfr unsigned short volatile I2C2CNT          absolute 0x3D56;
sfr unsigned short volatile I2C2ADB0         absolute 0x3D57;
sfr unsigned short volatile I2C2ADB1         absolute 0x3D58;
sfr unsigned short volatile I2C2ADR0         absolute 0x3D59;
sfr unsigned short volatile I2C2ADR1         absolute 0x3D5A;
sfr unsigned short volatile I2C2ADR2         absolute 0x3D5B;
sfr unsigned short volatile I2C2ADR3         absolute 0x3D5C;
sfr unsigned short volatile I2C2CON0         absolute 0x3D5D;
sfr unsigned short volatile I2C2CON1         absolute 0x3D5E;
sfr unsigned short volatile I2C2CON2         absolute 0x3D5F;
sfr unsigned short volatile I2C2ERR          absolute 0x3D60;
    const register unsigned short int NACK2IE = 0;
    sbit  NACK2IE_bit at I2C2ERR.B0;
    const register unsigned short int BCL2IE = 1;
    sbit  BCL2IE_bit at I2C2ERR.B1;
    const register unsigned short int BTO2IE = 2;
    sbit  BTO2IE_bit at I2C2ERR.B2;
    const register unsigned short int NACK2IF = 4;
    sbit  NACK2IF_bit at I2C2ERR.B4;
    const register unsigned short int BCL2IF = 5;
    sbit  BCL2IF_bit at I2C2ERR.B5;
    const register unsigned short int BTO2IF = 6;
    sbit  BTO2IF_bit at I2C2ERR.B6;

sfr unsigned short volatile I2C2STAT0        absolute 0x3D61;
sfr unsigned short volatile I2C2STAT1        absolute 0x3D62;
sfr unsigned short volatile I2C2PIR          absolute 0x3D63;
    const register unsigned short int SC2IF = 0;
    sbit  SC2IF_bit at I2C2PIR.B0;
    const register unsigned short int RSC2IF = 1;
    sbit  RSC2IF_bit at I2C2PIR.B1;
    const register unsigned short int PC2IF = 2;
    sbit  PC2IF_bit at I2C2PIR.B2;
    const register unsigned short int ADR2IF = 3;
    sbit  ADR2IF_bit at I2C2PIR.B3;
    const register unsigned short int WR2IF = 4;
    sbit  WR2IF_bit at I2C2PIR.B4;
    const register unsigned short int ACKT2IF = 6;
    sbit  ACKT2IF_bit at I2C2PIR.B6;
    const register unsigned short int CNT2IF = 7;
    sbit  CNT2IF_bit at I2C2PIR.B7;

sfr unsigned short volatile I2C2PIE          absolute 0x3D64;
    const register unsigned short int SC2IE = 0;
    sbit  SC2IE_bit at I2C2PIE.B0;
    const register unsigned short int RSC2IE = 1;
    sbit  RSC2IE_bit at I2C2PIE.B1;
    const register unsigned short int PC2IE = 2;
    sbit  PC2IE_bit at I2C2PIE.B2;
    const register unsigned short int ADR2IE = 3;
    sbit  ADR2IE_bit at I2C2PIE.B3;
    const register unsigned short int WR2IE = 4;
    sbit  WR2IE_bit at I2C2PIE.B4;
    const register unsigned short int ACKT2IE = 6;
    sbit  ACKT2IE_bit at I2C2PIE.B6;
    const register unsigned short int CNT2IE = 7;
    sbit  CNT2IE_bit at I2C2PIE.B7;

sfr unsigned short volatile I2C2CLK          absolute 0x3D65;
sfr unsigned short volatile I2C2BTO          absolute 0x3D66;
sfr unsigned short volatile I2C1RXB          absolute 0x3D6A;
sfr unsigned short volatile I2C1TXB          absolute 0x3D6B;
sfr unsigned short volatile I2C1CNT          absolute 0x3D6C;
sfr unsigned short volatile I2C1ADB0         absolute 0x3D6D;
sfr unsigned short volatile I2C1ADB1         absolute 0x3D6E;
sfr unsigned short volatile I2C1ADR0         absolute 0x3D6F;
sfr unsigned short volatile I2C1ADR1         absolute 0x3D70;
sfr unsigned short volatile I2C1ADR2         absolute 0x3D71;
sfr unsigned short volatile I2C1ADR3         absolute 0x3D72;
sfr unsigned short volatile I2C1CON0         absolute 0x3D73;
sfr unsigned short volatile I2C1CON1         absolute 0x3D74;
sfr unsigned short volatile I2C1CON2         absolute 0x3D75;
sfr unsigned short volatile I2C1ERR          absolute 0x3D76;
    const register unsigned short int NACK1IE = 0;
    sbit  NACK1IE_bit at I2C1ERR.B0;
    const register unsigned short int BCL1IE = 1;
    sbit  BCL1IE_bit at I2C1ERR.B1;
    const register unsigned short int BTO1IE = 2;
    sbit  BTO1IE_bit at I2C1ERR.B2;
    const register unsigned short int NACK1IF = 4;
    sbit  NACK1IF_bit at I2C1ERR.B4;
    const register unsigned short int BCL1IF = 5;
    sbit  BCL1IF_bit at I2C1ERR.B5;
    const register unsigned short int BTO1IF = 6;
    sbit  BTO1IF_bit at I2C1ERR.B6;

sfr unsigned short volatile I2C1STAT0        absolute 0x3D77;
sfr unsigned short volatile I2C1STAT1        absolute 0x3D78;
sfr unsigned short volatile I2C1PIR          absolute 0x3D79;
    const register unsigned short int SC1IF = 0;
    sbit  SC1IF_bit at I2C1PIR.B0;
    const register unsigned short int RSC1IF = 1;
    sbit  RSC1IF_bit at I2C1PIR.B1;
    const register unsigned short int PC1IF = 2;
    sbit  PC1IF_bit at I2C1PIR.B2;
    const register unsigned short int ADR1IF = 3;
    sbit  ADR1IF_bit at I2C1PIR.B3;
    const register unsigned short int WR1IF = 4;
    sbit  WR1IF_bit at I2C1PIR.B4;
    const register unsigned short int ACKT1IF = 6;
    sbit  ACKT1IF_bit at I2C1PIR.B6;
    const register unsigned short int CNT1IF = 7;
    sbit  CNT1IF_bit at I2C1PIR.B7;

sfr unsigned short volatile I2C1PIE          absolute 0x3D7A;
    const register unsigned short int SC1IE = 0;
    sbit  SC1IE_bit at I2C1PIE.B0;
    const register unsigned short int RSC1IE = 1;
    sbit  RSC1IE_bit at I2C1PIE.B1;
    const register unsigned short int PC1IE = 2;
    sbit  PC1IE_bit at I2C1PIE.B2;
    const register unsigned short int ADR1IE = 3;
    sbit  ADR1IE_bit at I2C1PIE.B3;
    const register unsigned short int WR1IE = 4;
    sbit  WR1IE_bit at I2C1PIE.B4;
    const register unsigned short int ACKT1IE = 6;
    sbit  ACKT1IE_bit at I2C1PIE.B6;
    const register unsigned short int CNT1IE = 7;
    sbit  CNT1IE_bit at I2C1PIE.B7;

sfr unsigned short volatile I2C1CLK          absolute 0x3D7B;
sfr unsigned short volatile I2C1BTO          absolute 0x3D7C;
sfr unsigned short volatile U2RXB            absolute 0x3DD0;
sfr unsigned short volatile U2RXBL           absolute 0x3DD0;
sfr unsigned short volatile U2TXB            absolute 0x3DD2;
sfr unsigned short volatile U2TXBL           absolute 0x3DD2;
sfr unsigned short volatile U2P1             absolute 0x3DD4;
sfr unsigned short volatile U2P1L            absolute 0x3DD4;
sfr unsigned short volatile U2P2             absolute 0x3DD6;
sfr unsigned short volatile U2P2L            absolute 0x3DD6;
sfr unsigned short volatile U2P3             absolute 0x3DD8;
sfr unsigned short volatile U2P3L            absolute 0x3DD8;
sfr unsigned short volatile U2CON0           absolute 0x3DDA;
    const register unsigned short int U2MODE0 = 0;
    sbit  U2MODE0_bit at U2CON0.B0;
    const register unsigned short int U2MODE1 = 1;
    sbit  U2MODE1_bit at U2CON0.B1;
    const register unsigned short int U2MODE2 = 2;
    sbit  U2MODE2_bit at U2CON0.B2;
    const register unsigned short int U2RXEN = 4;
    sbit  U2RXEN_bit at U2CON0.B4;
    const register unsigned short int U2TXEN = 5;
    sbit  U2TXEN_bit at U2CON0.B5;
    const register unsigned short int U2ABDEN = 6;
    sbit  U2ABDEN_bit at U2CON0.B6;
    const register unsigned short int U2BRGS = 7;
    sbit  U2BRGS_bit at U2CON0.B7;

sfr unsigned short volatile U2CON1           absolute 0x3DDB;
    const register unsigned short int U2SENDB = 0;
    sbit  U2SENDB_bit at U2CON1.B0;
    const register unsigned short int U2BRKOVR = 1;
    sbit  U2BRKOVR_bit at U2CON1.B1;
    const register unsigned short int U2RXBIMD = 3;
    sbit  U2RXBIMD_bit at U2CON1.B3;
    const register unsigned short int U2WUE = 4;
    sbit  U2WUE_bit at U2CON1.B4;
    const register unsigned short int U2ON = 7;
    sbit  U2ON_bit at U2CON1.B7;

sfr unsigned short volatile U2CON2           absolute 0x3DDC;
    const register unsigned short int U2FLO0 = 0;
    sbit  U2FLO0_bit at U2CON2.B0;
    const register unsigned short int U2FLO1 = 1;
    sbit  U2FLO1_bit at U2CON2.B1;
    const register unsigned short int U2TXPOL = 2;
    sbit  U2TXPOL_bit at U2CON2.B2;
    const register unsigned short int U2STP0 = 4;
    sbit  U2STP0_bit at U2CON2.B4;
    const register unsigned short int U2STP1 = 5;
    sbit  U2STP1_bit at U2CON2.B5;
    const register unsigned short int U2RXPOL = 6;
    sbit  U2RXPOL_bit at U2CON2.B6;
    const register unsigned short int U2RUNOVF = 7;
    sbit  U2RUNOVF_bit at U2CON2.B7;

sfr unsigned int   volatile U2BRG            absolute 0x3DDD;
sfr unsigned short volatile U2BRGL           absolute 0x3DDD;
sfr unsigned short volatile U2BRGH           absolute 0x3DDE;
sfr unsigned short volatile U2FIFO           absolute 0x3DDF;
    const register unsigned short int U2RXBF = 0;
    sbit  U2RXBF_bit at U2FIFO.B0;
    const register unsigned short int U2RXBE = 1;
    sbit  U2RXBE_bit at U2FIFO.B1;
    const register unsigned short int U2XON = 2;
    sbit  U2XON_bit at U2FIFO.B2;
    const register unsigned short int U2RCIDL = 3;
    sbit  U2RCIDL_bit at U2FIFO.B3;
    const register unsigned short int U2TXBF = 4;
    sbit  U2TXBF_bit at U2FIFO.B4;
    const register unsigned short int U2TXBE = 5;
    sbit  U2TXBE_bit at U2FIFO.B5;
    const register unsigned short int U2STPMD = 6;
    sbit  U2STPMD_bit at U2FIFO.B6;
    const register unsigned short int U2TXWRE = 7;
    sbit  U2TXWRE_bit at U2FIFO.B7;
    const register unsigned short int U2RXIDL = 3;
    sbit  U2RXIDL_bit at U2FIFO.B3;

sfr unsigned short volatile U2UIR            absolute 0x3DE0;
    const register unsigned short int U2ABDIE = 2;
    sbit  U2ABDIE_bit at U2UIR.B2;
    const register unsigned short int U2ABDIF = 6;
    sbit  U2ABDIF_bit at U2UIR.B6;
    const register unsigned short int U2WUIF = 7;
    sbit  U2WUIF_bit at U2UIR.B7;

sfr unsigned short volatile U2ERRIR          absolute 0x3DE1;
    const register unsigned short int U2TXCIF = 0;
    sbit  U2TXCIF_bit at U2ERRIR.B0;
    const register unsigned short int U2RXFOIF = 1;
    sbit  U2RXFOIF_bit at U2ERRIR.B1;
    const register unsigned short int U2RXBKIF = 2;
    sbit  U2RXBKIF_bit at U2ERRIR.B2;
    const register unsigned short int U2FERIF = 3;
    sbit  U2FERIF_bit at U2ERRIR.B3;
    const register unsigned short int U2CERIF = 4;
    sbit  U2CERIF_bit at U2ERRIR.B4;
    const register unsigned short int U2ABDOVF = 5;
    sbit  U2ABDOVF_bit at U2ERRIR.B5;
    const register unsigned short int U2PERIF = 6;
    sbit  U2PERIF_bit at U2ERRIR.B6;
    const register unsigned short int U2TXMTIF = 7;
    sbit  U2TXMTIF_bit at U2ERRIR.B7;

sfr unsigned short volatile U2ERRIE          absolute 0x3DE2;
    const register unsigned short int U2TXCIE = 0;
    sbit  U2TXCIE_bit at U2ERRIE.B0;
    const register unsigned short int U2RXFOIE = 1;
    sbit  U2RXFOIE_bit at U2ERRIE.B1;
    const register unsigned short int U2RXBKIE = 2;
    sbit  U2RXBKIE_bit at U2ERRIE.B2;
    const register unsigned short int U2FERIE = 3;
    sbit  U2FERIE_bit at U2ERRIE.B3;
    const register unsigned short int U2CERIE = 4;
    sbit  U2CERIE_bit at U2ERRIE.B4;
    const register unsigned short int U2ABDOVE = 5;
    sbit  U2ABDOVE_bit at U2ERRIE.B5;
    const register unsigned short int U2PERIE = 6;
    sbit  U2PERIE_bit at U2ERRIE.B6;
    const register unsigned short int U2TXMTIE = 7;
    sbit  U2TXMTIE_bit at U2ERRIE.B7;

sfr unsigned short volatile U1RXB            absolute 0x3DE8;
sfr unsigned short volatile U1RXBL           absolute 0x3DE8;
sfr unsigned short volatile U1RXCHK          absolute 0x3DE9;
sfr unsigned short volatile U1TXB            absolute 0x3DEA;
sfr unsigned short volatile U1TXBL           absolute 0x3DEA;
sfr unsigned short volatile U1TXCHK          absolute 0x3DEB;
sfr unsigned int   volatile U1P1             absolute 0x3DEC;
sfr unsigned short volatile U1P1L            absolute 0x3DEC;
sfr unsigned short volatile U1P1H            absolute 0x3DED;
    const register unsigned short int P1H = 0;
    sbit  P1H_bit at U1P1H.B0;

sfr unsigned int   volatile U1P2             absolute 0x3DEE;
sfr unsigned short volatile U1P2L            absolute 0x3DEE;
sfr unsigned short volatile U1P2H            absolute 0x3DEF;
    const register unsigned short int P2H = 0;
    sbit  P2H_bit at U1P2H.B0;

sfr unsigned int   volatile U1P3             absolute 0x3DF0;
sfr unsigned short volatile U1P3L            absolute 0x3DF0;
sfr unsigned short volatile U1P3H            absolute 0x3DF1;
    const register unsigned short int P3H = 0;
    sbit  P3H_bit at U1P3H.B0;

sfr unsigned short volatile U1CON0           absolute 0x3DF2;
    const register unsigned short int U1MODE0 = 0;
    sbit  U1MODE0_bit at U1CON0.B0;
    const register unsigned short int U1MODE1 = 1;
    sbit  U1MODE1_bit at U1CON0.B1;
    const register unsigned short int U1MODE2 = 2;
    sbit  U1MODE2_bit at U1CON0.B2;
    const register unsigned short int U1RXEN = 4;
    sbit  U1RXEN_bit at U1CON0.B4;
    const register unsigned short int U1TXEN = 5;
    sbit  U1TXEN_bit at U1CON0.B5;
    const register unsigned short int U1ABDEN = 6;
    sbit  U1ABDEN_bit at U1CON0.B6;
    const register unsigned short int U1BRGS = 7;
    sbit  U1BRGS_bit at U1CON0.B7;

sfr unsigned short volatile U1CON1           absolute 0x3DF3;
    const register unsigned short int U1SENDB = 0;
    sbit  U1SENDB_bit at U1CON1.B0;
    const register unsigned short int U1BRKOVR = 1;
    sbit  U1BRKOVR_bit at U1CON1.B1;
    const register unsigned short int U1RXBIMD = 3;
    sbit  U1RXBIMD_bit at U1CON1.B3;
    const register unsigned short int U1WUE = 4;
    sbit  U1WUE_bit at U1CON1.B4;
    const register unsigned short int U1ON = 7;
    sbit  U1ON_bit at U1CON1.B7;

sfr unsigned short volatile U1CON2           absolute 0x3DF4;
    const register unsigned short int U1FLO0 = 0;
    sbit  U1FLO0_bit at U1CON2.B0;
    const register unsigned short int U1FLO1 = 1;
    sbit  U1FLO1_bit at U1CON2.B1;
    const register unsigned short int U1TXPOL = 2;
    sbit  U1TXPOL_bit at U1CON2.B2;
    const register unsigned short int C0EN = 3;
    sbit  C0EN_bit at U1CON2.B3;
    const register unsigned short int U1STP0 = 4;
    sbit  U1STP0_bit at U1CON2.B4;
    const register unsigned short int U1STP1 = 5;
    sbit  U1STP1_bit at U1CON2.B5;
    const register unsigned short int U1RXPOL = 6;
    sbit  U1RXPOL_bit at U1CON2.B6;
    const register unsigned short int U1RUNOVF = 7;
    sbit  U1RUNOVF_bit at U1CON2.B7;
    const register unsigned short int U1C0EN = 3;
    sbit  U1C0EN_bit at U1CON2.B3;

sfr unsigned int   volatile U1BRG            absolute 0x3DF5;
sfr unsigned short volatile U1BRGL           absolute 0x3DF5;
sfr unsigned short volatile U1BRGH           absolute 0x3DF6;
sfr unsigned short volatile U1FIFO           absolute 0x3DF7;
    const register unsigned short int U1RXBF = 0;
    sbit  U1RXBF_bit at U1FIFO.B0;
    const register unsigned short int U1RXBE = 1;
    sbit  U1RXBE_bit at U1FIFO.B1;
    const register unsigned short int U1XON = 2;
    sbit  U1XON_bit at U1FIFO.B2;
    const register unsigned short int U1RCIDL = 3;
    sbit  U1RCIDL_bit at U1FIFO.B3;
    const register unsigned short int U1TXBF = 4;
    sbit  U1TXBF_bit at U1FIFO.B4;
    const register unsigned short int U1TXBE = 5;
    sbit  U1TXBE_bit at U1FIFO.B5;
    const register unsigned short int U1STPMD = 6;
    sbit  U1STPMD_bit at U1FIFO.B6;
    const register unsigned short int U1TXWRE = 7;
    sbit  U1TXWRE_bit at U1FIFO.B7;
    const register unsigned short int U1RXIDL = 3;
    sbit  U1RXIDL_bit at U1FIFO.B3;

sfr unsigned short volatile U1UIR            absolute 0x3DF8;
    const register unsigned short int U1ABDIE = 2;
    sbit  U1ABDIE_bit at U1UIR.B2;
    const register unsigned short int U1ABDIF = 6;
    sbit  U1ABDIF_bit at U1UIR.B6;
    const register unsigned short int U1WUIF = 7;
    sbit  U1WUIF_bit at U1UIR.B7;

sfr unsigned short volatile U1ERRIR          absolute 0x3DF9;
    const register unsigned short int U1TXCIF = 0;
    sbit  U1TXCIF_bit at U1ERRIR.B0;
    const register unsigned short int U1RXFOIF = 1;
    sbit  U1RXFOIF_bit at U1ERRIR.B1;
    const register unsigned short int U1RXBKIF = 2;
    sbit  U1RXBKIF_bit at U1ERRIR.B2;
    const register unsigned short int U1FERIF = 3;
    sbit  U1FERIF_bit at U1ERRIR.B3;
    const register unsigned short int U1CERIF = 4;
    sbit  U1CERIF_bit at U1ERRIR.B4;
    const register unsigned short int U1ABDOVF = 5;
    sbit  U1ABDOVF_bit at U1ERRIR.B5;
    const register unsigned short int U1PERIF = 6;
    sbit  U1PERIF_bit at U1ERRIR.B6;
    const register unsigned short int U1TXMTIF = 7;
    sbit  U1TXMTIF_bit at U1ERRIR.B7;

sfr unsigned short volatile U1ERRIE          absolute 0x3DFA;
    const register unsigned short int U1TXCIE = 0;
    sbit  U1TXCIE_bit at U1ERRIE.B0;
    const register unsigned short int U1RXFOIE = 1;
    sbit  U1RXFOIE_bit at U1ERRIE.B1;
    const register unsigned short int U1RXBKIE = 2;
    sbit  U1RXBKIE_bit at U1ERRIE.B2;
    const register unsigned short int U1FERIE = 3;
    sbit  U1FERIE_bit at U1ERRIE.B3;
    const register unsigned short int U1CERIE = 4;
    sbit  U1CERIE_bit at U1ERRIE.B4;
    const register unsigned short int U1ABDOVE = 5;
    sbit  U1ABDOVE_bit at U1ERRIE.B5;
    const register unsigned short int U1PERIE = 6;
    sbit  U1PERIE_bit at U1ERRIE.B6;
    const register unsigned short int U1TXMTIE = 7;
    sbit  U1TXMTIE_bit at U1ERRIE.B7;

sfr unsigned short volatile DAC1CON1         absolute 0x3E9C;
    const register unsigned short int DAC1R0 = 0;
    sbit  DAC1R0_bit at DAC1CON1.B0;
    const register unsigned short int DAC1R1 = 1;
    sbit  DAC1R1_bit at DAC1CON1.B1;
    const register unsigned short int DAC1R2 = 2;
    sbit  DAC1R2_bit at DAC1CON1.B2;
    const register unsigned short int DAC1R3 = 3;
    sbit  DAC1R3_bit at DAC1CON1.B3;
    const register unsigned short int DAC1R4 = 4;
    sbit  DAC1R4_bit at DAC1CON1.B4;

sfr unsigned short volatile DAC1CON0         absolute 0x3E9E;
    const register unsigned short int DAC1NSS = 0;
    sbit  DAC1NSS_bit at DAC1CON0.B0;
    const register unsigned short int DAC1PSS0 = 2;
    sbit  DAC1PSS0_bit at DAC1CON0.B2;
    const register unsigned short int DAC1PSS1 = 3;
    sbit  DAC1PSS1_bit at DAC1CON0.B3;
    const register unsigned short int DAC1OE2 = 4;
    sbit  DAC1OE2_bit at DAC1CON0.B4;
    const register unsigned short int DAC1OE1 = 5;
    sbit  DAC1OE1_bit at DAC1CON0.B5;
    const register unsigned short int DAC1EN = 7;
    sbit  DAC1EN_bit at DAC1CON0.B7;
    const register unsigned short int NSS = 0;
    sbit  NSS_bit at DAC1CON0.B0;
    const register unsigned short int OE1 = 5;
    sbit  OE1_bit at DAC1CON0.B5;
    const register unsigned short int OE2 = 4;
    sbit  OE2_bit at DAC1CON0.B4;
    const register unsigned short int PSS0 = 2;
    sbit  PSS0_bit at DAC1CON0.B2;
    const register unsigned short int PSS1 = 3;
    sbit  PSS1_bit at DAC1CON0.B3;

sfr unsigned short volatile CM2CON0          absolute 0x3EB8;
    const register unsigned short int C2SYNC = 0;
    sbit  C2SYNC_bit at CM2CON0.B0;
    const register unsigned short int C2HYS = 1;
    sbit  C2HYS_bit at CM2CON0.B1;
    const register unsigned short int C2POL = 4;
    sbit  C2POL_bit at CM2CON0.B4;
    const register unsigned short int C2EN = 7;
    sbit  C2EN_bit at CM2CON0.B7;

sfr unsigned short volatile CM2CON1          absolute 0x3EB9;
    const register unsigned short int C2INTN = 0;
    sbit  C2INTN_bit at CM2CON1.B0;
    const register unsigned short int C2INTP = 1;
    sbit  C2INTP_bit at CM2CON1.B1;

sfr unsigned short volatile CM2NCH           absolute 0x3EBA;
    const register unsigned short int C2NCH0 = 0;
    sbit  C2NCH0_bit at CM2NCH.B0;
    const register unsigned short int C2NCH1 = 1;
    sbit  C2NCH1_bit at CM2NCH.B1;
    const register unsigned short int C2NCH2 = 2;
    sbit  C2NCH2_bit at CM2NCH.B2;

sfr unsigned short volatile CM2PCH           absolute 0x3EBB;
    const register unsigned short int C2PCH0 = 0;
    sbit  C2PCH0_bit at CM2PCH.B0;
    const register unsigned short int C2PCH1 = 1;
    sbit  C2PCH1_bit at CM2PCH.B1;
    const register unsigned short int C2PCH2 = 2;
    sbit  C2PCH2_bit at CM2PCH.B2;

sfr unsigned short volatile CM1CON0          absolute 0x3EBC;
    const register unsigned short int C1SYNC = 0;
    sbit  C1SYNC_bit at CM1CON0.B0;
    const register unsigned short int C1HYS = 1;
    sbit  C1HYS_bit at CM1CON0.B1;
    const register unsigned short int C1POL = 4;
    sbit  C1POL_bit at CM1CON0.B4;
    const register unsigned short int C1EN = 7;
    sbit  C1EN_bit at CM1CON0.B7;

sfr unsigned short volatile CM1CON1          absolute 0x3EBD;
    const register unsigned short int C1INTN = 0;
    sbit  C1INTN_bit at CM1CON1.B0;
    const register unsigned short int C1INTP = 1;
    sbit  C1INTP_bit at CM1CON1.B1;

sfr unsigned short volatile CM1NCH           absolute 0x3EBE;
    const register unsigned short int C1NCH0 = 0;
    sbit  C1NCH0_bit at CM1NCH.B0;
    const register unsigned short int C1NCH1 = 1;
    sbit  C1NCH1_bit at CM1NCH.B1;
    const register unsigned short int C1NCH2 = 2;
    sbit  C1NCH2_bit at CM1NCH.B2;

sfr unsigned short volatile CM1PCH           absolute 0x3EBF;
    const register unsigned short int C1PCH0 = 0;
    sbit  C1PCH0_bit at CM1PCH.B0;
    const register unsigned short int C1PCH1 = 1;
    sbit  C1PCH1_bit at CM1PCH.B1;
    const register unsigned short int C1PCH2 = 2;
    sbit  C1PCH2_bit at CM1PCH.B2;

sfr unsigned short volatile CMOUT            absolute 0x3EC0;
sfr unsigned short volatile FVRCON           absolute 0x3EC1;
    const register unsigned short int ADFVR0 = 0;
    sbit  ADFVR0_bit at FVRCON.B0;
    const register unsigned short int ADFVR1 = 1;
    sbit  ADFVR1_bit at FVRCON.B1;
    const register unsigned short int CDAFVR0 = 2;
    sbit  CDAFVR0_bit at FVRCON.B2;
    const register unsigned short int CDAFVR1 = 3;
    sbit  CDAFVR1_bit at FVRCON.B3;
    const register unsigned short int TSRNG = 4;
    sbit  TSRNG_bit at FVRCON.B4;
    const register unsigned short int TSEN = 5;
    sbit  TSEN_bit at FVRCON.B5;
    const register unsigned short int FVRRDY = 6;
    sbit  FVRRDY_bit at FVRCON.B6;
    const register unsigned short int FVREN = 7;
    sbit  FVREN_bit at FVRCON.B7;

sfr unsigned short volatile ZCDCON           absolute 0x3EC3;
    const register unsigned short int ZCDINTN = 0;
    sbit  ZCDINTN_bit at ZCDCON.B0;
    const register unsigned short int ZCDINTP = 1;
    sbit  ZCDINTP_bit at ZCDCON.B1;
    const register unsigned short int ZCDPOL = 4;
    sbit  ZCDPOL_bit at ZCDCON.B4;
    const register unsigned short int ZCDOUT = 5;
    sbit  ZCDOUT_bit at ZCDCON.B5;
    const register unsigned short int ZCDSEN = 7;
    sbit  ZCDSEN_bit at ZCDCON.B7;

sfr unsigned short volatile HLVDCON0         absolute 0x3EC9;
    const register unsigned short int HLVDINTL = 0;
    sbit  HLVDINTL_bit at HLVDCON0.B0;
    const register unsigned short int HLVDINTH = 1;
    sbit  HLVDINTH_bit at HLVDCON0.B1;
    const register unsigned short int HLVDRDY = 4;
    sbit  HLVDRDY_bit at HLVDCON0.B4;
    const register unsigned short int HLVDOUT = 5;
    sbit  HLVDOUT_bit at HLVDCON0.B5;
    const register unsigned short int HLVDEN = 7;
    sbit  HLVDEN_bit at HLVDCON0.B7;
    const register unsigned short int INTH = 1;
    sbit  INTH_bit at HLVDCON0.B1;
    const register unsigned short int INTL = 0;
    sbit  INTL_bit at HLVDCON0.B0;

sfr unsigned short volatile HLVDCON1         absolute 0x3ECA;
    const register unsigned short int HLVDSEL0 = 0;
    sbit  HLVDSEL0_bit at HLVDCON1.B0;
    const register unsigned short int HLVDSEL1 = 1;
    sbit  HLVDSEL1_bit at HLVDCON1.B1;
    const register unsigned short int HLVDSEL2 = 2;
    sbit  HLVDSEL2_bit at HLVDCON1.B2;
    const register unsigned short int HLVDSEL3 = 3;
    sbit  HLVDSEL3_bit at HLVDCON1.B3;
    const register unsigned short int SEL0 = 0;
    sbit  SEL0_bit at HLVDCON1.B0;
    const register unsigned short int SEL1 = 1;
    sbit  SEL1_bit at HLVDCON1.B1;
    const register unsigned short int SEL2 = 2;
    sbit  SEL2_bit at HLVDCON1.B2;
    const register unsigned short int SEL3 = 3;
    sbit  SEL3_bit at HLVDCON1.B3;

sfr unsigned short volatile ADCP             absolute 0x3ED7;
    const register unsigned short int ADCPRDY = 0;
    sbit  ADCPRDY_bit at ADCP.B0;
    const register unsigned short int ADCPON = 7;
    sbit  ADCPON_bit at ADCP.B7;
    const register unsigned short int CPON = 7;
    sbit  CPON_bit at ADCP.B7;
    const register unsigned short int CPRDY = 0;
    sbit  CPRDY_bit at ADCP.B0;

sfr unsigned int   volatile ADLTH            absolute 0x3EDE;
sfr unsigned short volatile ADLTHL           absolute 0x3EDE;
    const register unsigned short int ADLTH0 = 0;
    sbit  ADLTH0_bit at ADLTHL.B0;
    const register unsigned short int ADLTH1 = 1;
    sbit  ADLTH1_bit at ADLTHL.B1;
    const register unsigned short int ADLTH2 = 2;
    sbit  ADLTH2_bit at ADLTHL.B2;
    const register unsigned short int ADLTH3 = 3;
    sbit  ADLTH3_bit at ADLTHL.B3;
    const register unsigned short int ADLTH4 = 4;
    sbit  ADLTH4_bit at ADLTHL.B4;
    const register unsigned short int ADLTH5 = 5;
    sbit  ADLTH5_bit at ADLTHL.B5;
    const register unsigned short int ADLTH6 = 6;
    sbit  ADLTH6_bit at ADLTHL.B6;
    const register unsigned short int ADLTH7 = 7;
    sbit  ADLTH7_bit at ADLTHL.B7;
    const register unsigned short int LTH0 = 0;
    sbit  LTH0_bit at ADLTHL.B0;
    const register unsigned short int LTH1 = 1;
    sbit  LTH1_bit at ADLTHL.B1;
    const register unsigned short int LTH2 = 2;
    sbit  LTH2_bit at ADLTHL.B2;
    const register unsigned short int LTH3 = 3;
    sbit  LTH3_bit at ADLTHL.B3;
    const register unsigned short int LTH4 = 4;
    sbit  LTH4_bit at ADLTHL.B4;
    const register unsigned short int LTH5 = 5;
    sbit  LTH5_bit at ADLTHL.B5;
    const register unsigned short int LTH6 = 6;
    sbit  LTH6_bit at ADLTHL.B6;
    const register unsigned short int LTH7 = 7;
    sbit  LTH7_bit at ADLTHL.B7;

sfr unsigned short volatile ADLTHH           absolute 0x3EDF;
    const register unsigned short int ADLTH8 = 0;
    sbit  ADLTH8_bit at ADLTHH.B0;
    const register unsigned short int ADLTH9 = 1;
    sbit  ADLTH9_bit at ADLTHH.B1;
    const register unsigned short int ADLTH10 = 2;
    sbit  ADLTH10_bit at ADLTHH.B2;
    const register unsigned short int ADLTH11 = 3;
    sbit  ADLTH11_bit at ADLTHH.B3;
    const register unsigned short int ADLTH12 = 4;
    sbit  ADLTH12_bit at ADLTHH.B4;
    const register unsigned short int ADLTH13 = 5;
    sbit  ADLTH13_bit at ADLTHH.B5;
    const register unsigned short int ADLTH14 = 6;
    sbit  ADLTH14_bit at ADLTHH.B6;
    const register unsigned short int ADLTH15 = 7;
    sbit  ADLTH15_bit at ADLTHH.B7;
    const register unsigned short int LTH10 = 2;
    sbit  LTH10_bit at ADLTHH.B2;
    const register unsigned short int LTH11 = 3;
    sbit  LTH11_bit at ADLTHH.B3;
    const register unsigned short int LTH12 = 4;
    sbit  LTH12_bit at ADLTHH.B4;
    const register unsigned short int LTH13 = 5;
    sbit  LTH13_bit at ADLTHH.B5;
    const register unsigned short int LTH14 = 6;
    sbit  LTH14_bit at ADLTHH.B6;
    const register unsigned short int LTH15 = 7;
    sbit  LTH15_bit at ADLTHH.B7;
    const register unsigned short int LTH8 = 0;
    sbit  LTH8_bit at ADLTHH.B0;
    const register unsigned short int LTH9 = 1;
    sbit  LTH9_bit at ADLTHH.B1;

sfr unsigned int   volatile ADUTH            absolute 0x3EE0;
sfr unsigned short volatile ADUTHL           absolute 0x3EE0;
    const register unsigned short int ADUTH0 = 0;
    sbit  ADUTH0_bit at ADUTHL.B0;
    const register unsigned short int ADUTH1 = 1;
    sbit  ADUTH1_bit at ADUTHL.B1;
    const register unsigned short int ADUTH2 = 2;
    sbit  ADUTH2_bit at ADUTHL.B2;
    const register unsigned short int ADUTH3 = 3;
    sbit  ADUTH3_bit at ADUTHL.B3;
    const register unsigned short int ADUTH4 = 4;
    sbit  ADUTH4_bit at ADUTHL.B4;
    const register unsigned short int ADUTH5 = 5;
    sbit  ADUTH5_bit at ADUTHL.B5;
    const register unsigned short int ADUTH6 = 6;
    sbit  ADUTH6_bit at ADUTHL.B6;
    const register unsigned short int ADUTH7 = 7;
    sbit  ADUTH7_bit at ADUTHL.B7;
    const register unsigned short int UTH0 = 0;
    sbit  UTH0_bit at ADUTHL.B0;
    const register unsigned short int UTH1 = 1;
    sbit  UTH1_bit at ADUTHL.B1;
    const register unsigned short int UTH2 = 2;
    sbit  UTH2_bit at ADUTHL.B2;
    const register unsigned short int UTH3 = 3;
    sbit  UTH3_bit at ADUTHL.B3;
    const register unsigned short int UTH4 = 4;
    sbit  UTH4_bit at ADUTHL.B4;
    const register unsigned short int UTH5 = 5;
    sbit  UTH5_bit at ADUTHL.B5;
    const register unsigned short int UTH6 = 6;
    sbit  UTH6_bit at ADUTHL.B6;
    const register unsigned short int UTH7 = 7;
    sbit  UTH7_bit at ADUTHL.B7;

sfr unsigned short volatile ADUTHH           absolute 0x3EE1;
    const register unsigned short int ADUTH8 = 0;
    sbit  ADUTH8_bit at ADUTHH.B0;
    const register unsigned short int ADUTH9 = 1;
    sbit  ADUTH9_bit at ADUTHH.B1;
    const register unsigned short int ADUTH10 = 2;
    sbit  ADUTH10_bit at ADUTHH.B2;
    const register unsigned short int ADUTH11 = 3;
    sbit  ADUTH11_bit at ADUTHH.B3;
    const register unsigned short int ADUTH12 = 4;
    sbit  ADUTH12_bit at ADUTHH.B4;
    const register unsigned short int ADUTH13 = 5;
    sbit  ADUTH13_bit at ADUTHH.B5;
    const register unsigned short int ADUTH14 = 6;
    sbit  ADUTH14_bit at ADUTHH.B6;
    const register unsigned short int ADUTH15 = 7;
    sbit  ADUTH15_bit at ADUTHH.B7;
    const register unsigned short int UTH10 = 2;
    sbit  UTH10_bit at ADUTHH.B2;
    const register unsigned short int UTH11 = 3;
    sbit  UTH11_bit at ADUTHH.B3;
    const register unsigned short int UTH12 = 4;
    sbit  UTH12_bit at ADUTHH.B4;
    const register unsigned short int UTH13 = 5;
    sbit  UTH13_bit at ADUTHH.B5;
    const register unsigned short int UTH14 = 6;
    sbit  UTH14_bit at ADUTHH.B6;
    const register unsigned short int UTH15 = 7;
    sbit  UTH15_bit at ADUTHH.B7;
    const register unsigned short int UTH8 = 0;
    sbit  UTH8_bit at ADUTHH.B0;
    const register unsigned short int UTH9 = 1;
    sbit  UTH9_bit at ADUTHH.B1;

sfr unsigned int   volatile ADERR            absolute 0x3EE2;
sfr unsigned short volatile ADERRL           absolute 0x3EE2;
    const register unsigned short int ADERR0 = 0;
    sbit  ADERR0_bit at ADERRL.B0;
    const register unsigned short int ADERR1 = 1;
    sbit  ADERR1_bit at ADERRL.B1;
    const register unsigned short int ADERR2 = 2;
    sbit  ADERR2_bit at ADERRL.B2;
    const register unsigned short int ADERR3 = 3;
    sbit  ADERR3_bit at ADERRL.B3;
    const register unsigned short int ADERR4 = 4;
    sbit  ADERR4_bit at ADERRL.B4;
    const register unsigned short int ADERR5 = 5;
    sbit  ADERR5_bit at ADERRL.B5;
    const register unsigned short int ADERR6 = 6;
    sbit  ADERR6_bit at ADERRL.B6;
    const register unsigned short int ADERR7 = 7;
    sbit  ADERR7_bit at ADERRL.B7;
    const register unsigned short int ERR0 = 0;
    sbit  ERR0_bit at ADERRL.B0;
    const register unsigned short int ERR1 = 1;
    sbit  ERR1_bit at ADERRL.B1;
    const register unsigned short int ERR2 = 2;
    sbit  ERR2_bit at ADERRL.B2;
    const register unsigned short int ERR3 = 3;
    sbit  ERR3_bit at ADERRL.B3;
    const register unsigned short int ERR4 = 4;
    sbit  ERR4_bit at ADERRL.B4;
    const register unsigned short int ERR5 = 5;
    sbit  ERR5_bit at ADERRL.B5;
    const register unsigned short int ERR6 = 6;
    sbit  ERR6_bit at ADERRL.B6;
    const register unsigned short int ERR7 = 7;
    sbit  ERR7_bit at ADERRL.B7;

sfr unsigned short volatile ADERRH           absolute 0x3EE3;
    const register unsigned short int ADERR8 = 0;
    sbit  ADERR8_bit at ADERRH.B0;
    const register unsigned short int ADERR9 = 1;
    sbit  ADERR9_bit at ADERRH.B1;
    const register unsigned short int ADERR10 = 2;
    sbit  ADERR10_bit at ADERRH.B2;
    const register unsigned short int ADERR11 = 3;
    sbit  ADERR11_bit at ADERRH.B3;
    const register unsigned short int ADERR12 = 4;
    sbit  ADERR12_bit at ADERRH.B4;
    const register unsigned short int ADERR13 = 5;
    sbit  ADERR13_bit at ADERRH.B5;
    const register unsigned short int ADERR14 = 6;
    sbit  ADERR14_bit at ADERRH.B6;
    const register unsigned short int ADERR15 = 7;
    sbit  ADERR15_bit at ADERRH.B7;
    const register unsigned short int ERR10 = 2;
    sbit  ERR10_bit at ADERRH.B2;
    const register unsigned short int ERR11 = 3;
    sbit  ERR11_bit at ADERRH.B3;
    const register unsigned short int ERR12 = 4;
    sbit  ERR12_bit at ADERRH.B4;
    const register unsigned short int ERR13 = 5;
    sbit  ERR13_bit at ADERRH.B5;
    const register unsigned short int ERR14 = 6;
    sbit  ERR14_bit at ADERRH.B6;
    const register unsigned short int ERR15 = 7;
    sbit  ERR15_bit at ADERRH.B7;
    const register unsigned short int ERR8 = 0;
    sbit  ERR8_bit at ADERRH.B0;
    const register unsigned short int ERR9 = 1;
    sbit  ERR9_bit at ADERRH.B1;

sfr unsigned int   volatile ADSTPT           absolute 0x3EE4;
sfr unsigned short volatile ADSTPTL          absolute 0x3EE4;
    const register unsigned short int ADSTPT0 = 0;
    sbit  ADSTPT0_bit at ADSTPTL.B0;
    const register unsigned short int ADSTPT1 = 1;
    sbit  ADSTPT1_bit at ADSTPTL.B1;
    const register unsigned short int ADSTPT2 = 2;
    sbit  ADSTPT2_bit at ADSTPTL.B2;
    const register unsigned short int ADSTPT3 = 3;
    sbit  ADSTPT3_bit at ADSTPTL.B3;
    const register unsigned short int ADSTPT4 = 4;
    sbit  ADSTPT4_bit at ADSTPTL.B4;
    const register unsigned short int ADSTPT5 = 5;
    sbit  ADSTPT5_bit at ADSTPTL.B5;
    const register unsigned short int ADSTPT6 = 6;
    sbit  ADSTPT6_bit at ADSTPTL.B6;
    const register unsigned short int ADSTPT7 = 7;
    sbit  ADSTPT7_bit at ADSTPTL.B7;
    const register unsigned short int STPT0 = 0;
    sbit  STPT0_bit at ADSTPTL.B0;
    const register unsigned short int STPT1 = 1;
    sbit  STPT1_bit at ADSTPTL.B1;
    const register unsigned short int STPT2 = 2;
    sbit  STPT2_bit at ADSTPTL.B2;
    const register unsigned short int STPT3 = 3;
    sbit  STPT3_bit at ADSTPTL.B3;
    const register unsigned short int STPT4 = 4;
    sbit  STPT4_bit at ADSTPTL.B4;
    const register unsigned short int STPT5 = 5;
    sbit  STPT5_bit at ADSTPTL.B5;
    const register unsigned short int STPT6 = 6;
    sbit  STPT6_bit at ADSTPTL.B6;
    const register unsigned short int STPT7 = 7;
    sbit  STPT7_bit at ADSTPTL.B7;

sfr unsigned short volatile ADSTPTH          absolute 0x3EE5;
    const register unsigned short int ADSTPT8 = 0;
    sbit  ADSTPT8_bit at ADSTPTH.B0;
    const register unsigned short int ADSTPT9 = 1;
    sbit  ADSTPT9_bit at ADSTPTH.B1;
    const register unsigned short int ADSTPT10 = 2;
    sbit  ADSTPT10_bit at ADSTPTH.B2;
    const register unsigned short int ADSTPT11 = 3;
    sbit  ADSTPT11_bit at ADSTPTH.B3;
    const register unsigned short int ADSTPT12 = 4;
    sbit  ADSTPT12_bit at ADSTPTH.B4;
    const register unsigned short int ADSTPT13 = 5;
    sbit  ADSTPT13_bit at ADSTPTH.B5;
    const register unsigned short int ADSTPT14 = 6;
    sbit  ADSTPT14_bit at ADSTPTH.B6;
    const register unsigned short int ADSTPT15 = 7;
    sbit  ADSTPT15_bit at ADSTPTH.B7;
    const register unsigned short int STPT10 = 2;
    sbit  STPT10_bit at ADSTPTH.B2;
    const register unsigned short int STPT11 = 3;
    sbit  STPT11_bit at ADSTPTH.B3;
    const register unsigned short int STPT12 = 4;
    sbit  STPT12_bit at ADSTPTH.B4;
    const register unsigned short int STPT13 = 5;
    sbit  STPT13_bit at ADSTPTH.B5;
    const register unsigned short int STPT15 = 6;
    sbit  STPT15_bit at ADSTPTH.B6;
    const register unsigned short int STPT16 = 7;
    sbit  STPT16_bit at ADSTPTH.B7;
    const register unsigned short int STPT8 = 0;
    sbit  STPT8_bit at ADSTPTH.B0;
    const register unsigned short int STPT9 = 1;
    sbit  STPT9_bit at ADSTPTH.B1;

sfr unsigned int   volatile ADFLTR           absolute 0x3EE6;
sfr unsigned short volatile ADFLTRL          absolute 0x3EE6;
    const register unsigned short int ADFLTR0 = 0;
    sbit  ADFLTR0_bit at ADFLTRL.B0;
    const register unsigned short int ADFLTR1 = 1;
    sbit  ADFLTR1_bit at ADFLTRL.B1;
    const register unsigned short int ADFLTR2 = 2;
    sbit  ADFLTR2_bit at ADFLTRL.B2;
    const register unsigned short int ADFLTR3 = 3;
    sbit  ADFLTR3_bit at ADFLTRL.B3;
    const register unsigned short int ADFLTR4 = 4;
    sbit  ADFLTR4_bit at ADFLTRL.B4;
    const register unsigned short int ADFLTR5 = 5;
    sbit  ADFLTR5_bit at ADFLTRL.B5;
    const register unsigned short int ADFLTR6 = 6;
    sbit  ADFLTR6_bit at ADFLTRL.B6;
    const register unsigned short int ADFLTR7 = 7;
    sbit  ADFLTR7_bit at ADFLTRL.B7;
    const register unsigned short int FLTR0 = 0;
    sbit  FLTR0_bit at ADFLTRL.B0;
    const register unsigned short int FLTR1 = 1;
    sbit  FLTR1_bit at ADFLTRL.B1;
    const register unsigned short int FLTR2 = 2;
    sbit  FLTR2_bit at ADFLTRL.B2;
    const register unsigned short int FLTR3 = 3;
    sbit  FLTR3_bit at ADFLTRL.B3;
    const register unsigned short int FLTR4 = 4;
    sbit  FLTR4_bit at ADFLTRL.B4;
    const register unsigned short int FLTR5 = 5;
    sbit  FLTR5_bit at ADFLTRL.B5;
    const register unsigned short int FLTR6 = 6;
    sbit  FLTR6_bit at ADFLTRL.B6;
    const register unsigned short int FLTR7 = 7;
    sbit  FLTR7_bit at ADFLTRL.B7;

sfr unsigned short volatile ADFLTRH          absolute 0x3EE7;
    const register unsigned short int ADFLTR8 = 0;
    sbit  ADFLTR8_bit at ADFLTRH.B0;
    const register unsigned short int ADFLTR9 = 1;
    sbit  ADFLTR9_bit at ADFLTRH.B1;
    const register unsigned short int ADFLTR10 = 2;
    sbit  ADFLTR10_bit at ADFLTRH.B2;
    const register unsigned short int ADFLTR11 = 3;
    sbit  ADFLTR11_bit at ADFLTRH.B3;
    const register unsigned short int ADFLTR12 = 4;
    sbit  ADFLTR12_bit at ADFLTRH.B4;
    const register unsigned short int ADFLTR13 = 5;
    sbit  ADFLTR13_bit at ADFLTRH.B5;
    const register unsigned short int ADFLTR14 = 6;
    sbit  ADFLTR14_bit at ADFLTRH.B6;
    const register unsigned short int ADFLTR15 = 7;
    sbit  ADFLTR15_bit at ADFLTRH.B7;
    const register unsigned short int FLTR10 = 2;
    sbit  FLTR10_bit at ADFLTRH.B2;
    const register unsigned short int FLTR11 = 3;
    sbit  FLTR11_bit at ADFLTRH.B3;
    const register unsigned short int FLTR12 = 4;
    sbit  FLTR12_bit at ADFLTRH.B4;
    const register unsigned short int FLTR13 = 5;
    sbit  FLTR13_bit at ADFLTRH.B5;
    const register unsigned short int FLTR14 = 6;
    sbit  FLTR14_bit at ADFLTRH.B6;
    const register unsigned short int FLTR15 = 7;
    sbit  FLTR15_bit at ADFLTRH.B7;
    const register unsigned short int FLTR8 = 0;
    sbit  FLTR8_bit at ADFLTRH.B0;
    const register unsigned short int FLTR9 = 1;
    sbit  FLTR9_bit at ADFLTRH.B1;

sfr unsigned short volatile ADACCL           absolute 0x3EE8;
    const register unsigned short int ADACC0 = 0;
    sbit  ADACC0_bit at ADACCL.B0;
    const register unsigned short int ADACC1 = 1;
    sbit  ADACC1_bit at ADACCL.B1;
    const register unsigned short int ADACC2 = 2;
    sbit  ADACC2_bit at ADACCL.B2;
    const register unsigned short int ADACC3 = 3;
    sbit  ADACC3_bit at ADACCL.B3;
    const register unsigned short int ADACC4 = 4;
    sbit  ADACC4_bit at ADACCL.B4;
    const register unsigned short int ADACC5 = 5;
    sbit  ADACC5_bit at ADACCL.B5;
    const register unsigned short int ADACC6 = 6;
    sbit  ADACC6_bit at ADACCL.B6;
    const register unsigned short int ADACC7 = 7;
    sbit  ADACC7_bit at ADACCL.B7;

sfr unsigned short volatile ADACCH           absolute 0x3EE9;
    const register unsigned short int ADACC8 = 0;
    sbit  ADACC8_bit at ADACCH.B0;
    const register unsigned short int ADACC9 = 1;
    sbit  ADACC9_bit at ADACCH.B1;
    const register unsigned short int ADACC10 = 2;
    sbit  ADACC10_bit at ADACCH.B2;
    const register unsigned short int ADACC11 = 3;
    sbit  ADACC11_bit at ADACCH.B3;
    const register unsigned short int ADACC12 = 4;
    sbit  ADACC12_bit at ADACCH.B4;
    const register unsigned short int ADACC13 = 5;
    sbit  ADACC13_bit at ADACCH.B5;
    const register unsigned short int ADACC14 = 6;
    sbit  ADACC14_bit at ADACCH.B6;
    const register unsigned short int ADACC15 = 7;
    sbit  ADACC15_bit at ADACCH.B7;

sfr unsigned short volatile ADACCU           absolute 0x3EEA;
    const register unsigned short int ADACC16 = 0;
    sbit  ADACC16_bit at ADACCU.B0;
    const register unsigned short int ADACC17 = 1;
    sbit  ADACC17_bit at ADACCU.B1;
    const register unsigned short int ADACC18 = 2;
    sbit  ADACC18_bit at ADACCU.B2;
    const register unsigned short int ADACC19 = 3;
    sbit  ADACC19_bit at ADACCU.B3;
    const register unsigned short int ADACC20 = 4;
    sbit  ADACC20_bit at ADACCU.B4;
    const register unsigned short int ADACC21 = 5;
    sbit  ADACC21_bit at ADACCU.B5;
    const register unsigned short int ADACC22 = 6;
    sbit  ADACC22_bit at ADACCU.B6;
    const register unsigned short int ADACC23 = 7;
    sbit  ADACC23_bit at ADACCU.B7;

sfr unsigned short volatile ADCNT            absolute 0x3EEB;
    const register unsigned short int ADCNT0 = 0;
    sbit  ADCNT0_bit at ADCNT.B0;
    const register unsigned short int ADCNT1 = 1;
    sbit  ADCNT1_bit at ADCNT.B1;
    const register unsigned short int ADCNT2 = 2;
    sbit  ADCNT2_bit at ADCNT.B2;
    const register unsigned short int ADCNT3 = 3;
    sbit  ADCNT3_bit at ADCNT.B3;
    const register unsigned short int ADCNT4 = 4;
    sbit  ADCNT4_bit at ADCNT.B4;
    const register unsigned short int ADCNT5 = 5;
    sbit  ADCNT5_bit at ADCNT.B5;
    const register unsigned short int ADCNT6 = 6;
    sbit  ADCNT6_bit at ADCNT.B6;
    const register unsigned short int ADCNT7 = 7;
    sbit  ADCNT7_bit at ADCNT.B7;

sfr unsigned short volatile ADRPT            absolute 0x3EEC;
    const register unsigned short int ADRPT0 = 0;
    sbit  ADRPT0_bit at ADRPT.B0;
    const register unsigned short int ADRPT1 = 1;
    sbit  ADRPT1_bit at ADRPT.B1;
    const register unsigned short int ADRPT2 = 2;
    sbit  ADRPT2_bit at ADRPT.B2;
    const register unsigned short int ADRPT3 = 3;
    sbit  ADRPT3_bit at ADRPT.B3;
    const register unsigned short int ADRPT4 = 4;
    sbit  ADRPT4_bit at ADRPT.B4;
    const register unsigned short int ADRPT5 = 5;
    sbit  ADRPT5_bit at ADRPT.B5;
    const register unsigned short int ADRPT6 = 6;
    sbit  ADRPT6_bit at ADRPT.B6;
    const register unsigned short int ADRPT7 = 7;
    sbit  ADRPT7_bit at ADRPT.B7;
    const register unsigned short int RPT0 = 0;
    sbit  RPT0_bit at ADRPT.B0;
    const register unsigned short int RPT1 = 1;
    sbit  RPT1_bit at ADRPT.B1;
    const register unsigned short int RPT2 = 2;
    sbit  RPT2_bit at ADRPT.B2;
    const register unsigned short int RPT3 = 3;
    sbit  RPT3_bit at ADRPT.B3;
    const register unsigned short int RPT4 = 4;
    sbit  RPT4_bit at ADRPT.B4;
    const register unsigned short int RPT5 = 5;
    sbit  RPT5_bit at ADRPT.B5;
    const register unsigned short int RPT6 = 6;
    sbit  RPT6_bit at ADRPT.B6;
    const register unsigned short int RPT7 = 7;
    sbit  RPT7_bit at ADRPT.B7;

sfr unsigned int   volatile ADPREV           absolute 0x3EED;
sfr unsigned short volatile ADPREVL          absolute 0x3EED;
    const register unsigned short int ADPREV0 = 0;
    sbit  ADPREV0_bit at ADPREVL.B0;
    const register unsigned short int ADPREV1 = 1;
    sbit  ADPREV1_bit at ADPREVL.B1;
    const register unsigned short int ADPREV2 = 2;
    sbit  ADPREV2_bit at ADPREVL.B2;
    const register unsigned short int ADPREV3 = 3;
    sbit  ADPREV3_bit at ADPREVL.B3;
    const register unsigned short int ADPREV4 = 4;
    sbit  ADPREV4_bit at ADPREVL.B4;
    const register unsigned short int ADPREV5 = 5;
    sbit  ADPREV5_bit at ADPREVL.B5;
    const register unsigned short int ADPREV6 = 6;
    sbit  ADPREV6_bit at ADPREVL.B6;
    const register unsigned short int ADPREV7 = 7;
    sbit  ADPREV7_bit at ADPREVL.B7;
    const register unsigned short int PREV0 = 0;
    sbit  PREV0_bit at ADPREVL.B0;
    const register unsigned short int PREV1 = 1;
    sbit  PREV1_bit at ADPREVL.B1;
    const register unsigned short int PREV2 = 2;
    sbit  PREV2_bit at ADPREVL.B2;
    const register unsigned short int PREV3 = 3;
    sbit  PREV3_bit at ADPREVL.B3;
    const register unsigned short int PREV4 = 4;
    sbit  PREV4_bit at ADPREVL.B4;
    const register unsigned short int PREV5 = 5;
    sbit  PREV5_bit at ADPREVL.B5;
    const register unsigned short int PREV6 = 6;
    sbit  PREV6_bit at ADPREVL.B6;
    const register unsigned short int PREV7 = 7;
    sbit  PREV7_bit at ADPREVL.B7;

sfr unsigned short volatile ADPREVH          absolute 0x3EEE;
    const register unsigned short int ADPREV8 = 0;
    sbit  ADPREV8_bit at ADPREVH.B0;
    const register unsigned short int ADPREV9 = 1;
    sbit  ADPREV9_bit at ADPREVH.B1;
    const register unsigned short int ADPREV10 = 2;
    sbit  ADPREV10_bit at ADPREVH.B2;
    const register unsigned short int ADPREV11 = 3;
    sbit  ADPREV11_bit at ADPREVH.B3;
    const register unsigned short int ADPREV12 = 4;
    sbit  ADPREV12_bit at ADPREVH.B4;
    const register unsigned short int ADPREV13 = 5;
    sbit  ADPREV13_bit at ADPREVH.B5;
    const register unsigned short int ADPREV14 = 6;
    sbit  ADPREV14_bit at ADPREVH.B6;
    const register unsigned short int ADPREV15 = 7;
    sbit  ADPREV15_bit at ADPREVH.B7;
    const register unsigned short int PREV10 = 2;
    sbit  PREV10_bit at ADPREVH.B2;
    const register unsigned short int PREV11 = 3;
    sbit  PREV11_bit at ADPREVH.B3;
    const register unsigned short int PREV12 = 4;
    sbit  PREV12_bit at ADPREVH.B4;
    const register unsigned short int PREV13 = 5;
    sbit  PREV13_bit at ADPREVH.B5;
    const register unsigned short int PREV14 = 6;
    sbit  PREV14_bit at ADPREVH.B6;
    const register unsigned short int PREV15 = 7;
    sbit  PREV15_bit at ADPREVH.B7;
    const register unsigned short int PREV8 = 0;
    sbit  PREV8_bit at ADPREVH.B0;
    const register unsigned short int PREV9 = 1;
    sbit  PREV9_bit at ADPREVH.B1;

sfr unsigned int   volatile ADRES            absolute 0x3EEF;
sfr unsigned short volatile ADRESL           absolute 0x3EEF;
    const register unsigned short int ADRES0 = 0;
    sbit  ADRES0_bit at ADRESL.B0;
    const register unsigned short int ADRES1 = 1;
    sbit  ADRES1_bit at ADRESL.B1;
    const register unsigned short int ADRES2 = 2;
    sbit  ADRES2_bit at ADRESL.B2;
    const register unsigned short int ADRES3 = 3;
    sbit  ADRES3_bit at ADRESL.B3;
    const register unsigned short int ADRES4 = 4;
    sbit  ADRES4_bit at ADRESL.B4;
    const register unsigned short int ADRES5 = 5;
    sbit  ADRES5_bit at ADRESL.B5;
    const register unsigned short int ADRES6 = 6;
    sbit  ADRES6_bit at ADRESL.B6;
    const register unsigned short int ADRES7 = 7;
    sbit  ADRES7_bit at ADRESL.B7;
    const register unsigned short int RES0 = 0;
    sbit  RES0_bit at ADRESL.B0;
    const register unsigned short int RES1 = 1;
    sbit  RES1_bit at ADRESL.B1;
    const register unsigned short int RES2 = 2;
    sbit  RES2_bit at ADRESL.B2;
    const register unsigned short int RES3 = 3;
    sbit  RES3_bit at ADRESL.B3;
    const register unsigned short int RES4 = 4;
    sbit  RES4_bit at ADRESL.B4;
    const register unsigned short int RES5 = 5;
    sbit  RES5_bit at ADRESL.B5;
    const register unsigned short int RES6 = 6;
    sbit  RES6_bit at ADRESL.B6;
    const register unsigned short int RES7 = 7;
    sbit  RES7_bit at ADRESL.B7;

sfr unsigned short volatile ADRESH           absolute 0x3EF0;
    const register unsigned short int ADRES8 = 0;
    sbit  ADRES8_bit at ADRESH.B0;
    const register unsigned short int ADRES9 = 1;
    sbit  ADRES9_bit at ADRESH.B1;
    const register unsigned short int ADRES10 = 2;
    sbit  ADRES10_bit at ADRESH.B2;
    const register unsigned short int ADRES11 = 3;
    sbit  ADRES11_bit at ADRESH.B3;
    const register unsigned short int ADRES12 = 4;
    sbit  ADRES12_bit at ADRESH.B4;
    const register unsigned short int ADRES13 = 5;
    sbit  ADRES13_bit at ADRESH.B5;
    const register unsigned short int ADRES14 = 6;
    sbit  ADRES14_bit at ADRESH.B6;
    const register unsigned short int ADRES15 = 7;
    sbit  ADRES15_bit at ADRESH.B7;
    const register unsigned short int RES10 = 2;
    sbit  RES10_bit at ADRESH.B2;
    const register unsigned short int RES11 = 3;
    sbit  RES11_bit at ADRESH.B3;
    const register unsigned short int RES12 = 4;
    sbit  RES12_bit at ADRESH.B4;
    const register unsigned short int RES13 = 5;
    sbit  RES13_bit at ADRESH.B5;
    const register unsigned short int RES14 = 6;
    sbit  RES14_bit at ADRESH.B6;
    const register unsigned short int RES15 = 7;
    sbit  RES15_bit at ADRESH.B7;
    const register unsigned short int RES8 = 0;
    sbit  RES8_bit at ADRESH.B0;
    const register unsigned short int RES9 = 1;
    sbit  RES9_bit at ADRESH.B1;

sfr unsigned short volatile ADPCH            absolute 0x3EF1;
    const register unsigned short int ADPCH0 = 0;
    sbit  ADPCH0_bit at ADPCH.B0;
    const register unsigned short int ADPCH1 = 1;
    sbit  ADPCH1_bit at ADPCH.B1;
    const register unsigned short int ADPCH2 = 2;
    sbit  ADPCH2_bit at ADPCH.B2;
    const register unsigned short int ADPCH3 = 3;
    sbit  ADPCH3_bit at ADPCH.B3;
    const register unsigned short int ADPCH4 = 4;
    sbit  ADPCH4_bit at ADPCH.B4;
    const register unsigned short int ADPCH5 = 5;
    sbit  ADPCH5_bit at ADPCH.B5;

sfr unsigned int   volatile ADACQ            absolute 0x3EF3;
sfr unsigned short volatile ADACQL           absolute 0x3EF3;
    const register unsigned short int ACQ0 = 0;
    sbit  ACQ0_bit at ADACQL.B0;
    const register unsigned short int ACQ1 = 1;
    sbit  ACQ1_bit at ADACQL.B1;
    const register unsigned short int ACQ2 = 2;
    sbit  ACQ2_bit at ADACQL.B2;
    const register unsigned short int ACQ3 = 3;
    sbit  ACQ3_bit at ADACQL.B3;
    const register unsigned short int ACQ4 = 4;
    sbit  ACQ4_bit at ADACQL.B4;
    const register unsigned short int ACQ5 = 5;
    sbit  ACQ5_bit at ADACQL.B5;
    const register unsigned short int ACQ6 = 6;
    sbit  ACQ6_bit at ADACQL.B6;
    const register unsigned short int ACQ7 = 7;
    sbit  ACQ7_bit at ADACQL.B7;
    const register unsigned short int ADACQ0 = 0;
    sbit  ADACQ0_bit at ADACQL.B0;
    const register unsigned short int ADACQ1 = 1;
    sbit  ADACQ1_bit at ADACQL.B1;
    const register unsigned short int ADACQ2 = 2;
    sbit  ADACQ2_bit at ADACQL.B2;
    const register unsigned short int ADACQ3 = 3;
    sbit  ADACQ3_bit at ADACQL.B3;
    const register unsigned short int ADACQ4 = 4;
    sbit  ADACQ4_bit at ADACQL.B4;
    const register unsigned short int ADACQ5 = 5;
    sbit  ADACQ5_bit at ADACQL.B5;
    const register unsigned short int ADACQ6 = 6;
    sbit  ADACQ6_bit at ADACQL.B6;
    const register unsigned short int ADACQ7 = 7;
    sbit  ADACQ7_bit at ADACQL.B7;

sfr unsigned short volatile ADACQH           absolute 0x3EF4;
    const register unsigned short int ACQ8 = 0;
    sbit  ACQ8_bit at ADACQH.B0;
    const register unsigned short int ACQ9 = 1;
    sbit  ACQ9_bit at ADACQH.B1;
    const register unsigned short int ACQ10 = 2;
    sbit  ACQ10_bit at ADACQH.B2;
    const register unsigned short int ACQ11 = 3;
    sbit  ACQ11_bit at ADACQH.B3;
    const register unsigned short int ACQ12 = 4;
    sbit  ACQ12_bit at ADACQH.B4;
    const register unsigned short int ADACQ10 = 2;
    sbit  ADACQ10_bit at ADACQH.B2;
    const register unsigned short int ADACQ11 = 3;
    sbit  ADACQ11_bit at ADACQH.B3;
    const register unsigned short int ADACQ12 = 4;
    sbit  ADACQ12_bit at ADACQH.B4;
    const register unsigned short int ADACQ8 = 0;
    sbit  ADACQ8_bit at ADACQH.B0;
    const register unsigned short int ADACQ9 = 1;
    sbit  ADACQ9_bit at ADACQH.B1;

sfr unsigned short volatile ADCAP            absolute 0x3EF5;
    const register unsigned short int ADCAP0 = 0;
    sbit  ADCAP0_bit at ADCAP.B0;
    const register unsigned short int ADCAP1 = 1;
    sbit  ADCAP1_bit at ADCAP.B1;
    const register unsigned short int ADCAP2 = 2;
    sbit  ADCAP2_bit at ADCAP.B2;
    const register unsigned short int ADCAP3 = 3;
    sbit  ADCAP3_bit at ADCAP.B3;
    const register unsigned short int ADCAP4 = 4;
    sbit  ADCAP4_bit at ADCAP.B4;

sfr unsigned int   volatile ADPRE            absolute 0x3EF6;
sfr unsigned short volatile ADPREL           absolute 0x3EF6;
    const register unsigned short int ADPRE0 = 0;
    sbit  ADPRE0_bit at ADPREL.B0;
    const register unsigned short int ADPRE1 = 1;
    sbit  ADPRE1_bit at ADPREL.B1;
    const register unsigned short int ADPRE2 = 2;
    sbit  ADPRE2_bit at ADPREL.B2;
    const register unsigned short int ADPRE3 = 3;
    sbit  ADPRE3_bit at ADPREL.B3;
    const register unsigned short int ADPRE4 = 4;
    sbit  ADPRE4_bit at ADPREL.B4;
    const register unsigned short int ADPRE5 = 5;
    sbit  ADPRE5_bit at ADPREL.B5;
    const register unsigned short int ADPRE6 = 6;
    sbit  ADPRE6_bit at ADPREL.B6;
    const register unsigned short int ADPRE7 = 7;
    sbit  ADPRE7_bit at ADPREL.B7;
    const register unsigned short int PRE0 = 0;
    sbit  PRE0_bit at ADPREL.B0;
    const register unsigned short int PRE1 = 1;
    sbit  PRE1_bit at ADPREL.B1;
    const register unsigned short int PRE2 = 2;
    sbit  PRE2_bit at ADPREL.B2;
    const register unsigned short int PRE3 = 3;
    sbit  PRE3_bit at ADPREL.B3;
    const register unsigned short int PRE4 = 4;
    sbit  PRE4_bit at ADPREL.B4;
    const register unsigned short int PRE5 = 5;
    sbit  PRE5_bit at ADPREL.B5;
    const register unsigned short int PRE6 = 6;
    sbit  PRE6_bit at ADPREL.B6;
    const register unsigned short int PRE7 = 7;
    sbit  PRE7_bit at ADPREL.B7;

sfr unsigned short volatile ADPREH           absolute 0x3EF7;
    const register unsigned short int ADPRE8 = 0;
    sbit  ADPRE8_bit at ADPREH.B0;
    const register unsigned short int ADPRE9 = 1;
    sbit  ADPRE9_bit at ADPREH.B1;
    const register unsigned short int ADPRE10 = 2;
    sbit  ADPRE10_bit at ADPREH.B2;
    const register unsigned short int ADPRE11 = 3;
    sbit  ADPRE11_bit at ADPREH.B3;
    const register unsigned short int ADPRE12 = 4;
    sbit  ADPRE12_bit at ADPREH.B4;
    const register unsigned short int PRE10 = 2;
    sbit  PRE10_bit at ADPREH.B2;
    const register unsigned short int PRE11 = 3;
    sbit  PRE11_bit at ADPREH.B3;
    const register unsigned short int PRE12 = 4;
    sbit  PRE12_bit at ADPREH.B4;
    const register unsigned short int PRE8 = 0;
    sbit  PRE8_bit at ADPREH.B0;
    const register unsigned short int PRE9 = 1;
    sbit  PRE9_bit at ADPREH.B1;

sfr unsigned short volatile ADCON0           absolute 0x3EF8;
    const register unsigned short int ADGO = 0;
    sbit  ADGO_bit at ADCON0.B0;
    const register unsigned short int ADFM0 = 2;
    sbit  ADFM0_bit at ADCON0.B2;
    const register unsigned short int ADCS = 4;
    sbit  ADCS_bit at ADCON0.B4;
    const register unsigned short int ADCONT = 6;
    sbit  ADCONT_bit at ADCON0.B6;
    const register unsigned short int ADCAL = 7;
    sbit  ADCAL_bit at ADCON0.B7;
    const register unsigned short int ADON = 7;
    sbit  ADON_bit at ADCON0.B7;
    const register unsigned short int CONT = 6;
    sbit  CONT_bit at ADCON0.B6;
    const register unsigned short int DONE = 0;
    sbit  DONE_bit at ADCON0.B0;
    const register unsigned short int FM0 = 2;
    sbit  FM0_bit at ADCON0.B2;
    const register unsigned short int GO_NOT_DONE = 0;
    sbit  GO_NOT_DONE_bit at ADCON0.B0;
    const register unsigned short int GO_nDONE = 0;
    sbit  GO_nDONE_bit at ADCON0.B0;

sfr unsigned short volatile ADCON1           absolute 0x3EF9;
    const register unsigned short int ADDSEN = 0;
    sbit  ADDSEN_bit at ADCON1.B0;
    const register unsigned short int ADGPOL = 5;
    sbit  ADGPOL_bit at ADCON1.B5;
    const register unsigned short int ADIPEN = 6;
    sbit  ADIPEN_bit at ADCON1.B6;
    const register unsigned short int ADPPOL = 7;
    sbit  ADPPOL_bit at ADCON1.B7;
    const register unsigned short int DSEN = 0;
    sbit  DSEN_bit at ADCON1.B0;
    const register unsigned short int PPOL = 7;
    sbit  PPOL_bit at ADCON1.B7;
    const register unsigned short int VCFG11 = 5;
    sbit  VCFG11_bit at ADCON1.B5;

sfr unsigned short volatile ADCON2           absolute 0x3EFA;
    const register unsigned short int ADMD0 = 0;
    sbit  ADMD0_bit at ADCON2.B0;
    const register unsigned short int ADMD1 = 1;
    sbit  ADMD1_bit at ADCON2.B1;
    const register unsigned short int ADMD2 = 2;
    sbit  ADMD2_bit at ADCON2.B2;
    const register unsigned short int ACLR = 3;
    sbit  ACLR_bit at ADCON2.B3;
    const register unsigned short int ADCRS0 = 4;
    sbit  ADCRS0_bit at ADCON2.B4;
    const register unsigned short int ADCRS1 = 5;
    sbit  ADCRS1_bit at ADCON2.B5;
    const register unsigned short int ADCRS2 = 6;
    sbit  ADCRS2_bit at ADCON2.B6;
    const register unsigned short int ADPSIS = 7;
    sbit  ADPSIS_bit at ADCON2.B7;
    const register unsigned short int ADACLR = 3;
    sbit  ADACLR_bit at ADCON2.B3;
    const register unsigned short int CRS0 = 4;
    sbit  CRS0_bit at ADCON2.B4;
    const register unsigned short int CRS1 = 5;
    sbit  CRS1_bit at ADCON2.B5;
    const register unsigned short int CRS2 = 6;
    sbit  CRS2_bit at ADCON2.B6;
    const register unsigned short int MD0 = 0;
    sbit  MD0_bit at ADCON2.B0;
    const register unsigned short int MD1 = 1;
    sbit  MD1_bit at ADCON2.B1;
    const register unsigned short int MD2 = 2;
    sbit  MD2_bit at ADCON2.B2;
    const register unsigned short int PSIS = 7;
    sbit  PSIS_bit at ADCON2.B7;

sfr unsigned short volatile ADCON3           absolute 0x3EFB;
    const register unsigned short int ADTMD0 = 0;
    sbit  ADTMD0_bit at ADCON3.B0;
    const register unsigned short int ADTMD1 = 1;
    sbit  ADTMD1_bit at ADCON3.B1;
    const register unsigned short int ADTMD2 = 2;
    sbit  ADTMD2_bit at ADCON3.B2;
    const register unsigned short int ADSOI = 3;
    sbit  ADSOI_bit at ADCON3.B3;
    const register unsigned short int ADCALC0 = 4;
    sbit  ADCALC0_bit at ADCON3.B4;
    const register unsigned short int ADCALC1 = 5;
    sbit  ADCALC1_bit at ADCON3.B5;
    const register unsigned short int ADCALC2 = 6;
    sbit  ADCALC2_bit at ADCON3.B6;
    const register unsigned short int CALC0 = 4;
    sbit  CALC0_bit at ADCON3.B4;
    const register unsigned short int CALC1 = 5;
    sbit  CALC1_bit at ADCON3.B5;
    const register unsigned short int CALC2 = 6;
    sbit  CALC2_bit at ADCON3.B6;
    const register unsigned short int SOI = 3;
    sbit  SOI_bit at ADCON3.B3;
    const register unsigned short int TMD0 = 0;
    sbit  TMD0_bit at ADCON3.B0;
    const register unsigned short int TMD1 = 1;
    sbit  TMD1_bit at ADCON3.B1;
    const register unsigned short int TMD2 = 2;
    sbit  TMD2_bit at ADCON3.B2;

sfr unsigned short volatile ADSTAT           absolute 0x3EFC;
    const register unsigned short int ADSTAT0 = 0;
    sbit  ADSTAT0_bit at ADSTAT.B0;
    const register unsigned short int ADSTAT1 = 1;
    sbit  ADSTAT1_bit at ADSTAT.B1;
    const register unsigned short int ADSTAT2 = 2;
    sbit  ADSTAT2_bit at ADSTAT.B2;
    const register unsigned short int ADMATH = 4;
    sbit  ADMATH_bit at ADSTAT.B4;
    const register unsigned short int ADLTHR = 5;
    sbit  ADLTHR_bit at ADSTAT.B5;
    const register unsigned short int ADUTHR = 6;
    sbit  ADUTHR_bit at ADSTAT.B6;
    const register unsigned short int ADAOV = 7;
    sbit  ADAOV_bit at ADSTAT.B7;
    const register unsigned short int ADOV = 7;
    sbit  ADOV_bit at ADSTAT.B7;
    const register unsigned short int LTHR = 5;
    sbit  LTHR_bit at ADSTAT.B5;
    const register unsigned short int MATH = 4;
    sbit  MATH_bit at ADSTAT.B4;
    const register unsigned short int STAT2 = 2;
    sbit  STAT2_bit at ADSTAT.B2;
    const register unsigned short int UTHR = 6;
    sbit  UTHR_bit at ADSTAT.B6;

sfr unsigned short volatile ADREF            absolute 0x3EFD;
    const register unsigned short int ADPREF0 = 0;
    sbit  ADPREF0_bit at ADREF.B0;
    const register unsigned short int ADPREF1 = 1;
    sbit  ADPREF1_bit at ADREF.B1;
    const register unsigned short int ADNREF0 = 4;
    sbit  ADNREF0_bit at ADREF.B4;
    const register unsigned short int NREF0 = 4;
    sbit  NREF0_bit at ADREF.B4;
    const register unsigned short int PREF0 = 0;
    sbit  PREF0_bit at ADREF.B0;
    const register unsigned short int PREF1 = 1;
    sbit  PREF1_bit at ADREF.B1;

sfr unsigned short volatile ADACT            absolute 0x3EFE;
    const register unsigned short int ACT0 = 0;
    sbit  ACT0_bit at ADACT.B0;
    const register unsigned short int ACT1 = 1;
    sbit  ACT1_bit at ADACT.B1;
    const register unsigned short int ACT2 = 2;
    sbit  ACT2_bit at ADACT.B2;
    const register unsigned short int ACT3 = 3;
    sbit  ACT3_bit at ADACT.B3;
    const register unsigned short int ACT4 = 4;
    sbit  ACT4_bit at ADACT.B4;
    const register unsigned short int ADACT0 = 0;
    sbit  ADACT0_bit at ADACT.B0;
    const register unsigned short int ADACT1 = 1;
    sbit  ADACT1_bit at ADACT.B1;
    const register unsigned short int ADACT2 = 2;
    sbit  ADACT2_bit at ADACT.B2;
    const register unsigned short int ADACT3 = 3;
    sbit  ADACT3_bit at ADACT.B3;
    const register unsigned short int ADACT4 = 4;
    sbit  ADACT4_bit at ADACT.B4;

sfr unsigned short volatile ADCLK            absolute 0x3EFF;
    const register unsigned short int ADCS0 = 0;
    sbit  ADCS0_bit at ADCLK.B0;
    const register unsigned short int ADCS1 = 1;
    sbit  ADCS1_bit at ADCLK.B1;
    const register unsigned short int ADCS2 = 2;
    sbit  ADCS2_bit at ADCLK.B2;
    const register unsigned short int ADCS3 = 3;
    sbit  ADCS3_bit at ADCLK.B3;
    const register unsigned short int ADCS4 = 4;
    sbit  ADCS4_bit at ADCLK.B4;
    const register unsigned short int ADCS5 = 5;
    sbit  ADCS5_bit at ADCLK.B5;
    const register unsigned short int CS5 = 5;
    sbit  CS5_bit at ADCLK.B5;

sfr unsigned short volatile SMT1TMRL         absolute 0x3F12;
    const register unsigned short int SMT1TMR0 = 0;
    sbit  SMT1TMR0_bit at SMT1TMRL.B0;
    const register unsigned short int SMT1TMR1 = 1;
    sbit  SMT1TMR1_bit at SMT1TMRL.B1;
    const register unsigned short int SMT1TMR2 = 2;
    sbit  SMT1TMR2_bit at SMT1TMRL.B2;
    const register unsigned short int SMT1TMR3 = 3;
    sbit  SMT1TMR3_bit at SMT1TMRL.B3;
    const register unsigned short int SMT1TMR4 = 4;
    sbit  SMT1TMR4_bit at SMT1TMRL.B4;
    const register unsigned short int SMT1TMR5 = 5;
    sbit  SMT1TMR5_bit at SMT1TMRL.B5;
    const register unsigned short int SMT1TMR6 = 6;
    sbit  SMT1TMR6_bit at SMT1TMRL.B6;
    const register unsigned short int SMT1TMR7 = 7;
    sbit  SMT1TMR7_bit at SMT1TMRL.B7;
    const register unsigned short int TMR1 = 1;
    sbit  TMR1_bit at SMT1TMRL.B1;
    const register unsigned short int TMR3 = 3;
    sbit  TMR3_bit at SMT1TMRL.B3;
    const register unsigned short int TMR5 = 5;
    sbit  TMR5_bit at SMT1TMRL.B5;
    const register unsigned short int TMR7 = 7;
    sbit  TMR7_bit at SMT1TMRL.B7;

sfr unsigned short volatile SMT1TMRH         absolute 0x3F13;
    const register unsigned short int SMT1TMR8 = 0;
    sbit  SMT1TMR8_bit at SMT1TMRH.B0;
    const register unsigned short int SMT1TMR9 = 1;
    sbit  SMT1TMR9_bit at SMT1TMRH.B1;
    const register unsigned short int SMT1TMR10 = 2;
    sbit  SMT1TMR10_bit at SMT1TMRH.B2;
    const register unsigned short int SMT1TMR11 = 3;
    sbit  SMT1TMR11_bit at SMT1TMRH.B3;
    const register unsigned short int SMT1TMR12 = 4;
    sbit  SMT1TMR12_bit at SMT1TMRH.B4;
    const register unsigned short int SMT1TMR13 = 5;
    sbit  SMT1TMR13_bit at SMT1TMRH.B5;
    const register unsigned short int SMT1TMR14 = 6;
    sbit  SMT1TMR14_bit at SMT1TMRH.B6;
    const register unsigned short int SMT1TMR15 = 7;
    sbit  SMT1TMR15_bit at SMT1TMRH.B7;
    const register unsigned short int TMR10 = 2;
    sbit  TMR10_bit at SMT1TMRH.B2;
    const register unsigned short int TMR11 = 3;
    sbit  TMR11_bit at SMT1TMRH.B3;
    const register unsigned short int TMR12 = 4;
    sbit  TMR12_bit at SMT1TMRH.B4;
    const register unsigned short int TMR13 = 5;
    sbit  TMR13_bit at SMT1TMRH.B5;
    const register unsigned short int TMR14 = 6;
    sbit  TMR14_bit at SMT1TMRH.B6;
    const register unsigned short int TMR15 = 7;
    sbit  TMR15_bit at SMT1TMRH.B7;
    const register unsigned short int TMR8 = 0;
    sbit  TMR8_bit at SMT1TMRH.B0;
    const register unsigned short int TMR9 = 1;
    sbit  TMR9_bit at SMT1TMRH.B1;

sfr unsigned short volatile SMT1TMRU         absolute 0x3F14;
    const register unsigned short int SMT1TMR16 = 0;
    sbit  SMT1TMR16_bit at SMT1TMRU.B0;
    const register unsigned short int SMT1TMR17 = 1;
    sbit  SMT1TMR17_bit at SMT1TMRU.B1;
    const register unsigned short int SMT1TMR18 = 2;
    sbit  SMT1TMR18_bit at SMT1TMRU.B2;
    const register unsigned short int SMT1TMR19 = 3;
    sbit  SMT1TMR19_bit at SMT1TMRU.B3;
    const register unsigned short int SMT1TMR20 = 4;
    sbit  SMT1TMR20_bit at SMT1TMRU.B4;
    const register unsigned short int SMT1TMR21 = 5;
    sbit  SMT1TMR21_bit at SMT1TMRU.B5;
    const register unsigned short int SMT1TMR22 = 6;
    sbit  SMT1TMR22_bit at SMT1TMRU.B6;
    const register unsigned short int SMT1TMR23 = 7;
    sbit  SMT1TMR23_bit at SMT1TMRU.B7;
    const register unsigned short int TMR16 = 0;
    sbit  TMR16_bit at SMT1TMRU.B0;
    const register unsigned short int TMR17 = 1;
    sbit  TMR17_bit at SMT1TMRU.B1;
    const register unsigned short int TMR18 = 2;
    sbit  TMR18_bit at SMT1TMRU.B2;
    const register unsigned short int TMR19 = 3;
    sbit  TMR19_bit at SMT1TMRU.B3;
    const register unsigned short int TMR20 = 4;
    sbit  TMR20_bit at SMT1TMRU.B4;
    const register unsigned short int TMR21 = 5;
    sbit  TMR21_bit at SMT1TMRU.B5;
    const register unsigned short int TMR22 = 6;
    sbit  TMR22_bit at SMT1TMRU.B6;
    const register unsigned short int TMR23 = 7;
    sbit  TMR23_bit at SMT1TMRU.B7;

sfr unsigned short volatile SMT1CPRL         absolute 0x3F15;
    const register unsigned short int CPR0 = 0;
    sbit  CPR0_bit at SMT1CPRL.B0;
    const register unsigned short int CPR1 = 1;
    sbit  CPR1_bit at SMT1CPRL.B1;
    const register unsigned short int CPR2 = 2;
    sbit  CPR2_bit at SMT1CPRL.B2;
    const register unsigned short int CPR3 = 3;
    sbit  CPR3_bit at SMT1CPRL.B3;
    const register unsigned short int CPR4 = 4;
    sbit  CPR4_bit at SMT1CPRL.B4;
    const register unsigned short int CPR5 = 5;
    sbit  CPR5_bit at SMT1CPRL.B5;
    const register unsigned short int CPR6 = 6;
    sbit  CPR6_bit at SMT1CPRL.B6;
    const register unsigned short int CPR7 = 7;
    sbit  CPR7_bit at SMT1CPRL.B7;
    const register unsigned short int SMT1CPR0 = 0;
    sbit  SMT1CPR0_bit at SMT1CPRL.B0;
    const register unsigned short int SMT1CPR1 = 1;
    sbit  SMT1CPR1_bit at SMT1CPRL.B1;
    const register unsigned short int SMT1CPR2 = 2;
    sbit  SMT1CPR2_bit at SMT1CPRL.B2;
    const register unsigned short int SMT1CPR3 = 3;
    sbit  SMT1CPR3_bit at SMT1CPRL.B3;
    const register unsigned short int SMT1CPR4 = 4;
    sbit  SMT1CPR4_bit at SMT1CPRL.B4;
    const register unsigned short int SMT1CPR5 = 5;
    sbit  SMT1CPR5_bit at SMT1CPRL.B5;
    const register unsigned short int SMT1CPR6 = 6;
    sbit  SMT1CPR6_bit at SMT1CPRL.B6;
    const register unsigned short int SMT1CPR7 = 7;
    sbit  SMT1CPR7_bit at SMT1CPRL.B7;

sfr unsigned short volatile SMT1CPRH         absolute 0x3F16;
    const register unsigned short int CPR8 = 0;
    sbit  CPR8_bit at SMT1CPRH.B0;
    const register unsigned short int CPR9 = 1;
    sbit  CPR9_bit at SMT1CPRH.B1;
    const register unsigned short int CPR10 = 2;
    sbit  CPR10_bit at SMT1CPRH.B2;
    const register unsigned short int CPR11 = 3;
    sbit  CPR11_bit at SMT1CPRH.B3;
    const register unsigned short int CPR12 = 4;
    sbit  CPR12_bit at SMT1CPRH.B4;
    const register unsigned short int CPR13 = 5;
    sbit  CPR13_bit at SMT1CPRH.B5;
    const register unsigned short int CPR14 = 6;
    sbit  CPR14_bit at SMT1CPRH.B6;
    const register unsigned short int CPR15 = 7;
    sbit  CPR15_bit at SMT1CPRH.B7;
    const register unsigned short int SMT1CPR10 = 2;
    sbit  SMT1CPR10_bit at SMT1CPRH.B2;
    const register unsigned short int SMT1CPR11 = 3;
    sbit  SMT1CPR11_bit at SMT1CPRH.B3;
    const register unsigned short int SMT1CPR12 = 4;
    sbit  SMT1CPR12_bit at SMT1CPRH.B4;
    const register unsigned short int SMT1CPR13 = 5;
    sbit  SMT1CPR13_bit at SMT1CPRH.B5;
    const register unsigned short int SMT1CPR14 = 6;
    sbit  SMT1CPR14_bit at SMT1CPRH.B6;
    const register unsigned short int SMT1CPR15 = 7;
    sbit  SMT1CPR15_bit at SMT1CPRH.B7;
    const register unsigned short int SMT1CPR8 = 0;
    sbit  SMT1CPR8_bit at SMT1CPRH.B0;
    const register unsigned short int SMT1CPR9 = 1;
    sbit  SMT1CPR9_bit at SMT1CPRH.B1;

sfr unsigned short volatile SMT1CPRU         absolute 0x3F17;
    const register unsigned short int CPR16 = 0;
    sbit  CPR16_bit at SMT1CPRU.B0;
    const register unsigned short int CPR17 = 1;
    sbit  CPR17_bit at SMT1CPRU.B1;
    const register unsigned short int CPR18 = 2;
    sbit  CPR18_bit at SMT1CPRU.B2;
    const register unsigned short int CPR19 = 3;
    sbit  CPR19_bit at SMT1CPRU.B3;
    const register unsigned short int CPR20 = 4;
    sbit  CPR20_bit at SMT1CPRU.B4;
    const register unsigned short int CPR21 = 5;
    sbit  CPR21_bit at SMT1CPRU.B5;
    const register unsigned short int CPR22 = 6;
    sbit  CPR22_bit at SMT1CPRU.B6;
    const register unsigned short int CPR23 = 7;
    sbit  CPR23_bit at SMT1CPRU.B7;
    const register unsigned short int SMT1CPR16 = 0;
    sbit  SMT1CPR16_bit at SMT1CPRU.B0;
    const register unsigned short int SMT1CPR17 = 1;
    sbit  SMT1CPR17_bit at SMT1CPRU.B1;
    const register unsigned short int SMT1CPR18 = 2;
    sbit  SMT1CPR18_bit at SMT1CPRU.B2;
    const register unsigned short int SMT1CPR19 = 3;
    sbit  SMT1CPR19_bit at SMT1CPRU.B3;
    const register unsigned short int SMT1CPR20 = 4;
    sbit  SMT1CPR20_bit at SMT1CPRU.B4;
    const register unsigned short int SMT1CPR21 = 5;
    sbit  SMT1CPR21_bit at SMT1CPRU.B5;
    const register unsigned short int SMT1CPR22 = 6;
    sbit  SMT1CPR22_bit at SMT1CPRU.B6;
    const register unsigned short int SMT1CPR23 = 7;
    sbit  SMT1CPR23_bit at SMT1CPRU.B7;

sfr unsigned short volatile SMT1CPWL         absolute 0x3F18;
    const register unsigned short int CPW0 = 0;
    sbit  CPW0_bit at SMT1CPWL.B0;
    const register unsigned short int CPW1 = 1;
    sbit  CPW1_bit at SMT1CPWL.B1;
    const register unsigned short int CPW2 = 2;
    sbit  CPW2_bit at SMT1CPWL.B2;
    const register unsigned short int CPW3 = 3;
    sbit  CPW3_bit at SMT1CPWL.B3;
    const register unsigned short int CPW4 = 4;
    sbit  CPW4_bit at SMT1CPWL.B4;
    const register unsigned short int CPW5 = 5;
    sbit  CPW5_bit at SMT1CPWL.B5;
    const register unsigned short int CPW6 = 6;
    sbit  CPW6_bit at SMT1CPWL.B6;
    const register unsigned short int CPW7 = 7;
    sbit  CPW7_bit at SMT1CPWL.B7;
    const register unsigned short int SMT1CPW0 = 0;
    sbit  SMT1CPW0_bit at SMT1CPWL.B0;
    const register unsigned short int SMT1CPW1 = 1;
    sbit  SMT1CPW1_bit at SMT1CPWL.B1;
    const register unsigned short int SMT1CPW2 = 2;
    sbit  SMT1CPW2_bit at SMT1CPWL.B2;
    const register unsigned short int SMT1CPW3 = 3;
    sbit  SMT1CPW3_bit at SMT1CPWL.B3;
    const register unsigned short int SMT1CPW4 = 4;
    sbit  SMT1CPW4_bit at SMT1CPWL.B4;
    const register unsigned short int SMT1CPW5 = 5;
    sbit  SMT1CPW5_bit at SMT1CPWL.B5;
    const register unsigned short int SMT1CPW6 = 6;
    sbit  SMT1CPW6_bit at SMT1CPWL.B6;
    const register unsigned short int SMT1CPW7 = 7;
    sbit  SMT1CPW7_bit at SMT1CPWL.B7;

sfr unsigned short volatile SMT1CPWH         absolute 0x3F19;
    const register unsigned short int CPW8 = 0;
    sbit  CPW8_bit at SMT1CPWH.B0;
    const register unsigned short int CPW9 = 1;
    sbit  CPW9_bit at SMT1CPWH.B1;
    const register unsigned short int CPW10 = 2;
    sbit  CPW10_bit at SMT1CPWH.B2;
    const register unsigned short int CPW11 = 3;
    sbit  CPW11_bit at SMT1CPWH.B3;
    const register unsigned short int CPW12 = 4;
    sbit  CPW12_bit at SMT1CPWH.B4;
    const register unsigned short int CPW13 = 5;
    sbit  CPW13_bit at SMT1CPWH.B5;
    const register unsigned short int CPW14 = 6;
    sbit  CPW14_bit at SMT1CPWH.B6;
    const register unsigned short int CPW15 = 7;
    sbit  CPW15_bit at SMT1CPWH.B7;
    const register unsigned short int SMT1CPW10 = 2;
    sbit  SMT1CPW10_bit at SMT1CPWH.B2;
    const register unsigned short int SMT1CPW11 = 3;
    sbit  SMT1CPW11_bit at SMT1CPWH.B3;
    const register unsigned short int SMT1CPW12 = 4;
    sbit  SMT1CPW12_bit at SMT1CPWH.B4;
    const register unsigned short int SMT1CPW13 = 5;
    sbit  SMT1CPW13_bit at SMT1CPWH.B5;
    const register unsigned short int SMT1CPW14 = 6;
    sbit  SMT1CPW14_bit at SMT1CPWH.B6;
    const register unsigned short int SMT1CPW15 = 7;
    sbit  SMT1CPW15_bit at SMT1CPWH.B7;
    const register unsigned short int SMT1CPW8 = 0;
    sbit  SMT1CPW8_bit at SMT1CPWH.B0;
    const register unsigned short int SMT1CPW9 = 1;
    sbit  SMT1CPW9_bit at SMT1CPWH.B1;

sfr unsigned short volatile SMT1CPWU         absolute 0x3F1A;
    const register unsigned short int CPW16 = 0;
    sbit  CPW16_bit at SMT1CPWU.B0;
    const register unsigned short int CPW17 = 1;
    sbit  CPW17_bit at SMT1CPWU.B1;
    const register unsigned short int CPW18 = 2;
    sbit  CPW18_bit at SMT1CPWU.B2;
    const register unsigned short int CPW19 = 3;
    sbit  CPW19_bit at SMT1CPWU.B3;
    const register unsigned short int CPW20 = 4;
    sbit  CPW20_bit at SMT1CPWU.B4;
    const register unsigned short int CPW21 = 5;
    sbit  CPW21_bit at SMT1CPWU.B5;
    const register unsigned short int CPW22 = 6;
    sbit  CPW22_bit at SMT1CPWU.B6;
    const register unsigned short int CPW23 = 7;
    sbit  CPW23_bit at SMT1CPWU.B7;
    const register unsigned short int SMT1CPW16 = 0;
    sbit  SMT1CPW16_bit at SMT1CPWU.B0;
    const register unsigned short int SMT1CPW17 = 1;
    sbit  SMT1CPW17_bit at SMT1CPWU.B1;
    const register unsigned short int SMT1CPW18 = 2;
    sbit  SMT1CPW18_bit at SMT1CPWU.B2;
    const register unsigned short int SMT1CPW19 = 3;
    sbit  SMT1CPW19_bit at SMT1CPWU.B3;
    const register unsigned short int SMT1CPW20 = 4;
    sbit  SMT1CPW20_bit at SMT1CPWU.B4;
    const register unsigned short int SMT1CPW21 = 5;
    sbit  SMT1CPW21_bit at SMT1CPWU.B5;
    const register unsigned short int SMT1CPW22 = 6;
    sbit  SMT1CPW22_bit at SMT1CPWU.B6;
    const register unsigned short int SMT1CPW23 = 7;
    sbit  SMT1CPW23_bit at SMT1CPWU.B7;

sfr unsigned short volatile SMT1PRL          absolute 0x3F1B;
    const register unsigned short int SMT1PR0 = 0;
    sbit  SMT1PR0_bit at SMT1PRL.B0;
    const register unsigned short int SMT1PR1 = 1;
    sbit  SMT1PR1_bit at SMT1PRL.B1;
    const register unsigned short int SMT1PR2 = 2;
    sbit  SMT1PR2_bit at SMT1PRL.B2;
    const register unsigned short int PR3 = 3;
    sbit  PR3_bit at SMT1PRL.B3;
    const register unsigned short int SMT1PR4 = 4;
    sbit  SMT1PR4_bit at SMT1PRL.B4;
    const register unsigned short int PR5 = 5;
    sbit  PR5_bit at SMT1PRL.B5;
    const register unsigned short int SMT1PR6 = 6;
    sbit  SMT1PR6_bit at SMT1PRL.B6;
    const register unsigned short int PR7 = 7;
    sbit  PR7_bit at SMT1PRL.B7;
    const register unsigned short int SMT1PR3 = 3;
    sbit  SMT1PR3_bit at SMT1PRL.B3;
    const register unsigned short int SMT1PR5 = 5;
    sbit  SMT1PR5_bit at SMT1PRL.B5;
    const register unsigned short int SMT1PR7 = 7;
    sbit  SMT1PR7_bit at SMT1PRL.B7;

sfr unsigned short volatile SMT1PRH          absolute 0x3F1C;
    const register unsigned short int PR8 = 0;
    sbit  PR8_bit at SMT1PRH.B0;
    const register unsigned short int PR9 = 1;
    sbit  PR9_bit at SMT1PRH.B1;
    const register unsigned short int PR10 = 2;
    sbit  PR10_bit at SMT1PRH.B2;
    const register unsigned short int PR11 = 3;
    sbit  PR11_bit at SMT1PRH.B3;
    const register unsigned short int PR12 = 4;
    sbit  PR12_bit at SMT1PRH.B4;
    const register unsigned short int PR13 = 5;
    sbit  PR13_bit at SMT1PRH.B5;
    const register unsigned short int PR14 = 6;
    sbit  PR14_bit at SMT1PRH.B6;
    const register unsigned short int PR15 = 7;
    sbit  PR15_bit at SMT1PRH.B7;
    const register unsigned short int SMT1PR10 = 2;
    sbit  SMT1PR10_bit at SMT1PRH.B2;
    const register unsigned short int SMT1PR11 = 3;
    sbit  SMT1PR11_bit at SMT1PRH.B3;
    const register unsigned short int SMT1PR12 = 4;
    sbit  SMT1PR12_bit at SMT1PRH.B4;
    const register unsigned short int SMT1PR13 = 5;
    sbit  SMT1PR13_bit at SMT1PRH.B5;
    const register unsigned short int SMT1PR14 = 6;
    sbit  SMT1PR14_bit at SMT1PRH.B6;
    const register unsigned short int SMT1PR15 = 7;
    sbit  SMT1PR15_bit at SMT1PRH.B7;
    const register unsigned short int SMT1PR8 = 0;
    sbit  SMT1PR8_bit at SMT1PRH.B0;
    const register unsigned short int SMT1PR9 = 1;
    sbit  SMT1PR9_bit at SMT1PRH.B1;

sfr unsigned short volatile SMT1PRU          absolute 0x3F1D;
    const register unsigned short int PR16 = 0;
    sbit  PR16_bit at SMT1PRU.B0;
    const register unsigned short int PR17 = 1;
    sbit  PR17_bit at SMT1PRU.B1;
    const register unsigned short int PR18 = 2;
    sbit  PR18_bit at SMT1PRU.B2;
    const register unsigned short int PR19 = 3;
    sbit  PR19_bit at SMT1PRU.B3;
    const register unsigned short int PR20 = 4;
    sbit  PR20_bit at SMT1PRU.B4;
    const register unsigned short int PR21 = 5;
    sbit  PR21_bit at SMT1PRU.B5;
    const register unsigned short int PR22 = 6;
    sbit  PR22_bit at SMT1PRU.B6;
    const register unsigned short int PR23 = 7;
    sbit  PR23_bit at SMT1PRU.B7;
    const register unsigned short int SMT1PR16 = 0;
    sbit  SMT1PR16_bit at SMT1PRU.B0;
    const register unsigned short int SMT1PR17 = 1;
    sbit  SMT1PR17_bit at SMT1PRU.B1;
    const register unsigned short int SMT1PR18 = 2;
    sbit  SMT1PR18_bit at SMT1PRU.B2;
    const register unsigned short int SMT1PR19 = 3;
    sbit  SMT1PR19_bit at SMT1PRU.B3;
    const register unsigned short int SMT1PR20 = 4;
    sbit  SMT1PR20_bit at SMT1PRU.B4;
    const register unsigned short int SMT1PR21 = 5;
    sbit  SMT1PR21_bit at SMT1PRU.B5;
    const register unsigned short int SMT1PR22 = 6;
    sbit  SMT1PR22_bit at SMT1PRU.B6;
    const register unsigned short int SMT1PR23 = 7;
    sbit  SMT1PR23_bit at SMT1PRU.B7;

sfr unsigned short volatile SMT1CON0         absolute 0x3F1E;
    const register unsigned short int PS0 = 0;
    sbit  PS0_bit at SMT1CON0.B0;
    const register unsigned short int PS1 = 1;
    sbit  PS1_bit at SMT1CON0.B1;
    const register unsigned short int CPOL = 2;
    sbit  CPOL_bit at SMT1CON0.B2;
    const register unsigned short int SMT1SPOL = 3;
    sbit  SMT1SPOL_bit at SMT1CON0.B3;
    const register unsigned short int SMT1WOL = 4;
    sbit  SMT1WOL_bit at SMT1CON0.B4;
    const register unsigned short int SMT1STP = 5;
    sbit  SMT1STP_bit at SMT1CON0.B5;
    const register unsigned short int SMT1EN = 7;
    sbit  SMT1EN_bit at SMT1CON0.B7;
    const register unsigned short int SMT1CPOL = 2;
    sbit  SMT1CPOL_bit at SMT1CON0.B2;
    const register unsigned short int SMT1PS0 = 0;
    sbit  SMT1PS0_bit at SMT1CON0.B0;
    const register unsigned short int SMT1PS1 = 1;
    sbit  SMT1PS1_bit at SMT1CON0.B1;
    const register unsigned short int SPOL = 3;
    sbit  SPOL_bit at SMT1CON0.B3;
    const register unsigned short int STP = 5;
    sbit  STP_bit at SMT1CON0.B5;
    const register unsigned short int WPOL = 4;
    sbit  WPOL_bit at SMT1CON0.B4;

sfr unsigned short volatile SMT1CON1         absolute 0x3F1F;
    const register unsigned short int REPEAT_ = 6;
    sbit  REPEAT_bit at SMT1CON1.B6;
    const register unsigned short int SMT1GO = 7;
    sbit  SMT1GO_bit at SMT1CON1.B7;
    const register unsigned short int SMT1REPEAT = 6;
    sbit  SMT1REPEAT_bit at SMT1CON1.B6;

sfr unsigned short volatile SMT1STAT         absolute 0x3F20;
    const register unsigned short int AS_ = 0;
    sbit  AS_bit at SMT1STAT.B0;
    const register unsigned short int SMT1WS = 1;
    sbit  SMT1WS_bit at SMT1STAT.B1;
    const register unsigned short int SMT1TS = 2;
    sbit  SMT1TS_bit at SMT1STAT.B2;
    const register unsigned short int RST = 5;
    sbit  RST_bit at SMT1STAT.B5;
    const register unsigned short int CPWUP = 6;
    sbit  CPWUP_bit at SMT1STAT.B6;
    const register unsigned short int CPRUP = 7;
    sbit  CPRUP_bit at SMT1STAT.B7;
    const register unsigned short int SMT1AS = 0;
    sbit  SMT1AS_bit at SMT1STAT.B0;
    const register unsigned short int SMT1CPRUP = 7;
    sbit  SMT1CPRUP_bit at SMT1STAT.B7;
    const register unsigned short int SMT1CPWUP = 6;
    sbit  SMT1CPWUP_bit at SMT1STAT.B6;
    const register unsigned short int SMT1RESET = 5;
    sbit  SMT1RESET_bit at SMT1STAT.B5;
    const register unsigned short int SMT1RST = 5;
    sbit  SMT1RST_bit at SMT1STAT.B5;
    const register unsigned short int TS = 2;
    sbit  TS_bit at SMT1STAT.B2;
    const register unsigned short int WS = 1;
    sbit  WS_bit at SMT1STAT.B1;

sfr unsigned short volatile SMT1CLK          absolute 0x3F21;
    const register unsigned short int CSEL0 = 0;
    sbit  CSEL0_bit at SMT1CLK.B0;
    const register unsigned short int CSEL1 = 1;
    sbit  CSEL1_bit at SMT1CLK.B1;
    const register unsigned short int CSEL2 = 2;
    sbit  CSEL2_bit at SMT1CLK.B2;
    const register unsigned short int SMT1CSEL0 = 0;
    sbit  SMT1CSEL0_bit at SMT1CLK.B0;
    const register unsigned short int SMT1CSEL1 = 1;
    sbit  SMT1CSEL1_bit at SMT1CLK.B1;
    const register unsigned short int SMT1CSEL2 = 2;
    sbit  SMT1CSEL2_bit at SMT1CLK.B2;

sfr unsigned short volatile SMT1SIG          absolute 0x3F22;
    const register unsigned short int SMT1SSEL0 = 0;
    sbit  SMT1SSEL0_bit at SMT1SIG.B0;
    const register unsigned short int SMT1SSEL1 = 1;
    sbit  SMT1SSEL1_bit at SMT1SIG.B1;
    const register unsigned short int SMT1SSEL2 = 2;
    sbit  SMT1SSEL2_bit at SMT1SIG.B2;
    const register unsigned short int SMT1SSEL3 = 3;
    sbit  SMT1SSEL3_bit at SMT1SIG.B3;
    const register unsigned short int SMT1SSEL4 = 4;
    sbit  SMT1SSEL4_bit at SMT1SIG.B4;
    const register unsigned short int SSEL0 = 0;
    sbit  SSEL0_bit at SMT1SIG.B0;
    const register unsigned short int SSEL1 = 1;
    sbit  SSEL1_bit at SMT1SIG.B1;
    const register unsigned short int SSEL2 = 2;
    sbit  SSEL2_bit at SMT1SIG.B2;
    const register unsigned short int SSEL3 = 3;
    sbit  SSEL3_bit at SMT1SIG.B3;
    const register unsigned short int SSEL4 = 4;
    sbit  SSEL4_bit at SMT1SIG.B4;

sfr unsigned short volatile SMT1WIN          absolute 0x3F23;
    const register unsigned short int SMT1WSEL0 = 0;
    sbit  SMT1WSEL0_bit at SMT1WIN.B0;
    const register unsigned short int SMT1WSEL1 = 1;
    sbit  SMT1WSEL1_bit at SMT1WIN.B1;
    const register unsigned short int SMT1WSEL2 = 2;
    sbit  SMT1WSEL2_bit at SMT1WIN.B2;
    const register unsigned short int SMT1WSEL3 = 3;
    sbit  SMT1WSEL3_bit at SMT1WIN.B3;
    const register unsigned short int SMT1WSEL4 = 4;
    sbit  SMT1WSEL4_bit at SMT1WIN.B4;
    const register unsigned short int WSEL0 = 0;
    sbit  WSEL0_bit at SMT1WIN.B0;
    const register unsigned short int WSEL1 = 1;
    sbit  WSEL1_bit at SMT1WIN.B1;
    const register unsigned short int WSEL2 = 2;
    sbit  WSEL2_bit at SMT1WIN.B2;
    const register unsigned short int WSEL3 = 3;
    sbit  WSEL3_bit at SMT1WIN.B3;
    const register unsigned short int WSEL4 = 4;
    sbit  WSEL4_bit at SMT1WIN.B4;

sfr unsigned short volatile NCO1ACCL         absolute 0x3F38;
    const register unsigned short int NCO1ACC0 = 0;
    sbit  NCO1ACC0_bit at NCO1ACCL.B0;
    const register unsigned short int NCO1ACC1 = 1;
    sbit  NCO1ACC1_bit at NCO1ACCL.B1;
    const register unsigned short int NCO1ACC2 = 2;
    sbit  NCO1ACC2_bit at NCO1ACCL.B2;
    const register unsigned short int NCO1ACC3 = 3;
    sbit  NCO1ACC3_bit at NCO1ACCL.B3;
    const register unsigned short int NCO1ACC4 = 4;
    sbit  NCO1ACC4_bit at NCO1ACCL.B4;
    const register unsigned short int NCO1ACC5 = 5;
    sbit  NCO1ACC5_bit at NCO1ACCL.B5;
    const register unsigned short int NCO1ACC6 = 6;
    sbit  NCO1ACC6_bit at NCO1ACCL.B6;
    const register unsigned short int NCO1ACC7 = 7;
    sbit  NCO1ACC7_bit at NCO1ACCL.B7;

sfr unsigned short volatile NCO1ACCH         absolute 0x3F39;
    const register unsigned short int NCO1ACC8 = 0;
    sbit  NCO1ACC8_bit at NCO1ACCH.B0;
    const register unsigned short int NCO1ACC9 = 1;
    sbit  NCO1ACC9_bit at NCO1ACCH.B1;
    const register unsigned short int NCO1ACC10 = 2;
    sbit  NCO1ACC10_bit at NCO1ACCH.B2;
    const register unsigned short int NCO1ACC11 = 3;
    sbit  NCO1ACC11_bit at NCO1ACCH.B3;
    const register unsigned short int NCO1ACC12 = 4;
    sbit  NCO1ACC12_bit at NCO1ACCH.B4;
    const register unsigned short int NCO1ACC13 = 5;
    sbit  NCO1ACC13_bit at NCO1ACCH.B5;
    const register unsigned short int NCO1ACC14 = 6;
    sbit  NCO1ACC14_bit at NCO1ACCH.B6;
    const register unsigned short int NCO1ACC15 = 7;
    sbit  NCO1ACC15_bit at NCO1ACCH.B7;

sfr unsigned short volatile NCO1ACCU         absolute 0x3F3A;
    const register unsigned short int NCO1ACC16 = 0;
    sbit  NCO1ACC16_bit at NCO1ACCU.B0;
    const register unsigned short int NCO1ACC17 = 1;
    sbit  NCO1ACC17_bit at NCO1ACCU.B1;
    const register unsigned short int NCO1ACC18 = 2;
    sbit  NCO1ACC18_bit at NCO1ACCU.B2;
    const register unsigned short int NCO1ACC19 = 3;
    sbit  NCO1ACC19_bit at NCO1ACCU.B3;
    const register unsigned short int NCO1ACC20 = 4;
    sbit  NCO1ACC20_bit at NCO1ACCU.B4;
    const register unsigned short int NCO1ACC21 = 5;
    sbit  NCO1ACC21_bit at NCO1ACCU.B5;
    const register unsigned short int NCO1ACC22 = 6;
    sbit  NCO1ACC22_bit at NCO1ACCU.B6;
    const register unsigned short int NCO1ACC23 = 7;
    sbit  NCO1ACC23_bit at NCO1ACCU.B7;

sfr unsigned short volatile NCO1INCL         absolute 0x3F3B;
    const register unsigned short int INC0 = 0;
    sbit  INC0_bit at NCO1INCL.B0;
    const register unsigned short int INC1 = 1;
    sbit  INC1_bit at NCO1INCL.B1;
    const register unsigned short int INC2 = 2;
    sbit  INC2_bit at NCO1INCL.B2;
    const register unsigned short int INC3 = 3;
    sbit  INC3_bit at NCO1INCL.B3;
    const register unsigned short int INC4 = 4;
    sbit  INC4_bit at NCO1INCL.B4;
    const register unsigned short int INC5 = 5;
    sbit  INC5_bit at NCO1INCL.B5;
    const register unsigned short int INC6 = 6;
    sbit  INC6_bit at NCO1INCL.B6;
    const register unsigned short int INC7 = 7;
    sbit  INC7_bit at NCO1INCL.B7;
    const register unsigned short int NCO1INC0 = 0;
    sbit  NCO1INC0_bit at NCO1INCL.B0;
    const register unsigned short int NCO1INC1 = 1;
    sbit  NCO1INC1_bit at NCO1INCL.B1;
    const register unsigned short int NCO1INC2 = 2;
    sbit  NCO1INC2_bit at NCO1INCL.B2;
    const register unsigned short int NCO1INC3 = 3;
    sbit  NCO1INC3_bit at NCO1INCL.B3;
    const register unsigned short int NCO1INC4 = 4;
    sbit  NCO1INC4_bit at NCO1INCL.B4;
    const register unsigned short int NCO1INC5 = 5;
    sbit  NCO1INC5_bit at NCO1INCL.B5;
    const register unsigned short int NCO1INC6 = 6;
    sbit  NCO1INC6_bit at NCO1INCL.B6;
    const register unsigned short int NCO1INC7 = 7;
    sbit  NCO1INC7_bit at NCO1INCL.B7;

sfr unsigned short volatile NCO1INCH         absolute 0x3F3C;
    const register unsigned short int INC8 = 0;
    sbit  INC8_bit at NCO1INCH.B0;
    const register unsigned short int INC9 = 1;
    sbit  INC9_bit at NCO1INCH.B1;
    const register unsigned short int INC10 = 2;
    sbit  INC10_bit at NCO1INCH.B2;
    const register unsigned short int INC11 = 3;
    sbit  INC11_bit at NCO1INCH.B3;
    const register unsigned short int INC12 = 4;
    sbit  INC12_bit at NCO1INCH.B4;
    const register unsigned short int INC13 = 5;
    sbit  INC13_bit at NCO1INCH.B5;
    const register unsigned short int INC14 = 6;
    sbit  INC14_bit at NCO1INCH.B6;
    const register unsigned short int INC15 = 7;
    sbit  INC15_bit at NCO1INCH.B7;
    const register unsigned short int NCO1INC10 = 2;
    sbit  NCO1INC10_bit at NCO1INCH.B2;
    const register unsigned short int NCO1INC11 = 3;
    sbit  NCO1INC11_bit at NCO1INCH.B3;
    const register unsigned short int NCO1INC12 = 4;
    sbit  NCO1INC12_bit at NCO1INCH.B4;
    const register unsigned short int NCO1INC13 = 5;
    sbit  NCO1INC13_bit at NCO1INCH.B5;
    const register unsigned short int NCO1INC14 = 6;
    sbit  NCO1INC14_bit at NCO1INCH.B6;
    const register unsigned short int NCO1INC15 = 7;
    sbit  NCO1INC15_bit at NCO1INCH.B7;
    const register unsigned short int NCO1INC8 = 0;
    sbit  NCO1INC8_bit at NCO1INCH.B0;
    const register unsigned short int NCO1INC9 = 1;
    sbit  NCO1INC9_bit at NCO1INCH.B1;

sfr unsigned short volatile NCO1INCU         absolute 0x3F3D;
    const register unsigned short int INC16 = 0;
    sbit  INC16_bit at NCO1INCU.B0;
    const register unsigned short int INC17 = 1;
    sbit  INC17_bit at NCO1INCU.B1;
    const register unsigned short int INC18 = 2;
    sbit  INC18_bit at NCO1INCU.B2;
    const register unsigned short int INC19 = 3;
    sbit  INC19_bit at NCO1INCU.B3;
    const register unsigned short int INC20 = 4;
    sbit  INC20_bit at NCO1INCU.B4;
    const register unsigned short int INC21 = 5;
    sbit  INC21_bit at NCO1INCU.B5;
    const register unsigned short int INC22 = 6;
    sbit  INC22_bit at NCO1INCU.B6;
    const register unsigned short int INC23 = 7;
    sbit  INC23_bit at NCO1INCU.B7;
    const register unsigned short int NCO1INC16 = 0;
    sbit  NCO1INC16_bit at NCO1INCU.B0;
    const register unsigned short int NCO1INC17 = 1;
    sbit  NCO1INC17_bit at NCO1INCU.B1;
    const register unsigned short int NCO1INC18 = 2;
    sbit  NCO1INC18_bit at NCO1INCU.B2;
    const register unsigned short int NCO1INC19 = 3;
    sbit  NCO1INC19_bit at NCO1INCU.B3;
    const register unsigned short int NCO1INC20 = 4;
    sbit  NCO1INC20_bit at NCO1INCU.B4;
    const register unsigned short int NCO1INC21 = 5;
    sbit  NCO1INC21_bit at NCO1INCU.B5;
    const register unsigned short int NCO1INC22 = 6;
    sbit  NCO1INC22_bit at NCO1INCU.B6;
    const register unsigned short int NCO1INC23 = 7;
    sbit  NCO1INC23_bit at NCO1INCU.B7;

sfr unsigned short volatile NCO1CON          absolute 0x3F3E;
    const register unsigned short int NCO1PFM = 0;
    sbit  NCO1PFM_bit at NCO1CON.B0;
    const register unsigned short int NCO1POL = 4;
    sbit  NCO1POL_bit at NCO1CON.B4;
    const register unsigned short int NCO1OUT = 5;
    sbit  NCO1OUT_bit at NCO1CON.B5;
    const register unsigned short int NCO1EN = 7;
    sbit  NCO1EN_bit at NCO1CON.B7;
    const register unsigned short int PFM = 0;
    sbit  PFM_bit at NCO1CON.B0;

sfr unsigned short volatile NCO1CLK          absolute 0x3F3F;
    const register unsigned short int CKS0 = 0;
    sbit  CKS0_bit at NCO1CLK.B0;
    const register unsigned short int CKS1 = 1;
    sbit  CKS1_bit at NCO1CLK.B1;
    const register unsigned short int CKS2 = 2;
    sbit  CKS2_bit at NCO1CLK.B2;
    const register unsigned short int CKS3 = 3;
    sbit  CKS3_bit at NCO1CLK.B3;
    const register unsigned short int NCO1PWS0 = 5;
    sbit  NCO1PWS0_bit at NCO1CLK.B5;
    const register unsigned short int NCO1PWS1 = 6;
    sbit  NCO1PWS1_bit at NCO1CLK.B6;
    const register unsigned short int NCO1PWS2 = 7;
    sbit  NCO1PWS2_bit at NCO1CLK.B7;
    const register unsigned short int NCO1CKS0 = 0;
    sbit  NCO1CKS0_bit at NCO1CLK.B0;
    const register unsigned short int NCO1CKS1 = 1;
    sbit  NCO1CKS1_bit at NCO1CLK.B1;
    const register unsigned short int NCO1CKS2 = 2;
    sbit  NCO1CKS2_bit at NCO1CLK.B2;
    const register unsigned short int NCO1CKS3 = 3;
    sbit  NCO1CKS3_bit at NCO1CLK.B3;
    const register unsigned short int PWS0 = 5;
    sbit  PWS0_bit at NCO1CLK.B5;
    const register unsigned short int PWS1 = 6;
    sbit  PWS1_bit at NCO1CLK.B6;
    const register unsigned short int PWS2 = 7;
    sbit  PWS2_bit at NCO1CLK.B7;

sfr unsigned short volatile CWG3CLK          absolute 0x3F40;
    const register unsigned short int CWG3CS = 0;
    sbit  CWG3CS_bit at CWG3CLK.B0;

sfr unsigned short volatile CWG3CLKCON       absolute 0x3F40;
sfr unsigned short volatile CWG3ISM          absolute 0x3F41;
    const register unsigned short int CWG3ISM0 = 0;
    sbit  CWG3ISM0_bit at CWG3ISM.B0;
    const register unsigned short int CWG3ISM1 = 1;
    sbit  CWG3ISM1_bit at CWG3ISM.B1;
    const register unsigned short int CWG3ISM2 = 2;
    sbit  CWG3ISM2_bit at CWG3ISM.B2;
    const register unsigned short int CWG3ISM3 = 3;
    sbit  CWG3ISM3_bit at CWG3ISM.B3;

sfr unsigned short volatile CWG3DBR          absolute 0x3F42;
    const register unsigned short int CWG3DBR0 = 0;
    sbit  CWG3DBR0_bit at CWG3DBR.B0;
    const register unsigned short int CWG3DBR1 = 1;
    sbit  CWG3DBR1_bit at CWG3DBR.B1;
    const register unsigned short int CWG3DBR2 = 2;
    sbit  CWG3DBR2_bit at CWG3DBR.B2;
    const register unsigned short int CWG3DBR3 = 3;
    sbit  CWG3DBR3_bit at CWG3DBR.B3;
    const register unsigned short int CWG3DBR4 = 4;
    sbit  CWG3DBR4_bit at CWG3DBR.B4;
    const register unsigned short int CWG3DBR5 = 5;
    sbit  CWG3DBR5_bit at CWG3DBR.B5;

sfr unsigned short volatile CWG3DBF          absolute 0x3F43;
    const register unsigned short int CWG3DBF0 = 0;
    sbit  CWG3DBF0_bit at CWG3DBF.B0;
    const register unsigned short int CWG3DBF1 = 1;
    sbit  CWG3DBF1_bit at CWG3DBF.B1;
    const register unsigned short int CWG3DBF2 = 2;
    sbit  CWG3DBF2_bit at CWG3DBF.B2;
    const register unsigned short int CWG3DBF3 = 3;
    sbit  CWG3DBF3_bit at CWG3DBF.B3;
    const register unsigned short int CWG3DBF4 = 4;
    sbit  CWG3DBF4_bit at CWG3DBF.B4;
    const register unsigned short int CWG3DBF5 = 5;
    sbit  CWG3DBF5_bit at CWG3DBF.B5;

sfr unsigned short volatile CWG3CON0         absolute 0x3F44;
    const register unsigned short int CWG3MODE0 = 0;
    sbit  CWG3MODE0_bit at CWG3CON0.B0;
    const register unsigned short int CWG3MODE1 = 1;
    sbit  CWG3MODE1_bit at CWG3CON0.B1;
    const register unsigned short int CWG3MODE2 = 2;
    sbit  CWG3MODE2_bit at CWG3CON0.B2;
    const register unsigned short int CWG3LD = 6;
    sbit  CWG3LD_bit at CWG3CON0.B6;
    const register unsigned short int CWG3EN = 7;
    sbit  CWG3EN_bit at CWG3CON0.B7;
    const register unsigned short int G3EN = 7;
    sbit  G3EN_bit at CWG3CON0.B7;

sfr unsigned short volatile CWG3CON1         absolute 0x3F45;
    const register unsigned short int CWG3POLA = 0;
    sbit  CWG3POLA_bit at CWG3CON1.B0;
    const register unsigned short int CWG3POLB = 1;
    sbit  CWG3POLB_bit at CWG3CON1.B1;
    const register unsigned short int CWG3POLC = 2;
    sbit  CWG3POLC_bit at CWG3CON1.B2;
    const register unsigned short int CWG3POLD = 3;
    sbit  CWG3POLD_bit at CWG3CON1.B3;
    const register unsigned short int CWG3IN = 5;
    sbit  CWG3IN_bit at CWG3CON1.B5;

sfr unsigned short volatile CWG3AS0          absolute 0x3F46;
    const register unsigned short int CWG3LSAC0 = 2;
    sbit  CWG3LSAC0_bit at CWG3AS0.B2;
    const register unsigned short int CWG3LSAC1 = 3;
    sbit  CWG3LSAC1_bit at CWG3AS0.B3;
    const register unsigned short int CWG3LSBD0 = 4;
    sbit  CWG3LSBD0_bit at CWG3AS0.B4;
    const register unsigned short int CWG3LSBD1 = 5;
    sbit  CWG3LSBD1_bit at CWG3AS0.B5;
    const register unsigned short int CWG3REN = 6;
    sbit  CWG3REN_bit at CWG3AS0.B6;
    const register unsigned short int CWG3SHUTDOWN = 7;
    sbit  CWG3SHUTDOWN_bit at CWG3AS0.B7;

sfr unsigned short volatile CWG3AS1          absolute 0x3F47;
sfr unsigned short volatile CWG3STR          absolute 0x3F48;
    const register unsigned short int CWG3STRA = 0;
    sbit  CWG3STRA_bit at CWG3STR.B0;
    const register unsigned short int CWG3STRB = 1;
    sbit  CWG3STRB_bit at CWG3STR.B1;
    const register unsigned short int CWG3STRC = 2;
    sbit  CWG3STRC_bit at CWG3STR.B2;
    const register unsigned short int CWG3STRD = 3;
    sbit  CWG3STRD_bit at CWG3STR.B3;
    const register unsigned short int CWG3OVRA = 4;
    sbit  CWG3OVRA_bit at CWG3STR.B4;
    const register unsigned short int CWG3OVRB = 5;
    sbit  CWG3OVRB_bit at CWG3STR.B5;
    const register unsigned short int CWG3OVRC = 6;
    sbit  CWG3OVRC_bit at CWG3STR.B6;
    const register unsigned short int CWG3OVRD = 7;
    sbit  CWG3OVRD_bit at CWG3STR.B7;

sfr unsigned short volatile CWG2CLK          absolute 0x3F49;
    const register unsigned short int CWG2CS = 0;
    sbit  CWG2CS_bit at CWG2CLK.B0;

sfr unsigned short volatile CWG2CLKCON       absolute 0x3F49;
sfr unsigned short volatile CWG2ISM          absolute 0x3F4A;
    const register unsigned short int CWG2ISM0 = 0;
    sbit  CWG2ISM0_bit at CWG2ISM.B0;
    const register unsigned short int CWG2ISM1 = 1;
    sbit  CWG2ISM1_bit at CWG2ISM.B1;
    const register unsigned short int CWG2ISM2 = 2;
    sbit  CWG2ISM2_bit at CWG2ISM.B2;
    const register unsigned short int CWG2ISM3 = 3;
    sbit  CWG2ISM3_bit at CWG2ISM.B3;

sfr unsigned short volatile CWG2DBR          absolute 0x3F4B;
    const register unsigned short int CWG2DBR0 = 0;
    sbit  CWG2DBR0_bit at CWG2DBR.B0;
    const register unsigned short int CWG2DBR1 = 1;
    sbit  CWG2DBR1_bit at CWG2DBR.B1;
    const register unsigned short int CWG2DBR2 = 2;
    sbit  CWG2DBR2_bit at CWG2DBR.B2;
    const register unsigned short int CWG2DBR3 = 3;
    sbit  CWG2DBR3_bit at CWG2DBR.B3;
    const register unsigned short int CWG2DBR4 = 4;
    sbit  CWG2DBR4_bit at CWG2DBR.B4;
    const register unsigned short int CWG2DBR5 = 5;
    sbit  CWG2DBR5_bit at CWG2DBR.B5;

sfr unsigned short volatile CWG2DBF          absolute 0x3F4C;
    const register unsigned short int CWG2DBF0 = 0;
    sbit  CWG2DBF0_bit at CWG2DBF.B0;
    const register unsigned short int CWG2DBF1 = 1;
    sbit  CWG2DBF1_bit at CWG2DBF.B1;
    const register unsigned short int CWG2DBF2 = 2;
    sbit  CWG2DBF2_bit at CWG2DBF.B2;
    const register unsigned short int CWG2DBF3 = 3;
    sbit  CWG2DBF3_bit at CWG2DBF.B3;
    const register unsigned short int CWG2DBF4 = 4;
    sbit  CWG2DBF4_bit at CWG2DBF.B4;
    const register unsigned short int CWG2DBF5 = 5;
    sbit  CWG2DBF5_bit at CWG2DBF.B5;

sfr unsigned short volatile CWG2CON0         absolute 0x3F4D;
    const register unsigned short int CWG2MODE0 = 0;
    sbit  CWG2MODE0_bit at CWG2CON0.B0;
    const register unsigned short int CWG2MODE1 = 1;
    sbit  CWG2MODE1_bit at CWG2CON0.B1;
    const register unsigned short int CWG2MODE2 = 2;
    sbit  CWG2MODE2_bit at CWG2CON0.B2;
    const register unsigned short int CWG2LD = 6;
    sbit  CWG2LD_bit at CWG2CON0.B6;
    const register unsigned short int CWG2EN = 7;
    sbit  CWG2EN_bit at CWG2CON0.B7;
    const register unsigned short int G2EN = 7;
    sbit  G2EN_bit at CWG2CON0.B7;

sfr unsigned short volatile CWG2CON1         absolute 0x3F4E;
    const register unsigned short int CWG2POLA = 0;
    sbit  CWG2POLA_bit at CWG2CON1.B0;
    const register unsigned short int CWG2POLB = 1;
    sbit  CWG2POLB_bit at CWG2CON1.B1;
    const register unsigned short int CWG2POLC = 2;
    sbit  CWG2POLC_bit at CWG2CON1.B2;
    const register unsigned short int CWG2POLD = 3;
    sbit  CWG2POLD_bit at CWG2CON1.B3;
    const register unsigned short int CWG2IN = 5;
    sbit  CWG2IN_bit at CWG2CON1.B5;

sfr unsigned short volatile CWG2AS0          absolute 0x3F4F;
    const register unsigned short int CWG2LSAC0 = 2;
    sbit  CWG2LSAC0_bit at CWG2AS0.B2;
    const register unsigned short int CWG2LSAC1 = 3;
    sbit  CWG2LSAC1_bit at CWG2AS0.B3;
    const register unsigned short int CWG2LSBD0 = 4;
    sbit  CWG2LSBD0_bit at CWG2AS0.B4;
    const register unsigned short int CWG2LSBD1 = 5;
    sbit  CWG2LSBD1_bit at CWG2AS0.B5;
    const register unsigned short int CWG2REN = 6;
    sbit  CWG2REN_bit at CWG2AS0.B6;
    const register unsigned short int CWG2SHUTDOWN = 7;
    sbit  CWG2SHUTDOWN_bit at CWG2AS0.B7;

sfr unsigned short volatile CWG2AS1          absolute 0x3F50;
sfr unsigned short volatile CWG2STR          absolute 0x3F51;
    const register unsigned short int CWG2STRA = 0;
    sbit  CWG2STRA_bit at CWG2STR.B0;
    const register unsigned short int CWG2STRB = 1;
    sbit  CWG2STRB_bit at CWG2STR.B1;
    const register unsigned short int CWG2STRC = 2;
    sbit  CWG2STRC_bit at CWG2STR.B2;
    const register unsigned short int CWG2STRD = 3;
    sbit  CWG2STRD_bit at CWG2STR.B3;
    const register unsigned short int CWG2OVRA = 4;
    sbit  CWG2OVRA_bit at CWG2STR.B4;
    const register unsigned short int CWG2OVRB = 5;
    sbit  CWG2OVRB_bit at CWG2STR.B5;
    const register unsigned short int CWG2OVRC = 6;
    sbit  CWG2OVRC_bit at CWG2STR.B6;
    const register unsigned short int CWG2OVRD = 7;
    sbit  CWG2OVRD_bit at CWG2STR.B7;

sfr unsigned short volatile CWG1CLK          absolute 0x3F52;
    const register unsigned short int CWG1CS = 0;
    sbit  CWG1CS_bit at CWG1CLK.B0;

sfr unsigned short volatile CWG1CLKCON       absolute 0x3F52;
sfr unsigned short volatile CWG1ISM          absolute 0x3F53;
    const register unsigned short int CWG1ISM0 = 0;
    sbit  CWG1ISM0_bit at CWG1ISM.B0;
    const register unsigned short int CWG1ISM1 = 1;
    sbit  CWG1ISM1_bit at CWG1ISM.B1;
    const register unsigned short int CWG1ISM2 = 2;
    sbit  CWG1ISM2_bit at CWG1ISM.B2;
    const register unsigned short int CWG1ISM3 = 3;
    sbit  CWG1ISM3_bit at CWG1ISM.B3;

sfr unsigned short volatile CWG1DBR          absolute 0x3F54;
    const register unsigned short int CWG1DBR0 = 0;
    sbit  CWG1DBR0_bit at CWG1DBR.B0;
    const register unsigned short int CWG1DBR1 = 1;
    sbit  CWG1DBR1_bit at CWG1DBR.B1;
    const register unsigned short int CWG1DBR2 = 2;
    sbit  CWG1DBR2_bit at CWG1DBR.B2;
    const register unsigned short int CWG1DBR3 = 3;
    sbit  CWG1DBR3_bit at CWG1DBR.B3;
    const register unsigned short int CWG1DBR4 = 4;
    sbit  CWG1DBR4_bit at CWG1DBR.B4;
    const register unsigned short int CWG1DBR5 = 5;
    sbit  CWG1DBR5_bit at CWG1DBR.B5;

sfr unsigned short volatile CWG1DBF          absolute 0x3F55;
    const register unsigned short int CWG1DBF0 = 0;
    sbit  CWG1DBF0_bit at CWG1DBF.B0;
    const register unsigned short int CWG1DBF1 = 1;
    sbit  CWG1DBF1_bit at CWG1DBF.B1;
    const register unsigned short int CWG1DBF2 = 2;
    sbit  CWG1DBF2_bit at CWG1DBF.B2;
    const register unsigned short int CWG1DBF3 = 3;
    sbit  CWG1DBF3_bit at CWG1DBF.B3;
    const register unsigned short int CWG1DBF4 = 4;
    sbit  CWG1DBF4_bit at CWG1DBF.B4;
    const register unsigned short int CWG1DBF5 = 5;
    sbit  CWG1DBF5_bit at CWG1DBF.B5;

sfr unsigned short volatile CWG1CON0         absolute 0x3F56;
    const register unsigned short int CWG1MODE0 = 0;
    sbit  CWG1MODE0_bit at CWG1CON0.B0;
    const register unsigned short int CWG1MODE1 = 1;
    sbit  CWG1MODE1_bit at CWG1CON0.B1;
    const register unsigned short int CWG1MODE2 = 2;
    sbit  CWG1MODE2_bit at CWG1CON0.B2;
    const register unsigned short int CWG1LD = 6;
    sbit  CWG1LD_bit at CWG1CON0.B6;
    const register unsigned short int CWG1EN = 7;
    sbit  CWG1EN_bit at CWG1CON0.B7;
    const register unsigned short int G1EN = 7;
    sbit  G1EN_bit at CWG1CON0.B7;

sfr unsigned short volatile CWG1CON1         absolute 0x3F57;
    const register unsigned short int CWG1POLA = 0;
    sbit  CWG1POLA_bit at CWG1CON1.B0;
    const register unsigned short int CWG1POLB = 1;
    sbit  CWG1POLB_bit at CWG1CON1.B1;
    const register unsigned short int CWG1POLC = 2;
    sbit  CWG1POLC_bit at CWG1CON1.B2;
    const register unsigned short int CWG1POLD = 3;
    sbit  CWG1POLD_bit at CWG1CON1.B3;
    const register unsigned short int CWG1IN = 5;
    sbit  CWG1IN_bit at CWG1CON1.B5;

sfr unsigned short volatile CWG1AS0          absolute 0x3F58;
    const register unsigned short int CWG1LSAC0 = 2;
    sbit  CWG1LSAC0_bit at CWG1AS0.B2;
    const register unsigned short int CWG1LSAC1 = 3;
    sbit  CWG1LSAC1_bit at CWG1AS0.B3;
    const register unsigned short int CWG1LSBD0 = 4;
    sbit  CWG1LSBD0_bit at CWG1AS0.B4;
    const register unsigned short int CWG1LSBD1 = 5;
    sbit  CWG1LSBD1_bit at CWG1AS0.B5;
    const register unsigned short int CWG1REN = 6;
    sbit  CWG1REN_bit at CWG1AS0.B6;
    const register unsigned short int CWG1SHUTDOWN = 7;
    sbit  CWG1SHUTDOWN_bit at CWG1AS0.B7;

sfr unsigned short volatile CWG1AS1          absolute 0x3F59;
sfr unsigned short volatile CWG1STR          absolute 0x3F5A;
    const register unsigned short int CWG1STRA = 0;
    sbit  CWG1STRA_bit at CWG1STR.B0;
    const register unsigned short int CWG1STRB = 1;
    sbit  CWG1STRB_bit at CWG1STR.B1;
    const register unsigned short int CWG1STRC = 2;
    sbit  CWG1STRC_bit at CWG1STR.B2;
    const register unsigned short int CWG1STRD = 3;
    sbit  CWG1STRD_bit at CWG1STR.B3;
    const register unsigned short int CWG1OVRA = 4;
    sbit  CWG1OVRA_bit at CWG1STR.B4;
    const register unsigned short int CWG1OVRB = 5;
    sbit  CWG1OVRB_bit at CWG1STR.B5;
    const register unsigned short int CWG1OVRC = 6;
    sbit  CWG1OVRC_bit at CWG1STR.B6;
    const register unsigned short int CWG1OVRD = 7;
    sbit  CWG1OVRD_bit at CWG1STR.B7;

sfr unsigned short volatile CCPTMRS0         absolute 0x3F5E;
    const register unsigned short int C1TSEL0 = 0;
    sbit  C1TSEL0_bit at CCPTMRS0.B0;
    const register unsigned short int C1TSEL1 = 1;
    sbit  C1TSEL1_bit at CCPTMRS0.B1;
    const register unsigned short int C2TSEL0 = 2;
    sbit  C2TSEL0_bit at CCPTMRS0.B2;
    const register unsigned short int C2TSEL1 = 3;
    sbit  C2TSEL1_bit at CCPTMRS0.B3;
    const register unsigned short int C3TSEL0 = 4;
    sbit  C3TSEL0_bit at CCPTMRS0.B4;
    const register unsigned short int C3TSEL1 = 5;
    sbit  C3TSEL1_bit at CCPTMRS0.B5;
    const register unsigned short int C4TSEL0 = 6;
    sbit  C4TSEL0_bit at CCPTMRS0.B6;
    const register unsigned short int C4TSEL1 = 7;
    sbit  C4TSEL1_bit at CCPTMRS0.B7;

sfr unsigned short volatile CCPTMRS1         absolute 0x3F5F;
    const register unsigned short int P5TSEL0 = 0;
    sbit  P5TSEL0_bit at CCPTMRS1.B0;
    const register unsigned short int P5TSEL1 = 1;
    sbit  P5TSEL1_bit at CCPTMRS1.B1;
    const register unsigned short int P6TSEL0 = 2;
    sbit  P6TSEL0_bit at CCPTMRS1.B2;
    const register unsigned short int P6TSEL1 = 3;
    sbit  P6TSEL1_bit at CCPTMRS1.B3;
    const register unsigned short int P7TSEL0 = 4;
    sbit  P7TSEL0_bit at CCPTMRS1.B4;
    const register unsigned short int P7TSEL1 = 5;
    sbit  P7TSEL1_bit at CCPTMRS1.B5;
    const register unsigned short int P8TSEL0 = 6;
    sbit  P8TSEL0_bit at CCPTMRS1.B6;
    const register unsigned short int P8TSEL1 = 7;
    sbit  P8TSEL1_bit at CCPTMRS1.B7;

sfr unsigned int   volatile PWM8DC           absolute 0x3F60;
sfr unsigned short volatile PWM8DCL          absolute 0x3F60;
    const register unsigned short int PWM8DC0 = 6;
    sbit  PWM8DC0_bit at PWM8DCL.B6;
    const register unsigned short int PWM8DC1 = 7;
    sbit  PWM8DC1_bit at PWM8DCL.B7;

sfr unsigned short volatile PWM8DCH          absolute 0x3F61;
    const register unsigned short int PWM8DC2 = 0;
    sbit  PWM8DC2_bit at PWM8DCH.B0;
    const register unsigned short int PWM8DC3 = 1;
    sbit  PWM8DC3_bit at PWM8DCH.B1;
    const register unsigned short int PWM8DC4 = 2;
    sbit  PWM8DC4_bit at PWM8DCH.B2;
    const register unsigned short int PWM8DC5 = 3;
    sbit  PWM8DC5_bit at PWM8DCH.B3;
    const register unsigned short int PWM8DC6 = 4;
    sbit  PWM8DC6_bit at PWM8DCH.B4;
    const register unsigned short int PWM8DC7 = 5;
    sbit  PWM8DC7_bit at PWM8DCH.B5;
    const register unsigned short int PWM8DC8 = 6;
    sbit  PWM8DC8_bit at PWM8DCH.B6;
    const register unsigned short int PWM8DC9 = 7;
    sbit  PWM8DC9_bit at PWM8DCH.B7;

sfr unsigned short volatile PWM8CON          absolute 0x3F62;
    const register unsigned short int PWM8POL = 4;
    sbit  PWM8POL_bit at PWM8CON.B4;
    const register unsigned short int PWM8OUT = 5;
    sbit  PWM8OUT_bit at PWM8CON.B5;
    const register unsigned short int PWM8EN = 7;
    sbit  PWM8EN_bit at PWM8CON.B7;

sfr unsigned int   volatile PWM7DC           absolute 0x3F64;
sfr unsigned short volatile PWM7DCL          absolute 0x3F64;
    const register unsigned short int PWM7DC0 = 6;
    sbit  PWM7DC0_bit at PWM7DCL.B6;
    const register unsigned short int PWM7DC1 = 7;
    sbit  PWM7DC1_bit at PWM7DCL.B7;

sfr unsigned short volatile PWM7DCH          absolute 0x3F65;
    const register unsigned short int PWM7DC2 = 0;
    sbit  PWM7DC2_bit at PWM7DCH.B0;
    const register unsigned short int PWM7DC3 = 1;
    sbit  PWM7DC3_bit at PWM7DCH.B1;
    const register unsigned short int PWM7DC4 = 2;
    sbit  PWM7DC4_bit at PWM7DCH.B2;
    const register unsigned short int PWM7DC5 = 3;
    sbit  PWM7DC5_bit at PWM7DCH.B3;
    const register unsigned short int PWM7DC6 = 4;
    sbit  PWM7DC6_bit at PWM7DCH.B4;
    const register unsigned short int PWM7DC7 = 5;
    sbit  PWM7DC7_bit at PWM7DCH.B5;
    const register unsigned short int PWM7DC8 = 6;
    sbit  PWM7DC8_bit at PWM7DCH.B6;
    const register unsigned short int PWM7DC9 = 7;
    sbit  PWM7DC9_bit at PWM7DCH.B7;

sfr unsigned short volatile PWM7CON          absolute 0x3F66;
    const register unsigned short int PWM7POL = 4;
    sbit  PWM7POL_bit at PWM7CON.B4;
    const register unsigned short int PWM7OUT = 5;
    sbit  PWM7OUT_bit at PWM7CON.B5;
    const register unsigned short int PWM7EN = 7;
    sbit  PWM7EN_bit at PWM7CON.B7;

sfr unsigned int   volatile PWM6DC           absolute 0x3F68;
sfr unsigned short volatile PWM6DCL          absolute 0x3F68;
    const register unsigned short int PWM6DC0 = 6;
    sbit  PWM6DC0_bit at PWM6DCL.B6;
    const register unsigned short int PWM6DC1 = 7;
    sbit  PWM6DC1_bit at PWM6DCL.B7;

sfr unsigned short volatile PWM6DCH          absolute 0x3F69;
    const register unsigned short int PWM6DC2 = 0;
    sbit  PWM6DC2_bit at PWM6DCH.B0;
    const register unsigned short int PWM6DC3 = 1;
    sbit  PWM6DC3_bit at PWM6DCH.B1;
    const register unsigned short int PWM6DC4 = 2;
    sbit  PWM6DC4_bit at PWM6DCH.B2;
    const register unsigned short int PWM6DC5 = 3;
    sbit  PWM6DC5_bit at PWM6DCH.B3;
    const register unsigned short int PWM6DC6 = 4;
    sbit  PWM6DC6_bit at PWM6DCH.B4;
    const register unsigned short int PWM6DC7 = 5;
    sbit  PWM6DC7_bit at PWM6DCH.B5;
    const register unsigned short int PWM6DC8 = 6;
    sbit  PWM6DC8_bit at PWM6DCH.B6;
    const register unsigned short int PWM6DC9 = 7;
    sbit  PWM6DC9_bit at PWM6DCH.B7;

sfr unsigned short volatile PWM6CON          absolute 0x3F6A;
    const register unsigned short int PWM6POL = 4;
    sbit  PWM6POL_bit at PWM6CON.B4;
    const register unsigned short int PWM6OUT = 5;
    sbit  PWM6OUT_bit at PWM6CON.B5;
    const register unsigned short int PWM6EN = 7;
    sbit  PWM6EN_bit at PWM6CON.B7;

sfr unsigned int   volatile PWM5DC           absolute 0x3F6C;
sfr unsigned short volatile PWM5DCL          absolute 0x3F6C;
    const register unsigned short int PWM5DC0 = 6;
    sbit  PWM5DC0_bit at PWM5DCL.B6;
    const register unsigned short int PWM5DC1 = 7;
    sbit  PWM5DC1_bit at PWM5DCL.B7;

sfr unsigned short volatile PWM5DCH          absolute 0x3F6D;
    const register unsigned short int PWM5DC2 = 0;
    sbit  PWM5DC2_bit at PWM5DCH.B0;
    const register unsigned short int PWM5DC3 = 1;
    sbit  PWM5DC3_bit at PWM5DCH.B1;
    const register unsigned short int PWM5DC4 = 2;
    sbit  PWM5DC4_bit at PWM5DCH.B2;
    const register unsigned short int PWM5DC5 = 3;
    sbit  PWM5DC5_bit at PWM5DCH.B3;
    const register unsigned short int PWM5DC6 = 4;
    sbit  PWM5DC6_bit at PWM5DCH.B4;
    const register unsigned short int PWM5DC7 = 5;
    sbit  PWM5DC7_bit at PWM5DCH.B5;
    const register unsigned short int PWM5DC8 = 6;
    sbit  PWM5DC8_bit at PWM5DCH.B6;
    const register unsigned short int PWM5DC9 = 7;
    sbit  PWM5DC9_bit at PWM5DCH.B7;

sfr unsigned short volatile PWM5CON          absolute 0x3F6E;
    const register unsigned short int PWM5POL = 4;
    sbit  PWM5POL_bit at PWM5CON.B4;
    const register unsigned short int PWM5OUT = 5;
    sbit  PWM5OUT_bit at PWM5CON.B5;
    const register unsigned short int PWM5EN = 7;
    sbit  PWM5EN_bit at PWM5CON.B7;

sfr unsigned int   volatile CCPR4            absolute 0x3F70;
sfr unsigned short volatile CCPR4L           absolute 0x3F70;
sfr unsigned short volatile CCPR4H           absolute 0x3F71;
sfr unsigned short volatile CCP4CON          absolute 0x3F72;
    const register unsigned short int CCP4MODE0 = 0;
    sbit  CCP4MODE0_bit at CCP4CON.B0;
    const register unsigned short int CCP4MODE1 = 1;
    sbit  CCP4MODE1_bit at CCP4CON.B1;
    const register unsigned short int CCP4MODE2 = 2;
    sbit  CCP4MODE2_bit at CCP4CON.B2;
    const register unsigned short int CCP4MODE3 = 3;
    sbit  CCP4MODE3_bit at CCP4CON.B3;
    const register unsigned short int CCP4FMT = 4;
    sbit  CCP4FMT_bit at CCP4CON.B4;
    const register unsigned short int CCP4OUT = 5;
    sbit  CCP4OUT_bit at CCP4CON.B5;
    const register unsigned short int CCP4EN = 7;
    sbit  CCP4EN_bit at CCP4CON.B7;
    const register unsigned short int P4M1 = 7;
    sbit  P4M1_bit at CCP4CON.B7;

sfr unsigned short volatile CCP4CAP          absolute 0x3F73;
    const register unsigned short int CCP4CTS0 = 0;
    sbit  CCP4CTS0_bit at CCP4CAP.B0;
    const register unsigned short int CCP4CTS1 = 1;
    sbit  CCP4CTS1_bit at CCP4CAP.B1;
    const register unsigned short int CCP4CTS2 = 2;
    sbit  CCP4CTS2_bit at CCP4CAP.B2;

sfr unsigned int   volatile CCPR3            absolute 0x3F74;
sfr unsigned short volatile CCPR3L           absolute 0x3F74;
sfr unsigned short volatile CCPR3H           absolute 0x3F75;
sfr unsigned short volatile CCP3CON          absolute 0x3F76;
    const register unsigned short int CCP3MODE0 = 0;
    sbit  CCP3MODE0_bit at CCP3CON.B0;
    const register unsigned short int CCP3MODE1 = 1;
    sbit  CCP3MODE1_bit at CCP3CON.B1;
    const register unsigned short int CCP3MODE2 = 2;
    sbit  CCP3MODE2_bit at CCP3CON.B2;
    const register unsigned short int CCP3MODE3 = 3;
    sbit  CCP3MODE3_bit at CCP3CON.B3;
    const register unsigned short int CCP3FMT = 4;
    sbit  CCP3FMT_bit at CCP3CON.B4;
    const register unsigned short int CCP3OUT = 5;
    sbit  CCP3OUT_bit at CCP3CON.B5;
    const register unsigned short int CCP3EN = 7;
    sbit  CCP3EN_bit at CCP3CON.B7;
    const register unsigned short int P3M1 = 7;
    sbit  P3M1_bit at CCP3CON.B7;

sfr unsigned short volatile CCP3CAP          absolute 0x3F77;
    const register unsigned short int CCP3CTS0 = 0;
    sbit  CCP3CTS0_bit at CCP3CAP.B0;
    const register unsigned short int CCP3CTS1 = 1;
    sbit  CCP3CTS1_bit at CCP3CAP.B1;
    const register unsigned short int CCP3CTS2 = 2;
    sbit  CCP3CTS2_bit at CCP3CAP.B2;

sfr unsigned int   volatile CCPR2            absolute 0x3F78;
sfr unsigned short volatile CCPR2L           absolute 0x3F78;
sfr unsigned short volatile CCPR2H           absolute 0x3F79;
sfr unsigned short volatile CCP2CON          absolute 0x3F7A;
    const register unsigned short int CCP2MODE0 = 0;
    sbit  CCP2MODE0_bit at CCP2CON.B0;
    const register unsigned short int CCP2MODE1 = 1;
    sbit  CCP2MODE1_bit at CCP2CON.B1;
    const register unsigned short int CCP2MODE2 = 2;
    sbit  CCP2MODE2_bit at CCP2CON.B2;
    const register unsigned short int CCP2MODE3 = 3;
    sbit  CCP2MODE3_bit at CCP2CON.B3;
    const register unsigned short int CCP2FMT = 4;
    sbit  CCP2FMT_bit at CCP2CON.B4;
    const register unsigned short int CCP2OUT = 5;
    sbit  CCP2OUT_bit at CCP2CON.B5;
    const register unsigned short int CCP2EN = 7;
    sbit  CCP2EN_bit at CCP2CON.B7;
    const register unsigned short int P2M1 = 7;
    sbit  P2M1_bit at CCP2CON.B7;

sfr unsigned short volatile CCP2CAP          absolute 0x3F7B;
    const register unsigned short int CCP2CTS0 = 0;
    sbit  CCP2CTS0_bit at CCP2CAP.B0;
    const register unsigned short int CCP2CTS1 = 1;
    sbit  CCP2CTS1_bit at CCP2CAP.B1;
    const register unsigned short int CCP2CTS2 = 2;
    sbit  CCP2CTS2_bit at CCP2CAP.B2;

sfr unsigned int   volatile CCPR1            absolute 0x3F7C;
sfr unsigned short volatile CCPR1L           absolute 0x3F7C;
sfr unsigned short volatile CCPR1H           absolute 0x3F7D;
sfr unsigned short volatile CCP1CON          absolute 0x3F7E;
    const register unsigned short int CCP1MODE0 = 0;
    sbit  CCP1MODE0_bit at CCP1CON.B0;
    const register unsigned short int CCP1MODE1 = 1;
    sbit  CCP1MODE1_bit at CCP1CON.B1;
    const register unsigned short int CCP1MODE2 = 2;
    sbit  CCP1MODE2_bit at CCP1CON.B2;
    const register unsigned short int CCP1MODE3 = 3;
    sbit  CCP1MODE3_bit at CCP1CON.B3;
    const register unsigned short int CCP1FMT = 4;
    sbit  CCP1FMT_bit at CCP1CON.B4;
    const register unsigned short int CCP1OUT = 5;
    sbit  CCP1OUT_bit at CCP1CON.B5;
    const register unsigned short int CCP1EN = 7;
    sbit  CCP1EN_bit at CCP1CON.B7;
    const register unsigned short int P1M1 = 7;
    sbit  P1M1_bit at CCP1CON.B7;

sfr unsigned short volatile CCP1CAP          absolute 0x3F7F;
    const register unsigned short int CCP1CTS0 = 0;
    sbit  CCP1CTS0_bit at CCP1CAP.B0;
    const register unsigned short int CCP1CTS1 = 1;
    sbit  CCP1CTS1_bit at CCP1CAP.B1;
    const register unsigned short int CCP1CTS2 = 2;
    sbit  CCP1CTS2_bit at CCP1CAP.B2;

sfr unsigned short volatile T6TMR            absolute 0x3F92;
sfr unsigned short volatile TMR6             absolute 0x3F92;
sfr unsigned short volatile T6PR             absolute 0x3F93;
sfr unsigned short volatile PR6              absolute 0x3F93;
sfr unsigned short volatile T6CON            absolute 0x3F94;
    const register unsigned short int T6OUTPS0 = 0;
    sbit  T6OUTPS0_bit at T6CON.B0;
    const register unsigned short int T6OUTPS1 = 1;
    sbit  T6OUTPS1_bit at T6CON.B1;
    const register unsigned short int T6OUTPS2 = 2;
    sbit  T6OUTPS2_bit at T6CON.B2;
    const register unsigned short int T6OUTPS3 = 3;
    sbit  T6OUTPS3_bit at T6CON.B3;
    const register unsigned short int T6CKPS0 = 4;
    sbit  T6CKPS0_bit at T6CON.B4;
    const register unsigned short int T6CKPS1 = 5;
    sbit  T6CKPS1_bit at T6CON.B5;
    const register unsigned short int T6CKPS2 = 6;
    sbit  T6CKPS2_bit at T6CON.B6;
    const register unsigned short int T6ON = 7;
    sbit  T6ON_bit at T6CON.B7;
    const register unsigned short int TMR6ON = 7;
    sbit  TMR6ON_bit at T6CON.B7;

sfr unsigned short volatile T6HLT            absolute 0x3F95;
    const register unsigned short int T6MODE0 = 0;
    sbit  T6MODE0_bit at T6HLT.B0;
    const register unsigned short int T6MODE1 = 1;
    sbit  T6MODE1_bit at T6HLT.B1;
    const register unsigned short int T6MODE2 = 2;
    sbit  T6MODE2_bit at T6HLT.B2;
    const register unsigned short int T6MODE3 = 3;
    sbit  T6MODE3_bit at T6HLT.B3;
    const register unsigned short int T6MODE4 = 4;
    sbit  T6MODE4_bit at T6HLT.B4;
    const register unsigned short int T6CKSYNC = 5;
    sbit  T6CKSYNC_bit at T6HLT.B5;
    const register unsigned short int T6CKPOL = 6;
    sbit  T6CKPOL_bit at T6HLT.B6;
    const register unsigned short int T6PSYNC = 7;
    sbit  T6PSYNC_bit at T6HLT.B7;

sfr unsigned short volatile T6CLKCON         absolute 0x3F96;
    const register unsigned short int T6CS0 = 0;
    sbit  T6CS0_bit at T6CLKCON.B0;
    const register unsigned short int T6CS1 = 1;
    sbit  T6CS1_bit at T6CLKCON.B1;
    const register unsigned short int T6CS2 = 2;
    sbit  T6CS2_bit at T6CLKCON.B2;
    const register unsigned short int T6CS3 = 3;
    sbit  T6CS3_bit at T6CLKCON.B3;

sfr unsigned short volatile T6CLK            absolute 0x3F96;
sfr unsigned short volatile T6RST            absolute 0x3F97;
    const register unsigned short int T6RSEL0 = 0;
    sbit  T6RSEL0_bit at T6RST.B0;
    const register unsigned short int T6RSEL1 = 1;
    sbit  T6RSEL1_bit at T6RST.B1;
    const register unsigned short int T6RSEL2 = 2;
    sbit  T6RSEL2_bit at T6RST.B2;
    const register unsigned short int T6RSEL3 = 3;
    sbit  T6RSEL3_bit at T6RST.B3;
    const register unsigned short int T6RSEL4 = 4;
    sbit  T6RSEL4_bit at T6RST.B4;

sfr unsigned short volatile TMR5L            absolute 0x3F98;
    const register unsigned short int TMR5L0 = 0;
    sbit  TMR5L0_bit at TMR5L.B0;
    const register unsigned short int TMR5L1 = 1;
    sbit  TMR5L1_bit at TMR5L.B1;
    const register unsigned short int TMR5L2 = 2;
    sbit  TMR5L2_bit at TMR5L.B2;
    const register unsigned short int TMR5L3 = 3;
    sbit  TMR5L3_bit at TMR5L.B3;
    const register unsigned short int TMR5L4 = 4;
    sbit  TMR5L4_bit at TMR5L.B4;
    const register unsigned short int TMR5L5 = 5;
    sbit  TMR5L5_bit at TMR5L.B5;
    const register unsigned short int TMR5L6 = 6;
    sbit  TMR5L6_bit at TMR5L.B6;
    const register unsigned short int TMR5L7 = 7;
    sbit  TMR5L7_bit at TMR5L.B7;

sfr unsigned short volatile TMR5H            absolute 0x3F99;
    const register unsigned short int TMR5H0 = 0;
    sbit  TMR5H0_bit at TMR5H.B0;
    const register unsigned short int TMR5H1 = 1;
    sbit  TMR5H1_bit at TMR5H.B1;
    const register unsigned short int TMR5H2 = 2;
    sbit  TMR5H2_bit at TMR5H.B2;
    const register unsigned short int TMR5H3 = 3;
    sbit  TMR5H3_bit at TMR5H.B3;
    const register unsigned short int TMR5H4 = 4;
    sbit  TMR5H4_bit at TMR5H.B4;
    const register unsigned short int TMR5H5 = 5;
    sbit  TMR5H5_bit at TMR5H.B5;
    const register unsigned short int TMR5H6 = 6;
    sbit  TMR5H6_bit at TMR5H.B6;
    const register unsigned short int TMR5H7 = 7;
    sbit  TMR5H7_bit at TMR5H.B7;

sfr unsigned short volatile T5CON            absolute 0x3F9A;
    const register unsigned short int TMR5ON = 0;
    sbit  TMR5ON_bit at T5CON.B0;
    const register unsigned short int RD165 = 1;
    sbit  RD165_bit at T5CON.B1;
    const register unsigned short int NOT_T5SYNC = 2;
    sbit  NOT_T5SYNC_bit at T5CON.B2;
    const register unsigned short int T5CKPS0 = 4;
    sbit  T5CKPS0_bit at T5CON.B4;
    const register unsigned short int T5CKPS1 = 5;
    sbit  T5CKPS1_bit at T5CON.B5;
    const register unsigned short int T5RD16 = 1;
    sbit  T5RD16_bit at T5CON.B1;

sfr unsigned short volatile TMR5CON          absolute 0x3F9A;
sfr unsigned short volatile T5GCON           absolute 0x3F9B;
    const register unsigned short int T5GVAL = 2;
    sbit  T5GVAL_bit at T5GCON.B2;
    const register unsigned short int NOT_T5DONE = 3;
    sbit  NOT_T5DONE_bit at T5GCON.B3;
    const register unsigned short int T5GSPM = 4;
    sbit  T5GSPM_bit at T5GCON.B4;
    const register unsigned short int T5GTM = 5;
    sbit  T5GTM_bit at T5GCON.B5;
    const register unsigned short int T5GPOL = 6;
    sbit  T5GPOL_bit at T5GCON.B6;
    const register unsigned short int T5GE = 7;
    sbit  T5GE_bit at T5GCON.B7;
    const register unsigned short int T5GGO = 3;
    sbit  T5GGO_bit at T5GCON.B3;

sfr unsigned short volatile TMR5GCON         absolute 0x3F9B;
sfr unsigned short volatile T5GATE           absolute 0x3F9C;
    const register unsigned short int T5GSS0 = 0;
    sbit  T5GSS0_bit at T5GATE.B0;
    const register unsigned short int T5GSS1 = 1;
    sbit  T5GSS1_bit at T5GATE.B1;
    const register unsigned short int T5GSS2 = 2;
    sbit  T5GSS2_bit at T5GATE.B2;
    const register unsigned short int T5GSS3 = 3;
    sbit  T5GSS3_bit at T5GATE.B3;
    const register unsigned short int T5GSS4 = 4;
    sbit  T5GSS4_bit at T5GATE.B4;

sfr unsigned short volatile TMR5GATE         absolute 0x3F9C;
sfr unsigned short volatile T5CLK            absolute 0x3F9D;
    const register unsigned short int T5CS0 = 0;
    sbit  T5CS0_bit at T5CLK.B0;
    const register unsigned short int T5CS1 = 1;
    sbit  T5CS1_bit at T5CLK.B1;
    const register unsigned short int T5CS2 = 2;
    sbit  T5CS2_bit at T5CLK.B2;
    const register unsigned short int T5CS3 = 3;
    sbit  T5CS3_bit at T5CLK.B3;
    const register unsigned short int T5CS4 = 4;
    sbit  T5CS4_bit at T5CLK.B4;

sfr unsigned short volatile TMR5CLK          absolute 0x3F9D;
sfr unsigned short volatile T4TMR            absolute 0x3F9E;
sfr unsigned short volatile TMR4             absolute 0x3F9E;
sfr unsigned short volatile T4PR             absolute 0x3F9F;
sfr unsigned short volatile PR4              absolute 0x3F9F;
sfr unsigned short volatile T4CON            absolute 0x3FA0;
    const register unsigned short int T4OUTPS0 = 0;
    sbit  T4OUTPS0_bit at T4CON.B0;
    const register unsigned short int T4OUTPS1 = 1;
    sbit  T4OUTPS1_bit at T4CON.B1;
    const register unsigned short int T4OUTPS2 = 2;
    sbit  T4OUTPS2_bit at T4CON.B2;
    const register unsigned short int T4OUTPS3 = 3;
    sbit  T4OUTPS3_bit at T4CON.B3;
    const register unsigned short int T4CKPS0 = 4;
    sbit  T4CKPS0_bit at T4CON.B4;
    const register unsigned short int T4CKPS1 = 5;
    sbit  T4CKPS1_bit at T4CON.B5;
    const register unsigned short int T4CKPS2 = 6;
    sbit  T4CKPS2_bit at T4CON.B6;
    const register unsigned short int T4ON = 7;
    sbit  T4ON_bit at T4CON.B7;
    const register unsigned short int TMR4ON = 7;
    sbit  TMR4ON_bit at T4CON.B7;

sfr unsigned short volatile T4HLT            absolute 0x3FA1;
    const register unsigned short int T4MODE0 = 0;
    sbit  T4MODE0_bit at T4HLT.B0;
    const register unsigned short int T4MODE1 = 1;
    sbit  T4MODE1_bit at T4HLT.B1;
    const register unsigned short int T4MODE2 = 2;
    sbit  T4MODE2_bit at T4HLT.B2;
    const register unsigned short int T4MODE3 = 3;
    sbit  T4MODE3_bit at T4HLT.B3;
    const register unsigned short int T4MODE4 = 4;
    sbit  T4MODE4_bit at T4HLT.B4;
    const register unsigned short int T4CKSYNC = 5;
    sbit  T4CKSYNC_bit at T4HLT.B5;
    const register unsigned short int T4CKPOL = 6;
    sbit  T4CKPOL_bit at T4HLT.B6;
    const register unsigned short int T4PSYNC = 7;
    sbit  T4PSYNC_bit at T4HLT.B7;

sfr unsigned short volatile T4CLKCON         absolute 0x3FA2;
    const register unsigned short int T4CS0 = 0;
    sbit  T4CS0_bit at T4CLKCON.B0;
    const register unsigned short int T4CS1 = 1;
    sbit  T4CS1_bit at T4CLKCON.B1;
    const register unsigned short int T4CS2 = 2;
    sbit  T4CS2_bit at T4CLKCON.B2;
    const register unsigned short int T4CS3 = 3;
    sbit  T4CS3_bit at T4CLKCON.B3;

sfr unsigned short volatile T4CLK            absolute 0x3FA2;
sfr unsigned short volatile T4RST            absolute 0x3FA3;
    const register unsigned short int T4RSEL0 = 0;
    sbit  T4RSEL0_bit at T4RST.B0;
    const register unsigned short int T4RSEL1 = 1;
    sbit  T4RSEL1_bit at T4RST.B1;
    const register unsigned short int T4RSEL2 = 2;
    sbit  T4RSEL2_bit at T4RST.B2;
    const register unsigned short int T4RSEL3 = 3;
    sbit  T4RSEL3_bit at T4RST.B3;
    const register unsigned short int T4RSEL4 = 4;
    sbit  T4RSEL4_bit at T4RST.B4;

sfr unsigned short volatile TMR3L            absolute 0x3FA4;
    const register unsigned short int TMR3L0 = 0;
    sbit  TMR3L0_bit at TMR3L.B0;
    const register unsigned short int TMR3L1 = 1;
    sbit  TMR3L1_bit at TMR3L.B1;
    const register unsigned short int TMR3L2 = 2;
    sbit  TMR3L2_bit at TMR3L.B2;
    const register unsigned short int TMR3L3 = 3;
    sbit  TMR3L3_bit at TMR3L.B3;
    const register unsigned short int TMR3L4 = 4;
    sbit  TMR3L4_bit at TMR3L.B4;
    const register unsigned short int TMR3L5 = 5;
    sbit  TMR3L5_bit at TMR3L.B5;
    const register unsigned short int TMR3L6 = 6;
    sbit  TMR3L6_bit at TMR3L.B6;
    const register unsigned short int TMR3L7 = 7;
    sbit  TMR3L7_bit at TMR3L.B7;

sfr unsigned short volatile TMR3H            absolute 0x3FA5;
    const register unsigned short int TMR3H0 = 0;
    sbit  TMR3H0_bit at TMR3H.B0;
    const register unsigned short int TMR3H1 = 1;
    sbit  TMR3H1_bit at TMR3H.B1;
    const register unsigned short int TMR3H2 = 2;
    sbit  TMR3H2_bit at TMR3H.B2;
    const register unsigned short int TMR3H3 = 3;
    sbit  TMR3H3_bit at TMR3H.B3;
    const register unsigned short int TMR3H4 = 4;
    sbit  TMR3H4_bit at TMR3H.B4;
    const register unsigned short int TMR3H5 = 5;
    sbit  TMR3H5_bit at TMR3H.B5;
    const register unsigned short int TMR3H6 = 6;
    sbit  TMR3H6_bit at TMR3H.B6;
    const register unsigned short int TMR3H7 = 7;
    sbit  TMR3H7_bit at TMR3H.B7;

sfr unsigned short volatile T3CON            absolute 0x3FA6;
    const register unsigned short int TMR3ON = 0;
    sbit  TMR3ON_bit at T3CON.B0;
    const register unsigned short int RD163 = 1;
    sbit  RD163_bit at T3CON.B1;
    const register unsigned short int NOT_T3SYNC = 2;
    sbit  NOT_T3SYNC_bit at T3CON.B2;
    const register unsigned short int T3CKPS0 = 4;
    sbit  T3CKPS0_bit at T3CON.B4;
    const register unsigned short int T3CKPS1 = 5;
    sbit  T3CKPS1_bit at T3CON.B5;
    const register unsigned short int T3RD16 = 1;
    sbit  T3RD16_bit at T3CON.B1;

sfr unsigned short volatile TMR3CON          absolute 0x3FA6;
sfr unsigned short volatile T3GCON           absolute 0x3FA7;
    const register unsigned short int T3GVAL = 2;
    sbit  T3GVAL_bit at T3GCON.B2;
    const register unsigned short int NOT_T3DONE = 3;
    sbit  NOT_T3DONE_bit at T3GCON.B3;
    const register unsigned short int T3GSPM = 4;
    sbit  T3GSPM_bit at T3GCON.B4;
    const register unsigned short int T3GTM = 5;
    sbit  T3GTM_bit at T3GCON.B5;
    const register unsigned short int T3GPOL = 6;
    sbit  T3GPOL_bit at T3GCON.B6;
    const register unsigned short int T3GE = 7;
    sbit  T3GE_bit at T3GCON.B7;
    const register unsigned short int T3GGO = 3;
    sbit  T3GGO_bit at T3GCON.B3;

sfr unsigned short volatile TMR3GCON         absolute 0x3FA7;
sfr unsigned short volatile T3GATE           absolute 0x3FA8;
    const register unsigned short int T3GSS0 = 0;
    sbit  T3GSS0_bit at T3GATE.B0;
    const register unsigned short int T3GSS1 = 1;
    sbit  T3GSS1_bit at T3GATE.B1;
    const register unsigned short int T3GSS2 = 2;
    sbit  T3GSS2_bit at T3GATE.B2;
    const register unsigned short int T3GSS3 = 3;
    sbit  T3GSS3_bit at T3GATE.B3;
    const register unsigned short int T3GSS4 = 4;
    sbit  T3GSS4_bit at T3GATE.B4;

sfr unsigned short volatile TMR3GATE         absolute 0x3FA8;
sfr unsigned short volatile T3CLK            absolute 0x3FA9;
    const register unsigned short int T3CS0 = 0;
    sbit  T3CS0_bit at T3CLK.B0;
    const register unsigned short int T3CS1 = 1;
    sbit  T3CS1_bit at T3CLK.B1;
    const register unsigned short int T3CS2 = 2;
    sbit  T3CS2_bit at T3CLK.B2;
    const register unsigned short int T3CS3 = 3;
    sbit  T3CS3_bit at T3CLK.B3;
    const register unsigned short int T3CS4 = 4;
    sbit  T3CS4_bit at T3CLK.B4;

sfr unsigned short volatile TMR3CLK          absolute 0x3FA9;
sfr unsigned short volatile T2TMR            absolute 0x3FAA;
sfr unsigned short volatile TMR2             absolute 0x3FAA;
sfr unsigned short volatile T2PR             absolute 0x3FAB;
sfr unsigned short volatile PR2              absolute 0x3FAB;
sfr unsigned short volatile T2CON            absolute 0x3FAC;
    const register unsigned short int T2OUTPS0 = 0;
    sbit  T2OUTPS0_bit at T2CON.B0;
    const register unsigned short int T2OUTPS1 = 1;
    sbit  T2OUTPS1_bit at T2CON.B1;
    const register unsigned short int T2OUTPS2 = 2;
    sbit  T2OUTPS2_bit at T2CON.B2;
    const register unsigned short int T2OUTPS3 = 3;
    sbit  T2OUTPS3_bit at T2CON.B3;
    const register unsigned short int T2CKPS0 = 4;
    sbit  T2CKPS0_bit at T2CON.B4;
    const register unsigned short int T2CKPS1 = 5;
    sbit  T2CKPS1_bit at T2CON.B5;
    const register unsigned short int T2CKPS2 = 6;
    sbit  T2CKPS2_bit at T2CON.B6;
    const register unsigned short int T2ON = 7;
    sbit  T2ON_bit at T2CON.B7;
    const register unsigned short int TMR2ON = 7;
    sbit  TMR2ON_bit at T2CON.B7;

sfr unsigned short volatile T2HLT            absolute 0x3FAD;
    const register unsigned short int T2MODE0 = 0;
    sbit  T2MODE0_bit at T2HLT.B0;
    const register unsigned short int T2MODE1 = 1;
    sbit  T2MODE1_bit at T2HLT.B1;
    const register unsigned short int T2MODE2 = 2;
    sbit  T2MODE2_bit at T2HLT.B2;
    const register unsigned short int T2MODE3 = 3;
    sbit  T2MODE3_bit at T2HLT.B3;
    const register unsigned short int T2MODE4 = 4;
    sbit  T2MODE4_bit at T2HLT.B4;
    const register unsigned short int T2CKSYNC = 5;
    sbit  T2CKSYNC_bit at T2HLT.B5;
    const register unsigned short int T2CKPOL = 6;
    sbit  T2CKPOL_bit at T2HLT.B6;
    const register unsigned short int T2PSYNC = 7;
    sbit  T2PSYNC_bit at T2HLT.B7;

sfr unsigned short volatile T2CLKCON         absolute 0x3FAE;
    const register unsigned short int T2CS0 = 0;
    sbit  T2CS0_bit at T2CLKCON.B0;
    const register unsigned short int T2CS1 = 1;
    sbit  T2CS1_bit at T2CLKCON.B1;
    const register unsigned short int T2CS2 = 2;
    sbit  T2CS2_bit at T2CLKCON.B2;
    const register unsigned short int T2CS3 = 3;
    sbit  T2CS3_bit at T2CLKCON.B3;

sfr unsigned short volatile T2CLK            absolute 0x3FAE;
sfr unsigned short volatile T2RST            absolute 0x3FAF;
    const register unsigned short int T2RSEL0 = 0;
    sbit  T2RSEL0_bit at T2RST.B0;
    const register unsigned short int T2RSEL1 = 1;
    sbit  T2RSEL1_bit at T2RST.B1;
    const register unsigned short int T2RSEL2 = 2;
    sbit  T2RSEL2_bit at T2RST.B2;
    const register unsigned short int T2RSEL3 = 3;
    sbit  T2RSEL3_bit at T2RST.B3;
    const register unsigned short int T2RSEL4 = 4;
    sbit  T2RSEL4_bit at T2RST.B4;

sfr unsigned short volatile TMR1L            absolute 0x3FB0;
    const register unsigned short int TMR1L0 = 0;
    sbit  TMR1L0_bit at TMR1L.B0;
    const register unsigned short int TMR1L1 = 1;
    sbit  TMR1L1_bit at TMR1L.B1;
    const register unsigned short int TMR1L2 = 2;
    sbit  TMR1L2_bit at TMR1L.B2;
    const register unsigned short int TMR1L3 = 3;
    sbit  TMR1L3_bit at TMR1L.B3;
    const register unsigned short int TMR1L4 = 4;
    sbit  TMR1L4_bit at TMR1L.B4;
    const register unsigned short int TMR1L5 = 5;
    sbit  TMR1L5_bit at TMR1L.B5;
    const register unsigned short int TMR1L6 = 6;
    sbit  TMR1L6_bit at TMR1L.B6;
    const register unsigned short int TMR1L7 = 7;
    sbit  TMR1L7_bit at TMR1L.B7;

sfr unsigned short volatile TMR1H            absolute 0x3FB1;
    const register unsigned short int TMR1H0 = 0;
    sbit  TMR1H0_bit at TMR1H.B0;
    const register unsigned short int TMR1H1 = 1;
    sbit  TMR1H1_bit at TMR1H.B1;
    const register unsigned short int TMR1H2 = 2;
    sbit  TMR1H2_bit at TMR1H.B2;
    const register unsigned short int TMR1H3 = 3;
    sbit  TMR1H3_bit at TMR1H.B3;
    const register unsigned short int TMR1H4 = 4;
    sbit  TMR1H4_bit at TMR1H.B4;
    const register unsigned short int TMR1H5 = 5;
    sbit  TMR1H5_bit at TMR1H.B5;
    const register unsigned short int TMR1H6 = 6;
    sbit  TMR1H6_bit at TMR1H.B6;
    const register unsigned short int TMR1H7 = 7;
    sbit  TMR1H7_bit at TMR1H.B7;

sfr unsigned short volatile T1CON            absolute 0x3FB2;
    const register unsigned short int TMR1ON = 0;
    sbit  TMR1ON_bit at T1CON.B0;
    const register unsigned short int RD161 = 1;
    sbit  RD161_bit at T1CON.B1;
    const register unsigned short int NOT_T1SYNC = 2;
    sbit  NOT_T1SYNC_bit at T1CON.B2;
    const register unsigned short int T1CKPS0 = 4;
    sbit  T1CKPS0_bit at T1CON.B4;
    const register unsigned short int T1CKPS1 = 5;
    sbit  T1CKPS1_bit at T1CON.B5;
    const register unsigned short int T1RD16 = 1;
    sbit  T1RD16_bit at T1CON.B1;

sfr unsigned short volatile TMR1CON          absolute 0x3FB2;
sfr unsigned short volatile T1GCON           absolute 0x3FB3;
    const register unsigned short int T1GVAL = 2;
    sbit  T1GVAL_bit at T1GCON.B2;
    const register unsigned short int NOT_T1DONE = 3;
    sbit  NOT_T1DONE_bit at T1GCON.B3;
    const register unsigned short int T1GSPM = 4;
    sbit  T1GSPM_bit at T1GCON.B4;
    const register unsigned short int T1GTM = 5;
    sbit  T1GTM_bit at T1GCON.B5;
    const register unsigned short int T1GPOL = 6;
    sbit  T1GPOL_bit at T1GCON.B6;
    const register unsigned short int T1GE = 7;
    sbit  T1GE_bit at T1GCON.B7;
    const register unsigned short int T1GGO = 3;
    sbit  T1GGO_bit at T1GCON.B3;

sfr unsigned short volatile TMR1GCON         absolute 0x3FB3;
sfr unsigned short volatile T1GATE           absolute 0x3FB4;
    const register unsigned short int T1GSS0 = 0;
    sbit  T1GSS0_bit at T1GATE.B0;
    const register unsigned short int T1GSS1 = 1;
    sbit  T1GSS1_bit at T1GATE.B1;
    const register unsigned short int T1GSS2 = 2;
    sbit  T1GSS2_bit at T1GATE.B2;
    const register unsigned short int T1GSS3 = 3;
    sbit  T1GSS3_bit at T1GATE.B3;
    const register unsigned short int T1GSS4 = 4;
    sbit  T1GSS4_bit at T1GATE.B4;

sfr unsigned short volatile TMR1GATE         absolute 0x3FB4;
sfr unsigned short volatile T1CLK            absolute 0x3FB5;
    const register unsigned short int T1CS0 = 0;
    sbit  T1CS0_bit at T1CLK.B0;
    const register unsigned short int T1CS1 = 1;
    sbit  T1CS1_bit at T1CLK.B1;
    const register unsigned short int T1CS2 = 2;
    sbit  T1CS2_bit at T1CLK.B2;
    const register unsigned short int T1CS3 = 3;
    sbit  T1CS3_bit at T1CLK.B3;
    const register unsigned short int T1CS4 = 4;
    sbit  T1CS4_bit at T1CLK.B4;

sfr unsigned short volatile TMR1CLK          absolute 0x3FB5;
sfr unsigned short volatile TMR0L            absolute 0x3FB6;
    const register unsigned short int TMR0L0 = 0;
    sbit  TMR0L0_bit at TMR0L.B0;
    const register unsigned short int TMR0L1 = 1;
    sbit  TMR0L1_bit at TMR0L.B1;
    const register unsigned short int TMR0L2 = 2;
    sbit  TMR0L2_bit at TMR0L.B2;
    const register unsigned short int TMR0L3 = 3;
    sbit  TMR0L3_bit at TMR0L.B3;
    const register unsigned short int TMR0L4 = 4;
    sbit  TMR0L4_bit at TMR0L.B4;
    const register unsigned short int TMR0L5 = 5;
    sbit  TMR0L5_bit at TMR0L.B5;
    const register unsigned short int TMR0L6 = 6;
    sbit  TMR0L6_bit at TMR0L.B6;
    const register unsigned short int TMR0L7 = 7;
    sbit  TMR0L7_bit at TMR0L.B7;

sfr unsigned short volatile TMR0             absolute 0x3FB6;
sfr unsigned short volatile TMR0H            absolute 0x3FB7;
    const register unsigned short int T0PR0 = 0;
    sbit  T0PR0_bit at TMR0H.B0;
    const register unsigned short int T0PR1 = 1;
    sbit  T0PR1_bit at TMR0H.B1;
    const register unsigned short int T0PR2 = 2;
    sbit  T0PR2_bit at TMR0H.B2;
    const register unsigned short int T0PR3 = 3;
    sbit  T0PR3_bit at TMR0H.B3;
    const register unsigned short int T0PR4 = 4;
    sbit  T0PR4_bit at TMR0H.B4;
    const register unsigned short int T0PR5 = 5;
    sbit  T0PR5_bit at TMR0H.B5;
    const register unsigned short int T0PR6 = 6;
    sbit  T0PR6_bit at TMR0H.B6;
    const register unsigned short int T0PR7 = 7;
    sbit  T0PR7_bit at TMR0H.B7;
    const register unsigned short int TMR0H0 = 0;
    sbit  TMR0H0_bit at TMR0H.B0;
    const register unsigned short int TMR0H1 = 1;
    sbit  TMR0H1_bit at TMR0H.B1;
    const register unsigned short int TMR0H2 = 2;
    sbit  TMR0H2_bit at TMR0H.B2;
    const register unsigned short int TMR0H3 = 3;
    sbit  TMR0H3_bit at TMR0H.B3;
    const register unsigned short int TMR0H4 = 4;
    sbit  TMR0H4_bit at TMR0H.B4;
    const register unsigned short int TMR0H5 = 5;
    sbit  TMR0H5_bit at TMR0H.B5;
    const register unsigned short int TMR0H6 = 6;
    sbit  TMR0H6_bit at TMR0H.B6;
    const register unsigned short int TMR0H7 = 7;
    sbit  TMR0H7_bit at TMR0H.B7;

sfr unsigned short volatile PR0              absolute 0x3FB7;
sfr unsigned short volatile T0CON0           absolute 0x3FB8;
    const register unsigned short int MD16 = 4;
    sbit  MD16_bit at T0CON0.B4;
    const register unsigned short int T0OUT = 5;
    sbit  T0OUT_bit at T0CON0.B5;
    const register unsigned short int T0EN = 7;
    sbit  T0EN_bit at T0CON0.B7;
    const register unsigned short int T016BIT = 4;
    sbit  T016BIT_bit at T0CON0.B4;
    const register unsigned short int T0MD16 = 4;
    sbit  T0MD16_bit at T0CON0.B4;

sfr unsigned short volatile T0CON1           absolute 0x3FB9;
    const register unsigned short int T0CKPS0 = 0;
    sbit  T0CKPS0_bit at T0CON1.B0;
    const register unsigned short int T0CKPS1 = 1;
    sbit  T0CKPS1_bit at T0CON1.B1;
    const register unsigned short int T0CKPS2 = 2;
    sbit  T0CKPS2_bit at T0CON1.B2;
    const register unsigned short int CKPS3 = 3;
    sbit  CKPS3_bit at T0CON1.B3;
    const register unsigned short int ASYNC = 4;
    sbit  ASYNC_bit at T0CON1.B4;
    const register unsigned short int T0CS0 = 5;
    sbit  T0CS0_bit at T0CON1.B5;
    const register unsigned short int T0CS1 = 6;
    sbit  T0CS1_bit at T0CON1.B6;
    const register unsigned short int T0CS2 = 7;
    sbit  T0CS2_bit at T0CON1.B7;
    const register unsigned short int T0ASYNC = 4;
    sbit  T0ASYNC_bit at T0CON1.B4;
    const register unsigned short int T0CKPS3 = 3;
    sbit  T0CKPS3_bit at T0CON1.B3;

sfr unsigned short volatile LATA             absolute 0x3FBA;
    const register unsigned short int LA0 = 0;
    sbit  LA0_bit at LATA.B0;
    const register unsigned short int LA1 = 1;
    sbit  LA1_bit at LATA.B1;
    const register unsigned short int LA2 = 2;
    sbit  LA2_bit at LATA.B2;
    const register unsigned short int LA3 = 3;
    sbit  LA3_bit at LATA.B3;
    const register unsigned short int LA4 = 4;
    sbit  LA4_bit at LATA.B4;
    const register unsigned short int LA5 = 5;
    sbit  LA5_bit at LATA.B5;
    const register unsigned short int LA6 = 6;
    sbit  LA6_bit at LATA.B6;
    const register unsigned short int LA7 = 7;
    sbit  LA7_bit at LATA.B7;
    const register unsigned short int LATA0 = 0;
    sbit  LATA0_bit at LATA.B0;
    const register unsigned short int LATA1 = 1;
    sbit  LATA1_bit at LATA.B1;
    const register unsigned short int LATA2 = 2;
    sbit  LATA2_bit at LATA.B2;
    const register unsigned short int LATA3 = 3;
    sbit  LATA3_bit at LATA.B3;
    const register unsigned short int LATA4 = 4;
    sbit  LATA4_bit at LATA.B4;
    const register unsigned short int LATA5 = 5;
    sbit  LATA5_bit at LATA.B5;
    const register unsigned short int LATA6 = 6;
    sbit  LATA6_bit at LATA.B6;
    const register unsigned short int LATA7 = 7;
    sbit  LATA7_bit at LATA.B7;

sfr unsigned short volatile LATB             absolute 0x3FBB;
    const register unsigned short int LATB0 = 0;
    sbit  LATB0_bit at LATB.B0;
    const register unsigned short int LATB1 = 1;
    sbit  LATB1_bit at LATB.B1;
    const register unsigned short int LATB2 = 2;
    sbit  LATB2_bit at LATB.B2;
    const register unsigned short int LATB3 = 3;
    sbit  LATB3_bit at LATB.B3;
    const register unsigned short int LATB4 = 4;
    sbit  LATB4_bit at LATB.B4;
    const register unsigned short int LATB5 = 5;
    sbit  LATB5_bit at LATB.B5;
    const register unsigned short int LATB6 = 6;
    sbit  LATB6_bit at LATB.B6;
    const register unsigned short int LATB7 = 7;
    sbit  LATB7_bit at LATB.B7;
    const register unsigned short int LB0 = 0;
    sbit  LB0_bit at LATB.B0;
    const register unsigned short int LB1 = 1;
    sbit  LB1_bit at LATB.B1;
    const register unsigned short int LB2 = 2;
    sbit  LB2_bit at LATB.B2;
    const register unsigned short int LB3 = 3;
    sbit  LB3_bit at LATB.B3;
    const register unsigned short int LB4 = 4;
    sbit  LB4_bit at LATB.B4;
    const register unsigned short int LB5 = 5;
    sbit  LB5_bit at LATB.B5;
    const register unsigned short int LB6 = 6;
    sbit  LB6_bit at LATB.B6;
    const register unsigned short int LB7 = 7;
    sbit  LB7_bit at LATB.B7;

sfr unsigned short volatile LATC             absolute 0x3FBC;
    const register unsigned short int LATC0 = 0;
    sbit  LATC0_bit at LATC.B0;
    const register unsigned short int LATC1 = 1;
    sbit  LATC1_bit at LATC.B1;
    const register unsigned short int LATC2 = 2;
    sbit  LATC2_bit at LATC.B2;
    const register unsigned short int LATC3 = 3;
    sbit  LATC3_bit at LATC.B3;
    const register unsigned short int LATC4 = 4;
    sbit  LATC4_bit at LATC.B4;
    const register unsigned short int LATC5 = 5;
    sbit  LATC5_bit at LATC.B5;
    const register unsigned short int LATC6 = 6;
    sbit  LATC6_bit at LATC.B6;
    const register unsigned short int LATC7 = 7;
    sbit  LATC7_bit at LATC.B7;
    const register unsigned short int LC0 = 0;
    sbit  LC0_bit at LATC.B0;
    const register unsigned short int LC1 = 1;
    sbit  LC1_bit at LATC.B1;
    const register unsigned short int LC2 = 2;
    sbit  LC2_bit at LATC.B2;
    const register unsigned short int LC3 = 3;
    sbit  LC3_bit at LATC.B3;
    const register unsigned short int LC4 = 4;
    sbit  LC4_bit at LATC.B4;
    const register unsigned short int LC5 = 5;
    sbit  LC5_bit at LATC.B5;
    const register unsigned short int LC6 = 6;
    sbit  LC6_bit at LATC.B6;
    const register unsigned short int LC7 = 7;
    sbit  LC7_bit at LATC.B7;

sfr unsigned short volatile LATD             absolute 0x3FBD;
    const register unsigned short int LATD0 = 0;
    sbit  LATD0_bit at LATD.B0;
    const register unsigned short int LATD1 = 1;
    sbit  LATD1_bit at LATD.B1;
    const register unsigned short int LATD2 = 2;
    sbit  LATD2_bit at LATD.B2;
    const register unsigned short int LATD3 = 3;
    sbit  LATD3_bit at LATD.B3;
    const register unsigned short int LATD4 = 4;
    sbit  LATD4_bit at LATD.B4;
    const register unsigned short int LATD5 = 5;
    sbit  LATD5_bit at LATD.B5;
    const register unsigned short int LATD6 = 6;
    sbit  LATD6_bit at LATD.B6;
    const register unsigned short int LATD7 = 7;
    sbit  LATD7_bit at LATD.B7;
    const register unsigned short int LD0 = 0;
    sbit  LD0_bit at LATD.B0;
    const register unsigned short int LD1 = 1;
    sbit  LD1_bit at LATD.B1;
    const register unsigned short int LD2 = 2;
    sbit  LD2_bit at LATD.B2;
    const register unsigned short int LD3 = 3;
    sbit  LD3_bit at LATD.B3;
    const register unsigned short int LD4 = 4;
    sbit  LD4_bit at LATD.B4;
    const register unsigned short int LD5 = 5;
    sbit  LD5_bit at LATD.B5;
    const register unsigned short int LD6 = 6;
    sbit  LD6_bit at LATD.B6;
    const register unsigned short int LD7 = 7;
    sbit  LD7_bit at LATD.B7;

sfr unsigned short volatile LATE             absolute 0x3FBE;
    const register unsigned short int LATE0 = 0;
    sbit  LATE0_bit at LATE.B0;
    const register unsigned short int LATE1 = 1;
    sbit  LATE1_bit at LATE.B1;
    const register unsigned short int LATE2 = 2;
    sbit  LATE2_bit at LATE.B2;
    const register unsigned short int LE0 = 0;
    sbit  LE0_bit at LATE.B0;
    const register unsigned short int LE1 = 1;
    sbit  LE1_bit at LATE.B1;
    const register unsigned short int LE2 = 2;
    sbit  LE2_bit at LATE.B2;

sfr unsigned short volatile TRISA            absolute 0x3FC2;
    const register unsigned short int TRISA0 = 0;
    sbit  TRISA0_bit at TRISA.B0;
    const register unsigned short int TRISA1 = 1;
    sbit  TRISA1_bit at TRISA.B1;
    const register unsigned short int TRISA2 = 2;
    sbit  TRISA2_bit at TRISA.B2;
    const register unsigned short int TRISA3 = 3;
    sbit  TRISA3_bit at TRISA.B3;
    const register unsigned short int TRISA4 = 4;
    sbit  TRISA4_bit at TRISA.B4;
    const register unsigned short int TRISA5 = 5;
    sbit  TRISA5_bit at TRISA.B5;
    const register unsigned short int TRISA6 = 6;
    sbit  TRISA6_bit at TRISA.B6;
    const register unsigned short int TRISA7 = 7;
    sbit  TRISA7_bit at TRISA.B7;

sfr unsigned short volatile TRISB            absolute 0x3FC3;
    const register unsigned short int TRISB0 = 0;
    sbit  TRISB0_bit at TRISB.B0;
    const register unsigned short int TRISB1 = 1;
    sbit  TRISB1_bit at TRISB.B1;
    const register unsigned short int TRISB2 = 2;
    sbit  TRISB2_bit at TRISB.B2;
    const register unsigned short int TRISB3 = 3;
    sbit  TRISB3_bit at TRISB.B3;
    const register unsigned short int TRISB4 = 4;
    sbit  TRISB4_bit at TRISB.B4;
    const register unsigned short int TRISB5 = 5;
    sbit  TRISB5_bit at TRISB.B5;
    const register unsigned short int TRISB6 = 6;
    sbit  TRISB6_bit at TRISB.B6;
    const register unsigned short int TRISB7 = 7;
    sbit  TRISB7_bit at TRISB.B7;

sfr unsigned short volatile TRISC            absolute 0x3FC4;
    const register unsigned short int TRISC0 = 0;
    sbit  TRISC0_bit at TRISC.B0;
    const register unsigned short int TRISC1 = 1;
    sbit  TRISC1_bit at TRISC.B1;
    const register unsigned short int TRISC2 = 2;
    sbit  TRISC2_bit at TRISC.B2;
    const register unsigned short int TRISC3 = 3;
    sbit  TRISC3_bit at TRISC.B3;
    const register unsigned short int TRISC4 = 4;
    sbit  TRISC4_bit at TRISC.B4;
    const register unsigned short int TRISC5 = 5;
    sbit  TRISC5_bit at TRISC.B5;
    const register unsigned short int TRISC6 = 6;
    sbit  TRISC6_bit at TRISC.B6;
    const register unsigned short int TRISC7 = 7;
    sbit  TRISC7_bit at TRISC.B7;

sfr unsigned short volatile TRISD            absolute 0x3FC5;
    const register unsigned short int TRISD0 = 0;
    sbit  TRISD0_bit at TRISD.B0;
    const register unsigned short int TRISD1 = 1;
    sbit  TRISD1_bit at TRISD.B1;
    const register unsigned short int TRISD2 = 2;
    sbit  TRISD2_bit at TRISD.B2;
    const register unsigned short int TRISD3 = 3;
    sbit  TRISD3_bit at TRISD.B3;
    const register unsigned short int TRISD4 = 4;
    sbit  TRISD4_bit at TRISD.B4;
    const register unsigned short int TRISD5 = 5;
    sbit  TRISD5_bit at TRISD.B5;
    const register unsigned short int TRISD6 = 6;
    sbit  TRISD6_bit at TRISD.B6;
    const register unsigned short int TRISD7 = 7;
    sbit  TRISD7_bit at TRISD.B7;

sfr unsigned short volatile TRISE            absolute 0x3FC6;
    const register unsigned short int TRISE0 = 0;
    sbit  TRISE0_bit at TRISE.B0;
    const register unsigned short int TRISE1 = 1;
    sbit  TRISE1_bit at TRISE.B1;
    const register unsigned short int TRISE2 = 2;
    sbit  TRISE2_bit at TRISE.B2;

sfr unsigned short volatile PORTA            absolute 0x3FCA;
    const register unsigned short int RA0 = 0;
    sbit  RA0_bit at PORTA.B0;
    const register unsigned short int RA1 = 1;
    sbit  RA1_bit at PORTA.B1;
    const register unsigned short int RA2 = 2;
    sbit  RA2_bit at PORTA.B2;
    const register unsigned short int RA3 = 3;
    sbit  RA3_bit at PORTA.B3;
    const register unsigned short int RA4 = 4;
    sbit  RA4_bit at PORTA.B4;
    const register unsigned short int LVDIN = 5;
    sbit  LVDIN_bit at PORTA.B5;
    const register unsigned short int RA6 = 6;
    sbit  RA6_bit at PORTA.B6;
    const register unsigned short int RA7 = 7;
    sbit  RA7_bit at PORTA.B7;
    const register unsigned short int RA5 = 5;
    sbit  RA5_bit at PORTA.B5;
    const register unsigned short int RJPU = 7;
    sbit  RJPU_bit at PORTA.B7;
    const register unsigned short int ULPWUIN = 0;
    sbit  ULPWUIN_bit at PORTA.B0;

sfr unsigned short volatile PORTB            absolute 0x3FCB;
    const register unsigned short int RB0 = 0;
    sbit  RB0_bit at PORTB.B0;
    const register unsigned short int RB1 = 1;
    sbit  RB1_bit at PORTB.B1;
    const register unsigned short int RB2 = 2;
    sbit  RB2_bit at PORTB.B2;
    const register unsigned short int CCP2_PA2 = 3;
    sbit  CCP2_PA2_bit at PORTB.B3;
    const register unsigned short int RB4 = 4;
    sbit  RB4_bit at PORTB.B4;
    const register unsigned short int RB5 = 5;
    sbit  RB5_bit at PORTB.B5;
    const register unsigned short int RB6 = 6;
    sbit  RB6_bit at PORTB.B6;
    const register unsigned short int RB7 = 7;
    sbit  RB7_bit at PORTB.B7;
    const register unsigned short int RB3 = 3;
    sbit  RB3_bit at PORTB.B3;

sfr unsigned short volatile PORTC            absolute 0x3FCC;
    const register unsigned short int RC0 = 0;
    sbit  RC0_bit at PORTC.B0;
    const register unsigned short int CCP2 = 1;
    sbit  CCP2_bit at PORTC.B1;
    const register unsigned short int PA1 = 2;
    sbit  PA1_bit at PORTC.B2;
    const register unsigned short int RC3 = 3;
    sbit  RC3_bit at PORTC.B3;
    const register unsigned short int RC4 = 4;
    sbit  RC4_bit at PORTC.B4;
    const register unsigned short int RC5 = 5;
    sbit  RC5_bit at PORTC.B5;
    const register unsigned short int RC6 = 6;
    sbit  RC6_bit at PORTC.B6;
    const register unsigned short int RC7 = 7;
    sbit  RC7_bit at PORTC.B7;
    const register unsigned short int PA2 = 1;
    sbit  PA2_bit at PORTC.B1;
    const register unsigned short int RC1 = 1;
    sbit  RC1_bit at PORTC.B1;
    const register unsigned short int RC2 = 2;
    sbit  RC2_bit at PORTC.B2;

sfr unsigned short volatile PORTD            absolute 0x3FCD;
    const register unsigned short int RD0 = 0;
    sbit  RD0_bit at PORTD.B0;
    const register unsigned short int RD1 = 1;
    sbit  RD1_bit at PORTD.B1;
    const register unsigned short int RD2 = 2;
    sbit  RD2_bit at PORTD.B2;
    const register unsigned short int RD3 = 3;
    sbit  RD3_bit at PORTD.B3;
    const register unsigned short int RD4 = 4;
    sbit  RD4_bit at PORTD.B4;
    const register unsigned short int RD5 = 5;
    sbit  RD5_bit at PORTD.B5;
    const register unsigned short int RD6 = 6;
    sbit  RD6_bit at PORTD.B6;
    const register unsigned short int RD7 = 7;
    sbit  RD7_bit at PORTD.B7;

sfr unsigned short volatile PORTE            absolute 0x3FCE;
    const register unsigned short int RE0 = 0;
    sbit  RE0_bit at PORTE.B0;
    const register unsigned short int RE1 = 1;
    sbit  RE1_bit at PORTE.B1;
    const register unsigned short int RE2 = 2;
    sbit  RE2_bit at PORTE.B2;
    const register unsigned short int CCP9E = 3;
    sbit  CCP9E_bit at PORTE.B3;
    const register unsigned short int PC3E = 3;
    sbit  PC3E_bit at PORTE.B3;
    const register unsigned short int RE3 = 3;
    sbit  RE3_bit at PORTE.B3;

sfr unsigned short volatile INTCON           absolute 0x3FD2;
sfr unsigned short volatile INTCON0          absolute 0x3FD2;
    const register unsigned short int INT0EDG = 0;
    sbit  INT0EDG_bit at INTCON0.B0;
    const register unsigned short int INT1EDG = 1;
    sbit  INT1EDG_bit at INTCON0.B1;
    const register unsigned short int INT2EDG = 2;
    sbit  INT2EDG_bit at INTCON0.B2;
    const register unsigned short int IPEN = 5;
    sbit  IPEN_bit at INTCON0.B5;
    const register unsigned short int GIEL = 6;
    sbit  GIEL_bit at INTCON0.B6;
    const register unsigned short int GIE = 7;
    sbit  GIE_bit at INTCON0.B7;
    const register unsigned short int GIEH = 7;
    sbit  GIEH_bit at INTCON0.B7;

sfr unsigned short volatile INTCON1          absolute 0x3FD3;
sfr unsigned short volatile IVTLOCK          absolute 0x3FD4;
    const register unsigned short int IVTLOCKED = 0;
    sbit  IVTLOCKED_bit at IVTLOCK.B0;

sfr unsigned short volatile IVTBASEL         absolute 0x3FD5;
    const register unsigned short int BASE0 = 0;
    sbit  BASE0_bit at IVTBASEL.B0;
    const register unsigned short int BASE1 = 1;
    sbit  BASE1_bit at IVTBASEL.B1;
    const register unsigned short int BASE2 = 2;
    sbit  BASE2_bit at IVTBASEL.B2;
    const register unsigned short int BASE3 = 3;
    sbit  BASE3_bit at IVTBASEL.B3;
    const register unsigned short int BASE4 = 4;
    sbit  BASE4_bit at IVTBASEL.B4;
    const register unsigned short int BASE5 = 5;
    sbit  BASE5_bit at IVTBASEL.B5;
    const register unsigned short int BASE6 = 6;
    sbit  BASE6_bit at IVTBASEL.B6;
    const register unsigned short int BASE7 = 7;
    sbit  BASE7_bit at IVTBASEL.B7;

sfr unsigned short volatile IVTBASEH         absolute 0x3FD6;
    const register unsigned short int BASE8 = 0;
    sbit  BASE8_bit at IVTBASEH.B0;
    const register unsigned short int BASE9 = 1;
    sbit  BASE9_bit at IVTBASEH.B1;
    const register unsigned short int BASE10 = 2;
    sbit  BASE10_bit at IVTBASEH.B2;
    const register unsigned short int BASE11 = 3;
    sbit  BASE11_bit at IVTBASEH.B3;
    const register unsigned short int BASE12 = 4;
    sbit  BASE12_bit at IVTBASEH.B4;
    const register unsigned short int BASE13 = 5;
    sbit  BASE13_bit at IVTBASEH.B5;
    const register unsigned short int BASE14 = 6;
    sbit  BASE14_bit at IVTBASEH.B6;
    const register unsigned short int BASE15 = 7;
    sbit  BASE15_bit at IVTBASEH.B7;

sfr unsigned short volatile IVTBASEU         absolute 0x3FD7;
    const register unsigned short int BASE16 = 0;
    sbit  BASE16_bit at IVTBASEU.B0;
    const register unsigned short int BASE17 = 1;
    sbit  BASE17_bit at IVTBASEU.B1;
    const register unsigned short int BASE18 = 2;
    sbit  BASE18_bit at IVTBASEU.B2;
    const register unsigned short int BASE19 = 3;
    sbit  BASE19_bit at IVTBASEU.B3;
    const register unsigned short int BASE20 = 4;
    sbit  BASE20_bit at IVTBASEU.B4;

sfr unsigned short volatile STATUS           absolute 0x3FD8;
    const register unsigned short int CARRY = 0;
    const register unsigned short int C = 0;
    sbit  CARRY_bit at STATUS.B0;
    sbit  C_bit at STATUS.B0;
    const register unsigned short int DC = 1;
    sbit  DC_bit at STATUS.B1;
    const register unsigned short int ZERO = 2;
    const register unsigned short int Z = 2;
    sbit  ZERO_bit at STATUS.B2;
    sbit  Z_bit at STATUS.B2;
    const register unsigned short int OVERFLOW = 3;
    sbit  OVERFLOW_bit at STATUS.B3;
    const register unsigned short int NEGATIVE = 4;
    sbit  NEGATIVE_bit at STATUS.B4;
    const register unsigned short int NOT_PD = 5;
    sbit  NOT_PD_bit at STATUS.B5;
    const register unsigned short int NOT_TO = 6;
    sbit  NOT_TO_bit at STATUS.B6;

sfr unsigned int            FSR2             absolute 0x3FD9;
sfr unsigned short          FSR2L            absolute 0x3FD9;
register unsigned short     *FSR2PTR         absolute 0x3FD9;
sfr unsigned short          FSR2H            absolute 0x3FDA;
sfr unsigned short volatile PLUSW2           absolute 0x3FDB;
sfr unsigned short volatile PREINC2          absolute 0x3FDC;
sfr unsigned short volatile POSTDEC2         absolute 0x3FDD;
sfr unsigned short volatile POSTINC2         absolute 0x3FDE;
sfr unsigned short volatile INDF2            absolute 0x3FDF;
sfr unsigned short          BSR              absolute 0x3FE0;
sfr unsigned int            FSR1             absolute 0x3FE1;
sfr unsigned short          FSR1L            absolute 0x3FE1;
register unsigned short     *FSR1PTR         absolute 0x3FE1;
sfr unsigned short          FSR1H            absolute 0x3FE2;
sfr unsigned short volatile PLUSW1           absolute 0x3FE3;
sfr unsigned short volatile PREINC1          absolute 0x3FE4;
sfr unsigned short volatile POSTDEC1         absolute 0x3FE5;
sfr unsigned short volatile POSTINC1         absolute 0x3FE6;
sfr unsigned short volatile INDF1            absolute 0x3FE7;
sfr unsigned short volatile WREG             absolute 0x3FE8;
sfr unsigned int            FSR0             absolute 0x3FE9;
sfr unsigned short          FSR0L            absolute 0x3FE9;
register unsigned short     *FSR0PTR         absolute 0x3FE9;
sfr unsigned short          FSR0H            absolute 0x3FEA;
sfr unsigned short volatile PLUSW0           absolute 0x3FEB;
sfr unsigned short volatile PREINC0          absolute 0x3FEC;
sfr unsigned short volatile POSTDEC0         absolute 0x3FED;
sfr unsigned short volatile POSTINC0         absolute 0x3FEE;
sfr unsigned short volatile INDF0            absolute 0x3FEF;
sfr unsigned short volatile PCON0            absolute 0x3FF0;
    const register unsigned short int BOR = 0;
    sbit  BOR_bit at PCON0.B0;
    const register unsigned short int NOT_POR = 1;
    sbit  NOT_POR_bit at PCON0.B1;
    const register unsigned short int NOT_RI = 2;
    sbit  NOT_RI_bit at PCON0.B2;
    const register unsigned short int NOT_RMCLR = 3;
    sbit  NOT_RMCLR_bit at PCON0.B3;
    const register unsigned short int NOT_RWDT = 4;
    sbit  NOT_RWDT_bit at PCON0.B4;
    const register unsigned short int NOT_WDTWV = 5;
    sbit  NOT_WDTWV_bit at PCON0.B5;
    const register unsigned short int STKUNF = 6;
    sbit  STKUNF_bit at PCON0.B6;
    const register unsigned short int STKOVF = 7;
    sbit  STKOVF_bit at PCON0.B7;
    const register unsigned short int NOT_BOR = 0;
    sbit  NOT_BOR_bit at PCON0.B0;
    const register unsigned short int POR = 1;
    sbit  POR_bit at PCON0.B1;
    const register unsigned short int RI = 2;
    sbit  RI_bit at PCON0.B2;
    const register unsigned short int RMCLR = 3;
    sbit  RMCLR_bit at PCON0.B3;
    const register unsigned short int RWDT = 4;
    sbit  RWDT_bit at PCON0.B4;
    const register unsigned short int WDTWV = 5;
    sbit  WDTWV_bit at PCON0.B5;
    const register unsigned short int nBOR = 0;
    sbit  nBOR_bit at PCON0.B0;
    const register unsigned short int nPOR = 1;
    sbit  nPOR_bit at PCON0.B1;
    const register unsigned short int nRI = 2;
    sbit  nRI_bit at PCON0.B2;
    const register unsigned short int nRMCLR = 3;
    sbit  nRMCLR_bit at PCON0.B3;
    const register unsigned short int nRWDT = 4;
    sbit  nRWDT_bit at PCON0.B4;
    const register unsigned short int nWDTWV = 5;
    sbit  nWDTWV_bit at PCON0.B5;

sfr unsigned short volatile PCON1            absolute 0x3FF1;
    const register unsigned short int MEMV = 1;
    sbit  MEMV_bit at PCON1.B1;
    const register unsigned short int NOT_MEMV = 1;
    sbit  NOT_MEMV_bit at PCON1.B1;
    const register unsigned short int nMEMV = 1;
    sbit  nMEMV_bit at PCON1.B1;

sfr unsigned int            PROD             absolute 0x3FF3;
sfr unsigned short          PRODL            absolute 0x3FF3;
sfr unsigned short          PRODH            absolute 0x3FF4;
const register unsigned short *TBLPTR        absolute 0x3FF6;
sfr unsigned short volatile TABLAT           absolute 0x3FF5;
sfr unsigned short          TBLPTRL          absolute 0x3FF6;
sfr unsigned short          TBLPTRH          absolute 0x3FF7;
sfr unsigned short          TBLPTRU          absolute 0x3FF8;
    const register unsigned short int ACSS = 5;
    sbit  ACSS_bit at TBLPTRU.B5;

sfr unsigned short volatile PCL              absolute 0x3FF9;
sfr unsigned short volatile PCLATH           absolute 0x3FFA;
sfr unsigned short volatile PCLATU           absolute 0x3FFB;
sfr unsigned short volatile STKPTR           absolute 0x3FFC;
    const register unsigned short int SP0 = 0;
    sbit  SP0_bit at STKPTR.B0;
    const register unsigned short int SP1 = 1;
    sbit  SP1_bit at STKPTR.B1;
    const register unsigned short int SP2 = 2;
    sbit  SP2_bit at STKPTR.B2;
    const register unsigned short int SP3 = 3;
    sbit  SP3_bit at STKPTR.B3;
    const register unsigned short int SP4 = 4;
    sbit  SP4_bit at STKPTR.B4;
    const register unsigned short int STKPTR0 = 0;
    sbit  STKPTR0_bit at STKPTR.B0;
    const register unsigned short int STKPTR1 = 1;
    sbit  STKPTR1_bit at STKPTR.B1;
    const register unsigned short int STKPTR2 = 2;
    sbit  STKPTR2_bit at STKPTR.B2;
    const register unsigned short int STKPTR3 = 3;
    sbit  STKPTR3_bit at STKPTR.B3;
    const register unsigned short int STKPTR4 = 4;
    sbit  STKPTR4_bit at STKPTR.B4;

sfr unsigned short volatile TOSL             absolute 0x3FFD;
sfr unsigned short volatile TOSH             absolute 0x3FFE;
sfr unsigned short volatile TOSU             absolute 0x3FFF;
