

================================================================
== Vitis HLS Report for 'float_safe_softmax2_Pipeline_exp_and_bucket'
================================================================
* Date:           Tue Oct 14 11:16:33 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4626|     4626|  46.260 us|  46.260 us|  4626|  4626|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- exp_and_bucket  |     4624|     4624|        20|          3|          1|  1536|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 3, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add10418 = alloca i32 1"   --->   Operation 23 'alloca' 'add10418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add104_120 = alloca i32 1"   --->   Operation 24 'alloca' 'add104_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add104_222 = alloca i32 1"   --->   Operation 25 'alloca' 'add104_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add104_324 = alloca i32 1"   --->   Operation 26 'alloca' 'add104_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add104_426 = alloca i32 1"   --->   Operation 27 'alloca' 'add104_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add104_528 = alloca i32 1"   --->   Operation 28 'alloca' 'add104_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add104_630 = alloca i32 1"   --->   Operation 29 'alloca' 'add104_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add104_732 = alloca i32 1"   --->   Operation 30 'alloca' 'add104_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add104_834 = alloca i32 1"   --->   Operation 31 'alloca' 'add104_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add104_936 = alloca i32 1"   --->   Operation 32 'alloca' 'add104_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add104_1038 = alloca i32 1"   --->   Operation 33 'alloca' 'add104_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add104_1140 = alloca i32 1"   --->   Operation 34 'alloca' 'add104_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add104_1242 = alloca i32 1"   --->   Operation 35 'alloca' 'add104_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add104_1344 = alloca i32 1"   --->   Operation 36 'alloca' 'add104_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add104_1446 = alloca i32 1"   --->   Operation 37 'alloca' 'add104_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add104_1548 = alloca i32 1"   --->   Operation 38 'alloca' 'add104_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add104_1650 = alloca i32 1"   --->   Operation 39 'alloca' 'add104_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add104_1752 = alloca i32 1"   --->   Operation 40 'alloca' 'add104_1752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add104_1854 = alloca i32 1"   --->   Operation 41 'alloca' 'add104_1854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add104_1956 = alloca i32 1"   --->   Operation 42 'alloca' 'add104_1956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add104_2058 = alloca i32 1"   --->   Operation 43 'alloca' 'add104_2058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add104_2160 = alloca i32 1"   --->   Operation 44 'alloca' 'add104_2160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add104_2262 = alloca i32 1"   --->   Operation 45 'alloca' 'add104_2262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add104_2364 = alloca i32 1"   --->   Operation 46 'alloca' 'add104_2364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add104_2466 = alloca i32 1"   --->   Operation 47 'alloca' 'add104_2466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add104_2568 = alloca i32 1"   --->   Operation 48 'alloca' 'add104_2568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add104_2670 = alloca i32 1"   --->   Operation 49 'alloca' 'add104_2670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add104_2772 = alloca i32 1"   --->   Operation 50 'alloca' 'add104_2772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add104_2874 = alloca i32 1"   --->   Operation 51 'alloca' 'add104_2874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add104_2976 = alloca i32 1"   --->   Operation 52 'alloca' 'add104_2976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add104_3078 = alloca i32 1"   --->   Operation 53 'alloca' 'add104_3078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add104_3180 = alloca i32 1"   --->   Operation 54 'alloca' 'add104_3180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 55 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_8, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_9, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_10, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_14, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_15, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_16, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_17, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_18, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_19, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_20, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_21, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_22, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_23, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_24, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_25, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_26, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_27, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_28, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_29, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_30, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_31, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%max_val_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val_31"   --->   Operation 88 'read' 'max_val_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %idx"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_3180"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_3078"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_2976"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_2874"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_2772"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_2670"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_2568"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_2466"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_2364"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_2262"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_2160"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_2058"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_1956"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_1854"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_1752"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_1650"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_1548"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_1446"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_1344"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_1242"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_1140"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_1038"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_936"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_834"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_732"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_630"   --->   Operation 115 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_528"   --->   Operation 116 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_426"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_324"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_222"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add104_120"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add10418"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body94"   --->   Operation 122 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%i = load i16 %idx" [activation_accelerator.cpp:612]   --->   Operation 123 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.10ns)   --->   "%icmp_ln612 = icmp_ult  i16 %i, i16 49152" [activation_accelerator.cpp:612]   --->   Operation 124 'icmp' 'icmp_ln612' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536"   --->   Operation 125 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln612 = br i1 %icmp_ln612, void %for.inc120.exitStub, void %for.body94.split" [activation_accelerator.cpp:612]   --->   Operation 126 'br' 'br_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i, i32 4, i32 15" [activation_accelerator.cpp:621]   --->   Operation 127 'partselect' 'lshr_ln1' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln621 = zext i12 %lshr_ln1" [activation_accelerator.cpp:621]   --->   Operation 128 'zext' 'zext_ln621' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 129 'getelementptr' 'x_0_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (1.23ns)   --->   "%x_0_load = load i12 %x_0_addr" [activation_accelerator.cpp:621]   --->   Operation 130 'load' 'x_0_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i, i32 5, i32 15" [activation_accelerator.cpp:623]   --->   Operation 131 'partselect' 'lshr_ln2' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 132 'getelementptr' 'x_1_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 133 [2/2] (1.23ns)   --->   "%x_1_load = load i12 %x_1_addr" [activation_accelerator.cpp:621]   --->   Operation 133 'load' 'x_1_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 134 'getelementptr' 'x_2_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 135 [2/2] (1.23ns)   --->   "%x_2_load = load i12 %x_2_addr" [activation_accelerator.cpp:621]   --->   Operation 135 'load' 'x_2_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 136 'getelementptr' 'x_3_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (1.23ns)   --->   "%x_3_load = load i12 %x_3_addr" [activation_accelerator.cpp:621]   --->   Operation 137 'load' 'x_3_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 138 'getelementptr' 'x_4_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 139 [2/2] (1.23ns)   --->   "%x_4_load = load i12 %x_4_addr" [activation_accelerator.cpp:621]   --->   Operation 139 'load' 'x_4_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 140 'getelementptr' 'x_5_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 141 [2/2] (1.23ns)   --->   "%x_5_load = load i12 %x_5_addr" [activation_accelerator.cpp:621]   --->   Operation 141 'load' 'x_5_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 142 'getelementptr' 'x_6_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 143 [2/2] (1.23ns)   --->   "%x_6_load = load i12 %x_6_addr" [activation_accelerator.cpp:621]   --->   Operation 143 'load' 'x_6_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 144 'getelementptr' 'x_7_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 145 [2/2] (1.23ns)   --->   "%x_7_load = load i12 %x_7_addr" [activation_accelerator.cpp:621]   --->   Operation 145 'load' 'x_7_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 146 'getelementptr' 'x_8_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 147 [2/2] (1.23ns)   --->   "%x_8_load = load i12 %x_8_addr" [activation_accelerator.cpp:621]   --->   Operation 147 'load' 'x_8_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 148 'getelementptr' 'x_9_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 149 [2/2] (1.23ns)   --->   "%x_9_load = load i12 %x_9_addr" [activation_accelerator.cpp:621]   --->   Operation 149 'load' 'x_9_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 150 'getelementptr' 'x_10_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 151 [2/2] (1.23ns)   --->   "%x_10_load = load i12 %x_10_addr" [activation_accelerator.cpp:621]   --->   Operation 151 'load' 'x_10_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 152 'getelementptr' 'x_11_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 153 [2/2] (1.23ns)   --->   "%x_11_load = load i12 %x_11_addr" [activation_accelerator.cpp:621]   --->   Operation 153 'load' 'x_11_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 154 'getelementptr' 'x_12_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 155 [2/2] (1.23ns)   --->   "%x_12_load = load i12 %x_12_addr" [activation_accelerator.cpp:621]   --->   Operation 155 'load' 'x_12_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 156 'getelementptr' 'x_13_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 157 [2/2] (1.23ns)   --->   "%x_13_load = load i12 %x_13_addr" [activation_accelerator.cpp:621]   --->   Operation 157 'load' 'x_13_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 158 'getelementptr' 'x_14_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 159 [2/2] (1.23ns)   --->   "%x_14_load = load i12 %x_14_addr" [activation_accelerator.cpp:621]   --->   Operation 159 'load' 'x_14_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln621" [activation_accelerator.cpp:621]   --->   Operation 160 'getelementptr' 'x_15_addr' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 161 [2/2] (1.23ns)   --->   "%x_15_load = load i12 %x_15_addr" [activation_accelerator.cpp:621]   --->   Operation 161 'load' 'x_15_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%or_ln621 = or i12 %lshr_ln1, i12 1" [activation_accelerator.cpp:621]   --->   Operation 162 'or' 'or_ln621' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln621_1 = zext i12 %or_ln621" [activation_accelerator.cpp:621]   --->   Operation 163 'zext' 'zext_ln621_1' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%x_0_addr_3 = getelementptr i32 %x_0, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 164 'getelementptr' 'x_0_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 165 [2/2] (1.23ns)   --->   "%x_0_load_3 = load i12 %x_0_addr_3" [activation_accelerator.cpp:621]   --->   Operation 165 'load' 'x_0_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%x_1_addr_3 = getelementptr i32 %x_1, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 166 'getelementptr' 'x_1_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 167 [2/2] (1.23ns)   --->   "%x_1_load_3 = load i12 %x_1_addr_3" [activation_accelerator.cpp:621]   --->   Operation 167 'load' 'x_1_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%x_2_addr_3 = getelementptr i32 %x_2, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 168 'getelementptr' 'x_2_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 169 [2/2] (1.23ns)   --->   "%x_2_load_3 = load i12 %x_2_addr_3" [activation_accelerator.cpp:621]   --->   Operation 169 'load' 'x_2_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%x_3_addr_3 = getelementptr i32 %x_3, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 170 'getelementptr' 'x_3_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 171 [2/2] (1.23ns)   --->   "%x_3_load_3 = load i12 %x_3_addr_3" [activation_accelerator.cpp:621]   --->   Operation 171 'load' 'x_3_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%x_4_addr_3 = getelementptr i32 %x_4, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 172 'getelementptr' 'x_4_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 173 [2/2] (1.23ns)   --->   "%x_4_load_3 = load i12 %x_4_addr_3" [activation_accelerator.cpp:621]   --->   Operation 173 'load' 'x_4_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%x_5_addr_3 = getelementptr i32 %x_5, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 174 'getelementptr' 'x_5_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 175 [2/2] (1.23ns)   --->   "%x_5_load_3 = load i12 %x_5_addr_3" [activation_accelerator.cpp:621]   --->   Operation 175 'load' 'x_5_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%x_6_addr_3 = getelementptr i32 %x_6, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 176 'getelementptr' 'x_6_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 177 [2/2] (1.23ns)   --->   "%x_6_load_3 = load i12 %x_6_addr_3" [activation_accelerator.cpp:621]   --->   Operation 177 'load' 'x_6_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%x_7_addr_3 = getelementptr i32 %x_7, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 178 'getelementptr' 'x_7_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 179 [2/2] (1.23ns)   --->   "%x_7_load_3 = load i12 %x_7_addr_3" [activation_accelerator.cpp:621]   --->   Operation 179 'load' 'x_7_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%x_8_addr_3 = getelementptr i32 %x_8, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 180 'getelementptr' 'x_8_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 181 [2/2] (1.23ns)   --->   "%x_8_load_3 = load i12 %x_8_addr_3" [activation_accelerator.cpp:621]   --->   Operation 181 'load' 'x_8_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%x_9_addr_3 = getelementptr i32 %x_9, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 182 'getelementptr' 'x_9_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 183 [2/2] (1.23ns)   --->   "%x_9_load_3 = load i12 %x_9_addr_3" [activation_accelerator.cpp:621]   --->   Operation 183 'load' 'x_9_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%x_10_addr_3 = getelementptr i32 %x_10, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 184 'getelementptr' 'x_10_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 185 [2/2] (1.23ns)   --->   "%x_10_load_3 = load i12 %x_10_addr_3" [activation_accelerator.cpp:621]   --->   Operation 185 'load' 'x_10_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%x_11_addr_3 = getelementptr i32 %x_11, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 186 'getelementptr' 'x_11_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 187 [2/2] (1.23ns)   --->   "%x_11_load_3 = load i12 %x_11_addr_3" [activation_accelerator.cpp:621]   --->   Operation 187 'load' 'x_11_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%x_12_addr_3 = getelementptr i32 %x_12, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 188 'getelementptr' 'x_12_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 189 [2/2] (1.23ns)   --->   "%x_12_load_3 = load i12 %x_12_addr_3" [activation_accelerator.cpp:621]   --->   Operation 189 'load' 'x_12_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%x_13_addr_3 = getelementptr i32 %x_13, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 190 'getelementptr' 'x_13_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 191 [2/2] (1.23ns)   --->   "%x_13_load_3 = load i12 %x_13_addr_3" [activation_accelerator.cpp:621]   --->   Operation 191 'load' 'x_13_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%x_14_addr_3 = getelementptr i32 %x_14, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 192 'getelementptr' 'x_14_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 193 [2/2] (1.23ns)   --->   "%x_14_load_3 = load i12 %x_14_addr_3" [activation_accelerator.cpp:621]   --->   Operation 193 'load' 'x_14_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%x_15_addr_3 = getelementptr i32 %x_15, i64 0, i64 %zext_ln621_1" [activation_accelerator.cpp:621]   --->   Operation 194 'getelementptr' 'x_15_addr_3' <Predicate = (icmp_ln612)> <Delay = 0.00>
ST_1 : Operation 195 [2/2] (1.23ns)   --->   "%x_15_load_3 = load i12 %x_15_addr_3" [activation_accelerator.cpp:621]   --->   Operation 195 'load' 'x_15_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 196 [1/1] (0.85ns)   --->   "%add_ln612 = add i16 %i, i16 32" [activation_accelerator.cpp:612]   --->   Operation 196 'add' 'add_ln612' <Predicate = (icmp_ln612)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.42ns)   --->   "%store_ln612 = store i16 %add_ln612, i16 %idx" [activation_accelerator.cpp:612]   --->   Operation 197 'store' 'store_ln612' <Predicate = (icmp_ln612)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 198 [1/2] (1.23ns)   --->   "%x_0_load = load i12 %x_0_addr" [activation_accelerator.cpp:621]   --->   Operation 198 'load' 'x_0_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 199 [1/2] (1.23ns)   --->   "%x_1_load = load i12 %x_1_addr" [activation_accelerator.cpp:621]   --->   Operation 199 'load' 'x_1_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 200 [1/2] (1.23ns)   --->   "%x_2_load = load i12 %x_2_addr" [activation_accelerator.cpp:621]   --->   Operation 200 'load' 'x_2_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 201 [1/2] (1.23ns)   --->   "%x_3_load = load i12 %x_3_addr" [activation_accelerator.cpp:621]   --->   Operation 201 'load' 'x_3_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 202 [1/2] (1.23ns)   --->   "%x_4_load = load i12 %x_4_addr" [activation_accelerator.cpp:621]   --->   Operation 202 'load' 'x_4_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 203 [1/2] (1.23ns)   --->   "%x_5_load = load i12 %x_5_addr" [activation_accelerator.cpp:621]   --->   Operation 203 'load' 'x_5_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 204 [1/2] (1.23ns)   --->   "%x_6_load = load i12 %x_6_addr" [activation_accelerator.cpp:621]   --->   Operation 204 'load' 'x_6_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 205 [1/2] (1.23ns)   --->   "%x_7_load = load i12 %x_7_addr" [activation_accelerator.cpp:621]   --->   Operation 205 'load' 'x_7_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 206 [1/2] (1.23ns)   --->   "%x_8_load = load i12 %x_8_addr" [activation_accelerator.cpp:621]   --->   Operation 206 'load' 'x_8_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 207 [1/2] (1.23ns)   --->   "%x_9_load = load i12 %x_9_addr" [activation_accelerator.cpp:621]   --->   Operation 207 'load' 'x_9_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 208 [1/2] (1.23ns)   --->   "%x_10_load = load i12 %x_10_addr" [activation_accelerator.cpp:621]   --->   Operation 208 'load' 'x_10_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 209 [1/2] (1.23ns)   --->   "%x_11_load = load i12 %x_11_addr" [activation_accelerator.cpp:621]   --->   Operation 209 'load' 'x_11_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 210 [1/2] (1.23ns)   --->   "%x_12_load = load i12 %x_12_addr" [activation_accelerator.cpp:621]   --->   Operation 210 'load' 'x_12_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 211 [1/2] (1.23ns)   --->   "%x_13_load = load i12 %x_13_addr" [activation_accelerator.cpp:621]   --->   Operation 211 'load' 'x_13_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 212 [1/2] (1.23ns)   --->   "%x_14_load = load i12 %x_14_addr" [activation_accelerator.cpp:621]   --->   Operation 212 'load' 'x_14_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 213 [1/2] (1.23ns)   --->   "%x_15_load = load i12 %x_15_addr" [activation_accelerator.cpp:621]   --->   Operation 213 'load' 'x_15_load' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 214 [1/2] (1.23ns)   --->   "%x_0_load_3 = load i12 %x_0_addr_3" [activation_accelerator.cpp:621]   --->   Operation 214 'load' 'x_0_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 215 [1/2] (1.23ns)   --->   "%x_1_load_3 = load i12 %x_1_addr_3" [activation_accelerator.cpp:621]   --->   Operation 215 'load' 'x_1_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 216 [1/2] (1.23ns)   --->   "%x_2_load_3 = load i12 %x_2_addr_3" [activation_accelerator.cpp:621]   --->   Operation 216 'load' 'x_2_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 217 [1/2] (1.23ns)   --->   "%x_3_load_3 = load i12 %x_3_addr_3" [activation_accelerator.cpp:621]   --->   Operation 217 'load' 'x_3_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 218 [1/2] (1.23ns)   --->   "%x_4_load_3 = load i12 %x_4_addr_3" [activation_accelerator.cpp:621]   --->   Operation 218 'load' 'x_4_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 219 [1/2] (1.23ns)   --->   "%x_5_load_3 = load i12 %x_5_addr_3" [activation_accelerator.cpp:621]   --->   Operation 219 'load' 'x_5_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 220 [1/2] (1.23ns)   --->   "%x_6_load_3 = load i12 %x_6_addr_3" [activation_accelerator.cpp:621]   --->   Operation 220 'load' 'x_6_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 221 [1/2] (1.23ns)   --->   "%x_7_load_3 = load i12 %x_7_addr_3" [activation_accelerator.cpp:621]   --->   Operation 221 'load' 'x_7_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 222 [1/2] (1.23ns)   --->   "%x_8_load_3 = load i12 %x_8_addr_3" [activation_accelerator.cpp:621]   --->   Operation 222 'load' 'x_8_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 223 [1/2] (1.23ns)   --->   "%x_9_load_3 = load i12 %x_9_addr_3" [activation_accelerator.cpp:621]   --->   Operation 223 'load' 'x_9_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 224 [1/2] (1.23ns)   --->   "%x_10_load_3 = load i12 %x_10_addr_3" [activation_accelerator.cpp:621]   --->   Operation 224 'load' 'x_10_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 225 [1/2] (1.23ns)   --->   "%x_11_load_3 = load i12 %x_11_addr_3" [activation_accelerator.cpp:621]   --->   Operation 225 'load' 'x_11_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 226 [1/2] (1.23ns)   --->   "%x_12_load_3 = load i12 %x_12_addr_3" [activation_accelerator.cpp:621]   --->   Operation 226 'load' 'x_12_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 227 [1/2] (1.23ns)   --->   "%x_13_load_3 = load i12 %x_13_addr_3" [activation_accelerator.cpp:621]   --->   Operation 227 'load' 'x_13_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 228 [1/2] (1.23ns)   --->   "%x_14_load_3 = load i12 %x_14_addr_3" [activation_accelerator.cpp:621]   --->   Operation 228 'load' 'x_14_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 229 [1/2] (1.23ns)   --->   "%x_15_load_3 = load i12 %x_15_addr_3" [activation_accelerator.cpp:621]   --->   Operation 229 'load' 'x_15_load_3' <Predicate = (icmp_ln612)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 230 [4/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 230 'fsub' 'x_assign' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [4/4] (6.43ns)   --->   "%x_assign_s = fsub i32 %x_1_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 231 'fsub' 'x_assign_s' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [4/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_2_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 232 'fsub' 'x_assign_1' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [4/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_3_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 233 'fsub' 'x_assign_2' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [4/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_4_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 234 'fsub' 'x_assign_3' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [4/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_5_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 235 'fsub' 'x_assign_4' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [4/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_6_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 236 'fsub' 'x_assign_5' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [4/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_7_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 237 'fsub' 'x_assign_6' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [4/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_8_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 238 'fsub' 'x_assign_7' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [4/4] (6.43ns)   --->   "%x_assign_8 = fsub i32 %x_9_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 239 'fsub' 'x_assign_8' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [4/4] (6.43ns)   --->   "%x_assign_9 = fsub i32 %x_10_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 240 'fsub' 'x_assign_9' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [4/4] (6.43ns)   --->   "%x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 241 'fsub' 'x_assign_10' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [4/4] (6.43ns)   --->   "%x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 242 'fsub' 'x_assign_11' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [4/4] (6.43ns)   --->   "%x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 243 'fsub' 'x_assign_12' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [4/4] (6.43ns)   --->   "%x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 244 'fsub' 'x_assign_13' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [4/4] (6.43ns)   --->   "%x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 245 'fsub' 'x_assign_14' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [4/4] (6.43ns)   --->   "%x_assign_15 = fsub i32 %x_0_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 246 'fsub' 'x_assign_15' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [4/4] (6.43ns)   --->   "%x_assign_16 = fsub i32 %x_1_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 247 'fsub' 'x_assign_16' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [4/4] (6.43ns)   --->   "%x_assign_17 = fsub i32 %x_2_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 248 'fsub' 'x_assign_17' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [4/4] (6.43ns)   --->   "%x_assign_18 = fsub i32 %x_3_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 249 'fsub' 'x_assign_18' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [4/4] (6.43ns)   --->   "%x_assign_19 = fsub i32 %x_4_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 250 'fsub' 'x_assign_19' <Predicate = (icmp_ln612)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 251 [3/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 251 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [3/4] (6.43ns)   --->   "%x_assign_s = fsub i32 %x_1_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 252 'fsub' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [3/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_2_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 253 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [3/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_3_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 254 'fsub' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [3/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_4_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 255 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [3/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_5_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 256 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [3/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_6_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 257 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [3/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_7_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 258 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [3/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_8_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 259 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [3/4] (6.43ns)   --->   "%x_assign_8 = fsub i32 %x_9_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 260 'fsub' 'x_assign_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [3/4] (6.43ns)   --->   "%x_assign_9 = fsub i32 %x_10_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 261 'fsub' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [3/4] (6.43ns)   --->   "%x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 262 'fsub' 'x_assign_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [3/4] (6.43ns)   --->   "%x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 263 'fsub' 'x_assign_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [3/4] (6.43ns)   --->   "%x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 264 'fsub' 'x_assign_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [3/4] (6.43ns)   --->   "%x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 265 'fsub' 'x_assign_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [3/4] (6.43ns)   --->   "%x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 266 'fsub' 'x_assign_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [3/4] (6.43ns)   --->   "%x_assign_15 = fsub i32 %x_0_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 267 'fsub' 'x_assign_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [3/4] (6.43ns)   --->   "%x_assign_16 = fsub i32 %x_1_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 268 'fsub' 'x_assign_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [3/4] (6.43ns)   --->   "%x_assign_17 = fsub i32 %x_2_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 269 'fsub' 'x_assign_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [3/4] (6.43ns)   --->   "%x_assign_18 = fsub i32 %x_3_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 270 'fsub' 'x_assign_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [3/4] (6.43ns)   --->   "%x_assign_19 = fsub i32 %x_4_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 271 'fsub' 'x_assign_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [4/4] (6.43ns)   --->   "%x_assign_20 = fsub i32 %x_5_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 272 'fsub' 'x_assign_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [4/4] (6.43ns)   --->   "%x_assign_21 = fsub i32 %x_6_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 273 'fsub' 'x_assign_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [4/4] (6.43ns)   --->   "%x_assign_22 = fsub i32 %x_7_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 274 'fsub' 'x_assign_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [4/4] (6.43ns)   --->   "%x_assign_23 = fsub i32 %x_8_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 275 'fsub' 'x_assign_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [4/4] (6.43ns)   --->   "%x_assign_24 = fsub i32 %x_9_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 276 'fsub' 'x_assign_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [4/4] (6.43ns)   --->   "%x_assign_25 = fsub i32 %x_10_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 277 'fsub' 'x_assign_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [4/4] (6.43ns)   --->   "%x_assign_26 = fsub i32 %x_11_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 278 'fsub' 'x_assign_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [4/4] (6.43ns)   --->   "%x_assign_27 = fsub i32 %x_12_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 279 'fsub' 'x_assign_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [4/4] (6.43ns)   --->   "%x_assign_28 = fsub i32 %x_13_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 280 'fsub' 'x_assign_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [4/4] (6.43ns)   --->   "%x_assign_29 = fsub i32 %x_14_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 281 'fsub' 'x_assign_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [4/4] (6.43ns)   --->   "%x_assign_30 = fsub i32 %x_15_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 282 'fsub' 'x_assign_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 283 [2/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 283 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [2/4] (6.43ns)   --->   "%x_assign_s = fsub i32 %x_1_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 284 'fsub' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [2/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_2_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 285 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [2/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_3_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 286 'fsub' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [2/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_4_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 287 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [2/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_5_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 288 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [2/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_6_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 289 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [2/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_7_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 290 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [2/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_8_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 291 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [2/4] (6.43ns)   --->   "%x_assign_8 = fsub i32 %x_9_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 292 'fsub' 'x_assign_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [2/4] (6.43ns)   --->   "%x_assign_9 = fsub i32 %x_10_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 293 'fsub' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [2/4] (6.43ns)   --->   "%x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 294 'fsub' 'x_assign_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [2/4] (6.43ns)   --->   "%x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 295 'fsub' 'x_assign_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [2/4] (6.43ns)   --->   "%x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 296 'fsub' 'x_assign_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [2/4] (6.43ns)   --->   "%x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 297 'fsub' 'x_assign_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [2/4] (6.43ns)   --->   "%x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 298 'fsub' 'x_assign_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [2/4] (6.43ns)   --->   "%x_assign_15 = fsub i32 %x_0_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 299 'fsub' 'x_assign_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [2/4] (6.43ns)   --->   "%x_assign_16 = fsub i32 %x_1_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 300 'fsub' 'x_assign_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [2/4] (6.43ns)   --->   "%x_assign_17 = fsub i32 %x_2_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 301 'fsub' 'x_assign_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [2/4] (6.43ns)   --->   "%x_assign_18 = fsub i32 %x_3_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 302 'fsub' 'x_assign_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [2/4] (6.43ns)   --->   "%x_assign_19 = fsub i32 %x_4_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 303 'fsub' 'x_assign_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [3/4] (6.43ns)   --->   "%x_assign_20 = fsub i32 %x_5_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 304 'fsub' 'x_assign_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [3/4] (6.43ns)   --->   "%x_assign_21 = fsub i32 %x_6_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 305 'fsub' 'x_assign_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [3/4] (6.43ns)   --->   "%x_assign_22 = fsub i32 %x_7_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 306 'fsub' 'x_assign_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [3/4] (6.43ns)   --->   "%x_assign_23 = fsub i32 %x_8_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 307 'fsub' 'x_assign_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [3/4] (6.43ns)   --->   "%x_assign_24 = fsub i32 %x_9_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 308 'fsub' 'x_assign_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [3/4] (6.43ns)   --->   "%x_assign_25 = fsub i32 %x_10_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 309 'fsub' 'x_assign_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [3/4] (6.43ns)   --->   "%x_assign_26 = fsub i32 %x_11_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 310 'fsub' 'x_assign_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [3/4] (6.43ns)   --->   "%x_assign_27 = fsub i32 %x_12_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 311 'fsub' 'x_assign_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 312 [3/4] (6.43ns)   --->   "%x_assign_28 = fsub i32 %x_13_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 312 'fsub' 'x_assign_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [3/4] (6.43ns)   --->   "%x_assign_29 = fsub i32 %x_14_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 313 'fsub' 'x_assign_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [3/4] (6.43ns)   --->   "%x_assign_30 = fsub i32 %x_15_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 314 'fsub' 'x_assign_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 315 [1/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 315 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 316 [1/4] (6.43ns)   --->   "%x_assign_s = fsub i32 %x_1_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 316 'fsub' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 317 [1/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_2_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 317 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 318 [1/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_3_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 318 'fsub' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 319 [1/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_4_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 319 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 320 [1/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_5_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 320 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 321 [1/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_6_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 321 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_7_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 322 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_8_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 323 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/4] (6.43ns)   --->   "%x_assign_8 = fsub i32 %x_9_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 324 'fsub' 'x_assign_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/4] (6.43ns)   --->   "%x_assign_9 = fsub i32 %x_10_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 325 'fsub' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/4] (6.43ns)   --->   "%x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 326 'fsub' 'x_assign_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 327 [1/4] (6.43ns)   --->   "%x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 327 'fsub' 'x_assign_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/4] (6.43ns)   --->   "%x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 328 'fsub' 'x_assign_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 329 [1/4] (6.43ns)   --->   "%x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 329 'fsub' 'x_assign_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/4] (6.43ns)   --->   "%x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 330 'fsub' 'x_assign_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/4] (6.43ns)   --->   "%x_assign_15 = fsub i32 %x_0_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 331 'fsub' 'x_assign_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [1/4] (6.43ns)   --->   "%x_assign_16 = fsub i32 %x_1_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 332 'fsub' 'x_assign_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/4] (6.43ns)   --->   "%x_assign_17 = fsub i32 %x_2_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 333 'fsub' 'x_assign_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/4] (6.43ns)   --->   "%x_assign_18 = fsub i32 %x_3_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 334 'fsub' 'x_assign_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/4] (6.43ns)   --->   "%x_assign_19 = fsub i32 %x_4_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 335 'fsub' 'x_assign_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [2/4] (6.43ns)   --->   "%x_assign_20 = fsub i32 %x_5_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 336 'fsub' 'x_assign_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [2/4] (6.43ns)   --->   "%x_assign_21 = fsub i32 %x_6_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 337 'fsub' 'x_assign_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [2/4] (6.43ns)   --->   "%x_assign_22 = fsub i32 %x_7_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 338 'fsub' 'x_assign_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [2/4] (6.43ns)   --->   "%x_assign_23 = fsub i32 %x_8_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 339 'fsub' 'x_assign_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [2/4] (6.43ns)   --->   "%x_assign_24 = fsub i32 %x_9_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 340 'fsub' 'x_assign_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [2/4] (6.43ns)   --->   "%x_assign_25 = fsub i32 %x_10_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 341 'fsub' 'x_assign_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [2/4] (6.43ns)   --->   "%x_assign_26 = fsub i32 %x_11_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 342 'fsub' 'x_assign_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [2/4] (6.43ns)   --->   "%x_assign_27 = fsub i32 %x_12_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 343 'fsub' 'x_assign_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [2/4] (6.43ns)   --->   "%x_assign_28 = fsub i32 %x_13_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 344 'fsub' 'x_assign_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [2/4] (6.43ns)   --->   "%x_assign_29 = fsub i32 %x_14_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 345 'fsub' 'x_assign_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [2/4] (6.43ns)   --->   "%x_assign_30 = fsub i32 %x_15_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 346 'fsub' 'x_assign_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 347 [8/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 347 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 348 [8/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 348 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 349 [8/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 349 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 350 [8/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 350 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 351 [8/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 351 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 352 [8/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 352 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 353 [8/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 353 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 354 [8/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 354 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 355 [8/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 355 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 356 [8/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 356 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 357 [8/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 357 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 358 [1/4] (6.43ns)   --->   "%x_assign_20 = fsub i32 %x_5_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 358 'fsub' 'x_assign_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 359 [1/4] (6.43ns)   --->   "%x_assign_21 = fsub i32 %x_6_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 359 'fsub' 'x_assign_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 360 [1/4] (6.43ns)   --->   "%x_assign_22 = fsub i32 %x_7_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 360 'fsub' 'x_assign_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 361 [1/4] (6.43ns)   --->   "%x_assign_23 = fsub i32 %x_8_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 361 'fsub' 'x_assign_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 362 [1/4] (6.43ns)   --->   "%x_assign_24 = fsub i32 %x_9_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 362 'fsub' 'x_assign_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 363 [1/4] (6.43ns)   --->   "%x_assign_25 = fsub i32 %x_10_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 363 'fsub' 'x_assign_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 364 [1/4] (6.43ns)   --->   "%x_assign_26 = fsub i32 %x_11_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 364 'fsub' 'x_assign_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 365 [1/4] (6.43ns)   --->   "%x_assign_27 = fsub i32 %x_12_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 365 'fsub' 'x_assign_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 366 [1/4] (6.43ns)   --->   "%x_assign_28 = fsub i32 %x_13_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 366 'fsub' 'x_assign_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 367 [1/4] (6.43ns)   --->   "%x_assign_29 = fsub i32 %x_14_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 367 'fsub' 'x_assign_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/4] (6.43ns)   --->   "%x_assign_30 = fsub i32 %x_15_load_3, i32 %max_val_31_read" [activation_accelerator.cpp:621]   --->   Operation 368 'fsub' 'x_assign_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 369 [7/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 369 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 370 [7/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 370 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 371 [7/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 371 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 372 [7/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 372 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 373 [7/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 373 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 374 [7/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 374 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 375 [7/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 375 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 376 [7/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 376 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 377 [7/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 377 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 378 [7/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 378 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 379 [7/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 379 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 380 [8/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 380 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 381 [8/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 381 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 382 [8/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 382 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 383 [8/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 383 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 384 [8/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 384 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 385 [8/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 385 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 386 [8/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 386 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 387 [8/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 387 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 388 [8/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 388 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 389 [8/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 389 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 390 [8/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 390 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 391 [6/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 391 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 392 [6/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 392 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 393 [6/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 393 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 394 [6/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 394 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 395 [6/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 395 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 396 [6/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 396 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 397 [6/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 397 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 398 [6/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 398 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 399 [6/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 399 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 400 [6/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 400 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 401 [6/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 401 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 402 [7/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 402 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 403 [7/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 403 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 404 [7/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 404 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 405 [7/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 405 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 406 [7/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 406 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 407 [7/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 407 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 408 [7/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 408 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 409 [7/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 409 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 410 [7/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 410 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 411 [7/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 411 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 412 [7/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 412 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 413 [8/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 413 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 414 [8/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 414 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 415 [8/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 415 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 416 [8/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 416 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 417 [8/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 417 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 418 [8/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 418 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 419 [8/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 419 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 420 [8/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 420 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 421 [8/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 421 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 422 [8/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 422 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 423 [5/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 423 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 424 [5/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 424 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 425 [5/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 425 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 426 [5/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 426 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 427 [5/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 427 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 428 [5/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 428 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 429 [5/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 429 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 430 [5/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 430 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 431 [5/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 431 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 432 [5/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 432 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 433 [5/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 433 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 434 [6/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 434 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 435 [6/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 435 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 436 [6/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 436 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 437 [6/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 437 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 438 [6/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 438 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 439 [6/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 439 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 440 [6/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 440 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 441 [6/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 441 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 442 [6/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 442 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 443 [6/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 443 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 444 [6/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 444 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 445 [7/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 445 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 446 [7/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 446 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 447 [7/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 447 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 448 [7/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 448 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 449 [7/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 449 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 450 [7/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 450 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 451 [7/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 451 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 452 [7/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 452 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 453 [7/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 453 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 454 [7/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 454 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.91>
ST_11 : Operation 455 [4/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 455 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 456 [4/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 456 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 457 [4/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 457 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 458 [4/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 458 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 459 [4/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 459 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 460 [4/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 460 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 461 [4/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 461 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 462 [4/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 462 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 463 [4/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 463 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 464 [4/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 464 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 465 [4/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 465 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 466 [5/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 466 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 467 [5/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 467 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 468 [5/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 468 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 469 [5/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 469 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 470 [5/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 470 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 471 [5/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 471 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 472 [5/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 472 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 473 [5/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 473 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 474 [5/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 474 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 475 [5/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 475 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 476 [5/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 476 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 477 [6/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 477 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 478 [6/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 478 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 479 [6/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 479 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 480 [6/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 480 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 481 [6/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 481 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 482 [6/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 482 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 483 [6/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 483 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 484 [6/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 484 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 485 [6/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 485 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 486 [6/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 486 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 487 [3/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 487 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 488 [3/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 488 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 489 [3/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 489 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 490 [3/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 490 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 491 [3/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 491 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 492 [3/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 492 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 493 [3/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 493 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 494 [3/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 494 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 495 [3/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 495 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 496 [3/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 496 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 497 [3/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 497 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 498 [4/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 498 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 499 [4/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 499 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 500 [4/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 500 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 501 [4/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 501 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 502 [4/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 502 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 503 [4/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 503 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 504 [4/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 504 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 505 [4/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 505 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 506 [4/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 506 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 507 [4/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 507 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 508 [4/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 508 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 509 [5/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 509 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 510 [5/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 510 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 511 [5/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 511 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 512 [5/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 512 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 513 [5/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 513 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 514 [5/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 514 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 515 [5/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 515 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 516 [5/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 516 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 517 [5/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 517 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 518 [5/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 518 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.91>
ST_13 : Operation 519 [2/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 519 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 520 [2/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 520 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 521 [2/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 521 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 522 [2/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 522 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 523 [2/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 523 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 524 [2/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 524 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 525 [2/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 525 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 526 [2/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 526 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 527 [2/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 527 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 528 [2/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 528 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 529 [2/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 529 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 530 [3/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 530 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 531 [3/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 531 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 532 [3/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 532 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 533 [3/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 533 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 534 [3/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 534 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 535 [3/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 535 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 536 [3/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 536 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 537 [3/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 537 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 538 [3/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 538 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 539 [3/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 539 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 540 [3/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 540 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 541 [4/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 541 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 542 [4/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 542 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 543 [4/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 543 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 544 [4/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 544 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 545 [4/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 545 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 546 [4/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 546 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 547 [4/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 547 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 548 [4/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 548 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 549 [4/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 549 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 550 [4/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 550 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.15>
ST_14 : Operation 551 [1/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 551 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln623 = zext i11 %lshr_ln2" [activation_accelerator.cpp:623]   --->   Operation 552 'zext' 'zext_ln623' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 553 [1/1] (0.00ns)   --->   "%exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 553 'getelementptr' 'exp_x_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 554 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex, i11 %exp_x_addr" [activation_accelerator.cpp:623]   --->   Operation 554 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_14 : Operation 555 [1/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 555 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 556 [1/1] (0.00ns)   --->   "%exp_x_1_addr = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 556 'getelementptr' 'exp_x_1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 557 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_1, i11 %exp_x_1_addr" [activation_accelerator.cpp:623]   --->   Operation 557 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_14 : Operation 558 [1/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 558 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 559 [1/1] (0.00ns)   --->   "%exp_x_2_addr = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 559 'getelementptr' 'exp_x_2_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 560 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_2, i11 %exp_x_2_addr" [activation_accelerator.cpp:623]   --->   Operation 560 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_14 : Operation 561 [1/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 561 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 562 [1/1] (0.00ns)   --->   "%exp_x_3_addr = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 562 'getelementptr' 'exp_x_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 563 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_3, i11 %exp_x_3_addr" [activation_accelerator.cpp:623]   --->   Operation 563 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_14 : Operation 564 [1/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 564 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 565 [1/1] (0.00ns)   --->   "%exp_x_4_addr = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 565 'getelementptr' 'exp_x_4_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 566 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_4, i11 %exp_x_4_addr" [activation_accelerator.cpp:623]   --->   Operation 566 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_14 : Operation 567 [1/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 567 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 568 [1/1] (0.00ns)   --->   "%exp_x_5_addr = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 568 'getelementptr' 'exp_x_5_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 569 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_5, i11 %exp_x_5_addr" [activation_accelerator.cpp:623]   --->   Operation 569 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_14 : Operation 570 [1/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 570 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 571 [1/1] (0.00ns)   --->   "%exp_x_6_addr = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 571 'getelementptr' 'exp_x_6_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 572 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_6, i11 %exp_x_6_addr" [activation_accelerator.cpp:623]   --->   Operation 572 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_14 : Operation 573 [1/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 573 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 574 [1/1] (0.00ns)   --->   "%exp_x_7_addr = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 574 'getelementptr' 'exp_x_7_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 575 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_7, i11 %exp_x_7_addr" [activation_accelerator.cpp:623]   --->   Operation 575 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_14 : Operation 576 [1/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 576 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 577 [1/1] (0.00ns)   --->   "%exp_x_8_addr = getelementptr i32 %exp_x_8, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 577 'getelementptr' 'exp_x_8_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 578 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_8, i11 %exp_x_8_addr" [activation_accelerator.cpp:623]   --->   Operation 578 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_14 : Operation 579 [1/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 579 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 580 [1/1] (0.00ns)   --->   "%exp_x_9_addr = getelementptr i32 %exp_x_9, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 580 'getelementptr' 'exp_x_9_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 581 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_9, i11 %exp_x_9_addr" [activation_accelerator.cpp:623]   --->   Operation 581 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_14 : Operation 582 [1/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 582 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 583 [1/1] (0.00ns)   --->   "%exp_x_10_addr = getelementptr i32 %exp_x_10, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 583 'getelementptr' 'exp_x_10_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 584 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_10, i11 %exp_x_10_addr" [activation_accelerator.cpp:623]   --->   Operation 584 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_14 : Operation 585 [2/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 585 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 586 [2/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 586 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 587 [2/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 587 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 588 [2/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 588 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 589 [2/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 589 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 590 [2/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 590 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 591 [2/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 591 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 592 [2/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 592 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 593 [2/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 593 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 594 [2/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 594 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 595 [2/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 595 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 596 [3/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 596 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 597 [3/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 597 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 598 [3/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 598 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 599 [3/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 599 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 600 [3/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 600 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 601 [3/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 601 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 602 [3/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 602 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 603 [3/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 603 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 604 [3/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 604 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 605 [3/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 605 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.15>
ST_15 : Operation 606 [1/1] (0.00ns)   --->   "%add10418_load = load i32 %add10418" [activation_accelerator.cpp:629]   --->   Operation 606 'load' 'add10418_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 607 [1/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 607 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 608 [1/1] (0.00ns)   --->   "%exp_x_11_addr = getelementptr i32 %exp_x_11, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 608 'getelementptr' 'exp_x_11_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 609 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_11, i11 %exp_x_11_addr" [activation_accelerator.cpp:623]   --->   Operation 609 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_15 : Operation 610 [1/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 610 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 611 [1/1] (0.00ns)   --->   "%exp_x_12_addr = getelementptr i32 %exp_x_12, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 611 'getelementptr' 'exp_x_12_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 612 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_12, i11 %exp_x_12_addr" [activation_accelerator.cpp:623]   --->   Operation 612 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_15 : Operation 613 [1/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 613 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 614 [1/1] (0.00ns)   --->   "%exp_x_13_addr = getelementptr i32 %exp_x_13, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 614 'getelementptr' 'exp_x_13_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 615 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_13, i11 %exp_x_13_addr" [activation_accelerator.cpp:623]   --->   Operation 615 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_15 : Operation 616 [1/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 616 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 617 [1/1] (0.00ns)   --->   "%exp_x_14_addr = getelementptr i32 %exp_x_14, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 617 'getelementptr' 'exp_x_14_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 618 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_14, i11 %exp_x_14_addr" [activation_accelerator.cpp:623]   --->   Operation 618 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_15 : Operation 619 [1/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 619 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 620 [1/1] (0.00ns)   --->   "%exp_x_15_addr = getelementptr i32 %exp_x_15, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 620 'getelementptr' 'exp_x_15_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 621 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_15, i11 %exp_x_15_addr" [activation_accelerator.cpp:623]   --->   Operation 621 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_15 : Operation 622 [1/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 622 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 623 [1/1] (0.00ns)   --->   "%exp_x_16_addr = getelementptr i32 %exp_x_16, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 623 'getelementptr' 'exp_x_16_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 624 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_16, i11 %exp_x_16_addr" [activation_accelerator.cpp:623]   --->   Operation 624 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_15 : Operation 625 [1/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 625 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 626 [1/1] (0.00ns)   --->   "%exp_x_17_addr = getelementptr i32 %exp_x_17, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 626 'getelementptr' 'exp_x_17_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 627 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_17, i11 %exp_x_17_addr" [activation_accelerator.cpp:623]   --->   Operation 627 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_15 : Operation 628 [1/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 628 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 629 [1/1] (0.00ns)   --->   "%exp_x_18_addr = getelementptr i32 %exp_x_18, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 629 'getelementptr' 'exp_x_18_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 630 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_18, i11 %exp_x_18_addr" [activation_accelerator.cpp:623]   --->   Operation 630 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_15 : Operation 631 [1/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 631 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 632 [1/1] (0.00ns)   --->   "%exp_x_19_addr = getelementptr i32 %exp_x_19, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 632 'getelementptr' 'exp_x_19_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 633 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_19, i11 %exp_x_19_addr" [activation_accelerator.cpp:623]   --->   Operation 633 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_15 : Operation 634 [1/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 634 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 635 [1/1] (0.00ns)   --->   "%exp_x_20_addr = getelementptr i32 %exp_x_20, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 635 'getelementptr' 'exp_x_20_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 636 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_20, i11 %exp_x_20_addr" [activation_accelerator.cpp:623]   --->   Operation 636 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_15 : Operation 637 [1/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 637 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 638 [1/1] (0.00ns)   --->   "%exp_x_21_addr = getelementptr i32 %exp_x_21, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 638 'getelementptr' 'exp_x_21_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 639 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_21, i11 %exp_x_21_addr" [activation_accelerator.cpp:623]   --->   Operation 639 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_15 : Operation 640 [2/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 640 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 641 [2/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 641 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 642 [2/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 642 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 643 [2/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 643 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 644 [2/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 644 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 645 [2/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 645 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 646 [2/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 646 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 647 [2/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 647 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 648 [2/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 648 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 649 [2/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 649 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 650 [4/4] (4.89ns)   --->   "%add = fadd i32 %add10418_load, i32 %ex" [activation_accelerator.cpp:629]   --->   Operation 650 'fadd' 'add' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 651 [1/1] (0.00ns)   --->   "%add104_120_load = load i32 %add104_120" [activation_accelerator.cpp:629]   --->   Operation 651 'load' 'add104_120_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 652 [1/1] (0.00ns)   --->   "%add104_222_load = load i32 %add104_222" [activation_accelerator.cpp:629]   --->   Operation 652 'load' 'add104_222_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 653 [1/1] (0.00ns)   --->   "%add104_324_load = load i32 %add104_324" [activation_accelerator.cpp:629]   --->   Operation 653 'load' 'add104_324_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 654 [1/1] (0.00ns)   --->   "%add104_426_load = load i32 %add104_426" [activation_accelerator.cpp:629]   --->   Operation 654 'load' 'add104_426_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 655 [1/1] (0.00ns)   --->   "%add104_528_load = load i32 %add104_528" [activation_accelerator.cpp:629]   --->   Operation 655 'load' 'add104_528_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 656 [1/1] (0.00ns)   --->   "%add104_630_load = load i32 %add104_630" [activation_accelerator.cpp:629]   --->   Operation 656 'load' 'add104_630_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 657 [1/1] (0.00ns)   --->   "%add104_732_load = load i32 %add104_732" [activation_accelerator.cpp:629]   --->   Operation 657 'load' 'add104_732_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 658 [1/1] (0.00ns)   --->   "%add104_834_load = load i32 %add104_834" [activation_accelerator.cpp:629]   --->   Operation 658 'load' 'add104_834_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 659 [1/1] (0.00ns)   --->   "%add104_936_load = load i32 %add104_936" [activation_accelerator.cpp:629]   --->   Operation 659 'load' 'add104_936_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 660 [1/1] (0.00ns)   --->   "%add104_1038_load = load i32 %add104_1038" [activation_accelerator.cpp:629]   --->   Operation 660 'load' 'add104_1038_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 661 [1/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 661 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 662 [1/1] (0.00ns)   --->   "%exp_x_22_addr = getelementptr i32 %exp_x_22, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 662 'getelementptr' 'exp_x_22_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 663 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_22, i11 %exp_x_22_addr" [activation_accelerator.cpp:623]   --->   Operation 663 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_16 : Operation 664 [1/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 664 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 665 [1/1] (0.00ns)   --->   "%exp_x_23_addr = getelementptr i32 %exp_x_23, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 665 'getelementptr' 'exp_x_23_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 666 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_23, i11 %exp_x_23_addr" [activation_accelerator.cpp:623]   --->   Operation 666 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_16 : Operation 667 [1/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 667 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 668 [1/1] (0.00ns)   --->   "%exp_x_24_addr = getelementptr i32 %exp_x_24, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 668 'getelementptr' 'exp_x_24_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 669 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_24, i11 %exp_x_24_addr" [activation_accelerator.cpp:623]   --->   Operation 669 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_16 : Operation 670 [1/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 670 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 671 [1/1] (0.00ns)   --->   "%exp_x_25_addr = getelementptr i32 %exp_x_25, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 671 'getelementptr' 'exp_x_25_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 672 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_25, i11 %exp_x_25_addr" [activation_accelerator.cpp:623]   --->   Operation 672 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_16 : Operation 673 [1/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 673 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 674 [1/1] (0.00ns)   --->   "%exp_x_26_addr = getelementptr i32 %exp_x_26, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 674 'getelementptr' 'exp_x_26_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 675 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_26, i11 %exp_x_26_addr" [activation_accelerator.cpp:623]   --->   Operation 675 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_16 : Operation 676 [1/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 676 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 677 [1/1] (0.00ns)   --->   "%exp_x_27_addr = getelementptr i32 %exp_x_27, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 677 'getelementptr' 'exp_x_27_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 678 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_27, i11 %exp_x_27_addr" [activation_accelerator.cpp:623]   --->   Operation 678 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_16 : Operation 679 [1/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 679 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 680 [1/1] (0.00ns)   --->   "%exp_x_28_addr = getelementptr i32 %exp_x_28, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 680 'getelementptr' 'exp_x_28_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 681 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_28, i11 %exp_x_28_addr" [activation_accelerator.cpp:623]   --->   Operation 681 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_16 : Operation 682 [1/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 682 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 683 [1/1] (0.00ns)   --->   "%exp_x_29_addr = getelementptr i32 %exp_x_29, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 683 'getelementptr' 'exp_x_29_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 684 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_29, i11 %exp_x_29_addr" [activation_accelerator.cpp:623]   --->   Operation 684 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_16 : Operation 685 [1/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 685 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 686 [1/1] (0.00ns)   --->   "%exp_x_30_addr = getelementptr i32 %exp_x_30, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 686 'getelementptr' 'exp_x_30_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 687 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_30, i11 %exp_x_30_addr" [activation_accelerator.cpp:623]   --->   Operation 687 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_16 : Operation 688 [1/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 688 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 689 [1/1] (0.00ns)   --->   "%exp_x_31_addr = getelementptr i32 %exp_x_31, i64 0, i64 %zext_ln623" [activation_accelerator.cpp:623]   --->   Operation 689 'getelementptr' 'exp_x_31_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 690 [1/1] (1.23ns)   --->   "%store_ln623 = store i32 %ex_31, i11 %exp_x_31_addr" [activation_accelerator.cpp:623]   --->   Operation 690 'store' 'store_ln623' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_16 : Operation 691 [3/4] (4.89ns)   --->   "%add = fadd i32 %add10418_load, i32 %ex" [activation_accelerator.cpp:629]   --->   Operation 691 'fadd' 'add' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 692 [4/4] (6.43ns)   --->   "%add104_1 = fadd i32 %add104_120_load, i32 %ex_1" [activation_accelerator.cpp:629]   --->   Operation 692 'fadd' 'add104_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 693 [4/4] (6.43ns)   --->   "%add104_2 = fadd i32 %add104_222_load, i32 %ex_2" [activation_accelerator.cpp:629]   --->   Operation 693 'fadd' 'add104_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 694 [4/4] (6.43ns)   --->   "%add104_3 = fadd i32 %add104_324_load, i32 %ex_3" [activation_accelerator.cpp:629]   --->   Operation 694 'fadd' 'add104_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 695 [4/4] (6.43ns)   --->   "%add104_4 = fadd i32 %add104_426_load, i32 %ex_4" [activation_accelerator.cpp:629]   --->   Operation 695 'fadd' 'add104_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 696 [4/4] (6.43ns)   --->   "%add104_5 = fadd i32 %add104_528_load, i32 %ex_5" [activation_accelerator.cpp:629]   --->   Operation 696 'fadd' 'add104_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 697 [4/4] (6.43ns)   --->   "%add104_6 = fadd i32 %add104_630_load, i32 %ex_6" [activation_accelerator.cpp:629]   --->   Operation 697 'fadd' 'add104_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 698 [4/4] (6.43ns)   --->   "%add104_7 = fadd i32 %add104_732_load, i32 %ex_7" [activation_accelerator.cpp:629]   --->   Operation 698 'fadd' 'add104_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 699 [4/4] (6.43ns)   --->   "%add104_8 = fadd i32 %add104_834_load, i32 %ex_8" [activation_accelerator.cpp:629]   --->   Operation 699 'fadd' 'add104_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 700 [4/4] (6.43ns)   --->   "%add104_9 = fadd i32 %add104_936_load, i32 %ex_9" [activation_accelerator.cpp:629]   --->   Operation 700 'fadd' 'add104_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 701 [4/4] (6.43ns)   --->   "%add104_s = fadd i32 %add104_1038_load, i32 %ex_10" [activation_accelerator.cpp:629]   --->   Operation 701 'fadd' 'add104_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 702 [1/1] (0.00ns)   --->   "%add104_1140_load = load i32 %add104_1140" [activation_accelerator.cpp:629]   --->   Operation 702 'load' 'add104_1140_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 703 [1/1] (0.00ns)   --->   "%add104_1242_load = load i32 %add104_1242" [activation_accelerator.cpp:629]   --->   Operation 703 'load' 'add104_1242_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 704 [1/1] (0.00ns)   --->   "%add104_1344_load = load i32 %add104_1344" [activation_accelerator.cpp:629]   --->   Operation 704 'load' 'add104_1344_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 705 [1/1] (0.00ns)   --->   "%add104_1446_load = load i32 %add104_1446" [activation_accelerator.cpp:629]   --->   Operation 705 'load' 'add104_1446_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 706 [1/1] (0.00ns)   --->   "%add104_1548_load = load i32 %add104_1548" [activation_accelerator.cpp:629]   --->   Operation 706 'load' 'add104_1548_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 707 [1/1] (0.00ns)   --->   "%add104_1650_load = load i32 %add104_1650" [activation_accelerator.cpp:629]   --->   Operation 707 'load' 'add104_1650_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 708 [1/1] (0.00ns)   --->   "%add104_1752_load = load i32 %add104_1752" [activation_accelerator.cpp:629]   --->   Operation 708 'load' 'add104_1752_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 709 [1/1] (0.00ns)   --->   "%add104_1854_load = load i32 %add104_1854" [activation_accelerator.cpp:629]   --->   Operation 709 'load' 'add104_1854_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 710 [1/1] (0.00ns)   --->   "%add104_1956_load = load i32 %add104_1956" [activation_accelerator.cpp:629]   --->   Operation 710 'load' 'add104_1956_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 711 [1/1] (0.00ns)   --->   "%add104_2058_load = load i32 %add104_2058" [activation_accelerator.cpp:629]   --->   Operation 711 'load' 'add104_2058_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 712 [1/1] (0.00ns)   --->   "%add104_2160_load = load i32 %add104_2160" [activation_accelerator.cpp:629]   --->   Operation 712 'load' 'add104_2160_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 713 [1/1] (0.00ns)   --->   "%add104_2262_load = load i32 %add104_2262" [activation_accelerator.cpp:629]   --->   Operation 713 'load' 'add104_2262_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 714 [1/1] (0.00ns)   --->   "%add104_2364_load = load i32 %add104_2364" [activation_accelerator.cpp:629]   --->   Operation 714 'load' 'add104_2364_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 715 [1/1] (0.00ns)   --->   "%add104_2466_load = load i32 %add104_2466" [activation_accelerator.cpp:629]   --->   Operation 715 'load' 'add104_2466_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 716 [1/1] (0.00ns)   --->   "%add104_2568_load = load i32 %add104_2568" [activation_accelerator.cpp:629]   --->   Operation 716 'load' 'add104_2568_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 717 [1/1] (0.00ns)   --->   "%add104_2670_load = load i32 %add104_2670" [activation_accelerator.cpp:629]   --->   Operation 717 'load' 'add104_2670_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 718 [1/1] (0.00ns)   --->   "%add104_2772_load = load i32 %add104_2772" [activation_accelerator.cpp:629]   --->   Operation 718 'load' 'add104_2772_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 719 [1/1] (0.00ns)   --->   "%add104_2874_load = load i32 %add104_2874" [activation_accelerator.cpp:629]   --->   Operation 719 'load' 'add104_2874_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 720 [1/1] (0.00ns)   --->   "%add104_2976_load = load i32 %add104_2976" [activation_accelerator.cpp:629]   --->   Operation 720 'load' 'add104_2976_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 721 [1/1] (0.00ns)   --->   "%add104_3078_load = load i32 %add104_3078" [activation_accelerator.cpp:629]   --->   Operation 721 'load' 'add104_3078_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 722 [1/1] (0.00ns)   --->   "%add104_3180_load = load i32 %add104_3180" [activation_accelerator.cpp:629]   --->   Operation 722 'load' 'add104_3180_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 723 [2/4] (4.89ns)   --->   "%add = fadd i32 %add10418_load, i32 %ex" [activation_accelerator.cpp:629]   --->   Operation 723 'fadd' 'add' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 724 [3/4] (6.43ns)   --->   "%add104_1 = fadd i32 %add104_120_load, i32 %ex_1" [activation_accelerator.cpp:629]   --->   Operation 724 'fadd' 'add104_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 725 [3/4] (6.43ns)   --->   "%add104_2 = fadd i32 %add104_222_load, i32 %ex_2" [activation_accelerator.cpp:629]   --->   Operation 725 'fadd' 'add104_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 726 [3/4] (6.43ns)   --->   "%add104_3 = fadd i32 %add104_324_load, i32 %ex_3" [activation_accelerator.cpp:629]   --->   Operation 726 'fadd' 'add104_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 727 [3/4] (6.43ns)   --->   "%add104_4 = fadd i32 %add104_426_load, i32 %ex_4" [activation_accelerator.cpp:629]   --->   Operation 727 'fadd' 'add104_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 728 [3/4] (6.43ns)   --->   "%add104_5 = fadd i32 %add104_528_load, i32 %ex_5" [activation_accelerator.cpp:629]   --->   Operation 728 'fadd' 'add104_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 729 [3/4] (6.43ns)   --->   "%add104_6 = fadd i32 %add104_630_load, i32 %ex_6" [activation_accelerator.cpp:629]   --->   Operation 729 'fadd' 'add104_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 730 [3/4] (6.43ns)   --->   "%add104_7 = fadd i32 %add104_732_load, i32 %ex_7" [activation_accelerator.cpp:629]   --->   Operation 730 'fadd' 'add104_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 731 [3/4] (6.43ns)   --->   "%add104_8 = fadd i32 %add104_834_load, i32 %ex_8" [activation_accelerator.cpp:629]   --->   Operation 731 'fadd' 'add104_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 732 [3/4] (6.43ns)   --->   "%add104_9 = fadd i32 %add104_936_load, i32 %ex_9" [activation_accelerator.cpp:629]   --->   Operation 732 'fadd' 'add104_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 733 [3/4] (6.43ns)   --->   "%add104_s = fadd i32 %add104_1038_load, i32 %ex_10" [activation_accelerator.cpp:629]   --->   Operation 733 'fadd' 'add104_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 734 [4/4] (6.43ns)   --->   "%add104_10 = fadd i32 %add104_1140_load, i32 %ex_11" [activation_accelerator.cpp:629]   --->   Operation 734 'fadd' 'add104_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 735 [4/4] (6.43ns)   --->   "%add104_11 = fadd i32 %add104_1242_load, i32 %ex_12" [activation_accelerator.cpp:629]   --->   Operation 735 'fadd' 'add104_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 736 [4/4] (6.43ns)   --->   "%add104_12 = fadd i32 %add104_1344_load, i32 %ex_13" [activation_accelerator.cpp:629]   --->   Operation 736 'fadd' 'add104_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 737 [4/4] (6.43ns)   --->   "%add104_13 = fadd i32 %add104_1446_load, i32 %ex_14" [activation_accelerator.cpp:629]   --->   Operation 737 'fadd' 'add104_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 738 [4/4] (6.43ns)   --->   "%add104_14 = fadd i32 %add104_1548_load, i32 %ex_15" [activation_accelerator.cpp:629]   --->   Operation 738 'fadd' 'add104_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 739 [4/4] (6.43ns)   --->   "%add104_15 = fadd i32 %add104_1650_load, i32 %ex_16" [activation_accelerator.cpp:629]   --->   Operation 739 'fadd' 'add104_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 740 [4/4] (6.43ns)   --->   "%add104_16 = fadd i32 %add104_1752_load, i32 %ex_17" [activation_accelerator.cpp:629]   --->   Operation 740 'fadd' 'add104_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 741 [4/4] (6.43ns)   --->   "%add104_17 = fadd i32 %add104_1854_load, i32 %ex_18" [activation_accelerator.cpp:629]   --->   Operation 741 'fadd' 'add104_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 742 [4/4] (6.43ns)   --->   "%add104_18 = fadd i32 %add104_1956_load, i32 %ex_19" [activation_accelerator.cpp:629]   --->   Operation 742 'fadd' 'add104_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 743 [4/4] (6.43ns)   --->   "%add104_19 = fadd i32 %add104_2058_load, i32 %ex_20" [activation_accelerator.cpp:629]   --->   Operation 743 'fadd' 'add104_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 744 [4/4] (6.43ns)   --->   "%add104_20 = fadd i32 %add104_2160_load, i32 %ex_21" [activation_accelerator.cpp:629]   --->   Operation 744 'fadd' 'add104_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 745 [4/4] (6.43ns)   --->   "%add104_21 = fadd i32 %add104_2262_load, i32 %ex_22" [activation_accelerator.cpp:629]   --->   Operation 745 'fadd' 'add104_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 746 [4/4] (6.43ns)   --->   "%add104_22 = fadd i32 %add104_2364_load, i32 %ex_23" [activation_accelerator.cpp:629]   --->   Operation 746 'fadd' 'add104_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 747 [4/4] (6.43ns)   --->   "%add104_23 = fadd i32 %add104_2466_load, i32 %ex_24" [activation_accelerator.cpp:629]   --->   Operation 747 'fadd' 'add104_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 748 [4/4] (6.43ns)   --->   "%add104_24 = fadd i32 %add104_2568_load, i32 %ex_25" [activation_accelerator.cpp:629]   --->   Operation 748 'fadd' 'add104_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 749 [4/4] (6.43ns)   --->   "%add104_25 = fadd i32 %add104_2670_load, i32 %ex_26" [activation_accelerator.cpp:629]   --->   Operation 749 'fadd' 'add104_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 750 [4/4] (6.43ns)   --->   "%add104_26 = fadd i32 %add104_2772_load, i32 %ex_27" [activation_accelerator.cpp:629]   --->   Operation 750 'fadd' 'add104_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 751 [4/4] (6.43ns)   --->   "%add104_27 = fadd i32 %add104_2874_load, i32 %ex_28" [activation_accelerator.cpp:629]   --->   Operation 751 'fadd' 'add104_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 752 [4/4] (6.43ns)   --->   "%add104_28 = fadd i32 %add104_2976_load, i32 %ex_29" [activation_accelerator.cpp:629]   --->   Operation 752 'fadd' 'add104_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 753 [4/4] (6.43ns)   --->   "%add104_29 = fadd i32 %add104_3078_load, i32 %ex_30" [activation_accelerator.cpp:629]   --->   Operation 753 'fadd' 'add104_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 754 [4/4] (6.43ns)   --->   "%add104_30 = fadd i32 %add104_3180_load, i32 %ex_31" [activation_accelerator.cpp:629]   --->   Operation 754 'fadd' 'add104_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 874 [1/1] (0.00ns)   --->   "%add10418_load_1 = load i32 %add10418"   --->   Operation 874 'load' 'add10418_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 875 [1/1] (0.00ns)   --->   "%add104_120_load_1 = load i32 %add104_120"   --->   Operation 875 'load' 'add104_120_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 876 [1/1] (0.00ns)   --->   "%add104_222_load_1 = load i32 %add104_222"   --->   Operation 876 'load' 'add104_222_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 877 [1/1] (0.00ns)   --->   "%add104_324_load_1 = load i32 %add104_324"   --->   Operation 877 'load' 'add104_324_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 878 [1/1] (0.00ns)   --->   "%add104_426_load_1 = load i32 %add104_426"   --->   Operation 878 'load' 'add104_426_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 879 [1/1] (0.00ns)   --->   "%add104_528_load_1 = load i32 %add104_528"   --->   Operation 879 'load' 'add104_528_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 880 [1/1] (0.00ns)   --->   "%add104_630_load_1 = load i32 %add104_630"   --->   Operation 880 'load' 'add104_630_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 881 [1/1] (0.00ns)   --->   "%add104_732_load_1 = load i32 %add104_732"   --->   Operation 881 'load' 'add104_732_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 882 [1/1] (0.00ns)   --->   "%add104_834_load_1 = load i32 %add104_834"   --->   Operation 882 'load' 'add104_834_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 883 [1/1] (0.00ns)   --->   "%add104_936_load_1 = load i32 %add104_936"   --->   Operation 883 'load' 'add104_936_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 884 [1/1] (0.00ns)   --->   "%add104_1038_load_1 = load i32 %add104_1038"   --->   Operation 884 'load' 'add104_1038_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 885 [1/1] (0.00ns)   --->   "%add104_1140_load_1 = load i32 %add104_1140"   --->   Operation 885 'load' 'add104_1140_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 886 [1/1] (0.00ns)   --->   "%add104_1242_load_1 = load i32 %add104_1242"   --->   Operation 886 'load' 'add104_1242_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 887 [1/1] (0.00ns)   --->   "%add104_1344_load_1 = load i32 %add104_1344"   --->   Operation 887 'load' 'add104_1344_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 888 [1/1] (0.00ns)   --->   "%add104_1446_load_1 = load i32 %add104_1446"   --->   Operation 888 'load' 'add104_1446_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 889 [1/1] (0.00ns)   --->   "%add104_1548_load_1 = load i32 %add104_1548"   --->   Operation 889 'load' 'add104_1548_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 890 [1/1] (0.00ns)   --->   "%add104_1650_load_1 = load i32 %add104_1650"   --->   Operation 890 'load' 'add104_1650_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 891 [1/1] (0.00ns)   --->   "%add104_1752_load_1 = load i32 %add104_1752"   --->   Operation 891 'load' 'add104_1752_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 892 [1/1] (0.00ns)   --->   "%add104_1854_load_1 = load i32 %add104_1854"   --->   Operation 892 'load' 'add104_1854_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 893 [1/1] (0.00ns)   --->   "%add104_1956_load_1 = load i32 %add104_1956"   --->   Operation 893 'load' 'add104_1956_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 894 [1/1] (0.00ns)   --->   "%add104_2058_load_1 = load i32 %add104_2058"   --->   Operation 894 'load' 'add104_2058_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 895 [1/1] (0.00ns)   --->   "%add104_2160_load_1 = load i32 %add104_2160"   --->   Operation 895 'load' 'add104_2160_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 896 [1/1] (0.00ns)   --->   "%add104_2262_load_1 = load i32 %add104_2262"   --->   Operation 896 'load' 'add104_2262_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 897 [1/1] (0.00ns)   --->   "%add104_2364_load_1 = load i32 %add104_2364"   --->   Operation 897 'load' 'add104_2364_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 898 [1/1] (0.00ns)   --->   "%add104_2466_load_1 = load i32 %add104_2466"   --->   Operation 898 'load' 'add104_2466_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 899 [1/1] (0.00ns)   --->   "%add104_2568_load_1 = load i32 %add104_2568"   --->   Operation 899 'load' 'add104_2568_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 900 [1/1] (0.00ns)   --->   "%add104_2670_load_1 = load i32 %add104_2670"   --->   Operation 900 'load' 'add104_2670_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 901 [1/1] (0.00ns)   --->   "%add104_2772_load_1 = load i32 %add104_2772"   --->   Operation 901 'load' 'add104_2772_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 902 [1/1] (0.00ns)   --->   "%add104_2874_load_1 = load i32 %add104_2874"   --->   Operation 902 'load' 'add104_2874_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 903 [1/1] (0.00ns)   --->   "%add104_2976_load_1 = load i32 %add104_2976"   --->   Operation 903 'load' 'add104_2976_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 904 [1/1] (0.00ns)   --->   "%add104_3078_load_1 = load i32 %add104_3078"   --->   Operation 904 'load' 'add104_3078_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 905 [1/1] (0.00ns)   --->   "%add104_3180_load_1 = load i32 %add104_3180"   --->   Operation 905 'load' 'add104_3180_load_1' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 906 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_3180_out, i32 %add104_3180_load_1"   --->   Operation 906 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 907 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_3078_out, i32 %add104_3078_load_1"   --->   Operation 907 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 908 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_2976_out, i32 %add104_2976_load_1"   --->   Operation 908 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 909 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_2874_out, i32 %add104_2874_load_1"   --->   Operation 909 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 910 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_2772_out, i32 %add104_2772_load_1"   --->   Operation 910 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 911 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_2670_out, i32 %add104_2670_load_1"   --->   Operation 911 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 912 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_2568_out, i32 %add104_2568_load_1"   --->   Operation 912 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 913 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_2466_out, i32 %add104_2466_load_1"   --->   Operation 913 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 914 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_2364_out, i32 %add104_2364_load_1"   --->   Operation 914 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 915 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_2262_out, i32 %add104_2262_load_1"   --->   Operation 915 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 916 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_2160_out, i32 %add104_2160_load_1"   --->   Operation 916 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 917 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_2058_out, i32 %add104_2058_load_1"   --->   Operation 917 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 918 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_1956_out, i32 %add104_1956_load_1"   --->   Operation 918 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 919 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_1854_out, i32 %add104_1854_load_1"   --->   Operation 919 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 920 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_1752_out, i32 %add104_1752_load_1"   --->   Operation 920 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 921 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_1650_out, i32 %add104_1650_load_1"   --->   Operation 921 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 922 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_1548_out, i32 %add104_1548_load_1"   --->   Operation 922 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 923 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_1446_out, i32 %add104_1446_load_1"   --->   Operation 923 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 924 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_1344_out, i32 %add104_1344_load_1"   --->   Operation 924 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 925 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_1242_out, i32 %add104_1242_load_1"   --->   Operation 925 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 926 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_1140_out, i32 %add104_1140_load_1"   --->   Operation 926 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 927 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_1038_out, i32 %add104_1038_load_1"   --->   Operation 927 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 928 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_936_out, i32 %add104_936_load_1"   --->   Operation 928 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 929 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_834_out, i32 %add104_834_load_1"   --->   Operation 929 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 930 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_732_out, i32 %add104_732_load_1"   --->   Operation 930 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 931 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_630_out, i32 %add104_630_load_1"   --->   Operation 931 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 932 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_528_out, i32 %add104_528_load_1"   --->   Operation 932 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 933 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_426_out, i32 %add104_426_load_1"   --->   Operation 933 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 934 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_324_out, i32 %add104_324_load_1"   --->   Operation 934 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 935 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_222_out, i32 %add104_222_load_1"   --->   Operation 935 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 936 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add104_120_out, i32 %add104_120_load_1"   --->   Operation 936 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 937 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add10418_out, i32 %add10418_load_1"   --->   Operation 937 'write' 'write_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>
ST_17 : Operation 938 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 938 'ret' 'ret_ln0' <Predicate = (!icmp_ln612)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 755 [1/4] (4.89ns)   --->   "%add = fadd i32 %add10418_load, i32 %ex" [activation_accelerator.cpp:629]   --->   Operation 755 'fadd' 'add' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 756 [2/4] (6.43ns)   --->   "%add104_1 = fadd i32 %add104_120_load, i32 %ex_1" [activation_accelerator.cpp:629]   --->   Operation 756 'fadd' 'add104_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 757 [2/4] (6.43ns)   --->   "%add104_2 = fadd i32 %add104_222_load, i32 %ex_2" [activation_accelerator.cpp:629]   --->   Operation 757 'fadd' 'add104_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 758 [2/4] (6.43ns)   --->   "%add104_3 = fadd i32 %add104_324_load, i32 %ex_3" [activation_accelerator.cpp:629]   --->   Operation 758 'fadd' 'add104_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 759 [2/4] (6.43ns)   --->   "%add104_4 = fadd i32 %add104_426_load, i32 %ex_4" [activation_accelerator.cpp:629]   --->   Operation 759 'fadd' 'add104_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 760 [2/4] (6.43ns)   --->   "%add104_5 = fadd i32 %add104_528_load, i32 %ex_5" [activation_accelerator.cpp:629]   --->   Operation 760 'fadd' 'add104_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 761 [2/4] (6.43ns)   --->   "%add104_6 = fadd i32 %add104_630_load, i32 %ex_6" [activation_accelerator.cpp:629]   --->   Operation 761 'fadd' 'add104_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 762 [2/4] (6.43ns)   --->   "%add104_7 = fadd i32 %add104_732_load, i32 %ex_7" [activation_accelerator.cpp:629]   --->   Operation 762 'fadd' 'add104_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 763 [2/4] (6.43ns)   --->   "%add104_8 = fadd i32 %add104_834_load, i32 %ex_8" [activation_accelerator.cpp:629]   --->   Operation 763 'fadd' 'add104_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 764 [2/4] (6.43ns)   --->   "%add104_9 = fadd i32 %add104_936_load, i32 %ex_9" [activation_accelerator.cpp:629]   --->   Operation 764 'fadd' 'add104_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 765 [2/4] (6.43ns)   --->   "%add104_s = fadd i32 %add104_1038_load, i32 %ex_10" [activation_accelerator.cpp:629]   --->   Operation 765 'fadd' 'add104_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 766 [3/4] (6.43ns)   --->   "%add104_10 = fadd i32 %add104_1140_load, i32 %ex_11" [activation_accelerator.cpp:629]   --->   Operation 766 'fadd' 'add104_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 767 [3/4] (6.43ns)   --->   "%add104_11 = fadd i32 %add104_1242_load, i32 %ex_12" [activation_accelerator.cpp:629]   --->   Operation 767 'fadd' 'add104_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 768 [3/4] (6.43ns)   --->   "%add104_12 = fadd i32 %add104_1344_load, i32 %ex_13" [activation_accelerator.cpp:629]   --->   Operation 768 'fadd' 'add104_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 769 [3/4] (6.43ns)   --->   "%add104_13 = fadd i32 %add104_1446_load, i32 %ex_14" [activation_accelerator.cpp:629]   --->   Operation 769 'fadd' 'add104_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 770 [3/4] (6.43ns)   --->   "%add104_14 = fadd i32 %add104_1548_load, i32 %ex_15" [activation_accelerator.cpp:629]   --->   Operation 770 'fadd' 'add104_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 771 [3/4] (6.43ns)   --->   "%add104_15 = fadd i32 %add104_1650_load, i32 %ex_16" [activation_accelerator.cpp:629]   --->   Operation 771 'fadd' 'add104_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 772 [3/4] (6.43ns)   --->   "%add104_16 = fadd i32 %add104_1752_load, i32 %ex_17" [activation_accelerator.cpp:629]   --->   Operation 772 'fadd' 'add104_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 773 [3/4] (6.43ns)   --->   "%add104_17 = fadd i32 %add104_1854_load, i32 %ex_18" [activation_accelerator.cpp:629]   --->   Operation 773 'fadd' 'add104_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 774 [3/4] (6.43ns)   --->   "%add104_18 = fadd i32 %add104_1956_load, i32 %ex_19" [activation_accelerator.cpp:629]   --->   Operation 774 'fadd' 'add104_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 775 [3/4] (6.43ns)   --->   "%add104_19 = fadd i32 %add104_2058_load, i32 %ex_20" [activation_accelerator.cpp:629]   --->   Operation 775 'fadd' 'add104_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 776 [3/4] (6.43ns)   --->   "%add104_20 = fadd i32 %add104_2160_load, i32 %ex_21" [activation_accelerator.cpp:629]   --->   Operation 776 'fadd' 'add104_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 777 [3/4] (6.43ns)   --->   "%add104_21 = fadd i32 %add104_2262_load, i32 %ex_22" [activation_accelerator.cpp:629]   --->   Operation 777 'fadd' 'add104_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 778 [3/4] (6.43ns)   --->   "%add104_22 = fadd i32 %add104_2364_load, i32 %ex_23" [activation_accelerator.cpp:629]   --->   Operation 778 'fadd' 'add104_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 779 [3/4] (6.43ns)   --->   "%add104_23 = fadd i32 %add104_2466_load, i32 %ex_24" [activation_accelerator.cpp:629]   --->   Operation 779 'fadd' 'add104_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 780 [3/4] (6.43ns)   --->   "%add104_24 = fadd i32 %add104_2568_load, i32 %ex_25" [activation_accelerator.cpp:629]   --->   Operation 780 'fadd' 'add104_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 781 [3/4] (6.43ns)   --->   "%add104_25 = fadd i32 %add104_2670_load, i32 %ex_26" [activation_accelerator.cpp:629]   --->   Operation 781 'fadd' 'add104_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 782 [3/4] (6.43ns)   --->   "%add104_26 = fadd i32 %add104_2772_load, i32 %ex_27" [activation_accelerator.cpp:629]   --->   Operation 782 'fadd' 'add104_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 783 [3/4] (6.43ns)   --->   "%add104_27 = fadd i32 %add104_2874_load, i32 %ex_28" [activation_accelerator.cpp:629]   --->   Operation 783 'fadd' 'add104_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 784 [3/4] (6.43ns)   --->   "%add104_28 = fadd i32 %add104_2976_load, i32 %ex_29" [activation_accelerator.cpp:629]   --->   Operation 784 'fadd' 'add104_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 785 [3/4] (6.43ns)   --->   "%add104_29 = fadd i32 %add104_3078_load, i32 %ex_30" [activation_accelerator.cpp:629]   --->   Operation 785 'fadd' 'add104_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 786 [3/4] (6.43ns)   --->   "%add104_30 = fadd i32 %add104_3180_load, i32 %ex_31" [activation_accelerator.cpp:629]   --->   Operation 786 'fadd' 'add104_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 787 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add, i32 %add10418" [activation_accelerator.cpp:612]   --->   Operation 787 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>

State 19 <SV = 18> <Delay = 6.86>
ST_19 : Operation 788 [1/4] (6.43ns)   --->   "%add104_1 = fadd i32 %add104_120_load, i32 %ex_1" [activation_accelerator.cpp:629]   --->   Operation 788 'fadd' 'add104_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 789 [1/4] (6.43ns)   --->   "%add104_2 = fadd i32 %add104_222_load, i32 %ex_2" [activation_accelerator.cpp:629]   --->   Operation 789 'fadd' 'add104_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 790 [1/4] (6.43ns)   --->   "%add104_3 = fadd i32 %add104_324_load, i32 %ex_3" [activation_accelerator.cpp:629]   --->   Operation 790 'fadd' 'add104_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 791 [1/4] (6.43ns)   --->   "%add104_4 = fadd i32 %add104_426_load, i32 %ex_4" [activation_accelerator.cpp:629]   --->   Operation 791 'fadd' 'add104_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 792 [1/4] (6.43ns)   --->   "%add104_5 = fadd i32 %add104_528_load, i32 %ex_5" [activation_accelerator.cpp:629]   --->   Operation 792 'fadd' 'add104_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 793 [1/4] (6.43ns)   --->   "%add104_6 = fadd i32 %add104_630_load, i32 %ex_6" [activation_accelerator.cpp:629]   --->   Operation 793 'fadd' 'add104_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 794 [1/4] (6.43ns)   --->   "%add104_7 = fadd i32 %add104_732_load, i32 %ex_7" [activation_accelerator.cpp:629]   --->   Operation 794 'fadd' 'add104_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 795 [1/4] (6.43ns)   --->   "%add104_8 = fadd i32 %add104_834_load, i32 %ex_8" [activation_accelerator.cpp:629]   --->   Operation 795 'fadd' 'add104_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 796 [1/4] (6.43ns)   --->   "%add104_9 = fadd i32 %add104_936_load, i32 %ex_9" [activation_accelerator.cpp:629]   --->   Operation 796 'fadd' 'add104_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 797 [1/4] (6.43ns)   --->   "%add104_s = fadd i32 %add104_1038_load, i32 %ex_10" [activation_accelerator.cpp:629]   --->   Operation 797 'fadd' 'add104_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 798 [2/4] (6.43ns)   --->   "%add104_10 = fadd i32 %add104_1140_load, i32 %ex_11" [activation_accelerator.cpp:629]   --->   Operation 798 'fadd' 'add104_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 799 [2/4] (6.43ns)   --->   "%add104_11 = fadd i32 %add104_1242_load, i32 %ex_12" [activation_accelerator.cpp:629]   --->   Operation 799 'fadd' 'add104_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 800 [2/4] (6.43ns)   --->   "%add104_12 = fadd i32 %add104_1344_load, i32 %ex_13" [activation_accelerator.cpp:629]   --->   Operation 800 'fadd' 'add104_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 801 [2/4] (6.43ns)   --->   "%add104_13 = fadd i32 %add104_1446_load, i32 %ex_14" [activation_accelerator.cpp:629]   --->   Operation 801 'fadd' 'add104_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 802 [2/4] (6.43ns)   --->   "%add104_14 = fadd i32 %add104_1548_load, i32 %ex_15" [activation_accelerator.cpp:629]   --->   Operation 802 'fadd' 'add104_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 803 [2/4] (6.43ns)   --->   "%add104_15 = fadd i32 %add104_1650_load, i32 %ex_16" [activation_accelerator.cpp:629]   --->   Operation 803 'fadd' 'add104_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 804 [2/4] (6.43ns)   --->   "%add104_16 = fadd i32 %add104_1752_load, i32 %ex_17" [activation_accelerator.cpp:629]   --->   Operation 804 'fadd' 'add104_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 805 [2/4] (6.43ns)   --->   "%add104_17 = fadd i32 %add104_1854_load, i32 %ex_18" [activation_accelerator.cpp:629]   --->   Operation 805 'fadd' 'add104_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 806 [2/4] (6.43ns)   --->   "%add104_18 = fadd i32 %add104_1956_load, i32 %ex_19" [activation_accelerator.cpp:629]   --->   Operation 806 'fadd' 'add104_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 807 [2/4] (6.43ns)   --->   "%add104_19 = fadd i32 %add104_2058_load, i32 %ex_20" [activation_accelerator.cpp:629]   --->   Operation 807 'fadd' 'add104_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 808 [2/4] (6.43ns)   --->   "%add104_20 = fadd i32 %add104_2160_load, i32 %ex_21" [activation_accelerator.cpp:629]   --->   Operation 808 'fadd' 'add104_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 809 [2/4] (6.43ns)   --->   "%add104_21 = fadd i32 %add104_2262_load, i32 %ex_22" [activation_accelerator.cpp:629]   --->   Operation 809 'fadd' 'add104_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 810 [2/4] (6.43ns)   --->   "%add104_22 = fadd i32 %add104_2364_load, i32 %ex_23" [activation_accelerator.cpp:629]   --->   Operation 810 'fadd' 'add104_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 811 [2/4] (6.43ns)   --->   "%add104_23 = fadd i32 %add104_2466_load, i32 %ex_24" [activation_accelerator.cpp:629]   --->   Operation 811 'fadd' 'add104_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 812 [2/4] (6.43ns)   --->   "%add104_24 = fadd i32 %add104_2568_load, i32 %ex_25" [activation_accelerator.cpp:629]   --->   Operation 812 'fadd' 'add104_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 813 [2/4] (6.43ns)   --->   "%add104_25 = fadd i32 %add104_2670_load, i32 %ex_26" [activation_accelerator.cpp:629]   --->   Operation 813 'fadd' 'add104_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 814 [2/4] (6.43ns)   --->   "%add104_26 = fadd i32 %add104_2772_load, i32 %ex_27" [activation_accelerator.cpp:629]   --->   Operation 814 'fadd' 'add104_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 815 [2/4] (6.43ns)   --->   "%add104_27 = fadd i32 %add104_2874_load, i32 %ex_28" [activation_accelerator.cpp:629]   --->   Operation 815 'fadd' 'add104_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 816 [2/4] (6.43ns)   --->   "%add104_28 = fadd i32 %add104_2976_load, i32 %ex_29" [activation_accelerator.cpp:629]   --->   Operation 816 'fadd' 'add104_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 817 [2/4] (6.43ns)   --->   "%add104_29 = fadd i32 %add104_3078_load, i32 %ex_30" [activation_accelerator.cpp:629]   --->   Operation 817 'fadd' 'add104_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 818 [2/4] (6.43ns)   --->   "%add104_30 = fadd i32 %add104_3180_load, i32 %ex_31" [activation_accelerator.cpp:629]   --->   Operation 818 'fadd' 'add104_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 819 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_s, i32 %add104_1038" [activation_accelerator.cpp:612]   --->   Operation 819 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 820 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_9, i32 %add104_936" [activation_accelerator.cpp:612]   --->   Operation 820 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 821 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_8, i32 %add104_834" [activation_accelerator.cpp:612]   --->   Operation 821 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 822 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_7, i32 %add104_732" [activation_accelerator.cpp:612]   --->   Operation 822 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 823 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_6, i32 %add104_630" [activation_accelerator.cpp:612]   --->   Operation 823 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 824 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_5, i32 %add104_528" [activation_accelerator.cpp:612]   --->   Operation 824 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 825 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_4, i32 %add104_426" [activation_accelerator.cpp:612]   --->   Operation 825 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 826 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_3, i32 %add104_324" [activation_accelerator.cpp:612]   --->   Operation 826 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 827 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_2, i32 %add104_222" [activation_accelerator.cpp:612]   --->   Operation 827 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 828 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_1, i32 %add104_120" [activation_accelerator.cpp:612]   --->   Operation 828 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>

State 20 <SV = 19> <Delay = 6.86>
ST_20 : Operation 829 [1/1] (0.00ns)   --->   "%specpipeline_ln613 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [activation_accelerator.cpp:613]   --->   Operation 829 'specpipeline' 'specpipeline_ln613' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 830 [1/1] (0.00ns)   --->   "%specloopname_ln612 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [activation_accelerator.cpp:612]   --->   Operation 830 'specloopname' 'specloopname_ln612' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 831 [1/4] (6.43ns)   --->   "%add104_10 = fadd i32 %add104_1140_load, i32 %ex_11" [activation_accelerator.cpp:629]   --->   Operation 831 'fadd' 'add104_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 832 [1/4] (6.43ns)   --->   "%add104_11 = fadd i32 %add104_1242_load, i32 %ex_12" [activation_accelerator.cpp:629]   --->   Operation 832 'fadd' 'add104_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 833 [1/4] (6.43ns)   --->   "%add104_12 = fadd i32 %add104_1344_load, i32 %ex_13" [activation_accelerator.cpp:629]   --->   Operation 833 'fadd' 'add104_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 834 [1/4] (6.43ns)   --->   "%add104_13 = fadd i32 %add104_1446_load, i32 %ex_14" [activation_accelerator.cpp:629]   --->   Operation 834 'fadd' 'add104_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 835 [1/4] (6.43ns)   --->   "%add104_14 = fadd i32 %add104_1548_load, i32 %ex_15" [activation_accelerator.cpp:629]   --->   Operation 835 'fadd' 'add104_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 836 [1/4] (6.43ns)   --->   "%add104_15 = fadd i32 %add104_1650_load, i32 %ex_16" [activation_accelerator.cpp:629]   --->   Operation 836 'fadd' 'add104_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 837 [1/4] (6.43ns)   --->   "%add104_16 = fadd i32 %add104_1752_load, i32 %ex_17" [activation_accelerator.cpp:629]   --->   Operation 837 'fadd' 'add104_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 838 [1/4] (6.43ns)   --->   "%add104_17 = fadd i32 %add104_1854_load, i32 %ex_18" [activation_accelerator.cpp:629]   --->   Operation 838 'fadd' 'add104_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 839 [1/4] (6.43ns)   --->   "%add104_18 = fadd i32 %add104_1956_load, i32 %ex_19" [activation_accelerator.cpp:629]   --->   Operation 839 'fadd' 'add104_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 840 [1/4] (6.43ns)   --->   "%add104_19 = fadd i32 %add104_2058_load, i32 %ex_20" [activation_accelerator.cpp:629]   --->   Operation 840 'fadd' 'add104_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 841 [1/4] (6.43ns)   --->   "%add104_20 = fadd i32 %add104_2160_load, i32 %ex_21" [activation_accelerator.cpp:629]   --->   Operation 841 'fadd' 'add104_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 842 [1/4] (6.43ns)   --->   "%add104_21 = fadd i32 %add104_2262_load, i32 %ex_22" [activation_accelerator.cpp:629]   --->   Operation 842 'fadd' 'add104_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 843 [1/4] (6.43ns)   --->   "%add104_22 = fadd i32 %add104_2364_load, i32 %ex_23" [activation_accelerator.cpp:629]   --->   Operation 843 'fadd' 'add104_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 844 [1/4] (6.43ns)   --->   "%add104_23 = fadd i32 %add104_2466_load, i32 %ex_24" [activation_accelerator.cpp:629]   --->   Operation 844 'fadd' 'add104_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 845 [1/4] (6.43ns)   --->   "%add104_24 = fadd i32 %add104_2568_load, i32 %ex_25" [activation_accelerator.cpp:629]   --->   Operation 845 'fadd' 'add104_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 846 [1/4] (6.43ns)   --->   "%add104_25 = fadd i32 %add104_2670_load, i32 %ex_26" [activation_accelerator.cpp:629]   --->   Operation 846 'fadd' 'add104_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 847 [1/4] (6.43ns)   --->   "%add104_26 = fadd i32 %add104_2772_load, i32 %ex_27" [activation_accelerator.cpp:629]   --->   Operation 847 'fadd' 'add104_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 848 [1/4] (6.43ns)   --->   "%add104_27 = fadd i32 %add104_2874_load, i32 %ex_28" [activation_accelerator.cpp:629]   --->   Operation 848 'fadd' 'add104_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 849 [1/4] (6.43ns)   --->   "%add104_28 = fadd i32 %add104_2976_load, i32 %ex_29" [activation_accelerator.cpp:629]   --->   Operation 849 'fadd' 'add104_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 850 [1/4] (6.43ns)   --->   "%add104_29 = fadd i32 %add104_3078_load, i32 %ex_30" [activation_accelerator.cpp:629]   --->   Operation 850 'fadd' 'add104_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 851 [1/4] (6.43ns)   --->   "%add104_30 = fadd i32 %add104_3180_load, i32 %ex_31" [activation_accelerator.cpp:629]   --->   Operation 851 'fadd' 'add104_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 852 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_30, i32 %add104_3180" [activation_accelerator.cpp:612]   --->   Operation 852 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 853 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_29, i32 %add104_3078" [activation_accelerator.cpp:612]   --->   Operation 853 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 854 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_28, i32 %add104_2976" [activation_accelerator.cpp:612]   --->   Operation 854 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 855 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_27, i32 %add104_2874" [activation_accelerator.cpp:612]   --->   Operation 855 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 856 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_26, i32 %add104_2772" [activation_accelerator.cpp:612]   --->   Operation 856 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 857 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_25, i32 %add104_2670" [activation_accelerator.cpp:612]   --->   Operation 857 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 858 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_24, i32 %add104_2568" [activation_accelerator.cpp:612]   --->   Operation 858 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 859 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_23, i32 %add104_2466" [activation_accelerator.cpp:612]   --->   Operation 859 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 860 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_22, i32 %add104_2364" [activation_accelerator.cpp:612]   --->   Operation 860 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 861 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_21, i32 %add104_2262" [activation_accelerator.cpp:612]   --->   Operation 861 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 862 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_20, i32 %add104_2160" [activation_accelerator.cpp:612]   --->   Operation 862 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 863 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_19, i32 %add104_2058" [activation_accelerator.cpp:612]   --->   Operation 863 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 864 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_18, i32 %add104_1956" [activation_accelerator.cpp:612]   --->   Operation 864 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 865 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_17, i32 %add104_1854" [activation_accelerator.cpp:612]   --->   Operation 865 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 866 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_16, i32 %add104_1752" [activation_accelerator.cpp:612]   --->   Operation 866 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 867 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_15, i32 %add104_1650" [activation_accelerator.cpp:612]   --->   Operation 867 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 868 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_14, i32 %add104_1548" [activation_accelerator.cpp:612]   --->   Operation 868 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 869 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_13, i32 %add104_1446" [activation_accelerator.cpp:612]   --->   Operation 869 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 870 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_12, i32 %add104_1344" [activation_accelerator.cpp:612]   --->   Operation 870 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 871 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_11, i32 %add104_1242" [activation_accelerator.cpp:612]   --->   Operation 871 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 872 [1/1] (0.42ns)   --->   "%store_ln612 = store i32 %add104_10, i32 %add104_1140" [activation_accelerator.cpp:612]   --->   Operation 872 'store' 'store_ln612' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 873 [1/1] (0.00ns)   --->   "%br_ln612 = br void %for.body94" [activation_accelerator.cpp:612]   --->   Operation 873 'br' 'br_ln612' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('idx') [114]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:612) on local variable 'idx' [183]  (0 ns)
	'add' operation ('add_ln612', activation_accelerator.cpp:612) [452]  (0.853 ns)
	'store' operation ('store_ln612', activation_accelerator.cpp:612) of variable 'add_ln612', activation_accelerator.cpp:612 on local variable 'idx' [453]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:621) on array 'x_0' [225]  (1.24 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:621) [226]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:621) [226]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:621) [226]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:621) [226]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:621) [356]  (6.44 ns)

 <State 8>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [227]  (4.91 ns)

 <State 9>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [227]  (4.91 ns)

 <State 10>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [227]  (4.91 ns)

 <State 11>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [227]  (4.91 ns)

 <State 12>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [227]  (4.91 ns)

 <State 13>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [227]  (4.91 ns)

 <State 14>: 6.15ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [227]  (4.91 ns)
	'store' operation ('store_ln623', activation_accelerator.cpp:623) of variable 'ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 on array 'exp_x' [231]  (1.24 ns)

 <State 15>: 6.15ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [295]  (4.91 ns)
	'store' operation ('store_ln623', activation_accelerator.cpp:623) of variable 'ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 on array 'exp_x_11' [297]  (1.24 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'load' operation ('add104_120_load', activation_accelerator.cpp:629) on local variable 'add104_120' [189]  (0 ns)
	'fadd' operation ('add104_1', activation_accelerator.cpp:629) [421]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add104_1', activation_accelerator.cpp:629) [421]  (6.44 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add104_1', activation_accelerator.cpp:629) [421]  (6.44 ns)

 <State 19>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('add104_s', activation_accelerator.cpp:629) [430]  (6.44 ns)
	'store' operation ('store_ln612', activation_accelerator.cpp:612) of variable 'add104_s', activation_accelerator.cpp:629 on local variable 'add104_1038' [475]  (0.427 ns)

 <State 20>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('add104_30', activation_accelerator.cpp:629) [451]  (6.44 ns)
	'store' operation ('store_ln612', activation_accelerator.cpp:612) of variable 'add104_30', activation_accelerator.cpp:629 on local variable 'add104_3180' [454]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
