<dec f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.h' l='82'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.h' l='80'>// Defines symbolic names for the AArch64 instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h' l='63'/>
<dec f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h' l='68'/>
<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.h' l='140'/>
<use f='llvm/build/lib/Target/ARM/ARMGenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/ARM/ARMGenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.h' l='138'>// Defines symbolic names for the ARM instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRMCTargetDesc.h' l='52'/>
<use f='llvm/build/lib/Target/AVR/AVRGenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/AVR/AVRGenInstrInfo.inc' l='10' u='w'/>
<dec f='llvm/llvm/lib/Target/BPF/MCTargetDesc/BPFMCTargetDesc.h' l='57'/>
<use f='llvm/build/lib/Target/BPF/BPFGenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/BPF/BPFGenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/BPF/MCTargetDesc/BPFMCTargetDesc.h' l='55'>// Defines symbolic names for the BPF instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='112'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='110'>// Defines symbolic names for the Hexagon instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCTargetDesc.h' l='46'/>
<use f='llvm/build/lib/Target/Lanai/LanaiGenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/Lanai/LanaiGenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCTargetDesc.h' l='45'>// Defines symbolic names for the Lanai instructions.</doc>
<dec f='llvm/llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCTargetDesc.h' l='56'/>
<use f='llvm/build/lib/Target/MSP430/MSP430GenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/MSP430/MSP430GenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCTargetDesc.h' l='55'>// Defines symbolic names for the MSP430 instructions.</doc>
<dec f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.h' l='59'/>
<use f='llvm/build/lib/Target/Mips/MipsGenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/Mips/MipsGenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.h' l='58'>// Defines symbolic names for the Mips instructions.</doc>
<dec f='llvm/llvm/lib/Target/NVPTX/NVPTX.h' l='183'/>
<use f='llvm/build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/NVPTX/NVPTX.h' l='182'>// Defines symbolic names for the NVPTX instructions.</doc>
<dec f='llvm/llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCTargetDesc.h' l='23'/>
<doc f='llvm/llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCTargetDesc.h' l='22'>// Defines symbolic names for the PTX instructions.</doc>
<dec f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.h' l='120'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.h' l='118'>// Defines symbolic names for the PowerPC instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.h' l='48'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.h' l='47'>// Defines symbolic names for RISC-V instructions.</doc>
<dec f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.h' l='49'/>
<use f='llvm/build/lib/Target/Sparc/SparcGenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/Sparc/SparcGenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.h' l='47'>// Defines symbolic names for the Sparc instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h' l='102'/>
<use f='llvm/build/lib/Target/SystemZ/SystemZGenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/SystemZ/SystemZGenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h' l='101'>// Defines symbolic names for the SystemZ instructions.</doc>
<dec f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCTargetDesc.h' l='126'/>
<use f='llvm/build/lib/Target/WebAssembly/WebAssemblyGenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/WebAssembly/WebAssemblyGenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCTargetDesc.h' l='124'>// Defines symbolic names for the WebAssembly instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h' l='138'/>
<use f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h' l='136'>// Defines symbolic names for the X86 instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/XCore/MCTargetDesc/XCoreMCTargetDesc.h' l='24'/>
<use f='llvm/build/lib/Target/XCore/XCoreGenInstrInfo.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/XCore/XCoreGenInstrInfo.inc' l='10' u='w'/>
<doc f='llvm/llvm/lib/Target/XCore/MCTargetDesc/XCoreMCTargetDesc.h' l='22'>// Defines symbolic names for the XCore instructions.
//</doc>
