Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 13 18:59:06 2022
| Host         : ECE419-92QX0Q2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab10_top_control_sets_placed.rpt
| Design       : lab10_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------+---------------------------------+------------------+----------------+--------------+
|      Clock Signal     |      Enable Signal     |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_100MHz_IBUF_BUFG |                        |                                 |                2 |              3 |         1.50 |
|  clk_1KHz_BUFG        |                        | reset_IBUF                      |                2 |              4 |         2.00 |
|  clk_1KHz_BUFG        | U_INST6/M_INST1/E[0]   | U_INST6/M_INST2/q[3]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  clk_1KHz_BUFG        | U_INST6/M_INST3/E[0]   | U_INST6/M_INST3/SR[0]           |                1 |              4 |         4.00 |
|  clk_1KHz_BUFG        | U_INST6/M_INST2/carry1 | U_INST6/M_INST3/q[3]_i_1__1_n_0 |                1 |              4 |         4.00 |
|  clk_1KHz_BUFG        | U_INST5/run3           | U_INST6/M_INST1/q[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_1KHz_BUFG        | U_INST1/sel            | U_INST1/pb_edge                 |                1 |              5 |         5.00 |
|  clk_100MHz_IBUF_BUFG | U_INST2/count_reg[4]   | U_INST2/pb_edge                 |                1 |              5 |         5.00 |
|  clk_1KHz_BUFG        |                        |                                 |                3 |              7 |         2.33 |
|  clk_1KHz_BUFG        | U_INST7/E[0]           |                                 |                4 |             16 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                        | reset_IBUF                      |                6 |             27 |         4.50 |
+-----------------------+------------------------+---------------------------------+------------------+----------------+--------------+


