// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        flat_array_address0,
        flat_array_ce0,
        flat_array_q0,
        dense_1_out_0_0_re,
        dense_1_out_0_1_re,
        dense_1_out_1_0_re,
        dense_1_out_1_1_re,
        dense_1_out_2_0_re,
        dense_1_out_2_1_re,
        dense_1_out_3_0_re,
        dense_1_out_3_1_re,
        dense_1_out_4_0_re,
        dense_1_out_4_1_re,
        dense_1_out_5_0_re,
        dense_1_out_5_1_re,
        dense_1_out_6_0_re,
        dense_1_out_6_1_re,
        dense_1_out_7_0_re,
        dense_1_out_7_1_re,
        dense_1_out_8_0_re,
        dense_1_out_8_1_re,
        dense_1_out_9_0_re,
        dense_1_out_9_1_re,
        dense_1_out_10_0_r,
        dense_1_out_10_1_r,
        dense_1_out_11_0_r,
        dense_1_out_11_1_r,
        dense_1_out_12_0_r,
        dense_1_out_12_1_r,
        dense_1_out_13_0_r,
        dense_1_out_13_1_r,
        dense_1_out_14_0_r,
        dense_1_out_14_1_r,
        dense_1_out_15_0_r,
        dense_1_out_15_1_r,
        dense_1_out_16_0_r,
        dense_1_out_16_1_r,
        dense_1_out_17_0_r,
        dense_1_out_17_1_r,
        dense_1_out_18_0_r,
        dense_1_out_18_1_r,
        dense_1_out_19_0_r,
        dense_1_out_19_1_r,
        dense_1_out_20_0_r,
        dense_1_out_20_1_r,
        dense_1_out_21_0_r,
        dense_1_out_21_1_r,
        dense_1_out_22_0_r,
        dense_1_out_22_1_r,
        dense_1_out_23_0_r,
        dense_1_out_23_1_r,
        dense_1_out_24_0_r,
        dense_1_out_24_1_r,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] flat_array_address0;
output   flat_array_ce0;
input  [31:0] flat_array_q0;
input  [31:0] dense_1_out_0_0_re;
input  [31:0] dense_1_out_0_1_re;
input  [31:0] dense_1_out_1_0_re;
input  [31:0] dense_1_out_1_1_re;
input  [31:0] dense_1_out_2_0_re;
input  [31:0] dense_1_out_2_1_re;
input  [31:0] dense_1_out_3_0_re;
input  [31:0] dense_1_out_3_1_re;
input  [31:0] dense_1_out_4_0_re;
input  [31:0] dense_1_out_4_1_re;
input  [31:0] dense_1_out_5_0_re;
input  [31:0] dense_1_out_5_1_re;
input  [31:0] dense_1_out_6_0_re;
input  [31:0] dense_1_out_6_1_re;
input  [31:0] dense_1_out_7_0_re;
input  [31:0] dense_1_out_7_1_re;
input  [31:0] dense_1_out_8_0_re;
input  [31:0] dense_1_out_8_1_re;
input  [31:0] dense_1_out_9_0_re;
input  [31:0] dense_1_out_9_1_re;
input  [31:0] dense_1_out_10_0_r;
input  [31:0] dense_1_out_10_1_r;
input  [31:0] dense_1_out_11_0_r;
input  [31:0] dense_1_out_11_1_r;
input  [31:0] dense_1_out_12_0_r;
input  [31:0] dense_1_out_12_1_r;
input  [31:0] dense_1_out_13_0_r;
input  [31:0] dense_1_out_13_1_r;
input  [31:0] dense_1_out_14_0_r;
input  [31:0] dense_1_out_14_1_r;
input  [31:0] dense_1_out_15_0_r;
input  [31:0] dense_1_out_15_1_r;
input  [31:0] dense_1_out_16_0_r;
input  [31:0] dense_1_out_16_1_r;
input  [31:0] dense_1_out_17_0_r;
input  [31:0] dense_1_out_17_1_r;
input  [31:0] dense_1_out_18_0_r;
input  [31:0] dense_1_out_18_1_r;
input  [31:0] dense_1_out_19_0_r;
input  [31:0] dense_1_out_19_1_r;
input  [31:0] dense_1_out_20_0_r;
input  [31:0] dense_1_out_20_1_r;
input  [31:0] dense_1_out_21_0_r;
input  [31:0] dense_1_out_21_1_r;
input  [31:0] dense_1_out_22_0_r;
input  [31:0] dense_1_out_22_1_r;
input  [31:0] dense_1_out_23_0_r;
input  [31:0] dense_1_out_23_1_r;
input  [31:0] dense_1_out_24_0_r;
input  [31:0] dense_1_out_24_1_r;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;
output  [31:0] ap_return_32;
output  [31:0] ap_return_33;
output  [31:0] ap_return_34;
output  [31:0] ap_return_35;
output  [31:0] ap_return_36;
output  [31:0] ap_return_37;
output  [31:0] ap_return_38;
output  [31:0] ap_return_39;
output  [31:0] ap_return_40;
output  [31:0] ap_return_41;
output  [31:0] ap_return_42;
output  [31:0] ap_return_43;
output  [31:0] ap_return_44;
output  [31:0] ap_return_45;
output  [31:0] ap_return_46;
output  [31:0] ap_return_47;
output  [31:0] ap_return_48;
output  [31:0] ap_return_49;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg flat_array_ce0;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [14:0] dense_1_weights_address0;
reg    dense_1_weights_ce0;
wire   [31:0] dense_1_weights_q0;
wire   [5:0] dense_1_bias_address0;
reg    dense_1_bias_ce0;
wire   [31:0] dense_1_bias_q0;
wire   [12:0] add_ln9_fu_1583_p2;
reg   [12:0] add_ln9_reg_4518;
wire    ap_CS_fsm_state2;
wire   [5:0] i_fu_1595_p2;
reg   [5:0] i_reg_4526;
wire   [63:0] zext_ln14_fu_1601_p1;
reg   [63:0] zext_ln14_reg_4531;
wire   [0:0] icmp_ln9_fu_1589_p2;
wire   [14:0] zext_ln13_fu_1605_p1;
reg   [14:0] zext_ln13_reg_4536;
wire   [8:0] j_fu_2265_p2;
reg   [8:0] j_reg_4544;
wire    ap_CS_fsm_state3;
wire   [14:0] add_ln14_3_fu_2276_p2;
reg   [14:0] add_ln14_3_reg_4549;
wire   [0:0] icmp_ln13_fu_2259_p2;
reg   [0:0] tmp_5_reg_4569;
wire    ap_CS_fsm_state4;
wire   [31:0] grp_fu_1021_p2;
reg   [31:0] tmp_s_reg_4683;
wire    ap_CS_fsm_state5;
wire   [31:0] grp_fu_1015_p2;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg   [31:0] tmp_reg_4698;
wire    ap_CS_fsm_state13;
reg   [5:0] i_0_reg_957;
wire    ap_CS_fsm_state15;
reg   [12:0] phi_mul1_reg_969;
reg   [31:0] sum_0_reg_981;
reg   [8:0] j_0_reg_993;
reg   [14:0] phi_mul_reg_1004;
wire   [63:0] zext_ln14_6_fu_2287_p1;
wire   [63:0] zext_ln14_4_fu_2271_p1;
reg   [31:0] dense_1_out2429_050_fu_218;
wire   [31:0] select_ln17_1_fu_3591_p3;
wire    ap_CS_fsm_state14;
wire   [5:0] select_ln17_50_fu_2312_p3;
reg   [31:0] dense_1_out8_051_fu_222;
wire   [31:0] select_ln17_19_fu_3141_p3;
reg   [0:0] write_flag153_0_fu_226;
wire   [0:0] or_ln17_1_fu_3586_p2;
reg   [31:0] dense_1_out2428_052_fu_230;
wire   [31:0] select_ln17_fu_3579_p3;
reg   [0:0] write_flag53_0_fu_234;
wire   [0:0] or_ln17_19_fu_3136_p2;
reg   [0:0] write_flag150_0_fu_238;
wire   [0:0] or_ln17_fu_3573_p2;
reg   [31:0] dense_1_out2327_053_fu_242;
wire   [31:0] select_ln17_49_fu_2391_p3;
reg   [31:0] dense_1_out810_054_fu_246;
wire   [31:0] select_ln17_18_fu_3129_p3;
reg   [0:0] write_flag147_0_fu_250;
wire   [0:0] or_ln17_49_fu_2386_p2;
reg   [31:0] dense_1_out23_055_fu_254;
wire   [31:0] select_ln17_48_fu_2379_p3;
reg   [0:0] write_flag56_0_fu_258;
wire   [0:0] or_ln17_21_fu_3092_p2;
reg   [0:0] write_flag144_0_fu_262;
wire   [0:0] or_ln17_48_fu_2373_p2;
reg   [31:0] dense_1_out2226_056_fu_266;
wire   [31:0] select_ln17_47_fu_2441_p3;
reg   [31:0] dense_1_out9_057_fu_270;
wire   [31:0] select_ln17_21_fu_3085_p3;
reg   [0:0] write_flag141_0_fu_274;
wire   [0:0] or_ln17_47_fu_2436_p2;
reg   [31:0] dense_1_out22_058_fu_278;
wire   [31:0] select_ln17_46_fu_2429_p3;
reg   [0:0] write_flag59_0_fu_282;
wire   [0:0] or_ln17_20_fu_3080_p2;
reg   [0:0] write_flag138_0_fu_286;
wire   [0:0] or_ln17_46_fu_2423_p2;
reg   [31:0] dense_1_out2125_059_fu_290;
wire   [31:0] select_ln17_45_fu_2491_p3;
reg   [31:0] dense_1_out911_060_fu_294;
wire   [31:0] select_ln17_20_fu_3073_p3;
reg   [0:0] write_flag135_0_fu_298;
wire   [0:0] or_ln17_45_fu_2486_p2;
reg   [31:0] dense_1_out21_061_fu_302;
wire   [31:0] select_ln17_44_fu_2479_p3;
reg   [0:0] write_flag62_0_fu_306;
wire   [0:0] or_ln17_23_fu_3042_p2;
reg   [0:0] write_flag132_0_fu_310;
wire   [0:0] or_ln17_44_fu_2473_p2;
reg   [31:0] dense_1_out2024_062_fu_314;
wire   [31:0] select_ln17_43_fu_2541_p3;
reg   [31:0] dense_1_out10_063_fu_318;
wire   [31:0] select_ln17_23_fu_3035_p3;
reg   [0:0] write_flag129_0_fu_322;
wire   [0:0] or_ln17_43_fu_2536_p2;
reg   [31:0] dense_1_out20_064_fu_326;
wire   [31:0] select_ln17_42_fu_2529_p3;
reg   [0:0] write_flag65_0_fu_330;
wire   [0:0] or_ln17_22_fu_3030_p2;
reg   [0:0] write_flag126_0_fu_334;
wire   [0:0] or_ln17_42_fu_2523_p2;
reg   [31:0] dense_1_out1923_065_fu_338;
wire   [31:0] select_ln17_41_fu_2591_p3;
reg   [31:0] dense_1_out1012_066_fu_342;
wire   [31:0] select_ln17_22_fu_3023_p3;
reg   [0:0] write_flag123_0_fu_346;
wire   [0:0] or_ln17_41_fu_2586_p2;
reg   [31:0] dense_1_out19_067_fu_350;
wire   [31:0] select_ln17_40_fu_2579_p3;
reg   [0:0] write_flag68_0_fu_354;
wire   [0:0] or_ln17_25_fu_2992_p2;
reg   [0:0] write_flag120_0_fu_358;
wire   [0:0] or_ln17_40_fu_2573_p2;
reg   [31:0] dense_1_out1822_068_fu_362;
wire   [31:0] select_ln17_39_fu_2641_p3;
reg   [31:0] dense_1_out11_069_fu_366;
wire   [31:0] select_ln17_25_fu_2985_p3;
reg   [0:0] write_flag117_0_fu_370;
wire   [0:0] or_ln17_39_fu_2636_p2;
reg   [31:0] dense_1_out18_070_fu_374;
wire   [31:0] select_ln17_38_fu_2629_p3;
reg   [0:0] write_flag71_0_fu_378;
wire   [0:0] or_ln17_24_fu_2980_p2;
reg   [0:0] write_flag114_0_fu_382;
wire   [0:0] or_ln17_38_fu_2623_p2;
reg   [31:0] dense_1_out1721_071_fu_386;
wire   [31:0] select_ln17_37_fu_2691_p3;
reg   [31:0] dense_1_out1113_072_fu_390;
wire   [31:0] select_ln17_24_fu_2973_p3;
reg   [0:0] write_flag111_0_fu_394;
wire   [0:0] or_ln17_37_fu_2686_p2;
reg   [31:0] dense_1_out17_073_fu_398;
wire   [31:0] select_ln17_36_fu_2679_p3;
reg   [0:0] write_flag74_0_fu_402;
wire   [0:0] or_ln17_27_fu_2942_p2;
reg   [0:0] write_flag108_0_fu_406;
wire   [0:0] or_ln17_36_fu_2673_p2;
reg   [31:0] dense_1_out1620_074_fu_410;
wire   [31:0] select_ln17_35_fu_2741_p3;
reg   [31:0] dense_1_out1214_075_fu_414;
wire   [31:0] select_ln17_27_fu_2935_p3;
reg   [0:0] write_flag105_0_fu_418;
wire   [0:0] or_ln17_35_fu_2736_p2;
reg   [31:0] dense_1_out16103_076_fu_422;
wire   [31:0] select_ln17_34_fu_2729_p3;
reg   [0:0] write_flag77_0_fu_426;
wire   [0:0] or_ln17_26_fu_2930_p2;
reg   [0:0] write_flag101_0_fu_430;
wire   [0:0] or_ln17_34_fu_2723_p2;
reg   [31:0] dense_1_out1519_077_fu_434;
wire   [31:0] select_ln17_33_fu_2791_p3;
reg   [31:0] dense_1_out1215_078_fu_438;
wire   [31:0] select_ln17_26_fu_2923_p3;
reg   [0:0] write_flag97_0_fu_442;
wire   [0:0] or_ln17_33_fu_2786_p2;
reg   [31:0] dense_1_out1595_079_fu_446;
wire   [31:0] select_ln17_32_fu_2779_p3;
reg   [0:0] write_flag80_0_fu_450;
wire   [0:0] or_ln17_29_fu_2892_p2;
reg   [0:0] write_flag93_0_fu_454;
wire   [0:0] or_ln17_32_fu_2773_p2;
reg   [31:0] dense_1_out1418_080_fu_458;
wire   [31:0] select_ln17_31_fu_2841_p3;
reg   [31:0] dense_1_out1316_081_fu_462;
wire   [31:0] select_ln17_29_fu_2885_p3;
reg   [0:0] write_flag89_0_fu_466;
wire   [0:0] or_ln17_31_fu_2836_p2;
reg   [31:0] dense_1_out14_082_fu_470;
wire   [31:0] select_ln17_30_fu_2829_p3;
reg   [0:0] write_flag83_0_fu_474;
wire   [0:0] or_ln17_28_fu_2880_p2;
reg   [0:0] write_flag86_0_fu_478;
wire   [0:0] or_ln17_30_fu_2823_p2;
reg   [31:0] dense_1_out1317_083_fu_482;
wire   [31:0] select_ln17_28_fu_2873_p3;
reg   [0:0] write_flag50_0_fu_486;
wire   [0:0] or_ln17_18_fu_3123_p2;
reg   [31:0] dense_1_out79_084_fu_490;
wire   [31:0] select_ln17_17_fu_3191_p3;
reg   [0:0] write_flag_0_fu_494;
wire   [0:0] or_ln17_3_fu_3542_p2;
reg   [0:0] write_flag47_0_fu_498;
wire   [0:0] or_ln17_17_fu_3186_p2;
reg   [31:0] dense_1_out7_085_fu_502;
wire   [31:0] select_ln17_16_fu_3179_p3;
reg   [31:0] dense_1_out_086_fu_506;
wire   [31:0] select_ln17_3_fu_3535_p3;
reg   [0:0] write_flag44_0_fu_510;
wire   [0:0] or_ln17_16_fu_3173_p2;
reg   [31:0] dense_1_out68_087_fu_514;
wire   [31:0] select_ln17_15_fu_3241_p3;
reg   [0:0] write_flag4_0_fu_518;
wire   [0:0] or_ln17_2_fu_3530_p2;
reg   [0:0] write_flag41_0_fu_522;
wire   [0:0] or_ln17_15_fu_3236_p2;
reg   [31:0] dense_1_out6_088_fu_526;
wire   [31:0] select_ln17_14_fu_3229_p3;
reg   [31:0] dense_1_out16_089_fu_530;
wire   [31:0] select_ln17_2_fu_3523_p3;
reg   [0:0] write_flag38_0_fu_534;
wire   [0:0] or_ln17_14_fu_3223_p2;
reg   [31:0] dense_1_out57_090_fu_538;
wire   [31:0] select_ln17_13_fu_3291_p3;
reg   [0:0] write_flag8_0_fu_542;
wire   [0:0] or_ln17_5_fu_3492_p2;
reg   [0:0] write_flag35_0_fu_546;
wire   [0:0] or_ln17_13_fu_3286_p2;
reg   [31:0] dense_1_out5_091_fu_550;
wire   [31:0] select_ln17_12_fu_3279_p3;
reg   [31:0] dense_1_out12_092_fu_554;
wire   [31:0] select_ln17_5_fu_3485_p3;
reg   [0:0] write_flag32_0_fu_558;
wire   [0:0] or_ln17_12_fu_3273_p2;
reg   [31:0] dense_1_out46_093_fu_562;
wire   [31:0] select_ln17_11_fu_3341_p3;
reg   [0:0] write_flag11_0_fu_566;
wire   [0:0] or_ln17_4_fu_3480_p2;
reg   [0:0] write_flag29_0_fu_570;
wire   [0:0] or_ln17_11_fu_3336_p2;
reg   [31:0] dense_1_out4_094_fu_574;
wire   [31:0] select_ln17_10_fu_3329_p3;
reg   [31:0] dense_1_out13_095_fu_578;
wire   [31:0] select_ln17_4_fu_3473_p3;
reg   [0:0] write_flag26_0_fu_582;
wire   [0:0] or_ln17_10_fu_3323_p2;
reg   [31:0] dense_1_out35_096_fu_586;
wire   [31:0] select_ln17_9_fu_3391_p3;
reg   [0:0] write_flag14_0_fu_590;
wire   [0:0] or_ln17_7_fu_3442_p2;
reg   [0:0] write_flag23_0_fu_594;
wire   [0:0] or_ln17_9_fu_3386_p2;
reg   [31:0] dense_1_out3_097_fu_598;
wire   [31:0] select_ln17_8_fu_3379_p3;
reg   [31:0] dense_1_out2_098_fu_602;
wire   [31:0] select_ln17_7_fu_3435_p3;
reg   [0:0] write_flag20_0_fu_606;
wire   [0:0] or_ln17_8_fu_3373_p2;
reg   [31:0] dense_1_out24_099_fu_610;
wire   [31:0] select_ln17_6_fu_3428_p3;
reg   [0:0] write_flag17_0_fu_614;
wire   [0:0] or_ln17_6_fu_3423_p2;
reg   [31:0] grp_fu_1015_p1;
wire    ap_CS_fsm_state6;
wire   [31:0] select_ln23_fu_1609_p3;
wire   [31:0] select_ln23_1_fu_1616_p3;
wire   [31:0] select_ln23_2_fu_1623_p3;
wire   [31:0] select_ln23_3_fu_1630_p3;
wire   [31:0] select_ln23_4_fu_1637_p3;
wire   [31:0] select_ln23_5_fu_1644_p3;
wire   [31:0] select_ln23_6_fu_1651_p3;
wire   [31:0] select_ln23_7_fu_1658_p3;
wire   [31:0] select_ln23_8_fu_1665_p3;
wire   [31:0] select_ln23_9_fu_1672_p3;
wire   [31:0] select_ln23_10_fu_1679_p3;
wire   [31:0] select_ln23_11_fu_1686_p3;
wire   [31:0] select_ln23_12_fu_1693_p3;
wire   [31:0] select_ln23_13_fu_1700_p3;
wire   [31:0] select_ln23_14_fu_1707_p3;
wire   [31:0] select_ln23_15_fu_1714_p3;
wire   [31:0] select_ln23_16_fu_1721_p3;
wire   [31:0] select_ln23_17_fu_1728_p3;
wire   [31:0] select_ln23_18_fu_1735_p3;
wire   [31:0] select_ln23_19_fu_1742_p3;
wire   [31:0] select_ln23_20_fu_1749_p3;
wire   [31:0] select_ln23_21_fu_1756_p3;
wire   [31:0] select_ln23_22_fu_1763_p3;
wire   [31:0] select_ln23_23_fu_1770_p3;
wire   [31:0] select_ln23_24_fu_1777_p3;
wire   [31:0] select_ln23_25_fu_1784_p3;
wire   [31:0] select_ln23_26_fu_1791_p3;
wire   [31:0] select_ln23_27_fu_1798_p3;
wire   [31:0] select_ln23_28_fu_1805_p3;
wire   [31:0] select_ln23_29_fu_1812_p3;
wire   [31:0] select_ln23_30_fu_1819_p3;
wire   [31:0] select_ln23_31_fu_1826_p3;
wire   [31:0] select_ln23_32_fu_1833_p3;
wire   [31:0] select_ln23_33_fu_1840_p3;
wire   [31:0] select_ln23_34_fu_1847_p3;
wire   [31:0] select_ln23_35_fu_1854_p3;
wire   [31:0] select_ln23_36_fu_1861_p3;
wire   [31:0] select_ln23_37_fu_1868_p3;
wire   [31:0] select_ln23_38_fu_1875_p3;
wire   [31:0] select_ln23_39_fu_1882_p3;
wire   [31:0] select_ln23_40_fu_1889_p3;
wire   [31:0] select_ln23_41_fu_1896_p3;
wire   [31:0] select_ln23_42_fu_1903_p3;
wire   [31:0] select_ln23_43_fu_1910_p3;
wire   [31:0] select_ln23_44_fu_1917_p3;
wire   [31:0] select_ln23_45_fu_1924_p3;
wire   [31:0] select_ln23_46_fu_1931_p3;
wire   [31:0] select_ln23_47_fu_1938_p3;
wire   [31:0] select_ln23_48_fu_1945_p3;
wire   [31:0] select_ln23_49_fu_1952_p3;
wire   [14:0] add_ln14_fu_2282_p2;
wire   [0:0] icmp_ln17_fu_2300_p2;
wire   [5:0] add_ln17_fu_2306_p2;
wire   [31:0] bitcast_ln19_fu_2320_p1;
wire   [7:0] tmp_3_fu_2323_p4;
wire   [22:0] trunc_ln19_fu_2333_p1;
wire   [0:0] icmp_ln19_2_fu_2343_p2;
wire   [0:0] icmp_ln19_fu_2337_p2;
wire   [0:0] or_ln19_fu_2349_p2;
wire   [0:0] grp_fu_1027_p2;
wire   [0:0] and_ln19_fu_2355_p2;
wire   [0:0] xor_ln17_24_fu_2368_p2;
wire   [31:0] select_ln19_fu_2361_p3;
wire   [0:0] xor_ln17_23_fu_2418_p2;
wire   [0:0] xor_ln17_22_fu_2468_p2;
wire   [0:0] xor_ln17_21_fu_2518_p2;
wire   [0:0] xor_ln17_20_fu_2568_p2;
wire   [0:0] xor_ln17_19_fu_2618_p2;
wire   [0:0] xor_ln17_18_fu_2668_p2;
wire   [0:0] xor_ln17_17_fu_2718_p2;
wire   [0:0] xor_ln17_16_fu_2768_p2;
wire   [0:0] xor_ln17_15_fu_2818_p2;
wire   [0:0] xor_ln17_14_fu_2868_p2;
wire   [0:0] xor_ln17_13_fu_2918_p2;
wire   [0:0] xor_ln17_12_fu_2968_p2;
wire   [0:0] xor_ln17_11_fu_3018_p2;
wire   [0:0] xor_ln17_10_fu_3068_p2;
wire   [0:0] xor_ln17_9_fu_3118_p2;
wire   [0:0] xor_ln17_8_fu_3168_p2;
wire   [0:0] xor_ln17_7_fu_3218_p2;
wire   [0:0] xor_ln17_6_fu_3268_p2;
wire   [0:0] xor_ln17_5_fu_3318_p2;
wire   [0:0] xor_ln17_4_fu_3368_p2;
wire   [0:0] xor_ln17_3_fu_3418_p2;
wire   [0:0] xor_ln17_2_fu_3468_p2;
wire   [0:0] xor_ln17_1_fu_3518_p2;
wire   [0:0] xor_ln17_fu_3568_p2;
reg   [14:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
end

dense_1_dense_1_wg8j #(
    .DataWidth( 32 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
dense_1_weights_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_1_weights_address0),
    .ce0(dense_1_weights_ce0),
    .q0(dense_1_weights_q0)
);

dense_1_dense_1_bhbi #(
    .DataWidth( 32 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_1_bias_address0),
    .ce0(dense_1_bias_ce0),
    .q0(dense_1_bias_q0)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_0_reg_981),
    .din1(grp_fu_1015_p1),
    .ce(1'b1),
    .dout(grp_fu_1015_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(flat_array_q0),
    .din1(dense_1_weights_q0),
    .ce(1'b1),
    .dout(grp_fu_1021_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1015_p2),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_1027_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        i_0_reg_957 <= i_reg_4526;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_957 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        j_0_reg_993 <= j_reg_4544;
    end else if (((icmp_ln9_fu_1589_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_993 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        phi_mul1_reg_969 <= add_ln9_reg_4518;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul1_reg_969 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        phi_mul_reg_1004 <= add_ln14_3_reg_4549;
    end else if (((icmp_ln9_fu_1589_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul_reg_1004 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sum_0_reg_981 <= grp_fu_1015_p2;
    end else if (((icmp_ln9_fu_1589_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        sum_0_reg_981 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd16) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag101_0_fu_430 <= or_ln17_34_fu_2723_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag101_0_fu_430 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd16) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag105_0_fu_418 <= or_ln17_35_fu_2736_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag105_0_fu_418 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd17) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag108_0_fu_406 <= or_ln17_36_fu_2673_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag108_0_fu_406 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd17) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag111_0_fu_394 <= or_ln17_37_fu_2686_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag111_0_fu_394 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd18) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag114_0_fu_382 <= or_ln17_38_fu_2623_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag114_0_fu_382 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd18) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag117_0_fu_370 <= or_ln17_39_fu_2636_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag117_0_fu_370 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag11_0_fu_566 <= or_ln17_4_fu_3480_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag11_0_fu_566 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd19) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag120_0_fu_358 <= or_ln17_40_fu_2573_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag120_0_fu_358 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd19) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag123_0_fu_346 <= or_ln17_41_fu_2586_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag123_0_fu_346 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd20) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag126_0_fu_334 <= or_ln17_42_fu_2523_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag126_0_fu_334 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd20) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag129_0_fu_322 <= or_ln17_43_fu_2536_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag129_0_fu_322 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd21) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag132_0_fu_310 <= or_ln17_44_fu_2473_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag132_0_fu_310 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd21) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag135_0_fu_298 <= or_ln17_45_fu_2486_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag135_0_fu_298 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd22) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag138_0_fu_286 <= or_ln17_46_fu_2423_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag138_0_fu_286 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd22) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag141_0_fu_274 <= or_ln17_47_fu_2436_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag141_0_fu_274 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd23) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag144_0_fu_262 <= or_ln17_48_fu_2373_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag144_0_fu_262 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd23) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag147_0_fu_250 <= or_ln17_49_fu_2386_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag147_0_fu_250 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd2) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag14_0_fu_590 <= or_ln17_7_fu_3442_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag14_0_fu_590 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(select_ln17_50_fu_2312_p3 == 6'd23) & ~(select_ln17_50_fu_2312_p3 == 6'd22) & ~(select_ln17_50_fu_2312_p3 == 6'd21) & ~(select_ln17_50_fu_2312_p3 == 6'd20) & ~(select_ln17_50_fu_2312_p3 == 6'd19) & ~(select_ln17_50_fu_2312_p3 == 6'd18) & ~(select_ln17_50_fu_2312_p3 == 6'd17) & ~(select_ln17_50_fu_2312_p3 == 6'd16) & ~(select_ln17_50_fu_2312_p3 == 6'd15) & ~(select_ln17_50_fu_2312_p3 == 6'd14) & ~(select_ln17_50_fu_2312_p3 == 6'd13) & ~(select_ln17_50_fu_2312_p3 == 6'd12) & ~(select_ln17_50_fu_2312_p3 == 6'd11) & ~(select_ln17_50_fu_2312_p3 == 6'd10) & ~(select_ln17_50_fu_2312_p3 == 6'd9) & ~(select_ln17_50_fu_2312_p3 == 6'd8) & ~(select_ln17_50_fu_2312_p3 == 6'd7) & ~(select_ln17_50_fu_2312_p3 == 6'd6) & ~(select_ln17_50_fu_2312_p3 == 6'd5) & ~(select_ln17_50_fu_2312_p3 == 6'd4) & ~(select_ln17_50_fu_2312_p3 == 6'd3) & ~(select_ln17_50_fu_2312_p3 == 6'd2) & ~(select_ln17_50_fu_2312_p3 == 6'd1) & ~(select_ln17_50_fu_2312_p3 == 6'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag150_0_fu_238 <= or_ln17_fu_3573_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag150_0_fu_238 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(select_ln17_50_fu_2312_p3 == 6'd23) & ~(select_ln17_50_fu_2312_p3 == 6'd22) & ~(select_ln17_50_fu_2312_p3 == 6'd21) & ~(select_ln17_50_fu_2312_p3 == 6'd20) & ~(select_ln17_50_fu_2312_p3 == 6'd19) & ~(select_ln17_50_fu_2312_p3 == 6'd18) & ~(select_ln17_50_fu_2312_p3 == 6'd17) & ~(select_ln17_50_fu_2312_p3 == 6'd16) & ~(select_ln17_50_fu_2312_p3 == 6'd15) & ~(select_ln17_50_fu_2312_p3 == 6'd14) & ~(select_ln17_50_fu_2312_p3 == 6'd13) & ~(select_ln17_50_fu_2312_p3 == 6'd12) & ~(select_ln17_50_fu_2312_p3 == 6'd11) & ~(select_ln17_50_fu_2312_p3 == 6'd10) & ~(select_ln17_50_fu_2312_p3 == 6'd9) & ~(select_ln17_50_fu_2312_p3 == 6'd8) & ~(select_ln17_50_fu_2312_p3 == 6'd7) & ~(select_ln17_50_fu_2312_p3 == 6'd6) & ~(select_ln17_50_fu_2312_p3 == 6'd5) & ~(select_ln17_50_fu_2312_p3 == 6'd4) & ~(select_ln17_50_fu_2312_p3 == 6'd3) & ~(select_ln17_50_fu_2312_p3 == 6'd2) & ~(select_ln17_50_fu_2312_p3 == 6'd1) & ~(select_ln17_50_fu_2312_p3 == 6'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag153_0_fu_226 <= or_ln17_1_fu_3586_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag153_0_fu_226 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd2) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag17_0_fu_614 <= or_ln17_6_fu_3423_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag17_0_fu_614 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd3) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag20_0_fu_606 <= or_ln17_8_fu_3373_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag20_0_fu_606 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd3) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag23_0_fu_594 <= or_ln17_9_fu_3386_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag23_0_fu_594 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd4) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag26_0_fu_582 <= or_ln17_10_fu_3323_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag26_0_fu_582 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd4) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag29_0_fu_570 <= or_ln17_11_fu_3336_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag29_0_fu_570 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd5) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag32_0_fu_558 <= or_ln17_12_fu_3273_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag32_0_fu_558 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd5) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag35_0_fu_546 <= or_ln17_13_fu_3286_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag35_0_fu_546 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd6) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag38_0_fu_534 <= or_ln17_14_fu_3223_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag38_0_fu_534 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd6) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag41_0_fu_522 <= or_ln17_15_fu_3236_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag41_0_fu_522 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd7) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag44_0_fu_510 <= or_ln17_16_fu_3173_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag44_0_fu_510 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd7) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag47_0_fu_498 <= or_ln17_17_fu_3186_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag47_0_fu_498 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag4_0_fu_518 <= or_ln17_2_fu_3530_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag4_0_fu_518 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd8) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag50_0_fu_486 <= or_ln17_18_fu_3123_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag50_0_fu_486 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd8) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag53_0_fu_234 <= or_ln17_19_fu_3136_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag53_0_fu_234 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd9) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag56_0_fu_258 <= or_ln17_21_fu_3092_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag56_0_fu_258 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd9) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag59_0_fu_282 <= or_ln17_20_fu_3080_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag59_0_fu_282 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd10) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag62_0_fu_306 <= or_ln17_23_fu_3042_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag62_0_fu_306 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd10) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag65_0_fu_330 <= or_ln17_22_fu_3030_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag65_0_fu_330 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd11) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag68_0_fu_354 <= or_ln17_25_fu_2992_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag68_0_fu_354 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd11) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag71_0_fu_378 <= or_ln17_24_fu_2980_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag71_0_fu_378 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd12) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag74_0_fu_402 <= or_ln17_27_fu_2942_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag74_0_fu_402 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd12) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag77_0_fu_426 <= or_ln17_26_fu_2930_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag77_0_fu_426 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd13) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag80_0_fu_450 <= or_ln17_29_fu_2892_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag80_0_fu_450 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd13) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag83_0_fu_474 <= or_ln17_28_fu_2880_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag83_0_fu_474 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd14) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag86_0_fu_478 <= or_ln17_30_fu_2823_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag86_0_fu_478 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd14) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag89_0_fu_466 <= or_ln17_31_fu_2836_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag89_0_fu_466 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag8_0_fu_542 <= or_ln17_5_fu_3492_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag8_0_fu_542 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd15) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag93_0_fu_454 <= or_ln17_32_fu_2773_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag93_0_fu_454 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd15) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag97_0_fu_442 <= or_ln17_33_fu_2786_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag97_0_fu_442 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        write_flag_0_fu_494 <= or_ln17_3_fu_3542_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag_0_fu_494 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_2259_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln14_3_reg_4549 <= add_ln14_3_fu_2276_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln9_reg_4518 <= add_ln9_fu_1583_p2;
        i_reg_4526 <= i_fu_1595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd10) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out1012_066_fu_342 <= select_ln17_22_fu_3023_p3;
        dense_1_out10_063_fu_318 <= select_ln17_23_fu_3035_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd11) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out1113_072_fu_390 <= select_ln17_24_fu_2973_p3;
        dense_1_out11_069_fu_366 <= select_ln17_25_fu_2985_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd12) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out1214_075_fu_414 <= select_ln17_27_fu_2935_p3;
        dense_1_out1215_078_fu_438 <= select_ln17_26_fu_2923_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out12_092_fu_554 <= select_ln17_5_fu_3485_p3;
        dense_1_out13_095_fu_578 <= select_ln17_4_fu_3473_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd13) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out1316_081_fu_462 <= select_ln17_29_fu_2885_p3;
        dense_1_out1317_083_fu_482 <= select_ln17_28_fu_2873_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd14) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out1418_080_fu_458 <= select_ln17_31_fu_2841_p3;
        dense_1_out14_082_fu_470 <= select_ln17_30_fu_2829_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd15) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out1519_077_fu_434 <= select_ln17_33_fu_2791_p3;
        dense_1_out1595_079_fu_446 <= select_ln17_32_fu_2779_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd16) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out16103_076_fu_422 <= select_ln17_34_fu_2729_p3;
        dense_1_out1620_074_fu_410 <= select_ln17_35_fu_2741_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out16_089_fu_530 <= select_ln17_2_fu_3523_p3;
        dense_1_out_086_fu_506 <= select_ln17_3_fu_3535_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd17) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out1721_071_fu_386 <= select_ln17_37_fu_2691_p3;
        dense_1_out17_073_fu_398 <= select_ln17_36_fu_2679_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd18) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out1822_068_fu_362 <= select_ln17_39_fu_2641_p3;
        dense_1_out18_070_fu_374 <= select_ln17_38_fu_2629_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd19) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out1923_065_fu_338 <= select_ln17_41_fu_2591_p3;
        dense_1_out19_067_fu_350 <= select_ln17_40_fu_2579_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd20) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out2024_062_fu_314 <= select_ln17_43_fu_2541_p3;
        dense_1_out20_064_fu_326 <= select_ln17_42_fu_2529_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd21) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out2125_059_fu_290 <= select_ln17_45_fu_2491_p3;
        dense_1_out21_061_fu_302 <= select_ln17_44_fu_2479_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd22) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out2226_056_fu_266 <= select_ln17_47_fu_2441_p3;
        dense_1_out22_058_fu_278 <= select_ln17_46_fu_2429_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd23) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out2327_053_fu_242 <= select_ln17_49_fu_2391_p3;
        dense_1_out23_055_fu_254 <= select_ln17_48_fu_2379_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(select_ln17_50_fu_2312_p3 == 6'd23) & ~(select_ln17_50_fu_2312_p3 == 6'd22) & ~(select_ln17_50_fu_2312_p3 == 6'd21) & ~(select_ln17_50_fu_2312_p3 == 6'd20) & ~(select_ln17_50_fu_2312_p3 == 6'd19) & ~(select_ln17_50_fu_2312_p3 == 6'd18) & ~(select_ln17_50_fu_2312_p3 == 6'd17) & ~(select_ln17_50_fu_2312_p3 == 6'd16) & ~(select_ln17_50_fu_2312_p3 == 6'd15) & ~(select_ln17_50_fu_2312_p3 == 6'd14) & ~(select_ln17_50_fu_2312_p3 == 6'd13) & ~(select_ln17_50_fu_2312_p3 == 6'd12) & ~(select_ln17_50_fu_2312_p3 == 6'd11) & ~(select_ln17_50_fu_2312_p3 == 6'd10) & ~(select_ln17_50_fu_2312_p3 == 6'd9) & ~(select_ln17_50_fu_2312_p3 == 6'd8) & ~(select_ln17_50_fu_2312_p3 == 6'd7) & ~(select_ln17_50_fu_2312_p3 == 6'd6) & ~(select_ln17_50_fu_2312_p3 == 6'd5) & ~(select_ln17_50_fu_2312_p3 == 6'd4) & ~(select_ln17_50_fu_2312_p3 == 6'd3) & ~(select_ln17_50_fu_2312_p3 == 6'd2) & ~(select_ln17_50_fu_2312_p3 == 6'd1) & ~(select_ln17_50_fu_2312_p3 == 6'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out2428_052_fu_230 <= select_ln17_fu_3579_p3;
        dense_1_out2429_050_fu_218 <= select_ln17_1_fu_3591_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd2) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out24_099_fu_610 <= select_ln17_6_fu_3428_p3;
        dense_1_out2_098_fu_602 <= select_ln17_7_fu_3435_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd3) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out35_096_fu_586 <= select_ln17_9_fu_3391_p3;
        dense_1_out3_097_fu_598 <= select_ln17_8_fu_3379_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd4) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out46_093_fu_562 <= select_ln17_11_fu_3341_p3;
        dense_1_out4_094_fu_574 <= select_ln17_10_fu_3329_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd5) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out57_090_fu_538 <= select_ln17_13_fu_3291_p3;
        dense_1_out5_091_fu_550 <= select_ln17_12_fu_3279_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd6) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out68_087_fu_514 <= select_ln17_15_fu_3241_p3;
        dense_1_out6_088_fu_526 <= select_ln17_14_fu_3229_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd7) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out79_084_fu_490 <= select_ln17_17_fu_3191_p3;
        dense_1_out7_085_fu_502 <= select_ln17_16_fu_3179_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd8) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out810_054_fu_246 <= select_ln17_18_fu_3129_p3;
        dense_1_out8_051_fu_222 <= select_ln17_19_fu_3141_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln17_50_fu_2312_p3 == 6'd9) & (1'b1 == ap_CS_fsm_state14))) begin
        dense_1_out911_060_fu_294 <= select_ln17_20_fu_3073_p3;
        dense_1_out9_057_fu_270 <= select_ln17_21_fu_3085_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_4544 <= j_fu_2265_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_2259_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_5_reg_4569 <= phi_mul1_reg_969[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_reg_4698 <= grp_fu_1015_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_s_reg_4683 <= grp_fu_1021_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_1589_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln13_reg_4536[5 : 0] <= zext_ln13_fu_1605_p1[5 : 0];
        zext_ln14_reg_4531[5 : 0] <= zext_ln14_fu_1601_p1[5 : 0];
    end
end

always @ (*) begin
    if ((((icmp_ln9_fu_1589_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln9_fu_1589_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_1_bias_ce0 = 1'b1;
    end else begin
        dense_1_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_1_weights_ce0 = 1'b1;
    end else begin
        dense_1_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        flat_array_ce0 = 1'b1;
    end else begin
        flat_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1015_p1 = dense_1_bias_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1015_p1 = tmp_s_reg_4683;
    end else begin
        grp_fu_1015_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln9_fu_1589_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln13_fu_2259_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln14_3_fu_2276_p2 = (phi_mul_reg_1004 + 15'd50);

assign add_ln14_fu_2282_p2 = (zext_ln13_reg_4536 + phi_mul_reg_1004);

assign add_ln17_fu_2306_p2 = ($signed(6'd39) + $signed(i_0_reg_957));

assign add_ln9_fu_1583_p2 = (phi_mul1_reg_969 + 13'd82);

assign and_ln19_fu_2355_p2 = (or_ln19_fu_2349_p2 & grp_fu_1027_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return_0 = select_ln23_fu_1609_p3;

assign ap_return_1 = select_ln23_1_fu_1616_p3;

assign ap_return_10 = select_ln23_10_fu_1679_p3;

assign ap_return_11 = select_ln23_11_fu_1686_p3;

assign ap_return_12 = select_ln23_12_fu_1693_p3;

assign ap_return_13 = select_ln23_13_fu_1700_p3;

assign ap_return_14 = select_ln23_14_fu_1707_p3;

assign ap_return_15 = select_ln23_15_fu_1714_p3;

assign ap_return_16 = select_ln23_16_fu_1721_p3;

assign ap_return_17 = select_ln23_17_fu_1728_p3;

assign ap_return_18 = select_ln23_18_fu_1735_p3;

assign ap_return_19 = select_ln23_19_fu_1742_p3;

assign ap_return_2 = select_ln23_2_fu_1623_p3;

assign ap_return_20 = select_ln23_20_fu_1749_p3;

assign ap_return_21 = select_ln23_21_fu_1756_p3;

assign ap_return_22 = select_ln23_22_fu_1763_p3;

assign ap_return_23 = select_ln23_23_fu_1770_p3;

assign ap_return_24 = select_ln23_24_fu_1777_p3;

assign ap_return_25 = select_ln23_25_fu_1784_p3;

assign ap_return_26 = select_ln23_26_fu_1791_p3;

assign ap_return_27 = select_ln23_27_fu_1798_p3;

assign ap_return_28 = select_ln23_28_fu_1805_p3;

assign ap_return_29 = select_ln23_29_fu_1812_p3;

assign ap_return_3 = select_ln23_3_fu_1630_p3;

assign ap_return_30 = select_ln23_30_fu_1819_p3;

assign ap_return_31 = select_ln23_31_fu_1826_p3;

assign ap_return_32 = select_ln23_32_fu_1833_p3;

assign ap_return_33 = select_ln23_33_fu_1840_p3;

assign ap_return_34 = select_ln23_34_fu_1847_p3;

assign ap_return_35 = select_ln23_35_fu_1854_p3;

assign ap_return_36 = select_ln23_36_fu_1861_p3;

assign ap_return_37 = select_ln23_37_fu_1868_p3;

assign ap_return_38 = select_ln23_38_fu_1875_p3;

assign ap_return_39 = select_ln23_39_fu_1882_p3;

assign ap_return_4 = select_ln23_4_fu_1637_p3;

assign ap_return_40 = select_ln23_40_fu_1889_p3;

assign ap_return_41 = select_ln23_41_fu_1896_p3;

assign ap_return_42 = select_ln23_42_fu_1903_p3;

assign ap_return_43 = select_ln23_43_fu_1910_p3;

assign ap_return_44 = select_ln23_44_fu_1917_p3;

assign ap_return_45 = select_ln23_45_fu_1924_p3;

assign ap_return_46 = select_ln23_46_fu_1931_p3;

assign ap_return_47 = select_ln23_47_fu_1938_p3;

assign ap_return_48 = select_ln23_48_fu_1945_p3;

assign ap_return_49 = select_ln23_49_fu_1952_p3;

assign ap_return_5 = select_ln23_5_fu_1644_p3;

assign ap_return_6 = select_ln23_6_fu_1651_p3;

assign ap_return_7 = select_ln23_7_fu_1658_p3;

assign ap_return_8 = select_ln23_8_fu_1665_p3;

assign ap_return_9 = select_ln23_9_fu_1672_p3;

assign bitcast_ln19_fu_2320_p1 = tmp_reg_4698;

assign dense_1_bias_address0 = zext_ln14_reg_4531;

assign dense_1_weights_address0 = zext_ln14_6_fu_2287_p1;

assign flat_array_address0 = zext_ln14_4_fu_2271_p1;

assign i_fu_1595_p2 = (i_0_reg_957 + 6'd1);

assign icmp_ln13_fu_2259_p2 = ((j_0_reg_993 == 9'd400) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_2300_p2 = ((i_0_reg_957 < 6'd25) ? 1'b1 : 1'b0);

assign icmp_ln19_2_fu_2343_p2 = ((trunc_ln19_fu_2333_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln19_fu_2337_p2 = ((tmp_3_fu_2323_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_1589_p2 = ((i_0_reg_957 == 6'd50) ? 1'b1 : 1'b0);

assign j_fu_2265_p2 = (j_0_reg_993 + 9'd1);

assign or_ln17_10_fu_3323_p2 = (xor_ln17_5_fu_3318_p2 | write_flag26_0_fu_582);

assign or_ln17_11_fu_3336_p2 = (write_flag29_0_fu_570 | tmp_5_reg_4569);

assign or_ln17_12_fu_3273_p2 = (xor_ln17_6_fu_3268_p2 | write_flag32_0_fu_558);

assign or_ln17_13_fu_3286_p2 = (write_flag35_0_fu_546 | tmp_5_reg_4569);

assign or_ln17_14_fu_3223_p2 = (xor_ln17_7_fu_3218_p2 | write_flag38_0_fu_534);

assign or_ln17_15_fu_3236_p2 = (write_flag41_0_fu_522 | tmp_5_reg_4569);

assign or_ln17_16_fu_3173_p2 = (xor_ln17_8_fu_3168_p2 | write_flag44_0_fu_510);

assign or_ln17_17_fu_3186_p2 = (write_flag47_0_fu_498 | tmp_5_reg_4569);

assign or_ln17_18_fu_3123_p2 = (xor_ln17_9_fu_3118_p2 | write_flag50_0_fu_486);

assign or_ln17_19_fu_3136_p2 = (write_flag53_0_fu_234 | tmp_5_reg_4569);

assign or_ln17_1_fu_3586_p2 = (write_flag153_0_fu_226 | tmp_5_reg_4569);

assign or_ln17_20_fu_3080_p2 = (write_flag59_0_fu_282 | tmp_5_reg_4569);

assign or_ln17_21_fu_3092_p2 = (xor_ln17_10_fu_3068_p2 | write_flag56_0_fu_258);

assign or_ln17_22_fu_3030_p2 = (write_flag65_0_fu_330 | tmp_5_reg_4569);

assign or_ln17_23_fu_3042_p2 = (xor_ln17_11_fu_3018_p2 | write_flag62_0_fu_306);

assign or_ln17_24_fu_2980_p2 = (write_flag71_0_fu_378 | tmp_5_reg_4569);

assign or_ln17_25_fu_2992_p2 = (xor_ln17_12_fu_2968_p2 | write_flag68_0_fu_354);

assign or_ln17_26_fu_2930_p2 = (write_flag77_0_fu_426 | tmp_5_reg_4569);

assign or_ln17_27_fu_2942_p2 = (xor_ln17_13_fu_2918_p2 | write_flag74_0_fu_402);

assign or_ln17_28_fu_2880_p2 = (write_flag83_0_fu_474 | tmp_5_reg_4569);

assign or_ln17_29_fu_2892_p2 = (xor_ln17_14_fu_2868_p2 | write_flag80_0_fu_450);

assign or_ln17_2_fu_3530_p2 = (write_flag4_0_fu_518 | tmp_5_reg_4569);

assign or_ln17_30_fu_2823_p2 = (xor_ln17_15_fu_2818_p2 | write_flag86_0_fu_478);

assign or_ln17_31_fu_2836_p2 = (write_flag89_0_fu_466 | tmp_5_reg_4569);

assign or_ln17_32_fu_2773_p2 = (xor_ln17_16_fu_2768_p2 | write_flag93_0_fu_454);

assign or_ln17_33_fu_2786_p2 = (write_flag97_0_fu_442 | tmp_5_reg_4569);

assign or_ln17_34_fu_2723_p2 = (xor_ln17_17_fu_2718_p2 | write_flag101_0_fu_430);

assign or_ln17_35_fu_2736_p2 = (write_flag105_0_fu_418 | tmp_5_reg_4569);

assign or_ln17_36_fu_2673_p2 = (xor_ln17_18_fu_2668_p2 | write_flag108_0_fu_406);

assign or_ln17_37_fu_2686_p2 = (write_flag111_0_fu_394 | tmp_5_reg_4569);

assign or_ln17_38_fu_2623_p2 = (xor_ln17_19_fu_2618_p2 | write_flag114_0_fu_382);

assign or_ln17_39_fu_2636_p2 = (write_flag117_0_fu_370 | tmp_5_reg_4569);

assign or_ln17_3_fu_3542_p2 = (xor_ln17_1_fu_3518_p2 | write_flag_0_fu_494);

assign or_ln17_40_fu_2573_p2 = (xor_ln17_20_fu_2568_p2 | write_flag120_0_fu_358);

assign or_ln17_41_fu_2586_p2 = (write_flag123_0_fu_346 | tmp_5_reg_4569);

assign or_ln17_42_fu_2523_p2 = (xor_ln17_21_fu_2518_p2 | write_flag126_0_fu_334);

assign or_ln17_43_fu_2536_p2 = (write_flag129_0_fu_322 | tmp_5_reg_4569);

assign or_ln17_44_fu_2473_p2 = (xor_ln17_22_fu_2468_p2 | write_flag132_0_fu_310);

assign or_ln17_45_fu_2486_p2 = (write_flag135_0_fu_298 | tmp_5_reg_4569);

assign or_ln17_46_fu_2423_p2 = (xor_ln17_23_fu_2418_p2 | write_flag138_0_fu_286);

assign or_ln17_47_fu_2436_p2 = (write_flag141_0_fu_274 | tmp_5_reg_4569);

assign or_ln17_48_fu_2373_p2 = (xor_ln17_24_fu_2368_p2 | write_flag144_0_fu_262);

assign or_ln17_49_fu_2386_p2 = (write_flag147_0_fu_250 | tmp_5_reg_4569);

assign or_ln17_4_fu_3480_p2 = (write_flag11_0_fu_566 | tmp_5_reg_4569);

assign or_ln17_5_fu_3492_p2 = (xor_ln17_2_fu_3468_p2 | write_flag8_0_fu_542);

assign or_ln17_6_fu_3423_p2 = (write_flag17_0_fu_614 | tmp_5_reg_4569);

assign or_ln17_7_fu_3442_p2 = (xor_ln17_3_fu_3418_p2 | write_flag14_0_fu_590);

assign or_ln17_8_fu_3373_p2 = (xor_ln17_4_fu_3368_p2 | write_flag20_0_fu_606);

assign or_ln17_9_fu_3386_p2 = (write_flag23_0_fu_594 | tmp_5_reg_4569);

assign or_ln17_fu_3573_p2 = (xor_ln17_fu_3568_p2 | write_flag150_0_fu_238);

assign or_ln19_fu_2349_p2 = (icmp_ln19_fu_2337_p2 | icmp_ln19_2_fu_2343_p2);

assign select_ln17_10_fu_3329_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out4_094_fu_574 : select_ln19_fu_2361_p3);

assign select_ln17_11_fu_3341_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out46_093_fu_562);

assign select_ln17_12_fu_3279_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out5_091_fu_550 : select_ln19_fu_2361_p3);

assign select_ln17_13_fu_3291_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out57_090_fu_538);

assign select_ln17_14_fu_3229_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out6_088_fu_526 : select_ln19_fu_2361_p3);

assign select_ln17_15_fu_3241_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out68_087_fu_514);

assign select_ln17_16_fu_3179_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out7_085_fu_502 : select_ln19_fu_2361_p3);

assign select_ln17_17_fu_3191_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out79_084_fu_490);

assign select_ln17_18_fu_3129_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out810_054_fu_246);

assign select_ln17_19_fu_3141_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out8_051_fu_222 : select_ln19_fu_2361_p3);

assign select_ln17_1_fu_3591_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out2429_050_fu_218);

assign select_ln17_20_fu_3073_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out911_060_fu_294);

assign select_ln17_21_fu_3085_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out9_057_fu_270 : select_ln19_fu_2361_p3);

assign select_ln17_22_fu_3023_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out1012_066_fu_342);

assign select_ln17_23_fu_3035_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out10_063_fu_318 : select_ln19_fu_2361_p3);

assign select_ln17_24_fu_2973_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out1113_072_fu_390);

assign select_ln17_25_fu_2985_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out11_069_fu_366 : select_ln19_fu_2361_p3);

assign select_ln17_26_fu_2923_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out1215_078_fu_438);

assign select_ln17_27_fu_2935_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out1214_075_fu_414 : select_ln19_fu_2361_p3);

assign select_ln17_28_fu_2873_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out1317_083_fu_482);

assign select_ln17_29_fu_2885_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out1316_081_fu_462 : select_ln19_fu_2361_p3);

assign select_ln17_2_fu_3523_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out16_089_fu_530);

assign select_ln17_30_fu_2829_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out14_082_fu_470 : select_ln19_fu_2361_p3);

assign select_ln17_31_fu_2841_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out1418_080_fu_458);

assign select_ln17_32_fu_2779_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out1595_079_fu_446 : select_ln19_fu_2361_p3);

assign select_ln17_33_fu_2791_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out1519_077_fu_434);

assign select_ln17_34_fu_2729_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out16103_076_fu_422 : select_ln19_fu_2361_p3);

assign select_ln17_35_fu_2741_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out1620_074_fu_410);

assign select_ln17_36_fu_2679_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out17_073_fu_398 : select_ln19_fu_2361_p3);

assign select_ln17_37_fu_2691_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out1721_071_fu_386);

assign select_ln17_38_fu_2629_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out18_070_fu_374 : select_ln19_fu_2361_p3);

assign select_ln17_39_fu_2641_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out1822_068_fu_362);

assign select_ln17_3_fu_3535_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out_086_fu_506 : select_ln19_fu_2361_p3);

assign select_ln17_40_fu_2579_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out19_067_fu_350 : select_ln19_fu_2361_p3);

assign select_ln17_41_fu_2591_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out1923_065_fu_338);

assign select_ln17_42_fu_2529_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out20_064_fu_326 : select_ln19_fu_2361_p3);

assign select_ln17_43_fu_2541_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out2024_062_fu_314);

assign select_ln17_44_fu_2479_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out21_061_fu_302 : select_ln19_fu_2361_p3);

assign select_ln17_45_fu_2491_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out2125_059_fu_290);

assign select_ln17_46_fu_2429_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out22_058_fu_278 : select_ln19_fu_2361_p3);

assign select_ln17_47_fu_2441_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out2226_056_fu_266);

assign select_ln17_48_fu_2379_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out23_055_fu_254 : select_ln19_fu_2361_p3);

assign select_ln17_49_fu_2391_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out2327_053_fu_242);

assign select_ln17_4_fu_3473_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out13_095_fu_578);

assign select_ln17_50_fu_2312_p3 = ((icmp_ln17_fu_2300_p2[0:0] === 1'b1) ? i_0_reg_957 : add_ln17_fu_2306_p2);

assign select_ln17_5_fu_3485_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out12_092_fu_554 : select_ln19_fu_2361_p3);

assign select_ln17_6_fu_3428_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out24_099_fu_610);

assign select_ln17_7_fu_3435_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out2_098_fu_602 : select_ln19_fu_2361_p3);

assign select_ln17_8_fu_3379_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out3_097_fu_598 : select_ln19_fu_2361_p3);

assign select_ln17_9_fu_3391_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? select_ln19_fu_2361_p3 : dense_1_out35_096_fu_586);

assign select_ln17_fu_3579_p3 = ((tmp_5_reg_4569[0:0] === 1'b1) ? dense_1_out2428_052_fu_230 : select_ln19_fu_2361_p3);

assign select_ln19_fu_2361_p3 = ((and_ln19_fu_2355_p2[0:0] === 1'b1) ? 32'd0 : tmp_reg_4698);

assign select_ln23_10_fu_1679_p3 = ((write_flag32_0_fu_558[0:0] === 1'b1) ? dense_1_out5_091_fu_550 : dense_1_out_5_0_re);

assign select_ln23_11_fu_1686_p3 = ((write_flag35_0_fu_546[0:0] === 1'b1) ? dense_1_out57_090_fu_538 : dense_1_out_5_1_re);

assign select_ln23_12_fu_1693_p3 = ((write_flag38_0_fu_534[0:0] === 1'b1) ? dense_1_out6_088_fu_526 : dense_1_out_6_0_re);

assign select_ln23_13_fu_1700_p3 = ((write_flag41_0_fu_522[0:0] === 1'b1) ? dense_1_out68_087_fu_514 : dense_1_out_6_1_re);

assign select_ln23_14_fu_1707_p3 = ((write_flag44_0_fu_510[0:0] === 1'b1) ? dense_1_out7_085_fu_502 : dense_1_out_7_0_re);

assign select_ln23_15_fu_1714_p3 = ((write_flag47_0_fu_498[0:0] === 1'b1) ? dense_1_out79_084_fu_490 : dense_1_out_7_1_re);

assign select_ln23_16_fu_1721_p3 = ((write_flag50_0_fu_486[0:0] === 1'b1) ? dense_1_out8_051_fu_222 : dense_1_out_8_0_re);

assign select_ln23_17_fu_1728_p3 = ((write_flag53_0_fu_234[0:0] === 1'b1) ? dense_1_out810_054_fu_246 : dense_1_out_8_1_re);

assign select_ln23_18_fu_1735_p3 = ((write_flag56_0_fu_258[0:0] === 1'b1) ? dense_1_out9_057_fu_270 : dense_1_out_9_0_re);

assign select_ln23_19_fu_1742_p3 = ((write_flag59_0_fu_282[0:0] === 1'b1) ? dense_1_out911_060_fu_294 : dense_1_out_9_1_re);

assign select_ln23_1_fu_1616_p3 = ((write_flag4_0_fu_518[0:0] === 1'b1) ? dense_1_out16_089_fu_530 : dense_1_out_0_1_re);

assign select_ln23_20_fu_1749_p3 = ((write_flag62_0_fu_306[0:0] === 1'b1) ? dense_1_out10_063_fu_318 : dense_1_out_10_0_r);

assign select_ln23_21_fu_1756_p3 = ((write_flag65_0_fu_330[0:0] === 1'b1) ? dense_1_out1012_066_fu_342 : dense_1_out_10_1_r);

assign select_ln23_22_fu_1763_p3 = ((write_flag68_0_fu_354[0:0] === 1'b1) ? dense_1_out11_069_fu_366 : dense_1_out_11_0_r);

assign select_ln23_23_fu_1770_p3 = ((write_flag71_0_fu_378[0:0] === 1'b1) ? dense_1_out1113_072_fu_390 : dense_1_out_11_1_r);

assign select_ln23_24_fu_1777_p3 = ((write_flag74_0_fu_402[0:0] === 1'b1) ? dense_1_out1214_075_fu_414 : dense_1_out_12_0_r);

assign select_ln23_25_fu_1784_p3 = ((write_flag77_0_fu_426[0:0] === 1'b1) ? dense_1_out1215_078_fu_438 : dense_1_out_12_1_r);

assign select_ln23_26_fu_1791_p3 = ((write_flag80_0_fu_450[0:0] === 1'b1) ? dense_1_out1316_081_fu_462 : dense_1_out_13_0_r);

assign select_ln23_27_fu_1798_p3 = ((write_flag83_0_fu_474[0:0] === 1'b1) ? dense_1_out1317_083_fu_482 : dense_1_out_13_1_r);

assign select_ln23_28_fu_1805_p3 = ((write_flag86_0_fu_478[0:0] === 1'b1) ? dense_1_out14_082_fu_470 : dense_1_out_14_0_r);

assign select_ln23_29_fu_1812_p3 = ((write_flag89_0_fu_466[0:0] === 1'b1) ? dense_1_out1418_080_fu_458 : dense_1_out_14_1_r);

assign select_ln23_2_fu_1623_p3 = ((write_flag8_0_fu_542[0:0] === 1'b1) ? dense_1_out12_092_fu_554 : dense_1_out_1_0_re);

assign select_ln23_30_fu_1819_p3 = ((write_flag93_0_fu_454[0:0] === 1'b1) ? dense_1_out1595_079_fu_446 : dense_1_out_15_0_r);

assign select_ln23_31_fu_1826_p3 = ((write_flag97_0_fu_442[0:0] === 1'b1) ? dense_1_out1519_077_fu_434 : dense_1_out_15_1_r);

assign select_ln23_32_fu_1833_p3 = ((write_flag101_0_fu_430[0:0] === 1'b1) ? dense_1_out16103_076_fu_422 : dense_1_out_16_0_r);

assign select_ln23_33_fu_1840_p3 = ((write_flag105_0_fu_418[0:0] === 1'b1) ? dense_1_out1620_074_fu_410 : dense_1_out_16_1_r);

assign select_ln23_34_fu_1847_p3 = ((write_flag108_0_fu_406[0:0] === 1'b1) ? dense_1_out17_073_fu_398 : dense_1_out_17_0_r);

assign select_ln23_35_fu_1854_p3 = ((write_flag111_0_fu_394[0:0] === 1'b1) ? dense_1_out1721_071_fu_386 : dense_1_out_17_1_r);

assign select_ln23_36_fu_1861_p3 = ((write_flag114_0_fu_382[0:0] === 1'b1) ? dense_1_out18_070_fu_374 : dense_1_out_18_0_r);

assign select_ln23_37_fu_1868_p3 = ((write_flag117_0_fu_370[0:0] === 1'b1) ? dense_1_out1822_068_fu_362 : dense_1_out_18_1_r);

assign select_ln23_38_fu_1875_p3 = ((write_flag120_0_fu_358[0:0] === 1'b1) ? dense_1_out19_067_fu_350 : dense_1_out_19_0_r);

assign select_ln23_39_fu_1882_p3 = ((write_flag123_0_fu_346[0:0] === 1'b1) ? dense_1_out1923_065_fu_338 : dense_1_out_19_1_r);

assign select_ln23_3_fu_1630_p3 = ((write_flag11_0_fu_566[0:0] === 1'b1) ? dense_1_out13_095_fu_578 : dense_1_out_1_1_re);

assign select_ln23_40_fu_1889_p3 = ((write_flag126_0_fu_334[0:0] === 1'b1) ? dense_1_out20_064_fu_326 : dense_1_out_20_0_r);

assign select_ln23_41_fu_1896_p3 = ((write_flag129_0_fu_322[0:0] === 1'b1) ? dense_1_out2024_062_fu_314 : dense_1_out_20_1_r);

assign select_ln23_42_fu_1903_p3 = ((write_flag132_0_fu_310[0:0] === 1'b1) ? dense_1_out21_061_fu_302 : dense_1_out_21_0_r);

assign select_ln23_43_fu_1910_p3 = ((write_flag135_0_fu_298[0:0] === 1'b1) ? dense_1_out2125_059_fu_290 : dense_1_out_21_1_r);

assign select_ln23_44_fu_1917_p3 = ((write_flag138_0_fu_286[0:0] === 1'b1) ? dense_1_out22_058_fu_278 : dense_1_out_22_0_r);

assign select_ln23_45_fu_1924_p3 = ((write_flag141_0_fu_274[0:0] === 1'b1) ? dense_1_out2226_056_fu_266 : dense_1_out_22_1_r);

assign select_ln23_46_fu_1931_p3 = ((write_flag144_0_fu_262[0:0] === 1'b1) ? dense_1_out23_055_fu_254 : dense_1_out_23_0_r);

assign select_ln23_47_fu_1938_p3 = ((write_flag147_0_fu_250[0:0] === 1'b1) ? dense_1_out2327_053_fu_242 : dense_1_out_23_1_r);

assign select_ln23_48_fu_1945_p3 = ((write_flag150_0_fu_238[0:0] === 1'b1) ? dense_1_out2428_052_fu_230 : dense_1_out_24_0_r);

assign select_ln23_49_fu_1952_p3 = ((write_flag153_0_fu_226[0:0] === 1'b1) ? dense_1_out2429_050_fu_218 : dense_1_out_24_1_r);

assign select_ln23_4_fu_1637_p3 = ((write_flag14_0_fu_590[0:0] === 1'b1) ? dense_1_out2_098_fu_602 : dense_1_out_2_0_re);

assign select_ln23_5_fu_1644_p3 = ((write_flag17_0_fu_614[0:0] === 1'b1) ? dense_1_out24_099_fu_610 : dense_1_out_2_1_re);

assign select_ln23_6_fu_1651_p3 = ((write_flag20_0_fu_606[0:0] === 1'b1) ? dense_1_out3_097_fu_598 : dense_1_out_3_0_re);

assign select_ln23_7_fu_1658_p3 = ((write_flag23_0_fu_594[0:0] === 1'b1) ? dense_1_out35_096_fu_586 : dense_1_out_3_1_re);

assign select_ln23_8_fu_1665_p3 = ((write_flag26_0_fu_582[0:0] === 1'b1) ? dense_1_out4_094_fu_574 : dense_1_out_4_0_re);

assign select_ln23_9_fu_1672_p3 = ((write_flag29_0_fu_570[0:0] === 1'b1) ? dense_1_out46_093_fu_562 : dense_1_out_4_1_re);

assign select_ln23_fu_1609_p3 = ((write_flag_0_fu_494[0:0] === 1'b1) ? dense_1_out_086_fu_506 : dense_1_out_0_0_re);

assign tmp_3_fu_2323_p4 = {{bitcast_ln19_fu_2320_p1[30:23]}};

assign trunc_ln19_fu_2333_p1 = bitcast_ln19_fu_2320_p1[22:0];

assign xor_ln17_10_fu_3068_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_11_fu_3018_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_12_fu_2968_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_13_fu_2918_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_14_fu_2868_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_15_fu_2818_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_16_fu_2768_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_17_fu_2718_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_18_fu_2668_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_19_fu_2618_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_1_fu_3518_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_20_fu_2568_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_21_fu_2518_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_22_fu_2468_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_23_fu_2418_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_24_fu_2368_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_2_fu_3468_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_3_fu_3418_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_4_fu_3368_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_5_fu_3318_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_6_fu_3268_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_7_fu_3218_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_8_fu_3168_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_9_fu_3118_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign xor_ln17_fu_3568_p2 = (tmp_5_reg_4569 ^ 1'd1);

assign zext_ln13_fu_1605_p1 = i_0_reg_957;

assign zext_ln14_4_fu_2271_p1 = j_0_reg_993;

assign zext_ln14_6_fu_2287_p1 = add_ln14_fu_2282_p2;

assign zext_ln14_fu_1601_p1 = i_0_reg_957;

always @ (posedge ap_clk) begin
    zext_ln14_reg_4531[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln13_reg_4536[14:6] <= 9'b000000000;
end

endmodule //dense_1
