/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 216 224)
	(text "rs232_encoder" (rect 5 0 65 12)(font "Arial" ))
	(text "inst" (rect 8 192 20 204)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "byte1[7..0]" (rect 0 0 41 12)(font "Arial" ))
		(text "byte1[7..0]" (rect 21 43 62 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "byte2[7..0]" (rect 0 0 42 12)(font "Arial" ))
		(text "byte2[7..0]" (rect 21 59 63 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "byte3[7..0]" (rect 0 0 42 12)(font "Arial" ))
		(text "byte3[7..0]" (rect 21 75 63 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "byte4[7..0]" (rect 0 0 43 12)(font "Arial" ))
		(text "byte4[7..0]" (rect 21 91 64 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "byte5[7..0]" (rect 0 0 42 12)(font "Arial" ))
		(text "byte5[7..0]" (rect 21 107 63 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "byte6[7..0]" (rect 0 0 42 12)(font "Arial" ))
		(text "byte6[7..0]" (rect 21 123 63 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "byte7[7..0]" (rect 0 0 42 12)(font "Arial" ))
		(text "byte7[7..0]" (rect 21 139 63 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "TX_rdy" (rect 0 0 31 12)(font "Arial" ))
		(text "TX_rdy" (rect 21 155 52 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 1))
	)
	(port
		(pt 200 32)
		(output)
		(text "TX_data[7..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "TX_data[7..0]" (rect 125 27 179 39)(font "Arial" ))
		(line (pt 200 32)(pt 184 32)(line_width 3))
	)
	(port
		(pt 200 48)
		(output)
		(text "TX_send" (rect 0 0 36 12)(font "Arial" ))
		(text "TX_send" (rect 143 43 179 55)(font "Arial" ))
		(line (pt 200 48)(pt 184 48)(line_width 1))
	)
	(parameter
		"clk_rate_hz"
		"48000000"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"txd_rate_hz"
		"20"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 184 192)(line_width 1))
	)
	(annotation_block (parameter)(rect 216 -64 316 16))
)
