description = "FPD DMA Channel 0"
[[register]]
  name = "ZDMA_ERR_CTRL"
  type = "mixed"
  width = 32
  description = "Enable/Disable a error response"
  default = "0x00000001"
  offset = "0x00000000"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "raz"
  [[register.field]]
    name = "APB_ERR_RES"
    bits = "0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_ISR"
  type = "mixed"
  width = 32
  description = "Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1."
  default = "0x00000000"
  offset = "0x00000100"
  [[register.field]]
    name = "RESERVED"
    bits = "31:12"
    type = "raz"
  [[register.field]]
    name = "DMA_PAUSE"
    bits = "11"
    type = "wtc"
  [[register.field]]
    name = "DMA_DONE"
    bits = "10"
    type = "wtc"
  [[register.field]]
    name = "AXI_WR_DATA"
    bits = "9"
    type = "wtc"
  [[register.field]]
    name = "AXI_RD_DATA"
    bits = "8"
    type = "wtc"
  [[register.field]]
    name = "AXI_RD_DST_DSCR"
    bits = "7"
    type = "wtc"
  [[register.field]]
    name = "AXI_RD_SRC_DSCR"
    bits = "6"
    type = "wtc"
  [[register.field]]
    name = "IRQ_DST_ACCT_ERR"
    bits = "5"
    type = "wtc"
  [[register.field]]
    name = "IRQ_SRC_ACCT_ERR"
    bits = "4"
    type = "wtc"
  [[register.field]]
    name = "BYTE_CNT_OVRFL"
    bits = "3"
    type = "wtc"
  [[register.field]]
    name = "DST_DSCR_DONE"
    bits = "2"
    type = "wtc"
    shortdesc = '''Interrupt is set at the completion of DST Descriptor element.'''
    longdesc = '''Completion indicates data has been written to the memory and BRESP has been received.'''
  [[register.field]]
    name = "SRC_DSCR_DONE"
    bits = "1"
    type = "wtc"
    shortdesc = '''Interrupt is set at the completion of SRC Descriptor.'''
    longdesc = '''Completion indicates data has been read, but it may be in DMA buffer (and not yet written to destination).'''
  [[register.field]]
    name = "INV_APB"
    bits = "0"
    type = "wtc"
[[register]]
  name = "ZDMA_CH_IMR"
  type = "mixed"
  width = 32
  description = "Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER."
  default = "0x00000FFF"
  offset = "0x00000104"
  [[register.field]]
    name = "RESERVED"
    bits = "31:12"
    type = "raz"
  [[register.field]]
    name = "DMA_PAUSE"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "DMA_DONE"
    bits = "10"
    type = "ro"
  [[register.field]]
    name = "AXI_WR_DATA"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "AXI_RD_DATA"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "AXI_RD_DST_DSCR"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "AXI_RD_SRC_DSCR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "IRQ_DST_ACCT_ERR"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "IRQ_SRC_ACCT_ERR"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "BYTE_CNT_OVRFL"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "DST_DSCR_DONE"
    bits = "2"
    type = "ro"
    shortdesc = '''Interrupt is set at the completion of DST Descriptor element.'''
    longdesc = '''Completion indicates data has been written to the memory and BRESP has been received.'''
  [[register.field]]
    name = "SRC_DSCR_DONE"
    bits = "1"
    type = "ro"
    shortdesc = '''Interrupt is set at the completion of SRC Descriptor.'''
    longdesc = '''Completion indicates data has been read, but it may be in DMA buffer (and not yet written to destination).'''
  [[register.field]]
    name = "INV_APB"
    bits = "0"
    type = "ro"
[[register]]
  name = "ZDMA_CH_IEN"
  type = "mixed"
  width = 32
  description = "Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)"
  default = "0x00000000"
  offset = "0x00000108"
  [[register.field]]
    name = "RESERVED"
    bits = "31:12"
    type = "raz"
  [[register.field]]
    name = "DMA_PAUSE"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "DMA_DONE"
    bits = "10"
    type = "wo"
  [[register.field]]
    name = "AXI_WR_DATA"
    bits = "9"
    type = "wo"
  [[register.field]]
    name = "AXI_RD_DATA"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "AXI_RD_DST_DSCR"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "AXI_RD_SRC_DSCR"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "IRQ_DST_ACCT_ERR"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "IRQ_SRC_ACCT_ERR"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "BYTE_CNT_OVRFL"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "DST_DSCR_DONE"
    bits = "2"
    type = "wo"
    shortdesc = '''Interrupt is set at the completion of DST Descriptor element.'''
    longdesc = '''Completion indicates data has been written to the memory and BRESP has been received.'''
  [[register.field]]
    name = "SRC_DSCR_DONE"
    bits = "1"
    type = "wo"
    shortdesc = '''Interrupt is set at the completion of SRC Descriptor.'''
    longdesc = '''Completion indicates data has been read, but it may be in DMA buffer (and not yet written to destination).'''
  [[register.field]]
    name = "INV_APB"
    bits = "0"
    type = "wo"
[[register]]
  name = "ZDMA_CH_IDS"
  type = "mixed"
  width = 32
  description = "Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)"
  default = "0x00000000"
  offset = "0x0000010C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:12"
    type = "raz"
  [[register.field]]
    name = "DMA_PAUSE"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "DMA_DONE"
    bits = "10"
    type = "wo"
  [[register.field]]
    name = "AXI_WR_DATA"
    bits = "9"
    type = "wo"
  [[register.field]]
    name = "AXI_RD_DATA"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "AXI_RD_DST_DSCR"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "AXI_RD_SRC_DSCR"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "IRQ_DST_ACCT_ERR"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "IRQ_SRC_ACCT_ERR"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "BYTE_CNT_OVRFL"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "DST_DSCR_DONE"
    bits = "2"
    type = "wo"
    shortdesc = '''Interrupt is set at the completion of DST Descriptor element.'''
    longdesc = '''Completion indicates data has been written to the memory and BRESP has been received.'''
  [[register.field]]
    name = "SRC_DSCR_DONE"
    bits = "1"
    type = "wo"
    shortdesc = '''Interrupt is set at the completion of SRC Descriptor.'''
    longdesc = '''Completion indicates data has been read, but it may be in DMA buffer (and not yet written to destination).'''
  [[register.field]]
    name = "INV_APB"
    bits = "0"
    type = "wo"
[[register]]
  name = "ZDMA_CH_CTRL0"
  type = "mixed"
  width = 32
  description = "Channel Control Register 0"
  default = "0x00000080"
  offset = "0x00000110"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "raz"
[[register.field]]
name = "OVR_FETCH"
bits = "7"
type = "rw"
[[register.field]]
name = "POINT_TYPE"
bits = "6"
type = "rw"
shortdesc = '''Simple mode or in memory descriptors'''
longdesc = '''Descriptor (DMA command) from APB register space. 1: Scatter-gather mode DMA. Descriptor are stored in Memory. This field must remain stable while DMA Channel is enabled'''
[[register.field.enum]]
name = "SIMPLE"
value = 0
description = "Use register descriptor"
[[register.field.enum]]
name = "MEMORY"
value = 0
description = "Use memory (scatter-gather) based descriptors"
[[register.field]]
name = "MODE"
bits = "5:4"
type = "rw"
[[register.field.enum]]
name = "NORMAL"
value = 0
description = "Normal read & write DMA (default)"
[[register.field.enum]]
name = "WRITE_ONLY"
value = 1
description = "Write only(uses data from WR_DMA_DATA*)"
[[register.field.enum]]
name = "READ_ONLY"
value = 2
description = "Read only"
[[register.field]]
name = "RATE_CTRL"
bits = "3"
type = "rw"
[[register.field]]
name = "CONT_ADDR"
bits = "2"
type = "rw"
[[register.field]]
name = "CONT"
    bits = "1"
    type = "wo"
    shortdesc = '''Setting to 1 unpause (restarts from current position) the pauseed DMA SW sets this 1 to trigger.'''
    longdesc = '''When DMA is unpaused , then hardware clears this bit. SW clear has no effect on it'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "raz"
[[register]]
  name = "ZDMA_CH_CTRL1"
  type = "mixed"
  width = 32
  description = "Channel Flow Control Register"
  default = "0x000003FF"
  offset = "0x00000114"
  [[register.field]]
    name = "RESERVED"
    bits = "31:10"
    type = "raz"
  [[register.field]]
    name = "SRC_ISSUE"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_FCI"
  type = "mixed"
  width = 32
  description = "Channel Control Register 1"
  default = "0x00000000"
  offset = "0x00000118"
  [[register.field]]
    name = "RESERVED"
    bits = "31:6"
    type = "raz"
  [[register.field]]
    name = "PROG_CELL_CNT"
    bits = "3:2"
    type = "rw"
    shortdesc = '''This field is used when flow control interface is enabled and it is attached to the DST side.'''
    longdesc = '''These register fields can be used to limit the common buffer usage of the flow controlled channel. When FCI is controlling the write side, read DMA side is not controlled and may use the entire common buffer. This might starve/limit the bandwidth of other DMA channels. By programming the PROG_CELL_CNT, user can limit the number of 128/64 bit entries used by channel in common buffer. Maximum number of entries used by a channel: 0 = 32 + AxLEN 1 = 64 + AxLEN 2 = 128+AxLEN 3 = 256'''
  [[register.field]]
    name = "SIDE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_STATUS"
  type = "mixed"
  width = 32
  description = "Channel Status Register"
  default = "0x00000000"
  offset = "0x0000011C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
  [[register.field]]
    name = "STATE"
    bits = "1:0"
    type = "ro"
    shortdesc = '''00: Done with no error (as a result Enable bit is cleared by HW) 01: pauseed with no error (as a result Enable bit remains set).'''
    longdesc = '''10: DMA is busy transferring 11: DMA done with error (error condition captured in otherregisters) This bit is cleared by HW when Enable or Unpause is set to 1.'''
[[register]]
  name = "ZDMA_CH_DATA_ATTR"
  type = "mixed"
  width = 32
  description = "Channel DATA AXI parameter Register"
  default = "0x0483D20F"
  offset = "0x00000120"
  [[register.field]]
    name = "RESERVED"
    bits = "31:28"
    type = "raz"
  [[register.field]]
    name = "ARBURST"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "ARCACHE"
    bits = "25:22"
    type = "rw"
  [[register.field]]
    name = "ARQOS"
    bits = "21:18"
    type = "rw"
  [[register.field]]
    name = "ARLEN"
    bits = "17:14"
    type = "rw"
    shortdesc = '''AXI Length for Data Read.'''
    longdesc = '''DMA support power of 2 values for ARLEN. User can provide the length value as power of two number. 0 = 2^0 = 1 1 = 2^1 = 2 2 = 2^2 = 4 3 = 2^3 = 8 4 = 2^4 = 16 5 = 2^5 = 16 four or greater always result in AXI length of 0xF.'''
  [[register.field]]
    name = "AWBURST"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "AWCACHE"
    bits = "11:8"
    type = "rw"
  [[register.field]]
    name = "AWQOS"
    bits = "7:4"
    type = "rw"
  [[register.field]]
    name = "AWLEN"
    bits = "3:0"
    type = "rw"
    shortdesc = '''AXI Length for Data Write.'''
    longdesc = '''DMA support power of 2 values for AWLEN. User can provide the length value as power of two number. 0 = 2^0 = 1 1 = 2^1 = 2 2 = 2^2 = 4 3 = 2^3 = 8 4 = 2^4 = 16 5 = 2^5 = 16 four or greater always result in AXI length of 0xF.'''
[[register]]
  name = "ZDMA_CH_DSCR_ATTR"
  type = "mixed"
  width = 32
  description = "Channel DSCR AXI parameter Register"
  default = "0x00000000"
  offset = "0x00000124"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "raz"
  [[register.field]]
    name = "AXCOHRNT"
    bits = "8"
    type = "rw"
    shortdesc = '''This field is only valid for LPD-DMA.'''
    longdesc = '''FPD-DMA does not support coherency at descriptor and data. 0: AXI transactions generated for the descriptor read are marked Non-coherent 1: AXI transactions generated for the descriptor read are marked coherent'''
  [[register.field]]
    name = "AXCACHE"
    bits = "7:4"
    type = "rw"
  [[register.field]]
    name = "AXQOS"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_SRC_DSCR_WORD0"
  type = "rw"
  width = 32
  description = "SRC DSCR Word 0"
  default = "0x00000000"
  offset = "0x00000128"
  [[register.field]]
    name = "LSB"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_SRC_DSCR_WORD1"
  type = "mixed"
  width = 32
  description = "SRC DSCR Word 1"
  default = "0x00000000"
  offset = "0x0000012C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "MSB"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_SRC_DSCR_WORD2"
  type = "mixed"
  width = 32
  description = "SRC DSCR Word 2"
  default = "0x00000000"
  offset = "0x00000130"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "raz"
  [[register.field]]
    name = "SIZE"
    bits = "29:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_SRC_DSCR_WORD3"
  type = "mixed"
  width = 32
  description = "SRC DSCR Word 3"
  default = "0x00000000"
  offset = "0x00000134"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "raz"
  [[register.field]]
    name = "CMD"
    bits = "4:3"
    type = "rw"
    shortdesc = '''00: Next descriptor is valid 01: Pause after completing this descriptor 10: STOP after completing this descriptor 11: Reserved This fields are not used in simple mode.'''
    longdesc = '''This is provided for consistant view between simple mode cmds and SG descriptors'''
  [[register.field]]
    name = "INTR"
    bits = "2"
    type = "rw"
    shortdesc = '''0: Completion interrupt is not required 1: Interrupt is set at the completion of this element.'''
    longdesc = '''Completion indicates data has been read, but it may be in DMA buffer (and not yet written to destination).'''
  [[register.field]]
    name = "TYPE"
    bits = "1"
    type = "rw"
    shortdesc = '''0: Current descriptor size is 128bit (linear) 1: Current descriptor size is 256bit (link list) This fields are not used in simple mode.'''
    longdesc = '''This is provided for consistant view between simple mode cmds and SG descriptors'''
  [[register.field]]
    name = "COHRNT"
    bits = "0"
    type = "rw"
    shortdesc = '''This field is only valid for LPD-DMA.'''
    longdesc = '''FPD-DMA does not support coherency at descriptor and data. 0: AXI transactions generated to process the descriptor payload are marked Non-coherent 1: AXI transaction generated to process the descriptor payload are marked coherent'''
[[register]]
  name = "ZDMA_CH_DST_DSCR_WORD0"
  type = "rw"
  width = 32
  description = "DST DSCR Word 0"
  default = "0x00000000"
  offset = "0x00000138"
  [[register.field]]
    name = "LSB"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_DST_DSCR_WORD1"
  type = "mixed"
  width = 32
  description = "DST DSCR Word 1"
  default = "0x00000000"
  offset = "0x0000013C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "MSB"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_DST_DSCR_WORD2"
  type = "mixed"
  width = 32
  description = "DST DSCR Word 2"
  default = "0x00000000"
  offset = "0x00000140"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "raz"
  [[register.field]]
    name = "SIZE"
    bits = "29:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_DST_DSCR_WORD3"
  type = "mixed"
  width = 32
  description = "DST DSCR Word 3"
  default = "0x00000000"
  offset = "0x00000144"
  [[register.field]]
    name = "RESERVED"
    bits = "31:3"
    type = "raz"
  [[register.field]]
    name = "INTR"
    bits = "2"
    type = "rw"
    shortdesc = '''0: Completion interrupt is not required 1: Interrupt is set at the completion of this element.'''
    longdesc = '''Completion indicates data has been written to the memory and BRESP has been received.'''
  [[register.field]]
    name = "RESERVED"
    bits = "1"
    type = "raz"
  [[register.field]]
    name = "COHRNT"
    bits = "0"
    type = "rw"
    shortdesc = '''This field is only valid for LPD-DMA.'''
    longdesc = '''FPD-DMA does not support coherency at descriptor and data. 0: AXI transactions generated to process the descriptor payload are marked Non-coherent 1: AXI transaction generated to process the descriptor payload are marked coherent'''
[[register]]
  name = "ZDMA_CH_WR_ONLY_WORD0"
  type = "rw"
  width = 32
  description = "Write Only Data Word 0"
  default = "0x00000000"
  offset = "0x00000148"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_WR_ONLY_WORD1"
  type = "rw"
  width = 32
  description = "Write Only Data Word 1"
  default = "0x00000000"
  offset = "0x0000014C"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_WR_ONLY_WORD2"
  type = "rw"
  width = 32
  description = "Write Only Data Word 2"
  default = "0x00000000"
  offset = "0x00000150"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_WR_ONLY_WORD3"
  type = "rw"
  width = 32
  description = "Write Only Data Word 3"
  default = "0x00000000"
  offset = "0x00000154"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_SRC_START_LSB"
  type = "rw"
  width = 32
  description = "SRC DSCR Start Address LSB Regiser"
  default = "0x00000000"
  offset = "0x00000158"
  [[register.field]]
    name = "ADDR"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_SRC_START_MSB"
  type = "mixed"
  width = 32
  description = "SRC DSCR Start Address MSB Regiser"
  default = "0x00000000"
  offset = "0x0000015C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "ADDR"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_DST_START_LSB"
  type = "rw"
  width = 32
  description = "DST DSCR Start Address LSB Regiser"
  default = "0x00000000"
  offset = "0x00000160"
  [[register.field]]
    name = "ADDR"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_DST_START_MSB"
  type = "mixed"
  width = 32
  description = "DST DSCR Start Address MSB Regiser"
  default = "0x00000000"
  offset = "0x00000164"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
  [[register.field]]
    name = "ADDR"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_RATE_CTRL"
  type = "mixed"
  width = 32
  description = "Rate Control Count Register"
  default = "0x00000000"
  offset = "0x0000018C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:12"
    type = "raz"
  [[register.field]]
    name = "CNT"
    bits = "11:0"
    type = "rw"
[[register]]
  name = "ZDMA_CH_IRQ_SRC_ACCT"
  type = "mixed"
  width = 32
  description = "SRC Interrupt Account Count Register"
  default = "0x00000000"
  offset = "0x00000190"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "raz"
  [[register.field]]
    name = "CNT"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "ZDMA_CH_IRQ_DST_ACCT"
  type = "mixed"
  width = 32
  description = "DST Interrupt Account Count Register"
  default = "0x00000000"
  offset = "0x00000194"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "raz"
  [[register.field]]
    name = "CNT"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "ZDMA_CH_CTRL2"
  type = "mixed"
  width = 32
  description = "zDMA Control Register 2"
  default = "0x00000000"
  offset = "0x00000200"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "raz"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
    shortdesc = '''Channel is enabled SW sets this 1 to trigger.'''
    longdesc = '''If DMA channel is in pause and this bit is cleared by software then DMA channel goes to disable state when SW set CONT bit. HW clears this flag after finishing DMA opertion.'''
