--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf FPGA.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW0         |    2.435(R)|      SLOW  |   -0.853(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A<0>        |        11.718(R)|      SLOW  |         5.134(R)|      FAST  |CLK_BUFGP         |   0.000|
A<1>        |        10.884(R)|      SLOW  |         4.699(R)|      FAST  |CLK_BUFGP         |   0.000|
A<2>        |        10.805(R)|      SLOW  |         4.687(R)|      FAST  |CLK_BUFGP         |   0.000|
A<3>        |        11.075(R)|      SLOW  |         4.804(R)|      FAST  |CLK_BUFGP         |   0.000|
A<4>        |        11.050(R)|      SLOW  |         4.824(R)|      FAST  |CLK_BUFGP         |   0.000|
A<5>        |        11.258(R)|      SLOW  |         4.901(R)|      FAST  |CLK_BUFGP         |   0.000|
A<6>        |        11.029(R)|      SLOW  |         4.803(R)|      FAST  |CLK_BUFGP         |   0.000|
A<7>        |        13.736(R)|      SLOW  |         6.226(R)|      FAST  |CLK_BUFGP         |   0.000|
A<8>        |        12.323(R)|      SLOW  |         5.596(R)|      FAST  |CLK_BUFGP         |   0.000|
A<9>        |        12.246(R)|      SLOW  |         5.571(R)|      FAST  |CLK_BUFGP         |   0.000|
A<10>       |        11.973(R)|      SLOW  |         5.440(R)|      FAST  |CLK_BUFGP         |   0.000|
A<11>       |        12.418(R)|      SLOW  |         5.687(R)|      FAST  |CLK_BUFGP         |   0.000|
A<12>       |        11.359(R)|      SLOW  |         5.005(R)|      FAST  |CLK_BUFGP         |   0.000|
A<13>       |        11.120(R)|      SLOW  |         4.864(R)|      FAST  |CLK_BUFGP         |   0.000|
A<14>       |        11.234(R)|      SLOW  |         4.966(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<0>       |        11.366(R)|      SLOW  |         4.905(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<1>       |        11.364(R)|      SLOW  |         4.992(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<2>       |        11.067(R)|      SLOW  |         4.729(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<3>       |        10.357(R)|      SLOW  |         4.338(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<4>       |        11.074(R)|      SLOW  |         4.738(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<5>       |        10.724(R)|      SLOW  |         4.533(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<6>       |        10.452(R)|      SLOW  |         4.377(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<7>       |        10.582(R)|      SLOW  |         4.506(R)|      FAST  |CLK_BUFGP         |   0.000|
OE          |        10.290(R)|      SLOW  |         4.417(R)|      FAST  |CLK_BUFGP         |   0.000|
WE          |        11.569(R)|      SLOW  |         4.991(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.497|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 25 21:32:01 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



