Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 2dc18f4cf8dd4f06a3f1105f0e9e1ff1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot Addr_Counter_behav xil_defaultlib.Addr_Counter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.addr_counter
Built simulation snapshot Addr_Counter_behav
