vhdl xil_defaultlib  \
"../../../bd/design_5/ip/design_5_processing_system7_0_0/design_5_processing_system7_0_0_sim_netlist.vhdl" \
"../../../../project_1.srcs/sources_1/bd/design_5/ipshared/2f15/hdl/vhdl/do_convolution_libkb.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_5/ipshared/2f15/hdl/vhdl/do_convolution.vhd" \
"../../../bd/design_5/ip/design_5_do_convolution_0_0/sim/design_5_do_convolution_0_0.vhd" \
"../../../bd/design_5/ip/design_5_axi_fifo_mm_s_0_0/design_5_axi_fifo_mm_s_0_0_sim_netlist.vhdl" \
"../../../bd/design_5/ip/design_5_axi_timer_0_0/sim/design_5_axi_timer_0_0.vhd" \
"../../../bd/design_5/ip/design_5_rst_ps7_0_100M_0/sim/design_5_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_5/ip/design_5_xbar_0/design_5_xbar_0_sim_netlist.vhdl" \
"../../../bd/design_5/sim/design_5.vhd" \
"../../../bd/design_5/ip/design_5_auto_pc_0/design_5_auto_pc_0_sim_netlist.vhdl" \

nosort
