// Seed: 1934441261
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3
    , id_16,
    input id_4,
    input id_5,
    output id_6,
    output id_7,
    input id_8,
    input id_9,
    input id_10,
    input id_11,
    output id_12,
    input id_13,
    input id_14,
    input logic id_15
);
  logic id_17, id_18;
  logic id_19;
  logic id_20;
  logic id_21 = 1 & id_17;
  logic id_22;
  logic id_23;
  logic id_24;
endmodule
module module_1 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  always @(id_5 && id_5, id_11) id_12 = id_2;
  assign id_0 = !1;
  logic id_16;
  logic id_17;
endmodule
