// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "systolic_array.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_lv<4> systolic_array::ap_const_lv4_0 = "0000";
const sc_logic systolic_array::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<32> systolic_array::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_logic systolic_array::ap_const_logic_1 = sc_dt::Log_1;
const sc_lv<2> systolic_array::ap_const_lv2_0 = "00";
const sc_lv<2> systolic_array::ap_const_lv2_1 = "1";
const bool systolic_array::ap_const_boolean_1 = true;

systolic_array::systolic_array(sc_module_name name) : sc_module(name), mVcdFile(0) {
    Loop_l_data_load_k_p_U0 = new Loop_l_data_load_k_p("Loop_l_data_load_k_p_U0");
    Loop_l_data_load_k_p_U0->ap_clk(ap_clk);
    Loop_l_data_load_k_p_U0->ap_rst(ap_rst);
    Loop_l_data_load_k_p_U0->ap_start(Loop_l_data_load_k_p_U0_ap_start);
    Loop_l_data_load_k_p_U0->ap_done(Loop_l_data_load_k_p_U0_ap_done);
    Loop_l_data_load_k_p_U0->ap_continue(Loop_l_data_load_k_p_U0_ap_continue);
    Loop_l_data_load_k_p_U0->ap_idle(Loop_l_data_load_k_p_U0_ap_idle);
    Loop_l_data_load_k_p_U0->ap_ready(Loop_l_data_load_k_p_U0_ap_ready);
    Loop_l_data_load_k_p_U0->v0_0_address0(Loop_l_data_load_k_p_U0_v0_0_address0);
    Loop_l_data_load_k_p_U0->v0_0_ce0(Loop_l_data_load_k_p_U0_v0_0_ce0);
    Loop_l_data_load_k_p_U0->v0_0_q0(v0_0_q0);
    Loop_l_data_load_k_p_U0->A_fifo_0_0_V_din(Loop_l_data_load_k_p_U0_A_fifo_0_0_V_din);
    Loop_l_data_load_k_p_U0->A_fifo_0_0_V_full_n(A_fifo_0_0_V_full_n);
    Loop_l_data_load_k_p_U0->A_fifo_0_0_V_write(Loop_l_data_load_k_p_U0_A_fifo_0_0_V_write);
    Loop_l_data_load_k_p_U0->v0_1_address0(Loop_l_data_load_k_p_U0_v0_1_address0);
    Loop_l_data_load_k_p_U0->v0_1_ce0(Loop_l_data_load_k_p_U0_v0_1_ce0);
    Loop_l_data_load_k_p_U0->v0_1_q0(v0_1_q0);
    Loop_l_data_load_k_p_U0->A_fifo_1_0_V_din(Loop_l_data_load_k_p_U0_A_fifo_1_0_V_din);
    Loop_l_data_load_k_p_U0->A_fifo_1_0_V_full_n(A_fifo_1_0_V_full_n);
    Loop_l_data_load_k_p_U0->A_fifo_1_0_V_write(Loop_l_data_load_k_p_U0_A_fifo_1_0_V_write);
    Loop_l_data_load_k_p_U0->v1_0_address0(Loop_l_data_load_k_p_U0_v1_0_address0);
    Loop_l_data_load_k_p_U0->v1_0_ce0(Loop_l_data_load_k_p_U0_v1_0_ce0);
    Loop_l_data_load_k_p_U0->v1_0_q0(v1_0_q0);
    Loop_l_data_load_k_p_U0->B_fifo_0_0_V_din(Loop_l_data_load_k_p_U0_B_fifo_0_0_V_din);
    Loop_l_data_load_k_p_U0->B_fifo_0_0_V_full_n(B_fifo_0_0_V_full_n);
    Loop_l_data_load_k_p_U0->B_fifo_0_0_V_write(Loop_l_data_load_k_p_U0_B_fifo_0_0_V_write);
    Loop_l_data_load_k_p_U0->v1_1_address0(Loop_l_data_load_k_p_U0_v1_1_address0);
    Loop_l_data_load_k_p_U0->v1_1_ce0(Loop_l_data_load_k_p_U0_v1_1_ce0);
    Loop_l_data_load_k_p_U0->v1_1_q0(v1_1_q0);
    Loop_l_data_load_k_p_U0->B_fifo_1_0_V_din(Loop_l_data_load_k_p_U0_B_fifo_1_0_V_din);
    Loop_l_data_load_k_p_U0->B_fifo_1_0_V_full_n(B_fifo_1_0_V_full_n);
    Loop_l_data_load_k_p_U0->B_fifo_1_0_V_write(Loop_l_data_load_k_p_U0_B_fifo_1_0_V_write);
    Loop_l_PE_0_0_k1_pro_U0 = new Loop_l_PE_0_0_k1_pro("Loop_l_PE_0_0_k1_pro_U0");
    Loop_l_PE_0_0_k1_pro_U0->ap_clk(ap_clk);
    Loop_l_PE_0_0_k1_pro_U0->ap_rst(ap_rst);
    Loop_l_PE_0_0_k1_pro_U0->ap_start(Loop_l_PE_0_0_k1_pro_U0_ap_start);
    Loop_l_PE_0_0_k1_pro_U0->ap_done(Loop_l_PE_0_0_k1_pro_U0_ap_done);
    Loop_l_PE_0_0_k1_pro_U0->ap_continue(Loop_l_PE_0_0_k1_pro_U0_ap_continue);
    Loop_l_PE_0_0_k1_pro_U0->ap_idle(Loop_l_PE_0_0_k1_pro_U0_ap_idle);
    Loop_l_PE_0_0_k1_pro_U0->ap_ready(Loop_l_PE_0_0_k1_pro_U0_ap_ready);
    Loop_l_PE_0_0_k1_pro_U0->A_fifo_0_0_V_dout(A_fifo_0_0_V_dout);
    Loop_l_PE_0_0_k1_pro_U0->A_fifo_0_0_V_empty_n(A_fifo_0_0_V_empty_n);
    Loop_l_PE_0_0_k1_pro_U0->A_fifo_0_0_V_read(Loop_l_PE_0_0_k1_pro_U0_A_fifo_0_0_V_read);
    Loop_l_PE_0_0_k1_pro_U0->B_fifo_0_0_V_dout(B_fifo_0_0_V_dout);
    Loop_l_PE_0_0_k1_pro_U0->B_fifo_0_0_V_empty_n(B_fifo_0_0_V_empty_n);
    Loop_l_PE_0_0_k1_pro_U0->B_fifo_0_0_V_read(Loop_l_PE_0_0_k1_pro_U0_B_fifo_0_0_V_read);
    Loop_l_PE_0_0_k1_pro_U0->v2_0_0_i(v2_0_0_i);
    Loop_l_PE_0_0_k1_pro_U0->v2_0_0_o(Loop_l_PE_0_0_k1_pro_U0_v2_0_0_o);
    Loop_l_PE_0_0_k1_pro_U0->v2_0_0_o_ap_vld(Loop_l_PE_0_0_k1_pro_U0_v2_0_0_o_ap_vld);
    Loop_l_PE_0_0_k1_pro_U0->A_fifo_0_1_V_din(Loop_l_PE_0_0_k1_pro_U0_A_fifo_0_1_V_din);
    Loop_l_PE_0_0_k1_pro_U0->A_fifo_0_1_V_full_n(A_fifo_0_1_V_full_n);
    Loop_l_PE_0_0_k1_pro_U0->A_fifo_0_1_V_write(Loop_l_PE_0_0_k1_pro_U0_A_fifo_0_1_V_write);
    Loop_l_PE_0_0_k1_pro_U0->B_fifo_0_1_V_din(Loop_l_PE_0_0_k1_pro_U0_B_fifo_0_1_V_din);
    Loop_l_PE_0_0_k1_pro_U0->B_fifo_0_1_V_full_n(B_fifo_0_1_V_full_n);
    Loop_l_PE_0_0_k1_pro_U0->B_fifo_0_1_V_write(Loop_l_PE_0_0_k1_pro_U0_B_fifo_0_1_V_write);
    Loop_l_PE_0_1_k2_pro_U0 = new Loop_l_PE_0_1_k2_pro("Loop_l_PE_0_1_k2_pro_U0");
    Loop_l_PE_0_1_k2_pro_U0->ap_clk(ap_clk);
    Loop_l_PE_0_1_k2_pro_U0->ap_rst(ap_rst);
    Loop_l_PE_0_1_k2_pro_U0->ap_start(Loop_l_PE_0_1_k2_pro_U0_ap_start);
    Loop_l_PE_0_1_k2_pro_U0->start_full_n(start_for_Loop_l_data_drain_k5_U0_full_n);
    Loop_l_PE_0_1_k2_pro_U0->ap_done(Loop_l_PE_0_1_k2_pro_U0_ap_done);
    Loop_l_PE_0_1_k2_pro_U0->ap_continue(Loop_l_PE_0_1_k2_pro_U0_ap_continue);
    Loop_l_PE_0_1_k2_pro_U0->ap_idle(Loop_l_PE_0_1_k2_pro_U0_ap_idle);
    Loop_l_PE_0_1_k2_pro_U0->ap_ready(Loop_l_PE_0_1_k2_pro_U0_ap_ready);
    Loop_l_PE_0_1_k2_pro_U0->start_out(Loop_l_PE_0_1_k2_pro_U0_start_out);
    Loop_l_PE_0_1_k2_pro_U0->start_write(Loop_l_PE_0_1_k2_pro_U0_start_write);
    Loop_l_PE_0_1_k2_pro_U0->A_fifo_0_1_V_dout(A_fifo_0_1_V_dout);
    Loop_l_PE_0_1_k2_pro_U0->A_fifo_0_1_V_empty_n(A_fifo_0_1_V_empty_n);
    Loop_l_PE_0_1_k2_pro_U0->A_fifo_0_1_V_read(Loop_l_PE_0_1_k2_pro_U0_A_fifo_0_1_V_read);
    Loop_l_PE_0_1_k2_pro_U0->B_fifo_1_0_V_dout(B_fifo_1_0_V_dout);
    Loop_l_PE_0_1_k2_pro_U0->B_fifo_1_0_V_empty_n(B_fifo_1_0_V_empty_n);
    Loop_l_PE_0_1_k2_pro_U0->B_fifo_1_0_V_read(Loop_l_PE_0_1_k2_pro_U0_B_fifo_1_0_V_read);
    Loop_l_PE_0_1_k2_pro_U0->v2_0_1_i(v2_0_1_i);
    Loop_l_PE_0_1_k2_pro_U0->v2_0_1_o(Loop_l_PE_0_1_k2_pro_U0_v2_0_1_o);
    Loop_l_PE_0_1_k2_pro_U0->v2_0_1_o_ap_vld(Loop_l_PE_0_1_k2_pro_U0_v2_0_1_o_ap_vld);
    Loop_l_PE_0_1_k2_pro_U0->A_fifo_0_2_V_din(Loop_l_PE_0_1_k2_pro_U0_A_fifo_0_2_V_din);
    Loop_l_PE_0_1_k2_pro_U0->A_fifo_0_2_V_full_n(A_fifo_0_2_V_full_n);
    Loop_l_PE_0_1_k2_pro_U0->A_fifo_0_2_V_write(Loop_l_PE_0_1_k2_pro_U0_A_fifo_0_2_V_write);
    Loop_l_PE_0_1_k2_pro_U0->B_fifo_1_1_V_din(Loop_l_PE_0_1_k2_pro_U0_B_fifo_1_1_V_din);
    Loop_l_PE_0_1_k2_pro_U0->B_fifo_1_1_V_full_n(B_fifo_1_1_V_full_n);
    Loop_l_PE_0_1_k2_pro_U0->B_fifo_1_1_V_write(Loop_l_PE_0_1_k2_pro_U0_B_fifo_1_1_V_write);
    Loop_l_PE_1_0_k3_pro_U0 = new Loop_l_PE_1_0_k3_pro("Loop_l_PE_1_0_k3_pro_U0");
    Loop_l_PE_1_0_k3_pro_U0->ap_clk(ap_clk);
    Loop_l_PE_1_0_k3_pro_U0->ap_rst(ap_rst);
    Loop_l_PE_1_0_k3_pro_U0->ap_start(Loop_l_PE_1_0_k3_pro_U0_ap_start);
    Loop_l_PE_1_0_k3_pro_U0->ap_done(Loop_l_PE_1_0_k3_pro_U0_ap_done);
    Loop_l_PE_1_0_k3_pro_U0->ap_continue(Loop_l_PE_1_0_k3_pro_U0_ap_continue);
    Loop_l_PE_1_0_k3_pro_U0->ap_idle(Loop_l_PE_1_0_k3_pro_U0_ap_idle);
    Loop_l_PE_1_0_k3_pro_U0->ap_ready(Loop_l_PE_1_0_k3_pro_U0_ap_ready);
    Loop_l_PE_1_0_k3_pro_U0->A_fifo_1_0_V_dout(A_fifo_1_0_V_dout);
    Loop_l_PE_1_0_k3_pro_U0->A_fifo_1_0_V_empty_n(A_fifo_1_0_V_empty_n);
    Loop_l_PE_1_0_k3_pro_U0->A_fifo_1_0_V_read(Loop_l_PE_1_0_k3_pro_U0_A_fifo_1_0_V_read);
    Loop_l_PE_1_0_k3_pro_U0->B_fifo_0_1_V_dout(B_fifo_0_1_V_dout);
    Loop_l_PE_1_0_k3_pro_U0->B_fifo_0_1_V_empty_n(B_fifo_0_1_V_empty_n);
    Loop_l_PE_1_0_k3_pro_U0->B_fifo_0_1_V_read(Loop_l_PE_1_0_k3_pro_U0_B_fifo_0_1_V_read);
    Loop_l_PE_1_0_k3_pro_U0->v2_1_0_i(v2_1_0_i);
    Loop_l_PE_1_0_k3_pro_U0->v2_1_0_o(Loop_l_PE_1_0_k3_pro_U0_v2_1_0_o);
    Loop_l_PE_1_0_k3_pro_U0->v2_1_0_o_ap_vld(Loop_l_PE_1_0_k3_pro_U0_v2_1_0_o_ap_vld);
    Loop_l_PE_1_0_k3_pro_U0->A_fifo_1_1_V_din(Loop_l_PE_1_0_k3_pro_U0_A_fifo_1_1_V_din);
    Loop_l_PE_1_0_k3_pro_U0->A_fifo_1_1_V_full_n(A_fifo_1_1_V_full_n);
    Loop_l_PE_1_0_k3_pro_U0->A_fifo_1_1_V_write(Loop_l_PE_1_0_k3_pro_U0_A_fifo_1_1_V_write);
    Loop_l_PE_1_0_k3_pro_U0->B_fifo_0_2_V_din(Loop_l_PE_1_0_k3_pro_U0_B_fifo_0_2_V_din);
    Loop_l_PE_1_0_k3_pro_U0->B_fifo_0_2_V_full_n(B_fifo_0_2_V_full_n);
    Loop_l_PE_1_0_k3_pro_U0->B_fifo_0_2_V_write(Loop_l_PE_1_0_k3_pro_U0_B_fifo_0_2_V_write);
    Loop_l_PE_1_1_k4_pro_U0 = new Loop_l_PE_1_1_k4_pro("Loop_l_PE_1_1_k4_pro_U0");
    Loop_l_PE_1_1_k4_pro_U0->ap_clk(ap_clk);
    Loop_l_PE_1_1_k4_pro_U0->ap_rst(ap_rst);
    Loop_l_PE_1_1_k4_pro_U0->ap_start(Loop_l_PE_1_1_k4_pro_U0_ap_start);
    Loop_l_PE_1_1_k4_pro_U0->ap_done(Loop_l_PE_1_1_k4_pro_U0_ap_done);
    Loop_l_PE_1_1_k4_pro_U0->ap_continue(Loop_l_PE_1_1_k4_pro_U0_ap_continue);
    Loop_l_PE_1_1_k4_pro_U0->ap_idle(Loop_l_PE_1_1_k4_pro_U0_ap_idle);
    Loop_l_PE_1_1_k4_pro_U0->ap_ready(Loop_l_PE_1_1_k4_pro_U0_ap_ready);
    Loop_l_PE_1_1_k4_pro_U0->A_fifo_1_1_V_dout(A_fifo_1_1_V_dout);
    Loop_l_PE_1_1_k4_pro_U0->A_fifo_1_1_V_empty_n(A_fifo_1_1_V_empty_n);
    Loop_l_PE_1_1_k4_pro_U0->A_fifo_1_1_V_read(Loop_l_PE_1_1_k4_pro_U0_A_fifo_1_1_V_read);
    Loop_l_PE_1_1_k4_pro_U0->B_fifo_1_1_V_dout(B_fifo_1_1_V_dout);
    Loop_l_PE_1_1_k4_pro_U0->B_fifo_1_1_V_empty_n(B_fifo_1_1_V_empty_n);
    Loop_l_PE_1_1_k4_pro_U0->B_fifo_1_1_V_read(Loop_l_PE_1_1_k4_pro_U0_B_fifo_1_1_V_read);
    Loop_l_PE_1_1_k4_pro_U0->v2_1_1_i(v2_1_1_i);
    Loop_l_PE_1_1_k4_pro_U0->v2_1_1_o(Loop_l_PE_1_1_k4_pro_U0_v2_1_1_o);
    Loop_l_PE_1_1_k4_pro_U0->v2_1_1_o_ap_vld(Loop_l_PE_1_1_k4_pro_U0_v2_1_1_o_ap_vld);
    Loop_l_PE_1_1_k4_pro_U0->A_fifo_1_2_V_din(Loop_l_PE_1_1_k4_pro_U0_A_fifo_1_2_V_din);
    Loop_l_PE_1_1_k4_pro_U0->A_fifo_1_2_V_full_n(A_fifo_1_2_V_full_n);
    Loop_l_PE_1_1_k4_pro_U0->A_fifo_1_2_V_write(Loop_l_PE_1_1_k4_pro_U0_A_fifo_1_2_V_write);
    Loop_l_PE_1_1_k4_pro_U0->B_fifo_1_2_V_din(Loop_l_PE_1_1_k4_pro_U0_B_fifo_1_2_V_din);
    Loop_l_PE_1_1_k4_pro_U0->B_fifo_1_2_V_full_n(B_fifo_1_2_V_full_n);
    Loop_l_PE_1_1_k4_pro_U0->B_fifo_1_2_V_write(Loop_l_PE_1_1_k4_pro_U0_B_fifo_1_2_V_write);
    Loop_l_data_drain_k5_U0 = new Loop_l_data_drain_k5("Loop_l_data_drain_k5_U0");
    Loop_l_data_drain_k5_U0->ap_clk(ap_clk);
    Loop_l_data_drain_k5_U0->ap_rst(ap_rst);
    Loop_l_data_drain_k5_U0->ap_start(Loop_l_data_drain_k5_U0_ap_start);
    Loop_l_data_drain_k5_U0->ap_done(Loop_l_data_drain_k5_U0_ap_done);
    Loop_l_data_drain_k5_U0->ap_continue(Loop_l_data_drain_k5_U0_ap_continue);
    Loop_l_data_drain_k5_U0->ap_idle(Loop_l_data_drain_k5_U0_ap_idle);
    Loop_l_data_drain_k5_U0->ap_ready(Loop_l_data_drain_k5_U0_ap_ready);
    Loop_l_data_drain_k5_U0->A_fifo_0_2_V_dout(A_fifo_0_2_V_dout);
    Loop_l_data_drain_k5_U0->A_fifo_0_2_V_empty_n(A_fifo_0_2_V_empty_n);
    Loop_l_data_drain_k5_U0->A_fifo_0_2_V_read(Loop_l_data_drain_k5_U0_A_fifo_0_2_V_read);
    Loop_l_data_drain_k5_U0->A_fifo_1_2_V_dout(A_fifo_1_2_V_dout);
    Loop_l_data_drain_k5_U0->A_fifo_1_2_V_empty_n(A_fifo_1_2_V_empty_n);
    Loop_l_data_drain_k5_U0->A_fifo_1_2_V_read(Loop_l_data_drain_k5_U0_A_fifo_1_2_V_read);
    Loop_l_data_drain_k5_U0->B_fifo_0_2_V_dout(B_fifo_0_2_V_dout);
    Loop_l_data_drain_k5_U0->B_fifo_0_2_V_empty_n(B_fifo_0_2_V_empty_n);
    Loop_l_data_drain_k5_U0->B_fifo_0_2_V_read(Loop_l_data_drain_k5_U0_B_fifo_0_2_V_read);
    Loop_l_data_drain_k5_U0->B_fifo_1_2_V_dout(B_fifo_1_2_V_dout);
    Loop_l_data_drain_k5_U0->B_fifo_1_2_V_empty_n(B_fifo_1_2_V_empty_n);
    Loop_l_data_drain_k5_U0->B_fifo_1_2_V_read(Loop_l_data_drain_k5_U0_B_fifo_1_2_V_read);
    A_fifo_0_0_V_U = new fifo_w32_d2_A("A_fifo_0_0_V_U");
    A_fifo_0_0_V_U->clk(ap_clk);
    A_fifo_0_0_V_U->reset(ap_rst);
    A_fifo_0_0_V_U->if_read_ce(ap_var_for_const0);
    A_fifo_0_0_V_U->if_write_ce(ap_var_for_const0);
    A_fifo_0_0_V_U->if_din(Loop_l_data_load_k_p_U0_A_fifo_0_0_V_din);
    A_fifo_0_0_V_U->if_full_n(A_fifo_0_0_V_full_n);
    A_fifo_0_0_V_U->if_write(Loop_l_data_load_k_p_U0_A_fifo_0_0_V_write);
    A_fifo_0_0_V_U->if_dout(A_fifo_0_0_V_dout);
    A_fifo_0_0_V_U->if_empty_n(A_fifo_0_0_V_empty_n);
    A_fifo_0_0_V_U->if_read(Loop_l_PE_0_0_k1_pro_U0_A_fifo_0_0_V_read);
    A_fifo_1_0_V_U = new fifo_w32_d2_A("A_fifo_1_0_V_U");
    A_fifo_1_0_V_U->clk(ap_clk);
    A_fifo_1_0_V_U->reset(ap_rst);
    A_fifo_1_0_V_U->if_read_ce(ap_var_for_const0);
    A_fifo_1_0_V_U->if_write_ce(ap_var_for_const0);
    A_fifo_1_0_V_U->if_din(Loop_l_data_load_k_p_U0_A_fifo_1_0_V_din);
    A_fifo_1_0_V_U->if_full_n(A_fifo_1_0_V_full_n);
    A_fifo_1_0_V_U->if_write(Loop_l_data_load_k_p_U0_A_fifo_1_0_V_write);
    A_fifo_1_0_V_U->if_dout(A_fifo_1_0_V_dout);
    A_fifo_1_0_V_U->if_empty_n(A_fifo_1_0_V_empty_n);
    A_fifo_1_0_V_U->if_read(Loop_l_PE_1_0_k3_pro_U0_A_fifo_1_0_V_read);
    B_fifo_0_0_V_U = new fifo_w32_d2_A("B_fifo_0_0_V_U");
    B_fifo_0_0_V_U->clk(ap_clk);
    B_fifo_0_0_V_U->reset(ap_rst);
    B_fifo_0_0_V_U->if_read_ce(ap_var_for_const0);
    B_fifo_0_0_V_U->if_write_ce(ap_var_for_const0);
    B_fifo_0_0_V_U->if_din(Loop_l_data_load_k_p_U0_B_fifo_0_0_V_din);
    B_fifo_0_0_V_U->if_full_n(B_fifo_0_0_V_full_n);
    B_fifo_0_0_V_U->if_write(Loop_l_data_load_k_p_U0_B_fifo_0_0_V_write);
    B_fifo_0_0_V_U->if_dout(B_fifo_0_0_V_dout);
    B_fifo_0_0_V_U->if_empty_n(B_fifo_0_0_V_empty_n);
    B_fifo_0_0_V_U->if_read(Loop_l_PE_0_0_k1_pro_U0_B_fifo_0_0_V_read);
    B_fifo_1_0_V_U = new fifo_w32_d2_A("B_fifo_1_0_V_U");
    B_fifo_1_0_V_U->clk(ap_clk);
    B_fifo_1_0_V_U->reset(ap_rst);
    B_fifo_1_0_V_U->if_read_ce(ap_var_for_const0);
    B_fifo_1_0_V_U->if_write_ce(ap_var_for_const0);
    B_fifo_1_0_V_U->if_din(Loop_l_data_load_k_p_U0_B_fifo_1_0_V_din);
    B_fifo_1_0_V_U->if_full_n(B_fifo_1_0_V_full_n);
    B_fifo_1_0_V_U->if_write(Loop_l_data_load_k_p_U0_B_fifo_1_0_V_write);
    B_fifo_1_0_V_U->if_dout(B_fifo_1_0_V_dout);
    B_fifo_1_0_V_U->if_empty_n(B_fifo_1_0_V_empty_n);
    B_fifo_1_0_V_U->if_read(Loop_l_PE_0_1_k2_pro_U0_B_fifo_1_0_V_read);
    A_fifo_0_1_V_U = new fifo_w32_d2_A("A_fifo_0_1_V_U");
    A_fifo_0_1_V_U->clk(ap_clk);
    A_fifo_0_1_V_U->reset(ap_rst);
    A_fifo_0_1_V_U->if_read_ce(ap_var_for_const0);
    A_fifo_0_1_V_U->if_write_ce(ap_var_for_const0);
    A_fifo_0_1_V_U->if_din(Loop_l_PE_0_0_k1_pro_U0_A_fifo_0_1_V_din);
    A_fifo_0_1_V_U->if_full_n(A_fifo_0_1_V_full_n);
    A_fifo_0_1_V_U->if_write(Loop_l_PE_0_0_k1_pro_U0_A_fifo_0_1_V_write);
    A_fifo_0_1_V_U->if_dout(A_fifo_0_1_V_dout);
    A_fifo_0_1_V_U->if_empty_n(A_fifo_0_1_V_empty_n);
    A_fifo_0_1_V_U->if_read(Loop_l_PE_0_1_k2_pro_U0_A_fifo_0_1_V_read);
    B_fifo_0_1_V_U = new fifo_w32_d2_A("B_fifo_0_1_V_U");
    B_fifo_0_1_V_U->clk(ap_clk);
    B_fifo_0_1_V_U->reset(ap_rst);
    B_fifo_0_1_V_U->if_read_ce(ap_var_for_const0);
    B_fifo_0_1_V_U->if_write_ce(ap_var_for_const0);
    B_fifo_0_1_V_U->if_din(Loop_l_PE_0_0_k1_pro_U0_B_fifo_0_1_V_din);
    B_fifo_0_1_V_U->if_full_n(B_fifo_0_1_V_full_n);
    B_fifo_0_1_V_U->if_write(Loop_l_PE_0_0_k1_pro_U0_B_fifo_0_1_V_write);
    B_fifo_0_1_V_U->if_dout(B_fifo_0_1_V_dout);
    B_fifo_0_1_V_U->if_empty_n(B_fifo_0_1_V_empty_n);
    B_fifo_0_1_V_U->if_read(Loop_l_PE_1_0_k3_pro_U0_B_fifo_0_1_V_read);
    A_fifo_0_2_V_U = new fifo_w32_d2_A("A_fifo_0_2_V_U");
    A_fifo_0_2_V_U->clk(ap_clk);
    A_fifo_0_2_V_U->reset(ap_rst);
    A_fifo_0_2_V_U->if_read_ce(ap_var_for_const0);
    A_fifo_0_2_V_U->if_write_ce(ap_var_for_const0);
    A_fifo_0_2_V_U->if_din(Loop_l_PE_0_1_k2_pro_U0_A_fifo_0_2_V_din);
    A_fifo_0_2_V_U->if_full_n(A_fifo_0_2_V_full_n);
    A_fifo_0_2_V_U->if_write(Loop_l_PE_0_1_k2_pro_U0_A_fifo_0_2_V_write);
    A_fifo_0_2_V_U->if_dout(A_fifo_0_2_V_dout);
    A_fifo_0_2_V_U->if_empty_n(A_fifo_0_2_V_empty_n);
    A_fifo_0_2_V_U->if_read(Loop_l_data_drain_k5_U0_A_fifo_0_2_V_read);
    B_fifo_1_1_V_U = new fifo_w32_d2_A("B_fifo_1_1_V_U");
    B_fifo_1_1_V_U->clk(ap_clk);
    B_fifo_1_1_V_U->reset(ap_rst);
    B_fifo_1_1_V_U->if_read_ce(ap_var_for_const0);
    B_fifo_1_1_V_U->if_write_ce(ap_var_for_const0);
    B_fifo_1_1_V_U->if_din(Loop_l_PE_0_1_k2_pro_U0_B_fifo_1_1_V_din);
    B_fifo_1_1_V_U->if_full_n(B_fifo_1_1_V_full_n);
    B_fifo_1_1_V_U->if_write(Loop_l_PE_0_1_k2_pro_U0_B_fifo_1_1_V_write);
    B_fifo_1_1_V_U->if_dout(B_fifo_1_1_V_dout);
    B_fifo_1_1_V_U->if_empty_n(B_fifo_1_1_V_empty_n);
    B_fifo_1_1_V_U->if_read(Loop_l_PE_1_1_k4_pro_U0_B_fifo_1_1_V_read);
    A_fifo_1_1_V_U = new fifo_w32_d2_A("A_fifo_1_1_V_U");
    A_fifo_1_1_V_U->clk(ap_clk);
    A_fifo_1_1_V_U->reset(ap_rst);
    A_fifo_1_1_V_U->if_read_ce(ap_var_for_const0);
    A_fifo_1_1_V_U->if_write_ce(ap_var_for_const0);
    A_fifo_1_1_V_U->if_din(Loop_l_PE_1_0_k3_pro_U0_A_fifo_1_1_V_din);
    A_fifo_1_1_V_U->if_full_n(A_fifo_1_1_V_full_n);
    A_fifo_1_1_V_U->if_write(Loop_l_PE_1_0_k3_pro_U0_A_fifo_1_1_V_write);
    A_fifo_1_1_V_U->if_dout(A_fifo_1_1_V_dout);
    A_fifo_1_1_V_U->if_empty_n(A_fifo_1_1_V_empty_n);
    A_fifo_1_1_V_U->if_read(Loop_l_PE_1_1_k4_pro_U0_A_fifo_1_1_V_read);
    B_fifo_0_2_V_U = new fifo_w32_d2_A("B_fifo_0_2_V_U");
    B_fifo_0_2_V_U->clk(ap_clk);
    B_fifo_0_2_V_U->reset(ap_rst);
    B_fifo_0_2_V_U->if_read_ce(ap_var_for_const0);
    B_fifo_0_2_V_U->if_write_ce(ap_var_for_const0);
    B_fifo_0_2_V_U->if_din(Loop_l_PE_1_0_k3_pro_U0_B_fifo_0_2_V_din);
    B_fifo_0_2_V_U->if_full_n(B_fifo_0_2_V_full_n);
    B_fifo_0_2_V_U->if_write(Loop_l_PE_1_0_k3_pro_U0_B_fifo_0_2_V_write);
    B_fifo_0_2_V_U->if_dout(B_fifo_0_2_V_dout);
    B_fifo_0_2_V_U->if_empty_n(B_fifo_0_2_V_empty_n);
    B_fifo_0_2_V_U->if_read(Loop_l_data_drain_k5_U0_B_fifo_0_2_V_read);
    A_fifo_1_2_V_U = new fifo_w32_d2_A("A_fifo_1_2_V_U");
    A_fifo_1_2_V_U->clk(ap_clk);
    A_fifo_1_2_V_U->reset(ap_rst);
    A_fifo_1_2_V_U->if_read_ce(ap_var_for_const0);
    A_fifo_1_2_V_U->if_write_ce(ap_var_for_const0);
    A_fifo_1_2_V_U->if_din(Loop_l_PE_1_1_k4_pro_U0_A_fifo_1_2_V_din);
    A_fifo_1_2_V_U->if_full_n(A_fifo_1_2_V_full_n);
    A_fifo_1_2_V_U->if_write(Loop_l_PE_1_1_k4_pro_U0_A_fifo_1_2_V_write);
    A_fifo_1_2_V_U->if_dout(A_fifo_1_2_V_dout);
    A_fifo_1_2_V_U->if_empty_n(A_fifo_1_2_V_empty_n);
    A_fifo_1_2_V_U->if_read(Loop_l_data_drain_k5_U0_A_fifo_1_2_V_read);
    B_fifo_1_2_V_U = new fifo_w32_d2_A("B_fifo_1_2_V_U");
    B_fifo_1_2_V_U->clk(ap_clk);
    B_fifo_1_2_V_U->reset(ap_rst);
    B_fifo_1_2_V_U->if_read_ce(ap_var_for_const0);
    B_fifo_1_2_V_U->if_write_ce(ap_var_for_const0);
    B_fifo_1_2_V_U->if_din(Loop_l_PE_1_1_k4_pro_U0_B_fifo_1_2_V_din);
    B_fifo_1_2_V_U->if_full_n(B_fifo_1_2_V_full_n);
    B_fifo_1_2_V_U->if_write(Loop_l_PE_1_1_k4_pro_U0_B_fifo_1_2_V_write);
    B_fifo_1_2_V_U->if_dout(B_fifo_1_2_V_dout);
    B_fifo_1_2_V_U->if_empty_n(B_fifo_1_2_V_empty_n);
    B_fifo_1_2_V_U->if_read(Loop_l_data_drain_k5_U0_B_fifo_1_2_V_read);
    start_for_Loop_l_dEe_U = new start_for_Loop_l_dEe("start_for_Loop_l_dEe_U");
    start_for_Loop_l_dEe_U->clk(ap_clk);
    start_for_Loop_l_dEe_U->reset(ap_rst);
    start_for_Loop_l_dEe_U->if_read_ce(ap_var_for_const0);
    start_for_Loop_l_dEe_U->if_write_ce(ap_var_for_const0);
    start_for_Loop_l_dEe_U->if_din(start_for_Loop_l_data_drain_k5_U0_din);
    start_for_Loop_l_dEe_U->if_full_n(start_for_Loop_l_data_drain_k5_U0_full_n);
    start_for_Loop_l_dEe_U->if_write(Loop_l_PE_0_1_k2_pro_U0_start_write);
    start_for_Loop_l_dEe_U->if_dout(start_for_Loop_l_data_drain_k5_U0_dout);
    start_for_Loop_l_dEe_U->if_empty_n(start_for_Loop_l_data_drain_k5_U0_empty_n);
    start_for_Loop_l_dEe_U->if_read(Loop_l_data_drain_k5_U0_ap_ready);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_Loop_l_PE_0_0_k1_pro_U0_ap_continue);
    sensitive << ( ap_sync_done );

    SC_METHOD(thread_Loop_l_PE_0_0_k1_pro_U0_ap_start);
    sensitive << ( ap_start );
    sensitive << ( ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready );

    SC_METHOD(thread_Loop_l_PE_0_0_k1_pro_U0_start_full_n);

    SC_METHOD(thread_Loop_l_PE_0_0_k1_pro_U0_start_write);

    SC_METHOD(thread_Loop_l_PE_0_1_k2_pro_U0_ap_continue);
    sensitive << ( ap_sync_done );

    SC_METHOD(thread_Loop_l_PE_0_1_k2_pro_U0_ap_start);
    sensitive << ( ap_start );
    sensitive << ( ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready );

    SC_METHOD(thread_Loop_l_PE_1_0_k3_pro_U0_ap_continue);
    sensitive << ( ap_sync_done );

    SC_METHOD(thread_Loop_l_PE_1_0_k3_pro_U0_ap_start);
    sensitive << ( ap_start );
    sensitive << ( ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready );

    SC_METHOD(thread_Loop_l_PE_1_0_k3_pro_U0_start_full_n);

    SC_METHOD(thread_Loop_l_PE_1_0_k3_pro_U0_start_write);

    SC_METHOD(thread_Loop_l_PE_1_1_k4_pro_U0_ap_continue);
    sensitive << ( ap_sync_done );

    SC_METHOD(thread_Loop_l_PE_1_1_k4_pro_U0_ap_start);
    sensitive << ( ap_start );
    sensitive << ( ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready );

    SC_METHOD(thread_Loop_l_PE_1_1_k4_pro_U0_start_full_n);

    SC_METHOD(thread_Loop_l_PE_1_1_k4_pro_U0_start_write);

    SC_METHOD(thread_Loop_l_data_drain_k5_U0_ap_continue);
    sensitive << ( ap_sync_done );

    SC_METHOD(thread_Loop_l_data_drain_k5_U0_ap_start);
    sensitive << ( start_for_Loop_l_data_drain_k5_U0_empty_n );

    SC_METHOD(thread_Loop_l_data_drain_k5_U0_start_full_n);

    SC_METHOD(thread_Loop_l_data_drain_k5_U0_start_write);

    SC_METHOD(thread_Loop_l_data_load_k_p_U0_ap_continue);

    SC_METHOD(thread_Loop_l_data_load_k_p_U0_ap_start);
    sensitive << ( ap_start );
    sensitive << ( ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready );

    SC_METHOD(thread_Loop_l_data_load_k_p_U0_start_full_n);

    SC_METHOD(thread_Loop_l_data_load_k_p_U0_start_write);

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_sync_done );

    SC_METHOD(thread_ap_idle);
    sensitive << ( Loop_l_data_load_k_p_U0_ap_idle );
    sensitive << ( Loop_l_PE_0_0_k1_pro_U0_ap_idle );
    sensitive << ( Loop_l_PE_0_1_k2_pro_U0_ap_idle );
    sensitive << ( Loop_l_PE_1_0_k3_pro_U0_ap_idle );
    sensitive << ( Loop_l_PE_1_1_k4_pro_U0_ap_idle );
    sensitive << ( Loop_l_data_drain_k5_U0_ap_idle );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_sync_ready );

    SC_METHOD(thread_ap_sync_Loop_l_PE_0_0_k1_pro_U0_ap_ready);
    sensitive << ( Loop_l_PE_0_0_k1_pro_U0_ap_ready );
    sensitive << ( ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready );

    SC_METHOD(thread_ap_sync_Loop_l_PE_0_1_k2_pro_U0_ap_ready);
    sensitive << ( Loop_l_PE_0_1_k2_pro_U0_ap_ready );
    sensitive << ( ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready );

    SC_METHOD(thread_ap_sync_Loop_l_PE_1_0_k3_pro_U0_ap_ready);
    sensitive << ( Loop_l_PE_1_0_k3_pro_U0_ap_ready );
    sensitive << ( ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready );

    SC_METHOD(thread_ap_sync_Loop_l_PE_1_1_k4_pro_U0_ap_ready);
    sensitive << ( Loop_l_PE_1_1_k4_pro_U0_ap_ready );
    sensitive << ( ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready );

    SC_METHOD(thread_ap_sync_Loop_l_data_load_k_p_U0_ap_ready);
    sensitive << ( Loop_l_data_load_k_p_U0_ap_ready );
    sensitive << ( ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready );

    SC_METHOD(thread_ap_sync_continue);
    sensitive << ( ap_sync_done );

    SC_METHOD(thread_ap_sync_done);
    sensitive << ( Loop_l_PE_0_0_k1_pro_U0_ap_done );
    sensitive << ( Loop_l_PE_0_1_k2_pro_U0_ap_done );
    sensitive << ( Loop_l_PE_1_0_k3_pro_U0_ap_done );
    sensitive << ( Loop_l_PE_1_1_k4_pro_U0_ap_done );
    sensitive << ( Loop_l_data_drain_k5_U0_ap_done );

    SC_METHOD(thread_ap_sync_ready);
    sensitive << ( ap_sync_Loop_l_data_load_k_p_U0_ap_ready );
    sensitive << ( ap_sync_Loop_l_PE_0_0_k1_pro_U0_ap_ready );
    sensitive << ( ap_sync_Loop_l_PE_0_1_k2_pro_U0_ap_ready );
    sensitive << ( ap_sync_Loop_l_PE_1_0_k3_pro_U0_ap_ready );
    sensitive << ( ap_sync_Loop_l_PE_1_1_k4_pro_U0_ap_ready );

    SC_METHOD(thread_start_for_Loop_l_data_drain_k5_U0_din);

    SC_METHOD(thread_v0_0_address0);
    sensitive << ( Loop_l_data_load_k_p_U0_v0_0_address0 );

    SC_METHOD(thread_v0_0_address1);

    SC_METHOD(thread_v0_0_ce0);
    sensitive << ( Loop_l_data_load_k_p_U0_v0_0_ce0 );

    SC_METHOD(thread_v0_0_ce1);

    SC_METHOD(thread_v0_0_d0);

    SC_METHOD(thread_v0_0_d1);

    SC_METHOD(thread_v0_0_we0);

    SC_METHOD(thread_v0_0_we1);

    SC_METHOD(thread_v0_1_address0);
    sensitive << ( Loop_l_data_load_k_p_U0_v0_1_address0 );

    SC_METHOD(thread_v0_1_address1);

    SC_METHOD(thread_v0_1_ce0);
    sensitive << ( Loop_l_data_load_k_p_U0_v0_1_ce0 );

    SC_METHOD(thread_v0_1_ce1);

    SC_METHOD(thread_v0_1_d0);

    SC_METHOD(thread_v0_1_d1);

    SC_METHOD(thread_v0_1_we0);

    SC_METHOD(thread_v0_1_we1);

    SC_METHOD(thread_v1_0_address0);
    sensitive << ( Loop_l_data_load_k_p_U0_v1_0_address0 );

    SC_METHOD(thread_v1_0_address1);

    SC_METHOD(thread_v1_0_ce0);
    sensitive << ( Loop_l_data_load_k_p_U0_v1_0_ce0 );

    SC_METHOD(thread_v1_0_ce1);

    SC_METHOD(thread_v1_0_d0);

    SC_METHOD(thread_v1_0_d1);

    SC_METHOD(thread_v1_0_we0);

    SC_METHOD(thread_v1_0_we1);

    SC_METHOD(thread_v1_1_address0);
    sensitive << ( Loop_l_data_load_k_p_U0_v1_1_address0 );

    SC_METHOD(thread_v1_1_address1);

    SC_METHOD(thread_v1_1_ce0);
    sensitive << ( Loop_l_data_load_k_p_U0_v1_1_ce0 );

    SC_METHOD(thread_v1_1_ce1);

    SC_METHOD(thread_v1_1_d0);

    SC_METHOD(thread_v1_1_d1);

    SC_METHOD(thread_v1_1_we0);

    SC_METHOD(thread_v1_1_we1);

    SC_METHOD(thread_v2_0_0_o);
    sensitive << ( Loop_l_PE_0_0_k1_pro_U0_v2_0_0_o );

    SC_METHOD(thread_v2_0_0_o_ap_vld);
    sensitive << ( Loop_l_PE_0_0_k1_pro_U0_v2_0_0_o_ap_vld );

    SC_METHOD(thread_v2_0_1_o);
    sensitive << ( Loop_l_PE_0_1_k2_pro_U0_v2_0_1_o );

    SC_METHOD(thread_v2_0_1_o_ap_vld);
    sensitive << ( Loop_l_PE_0_1_k2_pro_U0_v2_0_1_o_ap_vld );

    SC_METHOD(thread_v2_1_0_o);
    sensitive << ( Loop_l_PE_1_0_k3_pro_U0_v2_1_0_o );

    SC_METHOD(thread_v2_1_0_o_ap_vld);
    sensitive << ( Loop_l_PE_1_0_k3_pro_U0_v2_1_0_o_ap_vld );

    SC_METHOD(thread_v2_1_1_o);
    sensitive << ( Loop_l_PE_1_1_k4_pro_U0_v2_1_1_o );

    SC_METHOD(thread_v2_1_1_o_ap_vld);
    sensitive << ( Loop_l_PE_1_1_k4_pro_U0_v2_1_1_o_ap_vld );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready = SC_LOGIC_0;
    Loop_l_data_load_k_p_U0_ap_ready_count = "00";
    ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready = SC_LOGIC_0;
    Loop_l_PE_0_0_k1_pro_U0_ap_ready_count = "00";
    ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready = SC_LOGIC_0;
    Loop_l_PE_0_1_k2_pro_U0_ap_ready_count = "00";
    ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready = SC_LOGIC_0;
    Loop_l_PE_1_0_k3_pro_U0_ap_ready_count = "00";
    ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready = SC_LOGIC_0;
    Loop_l_PE_1_1_k4_pro_U0_ap_ready_count = "00";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "systolic_array_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, v0_0_address0, "(port)v0_0_address0");
    sc_trace(mVcdFile, v0_0_ce0, "(port)v0_0_ce0");
    sc_trace(mVcdFile, v0_0_d0, "(port)v0_0_d0");
    sc_trace(mVcdFile, v0_0_q0, "(port)v0_0_q0");
    sc_trace(mVcdFile, v0_0_we0, "(port)v0_0_we0");
    sc_trace(mVcdFile, v0_0_address1, "(port)v0_0_address1");
    sc_trace(mVcdFile, v0_0_ce1, "(port)v0_0_ce1");
    sc_trace(mVcdFile, v0_0_d1, "(port)v0_0_d1");
    sc_trace(mVcdFile, v0_0_q1, "(port)v0_0_q1");
    sc_trace(mVcdFile, v0_0_we1, "(port)v0_0_we1");
    sc_trace(mVcdFile, v0_1_address0, "(port)v0_1_address0");
    sc_trace(mVcdFile, v0_1_ce0, "(port)v0_1_ce0");
    sc_trace(mVcdFile, v0_1_d0, "(port)v0_1_d0");
    sc_trace(mVcdFile, v0_1_q0, "(port)v0_1_q0");
    sc_trace(mVcdFile, v0_1_we0, "(port)v0_1_we0");
    sc_trace(mVcdFile, v0_1_address1, "(port)v0_1_address1");
    sc_trace(mVcdFile, v0_1_ce1, "(port)v0_1_ce1");
    sc_trace(mVcdFile, v0_1_d1, "(port)v0_1_d1");
    sc_trace(mVcdFile, v0_1_q1, "(port)v0_1_q1");
    sc_trace(mVcdFile, v0_1_we1, "(port)v0_1_we1");
    sc_trace(mVcdFile, v1_0_address0, "(port)v1_0_address0");
    sc_trace(mVcdFile, v1_0_ce0, "(port)v1_0_ce0");
    sc_trace(mVcdFile, v1_0_d0, "(port)v1_0_d0");
    sc_trace(mVcdFile, v1_0_q0, "(port)v1_0_q0");
    sc_trace(mVcdFile, v1_0_we0, "(port)v1_0_we0");
    sc_trace(mVcdFile, v1_0_address1, "(port)v1_0_address1");
    sc_trace(mVcdFile, v1_0_ce1, "(port)v1_0_ce1");
    sc_trace(mVcdFile, v1_0_d1, "(port)v1_0_d1");
    sc_trace(mVcdFile, v1_0_q1, "(port)v1_0_q1");
    sc_trace(mVcdFile, v1_0_we1, "(port)v1_0_we1");
    sc_trace(mVcdFile, v1_1_address0, "(port)v1_1_address0");
    sc_trace(mVcdFile, v1_1_ce0, "(port)v1_1_ce0");
    sc_trace(mVcdFile, v1_1_d0, "(port)v1_1_d0");
    sc_trace(mVcdFile, v1_1_q0, "(port)v1_1_q0");
    sc_trace(mVcdFile, v1_1_we0, "(port)v1_1_we0");
    sc_trace(mVcdFile, v1_1_address1, "(port)v1_1_address1");
    sc_trace(mVcdFile, v1_1_ce1, "(port)v1_1_ce1");
    sc_trace(mVcdFile, v1_1_d1, "(port)v1_1_d1");
    sc_trace(mVcdFile, v1_1_q1, "(port)v1_1_q1");
    sc_trace(mVcdFile, v1_1_we1, "(port)v1_1_we1");
    sc_trace(mVcdFile, v2_0_0_i, "(port)v2_0_0_i");
    sc_trace(mVcdFile, v2_0_0_o, "(port)v2_0_0_o");
    sc_trace(mVcdFile, v2_0_1_i, "(port)v2_0_1_i");
    sc_trace(mVcdFile, v2_0_1_o, "(port)v2_0_1_o");
    sc_trace(mVcdFile, v2_1_0_i, "(port)v2_1_0_i");
    sc_trace(mVcdFile, v2_1_0_o, "(port)v2_1_0_o");
    sc_trace(mVcdFile, v2_1_1_i, "(port)v2_1_1_i");
    sc_trace(mVcdFile, v2_1_1_o, "(port)v2_1_1_o");
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, v2_0_0_o_ap_vld, "(port)v2_0_0_o_ap_vld");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, v2_0_1_o_ap_vld, "(port)v2_0_1_o_ap_vld");
    sc_trace(mVcdFile, v2_1_0_o_ap_vld, "(port)v2_1_0_o_ap_vld");
    sc_trace(mVcdFile, v2_1_1_o_ap_vld, "(port)v2_1_1_o_ap_vld");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_ap_start, "Loop_l_data_load_k_p_U0_ap_start");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_ap_done, "Loop_l_data_load_k_p_U0_ap_done");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_ap_continue, "Loop_l_data_load_k_p_U0_ap_continue");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_ap_idle, "Loop_l_data_load_k_p_U0_ap_idle");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_ap_ready, "Loop_l_data_load_k_p_U0_ap_ready");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_v0_0_address0, "Loop_l_data_load_k_p_U0_v0_0_address0");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_v0_0_ce0, "Loop_l_data_load_k_p_U0_v0_0_ce0");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_A_fifo_0_0_V_din, "Loop_l_data_load_k_p_U0_A_fifo_0_0_V_din");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_A_fifo_0_0_V_write, "Loop_l_data_load_k_p_U0_A_fifo_0_0_V_write");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_v0_1_address0, "Loop_l_data_load_k_p_U0_v0_1_address0");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_v0_1_ce0, "Loop_l_data_load_k_p_U0_v0_1_ce0");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_A_fifo_1_0_V_din, "Loop_l_data_load_k_p_U0_A_fifo_1_0_V_din");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_A_fifo_1_0_V_write, "Loop_l_data_load_k_p_U0_A_fifo_1_0_V_write");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_v1_0_address0, "Loop_l_data_load_k_p_U0_v1_0_address0");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_v1_0_ce0, "Loop_l_data_load_k_p_U0_v1_0_ce0");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_B_fifo_0_0_V_din, "Loop_l_data_load_k_p_U0_B_fifo_0_0_V_din");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_B_fifo_0_0_V_write, "Loop_l_data_load_k_p_U0_B_fifo_0_0_V_write");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_v1_1_address0, "Loop_l_data_load_k_p_U0_v1_1_address0");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_v1_1_ce0, "Loop_l_data_load_k_p_U0_v1_1_ce0");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_B_fifo_1_0_V_din, "Loop_l_data_load_k_p_U0_B_fifo_1_0_V_din");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_B_fifo_1_0_V_write, "Loop_l_data_load_k_p_U0_B_fifo_1_0_V_write");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_ap_start, "Loop_l_PE_0_0_k1_pro_U0_ap_start");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_ap_done, "Loop_l_PE_0_0_k1_pro_U0_ap_done");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_ap_continue, "Loop_l_PE_0_0_k1_pro_U0_ap_continue");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_ap_idle, "Loop_l_PE_0_0_k1_pro_U0_ap_idle");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_ap_ready, "Loop_l_PE_0_0_k1_pro_U0_ap_ready");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_A_fifo_0_0_V_read, "Loop_l_PE_0_0_k1_pro_U0_A_fifo_0_0_V_read");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_B_fifo_0_0_V_read, "Loop_l_PE_0_0_k1_pro_U0_B_fifo_0_0_V_read");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_v2_0_0_o, "Loop_l_PE_0_0_k1_pro_U0_v2_0_0_o");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_v2_0_0_o_ap_vld, "Loop_l_PE_0_0_k1_pro_U0_v2_0_0_o_ap_vld");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_A_fifo_0_1_V_din, "Loop_l_PE_0_0_k1_pro_U0_A_fifo_0_1_V_din");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_A_fifo_0_1_V_write, "Loop_l_PE_0_0_k1_pro_U0_A_fifo_0_1_V_write");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_B_fifo_0_1_V_din, "Loop_l_PE_0_0_k1_pro_U0_B_fifo_0_1_V_din");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_B_fifo_0_1_V_write, "Loop_l_PE_0_0_k1_pro_U0_B_fifo_0_1_V_write");
    sc_trace(mVcdFile, ap_sync_continue, "ap_sync_continue");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_ap_start, "Loop_l_PE_0_1_k2_pro_U0_ap_start");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_ap_done, "Loop_l_PE_0_1_k2_pro_U0_ap_done");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_ap_continue, "Loop_l_PE_0_1_k2_pro_U0_ap_continue");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_ap_idle, "Loop_l_PE_0_1_k2_pro_U0_ap_idle");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_ap_ready, "Loop_l_PE_0_1_k2_pro_U0_ap_ready");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_start_out, "Loop_l_PE_0_1_k2_pro_U0_start_out");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_start_write, "Loop_l_PE_0_1_k2_pro_U0_start_write");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_A_fifo_0_1_V_read, "Loop_l_PE_0_1_k2_pro_U0_A_fifo_0_1_V_read");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_B_fifo_1_0_V_read, "Loop_l_PE_0_1_k2_pro_U0_B_fifo_1_0_V_read");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_v2_0_1_o, "Loop_l_PE_0_1_k2_pro_U0_v2_0_1_o");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_v2_0_1_o_ap_vld, "Loop_l_PE_0_1_k2_pro_U0_v2_0_1_o_ap_vld");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_A_fifo_0_2_V_din, "Loop_l_PE_0_1_k2_pro_U0_A_fifo_0_2_V_din");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_A_fifo_0_2_V_write, "Loop_l_PE_0_1_k2_pro_U0_A_fifo_0_2_V_write");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_B_fifo_1_1_V_din, "Loop_l_PE_0_1_k2_pro_U0_B_fifo_1_1_V_din");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_B_fifo_1_1_V_write, "Loop_l_PE_0_1_k2_pro_U0_B_fifo_1_1_V_write");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_ap_start, "Loop_l_PE_1_0_k3_pro_U0_ap_start");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_ap_done, "Loop_l_PE_1_0_k3_pro_U0_ap_done");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_ap_continue, "Loop_l_PE_1_0_k3_pro_U0_ap_continue");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_ap_idle, "Loop_l_PE_1_0_k3_pro_U0_ap_idle");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_ap_ready, "Loop_l_PE_1_0_k3_pro_U0_ap_ready");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_A_fifo_1_0_V_read, "Loop_l_PE_1_0_k3_pro_U0_A_fifo_1_0_V_read");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_B_fifo_0_1_V_read, "Loop_l_PE_1_0_k3_pro_U0_B_fifo_0_1_V_read");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_v2_1_0_o, "Loop_l_PE_1_0_k3_pro_U0_v2_1_0_o");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_v2_1_0_o_ap_vld, "Loop_l_PE_1_0_k3_pro_U0_v2_1_0_o_ap_vld");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_A_fifo_1_1_V_din, "Loop_l_PE_1_0_k3_pro_U0_A_fifo_1_1_V_din");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_A_fifo_1_1_V_write, "Loop_l_PE_1_0_k3_pro_U0_A_fifo_1_1_V_write");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_B_fifo_0_2_V_din, "Loop_l_PE_1_0_k3_pro_U0_B_fifo_0_2_V_din");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_B_fifo_0_2_V_write, "Loop_l_PE_1_0_k3_pro_U0_B_fifo_0_2_V_write");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_ap_start, "Loop_l_PE_1_1_k4_pro_U0_ap_start");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_ap_done, "Loop_l_PE_1_1_k4_pro_U0_ap_done");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_ap_continue, "Loop_l_PE_1_1_k4_pro_U0_ap_continue");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_ap_idle, "Loop_l_PE_1_1_k4_pro_U0_ap_idle");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_ap_ready, "Loop_l_PE_1_1_k4_pro_U0_ap_ready");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_A_fifo_1_1_V_read, "Loop_l_PE_1_1_k4_pro_U0_A_fifo_1_1_V_read");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_B_fifo_1_1_V_read, "Loop_l_PE_1_1_k4_pro_U0_B_fifo_1_1_V_read");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_v2_1_1_o, "Loop_l_PE_1_1_k4_pro_U0_v2_1_1_o");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_v2_1_1_o_ap_vld, "Loop_l_PE_1_1_k4_pro_U0_v2_1_1_o_ap_vld");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_A_fifo_1_2_V_din, "Loop_l_PE_1_1_k4_pro_U0_A_fifo_1_2_V_din");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_A_fifo_1_2_V_write, "Loop_l_PE_1_1_k4_pro_U0_A_fifo_1_2_V_write");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_B_fifo_1_2_V_din, "Loop_l_PE_1_1_k4_pro_U0_B_fifo_1_2_V_din");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_B_fifo_1_2_V_write, "Loop_l_PE_1_1_k4_pro_U0_B_fifo_1_2_V_write");
    sc_trace(mVcdFile, Loop_l_data_drain_k5_U0_ap_start, "Loop_l_data_drain_k5_U0_ap_start");
    sc_trace(mVcdFile, Loop_l_data_drain_k5_U0_ap_done, "Loop_l_data_drain_k5_U0_ap_done");
    sc_trace(mVcdFile, Loop_l_data_drain_k5_U0_ap_continue, "Loop_l_data_drain_k5_U0_ap_continue");
    sc_trace(mVcdFile, Loop_l_data_drain_k5_U0_ap_idle, "Loop_l_data_drain_k5_U0_ap_idle");
    sc_trace(mVcdFile, Loop_l_data_drain_k5_U0_ap_ready, "Loop_l_data_drain_k5_U0_ap_ready");
    sc_trace(mVcdFile, Loop_l_data_drain_k5_U0_A_fifo_0_2_V_read, "Loop_l_data_drain_k5_U0_A_fifo_0_2_V_read");
    sc_trace(mVcdFile, Loop_l_data_drain_k5_U0_A_fifo_1_2_V_read, "Loop_l_data_drain_k5_U0_A_fifo_1_2_V_read");
    sc_trace(mVcdFile, Loop_l_data_drain_k5_U0_B_fifo_0_2_V_read, "Loop_l_data_drain_k5_U0_B_fifo_0_2_V_read");
    sc_trace(mVcdFile, Loop_l_data_drain_k5_U0_B_fifo_1_2_V_read, "Loop_l_data_drain_k5_U0_B_fifo_1_2_V_read");
    sc_trace(mVcdFile, A_fifo_0_0_V_full_n, "A_fifo_0_0_V_full_n");
    sc_trace(mVcdFile, A_fifo_0_0_V_dout, "A_fifo_0_0_V_dout");
    sc_trace(mVcdFile, A_fifo_0_0_V_empty_n, "A_fifo_0_0_V_empty_n");
    sc_trace(mVcdFile, A_fifo_1_0_V_full_n, "A_fifo_1_0_V_full_n");
    sc_trace(mVcdFile, A_fifo_1_0_V_dout, "A_fifo_1_0_V_dout");
    sc_trace(mVcdFile, A_fifo_1_0_V_empty_n, "A_fifo_1_0_V_empty_n");
    sc_trace(mVcdFile, B_fifo_0_0_V_full_n, "B_fifo_0_0_V_full_n");
    sc_trace(mVcdFile, B_fifo_0_0_V_dout, "B_fifo_0_0_V_dout");
    sc_trace(mVcdFile, B_fifo_0_0_V_empty_n, "B_fifo_0_0_V_empty_n");
    sc_trace(mVcdFile, B_fifo_1_0_V_full_n, "B_fifo_1_0_V_full_n");
    sc_trace(mVcdFile, B_fifo_1_0_V_dout, "B_fifo_1_0_V_dout");
    sc_trace(mVcdFile, B_fifo_1_0_V_empty_n, "B_fifo_1_0_V_empty_n");
    sc_trace(mVcdFile, A_fifo_0_1_V_full_n, "A_fifo_0_1_V_full_n");
    sc_trace(mVcdFile, A_fifo_0_1_V_dout, "A_fifo_0_1_V_dout");
    sc_trace(mVcdFile, A_fifo_0_1_V_empty_n, "A_fifo_0_1_V_empty_n");
    sc_trace(mVcdFile, B_fifo_0_1_V_full_n, "B_fifo_0_1_V_full_n");
    sc_trace(mVcdFile, B_fifo_0_1_V_dout, "B_fifo_0_1_V_dout");
    sc_trace(mVcdFile, B_fifo_0_1_V_empty_n, "B_fifo_0_1_V_empty_n");
    sc_trace(mVcdFile, A_fifo_0_2_V_full_n, "A_fifo_0_2_V_full_n");
    sc_trace(mVcdFile, A_fifo_0_2_V_dout, "A_fifo_0_2_V_dout");
    sc_trace(mVcdFile, A_fifo_0_2_V_empty_n, "A_fifo_0_2_V_empty_n");
    sc_trace(mVcdFile, B_fifo_1_1_V_full_n, "B_fifo_1_1_V_full_n");
    sc_trace(mVcdFile, B_fifo_1_1_V_dout, "B_fifo_1_1_V_dout");
    sc_trace(mVcdFile, B_fifo_1_1_V_empty_n, "B_fifo_1_1_V_empty_n");
    sc_trace(mVcdFile, A_fifo_1_1_V_full_n, "A_fifo_1_1_V_full_n");
    sc_trace(mVcdFile, A_fifo_1_1_V_dout, "A_fifo_1_1_V_dout");
    sc_trace(mVcdFile, A_fifo_1_1_V_empty_n, "A_fifo_1_1_V_empty_n");
    sc_trace(mVcdFile, B_fifo_0_2_V_full_n, "B_fifo_0_2_V_full_n");
    sc_trace(mVcdFile, B_fifo_0_2_V_dout, "B_fifo_0_2_V_dout");
    sc_trace(mVcdFile, B_fifo_0_2_V_empty_n, "B_fifo_0_2_V_empty_n");
    sc_trace(mVcdFile, A_fifo_1_2_V_full_n, "A_fifo_1_2_V_full_n");
    sc_trace(mVcdFile, A_fifo_1_2_V_dout, "A_fifo_1_2_V_dout");
    sc_trace(mVcdFile, A_fifo_1_2_V_empty_n, "A_fifo_1_2_V_empty_n");
    sc_trace(mVcdFile, B_fifo_1_2_V_full_n, "B_fifo_1_2_V_full_n");
    sc_trace(mVcdFile, B_fifo_1_2_V_dout, "B_fifo_1_2_V_dout");
    sc_trace(mVcdFile, B_fifo_1_2_V_empty_n, "B_fifo_1_2_V_empty_n");
    sc_trace(mVcdFile, ap_sync_done, "ap_sync_done");
    sc_trace(mVcdFile, ap_sync_ready, "ap_sync_ready");
    sc_trace(mVcdFile, ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready, "ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready");
    sc_trace(mVcdFile, ap_sync_Loop_l_data_load_k_p_U0_ap_ready, "ap_sync_Loop_l_data_load_k_p_U0_ap_ready");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_ap_ready_count, "Loop_l_data_load_k_p_U0_ap_ready_count");
    sc_trace(mVcdFile, ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready, "ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready");
    sc_trace(mVcdFile, ap_sync_Loop_l_PE_0_0_k1_pro_U0_ap_ready, "ap_sync_Loop_l_PE_0_0_k1_pro_U0_ap_ready");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_ap_ready_count, "Loop_l_PE_0_0_k1_pro_U0_ap_ready_count");
    sc_trace(mVcdFile, ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready, "ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready");
    sc_trace(mVcdFile, ap_sync_Loop_l_PE_0_1_k2_pro_U0_ap_ready, "ap_sync_Loop_l_PE_0_1_k2_pro_U0_ap_ready");
    sc_trace(mVcdFile, Loop_l_PE_0_1_k2_pro_U0_ap_ready_count, "Loop_l_PE_0_1_k2_pro_U0_ap_ready_count");
    sc_trace(mVcdFile, ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready, "ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready");
    sc_trace(mVcdFile, ap_sync_Loop_l_PE_1_0_k3_pro_U0_ap_ready, "ap_sync_Loop_l_PE_1_0_k3_pro_U0_ap_ready");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_ap_ready_count, "Loop_l_PE_1_0_k3_pro_U0_ap_ready_count");
    sc_trace(mVcdFile, ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready, "ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready");
    sc_trace(mVcdFile, ap_sync_Loop_l_PE_1_1_k4_pro_U0_ap_ready, "ap_sync_Loop_l_PE_1_1_k4_pro_U0_ap_ready");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_ap_ready_count, "Loop_l_PE_1_1_k4_pro_U0_ap_ready_count");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_start_full_n, "Loop_l_data_load_k_p_U0_start_full_n");
    sc_trace(mVcdFile, Loop_l_data_load_k_p_U0_start_write, "Loop_l_data_load_k_p_U0_start_write");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_start_full_n, "Loop_l_PE_0_0_k1_pro_U0_start_full_n");
    sc_trace(mVcdFile, Loop_l_PE_0_0_k1_pro_U0_start_write, "Loop_l_PE_0_0_k1_pro_U0_start_write");
    sc_trace(mVcdFile, start_for_Loop_l_data_drain_k5_U0_din, "start_for_Loop_l_data_drain_k5_U0_din");
    sc_trace(mVcdFile, start_for_Loop_l_data_drain_k5_U0_full_n, "start_for_Loop_l_data_drain_k5_U0_full_n");
    sc_trace(mVcdFile, start_for_Loop_l_data_drain_k5_U0_dout, "start_for_Loop_l_data_drain_k5_U0_dout");
    sc_trace(mVcdFile, start_for_Loop_l_data_drain_k5_U0_empty_n, "start_for_Loop_l_data_drain_k5_U0_empty_n");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_start_full_n, "Loop_l_PE_1_0_k3_pro_U0_start_full_n");
    sc_trace(mVcdFile, Loop_l_PE_1_0_k3_pro_U0_start_write, "Loop_l_PE_1_0_k3_pro_U0_start_write");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_start_full_n, "Loop_l_PE_1_1_k4_pro_U0_start_full_n");
    sc_trace(mVcdFile, Loop_l_PE_1_1_k4_pro_U0_start_write, "Loop_l_PE_1_1_k4_pro_U0_start_write");
    sc_trace(mVcdFile, Loop_l_data_drain_k5_U0_start_full_n, "Loop_l_data_drain_k5_U0_start_full_n");
    sc_trace(mVcdFile, Loop_l_data_drain_k5_U0_start_write, "Loop_l_data_drain_k5_U0_start_write");
#endif

    }
    mHdltvinHandle.open("systolic_array.hdltvin.dat");
    mHdltvoutHandle.open("systolic_array.hdltvout.dat");
}

systolic_array::~systolic_array() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete Loop_l_data_load_k_p_U0;
    delete Loop_l_PE_0_0_k1_pro_U0;
    delete Loop_l_PE_0_1_k2_pro_U0;
    delete Loop_l_PE_1_0_k3_pro_U0;
    delete Loop_l_PE_1_1_k4_pro_U0;
    delete Loop_l_data_drain_k5_U0;
    delete A_fifo_0_0_V_U;
    delete A_fifo_1_0_V_U;
    delete B_fifo_0_0_V_U;
    delete B_fifo_1_0_V_U;
    delete A_fifo_0_1_V_U;
    delete B_fifo_0_1_V_U;
    delete A_fifo_0_2_V_U;
    delete B_fifo_1_1_V_U;
    delete A_fifo_1_1_V_U;
    delete B_fifo_0_2_V_U;
    delete A_fifo_1_2_V_U;
    delete B_fifo_1_2_V_U;
    delete start_for_Loop_l_dEe_U;
}

void systolic_array::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void systolic_array::thread_ap_clk_no_reset_() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sync_ready.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, Loop_l_PE_0_0_k1_pro_U0_ap_ready.read()))) {
        Loop_l_PE_0_0_k1_pro_U0_ap_ready_count = (!Loop_l_PE_0_0_k1_pro_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Loop_l_PE_0_0_k1_pro_U0_ap_ready_count.read()) - sc_biguint<2>(ap_const_lv2_1));
    } else if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_sync_ready.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, Loop_l_PE_0_0_k1_pro_U0_ap_ready.read()))) {
        Loop_l_PE_0_0_k1_pro_U0_ap_ready_count = (!Loop_l_PE_0_0_k1_pro_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Loop_l_PE_0_0_k1_pro_U0_ap_ready_count.read()) + sc_biguint<2>(ap_const_lv2_1));
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sync_ready.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, Loop_l_PE_0_1_k2_pro_U0_ap_ready.read()))) {
        Loop_l_PE_0_1_k2_pro_U0_ap_ready_count = (!Loop_l_PE_0_1_k2_pro_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Loop_l_PE_0_1_k2_pro_U0_ap_ready_count.read()) - sc_biguint<2>(ap_const_lv2_1));
    } else if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_sync_ready.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, Loop_l_PE_0_1_k2_pro_U0_ap_ready.read()))) {
        Loop_l_PE_0_1_k2_pro_U0_ap_ready_count = (!Loop_l_PE_0_1_k2_pro_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Loop_l_PE_0_1_k2_pro_U0_ap_ready_count.read()) + sc_biguint<2>(ap_const_lv2_1));
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sync_ready.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, Loop_l_PE_1_0_k3_pro_U0_ap_ready.read()))) {
        Loop_l_PE_1_0_k3_pro_U0_ap_ready_count = (!Loop_l_PE_1_0_k3_pro_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Loop_l_PE_1_0_k3_pro_U0_ap_ready_count.read()) - sc_biguint<2>(ap_const_lv2_1));
    } else if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_sync_ready.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, Loop_l_PE_1_0_k3_pro_U0_ap_ready.read()))) {
        Loop_l_PE_1_0_k3_pro_U0_ap_ready_count = (!Loop_l_PE_1_0_k3_pro_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Loop_l_PE_1_0_k3_pro_U0_ap_ready_count.read()) + sc_biguint<2>(ap_const_lv2_1));
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sync_ready.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, Loop_l_PE_1_1_k4_pro_U0_ap_ready.read()))) {
        Loop_l_PE_1_1_k4_pro_U0_ap_ready_count = (!Loop_l_PE_1_1_k4_pro_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Loop_l_PE_1_1_k4_pro_U0_ap_ready_count.read()) - sc_biguint<2>(ap_const_lv2_1));
    } else if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_sync_ready.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, Loop_l_PE_1_1_k4_pro_U0_ap_ready.read()))) {
        Loop_l_PE_1_1_k4_pro_U0_ap_ready_count = (!Loop_l_PE_1_1_k4_pro_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Loop_l_PE_1_1_k4_pro_U0_ap_ready_count.read()) + sc_biguint<2>(ap_const_lv2_1));
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_0, Loop_l_data_load_k_p_U0_ap_ready.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sync_ready.read()))) {
        Loop_l_data_load_k_p_U0_ap_ready_count = (!Loop_l_data_load_k_p_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Loop_l_data_load_k_p_U0_ap_ready_count.read()) - sc_biguint<2>(ap_const_lv2_1));
    } else if ((esl_seteq<1,1,1>(Loop_l_data_load_k_p_U0_ap_ready.read(), ap_const_logic_1) && 
                esl_seteq<1,1,1>(ap_const_logic_0, ap_sync_ready.read()))) {
        Loop_l_data_load_k_p_U0_ap_ready_count = (!Loop_l_data_load_k_p_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Loop_l_data_load_k_p_U0_ap_ready_count.read()) + sc_biguint<2>(ap_const_lv2_1));
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (ap_start.read() & 
             ap_sync_ready.read()))) {
            ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready = ap_const_logic_0;
        } else {
            ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready = ap_sync_Loop_l_PE_0_0_k1_pro_U0_ap_ready.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (ap_start.read() & 
             ap_sync_ready.read()))) {
            ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready = ap_const_logic_0;
        } else {
            ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready = ap_sync_Loop_l_PE_0_1_k2_pro_U0_ap_ready.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (ap_start.read() & 
             ap_sync_ready.read()))) {
            ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready = ap_const_logic_0;
        } else {
            ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready = ap_sync_Loop_l_PE_1_0_k3_pro_U0_ap_ready.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (ap_start.read() & 
             ap_sync_ready.read()))) {
            ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready = ap_const_logic_0;
        } else {
            ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready = ap_sync_Loop_l_PE_1_1_k4_pro_U0_ap_ready.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (ap_start.read() & 
             ap_sync_ready.read()))) {
            ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready = ap_const_logic_0;
        } else {
            ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready = ap_sync_Loop_l_data_load_k_p_U0_ap_ready.read();
        }
    }
}

void systolic_array::thread_Loop_l_PE_0_0_k1_pro_U0_ap_continue() {
    Loop_l_PE_0_0_k1_pro_U0_ap_continue = ap_sync_done.read();
}

void systolic_array::thread_Loop_l_PE_0_0_k1_pro_U0_ap_start() {
    Loop_l_PE_0_0_k1_pro_U0_ap_start = (ap_start.read() & (ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready.read() ^ 
  ap_const_logic_1));
}

void systolic_array::thread_Loop_l_PE_0_0_k1_pro_U0_start_full_n() {
    Loop_l_PE_0_0_k1_pro_U0_start_full_n = ap_const_logic_1;
}

void systolic_array::thread_Loop_l_PE_0_0_k1_pro_U0_start_write() {
    Loop_l_PE_0_0_k1_pro_U0_start_write = ap_const_logic_0;
}

void systolic_array::thread_Loop_l_PE_0_1_k2_pro_U0_ap_continue() {
    Loop_l_PE_0_1_k2_pro_U0_ap_continue = ap_sync_done.read();
}

void systolic_array::thread_Loop_l_PE_0_1_k2_pro_U0_ap_start() {
    Loop_l_PE_0_1_k2_pro_U0_ap_start = (ap_start.read() & (ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready.read() ^ 
  ap_const_logic_1));
}

void systolic_array::thread_Loop_l_PE_1_0_k3_pro_U0_ap_continue() {
    Loop_l_PE_1_0_k3_pro_U0_ap_continue = ap_sync_done.read();
}

void systolic_array::thread_Loop_l_PE_1_0_k3_pro_U0_ap_start() {
    Loop_l_PE_1_0_k3_pro_U0_ap_start = (ap_start.read() & (ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready.read() ^ 
  ap_const_logic_1));
}

void systolic_array::thread_Loop_l_PE_1_0_k3_pro_U0_start_full_n() {
    Loop_l_PE_1_0_k3_pro_U0_start_full_n = ap_const_logic_1;
}

void systolic_array::thread_Loop_l_PE_1_0_k3_pro_U0_start_write() {
    Loop_l_PE_1_0_k3_pro_U0_start_write = ap_const_logic_0;
}

void systolic_array::thread_Loop_l_PE_1_1_k4_pro_U0_ap_continue() {
    Loop_l_PE_1_1_k4_pro_U0_ap_continue = ap_sync_done.read();
}

void systolic_array::thread_Loop_l_PE_1_1_k4_pro_U0_ap_start() {
    Loop_l_PE_1_1_k4_pro_U0_ap_start = (ap_start.read() & (ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready.read() ^ 
  ap_const_logic_1));
}

void systolic_array::thread_Loop_l_PE_1_1_k4_pro_U0_start_full_n() {
    Loop_l_PE_1_1_k4_pro_U0_start_full_n = ap_const_logic_1;
}

void systolic_array::thread_Loop_l_PE_1_1_k4_pro_U0_start_write() {
    Loop_l_PE_1_1_k4_pro_U0_start_write = ap_const_logic_0;
}

void systolic_array::thread_Loop_l_data_drain_k5_U0_ap_continue() {
    Loop_l_data_drain_k5_U0_ap_continue = ap_sync_done.read();
}

void systolic_array::thread_Loop_l_data_drain_k5_U0_ap_start() {
    Loop_l_data_drain_k5_U0_ap_start = start_for_Loop_l_data_drain_k5_U0_empty_n.read();
}

void systolic_array::thread_Loop_l_data_drain_k5_U0_start_full_n() {
    Loop_l_data_drain_k5_U0_start_full_n = ap_const_logic_1;
}

void systolic_array::thread_Loop_l_data_drain_k5_U0_start_write() {
    Loop_l_data_drain_k5_U0_start_write = ap_const_logic_0;
}

void systolic_array::thread_Loop_l_data_load_k_p_U0_ap_continue() {
    Loop_l_data_load_k_p_U0_ap_continue = ap_const_logic_1;
}

void systolic_array::thread_Loop_l_data_load_k_p_U0_ap_start() {
    Loop_l_data_load_k_p_U0_ap_start = (ap_start.read() & (ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready.read() ^ 
  ap_const_logic_1));
}

void systolic_array::thread_Loop_l_data_load_k_p_U0_start_full_n() {
    Loop_l_data_load_k_p_U0_start_full_n = ap_const_logic_1;
}

void systolic_array::thread_Loop_l_data_load_k_p_U0_start_write() {
    Loop_l_data_load_k_p_U0_start_write = ap_const_logic_0;
}

void systolic_array::thread_ap_done() {
    ap_done = ap_sync_done.read();
}

void systolic_array::thread_ap_idle() {
    ap_idle = (Loop_l_data_load_k_p_U0_ap_idle.read() & Loop_l_PE_0_0_k1_pro_U0_ap_idle.read() & Loop_l_PE_0_1_k2_pro_U0_ap_idle.read() & Loop_l_PE_1_0_k3_pro_U0_ap_idle.read() & Loop_l_PE_1_1_k4_pro_U0_ap_idle.read() & Loop_l_data_drain_k5_U0_ap_idle.read());
}

void systolic_array::thread_ap_ready() {
    ap_ready = ap_sync_ready.read();
}

void systolic_array::thread_ap_sync_Loop_l_PE_0_0_k1_pro_U0_ap_ready() {
    ap_sync_Loop_l_PE_0_0_k1_pro_U0_ap_ready = (Loop_l_PE_0_0_k1_pro_U0_ap_ready.read() | ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready.read());
}

void systolic_array::thread_ap_sync_Loop_l_PE_0_1_k2_pro_U0_ap_ready() {
    ap_sync_Loop_l_PE_0_1_k2_pro_U0_ap_ready = (Loop_l_PE_0_1_k2_pro_U0_ap_ready.read() | ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready.read());
}

void systolic_array::thread_ap_sync_Loop_l_PE_1_0_k3_pro_U0_ap_ready() {
    ap_sync_Loop_l_PE_1_0_k3_pro_U0_ap_ready = (Loop_l_PE_1_0_k3_pro_U0_ap_ready.read() | ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready.read());
}

void systolic_array::thread_ap_sync_Loop_l_PE_1_1_k4_pro_U0_ap_ready() {
    ap_sync_Loop_l_PE_1_1_k4_pro_U0_ap_ready = (Loop_l_PE_1_1_k4_pro_U0_ap_ready.read() | ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready.read());
}

void systolic_array::thread_ap_sync_Loop_l_data_load_k_p_U0_ap_ready() {
    ap_sync_Loop_l_data_load_k_p_U0_ap_ready = (Loop_l_data_load_k_p_U0_ap_ready.read() | ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready.read());
}

void systolic_array::thread_ap_sync_continue() {
    ap_sync_continue = ap_sync_done.read();
}

void systolic_array::thread_ap_sync_done() {
    ap_sync_done = (Loop_l_PE_0_0_k1_pro_U0_ap_done.read() & Loop_l_PE_0_1_k2_pro_U0_ap_done.read() & Loop_l_PE_1_0_k3_pro_U0_ap_done.read() & Loop_l_PE_1_1_k4_pro_U0_ap_done.read() & Loop_l_data_drain_k5_U0_ap_done.read());
}

void systolic_array::thread_ap_sync_ready() {
    ap_sync_ready = (ap_sync_Loop_l_data_load_k_p_U0_ap_ready.read() & ap_sync_Loop_l_PE_0_0_k1_pro_U0_ap_ready.read() & ap_sync_Loop_l_PE_0_1_k2_pro_U0_ap_ready.read() & ap_sync_Loop_l_PE_1_0_k3_pro_U0_ap_ready.read() & ap_sync_Loop_l_PE_1_1_k4_pro_U0_ap_ready.read());
}

void systolic_array::thread_start_for_Loop_l_data_drain_k5_U0_din() {
    start_for_Loop_l_data_drain_k5_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void systolic_array::thread_v0_0_address0() {
    v0_0_address0 = Loop_l_data_load_k_p_U0_v0_0_address0.read();
}

void systolic_array::thread_v0_0_address1() {
    v0_0_address1 = ap_const_lv4_0;
}

void systolic_array::thread_v0_0_ce0() {
    v0_0_ce0 = Loop_l_data_load_k_p_U0_v0_0_ce0.read();
}

void systolic_array::thread_v0_0_ce1() {
    v0_0_ce1 = ap_const_logic_0;
}

void systolic_array::thread_v0_0_d0() {
    v0_0_d0 = ap_const_lv32_0;
}

void systolic_array::thread_v0_0_d1() {
    v0_0_d1 = ap_const_lv32_0;
}

void systolic_array::thread_v0_0_we0() {
    v0_0_we0 = ap_const_logic_0;
}

void systolic_array::thread_v0_0_we1() {
    v0_0_we1 = ap_const_logic_0;
}

void systolic_array::thread_v0_1_address0() {
    v0_1_address0 = Loop_l_data_load_k_p_U0_v0_1_address0.read();
}

void systolic_array::thread_v0_1_address1() {
    v0_1_address1 = ap_const_lv4_0;
}

void systolic_array::thread_v0_1_ce0() {
    v0_1_ce0 = Loop_l_data_load_k_p_U0_v0_1_ce0.read();
}

void systolic_array::thread_v0_1_ce1() {
    v0_1_ce1 = ap_const_logic_0;
}

void systolic_array::thread_v0_1_d0() {
    v0_1_d0 = ap_const_lv32_0;
}

void systolic_array::thread_v0_1_d1() {
    v0_1_d1 = ap_const_lv32_0;
}

void systolic_array::thread_v0_1_we0() {
    v0_1_we0 = ap_const_logic_0;
}

void systolic_array::thread_v0_1_we1() {
    v0_1_we1 = ap_const_logic_0;
}

void systolic_array::thread_v1_0_address0() {
    v1_0_address0 = Loop_l_data_load_k_p_U0_v1_0_address0.read();
}

void systolic_array::thread_v1_0_address1() {
    v1_0_address1 = ap_const_lv4_0;
}

void systolic_array::thread_v1_0_ce0() {
    v1_0_ce0 = Loop_l_data_load_k_p_U0_v1_0_ce0.read();
}

void systolic_array::thread_v1_0_ce1() {
    v1_0_ce1 = ap_const_logic_0;
}

void systolic_array::thread_v1_0_d0() {
    v1_0_d0 = ap_const_lv32_0;
}

void systolic_array::thread_v1_0_d1() {
    v1_0_d1 = ap_const_lv32_0;
}

void systolic_array::thread_v1_0_we0() {
    v1_0_we0 = ap_const_logic_0;
}

void systolic_array::thread_v1_0_we1() {
    v1_0_we1 = ap_const_logic_0;
}

void systolic_array::thread_v1_1_address0() {
    v1_1_address0 = Loop_l_data_load_k_p_U0_v1_1_address0.read();
}

void systolic_array::thread_v1_1_address1() {
    v1_1_address1 = ap_const_lv4_0;
}

void systolic_array::thread_v1_1_ce0() {
    v1_1_ce0 = Loop_l_data_load_k_p_U0_v1_1_ce0.read();
}

void systolic_array::thread_v1_1_ce1() {
    v1_1_ce1 = ap_const_logic_0;
}

void systolic_array::thread_v1_1_d0() {
    v1_1_d0 = ap_const_lv32_0;
}

void systolic_array::thread_v1_1_d1() {
    v1_1_d1 = ap_const_lv32_0;
}

void systolic_array::thread_v1_1_we0() {
    v1_1_we0 = ap_const_logic_0;
}

void systolic_array::thread_v1_1_we1() {
    v1_1_we1 = ap_const_logic_0;
}

void systolic_array::thread_v2_0_0_o() {
    v2_0_0_o = Loop_l_PE_0_0_k1_pro_U0_v2_0_0_o.read();
}

void systolic_array::thread_v2_0_0_o_ap_vld() {
    v2_0_0_o_ap_vld = Loop_l_PE_0_0_k1_pro_U0_v2_0_0_o_ap_vld.read();
}

void systolic_array::thread_v2_0_1_o() {
    v2_0_1_o = Loop_l_PE_0_1_k2_pro_U0_v2_0_1_o.read();
}

void systolic_array::thread_v2_0_1_o_ap_vld() {
    v2_0_1_o_ap_vld = Loop_l_PE_0_1_k2_pro_U0_v2_0_1_o_ap_vld.read();
}

void systolic_array::thread_v2_1_0_o() {
    v2_1_0_o = Loop_l_PE_1_0_k3_pro_U0_v2_1_0_o.read();
}

void systolic_array::thread_v2_1_0_o_ap_vld() {
    v2_1_0_o_ap_vld = Loop_l_PE_1_0_k3_pro_U0_v2_1_0_o_ap_vld.read();
}

void systolic_array::thread_v2_1_1_o() {
    v2_1_1_o = Loop_l_PE_1_1_k4_pro_U0_v2_1_1_o.read();
}

void systolic_array::thread_v2_1_1_o_ap_vld() {
    v2_1_1_o_ap_vld = Loop_l_PE_1_1_k4_pro_U0_v2_1_1_o_ap_vld.read();
}

void systolic_array::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvoutHandle << mComma << "{"  <<  " \"v0_0_address0\" :  \"" << v0_0_address0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_0_ce0\" :  \"" << v0_0_ce0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_0_d0\" :  \"" << v0_0_d0.read() << "\" ";
        mHdltvinHandle << mComma << "{"  <<  " \"v0_0_q0\" :  \"" << v0_0_q0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_0_we0\" :  \"" << v0_0_we0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_0_address1\" :  \"" << v0_0_address1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_0_ce1\" :  \"" << v0_0_ce1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_0_d1\" :  \"" << v0_0_d1.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"v0_0_q1\" :  \"" << v0_0_q1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_0_we1\" :  \"" << v0_0_we1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_1_address0\" :  \"" << v0_1_address0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_1_ce0\" :  \"" << v0_1_ce0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_1_d0\" :  \"" << v0_1_d0.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"v0_1_q0\" :  \"" << v0_1_q0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_1_we0\" :  \"" << v0_1_we0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_1_address1\" :  \"" << v0_1_address1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_1_ce1\" :  \"" << v0_1_ce1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_1_d1\" :  \"" << v0_1_d1.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"v0_1_q1\" :  \"" << v0_1_q1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v0_1_we1\" :  \"" << v0_1_we1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_0_address0\" :  \"" << v1_0_address0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_0_ce0\" :  \"" << v1_0_ce0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_0_d0\" :  \"" << v1_0_d0.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"v1_0_q0\" :  \"" << v1_0_q0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_0_we0\" :  \"" << v1_0_we0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_0_address1\" :  \"" << v1_0_address1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_0_ce1\" :  \"" << v1_0_ce1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_0_d1\" :  \"" << v1_0_d1.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"v1_0_q1\" :  \"" << v1_0_q1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_0_we1\" :  \"" << v1_0_we1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_1_address0\" :  \"" << v1_1_address0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_1_ce0\" :  \"" << v1_1_ce0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_1_d0\" :  \"" << v1_1_d0.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"v1_1_q0\" :  \"" << v1_1_q0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_1_we0\" :  \"" << v1_1_we0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_1_address1\" :  \"" << v1_1_address1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_1_ce1\" :  \"" << v1_1_ce1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_1_d1\" :  \"" << v1_1_d1.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"v1_1_q1\" :  \"" << v1_1_q1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v1_1_we1\" :  \"" << v1_1_we1.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"v2_0_0_i\" :  \"" << v2_0_0_i.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v2_0_0_o\" :  \"" << v2_0_0_o.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"v2_0_1_i\" :  \"" << v2_0_1_i.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v2_0_1_o\" :  \"" << v2_0_1_o.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"v2_1_0_i\" :  \"" << v2_1_0_i.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v2_1_0_o\" :  \"" << v2_1_0_o.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"v2_1_1_i\" :  \"" << v2_1_1_i.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v2_1_1_o\" :  \"" << v2_1_1_o.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_rst\" :  \"" << ap_rst.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_start\" :  \"" << ap_start.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v2_0_0_o_ap_vld\" :  \"" << v2_0_0_o_ap_vld.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_done\" :  \"" << ap_done.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v2_0_1_o_ap_vld\" :  \"" << v2_0_1_o_ap_vld.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v2_1_0_o_ap_vld\" :  \"" << v2_1_0_o_ap_vld.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"v2_1_1_o_ap_vld\" :  \"" << v2_1_1_o_ap_vld.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_ready\" :  \"" << ap_ready.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_idle\" :  \"" << ap_idle.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

