Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\study\Monitor\ipcore_dir\fenpin.v" into library work
Parsing module <fenpin>.
Analyzing Verilog file "C:\study\Monitor\tx_module.v" into library work
Parsing module <tx_module>.
Analyzing Verilog file "C:\study\Monitor\sccu_dataflow.v" into library work
Parsing module <sccu_dataflow>.
Analyzing Verilog file "C:\study\Monitor\rx_module.v" into library work
Parsing module <rx_module>.
Analyzing Verilog file "C:\study\Monitor\regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "C:\study\Monitor\mux4x32.v" into library work
Parsing module <mux4x32>.
Analyzing Verilog file "C:\study\Monitor\mux2x5.v" into library work
Parsing module <mux2x5>.
Analyzing Verilog file "C:\study\Monitor\mux2x32.v" into library work
Parsing module <mux2x32>.
Analyzing Verilog file "C:\study\Monitor\dff32.v" into library work
Parsing module <dff32>.
Analyzing Verilog file "C:\study\Monitor\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "C:\study\Monitor\scdatamem.v" into library work
Parsing module <scdatamem>.
Analyzing Verilog file "C:\study\Monitor\sccpu_dataflow.v" into library work
Parsing module <sccpu_dataflow>.
Analyzing Verilog file "C:\study\Monitor\ipcore_dir\imem.v" into library work
Parsing module <imem>.
Analyzing Verilog file "C:\study\Monitor\inter.v" into library work
Parsing module <inter>.
Analyzing Verilog file "C:\study\Monitor\fenpin_uart.v" into library work
Parsing module <fenpin_uart>.
Analyzing Verilog file "C:\study\Monitor\cpu.v" into library work
Parsing module <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu>.

Elaborating module <fenpin>.

Elaborating module <IBUFG>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=6.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=120.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=6,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 130: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 132: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 134: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 135: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 136: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 137: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 138: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 139: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 140: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 141: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 153: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 154: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 160: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 162: Assignment to locked_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 163: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\study\Monitor\ipcore_dir\fenpin.v" Line 164: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <fenpin_uart>.

Elaborating module <sccpu_dataflow>.

Elaborating module <sccu_dataflow>.

Elaborating module <dff32>.

Elaborating module <mux2x32>.

Elaborating module <mux2x5>.

Elaborating module <mux4x32>.

Elaborating module <regfile>.

Elaborating module <alu>.
WARNING:HDLCompiler:413 - "C:\study\Monitor\alu.v" Line 33: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\study\Monitor\alu.v" Line 34: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\study\Monitor\alu.v" Line 35: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\study\Monitor\alu.v" Line 37: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\study\Monitor\alu.v" Line 38: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\study\Monitor\alu.v" Line 39: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\study\Monitor\alu.v" Line 40: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\study\Monitor\alu.v" Line 41: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\study\Monitor\alu.v" Line 42: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\study\Monitor\alu.v" Line 43: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\study\Monitor\alu.v" Line 44: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\study\Monitor\alu.v" Line 45: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\study\Monitor\alu.v" Line 46: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\study\Monitor\alu.v" Line 31: Assignment to carry ignored, since the identifier is never used

Elaborating module <imem>.
WARNING:HDLCompiler:1499 - "C:\study\Monitor\ipcore_dir\imem.v" Line 39: Empty module <imem> remains a black box.

Elaborating module <scdatamem>.

Elaborating module <inter>.

Elaborating module <rx_module>.

Elaborating module <tx_module>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu>.
    Related source file is "C:\study\Monitor\cpu.v".
    Found 32-bit comparator greater for signal <aluout[31]_GND_1_o_LessThan_3_o> created at line 20
    Found 32-bit comparator greater for signal <n0003> created at line 20
    Summary:
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <cpu> synthesized.

Synthesizing Unit <fenpin>.
    Related source file is "C:\study\Monitor\ipcore_dir\fenpin.v".
    Summary:
	no macro.
Unit <fenpin> synthesized.

Synthesizing Unit <fenpin_uart>.
    Related source file is "C:\study\Monitor\fenpin_uart.v".
    Found 1-bit register for signal <clk_1>.
    Found 32-bit register for signal <i>.
    Found 32-bit adder for signal <i[31]_GND_6_o_add_1_OUT> created at line 28.
    Found 32-bit comparator greater for signal <n0001> created at line 29
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <fenpin_uart> synthesized.

Synthesizing Unit <sccpu_dataflow>.
    Related source file is "C:\study\Monitor\sccpu_dataflow.v".
    Found 32-bit adder for signal <p4> created at line 44.
    Found 32-bit adder for signal <adr> created at line 45.
    Found 32-bit adder for signal <p8> created at line 46.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <sccpu_dataflow> synthesized.

Synthesizing Unit <sccu_dataflow>.
    Related source file is "C:\study\Monitor\sccu_dataflow.v".
    Summary:
	no macro.
Unit <sccu_dataflow> synthesized.

Synthesizing Unit <dff32>.
    Related source file is "C:\study\Monitor\dff32.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <dff32> synthesized.

Synthesizing Unit <mux2x32>.
    Related source file is "C:\study\Monitor\mux2x32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2x32> synthesized.

Synthesizing Unit <mux2x5>.
    Related source file is "C:\study\Monitor\mux2x5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2x5> synthesized.

Synthesizing Unit <mux4x32>.
    Related source file is "C:\study\Monitor\mux4x32.v".
    Found 32-bit 4-to-1 multiplexer for signal <y> created at line 26.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4x32> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "C:\study\Monitor\regfile.v".
    Found 1024-bit register for signal <n0051[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <rna[4]_register[31][31]_wide_mux_1_OUT> created at line 27.
    Found 32-bit 32-to-1 multiplexer for signal <rnb[4]_register[31][31]_wide_mux_4_OUT> created at line 28.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\study\Monitor\alu.v".
    Found 32-bit subtractor for signal <a[31]_b[31]_sub_21_OUT> created at line 36.
    Found 32-bit adder for signal <a[31]_b[31]_add_5_OUT> created at line 34.
    Found 32-bit shifter arithmetic right for signal <b[31]_a[31]_shift_right_58_OUT> created at line 44
    Found 32-bit shifter logical left for signal <b[31]_a[4]_shift_left_66_OUT> created at line 45
    Found 32-bit shifter logical right for signal <b[31]_a[4]_shift_right_74_OUT> created at line 46
    Found 32-bit 14-to-1 multiplexer for signal <r> created at line 32.
    Found 1-bit 14-to-1 multiplexer for signal <zero> created at line 32.
WARNING:Xst:737 - Found 1-bit latch for signal <overflow>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit comparator not equal for signal <n0024> created at line 36
    Found 1-bit comparator equal for signal <b[31]_a[31]_equal_23_o> created at line 36
    Found 32-bit comparator greater for signal <b[31]_a[31]_LessThan_50_o> created at line 42
    Found 32-bit comparator greater for signal <a[31]_b[31]_LessThan_54_o> created at line 43
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   4 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <alu> synthesized.

Synthesizing Unit <scdatamem>.
    Related source file is "C:\study\Monitor\scdatamem.v".
        DEPTH = 1024
WARNING:Xst:647 - Input <addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m2reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   1 RAM(s).
Unit <scdatamem> synthesized.

Synthesizing Unit <inter>.
    Related source file is "C:\study\Monitor\inter.v".
WARNING:Xst:647 - Input <data<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <interout>.
    Found 1-bit register for signal <last_dataready>.
    Found 1-bit register for signal <inter_reg<0><15>>.
    Found 1-bit register for signal <inter_reg<0><14>>.
    Found 1-bit register for signal <inter_reg<0><13>>.
    Found 1-bit register for signal <inter_reg<0><12>>.
    Found 1-bit register for signal <inter_reg<0><11>>.
    Found 1-bit register for signal <inter_reg<0><10>>.
    Found 1-bit register for signal <inter_reg<0><9>>.
    Found 1-bit register for signal <inter_reg<0><8>>.
    Found 1-bit register for signal <inter_reg<0><7>>.
    Found 1-bit register for signal <inter_reg<0><6>>.
    Found 1-bit register for signal <inter_reg<0><5>>.
    Found 1-bit register for signal <inter_reg<0><4>>.
    Found 1-bit register for signal <inter_reg<0><3>>.
    Found 1-bit register for signal <inter_reg<0><2>>.
    Found 1-bit register for signal <inter_reg<0><1>>.
    Found 1-bit register for signal <inter_reg<0><0>>.
    Found 1-bit register for signal <inter_reg<1><0>>.
    Found 1-bit register for signal <inter_reg<2><7>>.
    Found 1-bit register for signal <inter_reg<2><6>>.
    Found 1-bit register for signal <inter_reg<2><5>>.
    Found 1-bit register for signal <inter_reg<2><4>>.
    Found 1-bit register for signal <inter_reg<2><3>>.
    Found 1-bit register for signal <inter_reg<2><2>>.
    Found 1-bit register for signal <inter_reg<2><1>>.
    Found 1-bit register for signal <inter_reg<2><0>>.
    Found 1-bit register for signal <inter_reg<3><31>>.
    Found 1-bit register for signal <inter_reg<3><30>>.
    Found 1-bit register for signal <inter_reg<3><29>>.
    Found 1-bit register for signal <inter_reg<3><28>>.
    Found 1-bit register for signal <inter_reg<3><27>>.
    Found 1-bit register for signal <inter_reg<3><26>>.
    Found 1-bit register for signal <inter_reg<3><25>>.
    Found 1-bit register for signal <inter_reg<3><24>>.
    Found 1-bit register for signal <inter_reg<3><23>>.
    Found 1-bit register for signal <inter_reg<3><22>>.
    Found 1-bit register for signal <inter_reg<3><21>>.
    Found 1-bit register for signal <inter_reg<3><20>>.
    Found 1-bit register for signal <inter_reg<3><19>>.
    Found 1-bit register for signal <inter_reg<3><18>>.
    Found 1-bit register for signal <inter_reg<3><17>>.
    Found 1-bit register for signal <inter_reg<3><16>>.
    Found 1-bit register for signal <inter_reg<3><15>>.
    Found 1-bit register for signal <inter_reg<3><14>>.
    Found 1-bit register for signal <inter_reg<3><13>>.
    Found 1-bit register for signal <inter_reg<3><12>>.
    Found 1-bit register for signal <inter_reg<3><11>>.
    Found 1-bit register for signal <inter_reg<3><10>>.
    Found 1-bit register for signal <inter_reg<3><9>>.
    Found 1-bit register for signal <inter_reg<3><8>>.
    Found 1-bit register for signal <inter_reg<3><7>>.
    Found 1-bit register for signal <inter_reg<3><6>>.
    Found 1-bit register for signal <inter_reg<3><5>>.
    Found 1-bit register for signal <inter_reg<3><4>>.
    Found 1-bit register for signal <inter_reg<3><3>>.
    Found 1-bit register for signal <inter_reg<3><2>>.
    Found 1-bit register for signal <inter_reg<3><1>>.
    Found 1-bit register for signal <inter_reg<3><0>>.
    Found 1-bit register for signal <inter_reg<4><31>>.
    Found 1-bit register for signal <inter_reg<4><30>>.
    Found 1-bit register for signal <inter_reg<4><29>>.
    Found 1-bit register for signal <inter_reg<4><28>>.
    Found 1-bit register for signal <inter_reg<4><27>>.
    Found 1-bit register for signal <inter_reg<4><26>>.
    Found 1-bit register for signal <inter_reg<4><25>>.
    Found 1-bit register for signal <inter_reg<4><24>>.
    Found 1-bit register for signal <inter_reg<4><23>>.
    Found 1-bit register for signal <inter_reg<4><22>>.
    Found 1-bit register for signal <inter_reg<4><21>>.
    Found 1-bit register for signal <inter_reg<4><20>>.
    Found 1-bit register for signal <inter_reg<4><19>>.
    Found 1-bit register for signal <inter_reg<4><18>>.
    Found 1-bit register for signal <inter_reg<4><17>>.
    Found 1-bit register for signal <inter_reg<4><16>>.
    Found 1-bit register for signal <inter_reg<4><15>>.
    Found 1-bit register for signal <inter_reg<4><14>>.
    Found 1-bit register for signal <inter_reg<4><13>>.
    Found 1-bit register for signal <inter_reg<4><12>>.
    Found 1-bit register for signal <inter_reg<4><11>>.
    Found 1-bit register for signal <inter_reg<4><10>>.
    Found 1-bit register for signal <inter_reg<4><9>>.
    Found 1-bit register for signal <inter_reg<4><8>>.
    Found 1-bit register for signal <inter_reg<4><7>>.
    Found 1-bit register for signal <inter_reg<4><6>>.
    Found 1-bit register for signal <inter_reg<4><5>>.
    Found 1-bit register for signal <inter_reg<4><4>>.
    Found 1-bit register for signal <inter_reg<4><3>>.
    Found 1-bit register for signal <inter_reg<4><2>>.
    Found 1-bit register for signal <inter_reg<4><1>>.
    Found 1-bit register for signal <inter_reg<4><0>>.
    Found 1-bit register for signal <inter_reg<5><31>>.
    Found 1-bit register for signal <inter_reg<5><30>>.
    Found 1-bit register for signal <inter_reg<5><29>>.
    Found 1-bit register for signal <inter_reg<5><28>>.
    Found 1-bit register for signal <inter_reg<5><27>>.
    Found 1-bit register for signal <inter_reg<5><26>>.
    Found 1-bit register for signal <inter_reg<5><25>>.
    Found 1-bit register for signal <inter_reg<5><24>>.
    Found 1-bit register for signal <inter_reg<5><23>>.
    Found 1-bit register for signal <inter_reg<5><22>>.
    Found 1-bit register for signal <inter_reg<5><21>>.
    Found 1-bit register for signal <inter_reg<5><20>>.
    Found 1-bit register for signal <inter_reg<5><19>>.
    Found 1-bit register for signal <inter_reg<5><18>>.
    Found 1-bit register for signal <inter_reg<5><17>>.
    Found 1-bit register for signal <inter_reg<5><16>>.
    Found 1-bit register for signal <inter_reg<5><15>>.
    Found 1-bit register for signal <inter_reg<5><14>>.
    Found 1-bit register for signal <inter_reg<5><13>>.
    Found 1-bit register for signal <inter_reg<5><12>>.
    Found 1-bit register for signal <inter_reg<5><11>>.
    Found 1-bit register for signal <inter_reg<5><10>>.
    Found 1-bit register for signal <inter_reg<5><9>>.
    Found 1-bit register for signal <inter_reg<5><8>>.
    Found 1-bit register for signal <inter_reg<5><7>>.
    Found 1-bit register for signal <inter_reg<5><6>>.
    Found 1-bit register for signal <inter_reg<5><5>>.
    Found 1-bit register for signal <inter_reg<5><4>>.
    Found 1-bit register for signal <inter_reg<5><3>>.
    Found 1-bit register for signal <inter_reg<5><2>>.
    Found 1-bit register for signal <inter_reg<5><1>>.
    Found 1-bit register for signal <inter_reg<5><0>>.
    Found 1-bit register for signal <last_sent>.
    Summary:
	inferred  69 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <inter> synthesized.

Synthesizing Unit <rx_module>.
    Related source file is "C:\study\Monitor\rx_module.v".
    Found 8-bit register for signal <cnt>.
    Found 8-bit register for signal <DataReceived>.
    Found 1-bit register for signal <cnt_en>.
    Found 1-bit register for signal <DataReady>.
    Found 1-bit register for signal <trigger_r0>.
    Found 8-bit adder for signal <cnt[7]_GND_3924_o_add_2_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <rx_module> synthesized.

Synthesizing Unit <tx_module>.
    Related source file is "C:\study\Monitor\tx_module.v".
    Found 1-bit register for signal <tx>.
    Found 8-bit register for signal <ShiftReg>.
    Found 8-bit register for signal <cnt>.
    Found 1-bit register for signal <cnt_en>.
    Found 1-bit register for signal <sent>.
    Found 1-bit register for signal <TransEn_r>.
    Found 8-bit adder for signal <cnt[7]_GND_3925_o_add_3_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <tx_module> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x32-bit dual-port RAM                             : 1
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 5
 32-bit subtractor                                     : 1
 8-bit adder                                           : 2
# Registers                                            : 53
 1-bit register                                        : 45
 1024-bit register                                     : 1
 32-bit register                                       : 3
 8-bit register                                        : 4
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 7
 1-bit comparator equal                                : 1
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 5
# Multiplexers                                         : 78
 1-bit 14-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 16
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 9
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/imem.ngc>.
Loading core <imem> for timing and area information for instance <iram>.

Synthesizing (advanced) Unit <fenpin_uart>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <fenpin_uart> synthesized (advanced).

Synthesizing (advanced) Unit <rx_module>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <rx_module> synthesized (advanced).

Synthesizing (advanced) Unit <scdatamem>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wmem>          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <wdata>         |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     addrB          | connected to signal <pc>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <scdatamem> synthesized (advanced).

Synthesizing (advanced) Unit <tx_module>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <tx_module> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x32-bit dual-port distributed RAM                 : 1
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 5
 32-bit subtractor                                     : 1
# Counters                                             : 3
 32-bit up counter                                     : 1
 8-bit up counter                                      : 2
# Registers                                            : 1149
 Flip-Flops                                            : 1149
# Comparators                                          : 7
 1-bit comparator equal                                : 1
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 5
# Multiplexers                                         : 76
 1-bit 14-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 16
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <interout_31> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_30> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_29> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_28> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_27> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_26> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_25> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_24> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_23> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_22> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_21> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_20> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_19> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_18> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_17> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_16> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_15> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_14> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_13> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_12> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_11> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_10> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_9> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interout_8> (without init value) has a constant value of 0 in block <inter>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <dff32> ...

Optimizing unit <cpu> ...

Optimizing unit <sccpu_dataflow> ...

Optimizing unit <regfile> ...

Optimizing unit <sccu_dataflow> ...

Optimizing unit <alu> ...

Optimizing unit <inter> ...

Optimizing unit <rx_module> ...

Optimizing unit <tx_module> ...
WARNING:Xst:1710 - FF/Latch <s/rf/register_31_992> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_993> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_994> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_995> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_996> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_997> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_998> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_999> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1000> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1001> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1002> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1003> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1004> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1005> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1006> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1007> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1008> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1009> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1010> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1011> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1012> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1013> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1014> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1015> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1016> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1017> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1018> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1019> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1020> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1021> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1022> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s/rf/register_31_1023> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 6.
FlipFlop s/ip/q_2 has been replicated 1 time(s)
FlipFlop s/ip/q_3 has been replicated 1 time(s)
FlipFlop s/ip/q_4 has been replicated 1 time(s)
FlipFlop s/ip/q_5 has been replicated 1 time(s)
FlipFlop s/ip/q_6 has been replicated 1 time(s)
FlipFlop s/ip/q_7 has been replicated 1 time(s)
FlipFlop s/ip/q_8 has been replicated 1 time(s)
FlipFlop s/ip/q_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1149
 Flip-Flops                                            : 1149

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4305
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 120
#      LUT2                        : 43
#      LUT3                        : 1105
#      LUT4                        : 118
#      LUT5                        : 327
#      LUT6                        : 1812
#      MUXCY                       : 272
#      MUXF7                       : 210
#      MUXF8                       : 56
#      VCC                         : 1
#      XORCY                       : 234
# FlipFlops/Latches                : 1150
#      FDC                         : 68
#      FDC_1                       : 1
#      FDCE                        : 1004
#      FDCE_1                      : 42
#      FDE                         : 1
#      FDPE                        : 1
#      FDR                         : 32
#      LD                          : 1
# RAMS                             : 256
#      RAM128X1D                   : 256
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 20
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 17
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1150  out of  126800     0%  
 Number of Slice LUTs:                 4554  out of  63400     7%  
    Number used as Logic:              3530  out of  63400     5%  
    Number used as Memory:             1024  out of  19000     5%  
       Number used as RAM:             1024

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5094
   Number with an unused Flip Flop:    3944  out of   5094    77%  
   Number with an unused LUT:           540  out of   5094    10%  
   Number of fully used LUT-FF pairs:   610  out of   5094    11%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------+-----------------------------------------+-------+
Clock Signal                                                               | Clock buffer(FF name)                   | Load  |
---------------------------------------------------------------------------+-----------------------------------------+-------+
clock/clkout1                                                              | BUFG                                    | 33    |
clock/clkout0                                                              | BUFG                                    | 1331  |
s/al_unit/aluc[3]_PWR_17_o_Mux_88_o(s/al_unit/aluc[3]_PWR_17_o_Mux_88_o1:O)| NONE(*)(s/al_unit/overflow)             | 1     |
clock_uart/clk_1                                                           | BUFG                                    | 33    |
device/uart_transmit/pos_tri(device/uart_transmit/pos_tri1:O)              | NONE(*)(device/uart_transmit/ShiftReg_7)| 8     |
---------------------------------------------------------------------------+-----------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 26.689ns (Maximum Frequency: 37.469MHz)
   Minimum input arrival time before clock: 2.327ns
   Maximum output required time after clock: 0.903ns
   Maximum combinational path delay: 0.001ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock/clkout1'
  Clock period: 6.231ns (frequency: 160.494MHz)
  Total number of paths / destination ports: 33265 / 66
-------------------------------------------------------------------------
Delay:               6.231ns (Levels of Logic = 34)
  Source:            clock_uart/i_0 (FF)
  Destination:       clock_uart/i_0 (FF)
  Source Clock:      clock/clkout1 rising
  Destination Clock: clock/clkout1 rising

  Data Path: clock_uart/i_0 to clock_uart/i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.405  clock_uart/i_0 (clock_uart/i_0)
     INV:I->O              1   0.146   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_lut<0>_INV_0 (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<0> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<1> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<2> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<3> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<4> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<5> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<6> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<7> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<8> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<9> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<10> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<11> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<12> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<13> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<14> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<15> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<16> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<17> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<18> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<19> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<20> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<21> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<22> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<23> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<24> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<25> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<26> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<27> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<28> (clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_cy<28>)
     XORCY:CI->O           2   0.510   0.925  clock_uart/Madd_i[31]_GND_6_o_add_1_OUT_xor<29> (clock_uart/i[31]_GND_6_o_add_1_OUT<29>)
     LUT5:I0->O            0   0.124   0.000  clock_uart/Mcompar_n0001_lutdi5 (clock_uart/Mcompar_n0001_lutdi5)
     MUXCY:DI->O           1   0.761   0.421  clock_uart/Mcompar_n0001_cy<5> (clock_uart/Mcompar_n0001_cy<5>)
     LUT3:I2->O           33   0.124   0.552  clock_uart/Mcompar_n0001_cy<6> (clock_uart/Mcompar_n0001_cy<6>)
     FDR:R                     0.494          clock_uart/i_0
    ----------------------------------------
    Total                      6.231ns (3.928ns logic, 2.303ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock/clkout0'
  Clock period: 26.689ns (frequency: 37.469MHz)
  Total number of paths / destination ports: 184626420627 / 4393
-------------------------------------------------------------------------
Delay:               13.344ns (Levels of Logic = 18)
  Source:            s/ip/q_4_1 (FF)
  Destination:       device/interout_0 (FF)
  Source Clock:      clock/clkout0 rising
  Destination Clock: clock/clkout0 falling

  Data Path: s/ip/q_4_1 to device/interout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            241   0.478   1.137  s/ip/q_4_1 (s/ip/q_4_1)
     begin scope: 'iram:a<2>'
     LUT6:I0->O            1   0.124   0.000  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int502 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int502)
     MUXF7:I1->O           1   0.368   0.000  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int50_f7_0 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int50_f71)
     MUXF8:I0->O           1   0.296   0.536  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int50_f8 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int50_f8)
     LUT3:I1->O            2   0.124   0.427  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int521 (spo<16>)
     end scope: 'iram:spo<16>'
     LUT3:I2->O          258   0.124   0.738  Mmux_inst_choose81 (inst_choose<16>)
     LUT6:I4->O            1   0.124   0.776  s/rf/Mmux_rnb[4]_register[31][31]_wide_mux_4_OUT_917 (s/rf/Mmux_rnb[4]_register[31][31]_wide_mux_4_OUT_917)
     LUT6:I2->O            3   0.124   0.550  s/rf/Mmux_rnb[4]_register[31][31]_wide_mux_4_OUT_45 (s/rf/Mmux_rnb[4]_register[31][31]_wide_mux_4_OUT_45)
     LUT6:I4->O            1   0.124   0.939  s/alu_b/Mmux_y61_1 (s/alu_b/Mmux_y61)
     LUT6:I0->O            4   0.124   0.556  s/al_unit/Sh2061 (s/al_unit/Sh206)
     LUT4:I2->O            1   0.124   0.716  s/al_unit/Sh2821 (s/al_unit/Sh2821)
     LUT6:I3->O            3   0.124   0.953  s/al_unit/Sh2823 (s/al_unit/Sh282)
     LUT6:I0->O            1   0.124   0.716  s/al_unit/Mmux_r_618_SW2 (N875)
     LUT6:I3->O            6   0.124   0.952  s/al_unit/aluc<3>181 (aluout<26>)
     LUT5:I0->O            9   0.124   0.474  Mcompar_n0003_lut<3>_1 (Mcompar_n0003_lut<3>1)
     LUT6:I5->O            1   0.124   0.421  device/_n0351_inv16_SW9_G (N1123)
     LUT3:I2->O            1   0.124   0.421  device/_n0351_inv16_SW91 (N981)
     LUT6:I5->O            1   0.124   0.000  device/Mmux_interout[31]_inter_reg[5][31]_mux_9_OUT11 (device/interout[31]_inter_reg[5][31]_mux_9_OUT<0>)
     FDCE_1:D                  0.030          device/interout_0
    ----------------------------------------
    Total                     13.344ns (3.032ns logic, 10.312ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_uart/clk_1'
  Clock period: 3.045ns (frequency: 328.407MHz)
  Total number of paths / destination ports: 327 / 44
-------------------------------------------------------------------------
Delay:               3.045ns (Levels of Logic = 2)
  Source:            device/uart_receive/cnt_2 (FF)
  Destination:       device/uart_receive/DataReceived_7 (FF)
  Source Clock:      clock_uart/clk_1 rising
  Destination Clock: clock_uart/clk_1 rising

  Data Path: device/uart_receive/cnt_2 to device/uart_receive/DataReceived_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.478   0.782  device/uart_receive/cnt_2 (device/uart_receive/cnt_2)
     LUT4:I0->O            3   0.124   0.953  device/uart_receive/cnt[7]_PWR_21_o_equal_14_o<7>11 (device/uart_receive/cnt[7]_PWR_21_o_equal_14_o<7>1)
     LUT6:I0->O            8   0.124   0.445  device/uart_receive/_n0116_inv1 (device/uart_receive/_n0116_inv)
     FDCE:CE                   0.139          device/uart_receive/DataReceived_0
    ----------------------------------------
    Total                      3.045ns (0.865ns logic, 2.180ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock/clkout0'
  Total number of paths / destination ports: 1075 / 1075
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            resetn (PAD)
  Destination:       s/ip/q_31 (FF)
  Destination Clock: clock/clkout0 rising

  Data Path: resetn to s/ip/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1116   0.001   0.681  resetn_IBUF (resetn_IBUF)
     FDC:CLR                   0.494          s/ip/q_0
    ----------------------------------------
    Total                      1.176ns (0.495ns logic, 0.681ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_uart/clk_1'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              2.327ns (Levels of Logic = 3)
  Source:            RsRx (PAD)
  Destination:       device/uart_receive/cnt_en (FF)
  Destination Clock: clock_uart/clk_1 rising

  Data Path: RsRx to device/uart_receive/cnt_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.595  RsRx_IBUF (RsRx_IBUF)
     LUT2:I0->O            2   0.124   0.945  device/uart_receive/neg_tri1 (device/uart_receive/neg_tri)
     LUT6:I0->O            1   0.124   0.399  device/uart_receive/_n0119_inv1 (device/uart_receive/_n0119_inv)
     FDCE:CE                   0.139          device/uart_receive/cnt_en
    ----------------------------------------
    Total                      2.327ns (0.388ns logic, 1.939ns route)
                                       (16.7% logic, 83.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'device/uart_transmit/pos_tri'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            resetn (PAD)
  Destination:       device/uart_transmit/ShiftReg_7 (FF)
  Destination Clock: device/uart_transmit/pos_tri rising

  Data Path: resetn to device/uart_transmit/ShiftReg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1116   0.001   0.681  resetn_IBUF (resetn_IBUF)
     FDC:CLR                   0.494          device/uart_transmit/ShiftReg_0
    ----------------------------------------
    Total                      1.176ns (0.495ns logic, 0.681ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock/clkout0'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            device/inter_reg_0_15 (FF)
  Destination:       Led<15> (PAD)
  Source Clock:      clock/clkout0 falling

  Data Path: device/inter_reg_0_15 to Led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           4   0.484   0.419  device/inter_reg_0_15 (device/inter_reg_0_15)
     OBUF:I->O                 0.000          Led_15_OBUF (Led<15>)
    ----------------------------------------
    Total                      0.903ns (0.484ns logic, 0.419ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_uart/clk_1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            device/uart_transmit/tx (FF)
  Destination:       RsTx (PAD)
  Source Clock:      clock_uart/clk_1 rising

  Data Path: device/uart_transmit/tx to RsTx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.478   0.399  device/uart_transmit/tx (device/uart_transmit/tx)
     OBUF:I->O                 0.000          RsTx_OBUF (RsTx)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.001ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       clock/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: clk to clock/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   0.001   0.000  clock/clkin1_buf (clock/clkin1)
    MMCME2_ADV:CLKIN1          0.000          clock/mmcm_adv_inst
    ----------------------------------------
    Total                      0.001ns (0.001ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock/clkout0
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
clock/clkout0                      |   16.320|    2.662|   13.344|         |
clock_uart/clk_1                   |         |         |    1.728|         |
s/al_unit/aluc[3]_PWR_17_o_Mux_88_o|         |    4.466|         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock/clkout1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock/clkout1  |    6.231|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_uart/clk_1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock/clkout0               |         |    2.703|         |         |
clock_uart/clk_1            |    3.045|         |         |         |
device/uart_transmit/pos_tri|    2.391|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock device/uart_transmit/pos_tri
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock/clkout0  |         |    0.933|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s/al_unit/aluc[3]_PWR_17_o_Mux_88_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock/clkout0  |         |         |    9.918|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 41.88 secs
 
--> 

Total memory usage is 262592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   94 (   0 filtered)
Number of infos    :    2 (   0 filtered)

