

================================================================
== Vitis HLS Report for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Sun May  2 18:23:08 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        Lab3B_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |        3|        3|         2|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.11>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dir_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'dir_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dir_V_1_1 = alloca i32 1"   --->   Operation 7 'alloca' 'dir_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dir_V_1_2 = alloca i32 1"   --->   Operation 8 'alloca' 'dir_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln15_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln15"   --->   Operation 9 'read' 'sext_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln15_cast = sext i62 %sext_ln15_read"   --->   Operation 10 'sext' 'sext_ln15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dir, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 3, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [raytriangleintersect.cpp:15]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dir_addr = getelementptr i32 %dir, i64 %sext_ln15_cast" [raytriangleintersect.cpp:15]   --->   Operation 15 'getelementptr' 'dir_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.51ns)   --->   "%icmp_ln15 = icmp_eq  i2 %i_1, i2 3" [raytriangleintersect.cpp:15]   --->   Operation 17 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.62ns)   --->   "%add_ln15 = add i2 %i_1, i2 1" [raytriangleintersect.cpp:15]   --->   Operation 19 'add' 'add_ln15' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.split10, void %.exitStub" [raytriangleintersect.cpp:15]   --->   Operation 20 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%switch_ln17 = switch i2 %i_1, void %branch2, i2 0, void %.split10..split1012_crit_edge, i2 1, void %.split10..split1012_crit_edge3" [raytriangleintersect.cpp:17]   --->   Operation 21 'switch' 'switch_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.69>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln15 = store i2 %add_ln15, i2 %i" [raytriangleintersect.cpp:15]   --->   Operation 22 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dir_V_1_load = load i32 %dir_V_1"   --->   Operation 32 'load' 'dir_V_1_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dir_V_1_1_load = load i32 %dir_V_1_1"   --->   Operation 33 'load' 'dir_V_1_1_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dir_V_1_2_load = load i32 %dir_V_1_2"   --->   Operation 34 'load' 'dir_V_1_2_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_V_2_out, i32 %dir_V_1_2_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_V_out, i32 %dir_V_1_1_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_V_5_out, i32 %dir_V_1_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [raytriangleintersect.cpp:15]   --->   Operation 24 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%dir_V_1_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dir_addr" [raytriangleintersect.cpp:17]   --->   Operation 25 'read' 'dir_V_1_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln17 = store i32 %dir_V_1_4, i32 %dir_V_1_1" [raytriangleintersect.cpp:17]   --->   Operation 26 'store' 'store_ln17' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split1012" [raytriangleintersect.cpp:17]   --->   Operation 27 'br' 'br_ln17' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln17 = store i32 %dir_V_1_4, i32 %dir_V_1" [raytriangleintersect.cpp:17]   --->   Operation 28 'store' 'store_ln17' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split1012" [raytriangleintersect.cpp:17]   --->   Operation 29 'br' 'br_ln17' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln17 = store i32 %dir_V_1_4, i32 %dir_V_1_2" [raytriangleintersect.cpp:17]   --->   Operation 30 'store' 'store_ln17' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split1012" [raytriangleintersect.cpp:17]   --->   Operation 31 'br' 'br_ln17' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.11ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', raytriangleintersect.cpp:15) on local variable 'i' [16]  (0 ns)
	'add' operation ('add_ln15', raytriangleintersect.cpp:15) [21]  (0.625 ns)
	'store' operation ('store_ln15', raytriangleintersect.cpp:15) of variable 'add_ln15', raytriangleintersect.cpp:15 on local variable 'i' [37]  (0.489 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus read operation ('dir.V[1]', raytriangleintersect.cpp:17) on port 'dir' (raytriangleintersect.cpp:17) [25]  (7.3 ns)
	'store' operation ('store_ln17', raytriangleintersect.cpp:17) of variable 'dir.V[1]', raytriangleintersect.cpp:17 on local variable 'dir.V[1]' [28]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
