{
  "module_name": "tusb6010.h",
  "hash_id": "b24c7a2c480dce2b6a928212e6f360e78c0525b3b4c5d5f43c5ac3a975a28566",
  "original_prompt": "Ingested from linux-6.6.14/drivers/usb/musb/tusb6010.h",
  "human_readable_source": " \n \n\n#ifndef __TUSB6010_H__\n#define __TUSB6010_H__\n\n \n#define TUSB_VLYNQ_CTRL\t\t\t0x004\n\n \n#define TUSB_BASE_OFFSET\t\t0x400\n\n \n#define TUSB_FIFO_BASE\t\t\t0x600\n\n \n#define TUSB_SYS_REG_BASE\t\t0x800\n\n#define TUSB_DEV_CONF\t\t\t(TUSB_SYS_REG_BASE + 0x000)\n#define\t\tTUSB_DEV_CONF_USB_HOST_MODE\t\t(1 << 16)\n#define\t\tTUSB_DEV_CONF_PROD_TEST_MODE\t\t(1 << 15)\n#define\t\tTUSB_DEV_CONF_SOFT_ID\t\t\t(1 << 1)\n#define\t\tTUSB_DEV_CONF_ID_SEL\t\t\t(1 << 0)\n\n#define TUSB_PHY_OTG_CTRL_ENABLE\t(TUSB_SYS_REG_BASE + 0x004)\n#define TUSB_PHY_OTG_CTRL\t\t(TUSB_SYS_REG_BASE + 0x008)\n#define\t\tTUSB_PHY_OTG_CTRL_WRPROTECT\t\t(0xa5 << 24)\n#define\t\tTUSB_PHY_OTG_CTRL_OTG_ID_PULLUP\t\t(1 << 23)\n#define\t\tTUSB_PHY_OTG_CTRL_OTG_VBUS_DET_EN\t(1 << 19)\n#define\t\tTUSB_PHY_OTG_CTRL_OTG_SESS_END_EN\t(1 << 18)\n#define\t\tTUSB_PHY_OTG_CTRL_TESTM2\t\t(1 << 17)\n#define\t\tTUSB_PHY_OTG_CTRL_TESTM1\t\t(1 << 16)\n#define\t\tTUSB_PHY_OTG_CTRL_TESTM0\t\t(1 << 15)\n#define\t\tTUSB_PHY_OTG_CTRL_TX_DATA2\t\t(1 << 14)\n#define\t\tTUSB_PHY_OTG_CTRL_TX_GZ2\t\t(1 << 13)\n#define\t\tTUSB_PHY_OTG_CTRL_TX_ENABLE2\t\t(1 << 12)\n#define\t\tTUSB_PHY_OTG_CTRL_DM_PULLDOWN\t\t(1 << 11)\n#define\t\tTUSB_PHY_OTG_CTRL_DP_PULLDOWN\t\t(1 << 10)\n#define\t\tTUSB_PHY_OTG_CTRL_OSC_EN\t\t(1 << 9)\n#define\t\tTUSB_PHY_OTG_CTRL_PHYREF_CLKSEL(v)\t(((v) & 3) << 7)\n#define\t\tTUSB_PHY_OTG_CTRL_PD\t\t\t(1 << 6)\n#define\t\tTUSB_PHY_OTG_CTRL_PLL_ON\t\t(1 << 5)\n#define\t\tTUSB_PHY_OTG_CTRL_EXT_RPU\t\t(1 << 4)\n#define\t\tTUSB_PHY_OTG_CTRL_PWR_GOOD\t\t(1 << 3)\n#define\t\tTUSB_PHY_OTG_CTRL_RESET\t\t\t(1 << 2)\n#define\t\tTUSB_PHY_OTG_CTRL_SUSPENDM\t\t(1 << 1)\n#define\t\tTUSB_PHY_OTG_CTRL_CLK_MODE\t\t(1 << 0)\n\n \n#define TUSB_DEV_OTG_STAT\t\t(TUSB_SYS_REG_BASE + 0x00c)\n#define\t\tTUSB_DEV_OTG_STAT_PWR_CLK_GOOD\t\t(1 << 8)\n#define\t\tTUSB_DEV_OTG_STAT_SESS_END\t\t(1 << 7)\n#define\t\tTUSB_DEV_OTG_STAT_SESS_VALID\t\t(1 << 6)\n#define\t\tTUSB_DEV_OTG_STAT_VBUS_VALID\t\t(1 << 5)\n#define\t\tTUSB_DEV_OTG_STAT_VBUS_SENSE\t\t(1 << 4)\n#define\t\tTUSB_DEV_OTG_STAT_ID_STATUS\t\t(1 << 3)\n#define\t\tTUSB_DEV_OTG_STAT_HOST_DISCON\t\t(1 << 2)\n#define\t\tTUSB_DEV_OTG_STAT_LINE_STATE\t\t(3 << 0)\n#define\t\tTUSB_DEV_OTG_STAT_DP_ENABLE\t\t(1 << 1)\n#define\t\tTUSB_DEV_OTG_STAT_DM_ENABLE\t\t(1 << 0)\n\n#define TUSB_DEV_OTG_TIMER\t\t(TUSB_SYS_REG_BASE + 0x010)\n#\tdefine TUSB_DEV_OTG_TIMER_ENABLE\t\t(1 << 31)\n#\tdefine TUSB_DEV_OTG_TIMER_VAL(v)\t\t((v) & 0x07ffffff)\n#define TUSB_PRCM_REV\t\t\t(TUSB_SYS_REG_BASE + 0x014)\n\n \n#define TUSB_PRCM_CONF\t\t\t(TUSB_SYS_REG_BASE + 0x018)\n#define\t\tTUSB_PRCM_CONF_SFW_CPEN\t\t(1 << 24)\n#define\t\tTUSB_PRCM_CONF_SYS_CLKSEL(v)\t(((v) & 3) << 16)\n\n \n#define TUSB_PRCM_MNGMT\t\t\t(TUSB_SYS_REG_BASE + 0x01c)\n#define\t\tTUSB_PRCM_MNGMT_SRP_FIX_TIMER(v)\t(((v) & 0xf) << 25)\n#define\t\tTUSB_PRCM_MNGMT_SRP_FIX_EN\t\t(1 << 24)\n#define\t\tTUSB_PRCM_MNGMT_VBUS_VALID_TIMER(v)\t(((v) & 0xf) << 20)\n#define\t\tTUSB_PRCM_MNGMT_VBUS_VALID_FLT_EN\t(1 << 19)\n#define\t\tTUSB_PRCM_MNGMT_DFT_CLK_DIS\t\t(1 << 18)\n#define\t\tTUSB_PRCM_MNGMT_VLYNQ_CLK_DIS\t\t(1 << 17)\n#define\t\tTUSB_PRCM_MNGMT_OTG_SESS_END_EN\t\t(1 << 10)\n#define\t\tTUSB_PRCM_MNGMT_OTG_VBUS_DET_EN\t\t(1 << 9)\n#define\t\tTUSB_PRCM_MNGMT_OTG_ID_PULLUP\t\t(1 << 8)\n#define\t\tTUSB_PRCM_MNGMT_15_SW_EN\t\t(1 << 4)\n#define\t\tTUSB_PRCM_MNGMT_33_SW_EN\t\t(1 << 3)\n#define\t\tTUSB_PRCM_MNGMT_5V_CPEN\t\t\t(1 << 2)\n#define\t\tTUSB_PRCM_MNGMT_PM_IDLE\t\t\t(1 << 1)\n#define\t\tTUSB_PRCM_MNGMT_DEV_IDLE\t\t(1 << 0)\n\n \n#define TUSB_PRCM_WAKEUP_SOURCE\t\t(TUSB_SYS_REG_BASE + 0x020)\n#define TUSB_PRCM_WAKEUP_CLEAR\t\t(TUSB_SYS_REG_BASE + 0x028)\n#define TUSB_PRCM_WAKEUP_MASK\t\t(TUSB_SYS_REG_BASE + 0x02c)\n#define\t\tTUSB_PRCM_WAKEUP_RESERVED_BITS\t(0xffffe << 13)\n#define\t\tTUSB_PRCM_WGPIO_7\t(1 << 12)\n#define\t\tTUSB_PRCM_WGPIO_6\t(1 << 11)\n#define\t\tTUSB_PRCM_WGPIO_5\t(1 << 10)\n#define\t\tTUSB_PRCM_WGPIO_4\t(1 << 9)\n#define\t\tTUSB_PRCM_WGPIO_3\t(1 << 8)\n#define\t\tTUSB_PRCM_WGPIO_2\t(1 << 7)\n#define\t\tTUSB_PRCM_WGPIO_1\t(1 << 6)\n#define\t\tTUSB_PRCM_WGPIO_0\t(1 << 5)\n#define\t\tTUSB_PRCM_WHOSTDISCON\t(1 << 4)\t \n#define\t\tTUSB_PRCM_WBUS\t\t(1 << 3)\t \n#define\t\tTUSB_PRCM_WNORCS\t(1 << 2)\t \n#define\t\tTUSB_PRCM_WVBUS\t\t(1 << 1)\t \n#define\t\tTUSB_PRCM_WID\t\t(1 << 0)\t \n\n#define TUSB_PULLUP_1_CTRL\t\t(TUSB_SYS_REG_BASE + 0x030)\n#define TUSB_PULLUP_2_CTRL\t\t(TUSB_SYS_REG_BASE + 0x034)\n#define TUSB_INT_CTRL_REV\t\t(TUSB_SYS_REG_BASE + 0x038)\n#define TUSB_INT_CTRL_CONF\t\t(TUSB_SYS_REG_BASE + 0x03c)\n#define TUSB_USBIP_INT_SRC\t\t(TUSB_SYS_REG_BASE + 0x040)\n#define TUSB_USBIP_INT_SET\t\t(TUSB_SYS_REG_BASE + 0x044)\n#define TUSB_USBIP_INT_CLEAR\t\t(TUSB_SYS_REG_BASE + 0x048)\n#define TUSB_USBIP_INT_MASK\t\t(TUSB_SYS_REG_BASE + 0x04c)\n#define TUSB_DMA_INT_SRC\t\t(TUSB_SYS_REG_BASE + 0x050)\n#define TUSB_DMA_INT_SET\t\t(TUSB_SYS_REG_BASE + 0x054)\n#define TUSB_DMA_INT_CLEAR\t\t(TUSB_SYS_REG_BASE + 0x058)\n#define TUSB_DMA_INT_MASK\t\t(TUSB_SYS_REG_BASE + 0x05c)\n#define TUSB_GPIO_INT_SRC\t\t(TUSB_SYS_REG_BASE + 0x060)\n#define TUSB_GPIO_INT_SET\t\t(TUSB_SYS_REG_BASE + 0x064)\n#define TUSB_GPIO_INT_CLEAR\t\t(TUSB_SYS_REG_BASE + 0x068)\n#define TUSB_GPIO_INT_MASK\t\t(TUSB_SYS_REG_BASE + 0x06c)\n\n \n#define TUSB_INT_SRC\t\t\t(TUSB_SYS_REG_BASE + 0x070)\n#define TUSB_INT_SRC_SET\t\t(TUSB_SYS_REG_BASE + 0x074)\n#define TUSB_INT_SRC_CLEAR\t\t(TUSB_SYS_REG_BASE + 0x078)\n#define TUSB_INT_MASK\t\t\t(TUSB_SYS_REG_BASE + 0x07c)\n#define\t\tTUSB_INT_SRC_TXRX_DMA_DONE\t\t(1 << 24)\n#define\t\tTUSB_INT_SRC_USB_IP_CORE\t\t(1 << 17)\n#define\t\tTUSB_INT_SRC_OTG_TIMEOUT\t\t(1 << 16)\n#define\t\tTUSB_INT_SRC_VBUS_SENSE_CHNG\t\t(1 << 15)\n#define\t\tTUSB_INT_SRC_ID_STATUS_CHNG\t\t(1 << 14)\n#define\t\tTUSB_INT_SRC_DEV_WAKEUP\t\t\t(1 << 13)\n#define\t\tTUSB_INT_SRC_DEV_READY\t\t\t(1 << 12)\n#define\t\tTUSB_INT_SRC_USB_IP_TX\t\t\t(1 << 9)\n#define\t\tTUSB_INT_SRC_USB_IP_RX\t\t\t(1 << 8)\n#define\t\tTUSB_INT_SRC_USB_IP_VBUS_ERR\t\t(1 << 7)\n#define\t\tTUSB_INT_SRC_USB_IP_VBUS_REQ\t\t(1 << 6)\n#define\t\tTUSB_INT_SRC_USB_IP_DISCON\t\t(1 << 5)\n#define\t\tTUSB_INT_SRC_USB_IP_CONN\t\t(1 << 4)\n#define\t\tTUSB_INT_SRC_USB_IP_SOF\t\t\t(1 << 3)\n#define\t\tTUSB_INT_SRC_USB_IP_RST_BABBLE\t\t(1 << 2)\n#define\t\tTUSB_INT_SRC_USB_IP_RESUME\t\t(1 << 1)\n#define\t\tTUSB_INT_SRC_USB_IP_SUSPEND\t\t(1 << 0)\n\n \n#define\t\tTUSB_INT_MASK_RESERVED_17\t\t(0x3fff << 17)\n#define\t\tTUSB_INT_MASK_RESERVED_13\t\t(1 << 13)\n#define\t\tTUSB_INT_MASK_RESERVED_8\t\t(0xf << 8)\n#define\t\tTUSB_INT_SRC_RESERVED_26\t\t(0x1f << 26)\n#define\t\tTUSB_INT_SRC_RESERVED_18\t\t(0x3f << 18)\n#define\t\tTUSB_INT_SRC_RESERVED_10\t\t(0x03 << 10)\n\n \n#define\t\tTUSB_INT_MASK_RESERVED_BITS\t(TUSB_INT_MASK_RESERVED_17 | \\\n\t\t\t\t\t\tTUSB_INT_MASK_RESERVED_13 | \\\n\t\t\t\t\t\tTUSB_INT_MASK_RESERVED_8)\n\n \n#define\t\tTUSB_INT_SRC_RESERVED_BITS\t(TUSB_INT_SRC_RESERVED_26 | \\\n\t\t\t\t\t\tTUSB_INT_SRC_RESERVED_18 | \\\n\t\t\t\t\t\tTUSB_INT_SRC_RESERVED_10)\n\n#define TUSB_GPIO_REV\t\t\t(TUSB_SYS_REG_BASE + 0x080)\n#define TUSB_GPIO_CONF\t\t\t(TUSB_SYS_REG_BASE + 0x084)\n#define TUSB_DMA_CTRL_REV\t\t(TUSB_SYS_REG_BASE + 0x100)\n#define TUSB_DMA_REQ_CONF\t\t(TUSB_SYS_REG_BASE + 0x104)\n#define TUSB_EP0_CONF\t\t\t(TUSB_SYS_REG_BASE + 0x108)\n#define TUSB_DMA_EP_MAP\t\t\t(TUSB_SYS_REG_BASE + 0x148)\n\n \n#define TUSB_EP_TX_OFFSET\t\t0x10c\t \n#define TUSB_EP_RX_OFFSET\t\t0x14c\t \n#define TUSB_EP_MAX_PACKET_SIZE_OFFSET\t0x188\n\n#define TUSB_WAIT_COUNT\t\t\t(TUSB_SYS_REG_BASE + 0x1c8)\n#define TUSB_SCRATCH_PAD\t\t(TUSB_SYS_REG_BASE + 0x1c4)\n#define TUSB_PROD_TEST_RESET\t\t(TUSB_SYS_REG_BASE + 0x1d8)\n\n \n#define TUSB_INT_CTRL_CONF_INT_RELCYC(v)\t(((v) & 0x7) << 18)\n#define TUSB_INT_CTRL_CONF_INT_POLARITY\t\t(1 << 17)\n#define TUSB_INT_CTRL_CONF_INT_MODE\t\t(1 << 16)\n#define TUSB_GPIO_CONF_DMAREQ(v)\t\t(((v) & 0x3f) << 24)\n#define TUSB_DMA_REQ_CONF_BURST_SIZE(v)\t\t(((v) & 3) << 26)\n#define TUSB_DMA_REQ_CONF_DMA_REQ_EN(v)\t\t(((v) & 0x3f) << 20)\n#define TUSB_DMA_REQ_CONF_DMA_REQ_ASSER(v)\t(((v) & 0xf) << 16)\n#define TUSB_EP0_CONFIG_SW_EN\t\t\t(1 << 8)\n#define TUSB_EP0_CONFIG_DIR_TX\t\t\t(1 << 7)\n#define TUSB_EP0_CONFIG_XFR_SIZE(v)\t\t((v) & 0x7f)\n#define TUSB_EP_CONFIG_SW_EN\t\t\t(1 << 31)\n#define TUSB_EP_CONFIG_XFR_SIZE(v)\t\t((v) & 0x7fffffff)\n#define TUSB_PROD_TEST_RESET_VAL\t\t0xa596\n#define TUSB_EP_FIFO(ep)\t\t\t(TUSB_FIFO_BASE + (ep) * 0x20)\n\n#define TUSB_DIDR1_LO\t\t\t\t(TUSB_SYS_REG_BASE + 0x1f8)\n#define TUSB_DIDR1_HI\t\t\t\t(TUSB_SYS_REG_BASE + 0x1fc)\n#define\t\tTUSB_DIDR1_HI_CHIP_REV(v)\t\t(((v) >> 17) & 0xf)\n#define\t\t\tTUSB_DIDR1_HI_REV_20\t\t0\n#define\t\t\tTUSB_DIDR1_HI_REV_30\t\t1\n#define\t\t\tTUSB_DIDR1_HI_REV_31\t\t2\n\n#define TUSB_REV_10\t0x10\n#define TUSB_REV_20\t0x20\n#define TUSB_REV_30\t0x30\n#define TUSB_REV_31\t0x31\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}