/// Auto-generated register definitions for USART0
/// Device: ATSAME70J21B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::same70::atsame70j21b::usart0 {

// ============================================================================
// USART0 - Universal Synchronous Asynchronous Receiver Transmitter
// Base Address: 0x40024000
// ============================================================================

/// USART0 Register Structure
struct USART0_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t US_CR_USART_MODE;

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t US_CR_SPI_MODE;

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t US_CR_LIN_MODE;

    /// Mode Register
    /// Offset: 0x0004
    volatile uint32_t US_MR_USART_MODE;

    /// Mode Register
    /// Offset: 0x0004
    volatile uint32_t US_MR_SPI_MODE;

    /// Interrupt Enable Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t US_IER_USART_MODE;

    /// Interrupt Enable Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t US_IER_SPI_MODE;

    /// Interrupt Enable Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t US_IER_LIN_MODE;

    /// Interrupt Enable Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t US_IER_LON_MODE;

    /// Interrupt Disable Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t US_IDR_USART_MODE;

    /// Interrupt Disable Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t US_IDR_SPI_MODE;

    /// Interrupt Disable Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t US_IDR_LIN_MODE;

    /// Interrupt Disable Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t US_IDR_LON_MODE;

    /// Interrupt Mask Register
    /// Offset: 0x0010
    /// Access: read-only
    volatile uint32_t US_IMR_USART_MODE;

    /// Interrupt Mask Register
    /// Offset: 0x0010
    /// Access: read-only
    volatile uint32_t US_IMR_SPI_MODE;

    /// Interrupt Mask Register
    /// Offset: 0x0010
    /// Access: read-only
    volatile uint32_t US_IMR_LIN_MODE;

    /// Interrupt Mask Register
    /// Offset: 0x0010
    /// Access: read-only
    volatile uint32_t US_IMR_LON_MODE;

    /// Channel Status Register
    /// Offset: 0x0014
    /// Access: read-only
    volatile uint32_t US_CSR_USART_MODE;

    /// Channel Status Register
    /// Offset: 0x0014
    /// Access: read-only
    volatile uint32_t US_CSR_SPI_MODE;

    /// Channel Status Register
    /// Offset: 0x0014
    /// Access: read-only
    volatile uint32_t US_CSR_LIN_MODE;

    /// Channel Status Register
    /// Offset: 0x0014
    /// Access: read-only
    volatile uint32_t US_CSR_LON_MODE;

    /// Receive Holding Register
    /// Offset: 0x0018
    /// Access: read-only
    volatile uint32_t US_RHR;

    /// Transmit Holding Register
    /// Offset: 0x001C
    /// Access: write-only
    volatile uint32_t US_THR;

    /// Baud Rate Generator Register
    /// Offset: 0x0020
    volatile uint32_t US_BRGR;

    /// Receiver Timeout Register
    /// Offset: 0x0024
    volatile uint32_t US_RTOR;

    /// Transmitter Timeguard Register
    /// Offset: 0x0028
    volatile uint32_t US_TTGR_USART_MODE;

    /// Transmitter Timeguard Register
    /// Offset: 0x0028
    volatile uint32_t US_TTGR_LON_MODE;
    uint8_t RESERVED_002C[20]; ///< Reserved

    /// FI DI Ratio Register
    /// Offset: 0x0040
    volatile uint32_t US_FIDI_USART_MODE;

    /// FI DI Ratio Register
    /// Offset: 0x0040
    volatile uint32_t US_FIDI_LON_MODE;

    /// Number of Errors Register
    /// Offset: 0x0044
    /// Access: read-only
    volatile uint32_t US_NER;
    uint8_t RESERVED_0048[4]; ///< Reserved

    /// IrDA Filter Register
    /// Offset: 0x004C
    volatile uint32_t US_IF;

    /// Manchester Configuration Register
    /// Offset: 0x0050
    volatile uint32_t US_MAN;

    /// LIN Mode Register
    /// Offset: 0x0054
    volatile uint32_t US_LINMR;

    /// LIN Identifier Register
    /// Offset: 0x0058
    volatile uint32_t US_LINIR;

    /// LIN Baud Rate Register
    /// Offset: 0x005C
    /// Access: read-only
    volatile uint32_t US_LINBRR;

    /// LON Mode Register
    /// Offset: 0x0060
    volatile uint32_t US_LONMR;

    /// LON Preamble Register
    /// Offset: 0x0064
    volatile uint32_t US_LONPR;

    /// LON Data Length Register
    /// Offset: 0x0068
    volatile uint32_t US_LONDL;

    /// LON L2HDR Register
    /// Offset: 0x006C
    volatile uint32_t US_LONL2HDR;

    /// LON Backlog Register
    /// Offset: 0x0070
    /// Access: read-only
    volatile uint32_t US_LONBL;

    /// LON Beta1 Tx Register
    /// Offset: 0x0074
    volatile uint32_t US_LONB1TX;

    /// LON Beta1 Rx Register
    /// Offset: 0x0078
    volatile uint32_t US_LONB1RX;

    /// LON Priority Register
    /// Offset: 0x007C
    volatile uint32_t US_LONPRIO;

    /// LON IDT Tx Register
    /// Offset: 0x0080
    volatile uint32_t US_IDTTX;

    /// LON IDT Rx Register
    /// Offset: 0x0084
    volatile uint32_t US_IDTRX;

    /// IC DIFF Register
    /// Offset: 0x0088
    volatile uint32_t US_ICDIFF;
    uint8_t RESERVED_008C[88]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t US_WPMR;

    /// Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t US_WPSR;
};

static_assert(sizeof(USART0_Registers) >= 236, "USART0_Registers size mismatch");

/// USART0 peripheral instance
constexpr USART0_Registers* USART0 = 
    reinterpret_cast<USART0_Registers*>(0x40024000);

}  // namespace alloy::hal::atmel::same70::atsame70j21b::usart0
