Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Wed May 31 00:09:35 2023
| Host             : ryan running 64-bit major release  (build 9200)
| Command          : report_power -file processadorMIPS_power_routed.rpt -pb processadorMIPS_power_summary_routed.pb -rpx processadorMIPS_power_routed.rpx
| Design           : processadorMIPS
| Device           : xc7k70tfbv676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 52.718 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 51.712                           |
| Device Static (W)        | 1.006                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 124.3                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     3.166 |     2147 |       --- |             --- |
|   LUT as Logic |     2.844 |      816 |     41000 |            1.99 |
|   CARRY4       |     0.144 |       24 |     10250 |            0.23 |
|   F7/F8 Muxes  |     0.126 |      256 |     41000 |            0.62 |
|   Register     |     0.046 |     1022 |     82000 |            1.25 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |        5 |       --- |             --- |
| Signals        |     8.700 |     1687 |       --- |             --- |
| I/O            |    39.846 |      127 |       300 |           42.33 |
| Static Power   |     1.006 |          |           |                 |
| Total          |    52.718 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    12.832 |      11.978 |      0.853 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     3.303 |       3.253 |      0.050 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |    18.823 |      18.822 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.025 |       0.000 |      0.025 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------+-----------+
| Name            | Power (W) |
+-----------------+-----------+
| processadorMIPS |    51.712 |
|   ct            |     0.221 |
|     rpc         |     0.221 |
|   dp            |    10.390 |
|     REGS        |     9.888 |
|       g1[10].rx |     0.015 |
|       g1[11].rx |     0.319 |
|       g1[12].rx |     0.017 |
|       g1[13].rx |     0.016 |
|       g1[14].rx |     0.018 |
|       g1[15].rx |     0.145 |
|       g1[16].rx |     0.019 |
|       g1[17].rx |     0.017 |
|       g1[18].rx |     0.015 |
|       g1[19].rx |     0.310 |
|       g1[1].rx  |     0.018 |
|       g1[20].rx |     0.017 |
|       g1[21].rx |     0.016 |
|       g1[22].rx |     0.016 |
|       g1[23].rx |     0.144 |
|       g1[24].rx |     0.018 |
|       g1[25].rx |     0.016 |
|       g1[26].rx |     0.016 |
|       g1[27].rx |     7.893 |
|       g1[28].rx |     0.016 |
|       g1[29].rx |     0.016 |
|       g1[2].rx  |     0.016 |
|       g1[30].rx |     0.016 |
|       g1[31].rx |     0.270 |
|       g1[3].rx  |     0.282 |
|       g1[4].rx  |     0.016 |
|       g1[5].rx  |     0.016 |
|       g1[6].rx  |     0.015 |
|       g1[7].rx  |     0.150 |
|       g1[8].rx  |     0.016 |
|       g1[9].rx  |     0.017 |
|     inst_ula    |     0.502 |
+-----------------+-----------+


