$date
	Sat Oct 22 20:27:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#867139
b10001 !
1"
#867142
b10001 &
b10001 %
1$
#867143
0"
#867146
b110100 &
b110100 %
#867150
b11010 &
b11010 %
#867154
b1101 &
b1101 %
#867158
b101000 &
b101000 %
#867162
b10100 &
b10100 %
#867166
b1010 &
b1010 %
#867170
b101 &
b101 %
#867174
b10000 &
b10000 %
#867178
b1000 &
b1000 %
#867182
b100 &
b100 %
#867186
b10 &
b10 %
#867190
b1 &
1#
b1 %
#867194
b0 &
b0 %
0#
0$
#1843070
b1100 &
b1100 %
1$
b1100 !
1"
#1843071
0"
#1843074
b110 &
b110 %
#1843078
b11 &
b11 %
#1843082
b1010 &
b1010 %
#1843086
b101 &
b101 %
#1843090
b10000 &
b10000 %
#1843094
b1000 &
b1000 %
#1843098
b100 &
b100 %
#1843102
b10 &
b10 %
#1843106
b1 &
b1 %
1#
#1843110
b0 &
0#
b0 %
0$
#2832979
b10110 !
1"
#2832982
b10110 &
b10110 %
1$
#2832983
0"
#2832986
b1011 &
b1011 %
#2832990
b100010 &
b100010 %
#2832994
b10001 &
b10001 %
#2832998
b110100 &
b110100 %
#2833002
b11010 &
b11010 %
#2833006
b1101 &
b1101 %
#2833010
b101000 &
b101000 %
#2833014
b10100 &
b10100 %
#2833018
b1010 &
b1010 %
#2833022
b101 &
b101 %
#2833026
b10000 &
b10000 %
#2833030
b1000 &
b1000 %
#2833034
b100 &
b100 %
#2833038
b10 &
b10 %
#2833042
b1 &
b1 %
1#
#2833046
b0 &
0#
b0 %
0$
#4500012
