- status: 0 - openlane design prep
  runtime_s: 1.66
  runtime_ts: 0h0m1s656ms
- status: 1 - synthesis - yosys
  runtime_s: 20.65
  runtime_ts: 0h0m20s646ms
- status: 2 - sta - openroad
  runtime_s: 1.11
  runtime_ts: 0h0m1s114ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.7
  runtime_ts: 0h0m0s696ms
- status: 4 - ioplace - openroad
  runtime_s: 0.5
  runtime_ts: 0h0m0s499ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.53
  runtime_ts: 0h0m0s533ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.68
  runtime_ts: 0h0m0s678ms
- status: 7 - global placement - openroad
  runtime_s: 13.96
  runtime_ts: 0h0m13s961ms
- status: 8 - resizer design optimizations - openroad
  runtime_s: 3.13
  runtime_ts: 0h0m3s133ms
- status: 9 - detailed placement - openroad
  runtime_s: 0.76
  runtime_ts: 0h0m0s757ms
- status: 10 - cts - openroad
  runtime_s: 29.71
  runtime_ts: 0h0m29s711ms
- status: 11 - resizer timing optimizations - openroad
  runtime_s: 2.79
  runtime_ts: 0h0m2s791ms
- status: 12 - resizer timing optimizations - openroad
  runtime_s: 3.18
  runtime_ts: 0h0m3s181ms
- status: 13 - detailed placement - openroad
  runtime_s: 0.74
  runtime_ts: 0h0m0s743ms
- status: 15 - write verilog - openroad
  runtime_s: 0.51
  runtime_ts: 0h0m0s509ms
- status: 15 - global routing - openroad
  runtime_s: 0.62
  runtime_ts: 0h0m0s623ms
- status: 16 - fill insertion - openroad
  runtime_s: 0.86
  runtime_ts: 0h0m0s865ms
- status: 17 - detailed_routing - openroad
  runtime_s: 310.58
  runtime_ts: 0h5m10s581ms
- status: 18 - wire lengths - openlane
  runtime_s: 0.66
  runtime_ts: 0h0m0s660ms
- status: 19 - parasitics extraction - openroad
  runtime_s: 3.67
  runtime_ts: 0h0m3s669ms
- status: 20 - sta - openroad
  runtime_s: 38.08
  runtime_ts: 0h0m38s84ms
- status: 21 - parasitics extraction - openroad
  runtime_s: 3.69
  runtime_ts: 0h0m3s687ms
- status: 22 - sta - openroad
  runtime_s: 39.34
  runtime_ts: 0h0m39s344ms
- status: 23 - parasitics extraction - openroad
  runtime_s: 3.61
  runtime_ts: 0h0m3s610ms
- status: 24 - sta - openroad
  runtime_s: 37.92
  runtime_ts: 0h0m37s921ms
- status: 25 - sta - openroad
  runtime_s: 7.34
  runtime_ts: 0h0m7s341ms
- status: 26 - ir drop report - openroad
  runtime_s: 1.27
  runtime_ts: 0h0m1s273ms
- status: 27 - gdsii - magic
  runtime_s: 16.36
  runtime_ts: 0h0m16s359ms
- status: 28 - gdsii - klayout
  runtime_s: 1.47
  runtime_ts: 0h0m1s468ms
- status: 29 - xor - klayout
  runtime_s: 17.78
  runtime_ts: 0h0m17s780ms
- status: 30 - spice extraction - magic
  runtime_s: 20.59
  runtime_ts: 0h0m20s589ms
- status: 32 - write verilog - openroad
  runtime_s: 0.93
  runtime_ts: 0h0m0s931ms
- status: 32 - write powered verilog - openlane
  runtime_s: 1.05
  runtime_ts: 0h0m1s52ms
- status: 33 - lvs - netgen
  runtime_s: 2.91
  runtime_ts: 0h0m2s910ms
- status: 34 - drc - magic
  runtime_s: 67.33
  runtime_ts: 0h1m7s325ms
- status: 35 - antenna check - openroad
  runtime_s: 1.48
  runtime_ts: 0h0m1s484ms
- status: 36 - erc - circuit validity checker
  runtime_s: 0.43
  runtime_ts: 0h0m0s435ms
---
- status: routed
  runtime_s: 403.0
  runtime_ts: 0h6m43s0ms
- status: flow completed
  runtime_s: 670.0
  runtime_ts: 0h11m10s0ms
