============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     –Ì—Â’‹
   Run Date =   Sat May 10 16:49:22 2025

   Run on =     XUYANZHE
============================================================
RUN-001 : GUI based run...
RUN-1002 : start command "open_project Verimake_camerasc2210_mipi_ddr_hdmi.al -update"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../user_source/ip_source/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../user_source/ip_source/PLL.v(141)
HDL-1007 : analyze verilog file ../user_source/ip_source/soft_mcu/eMCU_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(2317)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(2527)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(7539)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(7756)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(8615)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(8825)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(14588)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(14805)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(15090)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(15335)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(16522)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(16529)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(16746)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(16751)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(16758)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(16975)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(16980)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(16987)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(17204)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(17209)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(17216)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(17433)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(17438)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(17445)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(17662)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(26898)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(27122)
HDL-1007 : undeclared symbol 'open_n108', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(36694)
HDL-1007 : undeclared symbol 'open_n109', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/eMCU_gate.v(36883)
HDL-1007 : analyze verilog file ../user_source/ip_source/w40_d512_fifo.v
HDL-1007 : analyze verilog file ../user_source/ip_source/ph1a_ddr/ddr_ip.v
HDL-1007 : undeclared symbol 'user_ram_rd_data', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/ddr_ip.v(534)
HDL-1007 : undeclared symbol 'user_clk0', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/ddr_ip.v(1124)
HDL-1007 : undeclared symbol 'user_clk1', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/ddr_ip.v(1125)
HDL-1007 : undeclared symbol 'user_clk2', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/ddr_ip.v(1126)
HDL-1007 : undeclared symbol 'user_clk3', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/ddr_ip.v(1127)
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/ddr_ip.v(1345)
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/ddr_ip.v(1490)
HDL-1007 : undeclared symbol 'phy2hctrl_dti_upp', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/ddr_ip.v(2176)
HDL-1007 : undeclared symbol 'phy2hctrl_dti_low', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/ddr_ip.v(2177)
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/ddr_ip.v(11758)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : back to file '../user_source/ip_source/ph1a_ddr/ddr_ip.v' in ../user_source/ip_source/ph1a_ddr/ddr_ip.v(15002)
HDL-1007 : back to file '../user_source/ip_source/ph1a_ddr/ddr_ip.v' in ../user_source/ip_source/ph1a_ddr/ddr_ip.v(15192)
HDL-1007 : analyze verilog file al_ip/rfifo1.v
HDL-1007 : analyze verilog file al_ip/wfifo1.v
HDL-1007 : analyze verilog file al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/divider_gate.v(189)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/divider_gate.v(196)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in al_ip/divider_gate.v(336)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/divider_gate.v(341)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/divider_gate.v(348)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/divider_gate.v(488)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in al_ip/divider_gate.v(493)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in al_ip/divider_gate.v(500)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/divider_gate.v(640)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/divider_gate.v(3136)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/divider_gate.v(3164)
HDL-1007 : analyze verilog file al_ip/div_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/div_gate.v(2136)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/div_gate.v(2206)
HDL-1007 : analyze verilog file al_ip/blk_mem_gen_1bit.v
HDL-1007 : analyze verilog file al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/design_top_wrapper.v
HDL-1007 : undeclared symbol 'ddr_reset_n', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(633)
HDL-1007 : undeclared symbol 'ddr_addr', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(634)
HDL-1007 : undeclared symbol 'ddr_ba', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(635)
HDL-1007 : undeclared symbol 'ddr_ck_p', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(636)
HDL-1007 : undeclared symbol 'ddr_ck_n', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(637)
HDL-1007 : undeclared symbol 'ddr_cke', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(638)
HDL-1007 : undeclared symbol 'ddr_cs_n', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(639)
HDL-1007 : undeclared symbol 'ddr_ras_n', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(640)
HDL-1007 : undeclared symbol 'ddr_cas_n', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(641)
HDL-1007 : undeclared symbol 'ddr_we_n', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(642)
HDL-1007 : undeclared symbol 'ddr_odt', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(643)
HDL-1007 : undeclared symbol 'ddr_dqs_p', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(644)
HDL-1007 : undeclared symbol 'ddr_dqs_n', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(645)
HDL-1007 : undeclared symbol 'ddr_dq', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(646)
HDL-1007 : undeclared symbol 'ddr_dm', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(647)
HDL-1007 : undeclared symbol 'O_uart_txd', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(649)
HDL-1007 : undeclared symbol 'I_uart_rxd', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(650)
HDL-1007 : undeclared symbol 'fdma_wbuf', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1104)
HDL-1007 : undeclared symbol 'fdma_wirq', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1105)
HDL-1007 : undeclared symbol 'fdma_wbuf2', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1148)
HDL-1007 : undeclared symbol 'fdma_wirq2', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1149)
HDL-1007 : undeclared symbol 'fdma_wbuf3', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1192)
HDL-1007 : undeclared symbol 'fdma_wirq3', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1193)
HDL-1007 : undeclared symbol 'fdma_wbuf4', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1236)
HDL-1007 : undeclared symbol 'fdma_wirq4', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1237)
HDL-1007 : undeclared symbol 'fdma_rbuf', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1484)
HDL-1007 : undeclared symbol 'fdma_rirq', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1485)
HDL-1007 : undeclared symbol 'fdma_rbuf2', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1539)
HDL-1007 : undeclared symbol 'fdma_rirq2', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1540)
HDL-1007 : undeclared symbol 'fdma_rbuf3', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1593)
HDL-1007 : undeclared symbol 'fdma_rirq3', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1594)
HDL-1007 : undeclared symbol 'fdma_rbuf4', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1647)
HDL-1007 : undeclared symbol 'fdma_rirq4', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1648)
HDL-1007 : undeclared symbol 'fdma_rbuf5', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1702)
HDL-1007 : undeclared symbol 'fdma_rirq5', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(1703)
HDL-1007 : undeclared symbol 'w_awb_vs', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(2148)
HDL-1007 : undeclared symbol 'w_awb_hs', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(2149)
HDL-1007 : undeclared symbol 'w_awb_de', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(2150)
HDL-1007 : undeclared symbol 'w_awb_r', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(2151)
HDL-1007 : undeclared symbol 'w_awb_g', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(2151)
HDL-1007 : undeclared symbol 'w_awb_b', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(2151)
HDL-1007 : analyze verilog file ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v
HDL-1007 : undeclared symbol 'I_user_apb_in', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(130)
HDL-1007 : undeclared symbol 'dTCM_HSEL', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(335)
HDL-1007 : undeclared symbol 'UART1_SEL', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(501)
HDL-1007 : undeclared symbol 'GPIO_SEL', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(502)
HDL-1007 : undeclared symbol 'SPI_SEL', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(503)
HDL-1007 : undeclared symbol 'I2C_SEL', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(504)
HDL-1007 : undeclared symbol 'SPI2_PSEL', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(506)
HDL-1007 : undeclared symbol 'spi2_finishint', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(612)
HDL-1007 : undeclared symbol 'sp2i_mcs', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(618)
HDL-5007 WARNING: overwrite current module 'AHB_DecMux8' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(824)
HDL-1007 : previous definition of design element 'AHB_DecMux8' is here in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(653)
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(1411)
HDL-1007 : undeclared symbol 'rxd_H2L', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(2199)
HDL-5007 WARNING: overwrite current module 'SyncStreamFIFO' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(2617)
HDL-1007 : previous definition of design element 'SyncStreamFIFO' is here in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(2511)
HDL-1007 : undeclared symbol 'dstb', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(2978)
HDL-5007 WARNING: identifier 'DEVSEL_NUM' is used before its declaration in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(2943)
HDL-1007 : undeclared symbol 'APBS2IIC_INTERRUPT', assumed default net type 'wire' in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3176)
HDL-5007 WARNING: parameter 'idle' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3885)
HDL-5007 WARNING: parameter 'start_a' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3886)
HDL-5007 WARNING: parameter 'start_b' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3887)
HDL-5007 WARNING: parameter 'start_c' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3888)
HDL-5007 WARNING: parameter 'start_d' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3889)
HDL-5007 WARNING: parameter 'start_e' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3890)
HDL-5007 WARNING: parameter 'stop_a' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3891)
HDL-5007 WARNING: parameter 'stop_b' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3892)
HDL-5007 WARNING: parameter 'stop_c' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3893)
HDL-5007 WARNING: parameter 'stop_d' becomes localparam in 'i2c_master_bit_ctrl' with formal parameter declaration list in ../user_source/ip_source/soft_mcu/soft_ps_wrapper.v(3894)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../user_source/hdl_source/apb_to_register.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/csi_unpacket.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/raw10_unpacket.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/video_cuttting.v
HDL-1007 : analyze verilog file ../user_source/ip_source/ph1a_hdmi_tx/hdmi_edid_receiver_wrapper.v
HDL-1007 : back to file '../user_source/ip_source/ph1a_hdmi_tx/hdmi_edid_receiver_wrapper.v' in ../user_source/ip_source/ph1a_hdmi_tx/hdmi_edid_receiver_wrapper.v(872)
HDL-1007 : analyze verilog file ../user_source/ip_source/ph1a_hdmi_tx/hdmi_phy_wrapper.v
HDL-1007 : back to file '../user_source/ip_source/ph1a_hdmi_tx/hdmi_phy_wrapper.v' in ../user_source/ip_source/ph1a_hdmi_tx/hdmi_phy_wrapper.v(137)
HDL-1007 : analyze verilog file ../user_source/ip_source/ph1a_hdmi_tx/hdmi_tx.v
HDL-1007 : undeclared symbol 'I_video_in_last_r1', assumed default net type 'wire' in ../user_source/ip_source/ph1a_hdmi_tx/hdmi_tx.v(193)
HDL-1007 : analyze verilog file ../user_source/ip_source/ph1a_hdmi_tx/hdmi_tx_controller_wrapper.v
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : back to file '../user_source/ip_source/ph1a_hdmi_tx/hdmi_tx_controller_wrapper.v' in ../user_source/ip_source/ph1a_hdmi_tx/hdmi_tx_controller_wrapper.v(2323)
HDL-1007 : analyze verilog file ../user_source/ip_source/mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : back to file '../user_source/ip_source/mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv' in ../user_source/ip_source/mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(931)
HDL-1007 : analyze verilog file ../user_source/hdl_source/uisetvbuf.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/bound_cut.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/raw8_2_rgb888.v
HDL-1007 : undeclared symbol 'vs_flag', assumed default net type 'wire' in ../user_source/hdl_source/raw8_2_rgb888.v(50)
HDL-1007 : analyze verilog file ../user_source/hdl_source/Line_Shift_RAM_8Bit.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/awb2.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/div_u42_u30.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/uifdma_axi_ddr.v
HDL-1007 : undeclared symbol 'ddr3_app_hi_pri', assumed default net type 'wire' in ../user_source/hdl_source/uifdma_axi_ddr.v(390)
HDL-1007 : undeclared symbol 'ddr3_app_autoprecharge', assumed default net type 'wire' in ../user_source/hdl_source/uifdma_axi_ddr.v(391)
HDL-1007 : undeclared symbol 'ddr3_app_ecc_multiple_err', assumed default net type 'wire' in ../user_source/hdl_source/uifdma_axi_ddr.v(405)
HDL-1007 : analyze verilog file ../user_source/ip_source/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../user_source/ip_source/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'W_FIFO_Rst', assumed default net type 'wire' in ../user_source/ip_source/uifdmadbuf/uidbuf.v(443)
HDL-1007 : analyze verilog file ../user_source/ip_source/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../user_source/ip_source/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/uiFDMA.v
HDL-1007 : analyze verilog file ../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v(85232)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v(85400)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v(85405)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v(85573)
HDL-5007 WARNING: overwrite current module 'AL_BUFKEEP' in ../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v(126591)
HDL-1007 : previous definition of design element 'AL_BUFKEEP' is here in ../user_source/ip_source/soft_mcu/eMCU_gate.v(37883)
HDL-1007 : analyze verilog file ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(53907)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(54019)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(54024)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(54136)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(58208)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(58320)
HDL-1007 : undeclared symbol 'open_n270', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68131)
HDL-1007 : undeclared symbol 'open_n273', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68152)
HDL-1007 : undeclared symbol 'open_n276', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68173)
HDL-1007 : undeclared symbol 'open_n279', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68194)
HDL-1007 : undeclared symbol 'open_n282', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68215)
HDL-1007 : undeclared symbol 'open_n285', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68236)
HDL-1007 : undeclared symbol 'open_n288', assumed default net type 'wire' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(68257)
HDL-5007 WARNING: overwrite current module 'AL_BUFKEEP' in ../user_source/ip_source/ph1a_ddr/mc_32_wrapper.ipr.v(91892)
HDL-1007 : previous definition of design element 'AL_BUFKEEP' is here in ../user_source/ip_source/ph1a_ddr/alc_32_axi.ipr.v(126591)
HDL-1007 : analyze verilog file ../user_source/hdl_source/Suivtc.v
HDL-1007 : analyze verilog file axi_wr.v
HDL-5007 WARNING: identifier 'W_REQ' is used before its declaration in axi_wr.v(80)
HDL-5007 WARNING: identifier 'W_MS' is used before its declaration in axi_wr.v(80)
HDL-1007 : analyze verilog file axi_rd.v
HDL-1007 : undeclared symbol 'W_FIFO_Rst', assumed default net type 'wire' in axi_rd.v(213)
HDL-1007 : analyze verilog file rd1.v
HDL-5007 WARNING: identifier 'R_MS' is used before its declaration in rd1.v(92)
HDL-5007 WARNING: identifier 'R_MS' is used before its declaration in rd1.v(92)
HDL-5007 WARNING: identifier 'R_REQ' is used before its declaration in rd1.v(92)
HDL-5007 WARNING: identifier 'shift_cnt' is used before its declaration in rd1.v(93)
HDL-1007 : analyze verilog file buf_rd.v
HDL-1007 : analyze verilog file Windows.v
HDL-1007 : analyze verilog file read_register.v
HDL-1007 : analyze verilog file write_register.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/isp/median/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/isp/median/Sort3.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/matrix_generate/VIP_Matrix_Generate_3X3_1bit.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/matrix_generate/VIP_Matrix_Generate_3X3_8Bit.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/matrix_generate/line_shift_RAM_1bit.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/matrix_generate/line_shift_RAM_8bit.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/boundary_fusion.sv
HDL-5007 WARNING: block identifier is required on this block in ../user_source/hdl_source/boundary_fusion.sv(78)
HDL-1007 : analyze verilog file ../user_source/hdl_source/cam_syn.sv
HDL-1007 : analyze verilog file ../user_source/hdl_source/isp_mul_obj_check.sv
HDL-1007 : analyze verilog file axi_rd_rgb.v
HDL-5007 WARNING: identifier 'R_MS' is used before its declaration in axi_rd_rgb.v(94)
HDL-5007 WARNING: identifier 'R_MS' is used before its declaration in axi_rd_rgb.v(94)
HDL-5007 WARNING: identifier 'R_REQ' is used before its declaration in axi_rd_rgb.v(94)
HDL-1007 : analyze verilog file bound.sv
HDL-1007 : analyze verilog file delay.v
HDL-1007 : analyze verilog file 33 1bit/Matrix_Generate_3X3_1Bit.v
HDL-1007 : analyze verilog file 33 1bit/sync_fifo.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/isp/isp_top.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/isp/diff_pic.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/isp/isp_1bit_dilation.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/isp/isp_1bit_erosion.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/isp/matrix3_3_generate_1bit.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/isp/matrix3_3_generate_8bit.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/isp/rgb_ycbcr.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/isp/median/VIP_Gray_Median_Filter.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../user_source/hdl_source/isp/median/VIP_Gray_Median_Filter.v(38)
HDL-1007 : analyze verilog file wr_cs.v
RUN-1001 : Project manager successfully analyzed 66 source files.
RUN-1003 : finish command "open_project Verimake_camerasc2210_mipi_ddr_hdmi.al -update" in  3.904633s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (32.4%)

RUN-1004 : used memory is 222 MB, reserved memory is 189 MB, peak memory is 232 MB
RUN-1002 : start command "import_device ph1_90.db -package PH1A90SBG484 -speed 2"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  M7/K7/L6/K6/J6  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_90.db -package PH1A90SBG484 -speed 2" in  10.628557s wall, 3.312500s user + 0.125000s system = 3.437500s CPU (32.3%)

RUN-1004 : used memory is 975 MB, reserved memory is 968 MB, peak memory is 975 MB
