- **File**: interface.systemVerilogSource
 interface 0  description 

## Parameters

| Name        | Default value | Description |
| ----------- | ------------- | ----------- |
| PARAMETER_0 | 15            |             |
## Signals

| Name    | Type                    | Description         |
| ------- | ----------------------- | ------------------- |
| logic_0 | logic                   | description logic 0 |
| logic_1 | logic [PARAMETER_0-1:0] | description logic 1 |
## Modports

- Name: **mod_port_0**

 modport 0 multiline   description with **markdown** 

| Port name | Direction | Description |
| --------- | --------- | ----------- |
| input_0   | input     |             |
| output_0  | output    |             |
- Name: **mod_port_1**

 modport 1 multiline   description with **markdown** 

| Port name | Direction | Description |
| --------- | --------- | ----------- |
| input_0   | input     |             |
| output_0  | output    |             |
 interface 0  description 

## Parameters

| Name        | Default value | Description          |
| ----------- | ------------- | -------------------- |
| PARAMETER_0 | 15            | paramter description |
## Signals

| Name    | Type                    | Description |
| ------- | ----------------------- | ----------- |
| logic_0 | logic                   |             |
| logic_1 | logic [PARAMETER_0-1:0] |             |
## Modports

- Name: **mod_port_0**



| Port name | Direction | Description |
| --------- | --------- | ----------- |
| input_0   | input     |             |
| output_0  | output    |             |
- Name: **mod_port_1**



| Port name | Direction | Description |
| --------- | --------- | ----------- |
| input_0   | input     |             |
| output_0  | output    |             |

## Types

| Name   | Type                                                                                                                                                                   | Description              |
| ------ | ---------------------------------------------------------------------------------------------------------------------------------------------------------------------- | ------------------------ |
| slot_t | struct packed  {<br><span style="padding-left:20px">    logic l_0;<br><span style="padding-left:20px">          logic l_1;<br><span style="padding-left:20px">       } | type comment description |
