{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670245950555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670245950555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 10:12:30 2022 " "Processing started: Mon Dec 05 10:12:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670245950555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245950555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245950555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670245951185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670245951185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Found entity 1: Lab7" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorx256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorx256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contadorx256-i " "Found design unit 1: Contadorx256-i" {  } { { "Contadorx256.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contadorx256.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contadorx256 " "Found entity 1: Contadorx256" {  } { { "Contadorx256.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contadorx256.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector53.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector53.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Detector53-funcionamento " "Found design unit 1: Detector53-funcionamento" {  } { { "Detector53.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Detector53.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Detector53 " "Found entity 1: Detector53" {  } { { "Detector53.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Detector53.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959648 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clock_1_8.vhd " "Can't analyze file -- file clock_1_8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670245959648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock1_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock1_8 " "Found entity 1: clock1_8" {  } { { "clock1_8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/clock1_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minharom.v 1 1 " "Found 1 design units, including 1 entities, in source file minharom.v" { { "Info" "ISGN_ENTITY_NAME" "1 minharom " "Found entity 1: minharom" {  } { { "minharom.v" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/minharom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vetor7_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vetor7_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vetor7_1 " "Found entity 1: vetor7_1" {  } { { "vetor7_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/vetor7_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso8_vetor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piso8_vetor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PISO8_vetor " "Found entity 1: PISO8_vetor" {  } { { "PISO8_vetor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PISO8_vetor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorx8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorx8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contadorx8-funcionamento " "Found design unit 1: Contadorx8-funcionamento" {  } { { "Contadorx8.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contadorx8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959679 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contadorx8 " "Found entity 1: Contadorx8" {  } { { "Contadorx8.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contadorx8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_proj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_proj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_proj-funcionamento " "Found design unit 1: Contador_proj-funcionamento" {  } { { "Contador_proj.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contador_proj.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959679 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_proj " "Found entity 1: Contador_proj" {  } { { "Contador_proj.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contador_proj.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont_proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont_proj " "Found entity 1: Cont_proj" {  } { { "Cont_proj.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Cont_proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959679 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Cont_sinc_0_9.bdf " "Can't analyze file -- file Cont_sinc_0_9.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670245959695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/avell/desktop/projetos_digitais/repositorio/cont_sinc_0_f.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/avell/desktop/projetos_digitais/repositorio/cont_sinc_0_f.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont_sinc_0_F " "Found entity 1: Cont_sinc_0_F" {  } { { "../repositorio/Cont_sinc_0_F.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/repositorio/Cont_sinc_0_F.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_sinc_0_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont_sinc_0_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont_sinc_0_8 " "Found entity 1: Cont_sinc_0_8" {  } { { "Cont_sinc_0_8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Cont_sinc_0_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_sinc_proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont_sinc_proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont_sinc_proj " "Found entity 1: Cont_sinc_proj" {  } { { "Cont_sinc_proj.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Cont_sinc_proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vetor7_0_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vetor7_0_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vetor7_0_out " "Found entity 1: vetor7_0_out" {  } { { "vetor7_0_out.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/vetor7_0_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo8_vetor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipo8_vetor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO8_vetor " "Found entity 1: PIPO8_vetor" {  } { { "PIPO8_vetor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PIPO8_vetor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7x2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file disp7x2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 disp7x2 " "Found entity 1: disp7x2" {  } { { "disp7x2.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/disp7x2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2dec7inv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2dec7inv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2Dec7Inv " "Found entity 1: 2Dec7Inv" {  } { { "2Dec7Inv.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/2Dec7Inv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245959711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7 " "Elaborating entity \"Lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670245959804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont_proj Cont_proj:inst " "Elaborating entity \"Cont_proj\" for hierarchy \"Cont_proj:inst\"" {  } { { "Lab7.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 72 168 280 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245959804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_proj Cont_proj:inst\|Contador_proj:inst " "Elaborating entity \"Contador_proj\" for hierarchy \"Cont_proj:inst\|Contador_proj:inst\"" {  } { { "Cont_proj.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Cont_proj.bdf" { { 72 400 544 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245959820 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timing_reference.vhd 2 1 " "Using design file timing_reference.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/timing_reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959836 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/timing_reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959836 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670245959836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Timing_Reference:inst14 " "Elaborating entity \"Timing_Reference\" for hierarchy \"Timing_Reference:inst14\"" {  } { { "Lab7.bdf" "inst14" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 16 -40 104 96 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245959836 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp timing_reference.vhd(27) " "VHDL Process Statement warning at timing_reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/timing_reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670245959836 "|Lab7|Timing_Reference:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detector53 Detector53:inst3 " "Elaborating entity \"Detector53\" for hierarchy \"Detector53:inst3\"" {  } { { "Lab7.bdf" "inst3" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 48 1224 1384 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245959836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO8_vetor PISO8_vetor:inst7 " "Elaborating entity \"PISO8_vetor\" for hierarchy \"PISO8_vetor:inst7\"" {  } { { "Lab7.bdf" "inst7" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 80 1040 1184 208 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245959851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "piso8.bdf 1 1 " "Using design file piso8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PISO8 " "Found entity 1: PISO8" {  } { { "piso8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/piso8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959867 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670245959867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO8 PISO8_vetor:inst7\|PISO8:inst " "Elaborating entity \"PISO8\" for hierarchy \"PISO8_vetor:inst7\|PISO8:inst\"" {  } { { "PISO8_vetor.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PISO8_vetor.bdf" { { 88 816 960 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245959867 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aoub.bdf 1 1 " "Using design file aoub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AouB " "Found entity 1: AouB" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/aoub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245959882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670245959882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AouB PISO8_vetor:inst7\|PISO8:inst\|AouB:inst16 " "Elaborating entity \"AouB\" for hierarchy \"PISO8_vetor:inst7\|PISO8:inst\|AouB:inst16\"" {  } { { "piso8.bdf" "inst16" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/piso8.bdf" { { 232 968 1096 328 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245959882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vetor7_1 PISO8_vetor:inst7\|vetor7_1:inst2 " "Elaborating entity \"vetor7_1\" for hierarchy \"PISO8_vetor:inst7\|vetor7_1:inst2\"" {  } { { "PISO8_vetor.bdf" "inst2" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PISO8_vetor.bdf" { { 104 296 392 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245959898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minharom minharom:inst1 " "Elaborating entity \"minharom\" for hierarchy \"minharom:inst1\"" {  } { { "Lab7.bdf" "inst1" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 128 768 984 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245959914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram minharom:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"minharom:inst1\|altsyncram:altsyncram_component\"" {  } { { "minharom.v" "altsyncram_component" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/minharom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245960007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "minharom:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"minharom:inst1\|altsyncram:altsyncram_component\"" {  } { { "minharom.v" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/minharom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245960023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "minharom:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"minharom:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_256_8.hex " "Parameter \"init_file\" = \"ROM_256_8.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670245960023 ""}  } { { "minharom.v" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/minharom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670245960023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lc91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lc91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lc91 " "Found entity 1: altsyncram_lc91" {  } { { "db/altsyncram_lc91.tdf" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/db/altsyncram_lc91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245960070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245960070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lc91 minharom:inst1\|altsyncram:altsyncram_component\|altsyncram_lc91:auto_generated " "Elaborating entity \"altsyncram_lc91\" for hierarchy \"minharom:inst1\|altsyncram:altsyncram_component\|altsyncram_lc91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245960070 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "ROM_256_8.hex 16 10 " "Width of data items in \"ROM_256_8.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 16 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 ROM_256_8.hex " "Data at line (1) of memory initialization file \"ROM_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670245960101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 ROM_256_8.hex " "Data at line (2) of memory initialization file \"ROM_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670245960101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 ROM_256_8.hex " "Data at line (3) of memory initialization file \"ROM_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670245960101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 ROM_256_8.hex " "Data at line (4) of memory initialization file \"ROM_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670245960101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 ROM_256_8.hex " "Data at line (5) of memory initialization file \"ROM_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670245960101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 ROM_256_8.hex " "Data at line (6) of memory initialization file \"ROM_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670245960101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 ROM_256_8.hex " "Data at line (7) of memory initialization file \"ROM_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670245960101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 ROM_256_8.hex " "Data at line (8) of memory initialization file \"ROM_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670245960101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 ROM_256_8.hex " "Data at line (9) of memory initialization file \"ROM_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670245960101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 ROM_256_8.hex " "Data at line (10) of memory initialization file \"ROM_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1670245960101 ""}  } { { "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/ROM_256_8.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1670245960101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contadorx256 Contadorx256:inst6 " "Elaborating entity \"Contadorx256\" for hierarchy \"Contadorx256:inst6\"" {  } { { "Lab7.bdf" "inst6" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 128 432 600 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245960132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2Dec7Inv 2Dec7Inv:inst11 " "Elaborating entity \"2Dec7Inv\" for hierarchy \"2Dec7Inv:inst11\"" {  } { { "Lab7.bdf" "inst11" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 456 840 960 744 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245960132 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec7inv.bdf 1 1 " "Using design file dec7inv.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7Inv " "Found entity 1: Dec7Inv" {  } { { "dec7inv.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/dec7inv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245960164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670245960164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec7Inv 2Dec7Inv:inst11\|Dec7Inv:inst1 " "Elaborating entity \"Dec7Inv\" for hierarchy \"2Dec7Inv:inst11\|Dec7Inv:inst1\"" {  } { { "2Dec7Inv.bdf" "inst1" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/2Dec7Inv.bdf" { { 240 312 408 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245960164 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inv7.bdf 1 1 " "Using design file inv7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Inv7 " "Found entity 1: Inv7" {  } { { "inv7.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/inv7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245960179 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670245960179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inv7 2Dec7Inv:inst11\|Dec7Inv:inst1\|Inv7:inst " "Elaborating entity \"Inv7\" for hierarchy \"2Dec7Inv:inst11\|Dec7Inv:inst1\|Inv7:inst\"" {  } { { "dec7inv.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/dec7inv.bdf" { { 152 520 616 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245960179 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador7seg.bdf 1 1 " "Using design file decodificador7seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador7Seg " "Found entity 1: Decodificador7Seg" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/decodificador7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245960211 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670245960211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador7Seg 2Dec7Inv:inst11\|Dec7Inv:inst1\|Decodificador7Seg:inst2 " "Elaborating entity \"Decodificador7Seg\" for hierarchy \"2Dec7Inv:inst11\|Dec7Inv:inst1\|Decodificador7Seg:inst2\"" {  } { { "dec7inv.bdf" "inst2" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/dec7inv.bdf" { { 152 400 496 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245960211 ""}
{ "Warning" "WSGN_SEARCH_FILE" "5or.bdf 1 1 " "Using design file 5or.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5or " "Found entity 1: 5or" {  } { { "5or.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/5or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245960226 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670245960226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5or 2Dec7Inv:inst11\|Dec7Inv:inst1\|Decodificador7Seg:inst2\|5or:inst51 " "Elaborating entity \"5or\" for hierarchy \"2Dec7Inv:inst11\|Dec7Inv:inst1\|Decodificador7Seg:inst2\|5or:inst51\"" {  } { { "decodificador7seg.bdf" "inst51" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/decodificador7seg.bdf" { { 488 752 848 616 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245960226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO8_vetor PIPO8_vetor:inst10 " "Elaborating entity \"PIPO8_vetor\" for hierarchy \"PIPO8_vetor:inst10\"" {  } { { "Lab7.bdf" "inst10" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 280 664 800 376 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245960273 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "PIPO8_vetor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PIPO8_vetor.bdf" { { 24 216 264 56 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670245960273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vetor7_0_out PIPO8_vetor:inst10\|vetor7_0_out:inst3 " "Elaborating entity \"vetor7_0_out\" for hierarchy \"PIPO8_vetor:inst10\|vetor7_0_out:inst3\"" {  } { { "PIPO8_vetor.bdf" "inst3" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PIPO8_vetor.bdf" { { 80 448 544 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245960273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pipo8.bdf 1 1 " "Using design file pipo8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO8 " "Found entity 1: PIPO8" {  } { { "pipo8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/pipo8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670245960289 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670245960289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO8 PIPO8_vetor:inst10\|PIPO8:inst " "Elaborating entity \"PIPO8\" for hierarchy \"PIPO8_vetor:inst10\|PIPO8:inst\"" {  } { { "PIPO8_vetor.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PIPO8_vetor.bdf" { { 80 312 432 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245960289 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 208 96 160 288 "inst4" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670245960835 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670245960835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670245960945 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670245961210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670245961382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670245961382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670245961445 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670245961445 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670245961445 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670245961445 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670245961445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670245961476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 10:12:41 2022 " "Processing ended: Mon Dec 05 10:12:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670245961476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670245961476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670245961476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670245961476 ""}
