

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Aug 10 15:18:12 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.885 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |  1362403|  1362403| 6.812 ms | 6.812 ms |  304442|  552242| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+
        |                                                                      |                                                                    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline |
        |                               Instance                               |                               Module                               |   min   |   max   |    min    |    max    |   min  |   max  |   Type   |
        +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_s    |    44826|    80151|  0.224 ms |  0.401 ms |   44826|   80151|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_s    |    22426|    57751|  0.112 ms |  0.289 ms |   22426|   57751|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_s    |    64585|   115633|  0.323 ms |  0.578 ms |   64585|  115633|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_s    |    32329|    62569|  0.162 ms |  0.313 ms |   32329|   62569|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_s    |   107761|   193201|  0.539 ms |  0.966 ms |  107761|  193201|   none   |
        |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_U0          |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_s         |     2565|     2565| 12.825 us | 12.825 us |    2565|    2565|   none   |
        |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_U0          |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_s         |      517|      517|  2.585 us |  2.585 us |     517|     517|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s    |   194881|   351481|  0.974 ms |  1.757 ms |  194881|  351481|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s    |    53761|   116161|  0.269 ms |  0.581 ms |   53761|  116161|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0      |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s     |    98311|   192271|  0.492 ms |  0.961 ms |   98311|  192271|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0      |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s     |   304441|   552241|  1.522 ms |  2.761 ms |  304441|  552241|   none   |
        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config35_U0        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config35_s       |   151704|   151704|  0.759 ms |  0.759 ms |  151704|  151704|   none   |
        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config26_U0        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config26_s       |    11712|    11712| 58.560 us | 58.560 us |   11712|   11712|   none   |
        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_s       |    24319|    24319|  0.122 ms |  0.122 ms |   24319|   24319|   none   |
        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0         |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s        |    49533|    49533|  0.248 ms |  0.248 ms |   49533|   49533|   none   |
        |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config53_U0          |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config53_s         |      262|      262|  1.310 us |  1.310 us |     262|     262|   none   |
        |normalize_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_U0       |normalize_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s      |    61601|    61601|  0.308 ms |  0.308 ms |   61601|   61601|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config56_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config56_s  |    14395|    14395| 71.975 us | 71.975 us |   14395|   14395|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_484_U0   |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_484    |    49285|    49285|  0.246 ms |  0.246 ms |   49285|   49285|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config12_485_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config12_485   |    24197|    24197|  0.121 ms |  0.121 ms |   24197|   24197|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config16_486_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config16_486   |    24197|    24197|  0.121 ms |  0.121 ms |   24197|   24197|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config21_487_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config21_487   |    11653|    11653| 58.265 us | 58.265 us |   11653|   11653|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config25_488_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config25_488   |    11653|    11653| 58.265 us | 58.265 us |   11653|   11653|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config30_489_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config30_489   |     5381|     5381| 26.905 us | 26.905 us |    5381|    5381|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config34_490_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config34_490   |     5381|     5381| 26.905 us | 26.905 us |    5381|    5381|   none   |
        |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0                      |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_s                     |    12322|    12322| 61.610 us | 61.610 us |   12322|   12322|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config39_491_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config39_491   |     2309|     2309| 11.545 us | 11.545 us |    2309|    2309|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config43_492_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config43_492   |     2309|     2309| 11.545 us | 11.545 us |    2309|    2309|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config48_493_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config48_493   |      261|      261|  1.305 us |  1.305 us |     261|     261|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config52_494_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config52_494   |      261|      261|  1.305 us |  1.305 us |     261|     261|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config57_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config57_s  |    13923|    13923| 69.615 us | 69.615 us |   13923|   13923|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config58_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config58_s  |    27843|    27843|  0.139 ms |  0.139 ms |   27843|   27843|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config59_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config59_s  |     7683|     7683| 38.415 us | 38.415 us |    7683|    7683|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config60_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config60_s  |    15363|    15363| 76.815 us | 76.815 us |   15363|   15363|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config61_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config61_s  |     4611|     4611| 23.055 us | 23.055 us |    4611|    4611|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config62_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config62_s  |     9219|     9219| 46.095 us | 46.095 us |    9219|    9219|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config63_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config63_s  |     3203|     3203| 16.015 us | 16.015 us |    3203|    3203|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config64_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config64_s  |     6403|     6403| 32.015 us | 32.015 us |    6403|    6403|   none   |
        |relu_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config55_U0      |relu_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config55_s     |        0|        0|    0 ns   |    0 ns   |       1|       1| function |
        +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      74|    -|
|FIFO                 |       41|      -|     1512|    2516|    -|
|Instance             |      253|   2189|   395089|  269392|    0|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     180|    -|
|Register             |        -|      -|       30|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |      294|   2189|   396631|  272162|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |       21|     73|       45|      62|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |       10|     36|       22|      31|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+--------+-------+-----+
    |                               Instance                               |                               Module                               | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
    +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+--------+-------+-----+
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s    |        1|     64|   20619|  14762|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s    |        1|     96|   18852|  14973|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_s    |        1|    128|   33595|  23856|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_s    |        1|    256|   33911|  21333|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_s    |        2|    256|   57873|  35904|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_s    |        2|    256|   54977|  31307|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_U0     |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_s    |        4|    512|  105163|  46428|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0      |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s     |      144|     32|   11120|   8516|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0      |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s     |       87|     64|   12392|   9740|    0|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_U0          |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_s         |        0|    256|   16983|  11188|    0|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_U0          |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_s         |        0|    256|   16980|  11185|    0|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config53_U0          |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config53_s         |        1|      1|     150|    182|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config12_485_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config12_485   |        0|      1|     170|    217|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config16_486_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config16_486   |        0|      1|     170|    217|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config21_487_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config21_487   |        0|      1|     169|    216|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config25_488_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config25_488   |        0|      1|     169|    216|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config30_489_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config30_489   |        0|      1|     168|    215|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config34_490_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config34_490   |        0|      1|     168|    215|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config39_491_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config39_491   |        0|      1|     167|    214|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config43_492_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config43_492   |        0|      1|     166|    205|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config48_493_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config48_493   |        0|      1|     163|    202|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config52_494_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config52_494   |        0|      1|     164|    211|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_484_U0   |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_484    |        0|      1|     171|    218|    0|
    |normalize_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_U0       |normalize_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s      |        0|      1|      87|    173|    0|
    |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_s       |        2|      0|    1180|   3423|    0|
    |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config26_U0        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config26_s       |        2|      0|    2264|   6318|    0|
    |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config35_U0        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config35_s       |        3|      0|    2406|  12727|    0|
    |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0         |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s        |        2|      0|     640|   1949|    0|
    |relu_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config55_U0      |relu_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config55_s     |        0|      0|       2|     57|    0|
    |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0                      |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_s                     |        0|      0|     111|    242|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config56_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config56_s  |        0|      0|      90|    370|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config57_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config57_s  |        0|      0|     122|    524|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config58_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config58_s  |        0|      0|     201|    867|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config59_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config59_s  |        0|      0|     193|    859|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config60_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config60_s  |        0|      0|     353|   1579|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config61_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config61_s  |        0|      0|     349|   1579|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config62_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config62_s  |        0|      0|     669|   2343|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config63_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config63_s  |        0|      0|     661|   2331|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config64_U0   |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config64_s  |        0|      0|    1301|   2331|    0|
    +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+--------+-------+-----+
    |Total                                                                 |                                                                    |      253|   2189|  395089| 269392|    0|
    +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+--------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |layer12_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer13_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer16_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer17_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer18_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer21_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer22_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer25_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer26_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer27_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer2_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer30_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer31_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer34_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer35_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer36_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer39_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer3_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer40_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer43_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer45_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer48_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer49_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer4_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer52_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer53_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer56_out_V_V_U  |        4|   84|   0|    -|  3540|   16|    56640|
    |layer57_out_V_V_U  |        1|   49|   0|    -|   870|   16|    13920|
    |layer58_out_V_V_U  |        1|   49|   0|    -|   870|   16|    13920|
    |layer59_out_V_V_U  |        1|   41|   0|    -|   240|   16|     3840|
    |layer60_out_V_V_U  |        1|   41|   0|    -|   240|   16|     3840|
    |layer61_out_V_V_U  |        1|   35|   0|    -|    72|   16|     1152|
    |layer62_out_V_V_U  |        1|   35|   0|    -|    72|   16|     1152|
    |layer63_out_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer64_out_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer7_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer8_out_V_V_U   |        1|   48|   0|    -|   756|   16|    12096|
    |layer9_out_V_V_U   |        1|   48|   0|    -|   756|   16|    12096|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Total              |       41| 1512|   0|    0| 23224|  608|   371584|
    +-------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                                    Variable Name                                   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_U0_ap_ready_count         |     +    |      0|  0|   3|           2|           1|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_U0_ap_ready_count         |     +    |      0|  0|   3|           2|           1|
    |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_ready_count                     |     +    |      0|  0|   3|           2|           1|
    |ap_idle                                                                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                                       |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_start                           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_ready                   |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                               |          |      0|  0|  74|          42|          32|
    +------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                          Name                                          | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_ready                   |   9|          2|    1|          2|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_U0_ap_ready_count        |   9|          2|    2|          4|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_U0_ap_ready_count             |   9|          2|    2|          4|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_U0_ap_ready_count             |   9|          2|    2|          4|
    |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_ready_count                         |   9|          2|    2|          4|
    +----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                   | 180|         40|   30|         60|
    +----------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                          Name                                          | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_ready                   |  1|   0|    1|          0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config36_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config40_U0_ap_ready_count        |  2|   0|    2|          0|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_U0_ap_ready_count             |  2|   0|    2|          0|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_U0_ap_ready_count             |  2|   0|    2|          0|
    |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0_ap_ready_count                         |  2|   0|    2|          0|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                   | 30|   0|   30|          0|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+------+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+------+------------+-----------------+--------------+
|input_1_V_V_dout        |  in |    16|   ap_fifo  |   input_1_V_V   |    pointer   |
|input_1_V_V_empty_n     |  in |     1|   ap_fifo  |   input_1_V_V   |    pointer   |
|input_1_V_V_read        | out |     1|   ap_fifo  |   input_1_V_V   |    pointer   |
|layer55_out_V_V_din     | out |    16|   ap_fifo  | layer55_out_V_V |    pointer   |
|layer55_out_V_V_full_n  |  in |     1|   ap_fifo  | layer55_out_V_V |    pointer   |
|layer55_out_V_V_write   | out |     1|   ap_fifo  | layer55_out_V_V |    pointer   |
|w13_V_address0          | out |     5|  ap_memory |      w13_V      |     array    |
|w13_V_ce0               | out |     1|  ap_memory |      w13_V      |     array    |
|w13_V_d0                | out |  6144|  ap_memory |      w13_V      |     array    |
|w13_V_q0                |  in |  6144|  ap_memory |      w13_V      |     array    |
|w13_V_we0               | out |     1|  ap_memory |      w13_V      |     array    |
|w13_V_address1          | out |     5|  ap_memory |      w13_V      |     array    |
|w13_V_ce1               | out |     1|  ap_memory |      w13_V      |     array    |
|w13_V_d1                | out |  6144|  ap_memory |      w13_V      |     array    |
|w13_V_q1                |  in |  6144|  ap_memory |      w13_V      |     array    |
|w13_V_we1               | out |     1|  ap_memory |      w13_V      |     array    |
|w18_V_address0          | out |     7|  ap_memory |      w18_V      |     array    |
|w18_V_ce0               | out |     1|  ap_memory |      w18_V      |     array    |
|w18_V_d0                | out |  3072|  ap_memory |      w18_V      |     array    |
|w18_V_q0                |  in |  3072|  ap_memory |      w18_V      |     array    |
|w18_V_we0               | out |     1|  ap_memory |      w18_V      |     array    |
|w18_V_address1          | out |     7|  ap_memory |      w18_V      |     array    |
|w18_V_ce1               | out |     1|  ap_memory |      w18_V      |     array    |
|w18_V_d1                | out |  3072|  ap_memory |      w18_V      |     array    |
|w18_V_q1                |  in |  3072|  ap_memory |      w18_V      |     array    |
|w18_V_we1               | out |     1|  ap_memory |      w18_V      |     array    |
|w22_V_address0          | out |     7|  ap_memory |      w22_V      |     array    |
|w22_V_ce0               | out |     1|  ap_memory |      w22_V      |     array    |
|w22_V_d0                | out |  6144|  ap_memory |      w22_V      |     array    |
|w22_V_q0                |  in |  6144|  ap_memory |      w22_V      |     array    |
|w22_V_we0               | out |     1|  ap_memory |      w22_V      |     array    |
|w22_V_address1          | out |     7|  ap_memory |      w22_V      |     array    |
|w22_V_ce1               | out |     1|  ap_memory |      w22_V      |     array    |
|w22_V_d1                | out |  6144|  ap_memory |      w22_V      |     array    |
|w22_V_q1                |  in |  6144|  ap_memory |      w22_V      |     array    |
|w22_V_we1               | out |     1|  ap_memory |      w22_V      |     array    |
|w27_V_address0          | out |     9|  ap_memory |      w27_V      |     array    |
|w27_V_ce0               | out |     1|  ap_memory |      w27_V      |     array    |
|w27_V_d0                | out |  4096|  ap_memory |      w27_V      |     array    |
|w27_V_q0                |  in |  4096|  ap_memory |      w27_V      |     array    |
|w27_V_we0               | out |     1|  ap_memory |      w27_V      |     array    |
|w27_V_address1          | out |     9|  ap_memory |      w27_V      |     array    |
|w27_V_ce1               | out |     1|  ap_memory |      w27_V      |     array    |
|w27_V_d1                | out |  4096|  ap_memory |      w27_V      |     array    |
|w27_V_q1                |  in |  4096|  ap_memory |      w27_V      |     array    |
|w27_V_we1               | out |     1|  ap_memory |      w27_V      |     array    |
|w31_V_address0          | out |     9|  ap_memory |      w31_V      |     array    |
|w31_V_ce0               | out |     1|  ap_memory |      w31_V      |     array    |
|w31_V_d0                | out |  8192|  ap_memory |      w31_V      |     array    |
|w31_V_q0                |  in |  8192|  ap_memory |      w31_V      |     array    |
|w31_V_we0               | out |     1|  ap_memory |      w31_V      |     array    |
|w31_V_address1          | out |     9|  ap_memory |      w31_V      |     array    |
|w31_V_ce1               | out |     1|  ap_memory |      w31_V      |     array    |
|w31_V_d1                | out |  8192|  ap_memory |      w31_V      |     array    |
|w31_V_q1                |  in |  8192|  ap_memory |      w31_V      |     array    |
|w31_V_we1               | out |     1|  ap_memory |      w31_V      |     array    |
|w36_V_address0          | out |    11|  ap_memory |      w36_V      |     array    |
|w36_V_ce0               | out |     1|  ap_memory |      w36_V      |     array    |
|w36_V_d0                | out |  4096|  ap_memory |      w36_V      |     array    |
|w36_V_q0                |  in |  4096|  ap_memory |      w36_V      |     array    |
|w36_V_we0               | out |     1|  ap_memory |      w36_V      |     array    |
|w36_V_address1          | out |    11|  ap_memory |      w36_V      |     array    |
|w36_V_ce1               | out |     1|  ap_memory |      w36_V      |     array    |
|w36_V_d1                | out |  4096|  ap_memory |      w36_V      |     array    |
|w36_V_q1                |  in |  4096|  ap_memory |      w36_V      |     array    |
|w36_V_we1               | out |     1|  ap_memory |      w36_V      |     array    |
|w40_V_address0          | out |    11|  ap_memory |      w40_V      |     array    |
|w40_V_ce0               | out |     1|  ap_memory |      w40_V      |     array    |
|w40_V_d0                | out |  8192|  ap_memory |      w40_V      |     array    |
|w40_V_q0                |  in |  8192|  ap_memory |      w40_V      |     array    |
|w40_V_we0               | out |     1|  ap_memory |      w40_V      |     array    |
|w40_V_address1          | out |    11|  ap_memory |      w40_V      |     array    |
|w40_V_ce1               | out |     1|  ap_memory |      w40_V      |     array    |
|w40_V_d1                | out |  8192|  ap_memory |      w40_V      |     array    |
|w40_V_q1                |  in |  8192|  ap_memory |      w40_V      |     array    |
|w40_V_we1               | out |     1|  ap_memory |      w40_V      |     array    |
|w45_V_address0          | out |    12|  ap_memory |      w45_V      |     array    |
|w45_V_ce0               | out |     1|  ap_memory |      w45_V      |     array    |
|w45_V_d0                | out |  4096|  ap_memory |      w45_V      |     array    |
|w45_V_q0                |  in |  4096|  ap_memory |      w45_V      |     array    |
|w45_V_we0               | out |     1|  ap_memory |      w45_V      |     array    |
|w45_V_address1          | out |    12|  ap_memory |      w45_V      |     array    |
|w45_V_ce1               | out |     1|  ap_memory |      w45_V      |     array    |
|w45_V_d1                | out |  4096|  ap_memory |      w45_V      |     array    |
|w45_V_q1                |  in |  4096|  ap_memory |      w45_V      |     array    |
|w45_V_we1               | out |     1|  ap_memory |      w45_V      |     array    |
|w49_V_address0          | out |     8|  ap_memory |      w49_V      |     array    |
|w49_V_ce0               | out |     1|  ap_memory |      w49_V      |     array    |
|w49_V_d0                | out |  4096|  ap_memory |      w49_V      |     array    |
|w49_V_q0                |  in |  4096|  ap_memory |      w49_V      |     array    |
|w49_V_we0               | out |     1|  ap_memory |      w49_V      |     array    |
|w49_V_address1          | out |     8|  ap_memory |      w49_V      |     array    |
|w49_V_ce1               | out |     1|  ap_memory |      w49_V      |     array    |
|w49_V_d1                | out |  4096|  ap_memory |      w49_V      |     array    |
|w49_V_q1                |  in |  4096|  ap_memory |      w49_V      |     array    |
|w49_V_we1               | out |     1|  ap_memory |      w49_V      |     array    |
|ap_clk                  |  in |     1| ap_ctrl_hs |    myproject    | return value |
|ap_rst                  |  in |     1| ap_ctrl_hs |    myproject    | return value |
|ap_start                |  in |     1| ap_ctrl_hs |    myproject    | return value |
|ap_done                 | out |     1| ap_ctrl_hs |    myproject    | return value |
|ap_ready                | out |     1| ap_ctrl_hs |    myproject    | return value |
|ap_idle                 | out |     1| ap_ctrl_hs |    myproject    | return value |
|ap_continue             |  in |     1| ap_ctrl_hs |    myproject    | return value |
+------------------------+-----+------+------------+-----------------+--------------+

