INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DEEKSHITH/Desktop/Study/5th Sem/VHDL/Lab/all_gates/all_gates.srcs/sources_1/new/ag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ag
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DEEKSHITH/Desktop/Study/5th Sem/VHDL/Lab/all_gates/all_gates.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
