#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jun  4 20:24:52 2020
# Process ID: 7740
# Current directory: C:/Users/FAMILY/Desktop/PUF/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/system_arbiter_puf_0_0_synth_1
# Command line: vivado.exe -log system_arbiter_puf_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_arbiter_puf_0_0.tcl
# Log file: C:/Users/FAMILY/Desktop/PUF/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/system_arbiter_puf_0_0_synth_1/system_arbiter_puf_0_0.vds
# Journal file: C:/Users/FAMILY/Desktop/PUF/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/system_arbiter_puf_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_arbiter_puf_0_0.tcl -notrace
Command: synth_design -top system_arbiter_puf_0_0 -part xc7a35tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_arbiter_puf_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 845.145 ; gain = 235.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_arbiter_puf_0_0' [c:/Users/FAMILY/Desktop/PUF/src/bd/system/ip/system_arbiter_puf_0_0/synth/system_arbiter_puf_0_0.vhd:64]
INFO: [Synth 8-3491] module 'arbiter_puf' declared at 'C:/Users/FAMILY/Desktop/PUF/src/xHdl/vhdl/arbiter_puf.vhd:8' bound to instance 'U0' of component 'arbiter_puf' [c:/Users/FAMILY/Desktop/PUF/src/bd/system/ip/system_arbiter_puf_0_0/synth/system_arbiter_puf_0_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'arbiter_puf' [C:/Users/FAMILY/Desktop/PUF/src/xHdl/vhdl/arbiter_puf.vhd:16]
INFO: [Synth 8-638] synthesizing module 'delay_line' [C:/Users/FAMILY/Desktop/PUF/src/xHdl/vhdl/delay_line.vhd:17]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/FAMILY/Desktop/PUF/src/xHdl/vhdl/delay_line.vhd:18]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/FAMILY/Desktop/PUF/src/xHdl/vhdl/mux.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mux' (1#1) [C:/Users/FAMILY/Desktop/PUF/src/xHdl/vhdl/mux.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (2#1) [C:/Users/FAMILY/Desktop/PUF/src/xHdl/vhdl/delay_line.vhd:17]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/FAMILY/Desktop/PUF/src/xHdl/vhdl/dff.vhd:17]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'dff_inst' to cell 'FDRE' [C:/Users/FAMILY/Desktop/PUF/src/xHdl/vhdl/dff.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'dff' (3#1) [C:/Users/FAMILY/Desktop/PUF/src/xHdl/vhdl/dff.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'arbiter_puf' (4#1) [C:/Users/FAMILY/Desktop/PUF/src/xHdl/vhdl/arbiter_puf.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'system_arbiter_puf_0_0' (5#1) [c:/Users/FAMILY/Desktop/PUF/src/bd/system/ip/system_arbiter_puf_0_0/synth/system_arbiter_puf_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 920.727 ; gain = 310.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 924.410 ; gain = 314.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 924.410 ; gain = 314.453
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 936.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1023.156 ; gain = 1.500
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |    64|
|2     |FDRE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------+------------+------+
|      |Instance                             |Module      |Cells |
+------+-------------------------------------+------------+------+
|1     |top                                  |            |    65|
|2     |  U0                                 |arbiter_puf |    65|
|3     |    inst_delay_line                  |delay_line  |    64|
|4     |      \inst_mux_pair[1].inst_mux_1   |mux__1      |     1|
|5     |      \inst_mux_pair[1].inst_mux_2   |mux__2      |     1|
|6     |      \inst_mux_pair[2].inst_mux_1   |mux__3      |     1|
|7     |      \inst_mux_pair[2].inst_mux_2   |mux__4      |     1|
|8     |      \inst_mux_pair[3].inst_mux_1   |mux__5      |     1|
|9     |      \inst_mux_pair[3].inst_mux_2   |mux__6      |     1|
|10    |      \inst_mux_pair[4].inst_mux_1   |mux__7      |     1|
|11    |      \inst_mux_pair[4].inst_mux_2   |mux__8      |     1|
|12    |      \inst_mux_pair[5].inst_mux_1   |mux__9      |     1|
|13    |      \inst_mux_pair[5].inst_mux_2   |mux__10     |     1|
|14    |      \inst_mux_pair[6].inst_mux_1   |mux__11     |     1|
|15    |      \inst_mux_pair[6].inst_mux_2   |mux__12     |     1|
|16    |      \inst_mux_pair[7].inst_mux_1   |mux__13     |     1|
|17    |      \inst_mux_pair[7].inst_mux_2   |mux__14     |     1|
|18    |      \inst_mux_pair[8].inst_mux_1   |mux__15     |     1|
|19    |      \inst_mux_pair[8].inst_mux_2   |mux__16     |     1|
|20    |      \inst_mux_pair[9].inst_mux_1   |mux__17     |     1|
|21    |      \inst_mux_pair[9].inst_mux_2   |mux__18     |     1|
|22    |      \inst_mux_pair[10].inst_mux_1  |mux__19     |     1|
|23    |      \inst_mux_pair[10].inst_mux_2  |mux__20     |     1|
|24    |      \inst_mux_pair[11].inst_mux_1  |mux__21     |     1|
|25    |      \inst_mux_pair[11].inst_mux_2  |mux__22     |     1|
|26    |      \inst_mux_pair[12].inst_mux_1  |mux__23     |     1|
|27    |      \inst_mux_pair[12].inst_mux_2  |mux__24     |     1|
|28    |      \inst_mux_pair[13].inst_mux_1  |mux__25     |     1|
|29    |      \inst_mux_pair[13].inst_mux_2  |mux__26     |     1|
|30    |      \inst_mux_pair[14].inst_mux_1  |mux__27     |     1|
|31    |      \inst_mux_pair[14].inst_mux_2  |mux__28     |     1|
|32    |      \inst_mux_pair[15].inst_mux_1  |mux__29     |     1|
|33    |      \inst_mux_pair[15].inst_mux_2  |mux__30     |     1|
|34    |      \inst_mux_pair[16].inst_mux_1  |mux__31     |     1|
|35    |      \inst_mux_pair[16].inst_mux_2  |mux__32     |     1|
|36    |      \inst_mux_pair[17].inst_mux_1  |mux__33     |     1|
|37    |      \inst_mux_pair[17].inst_mux_2  |mux__34     |     1|
|38    |      \inst_mux_pair[18].inst_mux_1  |mux__35     |     1|
|39    |      \inst_mux_pair[18].inst_mux_2  |mux__36     |     1|
|40    |      \inst_mux_pair[19].inst_mux_1  |mux__37     |     1|
|41    |      \inst_mux_pair[19].inst_mux_2  |mux__38     |     1|
|42    |      \inst_mux_pair[20].inst_mux_1  |mux__39     |     1|
|43    |      \inst_mux_pair[20].inst_mux_2  |mux__40     |     1|
|44    |      \inst_mux_pair[21].inst_mux_1  |mux__41     |     1|
|45    |      \inst_mux_pair[21].inst_mux_2  |mux__42     |     1|
|46    |      \inst_mux_pair[22].inst_mux_1  |mux__43     |     1|
|47    |      \inst_mux_pair[22].inst_mux_2  |mux__44     |     1|
|48    |      \inst_mux_pair[23].inst_mux_1  |mux__45     |     1|
|49    |      \inst_mux_pair[23].inst_mux_2  |mux__46     |     1|
|50    |      \inst_mux_pair[24].inst_mux_1  |mux__47     |     1|
|51    |      \inst_mux_pair[24].inst_mux_2  |mux__48     |     1|
|52    |      \inst_mux_pair[25].inst_mux_1  |mux__49     |     1|
|53    |      \inst_mux_pair[25].inst_mux_2  |mux__50     |     1|
|54    |      \inst_mux_pair[26].inst_mux_1  |mux__51     |     1|
|55    |      \inst_mux_pair[26].inst_mux_2  |mux__52     |     1|
|56    |      \inst_mux_pair[27].inst_mux_1  |mux__53     |     1|
|57    |      \inst_mux_pair[27].inst_mux_2  |mux__54     |     1|
|58    |      \inst_mux_pair[28].inst_mux_1  |mux__55     |     1|
|59    |      \inst_mux_pair[28].inst_mux_2  |mux__56     |     1|
|60    |      \inst_mux_pair[29].inst_mux_1  |mux__57     |     1|
|61    |      \inst_mux_pair[29].inst_mux_2  |mux__58     |     1|
|62    |      \inst_mux_pair[30].inst_mux_1  |mux__59     |     1|
|63    |      \inst_mux_pair[30].inst_mux_2  |mux__60     |     1|
|64    |      \inst_mux_pair[31].inst_mux_1  |mux__61     |     1|
|65    |      \inst_mux_pair[31].inst_mux_2  |mux__62     |     1|
|66    |      \inst_mux_pair[32].inst_mux_1  |mux__63     |     1|
|67    |      \inst_mux_pair[32].inst_mux_2  |mux         |     1|
|68    |    inst_dff                         |dff         |     1|
+------+-------------------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1023.156 ; gain = 413.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:21 . Memory (MB): peak = 1023.156 ; gain = 314.453
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 1023.156 ; gain = 413.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1023.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:43 . Memory (MB): peak = 1029.605 ; gain = 699.625
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1029.605 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/FAMILY/Desktop/PUF/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/system_arbiter_puf_0_0_synth_1/system_arbiter_puf_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 67 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1029.605 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/FAMILY/Desktop/PUF/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/system_arbiter_puf_0_0_synth_1/system_arbiter_puf_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_arbiter_puf_0_0_utilization_synth.rpt -pb system_arbiter_puf_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  4 20:26:52 2020...
